
../repos/inetutils/ifconfig/ifconfig:     file format elf32-littlearm


Disassembly of section .init:

00011668 <.init>:
   11668:	push	{r3, lr}
   1166c:	bl	11a54 <ftello64@plt+0x48>
   11670:	pop	{r3, pc}

Disassembly of section .plt:

00011674 <calloc@plt-0x14>:
   11674:	push	{lr}		; (str lr, [sp, #-4]!)
   11678:	ldr	lr, [pc, #4]	; 11684 <calloc@plt-0x4>
   1167c:	add	lr, pc, lr
   11680:	ldr	pc, [lr, #8]!
   11684:	andeq	lr, r1, ip, ror r9

00011688 <calloc@plt>:
   11688:	add	ip, pc, #0, 12
   1168c:	add	ip, ip, #122880	; 0x1e000
   11690:	ldr	pc, [ip, #2428]!	; 0x97c

00011694 <fputs_unlocked@plt>:
   11694:	add	ip, pc, #0, 12
   11698:	add	ip, ip, #122880	; 0x1e000
   1169c:	ldr	pc, [ip, #2420]!	; 0x974

000116a0 <strstr@plt>:
   116a0:	add	ip, pc, #0, 12
   116a4:	add	ip, ip, #122880	; 0x1e000
   116a8:	ldr	pc, [ip, #2412]!	; 0x96c

000116ac <ether_hostton@plt>:
   116ac:	add	ip, pc, #0, 12
   116b0:	add	ip, ip, #122880	; 0x1e000
   116b4:	ldr	pc, [ip, #2404]!	; 0x964

000116b8 <inet_aton@plt>:
   116b8:	add	ip, pc, #0, 12
   116bc:	add	ip, ip, #122880	; 0x1e000
   116c0:	ldr	pc, [ip, #2396]!	; 0x95c

000116c4 <strcmp@plt>:
   116c4:	add	ip, pc, #0, 12
   116c8:	add	ip, ip, #122880	; 0x1e000
   116cc:	ldr	pc, [ip, #2388]!	; 0x954

000116d0 <strtol@plt>:
   116d0:	add	ip, pc, #0, 12
   116d4:	add	ip, ip, #122880	; 0x1e000
   116d8:	ldr	pc, [ip, #2380]!	; 0x94c

000116dc <printf@plt>:
   116dc:	add	ip, pc, #0, 12
   116e0:	add	ip, ip, #122880	; 0x1e000
   116e4:	ldr	pc, [ip, #2372]!	; 0x944

000116e8 <memmove@plt>:
   116e8:	add	ip, pc, #0, 12
   116ec:	add	ip, ip, #122880	; 0x1e000
   116f0:	ldr	pc, [ip, #2364]!	; 0x93c

000116f4 <strchrnul@plt>:
   116f4:	add	ip, pc, #0, 12
   116f8:	add	ip, ip, #122880	; 0x1e000
   116fc:	ldr	pc, [ip, #2356]!	; 0x934

00011700 <free@plt>:
   11700:	add	ip, pc, #0, 12
   11704:	add	ip, ip, #122880	; 0x1e000
   11708:	ldr	pc, [ip, #2348]!	; 0x92c

0001170c <gai_strerror@plt>:
   1170c:	add	ip, pc, #0, 12
   11710:	add	ip, ip, #122880	; 0x1e000
   11714:	ldr	pc, [ip, #2340]!	; 0x924

00011718 <ferror@plt>:
   11718:	add	ip, pc, #0, 12
   1171c:	add	ip, ip, #122880	; 0x1e000
   11720:	ldr	pc, [ip, #2332]!	; 0x91c

00011724 <strndup@plt>:
   11724:	add	ip, pc, #0, 12
   11728:	add	ip, ip, #122880	; 0x1e000
   1172c:	ldr	pc, [ip, #2324]!	; 0x914

00011730 <memcpy@plt>:
   11730:	add	ip, pc, #0, 12
   11734:	add	ip, ip, #122880	; 0x1e000
   11738:	ldr	pc, [ip, #2316]!	; 0x90c

0001173c <fwrite_unlocked@plt>:
   1173c:	add	ip, pc, #0, 12
   11740:	add	ip, ip, #122880	; 0x1e000
   11744:	ldr	pc, [ip, #2308]!	; 0x904

00011748 <inet_ntoa@plt>:
   11748:	add	ip, pc, #0, 12
   1174c:	add	ip, ip, #122880	; 0x1e000
   11750:	ldr	pc, [ip, #2300]!	; 0x8fc

00011754 <sleep@plt>:
   11754:	add	ip, pc, #0, 12
   11758:	add	ip, ip, #122880	; 0x1e000
   1175c:	ldr	pc, [ip, #2292]!	; 0x8f4

00011760 <strdup@plt>:
   11760:	add	ip, pc, #0, 12
   11764:	add	ip, ip, #122880	; 0x1e000
   11768:	ldr	pc, [ip, #2284]!	; 0x8ec

0001176c <realloc@plt>:
   1176c:	add	ip, pc, #0, 12
   11770:	add	ip, ip, #122880	; 0x1e000
   11774:	ldr	pc, [ip, #2276]!	; 0x8e4

00011778 <strcasecmp@plt>:
   11778:	add	ip, pc, #0, 12
   1177c:	add	ip, ip, #122880	; 0x1e000
   11780:	ldr	pc, [ip, #2268]!	; 0x8dc

00011784 <funlockfile@plt>:
   11784:	add	ip, pc, #0, 12
   11788:	add	ip, ip, #122880	; 0x1e000
   1178c:	ldr	pc, [ip, #2260]!	; 0x8d4

00011790 <__fxstat64@plt>:
   11790:	add	ip, pc, #0, 12
   11794:	add	ip, ip, #122880	; 0x1e000
   11798:	ldr	pc, [ip, #2252]!	; 0x8cc

0001179c <fwrite@plt>:
   1179c:	add	ip, pc, #0, 12
   117a0:	add	ip, ip, #122880	; 0x1e000
   117a4:	ldr	pc, [ip, #2244]!	; 0x8c4

000117a8 <ioctl@plt>:
   117a8:	add	ip, pc, #0, 12
   117ac:	add	ip, ip, #122880	; 0x1e000
   117b0:	ldr	pc, [ip, #2236]!	; 0x8bc

000117b4 <strcpy@plt>:
   117b4:	add	ip, pc, #0, 12
   117b8:	add	ip, ip, #122880	; 0x1e000
   117bc:	ldr	pc, [ip, #2228]!	; 0x8b4

000117c0 <fread@plt>:
   117c0:	add	ip, pc, #0, 12
   117c4:	add	ip, ip, #122880	; 0x1e000
   117c8:	ldr	pc, [ip, #2220]!	; 0x8ac

000117cc <error@plt>:
   117cc:	add	ip, pc, #0, 12
   117d0:	add	ip, ip, #122880	; 0x1e000
   117d4:	ldr	pc, [ip, #2212]!	; 0x8a4

000117d8 <getenv@plt>:
   117d8:	add	ip, pc, #0, 12
   117dc:	add	ip, ip, #122880	; 0x1e000
   117e0:	ldr	pc, [ip, #2204]!	; 0x89c

000117e4 <puts@plt>:
   117e4:	add	ip, pc, #0, 12
   117e8:	add	ip, ip, #122880	; 0x1e000
   117ec:	ldr	pc, [ip, #2196]!	; 0x894

000117f0 <malloc@plt>:
   117f0:	add	ip, pc, #0, 12
   117f4:	add	ip, ip, #122880	; 0x1e000
   117f8:	ldr	pc, [ip, #2188]!	; 0x88c

000117fc <__libc_start_main@plt>:
   117fc:	add	ip, pc, #0, 12
   11800:	add	ip, ip, #122880	; 0x1e000
   11804:	ldr	pc, [ip, #2180]!	; 0x884

00011808 <strerror@plt>:
   11808:	add	ip, pc, #0, 12
   1180c:	add	ip, ip, #122880	; 0x1e000
   11810:	ldr	pc, [ip, #2172]!	; 0x87c

00011814 <__ctype_tolower_loc@plt>:
   11814:	add	ip, pc, #0, 12
   11818:	add	ip, ip, #122880	; 0x1e000
   1181c:	ldr	pc, [ip, #2164]!	; 0x874

00011820 <ether_aton@plt>:
   11820:	add	ip, pc, #0, 12
   11824:	add	ip, ip, #122880	; 0x1e000
   11828:	ldr	pc, [ip, #2156]!	; 0x86c

0001182c <__gmon_start__@plt>:
   1182c:	add	ip, pc, #0, 12
   11830:	add	ip, ip, #122880	; 0x1e000
   11834:	ldr	pc, [ip, #2148]!	; 0x864

00011838 <__ctype_b_loc@plt>:
   11838:	add	ip, pc, #0, 12
   1183c:	add	ip, ip, #122880	; 0x1e000
   11840:	ldr	pc, [ip, #2140]!	; 0x85c

00011844 <exit@plt>:
   11844:	add	ip, pc, #0, 12
   11848:	add	ip, ip, #122880	; 0x1e000
   1184c:	ldr	pc, [ip, #2132]!	; 0x854

00011850 <strtoul@plt>:
   11850:	add	ip, pc, #0, 12
   11854:	add	ip, ip, #122880	; 0x1e000
   11858:	ldr	pc, [ip, #2124]!	; 0x84c

0001185c <strlen@plt>:
   1185c:	add	ip, pc, #0, 12
   11860:	add	ip, ip, #122880	; 0x1e000
   11864:	ldr	pc, [ip, #2116]!	; 0x844

00011868 <strchr@plt>:
   11868:	add	ip, pc, #0, 12
   1186c:	add	ip, ip, #122880	; 0x1e000
   11870:	ldr	pc, [ip, #2108]!	; 0x83c

00011874 <fprintf@plt>:
   11874:	add	ip, pc, #0, 12
   11878:	add	ip, ip, #122880	; 0x1e000
   1187c:	ldr	pc, [ip, #2100]!	; 0x834

00011880 <__errno_location@plt>:
   11880:	add	ip, pc, #0, 12
   11884:	add	ip, ip, #122880	; 0x1e000
   11888:	ldr	pc, [ip, #2092]!	; 0x82c

0001188c <strncasecmp@plt>:
   1188c:	add	ip, pc, #0, 12
   11890:	add	ip, ip, #122880	; 0x1e000
   11894:	ldr	pc, [ip, #2084]!	; 0x824

00011898 <strerror_r@plt>:
   11898:	add	ip, pc, #0, 12
   1189c:	add	ip, ip, #122880	; 0x1e000
   118a0:	ldr	pc, [ip, #2076]!	; 0x81c

000118a4 <setvbuf@plt>:
   118a4:	add	ip, pc, #0, 12
   118a8:	add	ip, ip, #122880	; 0x1e000
   118ac:	ldr	pc, [ip, #2068]!	; 0x814

000118b0 <memset@plt>:
   118b0:	add	ip, pc, #0, 12
   118b4:	add	ip, ip, #122880	; 0x1e000
   118b8:	ldr	pc, [ip, #2060]!	; 0x80c

000118bc <putchar@plt>:
   118bc:	add	ip, pc, #0, 12
   118c0:	add	ip, ip, #122880	; 0x1e000
   118c4:	ldr	pc, [ip, #2052]!	; 0x804

000118c8 <strncpy@plt>:
   118c8:	add	ip, pc, #0, 12
   118cc:	add	ip, ip, #122880	; 0x1e000
   118d0:	ldr	pc, [ip, #2044]!	; 0x7fc

000118d4 <fileno@plt>:
   118d4:	add	ip, pc, #0, 12
   118d8:	add	ip, ip, #122880	; 0x1e000
   118dc:	ldr	pc, [ip, #2036]!	; 0x7f4

000118e0 <memchr@plt>:
   118e0:	add	ip, pc, #0, 12
   118e4:	add	ip, ip, #122880	; 0x1e000
   118e8:	ldr	pc, [ip, #2028]!	; 0x7ec

000118ec <fclose@plt>:
   118ec:	add	ip, pc, #0, 12
   118f0:	add	ip, ip, #122880	; 0x1e000
   118f4:	ldr	pc, [ip, #2020]!	; 0x7e4

000118f8 <ether_ntoa@plt>:
   118f8:	add	ip, pc, #0, 12
   118fc:	add	ip, ip, #122880	; 0x1e000
   11900:	ldr	pc, [ip, #2012]!	; 0x7dc

00011904 <getnameinfo@plt>:
   11904:	add	ip, pc, #0, 12
   11908:	add	ip, ip, #122880	; 0x1e000
   1190c:	ldr	pc, [ip, #2004]!	; 0x7d4

00011910 <strrchr@plt>:
   11910:	add	ip, pc, #0, 12
   11914:	add	ip, ip, #122880	; 0x1e000
   11918:	ldr	pc, [ip, #1996]!	; 0x7cc

0001191c <vfprintf@plt>:
   1191c:	add	ip, pc, #0, 12
   11920:	add	ip, ip, #122880	; 0x1e000
   11924:	ldr	pc, [ip, #1988]!	; 0x7c4

00011928 <fputc@plt>:
   11928:	add	ip, pc, #0, 12
   1192c:	add	ip, ip, #122880	; 0x1e000
   11930:	ldr	pc, [ip, #1980]!	; 0x7bc

00011934 <sscanf@plt>:
   11934:	add	ip, pc, #0, 12
   11938:	add	ip, ip, #122880	; 0x1e000
   1193c:	ldr	pc, [ip, #1972]!	; 0x7b4

00011940 <putc@plt>:
   11940:	add	ip, pc, #0, 12
   11944:	add	ip, ip, #122880	; 0x1e000
   11948:	ldr	pc, [ip, #1964]!	; 0x7ac

0001194c <flockfile@plt>:
   1194c:	add	ip, pc, #0, 12
   11950:	add	ip, ip, #122880	; 0x1e000
   11954:	ldr	pc, [ip, #1956]!	; 0x7a4

00011958 <vsnprintf@plt>:
   11958:	add	ip, pc, #0, 12
   1195c:	add	ip, ip, #122880	; 0x1e000
   11960:	ldr	pc, [ip, #1948]!	; 0x79c

00011964 <atoi@plt>:
   11964:	add	ip, pc, #0, 12
   11968:	add	ip, ip, #122880	; 0x1e000
   1196c:	ldr	pc, [ip, #1940]!	; 0x794

00011970 <fopen64@plt>:
   11970:	add	ip, pc, #0, 12
   11974:	add	ip, ip, #122880	; 0x1e000
   11978:	ldr	pc, [ip, #1932]!	; 0x78c

0001197c <qsort@plt>:
   1197c:	add	ip, pc, #0, 12
   11980:	add	ip, ip, #122880	; 0x1e000
   11984:	ldr	pc, [ip, #1924]!	; 0x784

00011988 <explicit_bzero@plt>:
   11988:	add	ip, pc, #0, 12
   1198c:	add	ip, ip, #122880	; 0x1e000
   11990:	ldr	pc, [ip, #1916]!	; 0x77c

00011994 <freeaddrinfo@plt>:
   11994:	add	ip, pc, #0, 12
   11998:	add	ip, ip, #122880	; 0x1e000
   1199c:	ldr	pc, [ip, #1908]!	; 0x774

000119a0 <getaddrinfo@plt>:
   119a0:	add	ip, pc, #0, 12
   119a4:	add	ip, ip, #122880	; 0x1e000
   119a8:	ldr	pc, [ip, #1900]!	; 0x76c

000119ac <socket@plt>:
   119ac:	add	ip, pc, #0, 12
   119b0:	add	ip, ip, #122880	; 0x1e000
   119b4:	ldr	pc, [ip, #1892]!	; 0x764

000119b8 <getline@plt>:
   119b8:	add	ip, pc, #0, 12
   119bc:	add	ip, ip, #122880	; 0x1e000
   119c0:	ldr	pc, [ip, #1884]!	; 0x75c

000119c4 <if_nametoindex@plt>:
   119c4:	add	ip, pc, #0, 12
   119c8:	add	ip, ip, #122880	; 0x1e000
   119cc:	ldr	pc, [ip, #1876]!	; 0x754

000119d0 <strncmp@plt>:
   119d0:	add	ip, pc, #0, 12
   119d4:	add	ip, ip, #122880	; 0x1e000
   119d8:	ldr	pc, [ip, #1868]!	; 0x74c

000119dc <abort@plt>:
   119dc:	add	ip, pc, #0, 12
   119e0:	add	ip, ip, #122880	; 0x1e000
   119e4:	ldr	pc, [ip, #1860]!	; 0x744

000119e8 <close@plt>:
   119e8:	add	ip, pc, #0, 12
   119ec:	add	ip, ip, #122880	; 0x1e000
   119f0:	ldr	pc, [ip, #1852]!	; 0x73c

000119f4 <__assert_fail@plt>:
   119f4:	add	ip, pc, #0, 12
   119f8:	add	ip, ip, #122880	; 0x1e000
   119fc:	ldr	pc, [ip, #1844]!	; 0x734

00011a00 <putc_unlocked@plt>:
   11a00:	add	ip, pc, #0, 12
   11a04:	add	ip, ip, #122880	; 0x1e000
   11a08:	ldr	pc, [ip, #1836]!	; 0x72c

00011a0c <ftello64@plt>:
   11a0c:	add	ip, pc, #0, 12
   11a10:	add	ip, ip, #122880	; 0x1e000
   11a14:	ldr	pc, [ip, #1828]!	; 0x724

Disassembly of section .text:

00011a18 <argp_parse@@Base-0x50c8>:
   11a18:	mov	fp, #0
   11a1c:	mov	lr, #0
   11a20:	pop	{r1}		; (ldr r1, [sp], #4)
   11a24:	mov	r2, sp
   11a28:	push	{r2}		; (str r2, [sp, #-4]!)
   11a2c:	push	{r0}		; (str r0, [sp, #-4]!)
   11a30:	ldr	ip, [pc, #16]	; 11a48 <ftello64@plt+0x3c>
   11a34:	push	{ip}		; (str ip, [sp, #-4]!)
   11a38:	ldr	r0, [pc, #12]	; 11a4c <ftello64@plt+0x40>
   11a3c:	ldr	r3, [pc, #12]	; 11a50 <ftello64@plt+0x44>
   11a40:	bl	117fc <__libc_start_main@plt>
   11a44:	bl	119dc <abort@plt>
   11a48:	andeq	ip, r1, ip, lsr sl
   11a4c:	andeq	r1, r1, r8, lsl #22
   11a50:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   11a54:	ldr	r3, [pc, #20]	; 11a70 <ftello64@plt+0x64>
   11a58:	ldr	r2, [pc, #20]	; 11a74 <ftello64@plt+0x68>
   11a5c:	add	r3, pc, r3
   11a60:	ldr	r2, [r3, r2]
   11a64:	cmp	r2, #0
   11a68:	bxeq	lr
   11a6c:	b	1182c <__gmon_start__@plt>
   11a70:	muleq	r1, ip, r5
   11a74:	andeq	r0, r0, ip, lsr r1
   11a78:	ldr	r0, [pc, #24]	; 11a98 <ftello64@plt+0x8c>
   11a7c:	ldr	r3, [pc, #24]	; 11a9c <ftello64@plt+0x90>
   11a80:	cmp	r3, r0
   11a84:	bxeq	lr
   11a88:	ldr	r3, [pc, #16]	; 11aa0 <ftello64@plt+0x94>
   11a8c:	cmp	r3, #0
   11a90:	bxeq	lr
   11a94:	bx	r3
   11a98:	andeq	r0, r3, ip, asr #21
   11a9c:	andeq	r0, r3, ip, asr #21
   11aa0:	andeq	r0, r0, r0
   11aa4:	ldr	r0, [pc, #36]	; 11ad0 <ftello64@plt+0xc4>
   11aa8:	ldr	r1, [pc, #36]	; 11ad4 <ftello64@plt+0xc8>
   11aac:	sub	r1, r1, r0
   11ab0:	asr	r1, r1, #2
   11ab4:	add	r1, r1, r1, lsr #31
   11ab8:	asrs	r1, r1, #1
   11abc:	bxeq	lr
   11ac0:	ldr	r3, [pc, #16]	; 11ad8 <ftello64@plt+0xcc>
   11ac4:	cmp	r3, #0
   11ac8:	bxeq	lr
   11acc:	bx	r3
   11ad0:	andeq	r0, r3, ip, asr #21
   11ad4:	andeq	r0, r3, ip, asr #21
   11ad8:	andeq	r0, r0, r0
   11adc:	push	{r4, lr}
   11ae0:	ldr	r4, [pc, #24]	; 11b00 <ftello64@plt+0xf4>
   11ae4:	ldrb	r3, [r4]
   11ae8:	cmp	r3, #0
   11aec:	popne	{r4, pc}
   11af0:	bl	11a78 <ftello64@plt+0x6c>
   11af4:	mov	r3, #1
   11af8:	strb	r3, [r4]
   11afc:	pop	{r4, pc}
   11b00:	andeq	r0, r3, r0, ror #21
   11b04:	b	11aa4 <ftello64@plt+0x98>
   11b08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11b0c:	add	fp, sp, #28
   11b10:	sub	sp, sp, #4
   11b14:	mov	r4, r1
   11b18:	mov	r5, r0
   11b1c:	ldr	r0, [r1]
   11b20:	bl	181cc <_obstack_memory_used@@Base+0x60>
   11b24:	mov	r0, r5
   11b28:	mov	r1, r4
   11b2c:	bl	13634 <ftello64@plt+0x1c28>
   11b30:	mov	r5, #0
   11b34:	mov	r0, #2
   11b38:	mov	r1, #1
   11b3c:	mov	r2, #0
   11b40:	bl	119ac <socket@plt>
   11b44:	cmn	r0, #1
   11b48:	ble	11c2c <ftello64@plt+0x220>
   11b4c:	mov	r9, r0
   11b50:	movw	r7, #2948	; 0xb84
   11b54:	movt	r7, #3
   11b58:	ldr	r0, [r7]
   11b5c:	cmp	r0, #1
   11b60:	blt	11c18 <ftello64@plt+0x20c>
   11b64:	movw	r4, #2944	; 0xb80
   11b68:	movt	r4, #3
   11b6c:	ldr	r6, [r4]
   11b70:	mov	r5, #0
   11b74:	movw	sl, #2968	; 0xb98
   11b78:	movt	sl, #3
   11b7c:	movw	r8, #52133	; 0xcba5
   11b80:	movt	r8, #1
   11b84:	b	11bbc <ftello64@plt+0x1b0>
   11b88:	mov	r0, r9
   11b8c:	mov	r1, r6
   11b90:	bl	129d4 <ftello64@plt+0xfc8>
   11b94:	mov	r5, #0
   11b98:	cmp	r0, #0
   11b9c:	bne	11bfc <ftello64@plt+0x1f0>
   11ba0:	ldr	r0, [r4]
   11ba4:	ldr	r1, [r7]
   11ba8:	rsb	r1, r1, r1, lsl #3
   11bac:	add	r0, r0, r1, lsl #3
   11bb0:	add	r6, r6, #56	; 0x38
   11bb4:	cmp	r6, r0
   11bb8:	bcs	11c00 <ftello64@plt+0x1f4>
   11bbc:	ldr	r0, [sl]
   11bc0:	cmp	r0, #0
   11bc4:	beq	11b88 <ftello64@plt+0x17c>
   11bc8:	ldr	r0, [r6]
   11bcc:	bl	119c4 <if_nametoindex@plt>
   11bd0:	cmp	r0, #0
   11bd4:	beq	11ba0 <ftello64@plt+0x194>
   11bd8:	cmp	r5, #0
   11bdc:	beq	11be8 <ftello64@plt+0x1dc>
   11be0:	mov	r0, #32
   11be4:	bl	118bc <putchar@plt>
   11be8:	add	r5, r5, #1
   11bec:	ldr	r1, [r6]
   11bf0:	mov	r0, r8
   11bf4:	bl	116dc <printf@plt>
   11bf8:	b	11ba0 <ftello64@plt+0x194>
   11bfc:	mov	r5, r0
   11c00:	cmp	r5, #0
   11c04:	ldrne	r0, [sl]
   11c08:	cmpne	r0, #0
   11c0c:	beq	11c18 <ftello64@plt+0x20c>
   11c10:	mov	r0, #10
   11c14:	bl	118bc <putchar@plt>
   11c18:	mov	r0, r9
   11c1c:	bl	119e8 <close@plt>
   11c20:	mov	r0, r5
   11c24:	sub	sp, fp, #28
   11c28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11c2c:	bl	11880 <__errno_location@plt>
   11c30:	ldr	r1, [r0]
   11c34:	movw	r2, #51804	; 0xca5c
   11c38:	movt	r2, #1
   11c3c:	mov	r0, #0
   11c40:	bl	117cc <error@plt>
   11c44:	mov	r0, #1
   11c48:	bl	11844 <exit@plt>
   11c4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11c50:	add	fp, sp, #28
   11c54:	sub	sp, sp, #12
   11c58:	mov	r9, r0
   11c5c:	movw	r6, #328	; 0x148
   11c60:	movt	r6, #3
   11c64:	ldr	r0, [r6]
   11c68:	mov	sl, #0
   11c6c:	cmp	r0, #0
   11c70:	mov	r5, #0
   11c74:	beq	11cb4 <ftello64@plt+0x2a8>
   11c78:	add	r7, r6, #8
   11c7c:	mov	r5, #0
   11c80:	b	11c98 <ftello64@plt+0x28c>
   11c84:	add	r1, r7, #12
   11c88:	ldr	r0, [r7, #4]
   11c8c:	cmp	r0, #0
   11c90:	mov	r7, r1
   11c94:	beq	11cb4 <ftello64@plt+0x2a8>
   11c98:	ldr	r1, [r7]
   11c9c:	cmp	r1, #0
   11ca0:	bne	11c84 <ftello64@plt+0x278>
   11ca4:	bl	1185c <strlen@plt>
   11ca8:	add	r0, r5, r0
   11cac:	add	r5, r0, #1
   11cb0:	b	11c84 <ftello64@plt+0x278>
   11cb4:	add	r0, r5, #80	; 0x50
   11cb8:	bl	18980 <_obstack_memory_used@@Base+0x814>
   11cbc:	str	r0, [sp, #8]
   11cc0:	ldr	r0, [r6]
   11cc4:	cmp	r0, #0
   11cc8:	beq	11d68 <ftello64@plt+0x35c>
   11ccc:	ldr	r0, [sp, #8]
   11cd0:	add	r8, r0, #80	; 0x50
   11cd4:	mov	sl, #0
   11cd8:	b	11cf4 <ftello64@plt+0x2e8>
   11cdc:	add	sl, sl, #1
   11ce0:	mov	r0, #0
   11ce4:	strb	r0, [r8], #1
   11ce8:	ldr	r0, [r6, #12]!
   11cec:	cmp	r0, #0
   11cf0:	beq	11d68 <ftello64@plt+0x35c>
   11cf4:	ldr	r0, [r6, #8]
   11cf8:	cmp	r0, #0
   11cfc:	bne	11ce8 <ftello64@plt+0x2dc>
   11d00:	ldrb	r0, [r6, #4]
   11d04:	tst	r0, #72	; 0x48
   11d08:	bne	11ce8 <ftello64@plt+0x2dc>
   11d0c:	ldr	r0, [sp, #8]
   11d10:	str	r8, [r0, sl, lsl #2]
   11d14:	ldr	r7, [r6]
   11d18:	mov	r0, r7
   11d1c:	movw	r1, #51948	; 0xcaec
   11d20:	movt	r1, #1
   11d24:	mov	r2, #2
   11d28:	bl	119d0 <strncmp@plt>
   11d2c:	cmp	r0, #0
   11d30:	addeq	r7, r7, #2
   11d34:	ldrb	r4, [r7]
   11d38:	cmp	r4, #0
   11d3c:	beq	11cdc <ftello64@plt+0x2d0>
   11d40:	add	r7, r7, #1
   11d44:	bl	11814 <__ctype_tolower_loc@plt>
   11d48:	ldr	r1, [r0]
   11d4c:	uxtb	r2, r4
   11d50:	ldr	r1, [r1, r2, lsl #2]
   11d54:	strb	r1, [r8], #1
   11d58:	ldrb	r4, [r7], #1
   11d5c:	cmp	r4, #0
   11d60:	bne	11d48 <ftello64@plt+0x33c>
   11d64:	b	11cdc <ftello64@plt+0x2d0>
   11d68:	movw	r3, #7848	; 0x1ea8
   11d6c:	movt	r3, #1
   11d70:	ldr	r0, [sp, #8]
   11d74:	mov	r1, sl
   11d78:	mov	r2, #4
   11d7c:	bl	1197c <qsort@plt>
   11d80:	add	r4, r5, sl, lsl #1
   11d84:	cmp	r9, #0
   11d88:	beq	11dc8 <ftello64@plt+0x3bc>
   11d8c:	mov	r0, r9
   11d90:	bl	1185c <strlen@plt>
   11d94:	add	r0, r4, r0
   11d98:	add	r0, r0, #36	; 0x24
   11d9c:	bl	18980 <_obstack_memory_used@@Base+0x814>
   11da0:	mov	r4, r0
   11da4:	mov	r1, r9
   11da8:	bl	117b4 <strcpy@plt>
   11dac:	mov	r0, r9
   11db0:	bl	1185c <strlen@plt>
   11db4:	str	r4, [sp, #4]
   11db8:	add	r6, r4, r0
   11dbc:	cmp	sl, #0
   11dc0:	bne	11de0 <ftello64@plt+0x3d4>
   11dc4:	b	11e60 <ftello64@plt+0x454>
   11dc8:	add	r0, r4, #36	; 0x24
   11dcc:	bl	18980 <_obstack_memory_used@@Base+0x814>
   11dd0:	mov	r6, r0
   11dd4:	str	r0, [sp, #4]
   11dd8:	cmp	sl, #0
   11ddc:	beq	11e60 <ftello64@plt+0x454>
   11de0:	rsb	r4, sl, #0
   11de4:	mov	r8, #1
   11de8:	ldr	r9, [sp, #8]
   11dec:	cmp	r8, #1
   11df0:	bne	11e34 <ftello64@plt+0x428>
   11df4:	ldr	r1, [r9]
   11df8:	mov	r0, r6
   11dfc:	bl	117b4 <strcpy@plt>
   11e00:	ldr	r0, [r9]
   11e04:	bl	1185c <strlen@plt>
   11e08:	add	r6, r6, r0
   11e0c:	cmp	r8, sl
   11e10:	movwcc	r0, #8236	; 0x202c
   11e14:	strhcc	r0, [r6], #2
   11e18:	add	r8, r8, #1
   11e1c:	add	r0, r4, r8
   11e20:	add	r9, r9, #4
   11e24:	cmp	r0, #1
   11e28:	beq	11e60 <ftello64@plt+0x454>
   11e2c:	cmp	r8, #1
   11e30:	beq	11df4 <ftello64@plt+0x3e8>
   11e34:	ldr	r7, [r9, #-4]
   11e38:	ldr	r5, [r9]
   11e3c:	mov	r0, r7
   11e40:	bl	1185c <strlen@plt>
   11e44:	mov	r2, r0
   11e48:	mov	r0, r7
   11e4c:	mov	r1, r5
   11e50:	bl	119d0 <strncmp@plt>
   11e54:	cmp	r0, #0
   11e58:	bne	11df4 <ftello64@plt+0x3e8>
   11e5c:	b	11e18 <ftello64@plt+0x40c>
   11e60:	movw	r0, #51960	; 0xcaf8
   11e64:	movt	r0, #1
   11e68:	vld1.8	{d16-d17}, [r0]!
   11e6c:	movw	r1, #25445	; 0x6365
   11e70:	movt	r1, #11892	; 0x2e74
   11e74:	vld1.64	{d18-d19}, [r0]
   11e78:	str	r1, [r6, #31]
   11e7c:	mov	r0, #35	; 0x23
   11e80:	add	r1, r6, #16
   11e84:	vst1.8	{d16-d17}, [r6], r0
   11e88:	mov	r0, #0
   11e8c:	strb	r0, [r6]
   11e90:	vst1.8	{d18-d19}, [r1]
   11e94:	ldr	r0, [sp, #8]
   11e98:	bl	17d48 <argp_usage@@Base+0x190>
   11e9c:	ldr	r0, [sp, #4]
   11ea0:	sub	sp, fp, #28
   11ea4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ea8:	ldr	r1, [r1]
   11eac:	ldr	r0, [r0]
   11eb0:	b	116c4 <strcmp@plt>
   11eb4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   11eb8:	add	fp, sp, #24
   11ebc:	movw	r5, #328	; 0x148
   11ec0:	movt	r5, #3
   11ec4:	ldr	r4, [r5]
   11ec8:	cmp	r4, #0
   11ecc:	beq	11f60 <ftello64@plt+0x554>
   11ed0:	mov	r8, r1
   11ed4:	b	11ee4 <ftello64@plt+0x4d8>
   11ed8:	ldr	r4, [r5, #12]!
   11edc:	cmp	r4, #0
   11ee0:	beq	11f60 <ftello64@plt+0x554>
   11ee4:	ldr	r1, [r5, #4]
   11ee8:	cmp	r1, r0
   11eec:	bne	11ed8 <ftello64@plt+0x4cc>
   11ef0:	ldr	r1, [r5, #8]
   11ef4:	cmp	r1, #0
   11ef8:	bne	11ed8 <ftello64@plt+0x4cc>
   11efc:	cmp	r8, #0
   11f00:	beq	11f4c <ftello64@plt+0x540>
   11f04:	ldr	r6, [r5]
   11f08:	mov	r0, r8
   11f0c:	mov	r1, r6
   11f10:	bl	116a0 <strstr@plt>
   11f14:	cmp	r0, #0
   11f18:	beq	11f4c <ftello64@plt+0x540>
   11f1c:	mov	r7, r0
   11f20:	ldrb	r0, [r0, #-1]
   11f24:	cmp	r0, #58	; 0x3a
   11f28:	bne	11f4c <ftello64@plt+0x540>
   11f2c:	mov	r0, r6
   11f30:	bl	1185c <strlen@plt>
   11f34:	ldrb	r0, [r7, r0]
   11f38:	cmp	r0, #58	; 0x3a
   11f3c:	bne	11f4c <ftello64@plt+0x540>
   11f40:	ldr	r0, [r5, #12]!
   11f44:	cmp	r0, #0
   11f48:	bne	11f04 <ftello64@plt+0x4f8>
   11f4c:	ldr	r0, [r5]
   11f50:	cmp	r0, #0
   11f54:	movne	r4, r0
   11f58:	mov	r0, r4
   11f5c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   11f60:	mov	r4, #0
   11f64:	mov	r0, r4
   11f68:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   11f6c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11f70:	add	fp, sp, #24
   11f74:	mov	r8, r2
   11f78:	mov	r7, r1
   11f7c:	mov	r6, r0
   11f80:	mov	r4, #0
   11f84:	cmp	r1, #2
   11f88:	bcc	11fdc <ftello64@plt+0x5d0>
   11f8c:	ldrb	r0, [r6]
   11f90:	cmp	r0, #45	; 0x2d
   11f94:	bne	11fa8 <ftello64@plt+0x59c>
   11f98:	sub	r7, r7, #1
   11f9c:	add	r6, r6, #1
   11fa0:	mov	r9, #1
   11fa4:	b	11fe0 <ftello64@plt+0x5d4>
   11fa8:	cmp	r7, #3
   11fac:	bcc	11fd8 <ftello64@plt+0x5cc>
   11fb0:	movw	r1, #51948	; 0xcaec
   11fb4:	movt	r1, #1
   11fb8:	mov	r0, r6
   11fbc:	mov	r2, #2
   11fc0:	bl	1188c <strncasecmp@plt>
   11fc4:	cmp	r0, #0
   11fc8:	bne	11fdc <ftello64@plt+0x5d0>
   11fcc:	sub	r7, r7, #2
   11fd0:	add	r6, r6, #2
   11fd4:	b	11fa0 <ftello64@plt+0x594>
   11fd8:	mov	r7, #2
   11fdc:	mov	r9, #0
   11fe0:	movw	r1, #328	; 0x148
   11fe4:	movt	r1, #3
   11fe8:	ldr	r0, [r1]
   11fec:	cmp	r0, #0
   11ff0:	beq	12020 <ftello64@plt+0x614>
   11ff4:	add	r5, r1, #8
   11ff8:	mov	r1, r6
   11ffc:	mov	r2, r7
   12000:	bl	1188c <strncasecmp@plt>
   12004:	cmp	r0, #0
   12008:	beq	12028 <ftello64@plt+0x61c>
   1200c:	add	r1, r5, #12
   12010:	ldr	r0, [r5, #4]
   12014:	cmp	r0, #0
   12018:	mov	r5, r1
   1201c:	bne	11ff8 <ftello64@plt+0x5ec>
   12020:	mov	r0, r4
   12024:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12028:	ldr	r0, [r5]
   1202c:	eor	r0, r0, r9
   12030:	str	r0, [r8]
   12034:	ldr	r4, [r5, #-4]
   12038:	mov	r0, r4
   1203c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12040:	push	{r4, r5, fp, lr}
   12044:	add	fp, sp, #8
   12048:	mov	r4, r1
   1204c:	mov	r5, r0
   12050:	bl	1185c <strlen@plt>
   12054:	mov	r1, r0
   12058:	mov	r0, r5
   1205c:	mov	r2, r4
   12060:	pop	{r4, r5, fp, lr}
   12064:	b	11f6c <ftello64@plt+0x560>
   12068:	subs	ip, r2, #1
   1206c:	beq	120a4 <ftello64@plt+0x698>
   12070:	movw	r2, #52000	; 0xcb20
   12074:	movt	r2, #1
   12078:	add	r3, r2, #4
   1207c:	ldr	r2, [r3, #-4]
   12080:	cmp	r2, #0
   12084:	beq	120a4 <ftello64@plt+0x698>
   12088:	tst	r2, r0
   1208c:	ldrne	r2, [r3]
   12090:	strbne	r2, [r1], #1
   12094:	subne	ip, ip, #1
   12098:	add	r3, r3, #8
   1209c:	cmp	ip, #0
   120a0:	bne	1207c <ftello64@plt+0x670>
   120a4:	mov	r0, #0
   120a8:	strb	r0, [r1]
   120ac:	bx	lr
   120b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   120b4:	add	fp, sp, #28
   120b8:	push	{r2}		; (str r2, [sp, #-4]!)
   120bc:	cmp	r0, #0
   120c0:	beq	12180 <ftello64@plt+0x774>
   120c4:	mov	sl, r1
   120c8:	mov	r5, r0
   120cc:	mov	r9, #1
   120d0:	mov	r8, #0
   120d4:	mov	r4, #0
   120d8:	mov	r6, #1
   120dc:	tst	r5, r6
   120e0:	bne	1211c <ftello64@plt+0x710>
   120e4:	b	12104 <ftello64@plt+0x6f8>
   120e8:	movw	r0, #52133	; 0xcba5
   120ec:	movt	r0, #1
   120f0:	mov	r1, r7
   120f4:	bl	116dc <printf@plt>
   120f8:	bic	r5, r5, r6
   120fc:	add	r4, r0, r4
   12100:	mov	r9, #0
   12104:	cmp	r8, r6, lsl #1
   12108:	lslne	r6, r6, #1
   1210c:	cmpne	r5, #0
   12110:	beq	1214c <ftello64@plt+0x740>
   12114:	tst	r5, r6
   12118:	beq	12104 <ftello64@plt+0x6f8>
   1211c:	mov	r0, r6
   12120:	mov	r1, sl
   12124:	bl	11eb4 <ftello64@plt+0x4a8>
   12128:	cmp	r0, #0
   1212c:	beq	12104 <ftello64@plt+0x6f8>
   12130:	mov	r7, r0
   12134:	cmp	r9, #0
   12138:	bne	120e8 <ftello64@plt+0x6dc>
   1213c:	ldr	r0, [sp]
   12140:	bl	118bc <putchar@plt>
   12144:	add	r4, r4, #1
   12148:	b	120e8 <ftello64@plt+0x6dc>
   1214c:	cmp	r5, #0
   12150:	beq	12184 <ftello64@plt+0x778>
   12154:	cmp	r9, #0
   12158:	bne	12168 <ftello64@plt+0x75c>
   1215c:	ldr	r0, [sp]
   12160:	bl	118bc <putchar@plt>
   12164:	add	r4, r4, #1
   12168:	movw	r0, #51951	; 0xcaef
   1216c:	movt	r0, #1
   12170:	mov	r1, r5
   12174:	bl	116dc <printf@plt>
   12178:	add	r4, r0, r4
   1217c:	b	12184 <ftello64@plt+0x778>
   12180:	mov	r4, #0
   12184:	mov	r0, r4
   12188:	sub	sp, fp, #28
   1218c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12190:	push	{r4, r5, r6, r7, fp, lr}
   12194:	add	fp, sp, #16
   12198:	sub	sp, sp, #64	; 0x40
   1219c:	mov	r5, r2
   121a0:	mov	r4, r1
   121a4:	mov	r6, r0
   121a8:	vmov.i32	q8, #0	; 0x00000000
   121ac:	add	r2, sp, #16
   121b0:	mov	r0, r2
   121b4:	vst1.64	{d16-d17}, [r0]!
   121b8:	vst1.64	{d16-d17}, [r0]
   121bc:	mov	r0, #2
   121c0:	str	r0, [sp, #20]
   121c4:	add	r3, sp, #12
   121c8:	mov	r0, r5
   121cc:	mov	r1, #0
   121d0:	bl	119a0 <getaddrinfo@plt>
   121d4:	cmp	r0, #0
   121d8:	beq	12200 <ftello64@plt+0x7f4>
   121dc:	bl	1170c <gai_strerror@plt>
   121e0:	str	r0, [sp]
   121e4:	movw	r2, #52112	; 0xcb90
   121e8:	movt	r2, #1
   121ec:	mov	r0, #0
   121f0:	mov	r1, #0
   121f4:	mov	r3, r5
   121f8:	bl	117cc <error@plt>
   121fc:	b	12244 <ftello64@plt+0x838>
   12200:	ldr	r0, [sp, #12]
   12204:	cmp	r0, #0
   12208:	beq	12224 <ftello64@plt+0x818>
   1220c:	ldr	r1, [r0, #4]
   12210:	cmp	r1, #2
   12214:	beq	12254 <ftello64@plt+0x848>
   12218:	ldr	r0, [r0, #28]
   1221c:	cmp	r0, #0
   12220:	bne	1220c <ftello64@plt+0x800>
   12224:	movw	r2, #52136	; 0xcba8
   12228:	movt	r2, #1
   1222c:	mov	r0, #0
   12230:	mov	r1, #0
   12234:	mov	r3, r5
   12238:	bl	117cc <error@plt>
   1223c:	ldr	r0, [sp, #12]
   12240:	bl	11994 <freeaddrinfo@plt>
   12244:	mvn	r5, #0
   12248:	mov	r0, r5
   1224c:	sub	sp, fp, #16
   12250:	pop	{r4, r5, r6, r7, fp, pc}
   12254:	ldr	r1, [r0, #16]
   12258:	ldr	r0, [r0, #20]
   1225c:	mov	r2, #1
   12260:	mov	r3, #0
   12264:	str	r3, [sp]
   12268:	str	r3, [sp, #4]
   1226c:	str	r2, [sp, #8]
   12270:	sub	r2, fp, #32
   12274:	mov	r3, #16
   12278:	bl	11904 <getnameinfo@plt>
   1227c:	mov	r7, r0
   12280:	ldr	r0, [sp, #12]
   12284:	bl	11994 <freeaddrinfo@plt>
   12288:	cmp	r7, #0
   1228c:	beq	12298 <ftello64@plt+0x88c>
   12290:	mov	r0, r7
   12294:	b	121dc <ftello64@plt+0x7d0>
   12298:	mov	r0, #2
   1229c:	strh	r0, [r4, #16]
   122a0:	add	r1, r4, #20
   122a4:	sub	r0, fp, #32
   122a8:	bl	116b8 <inet_aton@plt>
   122ac:	cmp	r0, #0
   122b0:	beq	12304 <ftello64@plt+0x8f8>
   122b4:	mov	r0, r6
   122b8:	movw	r1, #35094	; 0x8916
   122bc:	mov	r2, r4
   122c0:	bl	17e38 <argp_usage@@Base+0x280>
   122c4:	cmn	r0, #1
   122c8:	ble	1231c <ftello64@plt+0x910>
   122cc:	movw	r0, #2964	; 0xb94
   122d0:	movt	r0, #3
   122d4:	ldr	r0, [r0]
   122d8:	mov	r5, #0
   122dc:	cmp	r0, #0
   122e0:	beq	12248 <ftello64@plt+0x83c>
   122e4:	ldr	r0, [r4, #20]
   122e8:	bl	11748 <inet_ntoa@plt>
   122ec:	mov	r2, r0
   122f0:	movw	r0, #52225	; 0xcc01
   122f4:	movt	r0, #1
   122f8:	mov	r1, r4
   122fc:	bl	116dc <printf@plt>
   12300:	b	12248 <ftello64@plt+0x83c>
   12304:	movw	r2, #52175	; 0xcbcf
   12308:	movt	r2, #1
   1230c:	sub	r3, fp, #32
   12310:	mov	r0, #0
   12314:	mov	r1, #0
   12318:	b	121f8 <ftello64@plt+0x7ec>
   1231c:	bl	11880 <__errno_location@plt>
   12320:	ldr	r1, [r0]
   12324:	movw	r2, #52203	; 0xcbeb
   12328:	movt	r2, #1
   1232c:	movw	r3, #52213	; 0xcbf5
   12330:	movt	r3, #1
   12334:	mov	r0, #0
   12338:	b	121f8 <ftello64@plt+0x7ec>
   1233c:	push	{r4, r5, r6, sl, fp, lr}
   12340:	add	fp, sp, #16
   12344:	mov	r5, r2
   12348:	mov	r4, r1
   1234c:	mov	r6, r0
   12350:	mov	r0, #2
   12354:	strh	r0, [r1, #16]
   12358:	add	r1, r1, #20
   1235c:	mov	r0, r2
   12360:	bl	116b8 <inet_aton@plt>
   12364:	cmp	r0, #0
   12368:	beq	123c0 <ftello64@plt+0x9b4>
   1236c:	mov	r0, r6
   12370:	movw	r1, #35100	; 0x891c
   12374:	mov	r2, r4
   12378:	bl	17e38 <argp_usage@@Base+0x280>
   1237c:	cmn	r0, #1
   12380:	ble	123d8 <ftello64@plt+0x9cc>
   12384:	movw	r0, #2964	; 0xb94
   12388:	movt	r0, #3
   1238c:	ldr	r0, [r0]
   12390:	mov	r5, #0
   12394:	cmp	r0, #0
   12398:	beq	123b8 <ftello64@plt+0x9ac>
   1239c:	ldr	r0, [r4, #20]
   123a0:	bl	11748 <inet_ntoa@plt>
   123a4:	mov	r2, r0
   123a8:	movw	r0, #52278	; 0xcc36
   123ac:	movt	r0, #1
   123b0:	mov	r1, r4
   123b4:	bl	116dc <printf@plt>
   123b8:	mov	r0, r5
   123bc:	pop	{r4, r5, r6, sl, fp, pc}
   123c0:	movw	r2, #52175	; 0xcbcf
   123c4:	movt	r2, #1
   123c8:	mov	r0, #0
   123cc:	mov	r1, #0
   123d0:	mov	r3, r5
   123d4:	b	123f4 <ftello64@plt+0x9e8>
   123d8:	bl	11880 <__errno_location@plt>
   123dc:	ldr	r1, [r0]
   123e0:	movw	r2, #52203	; 0xcbeb
   123e4:	movt	r2, #1
   123e8:	movw	r3, #52263	; 0xcc27
   123ec:	movt	r3, #1
   123f0:	mov	r0, #0
   123f4:	bl	117cc <error@plt>
   123f8:	mvn	r5, #0
   123fc:	mov	r0, r5
   12400:	pop	{r4, r5, r6, sl, fp, pc}
   12404:	push	{r4, r5, r6, r7, fp, lr}
   12408:	add	fp, sp, #16
   1240c:	sub	sp, sp, #64	; 0x40
   12410:	mov	r5, r2
   12414:	mov	r4, r1
   12418:	mov	r6, r0
   1241c:	vmov.i32	q8, #0	; 0x00000000
   12420:	add	r2, sp, #16
   12424:	mov	r0, r2
   12428:	vst1.64	{d16-d17}, [r0]!
   1242c:	vst1.64	{d16-d17}, [r0]
   12430:	mov	r0, #2
   12434:	str	r0, [sp, #20]
   12438:	add	r3, sp, #12
   1243c:	mov	r0, r5
   12440:	mov	r1, #0
   12444:	bl	119a0 <getaddrinfo@plt>
   12448:	cmp	r0, #0
   1244c:	beq	12474 <ftello64@plt+0xa68>
   12450:	bl	1170c <gai_strerror@plt>
   12454:	str	r0, [sp]
   12458:	movw	r2, #52112	; 0xcb90
   1245c:	movt	r2, #1
   12460:	mov	r0, #0
   12464:	mov	r1, #0
   12468:	mov	r3, r5
   1246c:	bl	117cc <error@plt>
   12470:	b	124b8 <ftello64@plt+0xaac>
   12474:	ldr	r0, [sp, #12]
   12478:	cmp	r0, #0
   1247c:	beq	12498 <ftello64@plt+0xa8c>
   12480:	ldr	r1, [r0, #4]
   12484:	cmp	r1, #2
   12488:	beq	124c8 <ftello64@plt+0xabc>
   1248c:	ldr	r0, [r0, #28]
   12490:	cmp	r0, #0
   12494:	bne	12480 <ftello64@plt+0xa74>
   12498:	movw	r2, #52136	; 0xcba8
   1249c:	movt	r2, #1
   124a0:	mov	r0, #0
   124a4:	mov	r1, #0
   124a8:	mov	r3, r5
   124ac:	bl	117cc <error@plt>
   124b0:	ldr	r0, [sp, #12]
   124b4:	bl	11994 <freeaddrinfo@plt>
   124b8:	mvn	r5, #0
   124bc:	mov	r0, r5
   124c0:	sub	sp, fp, #16
   124c4:	pop	{r4, r5, r6, r7, fp, pc}
   124c8:	ldr	r1, [r0, #16]
   124cc:	ldr	r0, [r0, #20]
   124d0:	mov	r2, #1
   124d4:	mov	r3, #0
   124d8:	str	r3, [sp]
   124dc:	str	r3, [sp, #4]
   124e0:	str	r2, [sp, #8]
   124e4:	sub	r2, fp, #32
   124e8:	mov	r3, #16
   124ec:	bl	11904 <getnameinfo@plt>
   124f0:	mov	r7, r0
   124f4:	ldr	r0, [sp, #12]
   124f8:	bl	11994 <freeaddrinfo@plt>
   124fc:	cmp	r7, #0
   12500:	beq	1250c <ftello64@plt+0xb00>
   12504:	mov	r0, r7
   12508:	b	12450 <ftello64@plt+0xa44>
   1250c:	mov	r0, #2
   12510:	strh	r0, [r4, #16]
   12514:	add	r1, r4, #20
   12518:	sub	r0, fp, #32
   1251c:	bl	116b8 <inet_aton@plt>
   12520:	cmp	r0, #0
   12524:	beq	12578 <ftello64@plt+0xb6c>
   12528:	mov	r0, r6
   1252c:	movw	r1, #35096	; 0x8918
   12530:	mov	r2, r4
   12534:	bl	17e38 <argp_usage@@Base+0x280>
   12538:	cmn	r0, #1
   1253c:	ble	12590 <ftello64@plt+0xb84>
   12540:	movw	r0, #2964	; 0xb94
   12544:	movt	r0, #3
   12548:	ldr	r0, [r0]
   1254c:	mov	r5, #0
   12550:	cmp	r0, #0
   12554:	beq	124bc <ftello64@plt+0xab0>
   12558:	ldr	r0, [r4, #20]
   1255c:	bl	11748 <inet_ntoa@plt>
   12560:	mov	r2, r0
   12564:	movw	r0, #52331	; 0xcc6b
   12568:	movt	r0, #1
   1256c:	mov	r1, r4
   12570:	bl	116dc <printf@plt>
   12574:	b	124bc <ftello64@plt+0xab0>
   12578:	movw	r2, #52175	; 0xcbcf
   1257c:	movt	r2, #1
   12580:	sub	r3, fp, #32
   12584:	mov	r0, #0
   12588:	mov	r1, #0
   1258c:	b	1246c <ftello64@plt+0xa60>
   12590:	bl	11880 <__errno_location@plt>
   12594:	ldr	r1, [r0]
   12598:	movw	r2, #52203	; 0xcbeb
   1259c:	movt	r2, #1
   125a0:	movw	r3, #52316	; 0xcc5c
   125a4:	movt	r3, #1
   125a8:	mov	r0, #0
   125ac:	b	1246c <ftello64@plt+0xa60>
   125b0:	push	{r4, r5, r6, sl, fp, lr}
   125b4:	add	fp, sp, #16
   125b8:	mov	r5, r2
   125bc:	mov	r4, r1
   125c0:	mov	r6, r0
   125c4:	mov	r0, #2
   125c8:	strh	r0, [r1, #16]
   125cc:	add	r1, r1, #20
   125d0:	mov	r0, r2
   125d4:	bl	116b8 <inet_aton@plt>
   125d8:	cmp	r0, #0
   125dc:	beq	12634 <ftello64@plt+0xc28>
   125e0:	mov	r0, r6
   125e4:	movw	r1, #35098	; 0x891a
   125e8:	mov	r2, r4
   125ec:	bl	17e38 <argp_usage@@Base+0x280>
   125f0:	cmn	r0, #1
   125f4:	ble	1264c <ftello64@plt+0xc40>
   125f8:	movw	r0, #2964	; 0xb94
   125fc:	movt	r0, #3
   12600:	ldr	r0, [r0]
   12604:	mov	r5, #0
   12608:	cmp	r0, #0
   1260c:	beq	1262c <ftello64@plt+0xc20>
   12610:	ldr	r0, [r4, #20]
   12614:	bl	11748 <inet_ntoa@plt>
   12618:	mov	r2, r0
   1261c:	movw	r0, #52389	; 0xcca5
   12620:	movt	r0, #1
   12624:	mov	r1, r4
   12628:	bl	116dc <printf@plt>
   1262c:	mov	r0, r5
   12630:	pop	{r4, r5, r6, sl, fp, pc}
   12634:	movw	r2, #52175	; 0xcbcf
   12638:	movt	r2, #1
   1263c:	mov	r0, #0
   12640:	mov	r1, #0
   12644:	mov	r3, r5
   12648:	b	12668 <ftello64@plt+0xc5c>
   1264c:	bl	11880 <__errno_location@plt>
   12650:	ldr	r1, [r0]
   12654:	movw	r2, #52203	; 0xcbeb
   12658:	movt	r2, #1
   1265c:	movw	r3, #52374	; 0xcc96
   12660:	movt	r3, #1
   12664:	mov	r0, #0
   12668:	bl	117cc <error@plt>
   1266c:	mvn	r5, #0
   12670:	mov	r0, r5
   12674:	pop	{r4, r5, r6, sl, fp, pc}
   12678:	push	{r4, r5, r6, r7, fp, lr}
   1267c:	add	fp, sp, #16
   12680:	sub	sp, sp, #8
   12684:	mov	r7, r2
   12688:	mov	r4, r1
   1268c:	mov	r6, r0
   12690:	mov	r0, r2
   12694:	bl	11820 <ether_aton@plt>
   12698:	mov	r5, r0
   1269c:	cmp	r0, #0
   126a0:	beq	12718 <ftello64@plt+0xd0c>
   126a4:	add	r7, r4, #16
   126a8:	mov	r0, r6
   126ac:	movw	r1, #35111	; 0x8927
   126b0:	mov	r2, r4
   126b4:	bl	17e38 <argp_usage@@Base+0x280>
   126b8:	ldr	r0, [r5]
   126bc:	str	r0, [r7, #2]
   126c0:	ldrh	r0, [r5, #4]
   126c4:	strh	r0, [r7, #6]
   126c8:	mov	r0, r6
   126cc:	movw	r1, #35108	; 0x8924
   126d0:	mov	r2, r4
   126d4:	bl	17e38 <argp_usage@@Base+0x280>
   126d8:	cmn	r0, #1
   126dc:	ble	12748 <ftello64@plt+0xd3c>
   126e0:	movw	r0, #2964	; 0xb94
   126e4:	movt	r0, #3
   126e8:	ldr	r0, [r0]
   126ec:	mov	r6, #0
   126f0:	cmp	r0, #0
   126f4:	beq	1276c <ftello64@plt+0xd60>
   126f8:	mov	r0, r5
   126fc:	bl	118f8 <ether_ntoa@plt>
   12700:	mov	r2, r0
   12704:	movw	r0, #52488	; 0xcd08
   12708:	movt	r0, #1
   1270c:	mov	r1, r4
   12710:	bl	116dc <printf@plt>
   12714:	b	1276c <ftello64@plt+0xd60>
   12718:	mov	r5, sp
   1271c:	mov	r0, r7
   12720:	mov	r1, r5
   12724:	bl	116ac <ether_hostton@plt>
   12728:	cmp	r0, #0
   1272c:	beq	126a4 <ftello64@plt+0xc98>
   12730:	movw	r2, #52437	; 0xccd5
   12734:	movt	r2, #1
   12738:	mov	r0, #0
   1273c:	mov	r1, #0
   12740:	mov	r3, r7
   12744:	b	12764 <ftello64@plt+0xd58>
   12748:	bl	11880 <__errno_location@plt>
   1274c:	ldr	r1, [r0]
   12750:	movw	r2, #52203	; 0xcbeb
   12754:	movt	r2, #1
   12758:	movw	r3, #52474	; 0xccfa
   1275c:	movt	r3, #1
   12760:	mov	r0, #0
   12764:	bl	117cc <error@plt>
   12768:	mvn	r6, #0
   1276c:	mov	r0, r6
   12770:	sub	sp, fp, #16
   12774:	pop	{r4, r5, r6, r7, fp, pc}
   12778:	push	{r4, r5, fp, lr}
   1277c:	add	fp, sp, #8
   12780:	mov	r4, r1
   12784:	str	r2, [r1, #16]
   12788:	movw	r1, #35106	; 0x8922
   1278c:	mov	r2, r4
   12790:	bl	17e38 <argp_usage@@Base+0x280>
   12794:	cmn	r0, #1
   12798:	ble	127d0 <ftello64@plt+0xdc4>
   1279c:	movw	r0, #2964	; 0xb94
   127a0:	movt	r0, #3
   127a4:	ldr	r0, [r0]
   127a8:	mov	r5, #0
   127ac:	cmp	r0, #0
   127b0:	beq	127c8 <ftello64@plt+0xdbc>
   127b4:	ldr	r2, [r4, #16]
   127b8:	movw	r0, #52553	; 0xcd49
   127bc:	movt	r0, #1
   127c0:	mov	r1, r4
   127c4:	bl	116dc <printf@plt>
   127c8:	mov	r0, r5
   127cc:	pop	{r4, r5, fp, pc}
   127d0:	bl	11880 <__errno_location@plt>
   127d4:	ldr	r1, [r0]
   127d8:	movw	r2, #52535	; 0xcd37
   127dc:	movt	r2, #1
   127e0:	mov	r0, #0
   127e4:	bl	117cc <error@plt>
   127e8:	mvn	r5, #0
   127ec:	mov	r0, r5
   127f0:	pop	{r4, r5, fp, pc}
   127f4:	push	{r4, r5, fp, lr}
   127f8:	add	fp, sp, #8
   127fc:	mov	r4, r1
   12800:	str	r2, [r1, #16]
   12804:	movw	r1, #35102	; 0x891e
   12808:	mov	r2, r4
   1280c:	bl	17e38 <argp_usage@@Base+0x280>
   12810:	cmn	r0, #1
   12814:	ble	1284c <ftello64@plt+0xe40>
   12818:	movw	r0, #2964	; 0xb94
   1281c:	movt	r0, #3
   12820:	ldr	r0, [r0]
   12824:	mov	r5, #0
   12828:	cmp	r0, #0
   1282c:	beq	12844 <ftello64@plt+0xe38>
   12830:	ldr	r2, [r4, #16]
   12834:	movw	r0, #52606	; 0xcd7e
   12838:	movt	r0, #1
   1283c:	mov	r1, r4
   12840:	bl	116dc <printf@plt>
   12844:	mov	r0, r5
   12848:	pop	{r4, r5, fp, pc}
   1284c:	bl	11880 <__errno_location@plt>
   12850:	ldr	r1, [r0]
   12854:	movw	r2, #52585	; 0xcd69
   12858:	movt	r2, #1
   1285c:	mov	r0, #0
   12860:	bl	117cc <error@plt>
   12864:	mvn	r5, #0
   12868:	mov	r0, r5
   1286c:	pop	{r4, r5, fp, pc}
   12870:	push	{r4, r5, r6, r7, fp, lr}
   12874:	add	fp, sp, #16
   12878:	sub	sp, sp, #32
   1287c:	mov	r4, r3
   12880:	mov	r7, r2
   12884:	mov	r6, r1
   12888:	mov	r5, r0
   1288c:	mov	r0, r1
   12890:	vld1.32	{d16-d17}, [r0]!
   12894:	vld1.32	{d18-d19}, [r0]
   12898:	mov	r2, sp
   1289c:	mov	r0, r2
   128a0:	vst1.64	{d16-d17}, [r0]!
   128a4:	vst1.64	{d18-d19}, [r0]
   128a8:	mov	r0, r5
   128ac:	movw	r1, #35091	; 0x8913
   128b0:	bl	17e38 <argp_usage@@Base+0x280>
   128b4:	cmn	r0, #1
   128b8:	ble	12998 <ftello64@plt+0xf8c>
   128bc:	ldrh	r0, [sp, #16]
   128c0:	orr	r0, r0, r7
   128c4:	bic	r0, r0, r4
   128c8:	strh	r0, [r6, #16]
   128cc:	mov	r0, r5
   128d0:	movw	r1, #35092	; 0x8914
   128d4:	mov	r2, r6
   128d8:	bl	17e38 <argp_usage@@Base+0x280>
   128dc:	cmn	r0, #1
   128e0:	ble	129ac <ftello64@plt+0xfa0>
   128e4:	movw	r0, #2964	; 0xb94
   128e8:	movt	r0, #3
   128ec:	ldr	r0, [r0]
   128f0:	mov	r5, #0
   128f4:	cmp	r0, #0
   128f8:	beq	129c8 <ftello64@plt+0xfbc>
   128fc:	movw	r0, #64188	; 0xfabc
   12900:	movt	r0, #1
   12904:	movw	r1, #52697	; 0xcdd9
   12908:	movt	r1, #1
   1290c:	cmp	r7, #0
   12910:	movne	r1, r0
   12914:	movw	r0, #52681	; 0xcdc9
   12918:	movt	r0, #1
   1291c:	bl	116dc <printf@plt>
   12920:	cmp	r7, #0
   12924:	beq	1294c <ftello64@plt+0xf40>
   12928:	movw	r0, #52720	; 0xcdf0
   1292c:	movt	r0, #1
   12930:	bl	116dc <printf@plt>
   12934:	mov	r0, r7
   12938:	mov	r1, #0
   1293c:	mov	r2, #44	; 0x2c
   12940:	bl	120b0 <ftello64@plt+0x6a4>
   12944:	mov	r0, #39	; 0x27
   12948:	bl	118bc <putchar@plt>
   1294c:	movw	r0, #52701	; 0xcddd
   12950:	movt	r0, #1
   12954:	mov	r1, r6
   12958:	bl	116dc <printf@plt>
   1295c:	cmp	r4, #0
   12960:	beq	12988 <ftello64@plt+0xf7c>
   12964:	movw	r0, #52710	; 0xcde6
   12968:	movt	r0, #1
   1296c:	bl	116dc <printf@plt>
   12970:	mov	r0, r4
   12974:	mov	r1, #0
   12978:	mov	r2, #44	; 0x2c
   1297c:	bl	120b0 <ftello64@plt+0x6a4>
   12980:	mov	r0, #39	; 0x27
   12984:	bl	118bc <putchar@plt>
   12988:	movw	r0, #55073	; 0xd721
   1298c:	movt	r0, #1
   12990:	bl	117e4 <puts@plt>
   12994:	b	129c8 <ftello64@plt+0xfbc>
   12998:	bl	11880 <__errno_location@plt>
   1299c:	ldr	r1, [r0]
   129a0:	movw	r2, #52641	; 0xcda1
   129a4:	movt	r2, #1
   129a8:	b	129bc <ftello64@plt+0xfb0>
   129ac:	bl	11880 <__errno_location@plt>
   129b0:	ldr	r1, [r0]
   129b4:	movw	r2, #52661	; 0xcdb5
   129b8:	movt	r2, #1
   129bc:	mov	r0, #0
   129c0:	bl	117cc <error@plt>
   129c4:	mvn	r5, #0
   129c8:	mov	r0, r5
   129cc:	sub	sp, fp, #16
   129d0:	pop	{r4, r5, r6, r7, fp, pc}
   129d4:	push	{r4, r5, r6, sl, fp, lr}
   129d8:	add	fp, sp, #16
   129dc:	sub	sp, sp, #32
   129e0:	mov	r5, r1
   129e4:	mov	r4, r0
   129e8:	mov	r0, sp
   129ec:	vmov.i32	q8, #0	; 0x00000000
   129f0:	add	r1, r0, #16
   129f4:	vst1.64	{d16-d17}, [r1]
   129f8:	mov	r1, #15
   129fc:	mov	r6, r0
   12a00:	vst1.64	{d16-d17}, [r6], r1
   12a04:	ldr	r1, [r5]
   12a08:	mov	r2, #16
   12a0c:	bl	118c8 <strncpy@plt>
   12a10:	mov	r0, #0
   12a14:	strb	r0, [r6]
   12a18:	ldrb	r0, [r5, #4]
   12a1c:	tst	r0, #8
   12a20:	beq	12a40 <ftello64@plt+0x1034>
   12a24:	ldr	r2, [r5, #20]
   12a28:	mov	r1, sp
   12a2c:	mov	r0, r4
   12a30:	bl	12190 <ftello64@plt+0x784>
   12a34:	mov	r6, r0
   12a38:	cmp	r0, #0
   12a3c:	bne	12bb0 <ftello64@plt+0x11a4>
   12a40:	ldrb	r0, [r5, #4]
   12a44:	tst	r0, #16
   12a48:	beq	12a68 <ftello64@plt+0x105c>
   12a4c:	ldr	r2, [r5, #24]
   12a50:	mov	r1, sp
   12a54:	mov	r0, r4
   12a58:	bl	1233c <ftello64@plt+0x930>
   12a5c:	mov	r6, r0
   12a60:	cmp	r0, #0
   12a64:	bne	12bb0 <ftello64@plt+0x11a4>
   12a68:	ldrb	r0, [r5, #4]
   12a6c:	tst	r0, #32
   12a70:	beq	12a90 <ftello64@plt+0x1084>
   12a74:	ldr	r2, [r5, #28]
   12a78:	mov	r1, sp
   12a7c:	mov	r0, r4
   12a80:	bl	12404 <ftello64@plt+0x9f8>
   12a84:	mov	r6, r0
   12a88:	cmp	r0, #0
   12a8c:	bne	12bb0 <ftello64@plt+0x11a4>
   12a90:	ldrb	r0, [r5, #4]
   12a94:	tst	r0, #64	; 0x40
   12a98:	beq	12ab8 <ftello64@plt+0x10ac>
   12a9c:	ldr	r2, [r5, #32]
   12aa0:	mov	r1, sp
   12aa4:	mov	r0, r4
   12aa8:	bl	125b0 <ftello64@plt+0xba4>
   12aac:	mov	r6, r0
   12ab0:	cmp	r0, #0
   12ab4:	bne	12bb0 <ftello64@plt+0x11a4>
   12ab8:	ldrb	r0, [r5, #5]
   12abc:	tst	r0, #4
   12ac0:	beq	12ae0 <ftello64@plt+0x10d4>
   12ac4:	ldr	r2, [r5, #52]	; 0x34
   12ac8:	mov	r1, sp
   12acc:	mov	r0, r4
   12ad0:	bl	12678 <ftello64@plt+0xc6c>
   12ad4:	mov	r6, r0
   12ad8:	cmp	r0, #0
   12adc:	bne	12bb0 <ftello64@plt+0x11a4>
   12ae0:	ldrb	r0, [r5, #4]
   12ae4:	tst	r0, #128	; 0x80
   12ae8:	beq	12b08 <ftello64@plt+0x10fc>
   12aec:	ldr	r2, [r5, #36]	; 0x24
   12af0:	mov	r1, sp
   12af4:	mov	r0, r4
   12af8:	bl	12778 <ftello64@plt+0xd6c>
   12afc:	mov	r6, r0
   12b00:	cmp	r0, #0
   12b04:	bne	12bb0 <ftello64@plt+0x11a4>
   12b08:	ldrb	r0, [r5, #5]
   12b0c:	tst	r0, #1
   12b10:	beq	12b30 <ftello64@plt+0x1124>
   12b14:	ldr	r2, [r5, #40]	; 0x28
   12b18:	mov	r1, sp
   12b1c:	mov	r0, r4
   12b20:	bl	127f4 <ftello64@plt+0xde8>
   12b24:	mov	r6, r0
   12b28:	cmp	r0, #0
   12b2c:	bne	12bb0 <ftello64@plt+0x11a4>
   12b30:	ldrb	r0, [r5, #4]
   12b34:	tst	r0, #1
   12b38:	beq	12b58 <ftello64@plt+0x114c>
   12b3c:	ldr	r2, [r5, #8]
   12b40:	mov	r1, sp
   12b44:	mov	r0, r4
   12b48:	bl	16480 <ftello64@plt+0x4a74>
   12b4c:	mov	r6, r0
   12b50:	cmp	r0, #0
   12b54:	bne	12bb0 <ftello64@plt+0x11a4>
   12b58:	ldr	r2, [r5, #44]	; 0x2c
   12b5c:	cmp	r2, #0
   12b60:	bne	12b70 <ftello64@plt+0x1164>
   12b64:	ldr	r0, [r5, #48]	; 0x30
   12b68:	cmp	r0, #0
   12b6c:	beq	12b8c <ftello64@plt+0x1180>
   12b70:	ldr	r3, [r5, #48]	; 0x30
   12b74:	mov	r1, sp
   12b78:	mov	r0, r4
   12b7c:	bl	12870 <ftello64@plt+0xe64>
   12b80:	mov	r6, r0
   12b84:	cmp	r0, #0
   12b88:	bne	12bb0 <ftello64@plt+0x11a4>
   12b8c:	ldrb	r0, [r5, #4]
   12b90:	mov	r6, #0
   12b94:	tst	r0, #2
   12b98:	beq	12bb0 <ftello64@plt+0x11a4>
   12b9c:	ldr	r1, [r5]
   12ba0:	ldr	r3, [r5, #12]
   12ba4:	mov	r2, sp
   12ba8:	mov	r0, r4
   12bac:	bl	151a4 <ftello64@plt+0x3798>
   12bb0:	mov	r0, r6
   12bb4:	sub	sp, fp, #16
   12bb8:	pop	{r4, r5, r6, sl, fp, pc}
   12bbc:	push	{r4, r5, r6, sl, fp, lr}
   12bc0:	add	fp, sp, #16
   12bc4:	mov	r5, r0
   12bc8:	movw	r6, #580	; 0x244
   12bcc:	movt	r6, #3
   12bd0:	ldr	r0, [r6]
   12bd4:	mov	r4, #0
   12bd8:	cmp	r0, #0
   12bdc:	beq	12bfc <ftello64@plt+0x11f0>
   12be0:	mov	r1, r5
   12be4:	bl	116c4 <strcmp@plt>
   12be8:	cmp	r0, #0
   12bec:	beq	12c04 <ftello64@plt+0x11f8>
   12bf0:	ldr	r0, [r6, #12]!
   12bf4:	cmp	r0, #0
   12bf8:	bne	12be0 <ftello64@plt+0x11d4>
   12bfc:	mov	r0, r4
   12c00:	pop	{r4, r5, r6, sl, fp, pc}
   12c04:	mov	r4, r6
   12c08:	mov	r0, r4
   12c0c:	pop	{r4, r5, r6, sl, fp, pc}
   12c10:	push	{r4, r5, r6, sl, fp, lr}
   12c14:	add	fp, sp, #16
   12c18:	mov	r4, r0
   12c1c:	movw	r0, #2960	; 0xb90
   12c20:	movt	r0, #3
   12c24:	mov	r1, #1
   12c28:	str	r1, [r0]
   12c2c:	movw	r5, #2948	; 0xb84
   12c30:	movt	r5, #3
   12c34:	ldr	r0, [r5]
   12c38:	add	r1, r0, #1
   12c3c:	str	r1, [r5]
   12c40:	movw	r6, #2944	; 0xb80
   12c44:	movt	r6, #3
   12c48:	ldr	r0, [r6]
   12c4c:	rsb	r1, r1, r1, lsl #3
   12c50:	lsl	r1, r1, #3
   12c54:	bl	18dbc <_obstack_memory_used@@Base+0xc50>
   12c58:	str	r0, [r6]
   12c5c:	cmp	r0, #0
   12c60:	bne	12c7c <ftello64@plt+0x1270>
   12c64:	bl	11880 <__errno_location@plt>
   12c68:	ldr	r1, [r0]
   12c6c:	movw	r2, #57133	; 0xdf2d
   12c70:	movt	r2, #1
   12c74:	mov	r0, #1
   12c78:	bl	117cc <error@plt>
   12c7c:	ldr	r0, [r6]
   12c80:	ldr	r1, [r5]
   12c84:	rsb	r1, r1, r1, lsl #3
   12c88:	add	r0, r0, r1, lsl #3
   12c8c:	str	r4, [r0, #-56]!	; 0xffffffc8
   12c90:	mov	r1, #0
   12c94:	vmov.i32	q8, #0	; 0x00000000
   12c98:	str	r1, [r0, #52]	; 0x34
   12c9c:	add	r1, r0, #36	; 0x24
   12ca0:	vst1.32	{d16-d17}, [r1]
   12ca4:	add	r1, r0, #20
   12ca8:	vst1.32	{d16-d17}, [r1]
   12cac:	add	r1, r0, #4
   12cb0:	vst1.32	{d16-d17}, [r1]
   12cb4:	pop	{r4, r5, r6, sl, fp, pc}
   12cb8:	push	{r4, r5, fp, lr}
   12cbc:	add	fp, sp, #8
   12cc0:	sub	sp, sp, #8
   12cc4:	mov	r5, r1
   12cc8:	mov	r4, r0
   12ccc:	cmp	r0, #0
   12cd0:	bne	12cf4 <ftello64@plt+0x12e8>
   12cd4:	str	r5, [sp]
   12cd8:	movw	r2, #57178	; 0xdf5a
   12cdc:	movt	r2, #1
   12ce0:	movw	r3, #52195	; 0xcbe3
   12ce4:	movt	r3, #1
   12ce8:	mov	r0, #1
   12cec:	mov	r1, #0
   12cf0:	bl	117cc <error@plt>
   12cf4:	ldrb	r0, [r4, #4]
   12cf8:	tst	r0, #8
   12cfc:	beq	12d24 <ftello64@plt+0x1318>
   12d00:	ldr	r0, [r4]
   12d04:	str	r0, [sp]
   12d08:	movw	r2, #57213	; 0xdf7d
   12d0c:	movt	r2, #1
   12d10:	movw	r3, #52195	; 0xcbe3
   12d14:	movt	r3, #1
   12d18:	mov	r0, #1
   12d1c:	mov	r1, #0
   12d20:	bl	117cc <error@plt>
   12d24:	str	r5, [r4, #20]
   12d28:	ldr	r0, [r4, #4]
   12d2c:	orr	r0, r0, #8
   12d30:	str	r0, [r4, #4]
   12d34:	sub	sp, fp, #8
   12d38:	pop	{r4, r5, fp, pc}
   12d3c:	push	{r4, r5, fp, lr}
   12d40:	add	fp, sp, #8
   12d44:	sub	sp, sp, #8
   12d48:	mov	r5, r1
   12d4c:	mov	r4, r0
   12d50:	cmp	r0, #0
   12d54:	bne	12d78 <ftello64@plt+0x136c>
   12d58:	str	r5, [sp]
   12d5c:	movw	r2, #57178	; 0xdf5a
   12d60:	movt	r2, #1
   12d64:	movw	r3, #57252	; 0xdfa4
   12d68:	movt	r3, #1
   12d6c:	mov	r0, #1
   12d70:	mov	r1, #0
   12d74:	bl	117cc <error@plt>
   12d78:	ldrb	r0, [r4, #4]
   12d7c:	tst	r0, #16
   12d80:	beq	12da8 <ftello64@plt+0x139c>
   12d84:	ldr	r0, [r4]
   12d88:	str	r0, [sp]
   12d8c:	movw	r2, #57213	; 0xdf7d
   12d90:	movt	r2, #1
   12d94:	movw	r3, #57252	; 0xdfa4
   12d98:	movt	r3, #1
   12d9c:	mov	r0, #1
   12da0:	mov	r1, #0
   12da4:	bl	117cc <error@plt>
   12da8:	str	r5, [r4, #24]
   12dac:	ldr	r0, [r4, #4]
   12db0:	orr	r0, r0, #16
   12db4:	str	r0, [r4, #4]
   12db8:	sub	sp, fp, #8
   12dbc:	pop	{r4, r5, fp, pc}
   12dc0:	push	{r4, r5, fp, lr}
   12dc4:	add	fp, sp, #8
   12dc8:	sub	sp, sp, #8
   12dcc:	mov	r5, r1
   12dd0:	mov	r4, r0
   12dd4:	cmp	r0, #0
   12dd8:	bne	12dfc <ftello64@plt+0x13f0>
   12ddc:	str	r5, [sp]
   12de0:	movw	r2, #57178	; 0xdf5a
   12de4:	movt	r2, #1
   12de8:	movw	r3, #57260	; 0xdfac
   12dec:	movt	r3, #1
   12df0:	mov	r0, #1
   12df4:	mov	r1, #0
   12df8:	bl	117cc <error@plt>
   12dfc:	ldrb	r0, [r4, #4]
   12e00:	tst	r0, #32
   12e04:	beq	12e2c <ftello64@plt+0x1420>
   12e08:	ldr	r0, [r4]
   12e0c:	str	r0, [sp]
   12e10:	movw	r2, #57213	; 0xdf7d
   12e14:	movt	r2, #1
   12e18:	movw	r3, #57260	; 0xdfac
   12e1c:	movt	r3, #1
   12e20:	mov	r0, #1
   12e24:	mov	r1, #0
   12e28:	bl	117cc <error@plt>
   12e2c:	str	r5, [r4, #28]
   12e30:	ldr	r0, [r4, #4]
   12e34:	orr	r0, r0, #32
   12e38:	str	r0, [r4, #4]
   12e3c:	sub	sp, fp, #8
   12e40:	pop	{r4, r5, fp, pc}
   12e44:	push	{r4, r5, fp, lr}
   12e48:	add	fp, sp, #8
   12e4c:	sub	sp, sp, #8
   12e50:	mov	r5, r1
   12e54:	mov	r4, r0
   12e58:	cmp	r0, #0
   12e5c:	bne	12e80 <ftello64@plt+0x1474>
   12e60:	str	r5, [sp]
   12e64:	movw	r2, #57178	; 0xdf5a
   12e68:	movt	r2, #1
   12e6c:	movw	r3, #57287	; 0xdfc7
   12e70:	movt	r3, #1
   12e74:	mov	r0, #1
   12e78:	mov	r1, #0
   12e7c:	bl	117cc <error@plt>
   12e80:	ldrb	r0, [r4, #4]
   12e84:	tst	r0, #64	; 0x40
   12e88:	beq	12eb0 <ftello64@plt+0x14a4>
   12e8c:	ldr	r0, [r4]
   12e90:	str	r0, [sp]
   12e94:	movw	r2, #57213	; 0xdf7d
   12e98:	movt	r2, #1
   12e9c:	movw	r3, #57287	; 0xdfc7
   12ea0:	movt	r3, #1
   12ea4:	mov	r0, #1
   12ea8:	mov	r1, #0
   12eac:	bl	117cc <error@plt>
   12eb0:	str	r5, [r4, #32]
   12eb4:	ldr	r0, [r4, #4]
   12eb8:	orr	r0, r0, #64	; 0x40
   12ebc:	str	r0, [r4, #4]
   12ec0:	sub	sp, fp, #8
   12ec4:	pop	{r4, r5, fp, pc}
   12ec8:	push	{r4, r5, fp, lr}
   12ecc:	add	fp, sp, #8
   12ed0:	sub	sp, sp, #8
   12ed4:	mov	r5, r1
   12ed8:	mov	r4, r0
   12edc:	cmp	r0, #0
   12ee0:	bne	12f04 <ftello64@plt+0x14f8>
   12ee4:	str	r5, [sp]
   12ee8:	movw	r2, #57178	; 0xdf5a
   12eec:	movt	r2, #1
   12ef0:	movw	r3, #52457	; 0xcce9
   12ef4:	movt	r3, #1
   12ef8:	mov	r0, #1
   12efc:	mov	r1, #0
   12f00:	bl	117cc <error@plt>
   12f04:	ldrb	r0, [r4, #5]
   12f08:	tst	r0, #4
   12f0c:	beq	12f34 <ftello64@plt+0x1528>
   12f10:	ldr	r0, [r4]
   12f14:	str	r0, [sp]
   12f18:	movw	r2, #57213	; 0xdf7d
   12f1c:	movt	r2, #1
   12f20:	movw	r3, #52457	; 0xcce9
   12f24:	movt	r3, #1
   12f28:	mov	r0, #1
   12f2c:	mov	r1, #0
   12f30:	bl	117cc <error@plt>
   12f34:	str	r5, [r4, #52]	; 0x34
   12f38:	ldr	r0, [r4, #4]
   12f3c:	orr	r0, r0, #1024	; 0x400
   12f40:	str	r0, [r4, #4]
   12f44:	sub	sp, fp, #8
   12f48:	pop	{r4, r5, fp, pc}
   12f4c:	push	{r4, r5, fp, lr}
   12f50:	add	fp, sp, #8
   12f54:	sub	sp, sp, #8
   12f58:	mov	r5, r1
   12f5c:	mov	r4, r0
   12f60:	cmp	r0, #0
   12f64:	bne	12f88 <ftello64@plt+0x157c>
   12f68:	str	r5, [sp]
   12f6c:	movw	r2, #57305	; 0xdfd9
   12f70:	movt	r2, #1
   12f74:	movw	r3, #57341	; 0xdffd
   12f78:	movt	r3, #1
   12f7c:	mov	r0, #1
   12f80:	mov	r1, #0
   12f84:	bl	117cc <error@plt>
   12f88:	ldrb	r0, [r4, #4]
   12f8c:	tst	r0, #128	; 0x80
   12f90:	beq	12fb8 <ftello64@plt+0x15ac>
   12f94:	ldr	r0, [r4]
   12f98:	str	r0, [sp]
   12f9c:	movw	r2, #57213	; 0xdf7d
   12fa0:	movt	r2, #1
   12fa4:	movw	r3, #57341	; 0xdffd
   12fa8:	movt	r3, #1
   12fac:	mov	r0, #1
   12fb0:	mov	r1, #0
   12fb4:	bl	117cc <error@plt>
   12fb8:	add	r1, sp, #4
   12fbc:	mov	r0, r5
   12fc0:	mov	r2, #0
   12fc4:	bl	116d0 <strtol@plt>
   12fc8:	str	r0, [r4, #36]	; 0x24
   12fcc:	ldrb	r0, [r5]
   12fd0:	cmp	r0, #0
   12fd4:	beq	12fe8 <ftello64@plt+0x15dc>
   12fd8:	ldr	r0, [sp, #4]
   12fdc:	ldrb	r0, [r0]
   12fe0:	cmp	r0, #0
   12fe4:	beq	13008 <ftello64@plt+0x15fc>
   12fe8:	ldr	r0, [r4]
   12fec:	str	r0, [sp]
   12ff0:	movw	r2, #57351	; 0xe007
   12ff4:	movt	r2, #1
   12ff8:	mov	r0, #1
   12ffc:	mov	r1, #0
   13000:	mov	r3, r5
   13004:	bl	117cc <error@plt>
   13008:	ldr	r0, [r4, #4]
   1300c:	orr	r0, r0, #128	; 0x80
   13010:	str	r0, [r4, #4]
   13014:	sub	sp, fp, #8
   13018:	pop	{r4, r5, fp, pc}
   1301c:	push	{r4, r5, fp, lr}
   13020:	add	fp, sp, #8
   13024:	sub	sp, sp, #8
   13028:	mov	r5, r1
   1302c:	mov	r4, r0
   13030:	cmp	r0, #0
   13034:	bne	13058 <ftello64@plt+0x164c>
   13038:	str	r5, [sp]
   1303c:	movw	r2, #57305	; 0xdfd9
   13040:	movt	r2, #1
   13044:	movw	r3, #57401	; 0xe039
   13048:	movt	r3, #1
   1304c:	mov	r0, #1
   13050:	mov	r1, #0
   13054:	bl	117cc <error@plt>
   13058:	ldrb	r0, [r4, #5]
   1305c:	tst	r0, #1
   13060:	beq	13088 <ftello64@plt+0x167c>
   13064:	ldr	r0, [r4]
   13068:	str	r0, [sp]
   1306c:	movw	r2, #57213	; 0xdf7d
   13070:	movt	r2, #1
   13074:	movw	r3, #57401	; 0xe039
   13078:	movt	r3, #1
   1307c:	mov	r0, #1
   13080:	mov	r1, #0
   13084:	bl	117cc <error@plt>
   13088:	add	r1, sp, #4
   1308c:	mov	r0, r5
   13090:	mov	r2, #0
   13094:	bl	116d0 <strtol@plt>
   13098:	str	r0, [r4, #40]	; 0x28
   1309c:	ldrb	r0, [r5]
   130a0:	cmp	r0, #0
   130a4:	beq	130b8 <ftello64@plt+0x16ac>
   130a8:	ldr	r0, [sp, #4]
   130ac:	ldrb	r0, [r0]
   130b0:	cmp	r0, #0
   130b4:	beq	130d8 <ftello64@plt+0x16cc>
   130b8:	ldr	r0, [r4]
   130bc:	str	r0, [sp]
   130c0:	movw	r2, #57351	; 0xe007
   130c4:	movt	r2, #1
   130c8:	mov	r0, #1
   130cc:	mov	r1, #0
   130d0:	mov	r3, r5
   130d4:	bl	117cc <error@plt>
   130d8:	ldr	r0, [r4, #4]
   130dc:	orr	r0, r0, #256	; 0x100
   130e0:	str	r0, [r4, #4]
   130e4:	sub	sp, fp, #8
   130e8:	pop	{r4, r5, fp, pc}
   130ec:	push	{r4, r5, fp, lr}
   130f0:	add	fp, sp, #8
   130f4:	sub	sp, sp, #8
   130f8:	mov	r5, r1
   130fc:	mov	r4, r0
   13100:	cmp	r0, #0
   13104:	bne	13120 <ftello64@plt+0x1714>
   13108:	movw	r2, #57414	; 0xe046
   1310c:	movt	r2, #1
   13110:	mov	r0, #1
   13114:	mov	r1, #0
   13118:	mov	r3, r5
   1311c:	bl	117cc <error@plt>
   13120:	movw	r1, #57461	; 0xe075
   13124:	movt	r1, #1
   13128:	mov	r0, r5
   1312c:	bl	11778 <strcasecmp@plt>
   13130:	cmp	r0, #0
   13134:	beq	1315c <ftello64@plt+0x1750>
   13138:	ldr	r0, [r4]
   1313c:	str	r0, [sp]
   13140:	movw	r2, #57466	; 0xe07a
   13144:	movt	r2, #1
   13148:	mov	r0, #1
   1314c:	mov	r1, #0
   13150:	mov	r3, r5
   13154:	bl	117cc <error@plt>
   13158:	b	13164 <ftello64@plt+0x1758>
   1315c:	mov	r0, #2
   13160:	strh	r0, [r4, #16]
   13164:	ldr	r0, [r4, #4]
   13168:	orr	r0, r0, #4
   1316c:	str	r0, [r4, #4]
   13170:	sub	sp, fp, #8
   13174:	pop	{r4, r5, fp, pc}
   13178:	movw	r3, #2792	; 0xae8
   1317c:	movt	r3, #3
   13180:	cmp	r0, #0
   13184:	addne	r3, r0, #4
   13188:	ldr	r0, [r3]
   1318c:	orr	r0, r0, #512	; 0x200
   13190:	str	r0, [r3]
   13194:	movw	r0, #2800	; 0xaf0
   13198:	movt	r0, #3
   1319c:	movw	ip, #2796	; 0xaec
   131a0:	movt	ip, #3
   131a4:	cmp	r2, #0
   131a8:	mov	r2, ip
   131ac:	moveq	r2, r0
   131b0:	ldr	r3, [r2]
   131b4:	orr	r3, r3, r1
   131b8:	str	r3, [r2]
   131bc:	moveq	r0, ip
   131c0:	ldr	r2, [r0]
   131c4:	bic	r1, r2, r1
   131c8:	str	r1, [r0]
   131cc:	bx	lr
   131d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   131d4:	add	fp, sp, #28
   131d8:	sub	sp, sp, #12
   131dc:	mov	sl, r0
   131e0:	ldrb	r0, [r1]
   131e4:	cmp	r0, #0
   131e8:	beq	13290 <ftello64@plt+0x1884>
   131ec:	mov	r4, r1
   131f0:	add	r9, sp, #8
   131f4:	movw	r8, #57530	; 0xe0ba
   131f8:	movt	r8, #1
   131fc:	b	13228 <ftello64@plt+0x181c>
   13200:	ldr	r2, [sp, #8]
   13204:	mov	r0, sl
   13208:	mov	r1, r5
   1320c:	bl	13178 <ftello64@plt+0x176c>
   13210:	add	r4, r4, r6
   13214:	cmp	r7, #0
   13218:	addne	r4, r4, #1
   1321c:	ldrb	r0, [r4]
   13220:	cmp	r0, #0
   13224:	beq	13290 <ftello64@plt+0x1884>
   13228:	mov	r0, r4
   1322c:	mov	r1, #44	; 0x2c
   13230:	bl	11868 <strchr@plt>
   13234:	mov	r7, r0
   13238:	cmp	r0, #0
   1323c:	beq	13248 <ftello64@plt+0x183c>
   13240:	sub	r6, r7, r4
   13244:	b	13254 <ftello64@plt+0x1848>
   13248:	mov	r0, r4
   1324c:	bl	1185c <strlen@plt>
   13250:	mov	r6, r0
   13254:	mov	r0, r4
   13258:	mov	r1, r6
   1325c:	mov	r2, r9
   13260:	bl	11f6c <ftello64@plt+0x560>
   13264:	mov	r5, r0
   13268:	cmp	r0, #0
   1326c:	bne	13200 <ftello64@plt+0x17f4>
   13270:	str	r6, [sp]
   13274:	str	r4, [sp, #4]
   13278:	mov	r0, #1
   1327c:	mov	r1, #0
   13280:	mov	r2, r8
   13284:	mov	r3, r6
   13288:	bl	117cc <error@plt>
   1328c:	b	13200 <ftello64@plt+0x17f4>
   13290:	sub	sp, fp, #28
   13294:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13298:	push	{r4, sl, fp, lr}
   1329c:	add	fp, sp, #8
   132a0:	mov	r4, r0
   132a4:	bl	12dc0 <ftello64@plt+0x13b4>
   132a8:	mov	r0, r4
   132ac:	mov	r1, #16
   132b0:	mov	r2, #0
   132b4:	pop	{r4, sl, fp, lr}
   132b8:	b	13178 <ftello64@plt+0x176c>
   132bc:	push	{r4, r5, fp, lr}
   132c0:	add	fp, sp, #8
   132c4:	mov	r4, r0
   132c8:	cmp	r0, #0
   132cc:	bne	132ec <ftello64@plt+0x18e0>
   132d0:	movw	r0, #2596	; 0xa24
   132d4:	movt	r0, #3
   132d8:	ldr	r0, [r0]
   132dc:	movw	r4, #52723	; 0xcdf3
   132e0:	movt	r4, #1
   132e4:	cmp	r0, #0
   132e8:	movne	r4, r0
   132ec:	movw	r5, #580	; 0x244
   132f0:	movt	r5, #3
   132f4:	ldr	r1, [r5]
   132f8:	cmp	r1, #0
   132fc:	beq	13320 <ftello64@plt+0x1914>
   13300:	movw	r5, #580	; 0x244
   13304:	movt	r5, #3
   13308:	mov	r0, r4
   1330c:	bl	116c4 <strcmp@plt>
   13310:	cmp	r0, #0
   13314:	ldrne	r1, [r5, #12]!
   13318:	cmpne	r1, #0
   1331c:	bne	13308 <ftello64@plt+0x18fc>
   13320:	ldr	r0, [r5, #8]
   13324:	cmp	r0, #0
   13328:	bne	13344 <ftello64@plt+0x1938>
   1332c:	movw	r2, #57549	; 0xe0cd
   13330:	movt	r2, #1
   13334:	mov	r0, #1
   13338:	mov	r1, #0
   1333c:	mov	r3, r4
   13340:	bl	117cc <error@plt>
   13344:	ldr	r0, [r5, #8]
   13348:	movw	r1, #2952	; 0xb88
   1334c:	movt	r1, #3
   13350:	str	r0, [r1]
   13354:	pop	{r4, r5, fp, pc}
   13358:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1335c:	add	fp, sp, #24
   13360:	sub	sp, sp, #16
   13364:	mov	r4, r0
   13368:	mov	r0, #0
   1336c:	str	r0, [sp, #12]
   13370:	str	r0, [sp, #8]
   13374:	movw	r1, #57960	; 0xe268
   13378:	movt	r1, #1
   1337c:	mov	r0, r4
   13380:	bl	11970 <fopen64@plt>
   13384:	mov	r5, r0
   13388:	cmp	r0, #0
   1338c:	bne	133ac <ftello64@plt+0x19a0>
   13390:	bl	11880 <__errno_location@plt>
   13394:	ldr	r1, [r0]
   13398:	movw	r2, #57575	; 0xe0e7
   1339c:	movt	r2, #1
   133a0:	mov	r0, #1
   133a4:	mov	r3, r4
   133a8:	bl	117cc <error@plt>
   133ac:	movw	r0, #32072	; 0x7d48
   133b0:	movt	r0, #1
   133b4:	str	r0, [sp]
   133b8:	movw	r8, #2804	; 0xaf4
   133bc:	movt	r8, #3
   133c0:	movw	r3, #36236	; 0x8d8c
   133c4:	movt	r3, #1
   133c8:	mov	r0, r8
   133cc:	mov	r1, #0
   133d0:	mov	r2, #0
   133d4:	bl	17e70 <_obstack_begin@@Base>
   133d8:	add	r0, sp, #12
   133dc:	add	r1, sp, #8
   133e0:	mov	r2, r5
   133e4:	bl	119b8 <getline@plt>
   133e8:	ldr	r6, [sp, #12]
   133ec:	cmp	r0, #1
   133f0:	blt	134a0 <ftello64@plt+0x1a94>
   133f4:	add	r9, sp, #12
   133f8:	add	r7, sp, #8
   133fc:	b	13438 <ftello64@plt+0x1a2c>
   13400:	ldr	r0, [r8, #12]
   13404:	ldr	r1, [sp, #12]
   13408:	mov	r2, r4
   1340c:	bl	11730 <memcpy@plt>
   13410:	ldr	r0, [r8, #12]
   13414:	add	r0, r0, r4
   13418:	str	r0, [r8, #12]
   1341c:	mov	r0, r9
   13420:	mov	r1, r7
   13424:	mov	r2, r5
   13428:	bl	119b8 <getline@plt>
   1342c:	ldr	r6, [sp, #12]
   13430:	cmp	r0, #0
   13434:	ble	134a0 <ftello64@plt+0x1a94>
   13438:	mov	r0, r6
   1343c:	bl	1185c <strlen@plt>
   13440:	cmp	r0, #0
   13444:	beq	1341c <ftello64@plt+0x1a10>
   13448:	mov	r4, r0
   1344c:	sub	r0, r0, #1
   13450:	ldrb	r1, [r6, r0]
   13454:	cmp	r1, #10
   13458:	bne	13468 <ftello64@plt+0x1a5c>
   1345c:	cmp	r0, #0
   13460:	mov	r4, r0
   13464:	beq	1341c <ftello64@plt+0x1a10>
   13468:	mov	r0, r6
   1346c:	mov	r1, r4
   13470:	bl	13544 <ftello64@plt+0x1b38>
   13474:	cmp	r0, #0
   13478:	bne	1341c <ftello64@plt+0x1a10>
   1347c:	ldr	r0, [r8, #12]
   13480:	ldr	r1, [r8, #16]
   13484:	sub	r0, r1, r0
   13488:	cmp	r0, r4
   1348c:	bcs	13400 <ftello64@plt+0x19f4>
   13490:	mov	r0, r8
   13494:	mov	r1, r4
   13498:	bl	17f58 <_obstack_newchunk@@Base>
   1349c:	b	13400 <ftello64@plt+0x19f4>
   134a0:	mov	r0, r6
   134a4:	bl	17d48 <argp_usage@@Base+0x190>
   134a8:	mov	r0, r5
   134ac:	bl	118ec <fclose@plt>
   134b0:	ldr	r0, [r8, #12]
   134b4:	ldr	r1, [r8, #16]
   134b8:	cmp	r1, r0
   134bc:	bne	134d0 <ftello64@plt+0x1ac4>
   134c0:	movw	r0, #2804	; 0xaf4
   134c4:	movt	r0, #3
   134c8:	mov	r1, #1
   134cc:	bl	17f58 <_obstack_newchunk@@Base>
   134d0:	ldr	r0, [r8, #12]
   134d4:	add	r1, r0, #1
   134d8:	str	r1, [r8, #12]
   134dc:	mov	r1, #0
   134e0:	strb	r1, [r0]
   134e4:	ldr	r0, [r8, #8]
   134e8:	ldr	r1, [r8, #12]
   134ec:	cmp	r1, r0
   134f0:	bne	13500 <ftello64@plt+0x1af4>
   134f4:	ldrb	r1, [r8, #40]	; 0x28
   134f8:	orr	r1, r1, #2
   134fc:	strb	r1, [r8, #40]	; 0x28
   13500:	movw	r1, #2952	; 0xb88
   13504:	movt	r1, #3
   13508:	str	r0, [r1]
   1350c:	ldr	r0, [r8, #4]
   13510:	ldr	r1, [r8, #12]
   13514:	ldr	r2, [r8, #16]
   13518:	ldr	r3, [r8, #24]
   1351c:	add	r1, r3, r1
   13520:	bic	r1, r1, r3
   13524:	sub	r3, r1, r0
   13528:	sub	r0, r2, r0
   1352c:	cmp	r3, r0
   13530:	movhi	r1, r2
   13534:	str	r1, [r8, #8]
   13538:	str	r1, [r8, #12]
   1353c:	sub	sp, fp, #24
   13540:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13544:	mov	r2, r0
   13548:	mov	r0, #0
   1354c:	cmp	r1, #0
   13550:	bxeq	lr
   13554:	ldrb	r3, [r2]
   13558:	cmp	r3, #9
   1355c:	cmpne	r3, #32
   13560:	bne	13574 <ftello64@plt+0x1b68>
   13564:	subs	r1, r1, #1
   13568:	add	r2, r2, #1
   1356c:	bne	13554 <ftello64@plt+0x1b48>
   13570:	bx	lr
   13574:	mov	r0, #1
   13578:	cmp	r3, #35	; 0x23
   1357c:	movne	r0, #0
   13580:	bxne	lr
   13584:	bx	lr
   13588:	push	{r4, sl, fp, lr}
   1358c:	add	fp, sp, #8
   13590:	cmp	r0, #0
   13594:	beq	135c0 <ftello64@plt+0x1bb4>
   13598:	movw	r1, #2792	; 0xae8
   1359c:	movt	r1, #3
   135a0:	ldr	r2, [r1]
   135a4:	cmp	r2, #0
   135a8:	beq	135c0 <ftello64@plt+0x1bb4>
   135ac:	ldr	r3, [r0, #4]
   135b0:	orr	r2, r3, r2
   135b4:	str	r2, [r0, #4]
   135b8:	mov	r2, #0
   135bc:	str	r2, [r1]
   135c0:	cmp	r0, #0
   135c4:	beq	13630 <ftello64@plt+0x1c24>
   135c8:	ldr	r1, [r0, #4]
   135cc:	cmp	r1, #0
   135d0:	bne	135ec <ftello64@plt+0x1be0>
   135d4:	mov	r1, #2
   135d8:	str	r1, [r0, #4]
   135dc:	movw	r1, #2952	; 0xb88
   135e0:	movt	r1, #3
   135e4:	ldr	r1, [r1]
   135e8:	str	r1, [r0, #12]
   135ec:	movw	ip, #2800	; 0xaf0
   135f0:	movt	ip, #3
   135f4:	ldr	r3, [ip]
   135f8:	movw	lr, #2796	; 0xaec
   135fc:	movt	lr, #3
   13600:	ldr	r1, [lr]
   13604:	orrs	r2, r1, r3
   13608:	popeq	{r4, sl, fp, pc}
   1360c:	ldr	r2, [r0, #44]	; 0x2c
   13610:	ldr	r4, [r0, #48]	; 0x30
   13614:	orr	r2, r2, r3
   13618:	orr	r1, r4, r1
   1361c:	str	r2, [r0, #44]	; 0x2c
   13620:	str	r1, [r0, #48]	; 0x30
   13624:	mov	r0, #0
   13628:	str	r0, [ip]
   1362c:	str	r0, [lr]
   13630:	pop	{r4, sl, fp, pc}
   13634:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13638:	add	fp, sp, #28
   1363c:	sub	sp, sp, #4
   13640:	vpush	{d8-d9}
   13644:	sub	sp, sp, #16
   13648:	mov	r4, r1
   1364c:	mov	r5, r0
   13650:	movw	r6, #2944	; 0xb80
   13654:	movt	r6, #3
   13658:	ldr	r0, [r6]
   1365c:	str	r0, [sp, #8]
   13660:	mov	r0, #0
   13664:	bl	132bc <ftello64@plt+0x18b0>
   13668:	movw	r0, #2996	; 0xbb4
   1366c:	movt	r0, #3
   13670:	movw	r1, #57602	; 0xe102
   13674:	movt	r1, #1
   13678:	str	r1, [r0]
   1367c:	movw	r0, #57626	; 0xe11a
   13680:	movt	r0, #1
   13684:	movw	r1, #724	; 0x2d4
   13688:	movt	r1, #3
   1368c:	bl	17c50 <argp_usage@@Base+0x98>
   13690:	movw	r0, #2632	; 0xa48
   13694:	movt	r0, #3
   13698:	vld1.32	{d16-d17}, [r0]
   1369c:	movw	r0, #732	; 0x2dc
   136a0:	movt	r0, #3
   136a4:	movw	r1, #2848	; 0xb20
   136a8:	movt	r1, #3
   136ac:	str	r1, [r0, #16]
   136b0:	vst1.64	{d16-d17}, [r1]
   136b4:	movw	r1, #2600	; 0xa28
   136b8:	movt	r1, #3
   136bc:	ldr	r1, [r1]
   136c0:	str	r1, [r0, #8]
   136c4:	add	r1, sp, #8
   136c8:	add	r2, sp, #12
   136cc:	str	r2, [sp]
   136d0:	str	r1, [sp, #4]
   136d4:	mov	r1, r5
   136d8:	mov	r2, r4
   136dc:	mov	r3, #8
   136e0:	bl	16ae0 <argp_parse@@Base>
   136e4:	ldr	r0, [sp, #8]
   136e8:	bl	13588 <ftello64@plt+0x1b7c>
   136ec:	ldr	r0, [sp, #12]
   136f0:	cmp	r0, r5
   136f4:	bge	1372c <ftello64@plt+0x1d20>
   136f8:	sub	r1, r5, r0
   136fc:	add	r2, r4, r0, lsl #2
   13700:	add	r0, sp, #8
   13704:	bl	160dc <ftello64@plt+0x46d0>
   13708:	cmp	r0, #0
   1370c:	bne	13724 <ftello64@plt+0x1d18>
   13710:	movw	r2, #57635	; 0xe123
   13714:	movt	r2, #1
   13718:	mov	r0, #1
   1371c:	mov	r1, #0
   13720:	bl	117cc <error@plt>
   13724:	ldr	r0, [sp, #8]
   13728:	bl	13588 <ftello64@plt+0x1b7c>
   1372c:	ldr	r0, [r6]
   13730:	cmp	r0, #0
   13734:	bne	13844 <ftello64@plt+0x1e38>
   13738:	movw	r0, #2648	; 0xa58
   1373c:	movt	r0, #3
   13740:	ldr	r0, [r0]
   13744:	blx	r0
   13748:	mov	r4, r0
   1374c:	cmp	r0, #0
   13750:	bne	13768 <ftello64@plt+0x1d5c>
   13754:	movw	r2, #57653	; 0xe135
   13758:	movt	r2, #1
   1375c:	mov	r0, #1
   13760:	mov	r1, #0
   13764:	bl	117cc <error@plt>
   13768:	add	r7, r4, #4
   1376c:	movw	r5, #2948	; 0xb84
   13770:	movt	r5, #3
   13774:	movw	r8, #57133	; 0xdf2d
   13778:	movt	r8, #1
   1377c:	mov	r9, #0
   13780:	vmov.i32	q4, #0	; 0x00000000
   13784:	mov	sl, #2
   13788:	movw	r4, #2952	; 0xb88
   1378c:	movt	r4, #3
   13790:	b	137d4 <ftello64@plt+0x1dc8>
   13794:	ldr	r0, [r6]
   13798:	ldr	r1, [r5]
   1379c:	rsb	r1, r1, r1, lsl #3
   137a0:	add	r0, r0, r1, lsl #3
   137a4:	str	r9, [r0, #-4]
   137a8:	sub	r1, r0, #20
   137ac:	vst1.32	{d8-d9}, [r1]
   137b0:	sub	r1, r0, #36	; 0x24
   137b4:	vst1.32	{d8-d9}, [r1]
   137b8:	sub	r1, r0, #52	; 0x34
   137bc:	vst1.32	{d8-d9}, [r1]
   137c0:	ldr	r1, [r7], #8
   137c4:	str	r1, [r0, #-56]	; 0xffffffc8
   137c8:	str	sl, [r0, #-52]	; 0xffffffcc
   137cc:	ldr	r1, [r4]
   137d0:	str	r1, [r0, #-44]	; 0xffffffd4
   137d4:	ldr	r0, [r7, #-4]
   137d8:	cmp	r0, #0
   137dc:	bne	137ec <ftello64@plt+0x1de0>
   137e0:	ldr	r0, [r7]
   137e4:	cmp	r0, #0
   137e8:	beq	1382c <ftello64@plt+0x1e20>
   137ec:	ldr	r0, [r5]
   137f0:	add	r1, r0, #1
   137f4:	str	r1, [r5]
   137f8:	ldr	r0, [r6]
   137fc:	rsb	r1, r1, r1, lsl #3
   13800:	lsl	r1, r1, #3
   13804:	bl	18dbc <_obstack_memory_used@@Base+0xc50>
   13808:	str	r0, [r6]
   1380c:	cmp	r0, #0
   13810:	bne	13794 <ftello64@plt+0x1d88>
   13814:	bl	11880 <__errno_location@plt>
   13818:	ldr	r1, [r0]
   1381c:	mov	r0, #1
   13820:	mov	r2, r8
   13824:	bl	117cc <error@plt>
   13828:	b	13794 <ftello64@plt+0x1d88>
   1382c:	ldr	r1, [r5]
   13830:	ldr	r0, [r6]
   13834:	movw	r3, #14420	; 0x3854
   13838:	movt	r3, #1
   1383c:	mov	r2, #56	; 0x38
   13840:	bl	1197c <qsort@plt>
   13844:	sub	sp, fp, #48	; 0x30
   13848:	vpop	{d8-d9}
   1384c:	add	sp, sp, #4
   13850:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13854:	ldr	r1, [r1]
   13858:	ldr	r0, [r0]
   1385c:	b	116c4 <strcmp@plt>
   13860:	push	{r4, r5, r6, sl, fp, lr}
   13864:	add	fp, sp, #16
   13868:	mov	r6, r2
   1386c:	mov	r5, r1
   13870:	mov	r1, r0
   13874:	ldr	r2, [r2, #28]
   13878:	ldr	r0, [r2]
   1387c:	sub	r3, r1, #65	; 0x41
   13880:	mov	r4, #7
   13884:	cmp	r3, #53	; 0x35
   13888:	bhi	13978 <ftello64@plt+0x1f6c>
   1388c:	add	r1, pc, #0
   13890:	ldr	pc, [r1, r3, lsl #2]
   13894:	ldrdeq	r3, [r1], -r0
   13898:	andeq	r3, r1, ip, ror #18
   1389c:			; <UNDEFINED> instruction: 0x00013ab0
   138a0:			; <UNDEFINED> instruction: 0x00013ab0
   138a4:			; <UNDEFINED> instruction: 0x00013ab0
   138a8:	ldrdeq	r3, [r1], -ip
   138ac:			; <UNDEFINED> instruction: 0x00013ab0
   138b0:			; <UNDEFINED> instruction: 0x00013ab0
   138b4:			; <UNDEFINED> instruction: 0x00013ab0
   138b8:			; <UNDEFINED> instruction: 0x00013ab0
   138bc:			; <UNDEFINED> instruction: 0x00013ab0
   138c0:			; <UNDEFINED> instruction: 0x00013ab0
   138c4:	andeq	r3, r1, r8, ror #19
   138c8:			; <UNDEFINED> instruction: 0x00013ab0
   138cc:			; <UNDEFINED> instruction: 0x00013ab0
   138d0:			; <UNDEFINED> instruction: 0x00013ab0
   138d4:			; <UNDEFINED> instruction: 0x00013ab0
   138d8:			; <UNDEFINED> instruction: 0x00013ab0
   138dc:			; <UNDEFINED> instruction: 0x00013ab0
   138e0:			; <UNDEFINED> instruction: 0x00013ab0
   138e4:			; <UNDEFINED> instruction: 0x00013ab0
   138e8:			; <UNDEFINED> instruction: 0x00013ab0
   138ec:			; <UNDEFINED> instruction: 0x00013ab0
   138f0:			; <UNDEFINED> instruction: 0x00013ab0
   138f4:			; <UNDEFINED> instruction: 0x00013ab0
   138f8:			; <UNDEFINED> instruction: 0x00013ab0
   138fc:			; <UNDEFINED> instruction: 0x00013ab0
   13900:			; <UNDEFINED> instruction: 0x00013ab0
   13904:			; <UNDEFINED> instruction: 0x00013ab0
   13908:			; <UNDEFINED> instruction: 0x00013ab0
   1390c:			; <UNDEFINED> instruction: 0x00013ab0
   13910:			; <UNDEFINED> instruction: 0x00013ab0
   13914:	strdeq	r3, [r1], -r4
   13918:	andeq	r3, r1, ip, ror #18
   1391c:			; <UNDEFINED> instruction: 0x00013ab0
   13920:	andeq	r3, r1, r8, lsr #19
   13924:			; <UNDEFINED> instruction: 0x00013ab0
   13928:			; <UNDEFINED> instruction: 0x00013ab0
   1392c:			; <UNDEFINED> instruction: 0x00013ab0
   13930:			; <UNDEFINED> instruction: 0x00013ab0
   13934:	andeq	r3, r1, r8, lsl #20
   13938:			; <UNDEFINED> instruction: 0x00013ab0
   1393c:			; <UNDEFINED> instruction: 0x00013ab0
   13940:	andeq	r3, r1, r0, lsr #20
   13944:	andeq	r3, r1, ip, lsr #20
   13948:			; <UNDEFINED> instruction: 0x00013ab0
   1394c:			; <UNDEFINED> instruction: 0x00013ab0
   13950:	andeq	r3, r1, r8, lsr #19
   13954:			; <UNDEFINED> instruction: 0x00013ab0
   13958:			; <UNDEFINED> instruction: 0x00013ab0
   1395c:	andeq	r3, r1, r8, lsr sl
   13960:			; <UNDEFINED> instruction: 0x00013ab0
   13964:			; <UNDEFINED> instruction: 0x00013ab0
   13968:	andeq	r3, r1, r4, asr #20
   1396c:	mov	r1, r5
   13970:	bl	12e44 <ftello64@plt+0x1438>
   13974:	b	13aac <ftello64@plt+0x20a0>
   13978:	sub	r3, r1, #256	; 0x100
   1397c:	cmp	r3, #3
   13980:	bhi	139b4 <ftello64@plt+0x1fa8>
   13984:	add	r1, pc, #0
   13988:	ldr	pc, [r1, r3, lsl #2]
   1398c:	muleq	r1, ip, r9
   13990:	andeq	r3, r1, ip, asr sl
   13994:	andeq	r3, r1, ip, ror sl
   13998:	muleq	r1, r4, sl
   1399c:	mov	r1, r5
   139a0:	bl	1301c <ftello64@plt+0x1610>
   139a4:	b	13aac <ftello64@plt+0x20a0>
   139a8:	mov	r1, r5
   139ac:	bl	13298 <ftello64@plt+0x188c>
   139b0:	b	13aac <ftello64@plt+0x20a0>
   139b4:	movw	r0, #3
   139b8:	movt	r0, #256	; 0x100
   139bc:	cmp	r1, r0
   139c0:	bne	13ab0 <ftello64@plt+0x20a4>
   139c4:	ldr	r0, [r6, #32]
   139c8:	str	r2, [r0]
   139cc:	b	13aac <ftello64@plt+0x20a0>
   139d0:	mov	r1, r5
   139d4:	bl	12cb8 <ftello64@plt+0x12ac>
   139d8:	b	13aac <ftello64@plt+0x20a0>
   139dc:	mov	r1, r5
   139e0:	bl	131d0 <ftello64@plt+0x17c4>
   139e4:	b	13aac <ftello64@plt+0x20a0>
   139e8:	mov	r1, r5
   139ec:	bl	12f4c <ftello64@plt+0x1540>
   139f0:	b	13aac <ftello64@plt+0x20a0>
   139f4:	movw	r0, #2956	; 0xb8c
   139f8:	movt	r0, #3
   139fc:	mov	r1, #1
   13a00:	str	r1, [r0]
   13a04:	b	13aac <ftello64@plt+0x20a0>
   13a08:	bl	13588 <ftello64@plt+0x1b7c>
   13a0c:	mov	r0, r5
   13a10:	bl	12c10 <ftello64@plt+0x1204>
   13a14:	ldr	r1, [r6, #28]
   13a18:	str	r0, [r1]
   13a1c:	b	13aac <ftello64@plt+0x20a0>
   13a20:	movw	r0, #2968	; 0xb98
   13a24:	movt	r0, #3
   13a28:	b	13a4c <ftello64@plt+0x2040>
   13a2c:	mov	r1, r5
   13a30:	bl	12d3c <ftello64@plt+0x1330>
   13a34:	b	13aac <ftello64@plt+0x20a0>
   13a38:	movw	r0, #55020	; 0xd6ec
   13a3c:	movt	r0, #1
   13a40:	b	13aa8 <ftello64@plt+0x209c>
   13a44:	movw	r0, #2964	; 0xb94
   13a48:	movt	r0, #3
   13a4c:	ldr	r1, [r0]
   13a50:	add	r1, r1, #1
   13a54:	str	r1, [r0]
   13a58:	b	13aac <ftello64@plt+0x20a0>
   13a5c:	cmp	r5, #0
   13a60:	beq	13aa4 <ftello64@plt+0x2098>
   13a64:	ldrb	r0, [r5]
   13a68:	cmp	r0, #64	; 0x40
   13a6c:	bne	13aa4 <ftello64@plt+0x2098>
   13a70:	add	r0, r5, #1
   13a74:	bl	13358 <ftello64@plt+0x194c>
   13a78:	b	13aac <ftello64@plt+0x20a0>
   13a7c:	mov	r4, #0
   13a80:	mov	r1, #65	; 0x41
   13a84:	mov	r2, #0
   13a88:	bl	13178 <ftello64@plt+0x176c>
   13a8c:	mov	r0, r4
   13a90:	pop	{r4, r5, r6, sl, fp, pc}
   13a94:	mov	r1, #1
   13a98:	mov	r2, #1
   13a9c:	bl	13178 <ftello64@plt+0x176c>
   13aa0:	b	13aac <ftello64@plt+0x20a0>
   13aa4:	mov	r0, r5
   13aa8:	bl	132bc <ftello64@plt+0x18b0>
   13aac:	mov	r4, #0
   13ab0:	mov	r0, r4
   13ab4:	pop	{r4, r5, r6, sl, fp, pc}
   13ab8:	movw	r2, #4
   13abc:	movt	r2, #512	; 0x200
   13ac0:	cmp	r0, r2
   13ac4:	movne	r0, r1
   13ac8:	bxne	lr
   13acc:	movw	r0, #58251	; 0xe38b
   13ad0:	movt	r0, #1
   13ad4:	b	11c4c <ftello64@plt+0x240>
   13ad8:	bx	lr
   13adc:	cmp	r1, #1
   13ae0:	bxlt	lr
   13ae4:	push	{r4, r5, r6, sl, fp, lr}
   13ae8:	add	fp, sp, #16
   13aec:	mov	r4, r2
   13af0:	mov	r5, r1
   13af4:	mov	r6, r0
   13af8:	ldr	r0, [r2]
   13afc:	bl	12bbc <ftello64@plt+0x11b0>
   13b00:	mov	r3, #1
   13b04:	cmp	r0, #0
   13b08:	movweq	r3, #2
   13b0c:	mov	r0, r6
   13b10:	mov	r1, r5
   13b14:	mov	r2, r4
   13b18:	pop	{r4, r5, r6, sl, fp, lr}
   13b1c:	b	14c10 <ftello64@plt+0x3204>
   13b20:	push	{r4, r5, fp, lr}
   13b24:	add	fp, sp, #8
   13b28:	cmp	r1, #0
   13b2c:	movne	r0, r2
   13b30:	ldr	r4, [r0]
   13b34:	mov	r0, r4
   13b38:	bl	12bbc <ftello64@plt+0x11b0>
   13b3c:	mov	r5, r0
   13b40:	cmp	r0, #0
   13b44:	bne	13b64 <ftello64@plt+0x2158>
   13b48:	bl	11880 <__errno_location@plt>
   13b4c:	ldr	r1, [r0]
   13b50:	movw	r2, #58863	; 0xe5ef
   13b54:	movt	r2, #1
   13b58:	mov	r0, #1
   13b5c:	mov	r3, r4
   13b60:	bl	117cc <error@plt>
   13b64:	ldr	r1, [r5, #4]
   13b68:	pop	{r4, r5, fp, lr}
   13b6c:	b	14894 <ftello64@plt+0x2e88>
   13b70:	push	{r4, r5, fp, lr}
   13b74:	add	fp, sp, #8
   13b78:	cmp	r1, #0
   13b7c:	movne	r0, r2
   13b80:	ldr	r4, [r0]
   13b84:	mov	r0, r4
   13b88:	bl	12bbc <ftello64@plt+0x11b0>
   13b8c:	mov	r5, r0
   13b90:	cmp	r0, #0
   13b94:	bne	13bb4 <ftello64@plt+0x21a8>
   13b98:	bl	11880 <__errno_location@plt>
   13b9c:	ldr	r1, [r0]
   13ba0:	movw	r2, #58863	; 0xe5ef
   13ba4:	movt	r2, #1
   13ba8:	mov	r0, #1
   13bac:	mov	r3, r4
   13bb0:	bl	117cc <error@plt>
   13bb4:	ldr	r1, [r5, #8]
   13bb8:	pop	{r4, r5, fp, lr}
   13bbc:	b	14894 <ftello64@plt+0x2e88>
   13bc0:	cmp	r1, #0
   13bc4:	bxeq	lr
   13bc8:	push	{r4, r5, r6, r7, fp, lr}
   13bcc:	add	fp, sp, #16
   13bd0:	mov	r5, r0
   13bd4:	movw	r1, #580	; 0x244
   13bd8:	movt	r1, #3
   13bdc:	ldr	r0, [r1]
   13be0:	ldr	r6, [r5]
   13be4:	cmp	r0, #0
   13be8:	beq	13c18 <ftello64@plt+0x220c>
   13bec:	mov	r4, r2
   13bf0:	add	r7, r1, #12
   13bf4:	str	r0, [r5]
   13bf8:	ldr	r0, [r4]
   13bfc:	str	r0, [r5, #16]
   13c00:	mov	r0, r5
   13c04:	mov	r1, #0
   13c08:	bl	14c28 <ftello64@plt+0x321c>
   13c0c:	ldr	r0, [r7], #12
   13c10:	cmp	r0, #0
   13c14:	bne	13bf4 <ftello64@plt+0x21e8>
   13c18:	str	r6, [r5]
   13c1c:	pop	{r4, r5, r6, r7, fp, lr}
   13c20:	bx	lr
   13c24:	movw	r3, #2964	; 0xb94
   13c28:	movt	r3, #3
   13c2c:	ldr	r3, [r3]
   13c30:	clz	r3, r3
   13c34:	lsr	r3, r3, #5
   13c38:	b	14c10 <ftello64@plt+0x3204>
   13c3c:	mov	r1, #10
   13c40:	b	1480c <ftello64@plt+0x2e00>
   13c44:	mov	r1, #9
   13c48:	b	1480c <ftello64@plt+0x2e00>
   13c4c:	push	{r4, r5, r6, sl, fp, lr}
   13c50:	add	fp, sp, #16
   13c54:	sub	sp, sp, #8
   13c58:	cmp	r1, #2
   13c5c:	blt	13cc4 <ftello64@plt+0x22b8>
   13c60:	mov	r4, r2
   13c64:	mov	r5, r0
   13c68:	ldr	r0, [r2]
   13c6c:	add	r1, sp, #4
   13c70:	mov	r2, #10
   13c74:	bl	11850 <strtoul@plt>
   13c78:	mov	r6, r0
   13c7c:	ldr	r0, [sp, #4]
   13c80:	ldrb	r0, [r0]
   13c84:	cmp	r0, #0
   13c88:	beq	13ca0 <ftello64@plt+0x2294>
   13c8c:	movw	r2, #58884	; 0xe604
   13c90:	movt	r2, #1
   13c94:	mov	r0, #1
   13c98:	mov	r1, #0
   13c9c:	bl	117cc <error@plt>
   13ca0:	cmp	r6, #0
   13ca4:	beq	13cc4 <ftello64@plt+0x22b8>
   13ca8:	ldr	r0, [r4, #4]
   13cac:	str	r0, [r5, #16]
   13cb0:	mov	r0, r5
   13cb4:	mov	r1, #0
   13cb8:	bl	14c28 <ftello64@plt+0x321c>
   13cbc:	subs	r6, r6, #1
   13cc0:	bne	13ca8 <ftello64@plt+0x229c>
   13cc4:	sub	sp, fp, #16
   13cc8:	pop	{r4, r5, r6, sl, fp, pc}
   13ccc:	ldr	r3, [r0, #12]
   13cd0:	clz	r3, r3
   13cd4:	lsr	r3, r3, #5
   13cd8:	b	14c10 <ftello64@plt+0x3204>
   13cdc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13ce0:	add	fp, sp, #24
   13ce4:	sub	sp, sp, #8
   13ce8:	mov	r4, r2
   13cec:	mov	r5, r1
   13cf0:	mov	r6, r0
   13cf4:	movw	r0, #2956	; 0xb8c
   13cf8:	movt	r0, #3
   13cfc:	ldr	r0, [r0]
   13d00:	movw	r1, #2960	; 0xb90
   13d04:	movt	r1, #3
   13d08:	ldr	r1, [r1]
   13d0c:	orrs	r0, r1, r0
   13d10:	mov	r7, #1
   13d14:	beq	13d34 <ftello64@plt+0x2328>
   13d18:	eor	r3, r7, #1
   13d1c:	mov	r0, r6
   13d20:	mov	r1, r5
   13d24:	mov	r2, r4
   13d28:	bl	14c10 <ftello64@plt+0x3204>
   13d2c:	sub	sp, fp, #24
   13d30:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13d34:	mov	r7, #0
   13d38:	str	r7, [sp, #4]
   13d3c:	movw	r0, #51817	; 0xca69
   13d40:	movt	r0, #1
   13d44:	add	r1, sp, #4
   13d48:	bl	12040 <ftello64@plt+0x634>
   13d4c:	cmp	r0, #0
   13d50:	beq	13d18 <ftello64@plt+0x230c>
   13d54:	mov	r8, r0
   13d58:	ldr	r2, [r6, #4]
   13d5c:	ldr	r0, [r6, #8]
   13d60:	movw	r1, #35091	; 0x8913
   13d64:	bl	17e38 <argp_usage@@Base+0x280>
   13d68:	cmp	r0, #0
   13d6c:	bne	13d18 <ftello64@plt+0x230c>
   13d70:	ldr	r0, [r6, #4]
   13d74:	ldrh	r0, [r0, #16]
   13d78:	ands	r7, r8, r0
   13d7c:	movwne	r7, #1
   13d80:	b	13d18 <ftello64@plt+0x230c>
   13d84:	push	{r4, r5, fp, lr}
   13d88:	add	fp, sp, #8
   13d8c:	mov	r4, r2
   13d90:	mov	r5, r1
   13d94:	bl	11880 <__errno_location@plt>
   13d98:	mov	r1, #0
   13d9c:	str	r1, [r0]
   13da0:	cmp	r5, #1
   13da4:	movw	r5, #1192	; 0x4a8
   13da8:	movt	r5, #3
   13dac:	blt	13dcc <ftello64@plt+0x23c0>
   13db0:	ldr	r0, [r4]
   13db4:	mov	r1, #0
   13db8:	mov	r2, #0
   13dbc:	bl	116d0 <strtol@plt>
   13dc0:	mov	r4, r0
   13dc4:	cmp	r0, #0
   13dc8:	bgt	13df0 <ftello64@plt+0x23e4>
   13dcc:	ldr	r0, [r5]
   13dd0:	ldr	r0, [r0]
   13dd4:	asr	r1, r0, #31
   13dd8:	add	r0, r0, r1, lsr #29
   13ddc:	bic	r0, r0, #7
   13de0:	add	r4, r0, #8
   13de4:	b	13df0 <ftello64@plt+0x23e4>
   13de8:	mov	r1, #32
   13dec:	bl	1480c <ftello64@plt+0x2e00>
   13df0:	ldr	r0, [r5]
   13df4:	ldr	r0, [r0]
   13df8:	cmp	r0, r4
   13dfc:	blt	13de8 <ftello64@plt+0x23dc>
   13e00:	pop	{r4, r5, fp, pc}
   13e04:	cmp	r1, #2
   13e08:	bxlt	lr
   13e0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e10:	add	fp, sp, #28
   13e14:	sub	sp, sp, #4
   13e18:	mov	r4, r2
   13e1c:	mov	r5, r0
   13e20:	movw	r9, #2972	; 0xb9c
   13e24:	movt	r9, #3
   13e28:	ldr	sl, [r9]
   13e2c:	mov	r8, #0
   13e30:	str	r8, [r9]
   13e34:	sub	r7, r1, #2
   13e38:	mov	r6, #0
   13e3c:	mov	r0, #0
   13e40:	cmp	r0, #0
   13e44:	beq	13e58 <ftello64@plt+0x244c>
   13e48:	ldr	r1, [r4]
   13e4c:	bl	14894 <ftello64@plt+0x2e88>
   13e50:	str	r8, [r9]
   13e54:	mov	sl, #1
   13e58:	add	r0, r4, r6, lsl #2
   13e5c:	ldr	r0, [r0, #4]
   13e60:	str	r0, [r5, #16]
   13e64:	mov	r0, r5
   13e68:	mov	r1, #0
   13e6c:	bl	14c28 <ftello64@plt+0x321c>
   13e70:	cmp	r7, r6
   13e74:	beq	13e8c <ftello64@plt+0x2480>
   13e78:	add	r6, r6, #1
   13e7c:	ldr	r0, [r9]
   13e80:	cmp	r0, #0
   13e84:	bne	13e48 <ftello64@plt+0x243c>
   13e88:	b	13e58 <ftello64@plt+0x244c>
   13e8c:	str	sl, [r9]
   13e90:	sub	sp, fp, #28
   13e94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e98:	bx	lr
   13e9c:	cmp	r1, #1
   13ea0:	bxlt	lr
   13ea4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13ea8:	add	fp, sp, #24
   13eac:	mov	r4, r2
   13eb0:	mov	r5, r1
   13eb4:	mov	r9, r0
   13eb8:	movw	r1, #1196	; 0x4ac
   13ebc:	movt	r1, #3
   13ec0:	ldr	r0, [r1]
   13ec4:	mov	r8, #2
   13ec8:	cmp	r0, #0
   13ecc:	beq	13efc <ftello64@plt+0x24f0>
   13ed0:	add	r6, r1, #8
   13ed4:	ldr	r7, [r4]
   13ed8:	mov	r1, r7
   13edc:	bl	116c4 <strcmp@plt>
   13ee0:	cmp	r0, #0
   13ee4:	beq	13ef8 <ftello64@plt+0x24ec>
   13ee8:	ldr	r0, [r6], #8
   13eec:	cmp	r0, #0
   13ef0:	bne	13ed8 <ftello64@plt+0x24cc>
   13ef4:	b	13efc <ftello64@plt+0x24f0>
   13ef8:	mov	r8, #1
   13efc:	mov	r0, r9
   13f00:	mov	r1, r5
   13f04:	mov	r2, r4
   13f08:	mov	r3, r8
   13f0c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   13f10:	b	14c10 <ftello64@plt+0x3204>
   13f14:	push	{r4, r5, r6, sl, fp, lr}
   13f18:	add	fp, sp, #16
   13f1c:	cmp	r1, #1
   13f20:	blt	13f4c <ftello64@plt+0x2540>
   13f24:	mov	r5, r2
   13f28:	mov	r6, r1
   13f2c:	mov	r4, r0
   13f30:	ldr	r0, [r5]
   13f34:	bl	12bbc <ftello64@plt+0x11b0>
   13f38:	cmp	r0, #0
   13f3c:	bne	13f50 <ftello64@plt+0x2544>
   13f40:	add	r5, r5, #4
   13f44:	subs	r6, r6, #1
   13f48:	bne	13f30 <ftello64@plt+0x2524>
   13f4c:	pop	{r4, r5, r6, sl, fp, pc}
   13f50:	ldr	r0, [r0, #8]
   13f54:	str	r0, [r4, #16]
   13f58:	mov	r0, r4
   13f5c:	mov	r1, #0
   13f60:	pop	{r4, r5, r6, sl, fp, lr}
   13f64:	b	14c28 <ftello64@plt+0x321c>
   13f68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f6c:	add	fp, sp, #28
   13f70:	sub	sp, sp, #4
   13f74:	mov	r5, r1
   13f78:	mov	r6, r0
   13f7c:	movw	r1, #1192	; 0x4a8
   13f80:	movt	r1, #3
   13f84:	ldr	r9, [r1]
   13f88:	movw	r0, #2976	; 0xba0
   13f8c:	movt	r0, #3
   13f90:	str	r0, [r1]
   13f94:	movw	sl, #2984	; 0xba8
   13f98:	movt	sl, #3
   13f9c:	ldr	r8, [sl]
   13fa0:	movw	r0, #2776	; 0xad8
   13fa4:	movt	r0, #3
   13fa8:	ldr	r0, [r0]
   13fac:	str	r0, [sl]
   13fb0:	cmp	r5, #1
   13fb4:	blt	13fe0 <ftello64@plt+0x25d4>
   13fb8:	mov	r4, r2
   13fbc:	mov	r7, #0
   13fc0:	mov	r0, r6
   13fc4:	mov	r1, r5
   13fc8:	mov	r2, r4
   13fcc:	mov	r3, r7
   13fd0:	bl	14c10 <ftello64@plt+0x3204>
   13fd4:	add	r7, r7, #1
   13fd8:	cmp	r5, r7
   13fdc:	bne	13fc0 <ftello64@plt+0x25b4>
   13fe0:	movw	r0, #1192	; 0x4a8
   13fe4:	movt	r0, #3
   13fe8:	str	r9, [r0]
   13fec:	str	r8, [sl]
   13ff0:	sub	sp, fp, #28
   13ff4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ff8:	movw	r0, #2904	; 0xb58
   13ffc:	movt	r0, #3
   14000:	ldr	r1, [r0]
   14004:	b	14894 <ftello64@plt+0x2e88>
   14008:	push	{fp, lr}
   1400c:	mov	fp, sp
   14010:	mov	r0, #0
   14014:	cmp	r1, #1
   14018:	blt	1402c <ftello64@plt+0x2620>
   1401c:	ldr	r0, [r2]
   14020:	mov	r1, #0
   14024:	mov	r2, #0
   14028:	bl	11850 <strtoul@plt>
   1402c:	bl	11844 <exit@plt>
   14030:	ldr	r1, [r0]
   14034:	b	14894 <ftello64@plt+0x2e88>
   14038:	push	{r4, r5, r6, sl, fp, lr}
   1403c:	add	fp, sp, #16
   14040:	mov	r4, r2
   14044:	mov	r5, r1
   14048:	mov	r6, r0
   1404c:	ldr	r0, [r0]
   14050:	bl	119c4 <if_nametoindex@plt>
   14054:	clz	r0, r0
   14058:	lsr	r3, r0, #5
   1405c:	mov	r0, r6
   14060:	mov	r1, r5
   14064:	mov	r2, r4
   14068:	pop	{r4, r5, r6, sl, fp, lr}
   1406c:	b	14c10 <ftello64@plt+0x3204>
   14070:	push	{r4, r5, fp, lr}
   14074:	add	fp, sp, #8
   14078:	mov	r5, r0
   1407c:	ldr	r0, [r0]
   14080:	bl	119c4 <if_nametoindex@plt>
   14084:	mov	r4, r0
   14088:	cmp	r0, #0
   1408c:	bne	140ac <ftello64@plt+0x26a0>
   14090:	bl	11880 <__errno_location@plt>
   14094:	ldr	r1, [r0]
   14098:	ldr	r3, [r5]
   1409c:	movw	r2, #58905	; 0xe619
   140a0:	movt	r2, #1
   140a4:	mov	r0, #1
   140a8:	bl	117cc <error@plt>
   140ac:	movw	r0, #61467	; 0xf01b
   140b0:	movt	r0, #1
   140b4:	mov	r1, r4
   140b8:	bl	116dc <printf@plt>
   140bc:	movw	r1, #1192	; 0x4a8
   140c0:	movt	r1, #3
   140c4:	ldr	r1, [r1]
   140c8:	ldr	r2, [r1]
   140cc:	add	r0, r2, r0
   140d0:	str	r0, [r1]
   140d4:	movw	r0, #2972	; 0xb9c
   140d8:	movt	r0, #3
   140dc:	mov	r1, #1
   140e0:	str	r1, [r0]
   140e4:	pop	{r4, r5, fp, pc}
   140e8:	push	{r4, r5, r6, sl, fp, lr}
   140ec:	add	fp, sp, #16
   140f0:	mov	r4, r2
   140f4:	mov	r5, r1
   140f8:	mov	r6, r0
   140fc:	ldr	r2, [r0, #4]
   14100:	ldr	r0, [r0, #8]
   14104:	movw	r1, #35093	; 0x8915
   14108:	bl	17e38 <argp_usage@@Base+0x280>
   1410c:	lsr	r3, r0, #31
   14110:	mov	r0, r6
   14114:	mov	r1, r5
   14118:	mov	r2, r4
   1411c:	pop	{r4, r5, r6, sl, fp, lr}
   14120:	b	14c10 <ftello64@plt+0x3204>
   14124:	push	{r4, r5, r6, sl, fp, lr}
   14128:	add	fp, sp, #16
   1412c:	mov	r5, r2
   14130:	mov	r6, r1
   14134:	mov	r4, r0
   14138:	ldr	r2, [r0, #4]
   1413c:	ldr	r0, [r0, #8]
   14140:	movw	r1, #35093	; 0x8915
   14144:	bl	17e38 <argp_usage@@Base+0x280>
   14148:	cmn	r0, #1
   1414c:	ble	14168 <ftello64@plt+0x275c>
   14150:	ldr	r0, [r4, #4]
   14154:	add	r3, r0, #16
   14158:	mov	r1, r6
   1415c:	mov	r2, r5
   14160:	pop	{r4, r5, r6, sl, fp, lr}
   14164:	b	14eb8 <ftello64@plt+0x34ac>
   14168:	bl	11880 <__errno_location@plt>
   1416c:	ldr	r1, [r0]
   14170:	ldr	r3, [r4, #4]
   14174:	movw	r2, #58946	; 0xe642
   14178:	movt	r2, #1
   1417c:	mov	r0, #1
   14180:	pop	{r4, r5, r6, sl, fp, lr}
   14184:	b	117cc <error@plt>
   14188:	push	{r4, r5, r6, sl, fp, lr}
   1418c:	add	fp, sp, #16
   14190:	mov	r4, r2
   14194:	mov	r5, r1
   14198:	mov	r6, r0
   1419c:	ldr	r2, [r0, #4]
   141a0:	ldr	r0, [r0, #8]
   141a4:	movw	r1, #35099	; 0x891b
   141a8:	bl	17e38 <argp_usage@@Base+0x280>
   141ac:	lsr	r3, r0, #31
   141b0:	mov	r0, r6
   141b4:	mov	r1, r5
   141b8:	mov	r2, r4
   141bc:	pop	{r4, r5, r6, sl, fp, lr}
   141c0:	b	14c10 <ftello64@plt+0x3204>
   141c4:	push	{r4, r5, r6, sl, fp, lr}
   141c8:	add	fp, sp, #16
   141cc:	mov	r5, r2
   141d0:	mov	r6, r1
   141d4:	mov	r4, r0
   141d8:	ldr	r2, [r0, #4]
   141dc:	ldr	r0, [r0, #8]
   141e0:	movw	r1, #35099	; 0x891b
   141e4:	bl	17e38 <argp_usage@@Base+0x280>
   141e8:	cmn	r0, #1
   141ec:	ble	14208 <ftello64@plt+0x27fc>
   141f0:	ldr	r0, [r4, #4]
   141f4:	add	r3, r0, #16
   141f8:	mov	r1, r6
   141fc:	mov	r2, r5
   14200:	pop	{r4, r5, r6, sl, fp, lr}
   14204:	b	14eb8 <ftello64@plt+0x34ac>
   14208:	bl	11880 <__errno_location@plt>
   1420c:	ldr	r1, [r0]
   14210:	ldr	r3, [r4, #4]
   14214:	movw	r2, #58984	; 0xe668
   14218:	movt	r2, #1
   1421c:	mov	r0, #1
   14220:	pop	{r4, r5, r6, sl, fp, lr}
   14224:	b	117cc <error@plt>
   14228:	push	{r4, r5, r6, r7, fp, lr}
   1422c:	add	fp, sp, #16
   14230:	sub	sp, sp, #8
   14234:	mov	r4, r2
   14238:	mov	r5, r1
   1423c:	mov	r6, r0
   14240:	movw	r0, #51820	; 0xca6c
   14244:	movt	r0, #1
   14248:	add	r1, sp, #4
   1424c:	bl	12040 <ftello64@plt+0x634>
   14250:	cmp	r0, #0
   14254:	beq	142ac <ftello64@plt+0x28a0>
   14258:	mov	r7, r0
   1425c:	ldr	r2, [r6, #4]
   14260:	ldr	r0, [r6, #8]
   14264:	movw	r1, #35091	; 0x8913
   14268:	bl	17e38 <argp_usage@@Base+0x280>
   1426c:	cmn	r0, #1
   14270:	ble	142ac <ftello64@plt+0x28a0>
   14274:	ldr	r2, [r6, #4]
   14278:	ldrh	r0, [r2, #16]
   1427c:	tst	r7, r0
   14280:	beq	142ac <ftello64@plt+0x28a0>
   14284:	ldr	r0, [r6, #8]
   14288:	movw	r1, #35097	; 0x8919
   1428c:	bl	17e38 <argp_usage@@Base+0x280>
   14290:	cmp	r0, #0
   14294:	bmi	142ac <ftello64@plt+0x28a0>
   14298:	mov	r0, r6
   1429c:	mov	r1, r5
   142a0:	mov	r2, r4
   142a4:	mov	r3, #0
   142a8:	b	142bc <ftello64@plt+0x28b0>
   142ac:	mov	r0, r6
   142b0:	mov	r1, r5
   142b4:	mov	r2, r4
   142b8:	mov	r3, #1
   142bc:	bl	14c10 <ftello64@plt+0x3204>
   142c0:	sub	sp, fp, #16
   142c4:	pop	{r4, r5, r6, r7, fp, pc}
   142c8:	push	{r4, r5, r6, sl, fp, lr}
   142cc:	add	fp, sp, #16
   142d0:	mov	r5, r2
   142d4:	mov	r6, r1
   142d8:	mov	r4, r0
   142dc:	ldr	r2, [r0, #4]
   142e0:	ldr	r0, [r0, #8]
   142e4:	movw	r1, #35097	; 0x8919
   142e8:	bl	17e38 <argp_usage@@Base+0x280>
   142ec:	cmn	r0, #1
   142f0:	ble	1430c <ftello64@plt+0x2900>
   142f4:	ldr	r0, [r4, #4]
   142f8:	add	r3, r0, #16
   142fc:	mov	r1, r6
   14300:	mov	r2, r5
   14304:	pop	{r4, r5, r6, sl, fp, lr}
   14308:	b	14eb8 <ftello64@plt+0x34ac>
   1430c:	bl	11880 <__errno_location@plt>
   14310:	ldr	r1, [r0]
   14314:	ldr	r3, [r4, #4]
   14318:	movw	r2, #59025	; 0xe691
   1431c:	movt	r2, #1
   14320:	mov	r0, #1
   14324:	pop	{r4, r5, r6, sl, fp, lr}
   14328:	b	117cc <error@plt>
   1432c:	push	{r4, r5, r6, r7, fp, lr}
   14330:	add	fp, sp, #16
   14334:	sub	sp, sp, #8
   14338:	mov	r4, r2
   1433c:	mov	r5, r1
   14340:	mov	r6, r0
   14344:	movw	r0, #51845	; 0xca85
   14348:	movt	r0, #1
   1434c:	add	r1, sp, #4
   14350:	bl	12040 <ftello64@plt+0x634>
   14354:	cmp	r0, #0
   14358:	beq	143b0 <ftello64@plt+0x29a4>
   1435c:	mov	r7, r0
   14360:	ldr	r2, [r6, #4]
   14364:	ldr	r0, [r6, #8]
   14368:	movw	r1, #35091	; 0x8913
   1436c:	bl	17e38 <argp_usage@@Base+0x280>
   14370:	cmn	r0, #1
   14374:	ble	143b0 <ftello64@plt+0x29a4>
   14378:	ldr	r2, [r6, #4]
   1437c:	ldrh	r0, [r2, #16]
   14380:	tst	r7, r0
   14384:	beq	143b0 <ftello64@plt+0x29a4>
   14388:	ldr	r0, [r6, #8]
   1438c:	movw	r1, #35095	; 0x8917
   14390:	bl	17e38 <argp_usage@@Base+0x280>
   14394:	cmp	r0, #0
   14398:	bmi	143b0 <ftello64@plt+0x29a4>
   1439c:	mov	r0, r6
   143a0:	mov	r1, r5
   143a4:	mov	r2, r4
   143a8:	mov	r3, #0
   143ac:	b	143c0 <ftello64@plt+0x29b4>
   143b0:	mov	r0, r6
   143b4:	mov	r1, r5
   143b8:	mov	r2, r4
   143bc:	mov	r3, #1
   143c0:	bl	14c10 <ftello64@plt+0x3204>
   143c4:	sub	sp, fp, #16
   143c8:	pop	{r4, r5, r6, r7, fp, pc}
   143cc:	push	{r4, r5, r6, sl, fp, lr}
   143d0:	add	fp, sp, #16
   143d4:	mov	r5, r2
   143d8:	mov	r6, r1
   143dc:	mov	r4, r0
   143e0:	ldr	r2, [r0, #4]
   143e4:	ldr	r0, [r0, #8]
   143e8:	movw	r1, #35095	; 0x8917
   143ec:	bl	17e38 <argp_usage@@Base+0x280>
   143f0:	cmn	r0, #1
   143f4:	ble	14410 <ftello64@plt+0x2a04>
   143f8:	ldr	r0, [r4, #4]
   143fc:	add	r3, r0, #16
   14400:	mov	r1, r6
   14404:	mov	r2, r5
   14408:	pop	{r4, r5, r6, sl, fp, lr}
   1440c:	b	14eb8 <ftello64@plt+0x34ac>
   14410:	bl	11880 <__errno_location@plt>
   14414:	ldr	r1, [r0]
   14418:	ldr	r3, [r4, #4]
   1441c:	movw	r2, #59066	; 0xe6ba
   14420:	movt	r2, #1
   14424:	mov	r0, #1
   14428:	pop	{r4, r5, r6, sl, fp, lr}
   1442c:	b	117cc <error@plt>
   14430:	push	{r4, r5, r6, sl, fp, lr}
   14434:	add	fp, sp, #16
   14438:	mov	r4, r2
   1443c:	mov	r5, r1
   14440:	mov	r6, r0
   14444:	ldr	r2, [r0, #4]
   14448:	ldr	r0, [r0, #8]
   1444c:	movw	r1, #35091	; 0x8913
   14450:	bl	17e38 <argp_usage@@Base+0x280>
   14454:	lsr	r3, r0, #31
   14458:	mov	r0, r6
   1445c:	mov	r1, r5
   14460:	mov	r2, r4
   14464:	pop	{r4, r5, r6, sl, fp, lr}
   14468:	b	14c10 <ftello64@plt+0x3204>
   1446c:	push	{r4, r5, r6, r7, fp, lr}
   14470:	add	fp, sp, #16
   14474:	mov	r4, r2
   14478:	mov	r5, r1
   1447c:	mov	r6, r0
   14480:	ldr	r2, [r0, #4]
   14484:	ldr	r0, [r0, #8]
   14488:	movw	r1, #35091	; 0x8913
   1448c:	bl	17e38 <argp_usage@@Base+0x280>
   14490:	cmn	r0, #1
   14494:	ble	14500 <ftello64@plt+0x2af4>
   14498:	ldr	r0, [r6, #4]
   1449c:	ldrh	r6, [r0, #16]
   144a0:	cmp	r5, #1
   144a4:	blt	14520 <ftello64@plt+0x2b14>
   144a8:	ldr	r7, [r4]
   144ac:	movw	r1, #61020	; 0xee5c
   144b0:	movt	r1, #1
   144b4:	mov	r0, r7
   144b8:	bl	116c4 <strcmp@plt>
   144bc:	cmp	r0, #0
   144c0:	beq	14534 <ftello64@plt+0x2b28>
   144c4:	movw	r1, #58225	; 0xe371
   144c8:	movt	r1, #1
   144cc:	mov	r0, r7
   144d0:	bl	116c4 <strcmp@plt>
   144d4:	cmp	r0, #0
   144d8:	beq	14548 <ftello64@plt+0x2b3c>
   144dc:	movw	r1, #59223	; 0xe757
   144e0:	movt	r1, #1
   144e4:	mov	r0, r7
   144e8:	bl	116c4 <strcmp@plt>
   144ec:	cmp	r0, #0
   144f0:	popne	{r4, r5, r6, r7, fp, pc}
   144f4:	sub	r1, r5, #1
   144f8:	add	r2, r4, #4
   144fc:	b	14528 <ftello64@plt+0x2b1c>
   14500:	bl	11880 <__errno_location@plt>
   14504:	ldr	r1, [r0]
   14508:	ldr	r3, [r6, #4]
   1450c:	movw	r2, #59184	; 0xe730
   14510:	movt	r2, #1
   14514:	mov	r0, #1
   14518:	pop	{r4, r5, r6, r7, fp, lr}
   1451c:	b	117cc <error@plt>
   14520:	mov	r1, r5
   14524:	mov	r2, r4
   14528:	mov	r3, r6
   1452c:	pop	{r4, r5, r6, r7, fp, lr}
   14530:	b	14fbc <ftello64@plt+0x35b0>
   14534:	sub	r1, r5, #1
   14538:	add	r2, r4, #4
   1453c:	mov	r3, r6
   14540:	pop	{r4, r5, r6, r7, fp, lr}
   14544:	b	148c4 <ftello64@plt+0x2eb8>
   14548:	mov	r3, r6
   1454c:	pop	{r4, r5, r6, r7, fp, lr}
   14550:	b	150a4 <ftello64@plt+0x3698>
   14554:	push	{r4, r5, r6, sl, fp, lr}
   14558:	add	fp, sp, #16
   1455c:	mov	r4, r2
   14560:	mov	r5, r1
   14564:	mov	r6, r0
   14568:	ldr	r2, [r0, #4]
   1456c:	ldr	r0, [r0, #8]
   14570:	movw	r1, #35105	; 0x8921
   14574:	bl	17e38 <argp_usage@@Base+0x280>
   14578:	lsr	r3, r0, #31
   1457c:	mov	r0, r6
   14580:	mov	r1, r5
   14584:	mov	r2, r4
   14588:	pop	{r4, r5, r6, sl, fp, lr}
   1458c:	b	14c10 <ftello64@plt+0x3204>
   14590:	push	{r4, r5, r6, sl, fp, lr}
   14594:	add	fp, sp, #16
   14598:	mov	r5, r2
   1459c:	mov	r6, r1
   145a0:	mov	r4, r0
   145a4:	ldr	r2, [r0, #4]
   145a8:	ldr	r0, [r0, #8]
   145ac:	movw	r1, #35105	; 0x8921
   145b0:	bl	17e38 <argp_usage@@Base+0x280>
   145b4:	cmn	r0, #1
   145b8:	ble	145d4 <ftello64@plt+0x2bc8>
   145bc:	ldr	r0, [r4, #4]
   145c0:	ldr	r3, [r0, #16]
   145c4:	mov	r1, r6
   145c8:	mov	r2, r5
   145cc:	pop	{r4, r5, r6, sl, fp, lr}
   145d0:	b	148c4 <ftello64@plt+0x2eb8>
   145d4:	bl	11880 <__errno_location@plt>
   145d8:	ldr	r1, [r0]
   145dc:	ldr	r3, [r4, #4]
   145e0:	movw	r2, #59107	; 0xe6e3
   145e4:	movt	r2, #1
   145e8:	mov	r0, #1
   145ec:	pop	{r4, r5, r6, sl, fp, lr}
   145f0:	b	117cc <error@plt>
   145f4:	push	{r4, r5, r6, sl, fp, lr}
   145f8:	add	fp, sp, #16
   145fc:	mov	r4, r2
   14600:	mov	r5, r1
   14604:	mov	r6, r0
   14608:	ldr	r2, [r0, #4]
   1460c:	ldr	r0, [r0, #8]
   14610:	movw	r1, #35101	; 0x891d
   14614:	bl	17e38 <argp_usage@@Base+0x280>
   14618:	cmp	r0, #0
   1461c:	bmi	14638 <ftello64@plt+0x2c2c>
   14620:	ldr	r0, [r6, #4]
   14624:	ldr	r0, [r0, #16]
   14628:	mov	r3, #0
   1462c:	cmp	r0, #0
   14630:	movle	r3, #1
   14634:	b	1463c <ftello64@plt+0x2c30>
   14638:	mov	r3, #1
   1463c:	mov	r0, r6
   14640:	mov	r1, r5
   14644:	mov	r2, r4
   14648:	pop	{r4, r5, r6, sl, fp, lr}
   1464c:	b	14c10 <ftello64@plt+0x3204>
   14650:	push	{r4, r5, r6, sl, fp, lr}
   14654:	add	fp, sp, #16
   14658:	mov	r5, r2
   1465c:	mov	r6, r1
   14660:	mov	r4, r0
   14664:	ldr	r2, [r0, #4]
   14668:	ldr	r0, [r0, #8]
   1466c:	movw	r1, #35101	; 0x891d
   14670:	bl	17e38 <argp_usage@@Base+0x280>
   14674:	cmn	r0, #1
   14678:	ble	14694 <ftello64@plt+0x2c88>
   1467c:	ldr	r0, [r4, #4]
   14680:	ldr	r3, [r0, #16]
   14684:	mov	r1, r6
   14688:	mov	r2, r5
   1468c:	pop	{r4, r5, r6, sl, fp, lr}
   14690:	b	148c4 <ftello64@plt+0x2eb8>
   14694:	bl	11880 <__errno_location@plt>
   14698:	ldr	r1, [r0]
   1469c:	ldr	r3, [r4, #4]
   146a0:	movw	r2, #59144	; 0xe708
   146a4:	movt	r2, #1
   146a8:	mov	r0, #1
   146ac:	pop	{r4, r5, r6, sl, fp, lr}
   146b0:	b	117cc <error@plt>
   146b4:	mov	r3, #1
   146b8:	b	14c10 <ftello64@plt+0x3204>
   146bc:	movw	r1, #59230	; 0xe75e
   146c0:	movt	r1, #1
   146c4:	b	14894 <ftello64@plt+0x2e88>
   146c8:	mov	r3, #1
   146cc:	b	14c10 <ftello64@plt+0x3204>
   146d0:	movw	r1, #59230	; 0xe75e
   146d4:	movt	r1, #1
   146d8:	b	14894 <ftello64@plt+0x2e88>
   146dc:	push	{r4, r5, r6, sl, fp, lr}
   146e0:	add	fp, sp, #16
   146e4:	mov	r4, r2
   146e8:	mov	r5, r1
   146ec:	mov	r6, r0
   146f0:	ldr	r2, [r0, #4]
   146f4:	ldr	r0, [r0, #8]
   146f8:	movw	r1, #35184	; 0x8970
   146fc:	bl	17e38 <argp_usage@@Base+0x280>
   14700:	lsr	r3, r0, #31
   14704:	mov	r0, r6
   14708:	mov	r1, r5
   1470c:	mov	r2, r4
   14710:	pop	{r4, r5, r6, sl, fp, lr}
   14714:	b	14c10 <ftello64@plt+0x3204>
   14718:	ldr	r3, [r0, #4]
   1471c:	ldrb	r3, [r3, #26]
   14720:	clz	r3, r3
   14724:	lsr	r3, r3, #5
   14728:	b	14c10 <ftello64@plt+0x3204>
   1472c:	ldr	r0, [r0, #4]
   14730:	ldrb	r3, [r0, #26]
   14734:	b	148c4 <ftello64@plt+0x2eb8>
   14738:	ldr	r3, [r0, #4]
   1473c:	ldrh	ip, [r3, #24]
   14740:	mov	r3, #0
   14744:	cmp	ip, #256	; 0x100
   14748:	movwcc	r3, #1
   1474c:	b	14c10 <ftello64@plt+0x3204>
   14750:	ldr	r0, [r0, #4]
   14754:	ldrh	r3, [r0, #24]
   14758:	cmp	r3, #256	; 0x100
   1475c:	bcc	14764 <ftello64@plt+0x2d58>
   14760:	b	148c4 <ftello64@plt+0x2eb8>
   14764:	movw	r1, #59242	; 0xe76a
   14768:	movt	r1, #1
   1476c:	b	14894 <ftello64@plt+0x2e88>
   14770:	ldr	r3, [r0, #4]
   14774:	ldr	r3, [r3, #16]
   14778:	clz	r3, r3
   1477c:	lsr	r3, r3, #5
   14780:	b	14c10 <ftello64@plt+0x3204>
   14784:	ldr	r0, [r0, #4]
   14788:	ldr	r3, [r0, #16]
   1478c:	cmp	r3, #0
   14790:	beq	14798 <ftello64@plt+0x2d8c>
   14794:	b	14a70 <ftello64@plt+0x3064>
   14798:	movw	r1, #59242	; 0xe76a
   1479c:	movt	r1, #1
   147a0:	b	14894 <ftello64@plt+0x2e88>
   147a4:	ldr	r3, [r0, #4]
   147a8:	ldr	r3, [r3, #20]
   147ac:	clz	r3, r3
   147b0:	lsr	r3, r3, #5
   147b4:	b	14c10 <ftello64@plt+0x3204>
   147b8:	ldr	r0, [r0, #4]
   147bc:	ldr	r3, [r0, #20]
   147c0:	cmp	r3, #0
   147c4:	beq	147cc <ftello64@plt+0x2dc0>
   147c8:	b	14a70 <ftello64@plt+0x3064>
   147cc:	movw	r1, #59242	; 0xe76a
   147d0:	movt	r1, #1
   147d4:	b	14894 <ftello64@plt+0x2e88>
   147d8:	ldr	r3, [r0, #4]
   147dc:	ldrb	r3, [r3, #27]
   147e0:	clz	r3, r3
   147e4:	lsr	r3, r3, #5
   147e8:	b	14c10 <ftello64@plt+0x3204>
   147ec:	ldr	r0, [r0, #4]
   147f0:	ldrb	r3, [r0, #27]
   147f4:	cmp	r3, #0
   147f8:	beq	14800 <ftello64@plt+0x2df4>
   147fc:	b	148c4 <ftello64@plt+0x2eb8>
   14800:	movw	r1, #59242	; 0xe76a
   14804:	movt	r1, #1
   14808:	b	14894 <ftello64@plt+0x2e88>
   1480c:	push	{fp, lr}
   14810:	mov	fp, sp
   14814:	mov	r0, r1
   14818:	cmp	r1, #9
   1481c:	beq	1483c <ftello64@plt+0x2e30>
   14820:	movw	r1, #1192	; 0x4a8
   14824:	movt	r1, #3
   14828:	cmp	r0, #10
   1482c:	bne	14860 <ftello64@plt+0x2e54>
   14830:	ldr	r1, [r1]
   14834:	mov	r2, #0
   14838:	b	1486c <ftello64@plt+0x2e60>
   1483c:	movw	r1, #1192	; 0x4a8
   14840:	movt	r1, #3
   14844:	ldr	r1, [r1]
   14848:	ldr	r2, [r1]
   1484c:	asr	r3, r2, #31
   14850:	add	r2, r2, r3, lsr #29
   14854:	bic	r2, r2, #7
   14858:	add	r2, r2, #8
   1485c:	b	1486c <ftello64@plt+0x2e60>
   14860:	ldr	r1, [r1]
   14864:	ldr	r2, [r1]
   14868:	add	r2, r2, #1
   1486c:	str	r2, [r1]
   14870:	movw	r1, #2984	; 0xba8
   14874:	movt	r1, #3
   14878:	ldr	r1, [r1]
   1487c:	bl	11940 <putc@plt>
   14880:	movw	r0, #2972	; 0xb9c
   14884:	movt	r0, #3
   14888:	mov	r1, #1
   1488c:	str	r1, [r0]
   14890:	pop	{fp, pc}
   14894:	push	{r4, sl, fp, lr}
   14898:	add	fp, sp, #8
   1489c:	ldrb	r0, [r1]
   148a0:	cmp	r0, #0
   148a4:	popeq	{r4, sl, fp, pc}
   148a8:	add	r4, r1, #1
   148ac:	uxtb	r1, r0
   148b0:	bl	1480c <ftello64@plt+0x2e00>
   148b4:	ldrb	r0, [r4], #1
   148b8:	cmp	r0, #0
   148bc:	bne	148ac <ftello64@plt+0x2ea0>
   148c0:	pop	{r4, sl, fp, pc}
   148c4:	push	{r4, r5, r6, sl, fp, lr}
   148c8:	add	fp, sp, #16
   148cc:	mov	r4, r3
   148d0:	movw	r0, #61467	; 0xf01b
   148d4:	movt	r0, #1
   148d8:	cmp	r1, #1
   148dc:	blt	14a3c <ftello64@plt+0x3030>
   148e0:	mov	r5, r2
   148e4:	ldr	r6, [r2]
   148e8:	ldrb	r1, [r6]
   148ec:	cmp	r1, #37	; 0x25
   148f0:	bne	14a3c <ftello64@plt+0x3030>
   148f4:	ldrb	r0, [r6, #1]!
   148f8:	cmp	r0, #35	; 0x23
   148fc:	addeq	r6, r6, #1
   14900:	bl	11838 <__ctype_b_loc@plt>
   14904:	ldr	r0, [r0]
   14908:	ldrb	r1, [r6], #1
   1490c:	add	r2, r0, r1, lsl #1
   14910:	ldrb	r2, [r2, #1]
   14914:	tst	r2, #8
   14918:	bne	14908 <ftello64@plt+0x2efc>
   1491c:	sub	r0, r6, #1
   14920:	orr	r1, r1, #32
   14924:	cmp	r1, #104	; 0x68
   14928:	bne	14938 <ftello64@plt+0x2f2c>
   1492c:	ldrb	r1, [r6]
   14930:	cmp	r1, #0
   14934:	movne	r0, r6
   14938:	ldrb	r1, [r0]
   1493c:	sub	r2, r1, #72	; 0x48
   14940:	mov	r1, #105	; 0x69
   14944:	cmp	r2, #48	; 0x30
   14948:	bhi	14a2c <ftello64@plt+0x3020>
   1494c:	add	r3, pc, #0
   14950:	ldr	pc, [r3, r2, lsl #2]
   14954:	andeq	r4, r1, r8, lsl sl
   14958:	andeq	r4, r1, ip, lsr #20
   1495c:	andeq	r4, r1, ip, lsr #20
   14960:	andeq	r4, r1, ip, lsr #20
   14964:	andeq	r4, r1, ip, lsr #20
   14968:	andeq	r4, r1, ip, lsr #20
   1496c:	andeq	r4, r1, ip, lsr #20
   14970:	andeq	r4, r1, r0, lsr #20
   14974:	andeq	r4, r1, ip, lsr #20
   14978:	andeq	r4, r1, ip, lsr #20
   1497c:	andeq	r4, r1, ip, lsr #20
   14980:	andeq	r4, r1, ip, lsr #20
   14984:	andeq	r4, r1, ip, lsr #20
   14988:	andeq	r4, r1, ip, lsr #20
   1498c:	andeq	r4, r1, ip, lsr #20
   14990:	andeq	r4, r1, ip, lsr #20
   14994:	andeq	r4, r1, r8, lsl sl
   14998:	andeq	r4, r1, ip, lsr #20
   1499c:	andeq	r4, r1, ip, lsr #20
   149a0:	andeq	r4, r1, ip, lsr #20
   149a4:	andeq	r4, r1, ip, lsr #20
   149a8:	andeq	r4, r1, ip, lsr #20
   149ac:	andeq	r4, r1, ip, lsr #20
   149b0:	andeq	r4, r1, ip, lsr #20
   149b4:	andeq	r4, r1, ip, lsr #20
   149b8:	andeq	r4, r1, ip, lsr #20
   149bc:	andeq	r4, r1, ip, lsr #20
   149c0:	andeq	r4, r1, ip, lsr #20
   149c4:	andeq	r4, r1, ip, lsr #20
   149c8:	andeq	r4, r1, ip, lsr #20
   149cc:	andeq	r4, r1, ip, lsr #20
   149d0:	andeq	r4, r1, ip, lsr #20
   149d4:	andeq	r4, r1, r8, lsr #20
   149d8:	andeq	r4, r1, ip, lsr #20
   149dc:	andeq	r4, r1, ip, lsr #20
   149e0:	andeq	r4, r1, ip, lsr #20
   149e4:	andeq	r4, r1, ip, lsr #20
   149e8:	andeq	r4, r1, ip, lsr #20
   149ec:	andeq	r4, r1, ip, lsr #20
   149f0:	andeq	r4, r1, r0, lsr #20
   149f4:	andeq	r4, r1, ip, lsr #20
   149f8:	andeq	r4, r1, ip, lsr #20
   149fc:	andeq	r4, r1, ip, lsr #20
   14a00:	andeq	r4, r1, ip, lsr #20
   14a04:	andeq	r4, r1, ip, lsr #20
   14a08:	andeq	r4, r1, ip, lsr #20
   14a0c:	andeq	r4, r1, ip, lsr #20
   14a10:	andeq	r4, r1, ip, lsr #20
   14a14:	andeq	r4, r1, r8, lsr #20
   14a18:	mov	r1, #88	; 0x58
   14a1c:	b	14a2c <ftello64@plt+0x3020>
   14a20:	mov	r1, #111	; 0x6f
   14a24:	b	14a2c <ftello64@plt+0x3020>
   14a28:	mov	r1, #120	; 0x78
   14a2c:	mov	r2, #0
   14a30:	strb	r2, [r0, #1]
   14a34:	strb	r1, [r0]
   14a38:	ldr	r0, [r5]
   14a3c:	mov	r1, r4
   14a40:	bl	116dc <printf@plt>
   14a44:	movw	r1, #1192	; 0x4a8
   14a48:	movt	r1, #3
   14a4c:	ldr	r1, [r1]
   14a50:	ldr	r2, [r1]
   14a54:	add	r0, r2, r0
   14a58:	str	r0, [r1]
   14a5c:	movw	r0, #2972	; 0xb9c
   14a60:	movt	r0, #3
   14a64:	mov	r1, #1
   14a68:	str	r1, [r0]
   14a6c:	pop	{r4, r5, r6, sl, fp, pc}
   14a70:	push	{r4, r5, r6, sl, fp, lr}
   14a74:	add	fp, sp, #16
   14a78:	mov	r4, r3
   14a7c:	movw	r0, #61729	; 0xf121
   14a80:	movt	r0, #1
   14a84:	cmp	r1, #1
   14a88:	blt	14bdc <ftello64@plt+0x31d0>
   14a8c:	mov	r5, r2
   14a90:	ldr	r1, [r2]
   14a94:	ldrb	r2, [r1]
   14a98:	cmp	r2, #37	; 0x25
   14a9c:	bne	14bdc <ftello64@plt+0x31d0>
   14aa0:	add	r6, r1, #1
   14aa4:	bl	11838 <__ctype_b_loc@plt>
   14aa8:	ldr	r0, [r0]
   14aac:	ldrb	r1, [r6], #1
   14ab0:	add	r2, r0, r1, lsl #1
   14ab4:	ldrb	r2, [r2, #1]
   14ab8:	tst	r2, #8
   14abc:	bne	14aac <ftello64@plt+0x30a0>
   14ac0:	cmp	r1, #35	; 0x23
   14ac4:	subne	r6, r6, #1
   14ac8:	mov	r0, r6
   14acc:	ldrb	r1, [r0], #1
   14ad0:	cmp	r1, #108	; 0x6c
   14ad4:	movne	r0, r6
   14ad8:	ldrb	r1, [r0]
   14adc:	sub	r2, r1, #72	; 0x48
   14ae0:	mov	r1, #105	; 0x69
   14ae4:	cmp	r2, #48	; 0x30
   14ae8:	bhi	14bcc <ftello64@plt+0x31c0>
   14aec:	add	r3, pc, #0
   14af0:	ldr	pc, [r3, r2, lsl #2]
   14af4:			; <UNDEFINED> instruction: 0x00014bb8
   14af8:	andeq	r4, r1, ip, asr #23
   14afc:	andeq	r4, r1, ip, asr #23
   14b00:	andeq	r4, r1, ip, asr #23
   14b04:	andeq	r4, r1, ip, asr #23
   14b08:	andeq	r4, r1, ip, asr #23
   14b0c:	andeq	r4, r1, ip, asr #23
   14b10:	andeq	r4, r1, r0, asr #23
   14b14:	andeq	r4, r1, ip, asr #23
   14b18:	andeq	r4, r1, ip, asr #23
   14b1c:	andeq	r4, r1, ip, asr #23
   14b20:	andeq	r4, r1, ip, asr #23
   14b24:	andeq	r4, r1, ip, asr #23
   14b28:	andeq	r4, r1, ip, asr #23
   14b2c:	andeq	r4, r1, ip, asr #23
   14b30:	andeq	r4, r1, ip, asr #23
   14b34:			; <UNDEFINED> instruction: 0x00014bb8
   14b38:	andeq	r4, r1, ip, asr #23
   14b3c:	andeq	r4, r1, ip, asr #23
   14b40:	andeq	r4, r1, ip, asr #23
   14b44:	andeq	r4, r1, ip, asr #23
   14b48:	andeq	r4, r1, ip, asr #23
   14b4c:	andeq	r4, r1, ip, asr #23
   14b50:	andeq	r4, r1, ip, asr #23
   14b54:	andeq	r4, r1, ip, asr #23
   14b58:	andeq	r4, r1, ip, asr #23
   14b5c:	andeq	r4, r1, ip, asr #23
   14b60:	andeq	r4, r1, ip, asr #23
   14b64:	andeq	r4, r1, ip, asr #23
   14b68:	andeq	r4, r1, ip, asr #23
   14b6c:	andeq	r4, r1, ip, asr #23
   14b70:	andeq	r4, r1, ip, asr #23
   14b74:	andeq	r4, r1, r8, asr #23
   14b78:	andeq	r4, r1, ip, asr #23
   14b7c:	andeq	r4, r1, ip, asr #23
   14b80:	andeq	r4, r1, ip, asr #23
   14b84:	andeq	r4, r1, ip, asr #23
   14b88:	andeq	r4, r1, ip, asr #23
   14b8c:	andeq	r4, r1, ip, asr #23
   14b90:	andeq	r4, r1, r0, asr #23
   14b94:	andeq	r4, r1, ip, asr #23
   14b98:	andeq	r4, r1, ip, asr #23
   14b9c:	andeq	r4, r1, ip, asr #23
   14ba0:	andeq	r4, r1, ip, asr #23
   14ba4:	andeq	r4, r1, ip, asr #23
   14ba8:	andeq	r4, r1, ip, asr #23
   14bac:	andeq	r4, r1, ip, asr #23
   14bb0:	andeq	r4, r1, ip, asr #23
   14bb4:	andeq	r4, r1, r8, asr #23
   14bb8:	mov	r1, #88	; 0x58
   14bbc:	b	14bcc <ftello64@plt+0x31c0>
   14bc0:	mov	r1, #111	; 0x6f
   14bc4:	b	14bcc <ftello64@plt+0x31c0>
   14bc8:	mov	r1, #120	; 0x78
   14bcc:	mov	r2, #0
   14bd0:	strb	r2, [r0, #1]
   14bd4:	strb	r1, [r0]
   14bd8:	ldr	r0, [r5]
   14bdc:	mov	r1, r4
   14be0:	bl	116dc <printf@plt>
   14be4:	movw	r1, #1192	; 0x4a8
   14be8:	movt	r1, #3
   14bec:	ldr	r1, [r1]
   14bf0:	ldr	r2, [r1]
   14bf4:	add	r0, r2, r0
   14bf8:	str	r0, [r1]
   14bfc:	movw	r0, #2972	; 0xb9c
   14c00:	movt	r0, #3
   14c04:	mov	r1, #1
   14c08:	str	r1, [r0]
   14c0c:	pop	{r4, r5, r6, sl, fp, pc}
   14c10:	cmp	r3, r1
   14c14:	bxge	lr
   14c18:	ldr	r1, [r2, r3, lsl #2]
   14c1c:	str	r1, [r0, #16]
   14c20:	mov	r1, #0
   14c24:	b	14c28 <ftello64@plt+0x321c>
   14c28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14c2c:	add	fp, sp, #28
   14c30:	sub	sp, sp, #12
   14c34:	mov	r4, r0
   14c38:	ldr	r6, [r0, #16]
   14c3c:	ldr	r0, [r0, #20]
   14c40:	add	r0, r0, #1
   14c44:	str	r0, [r4, #20]
   14c48:	ldrb	r0, [r6]
   14c4c:	cmp	r0, #0
   14c50:	beq	14ea0 <ftello64@plt+0x3494>
   14c54:	mov	r5, r1
   14c58:	mov	r8, #0
   14c5c:	mov	r9, #7
   14c60:	uxtb	r0, r0
   14c64:	cmp	r0, #125	; 0x7d
   14c68:	bne	14c88 <ftello64@plt+0x327c>
   14c6c:	ldr	r0, [r4, #20]
   14c70:	cmp	r0, #1
   14c74:	ble	14c88 <ftello64@plt+0x327c>
   14c78:	b	14ea0 <ftello64@plt+0x3494>
   14c7c:	cmp	r5, #0
   14c80:	bleq	1480c <ftello64@plt+0x2e00>
   14c84:	add	r6, r6, #1
   14c88:	ldrb	r1, [r6]
   14c8c:	cmp	r1, #0
   14c90:	beq	14ea0 <ftello64@plt+0x3494>
   14c94:	cmp	r1, #36	; 0x24
   14c98:	beq	14cb4 <ftello64@plt+0x32a8>
   14c9c:	cmp	r1, #125	; 0x7d
   14ca0:	bne	14c7c <ftello64@plt+0x3270>
   14ca4:	ldr	r0, [r4, #20]
   14ca8:	cmp	r0, #1
   14cac:	ble	14c7c <ftello64@plt+0x3270>
   14cb0:	b	14ea0 <ftello64@plt+0x3494>
   14cb4:	ldrb	r0, [r6, #1]
   14cb8:	cmp	r0, #36	; 0x24
   14cbc:	beq	14cd0 <ftello64@plt+0x32c4>
   14cc0:	cmp	r0, #123	; 0x7b
   14cc4:	beq	14cdc <ftello64@plt+0x32d0>
   14cc8:	cmp	r0, #125	; 0x7d
   14ccc:	bne	14d6c <ftello64@plt+0x3360>
   14cd0:	cmp	r5, #0
   14cd4:	bne	14d84 <ftello64@plt+0x3378>
   14cd8:	b	14d7c <ftello64@plt+0x3370>
   14cdc:	add	r7, r6, #2
   14ce0:	mov	r0, r7
   14ce4:	mov	r1, #125	; 0x7d
   14ce8:	bl	11868 <strchr@plt>
   14cec:	cmp	r0, #0
   14cf0:	beq	14d98 <ftello64@plt+0x338c>
   14cf4:	mov	sl, r0
   14cf8:	sub	r6, r0, r7
   14cfc:	add	r0, r6, #8
   14d00:	bic	r0, r0, #7
   14d04:	sub	r0, sp, r0
   14d08:	mov	sp, r0
   14d0c:	mov	r1, r7
   14d10:	mov	r7, r0
   14d14:	mov	r2, r6
   14d18:	bl	11730 <memcpy@plt>
   14d1c:	strb	r8, [r7, r6]
   14d20:	add	r6, sl, #1
   14d24:	cmp	r5, #0
   14d28:	beq	14db0 <ftello64@plt+0x33a4>
   14d2c:	str	r6, [r4, #16]
   14d30:	ldrb	r0, [r6]
   14d34:	cmp	r0, #123	; 0x7b
   14d38:	bne	14d8c <ftello64@plt+0x3380>
   14d3c:	add	r0, r6, #1
   14d40:	str	r0, [r4, #16]
   14d44:	mov	r0, r4
   14d48:	mov	r1, #1
   14d4c:	bl	14c28 <ftello64@plt+0x321c>
   14d50:	ldr	r0, [r4, #16]
   14d54:	ldrb	r1, [r0]
   14d58:	cmp	r1, #125	; 0x7d
   14d5c:	addeq	r0, r0, #1
   14d60:	streq	r0, [r4, #16]
   14d64:	ldr	r6, [r4, #16]
   14d68:	b	14d30 <ftello64@plt+0x3324>
   14d6c:	cmp	r5, #0
   14d70:	bne	14d84 <ftello64@plt+0x3378>
   14d74:	mov	r1, #36	; 0x24
   14d78:	bl	1480c <ftello64@plt+0x2e00>
   14d7c:	ldrb	r1, [r6, #1]
   14d80:	bl	1480c <ftello64@plt+0x2e00>
   14d84:	add	r6, r6, #2
   14d88:	ldrb	r0, [r6]
   14d8c:	cmp	r0, #0
   14d90:	bne	14c60 <ftello64@plt+0x3254>
   14d94:	b	14ea0 <ftello64@plt+0x3494>
   14d98:	mov	r1, r6
   14d9c:	bl	14894 <ftello64@plt+0x2e88>
   14da0:	mov	r0, r6
   14da4:	bl	1185c <strlen@plt>
   14da8:	add	r6, r6, r0
   14dac:	b	14d88 <ftello64@plt+0x337c>
   14db0:	mov	r0, sl
   14db4:	bl	1185c <strlen@plt>
   14db8:	add	r0, r9, r0, lsr #1
   14dbc:	bic	r0, r0, #7
   14dc0:	sub	r3, sp, r0
   14dc4:	mov	sp, r3
   14dc8:	ldrb	r0, [sl, #1]
   14dcc:	cmp	r0, #123	; 0x7b
   14dd0:	bne	14e88 <ftello64@plt+0x347c>
   14dd4:	str	r7, [fp, #-40]	; 0xffffffd8
   14dd8:	mov	r7, #0
   14ddc:	str	r3, [fp, #-36]	; 0xffffffdc
   14de0:	add	sl, r6, #1
   14de4:	str	sl, [r4, #16]
   14de8:	mov	r0, r4
   14dec:	mov	r1, #1
   14df0:	bl	14c28 <ftello64@plt+0x321c>
   14df4:	ldr	r9, [r4, #16]
   14df8:	sub	r6, r9, sl
   14dfc:	add	r0, r6, #1
   14e00:	bl	18980 <_obstack_memory_used@@Base+0x814>
   14e04:	mov	r8, r0
   14e08:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14e0c:	str	r8, [r0, r7, lsl #2]
   14e10:	mov	r0, r8
   14e14:	mov	r1, sl
   14e18:	mov	r2, r6
   14e1c:	bl	11730 <memcpy@plt>
   14e20:	mov	r0, #0
   14e24:	strb	r0, [r8, r6]
   14e28:	mov	r6, r9
   14e2c:	ldrb	r0, [r6], #1
   14e30:	cmp	r0, #125	; 0x7d
   14e34:	movne	r6, r9
   14e38:	ldrb	r0, [r6]
   14e3c:	add	r7, r7, #1
   14e40:	cmp	r0, #123	; 0x7b
   14e44:	beq	14de0 <ftello64@plt+0x33d4>
   14e48:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14e4c:	mov	r1, r4
   14e50:	mov	r2, r7
   14e54:	ldr	r8, [fp, #-36]	; 0xffffffdc
   14e58:	mov	r3, r8
   14e5c:	bl	150d4 <ftello64@plt+0x36c8>
   14e60:	str	r6, [r4, #16]
   14e64:	sub	r8, r8, #4
   14e68:	ldr	r0, [r8, r7, lsl #2]
   14e6c:	bl	17d48 <argp_usage@@Base+0x190>
   14e70:	sub	r7, r7, #1
   14e74:	cmp	r7, #0
   14e78:	bgt	14e68 <ftello64@plt+0x345c>
   14e7c:	mov	r8, #0
   14e80:	mov	r9, #7
   14e84:	b	14d88 <ftello64@plt+0x337c>
   14e88:	mov	r0, r7
   14e8c:	mov	r1, r4
   14e90:	mov	r2, #0
   14e94:	bl	150d4 <ftello64@plt+0x36c8>
   14e98:	str	r6, [r4, #16]
   14e9c:	b	14d88 <ftello64@plt+0x337c>
   14ea0:	str	r6, [r4, #16]
   14ea4:	ldr	r0, [r4, #20]
   14ea8:	sub	r0, r0, #1
   14eac:	str	r0, [r4, #20]
   14eb0:	sub	sp, fp, #28
   14eb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14eb8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14ebc:	add	fp, sp, #24
   14ec0:	sub	sp, sp, #16
   14ec4:	mov	r6, r3
   14ec8:	mov	r8, r2
   14ecc:	mov	r9, r1
   14ed0:	ldr	r0, [r3, #4]
   14ed4:	bl	11748 <inet_ntoa@plt>
   14ed8:	mov	r7, r0
   14edc:	mov	r1, #46	; 0x2e
   14ee0:	bl	11868 <strchr@plt>
   14ee4:	mov	r4, r0
   14ee8:	mov	r5, #0
   14eec:	strb	r5, [r4], #1
   14ef0:	mov	r0, r7
   14ef4:	mov	r1, #0
   14ef8:	mov	r2, #0
   14efc:	bl	116d0 <strtol@plt>
   14f00:	str	r0, [sp]
   14f04:	mov	r0, r4
   14f08:	mov	r1, #46	; 0x2e
   14f0c:	bl	11868 <strchr@plt>
   14f10:	mov	r7, r0
   14f14:	strb	r5, [r7], #1
   14f18:	mov	r0, r4
   14f1c:	mov	r1, #0
   14f20:	mov	r2, #0
   14f24:	bl	116d0 <strtol@plt>
   14f28:	str	r0, [sp, #4]
   14f2c:	mov	r0, r7
   14f30:	mov	r1, #46	; 0x2e
   14f34:	bl	11868 <strchr@plt>
   14f38:	mov	r4, r0
   14f3c:	strb	r5, [r4], #1
   14f40:	mov	r0, r7
   14f44:	mov	r1, #0
   14f48:	mov	r2, #0
   14f4c:	bl	116d0 <strtol@plt>
   14f50:	str	r0, [sp, #8]
   14f54:	mov	r0, r4
   14f58:	mov	r1, #0
   14f5c:	mov	r2, #0
   14f60:	bl	116d0 <strtol@plt>
   14f64:	str	r0, [sp, #12]
   14f68:	ldr	r0, [r6, #4]
   14f6c:	bl	11748 <inet_ntoa@plt>
   14f70:	cmp	r9, #1
   14f74:	blt	14fac <ftello64@plt+0x35a0>
   14f78:	ldr	r0, [r8]
   14f7c:	mov	r1, #0
   14f80:	mov	r2, #0
   14f84:	bl	116d0 <strtol@plt>
   14f88:	cmp	r0, #3
   14f8c:	bhi	14fb4 <ftello64@plt+0x35a8>
   14f90:	mov	r1, sp
   14f94:	ldr	r3, [r1, r0, lsl #2]
   14f98:	sub	r1, r9, #1
   14f9c:	add	r2, r8, #4
   14fa0:	bl	148c4 <ftello64@plt+0x2eb8>
   14fa4:	sub	sp, fp, #24
   14fa8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14fac:	mov	r1, r0
   14fb0:	bl	14894 <ftello64@plt+0x2e88>
   14fb4:	sub	sp, fp, #24
   14fb8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14fbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14fc0:	add	fp, sp, #28
   14fc4:	sub	sp, sp, #4
   14fc8:	cmp	r3, #0
   14fcc:	beq	1507c <ftello64@plt+0x3670>
   14fd0:	mov	r4, r3
   14fd4:	mov	r8, r2
   14fd8:	mov	r9, r1
   14fdc:	mov	r6, #1
   14fe0:	mov	sl, #0
   14fe4:	mov	r7, #1
   14fe8:	tst	r4, r7
   14fec:	bne	15024 <ftello64@plt+0x3618>
   14ff0:	b	1500c <ftello64@plt+0x3600>
   14ff4:	ldr	r1, [r8]
   14ff8:	bl	14894 <ftello64@plt+0x2e88>
   14ffc:	mov	r1, r5
   15000:	bl	14894 <ftello64@plt+0x2e88>
   15004:	bic	r4, r4, r7
   15008:	mov	r6, #0
   1500c:	cmp	sl, r7, lsl #1
   15010:	lslne	r7, r7, #1
   15014:	cmpne	r4, #0
   15018:	beq	15058 <ftello64@plt+0x364c>
   1501c:	tst	r4, r7
   15020:	beq	1500c <ftello64@plt+0x3600>
   15024:	mov	r0, r7
   15028:	mov	r1, #0
   1502c:	bl	11eb4 <ftello64@plt+0x4a8>
   15030:	cmp	r0, #0
   15034:	beq	1500c <ftello64@plt+0x3600>
   15038:	mov	r5, r0
   1503c:	cmp	r6, #0
   15040:	bne	14ffc <ftello64@plt+0x35f0>
   15044:	cmp	r9, #1
   15048:	bge	14ff4 <ftello64@plt+0x35e8>
   1504c:	mov	r1, #32
   15050:	bl	1480c <ftello64@plt+0x2e00>
   15054:	b	14ffc <ftello64@plt+0x35f0>
   15058:	cmp	r4, #0
   1505c:	beq	1507c <ftello64@plt+0x3670>
   15060:	cmp	r6, #0
   15064:	bne	1508c <ftello64@plt+0x3680>
   15068:	cmp	r9, #1
   1506c:	blt	15084 <ftello64@plt+0x3678>
   15070:	ldr	r1, [r8]
   15074:	bl	14894 <ftello64@plt+0x2e88>
   15078:	b	1508c <ftello64@plt+0x3680>
   1507c:	sub	sp, fp, #28
   15080:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15084:	mov	r1, #32
   15088:	bl	1480c <ftello64@plt+0x2e00>
   1508c:	sub	r1, r9, #1
   15090:	add	r2, r8, #4
   15094:	mov	r3, r4
   15098:	sub	sp, fp, #28
   1509c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   150a0:	b	148c4 <ftello64@plt+0x2eb8>
   150a4:	push	{r4, sl, fp, lr}
   150a8:	add	fp, sp, #8
   150ac:	sub	sp, sp, #16
   150b0:	mov	r0, r3
   150b4:	add	r4, sp, #1
   150b8:	mov	r1, r4
   150bc:	mov	r2, #15
   150c0:	bl	12068 <ftello64@plt+0x65c>
   150c4:	mov	r1, r4
   150c8:	bl	14894 <ftello64@plt+0x2e88>
   150cc:	sub	sp, fp, #8
   150d0:	pop	{r4, sl, fp, pc}
   150d4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   150d8:	add	fp, sp, #24
   150dc:	mov	r7, r1
   150e0:	mov	r4, r0
   150e4:	movw	r1, #1196	; 0x4ac
   150e8:	movt	r1, #3
   150ec:	ldr	r0, [r1]
   150f0:	cmp	r0, #0
   150f4:	beq	15128 <ftello64@plt+0x371c>
   150f8:	mov	r8, r3
   150fc:	mov	r6, r2
   15100:	add	r5, r1, #4
   15104:	mov	r1, r4
   15108:	bl	116c4 <strcmp@plt>
   1510c:	cmp	r0, #0
   15110:	beq	15184 <ftello64@plt+0x3778>
   15114:	add	r1, r5, #8
   15118:	ldr	r0, [r5, #4]
   1511c:	cmp	r0, #0
   15120:	mov	r5, r1
   15124:	bne	15104 <ftello64@plt+0x36f8>
   15128:	movw	r0, #58861	; 0xe5ed
   1512c:	movt	r0, #1
   15130:	bl	116dc <printf@plt>
   15134:	movw	r5, #1192	; 0x4a8
   15138:	movt	r5, #3
   1513c:	ldr	r1, [r5]
   15140:	ldr	r2, [r1]
   15144:	add	r0, r2, r0
   15148:	str	r0, [r1]
   1514c:	mov	r1, r4
   15150:	bl	14894 <ftello64@plt+0x2e88>
   15154:	movw	r0, #60151	; 0xeaf7
   15158:	movt	r0, #1
   1515c:	bl	116dc <printf@plt>
   15160:	ldr	r1, [r5]
   15164:	ldr	r2, [r1]
   15168:	add	r0, r2, r0
   1516c:	str	r0, [r1]
   15170:	movw	r0, #2972	; 0xb9c
   15174:	movt	r0, #3
   15178:	mov	r1, #1
   1517c:	str	r1, [r0]
   15180:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15184:	ldr	r3, [r5]
   15188:	cmp	r3, #0
   1518c:	beq	15180 <ftello64@plt+0x3774>
   15190:	mov	r0, r7
   15194:	mov	r1, r6
   15198:	mov	r2, r8
   1519c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   151a0:	bx	r3
   151a4:	push	{fp, lr}
   151a8:	mov	fp, sp
   151ac:	sub	sp, sp, #24
   151b0:	movw	ip, #2984	; 0xba8
   151b4:	movt	ip, #3
   151b8:	ldr	lr, [ip]
   151bc:	cmp	lr, #0
   151c0:	bne	151d4 <ftello64@plt+0x37c8>
   151c4:	movw	lr, #2780	; 0xadc
   151c8:	movt	lr, #3
   151cc:	ldr	lr, [lr]
   151d0:	str	lr, [ip]
   151d4:	movw	ip, #2880	; 0xb40
   151d8:	movt	ip, #3
   151dc:	ldrb	lr, [ip]
   151e0:	cmp	lr, #0
   151e4:	beq	151f4 <ftello64@plt+0x37e8>
   151e8:	mov	ip, #0
   151ec:	str	ip, [sp, #12]
   151f0:	b	15200 <ftello64@plt+0x37f4>
   151f4:	mov	lr, #1
   151f8:	strb	lr, [ip]
   151fc:	str	lr, [sp, #12]
   15200:	str	r3, [sp, #16]
   15204:	stm	sp, {r1, r2}
   15208:	mov	r1, #0
   1520c:	str	r1, [sp, #20]
   15210:	str	r0, [sp, #8]
   15214:	mov	r0, sp
   15218:	mov	r1, #0
   1521c:	bl	14c28 <ftello64@plt+0x321c>
   15220:	mov	sp, fp
   15224:	pop	{fp, pc}
   15228:	push	{r4, r5, r6, r7, fp, lr}
   1522c:	add	fp, sp, #16
   15230:	mov	r4, r1
   15234:	mov	r5, r0
   15238:	mov	r6, #0
   1523c:	mov	r7, #32
   15240:	ldrb	r0, [r4, -r6]
   15244:	cmp	r7, r0, lsr #1
   15248:	beq	15264 <ftello64@plt+0x3858>
   1524c:	lsr	r1, r0, #1
   15250:	mov	r0, r5
   15254:	bl	1480c <ftello64@plt+0x2e00>
   15258:	sub	r6, r6, #1
   1525c:	cmn	r6, #6
   15260:	bne	15240 <ftello64@plt+0x3834>
   15264:	ldrb	r0, [r4, #6]
   15268:	ubfx	r1, r0, #1, #4
   1526c:	cmp	r1, #0
   15270:	beq	152a8 <ftello64@plt+0x389c>
   15274:	movw	r0, #61466	; 0xf01a
   15278:	movt	r0, #1
   1527c:	bl	116dc <printf@plt>
   15280:	movw	r1, #1192	; 0x4a8
   15284:	movt	r1, #3
   15288:	ldr	r1, [r1]
   1528c:	ldr	r2, [r1]
   15290:	add	r0, r2, r0
   15294:	str	r0, [r1]
   15298:	movw	r0, #2972	; 0xb9c
   1529c:	movt	r0, #3
   152a0:	mov	r1, #1
   152a4:	str	r1, [r0]
   152a8:	pop	{r4, r5, r6, r7, fp, pc}
   152ac:	push	{fp, lr}
   152b0:	mov	fp, sp
   152b4:	sub	sp, sp, #16
   152b8:	ldrb	ip, [r1]
   152bc:	ldrb	r2, [r1, #1]
   152c0:	ldrb	r3, [r1, #2]
   152c4:	ldrb	r0, [r1, #3]
   152c8:	ldrb	lr, [r1, #4]
   152cc:	ldrb	r1, [r1, #5]
   152d0:	stm	sp, {r0, lr}
   152d4:	str	r1, [sp, #8]
   152d8:	movw	r0, #61470	; 0xf01e
   152dc:	movt	r0, #1
   152e0:	mov	r1, ip
   152e4:	bl	116dc <printf@plt>
   152e8:	movw	r1, #1192	; 0x4a8
   152ec:	movt	r1, #3
   152f0:	ldr	r1, [r1]
   152f4:	ldr	r2, [r1]
   152f8:	add	r0, r2, r0
   152fc:	str	r0, [r1]
   15300:	movw	r0, #2972	; 0xb9c
   15304:	movt	r0, #3
   15308:	mov	r1, #1
   1530c:	str	r1, [r0]
   15310:	mov	sp, fp
   15314:	pop	{fp, pc}
   15318:	push	{fp, lr}
   1531c:	mov	fp, sp
   15320:	ldrb	r1, [r1]
   15324:	movw	r0, #61495	; 0xf037
   15328:	movt	r0, #1
   1532c:	bl	116dc <printf@plt>
   15330:	movw	r1, #1192	; 0x4a8
   15334:	movt	r1, #3
   15338:	ldr	r1, [r1]
   1533c:	ldr	r2, [r1]
   15340:	add	r0, r2, r0
   15344:	str	r0, [r1]
   15348:	movw	r0, #2972	; 0xb9c
   1534c:	movt	r0, #3
   15350:	mov	r1, #1
   15354:	str	r1, [r0]
   15358:	pop	{fp, pc}
   1535c:	push	{fp, lr}
   15360:	mov	fp, sp
   15364:	ldrsh	r1, [r1]
   15368:	movw	r0, #61467	; 0xf01b
   1536c:	movt	r0, #1
   15370:	bl	116dc <printf@plt>
   15374:	movw	r1, #1192	; 0x4a8
   15378:	movt	r1, #3
   1537c:	ldr	r1, [r1]
   15380:	ldr	r2, [r1]
   15384:	add	r0, r2, r0
   15388:	str	r0, [r1]
   1538c:	movw	r0, #2972	; 0xb9c
   15390:	movt	r0, #3
   15394:	mov	r1, #1
   15398:	str	r1, [r0]
   1539c:	pop	{fp, pc}
   153a0:	push	{fp, lr}
   153a4:	mov	fp, sp
   153a8:	sub	sp, sp, #8
   153ac:	ldrb	ip, [r1]
   153b0:	ldrb	r2, [r1, #1]
   153b4:	ldrb	r3, [r1, #2]
   153b8:	ldrb	r0, [r1, #3]
   153bc:	ldrb	r1, [r1, #4]
   153c0:	stm	sp, {r0, r1}
   153c4:	movw	r0, #61500	; 0xf03c
   153c8:	movt	r0, #1
   153cc:	mov	r1, ip
   153d0:	bl	116dc <printf@plt>
   153d4:	movw	r1, #1192	; 0x4a8
   153d8:	movt	r1, #3
   153dc:	ldr	r1, [r1]
   153e0:	ldr	r2, [r1]
   153e4:	add	r0, r2, r0
   153e8:	str	r0, [r1]
   153ec:	movw	r0, #2972	; 0xb9c
   153f0:	movt	r0, #3
   153f4:	mov	r1, #1
   153f8:	str	r1, [r0]
   153fc:	mov	sp, fp
   15400:	pop	{fp, pc}
   15404:	push	{fp, lr}
   15408:	mov	fp, sp
   1540c:	sub	sp, sp, #8
   15410:	ldrb	r0, [r1]
   15414:	ldrb	r3, [r1, #1]
   15418:	ldrb	r2, [r1, #2]
   1541c:	ldrb	r1, [r1, #3]
   15420:	str	r0, [sp]
   15424:	movw	r0, #61480	; 0xf028
   15428:	movt	r0, #1
   1542c:	bl	116dc <printf@plt>
   15430:	movw	r1, #1192	; 0x4a8
   15434:	movt	r1, #3
   15438:	ldr	r1, [r1]
   1543c:	ldr	r2, [r1]
   15440:	add	r0, r2, r0
   15444:	str	r0, [r1]
   15448:	movw	r0, #2972	; 0xb9c
   1544c:	movt	r0, #3
   15450:	mov	r1, #1
   15454:	str	r1, [r0]
   15458:	mov	sp, fp
   1545c:	pop	{fp, pc}
   15460:	mov	r1, r0
   15464:	movw	r2, #1876	; 0x754
   15468:	movt	r2, #3
   1546c:	ldr	r3, [r2]
   15470:	mov	r0, #0
   15474:	cmp	r3, #0
   15478:	bxeq	lr
   1547c:	ldr	r3, [r2, #8]
   15480:	cmp	r3, r1
   15484:	beq	15490 <ftello64@plt+0x3a84>
   15488:	ldr	r3, [r2, #16]!
   1548c:	b	15474 <ftello64@plt+0x3a68>
   15490:	mov	r0, r2
   15494:	bx	lr
   15498:	push	{r4, r5, r6, sl, fp, lr}
   1549c:	add	fp, sp, #16
   154a0:	mov	r4, r0
   154a4:	movw	r5, #2884	; 0xb44
   154a8:	movt	r5, #3
   154ac:	ldrb	r0, [r5]
   154b0:	cmp	r0, #0
   154b4:	bne	154c4 <ftello64@plt+0x3ab8>
   154b8:	bl	166a0 <ftello64@plt+0x4c94>
   154bc:	mov	r0, #1
   154c0:	strb	r0, [r5]
   154c4:	movw	r0, #2992	; 0xbb0
   154c8:	movt	r0, #3
   154cc:	ldr	r6, [r0]
   154d0:	mov	r5, #0
   154d4:	cmp	r6, #0
   154d8:	beq	154fc <ftello64@plt+0x3af0>
   154dc:	ldr	r0, [r6, #4]
   154e0:	mov	r1, r4
   154e4:	bl	116c4 <strcmp@plt>
   154e8:	cmp	r0, #0
   154ec:	beq	15504 <ftello64@plt+0x3af8>
   154f0:	ldr	r6, [r6]
   154f4:	cmp	r6, #0
   154f8:	bne	154dc <ftello64@plt+0x3ad0>
   154fc:	mov	r0, r5
   15500:	pop	{r4, r5, r6, sl, fp, pc}
   15504:	mov	r5, r6
   15508:	mov	r0, r5
   1550c:	pop	{r4, r5, r6, sl, fp, pc}
   15510:	push	{r4, r5, r6, sl, fp, lr}
   15514:	add	fp, sp, #16
   15518:	mov	r4, r2
   1551c:	mov	r5, r1
   15520:	mov	r6, r0
   15524:	ldr	r0, [r0, #4]
   15528:	bl	15498 <ftello64@plt+0x3a8c>
   1552c:	clz	r0, r0
   15530:	lsr	r3, r0, #5
   15534:	mov	r0, r6
   15538:	mov	r1, r5
   1553c:	mov	r2, r4
   15540:	pop	{r4, r5, r6, sl, fp, lr}
   15544:	b	14c10 <ftello64@plt+0x3204>
   15548:	push	{r4, r5, r6, sl, fp, lr}
   1554c:	add	fp, sp, #16
   15550:	mov	r4, r2
   15554:	mov	r6, r1
   15558:	mov	r5, r0
   1555c:	ldr	r0, [r0, #4]
   15560:	bl	15498 <ftello64@plt+0x3a8c>
   15564:	cmp	r0, #0
   15568:	beq	15584 <ftello64@plt+0x3b78>
   1556c:	ldr	r3, [r0, #8]
   15570:	mov	r0, r5
   15574:	mov	r1, r6
   15578:	mov	r2, r4
   1557c:	pop	{r4, r5, r6, sl, fp, lr}
   15580:	b	14a70 <ftello64@plt+0x3064>
   15584:	movw	r1, #60020	; 0xea74
   15588:	movt	r1, #1
   1558c:	mov	r0, r5
   15590:	pop	{r4, r5, r6, sl, fp, lr}
   15594:	b	14894 <ftello64@plt+0x2e88>
   15598:	push	{r4, r5, r6, sl, fp, lr}
   1559c:	add	fp, sp, #16
   155a0:	mov	r4, r2
   155a4:	mov	r6, r1
   155a8:	mov	r5, r0
   155ac:	ldr	r0, [r0, #4]
   155b0:	bl	15498 <ftello64@plt+0x3a8c>
   155b4:	cmp	r0, #0
   155b8:	beq	155d4 <ftello64@plt+0x3bc8>
   155bc:	ldr	r3, [r0, #16]
   155c0:	mov	r0, r5
   155c4:	mov	r1, r6
   155c8:	mov	r2, r4
   155cc:	pop	{r4, r5, r6, sl, fp, lr}
   155d0:	b	14a70 <ftello64@plt+0x3064>
   155d4:	movw	r1, #60041	; 0xea89
   155d8:	movt	r1, #1
   155dc:	mov	r0, r5
   155e0:	pop	{r4, r5, r6, sl, fp, lr}
   155e4:	b	14894 <ftello64@plt+0x2e88>
   155e8:	push	{r4, r5, r6, sl, fp, lr}
   155ec:	add	fp, sp, #16
   155f0:	mov	r4, r2
   155f4:	mov	r6, r1
   155f8:	mov	r5, r0
   155fc:	ldr	r0, [r0, #4]
   15600:	bl	15498 <ftello64@plt+0x3a8c>
   15604:	cmp	r0, #0
   15608:	beq	15624 <ftello64@plt+0x3c18>
   1560c:	ldr	r3, [r0, #24]
   15610:	mov	r0, r5
   15614:	mov	r1, r6
   15618:	mov	r2, r4
   1561c:	pop	{r4, r5, r6, sl, fp, lr}
   15620:	b	14a70 <ftello64@plt+0x3064>
   15624:	movw	r1, #60062	; 0xea9e
   15628:	movt	r1, #1
   1562c:	mov	r0, r5
   15630:	pop	{r4, r5, r6, sl, fp, lr}
   15634:	b	14894 <ftello64@plt+0x2e88>
   15638:	push	{r4, r5, r6, sl, fp, lr}
   1563c:	add	fp, sp, #16
   15640:	mov	r4, r2
   15644:	mov	r6, r1
   15648:	mov	r5, r0
   1564c:	ldr	r0, [r0, #4]
   15650:	bl	15498 <ftello64@plt+0x3a8c>
   15654:	cmp	r0, #0
   15658:	beq	15674 <ftello64@plt+0x3c68>
   1565c:	ldr	r3, [r0, #32]
   15660:	mov	r0, r5
   15664:	mov	r1, r6
   15668:	mov	r2, r4
   1566c:	pop	{r4, r5, r6, sl, fp, lr}
   15670:	b	14a70 <ftello64@plt+0x3064>
   15674:	movw	r1, #60081	; 0xeab1
   15678:	movt	r1, #1
   1567c:	mov	r0, r5
   15680:	pop	{r4, r5, r6, sl, fp, lr}
   15684:	b	14894 <ftello64@plt+0x2e88>
   15688:	push	{r4, r5, r6, sl, fp, lr}
   1568c:	add	fp, sp, #16
   15690:	mov	r4, r2
   15694:	mov	r6, r1
   15698:	mov	r5, r0
   1569c:	ldr	r0, [r0, #4]
   156a0:	bl	15498 <ftello64@plt+0x3a8c>
   156a4:	cmp	r0, #0
   156a8:	beq	156c4 <ftello64@plt+0x3cb8>
   156ac:	ldr	r3, [r0, #40]	; 0x28
   156b0:	mov	r0, r5
   156b4:	mov	r1, r6
   156b8:	mov	r2, r4
   156bc:	pop	{r4, r5, r6, sl, fp, lr}
   156c0:	b	14a70 <ftello64@plt+0x3064>
   156c4:	movw	r1, #60100	; 0xeac4
   156c8:	movt	r1, #1
   156cc:	mov	r0, r5
   156d0:	pop	{r4, r5, r6, sl, fp, lr}
   156d4:	b	14894 <ftello64@plt+0x2e88>
   156d8:	push	{r4, r5, r6, sl, fp, lr}
   156dc:	add	fp, sp, #16
   156e0:	mov	r4, r2
   156e4:	mov	r6, r1
   156e8:	mov	r5, r0
   156ec:	ldr	r0, [r0, #4]
   156f0:	bl	15498 <ftello64@plt+0x3a8c>
   156f4:	cmp	r0, #0
   156f8:	beq	15714 <ftello64@plt+0x3d08>
   156fc:	ldr	r3, [r0, #44]	; 0x2c
   15700:	mov	r0, r5
   15704:	mov	r1, r6
   15708:	mov	r2, r4
   1570c:	pop	{r4, r5, r6, sl, fp, lr}
   15710:	b	14a70 <ftello64@plt+0x3064>
   15714:	movw	r1, #60120	; 0xead8
   15718:	movt	r1, #1
   1571c:	mov	r0, r5
   15720:	pop	{r4, r5, r6, sl, fp, lr}
   15724:	b	14894 <ftello64@plt+0x2e88>
   15728:	push	{r4, r5, r6, sl, fp, lr}
   1572c:	add	fp, sp, #16
   15730:	mov	r4, r2
   15734:	mov	r6, r1
   15738:	mov	r5, r0
   1573c:	ldr	r0, [r0, #4]
   15740:	bl	15498 <ftello64@plt+0x3a8c>
   15744:	cmp	r0, #0
   15748:	beq	15764 <ftello64@plt+0x3d58>
   1574c:	ldr	r3, [r0, #48]	; 0x30
   15750:	mov	r0, r5
   15754:	mov	r1, r6
   15758:	mov	r2, r4
   1575c:	pop	{r4, r5, r6, sl, fp, lr}
   15760:	b	14a70 <ftello64@plt+0x3064>
   15764:	movw	r1, #60140	; 0xeaec
   15768:	movt	r1, #1
   1576c:	mov	r0, r5
   15770:	pop	{r4, r5, r6, sl, fp, lr}
   15774:	b	14894 <ftello64@plt+0x2e88>
   15778:	push	{r4, r5, r6, sl, fp, lr}
   1577c:	add	fp, sp, #16
   15780:	mov	r4, r2
   15784:	mov	r6, r1
   15788:	mov	r5, r0
   1578c:	ldr	r0, [r0, #4]
   15790:	bl	15498 <ftello64@plt+0x3a8c>
   15794:	cmp	r0, #0
   15798:	beq	157b4 <ftello64@plt+0x3da8>
   1579c:	ldr	r3, [r0, #52]	; 0x34
   157a0:	mov	r0, r5
   157a4:	mov	r1, r6
   157a8:	mov	r2, r4
   157ac:	pop	{r4, r5, r6, sl, fp, lr}
   157b0:	b	14a70 <ftello64@plt+0x3064>
   157b4:	movw	r1, #60161	; 0xeb01
   157b8:	movt	r1, #1
   157bc:	mov	r0, r5
   157c0:	pop	{r4, r5, r6, sl, fp, lr}
   157c4:	b	14894 <ftello64@plt+0x2e88>
   157c8:	push	{r4, r5, r6, sl, fp, lr}
   157cc:	add	fp, sp, #16
   157d0:	mov	r4, r2
   157d4:	mov	r6, r1
   157d8:	mov	r5, r0
   157dc:	ldr	r0, [r0, #4]
   157e0:	bl	15498 <ftello64@plt+0x3a8c>
   157e4:	cmp	r0, #0
   157e8:	beq	15804 <ftello64@plt+0x3df8>
   157ec:	ldr	r3, [r0, #56]	; 0x38
   157f0:	mov	r0, r5
   157f4:	mov	r1, r6
   157f8:	mov	r2, r4
   157fc:	pop	{r4, r5, r6, sl, fp, lr}
   15800:	b	14a70 <ftello64@plt+0x3064>
   15804:	movw	r1, #60182	; 0xeb16
   15808:	movt	r1, #1
   1580c:	mov	r0, r5
   15810:	pop	{r4, r5, r6, sl, fp, lr}
   15814:	b	14894 <ftello64@plt+0x2e88>
   15818:	push	{r4, r5, r6, sl, fp, lr}
   1581c:	add	fp, sp, #16
   15820:	mov	r4, r2
   15824:	mov	r6, r1
   15828:	mov	r5, r0
   1582c:	ldr	r0, [r0, #4]
   15830:	bl	15498 <ftello64@plt+0x3a8c>
   15834:	cmp	r0, #0
   15838:	beq	15854 <ftello64@plt+0x3e48>
   1583c:	ldr	r3, [r0, #60]	; 0x3c
   15840:	mov	r0, r5
   15844:	mov	r1, r6
   15848:	mov	r2, r4
   1584c:	pop	{r4, r5, r6, sl, fp, lr}
   15850:	b	14a70 <ftello64@plt+0x3064>
   15854:	movw	r1, #60205	; 0xeb2d
   15858:	movt	r1, #1
   1585c:	mov	r0, r5
   15860:	pop	{r4, r5, r6, sl, fp, lr}
   15864:	b	14894 <ftello64@plt+0x2e88>
   15868:	push	{r4, r5, r6, sl, fp, lr}
   1586c:	add	fp, sp, #16
   15870:	mov	r4, r2
   15874:	mov	r6, r1
   15878:	mov	r5, r0
   1587c:	ldr	r0, [r0, #4]
   15880:	bl	15498 <ftello64@plt+0x3a8c>
   15884:	cmp	r0, #0
   15888:	beq	158a4 <ftello64@plt+0x3e98>
   1588c:	ldr	r3, [r0, #64]	; 0x40
   15890:	mov	r0, r5
   15894:	mov	r1, r6
   15898:	mov	r2, r4
   1589c:	pop	{r4, r5, r6, sl, fp, lr}
   158a0:	b	14a70 <ftello64@plt+0x3064>
   158a4:	movw	r1, #60229	; 0xeb45
   158a8:	movt	r1, #1
   158ac:	mov	r0, r5
   158b0:	pop	{r4, r5, r6, sl, fp, lr}
   158b4:	b	14894 <ftello64@plt+0x2e88>
   158b8:	push	{r4, r5, r6, sl, fp, lr}
   158bc:	add	fp, sp, #16
   158c0:	mov	r4, r2
   158c4:	mov	r6, r1
   158c8:	mov	r5, r0
   158cc:	ldr	r0, [r0, #4]
   158d0:	bl	15498 <ftello64@plt+0x3a8c>
   158d4:	cmp	r0, #0
   158d8:	beq	158f4 <ftello64@plt+0x3ee8>
   158dc:	ldr	r3, [r0, #68]	; 0x44
   158e0:	mov	r0, r5
   158e4:	mov	r1, r6
   158e8:	mov	r2, r4
   158ec:	pop	{r4, r5, r6, sl, fp, lr}
   158f0:	b	14a70 <ftello64@plt+0x3064>
   158f4:	movw	r1, #60253	; 0xeb5d
   158f8:	movt	r1, #1
   158fc:	mov	r0, r5
   15900:	pop	{r4, r5, r6, sl, fp, lr}
   15904:	b	14894 <ftello64@plt+0x2e88>
   15908:	push	{r4, r5, r6, sl, fp, lr}
   1590c:	add	fp, sp, #16
   15910:	mov	r4, r2
   15914:	mov	r6, r1
   15918:	mov	r5, r0
   1591c:	ldr	r0, [r0, #4]
   15920:	bl	15498 <ftello64@plt+0x3a8c>
   15924:	cmp	r0, #0
   15928:	beq	15944 <ftello64@plt+0x3f38>
   1592c:	ldr	r3, [r0, #72]	; 0x48
   15930:	mov	r0, r5
   15934:	mov	r1, r6
   15938:	mov	r2, r4
   1593c:	pop	{r4, r5, r6, sl, fp, lr}
   15940:	b	14a70 <ftello64@plt+0x3064>
   15944:	movw	r1, #60274	; 0xeb72
   15948:	movt	r1, #1
   1594c:	mov	r0, r5
   15950:	pop	{r4, r5, r6, sl, fp, lr}
   15954:	b	14894 <ftello64@plt+0x2e88>
   15958:	push	{r4, r5, r6, sl, fp, lr}
   1595c:	add	fp, sp, #16
   15960:	mov	r4, r2
   15964:	mov	r6, r1
   15968:	mov	r5, r0
   1596c:	ldr	r0, [r0, #4]
   15970:	bl	15498 <ftello64@plt+0x3a8c>
   15974:	cmp	r0, #0
   15978:	beq	15994 <ftello64@plt+0x3f88>
   1597c:	ldr	r3, [r0, #76]	; 0x4c
   15980:	mov	r0, r5
   15984:	mov	r1, r6
   15988:	mov	r2, r4
   1598c:	pop	{r4, r5, r6, sl, fp, lr}
   15990:	b	14a70 <ftello64@plt+0x3064>
   15994:	movw	r1, #60301	; 0xeb8d
   15998:	movt	r1, #1
   1599c:	mov	r0, r5
   159a0:	pop	{r4, r5, r6, sl, fp, lr}
   159a4:	b	14894 <ftello64@plt+0x2e88>
   159a8:	push	{r4, r5, r6, sl, fp, lr}
   159ac:	add	fp, sp, #16
   159b0:	mov	r4, r2
   159b4:	mov	r6, r1
   159b8:	mov	r5, r0
   159bc:	ldr	r0, [r0, #4]
   159c0:	bl	15498 <ftello64@plt+0x3a8c>
   159c4:	cmp	r0, #0
   159c8:	beq	159e4 <ftello64@plt+0x3fd8>
   159cc:	ldr	r3, [r0, #80]	; 0x50
   159d0:	mov	r0, r5
   159d4:	mov	r1, r6
   159d8:	mov	r2, r4
   159dc:	pop	{r4, r5, r6, sl, fp, lr}
   159e0:	b	14a70 <ftello64@plt+0x3064>
   159e4:	movw	r1, #60326	; 0xeba6
   159e8:	movt	r1, #1
   159ec:	mov	r0, r5
   159f0:	pop	{r4, r5, r6, sl, fp, lr}
   159f4:	b	14894 <ftello64@plt+0x2e88>
   159f8:	push	{r4, r5, r6, sl, fp, lr}
   159fc:	add	fp, sp, #16
   15a00:	mov	r4, r2
   15a04:	mov	r6, r1
   15a08:	mov	r5, r0
   15a0c:	ldr	r0, [r0, #4]
   15a10:	bl	15498 <ftello64@plt+0x3a8c>
   15a14:	cmp	r0, #0
   15a18:	beq	15a34 <ftello64@plt+0x4028>
   15a1c:	ldr	r3, [r0, #84]	; 0x54
   15a20:	mov	r0, r5
   15a24:	mov	r1, r6
   15a28:	mov	r2, r4
   15a2c:	pop	{r4, r5, r6, sl, fp, lr}
   15a30:	b	14a70 <ftello64@plt+0x3064>
   15a34:	movw	r1, #60350	; 0xebbe
   15a38:	movt	r1, #1
   15a3c:	mov	r0, r5
   15a40:	pop	{r4, r5, r6, sl, fp, lr}
   15a44:	b	14894 <ftello64@plt+0x2e88>
   15a48:	push	{r4, r5, r6, sl, fp, lr}
   15a4c:	add	fp, sp, #16
   15a50:	mov	r4, r2
   15a54:	mov	r6, r1
   15a58:	mov	r5, r0
   15a5c:	ldr	r0, [r0, #4]
   15a60:	bl	15498 <ftello64@plt+0x3a8c>
   15a64:	cmp	r0, #0
   15a68:	beq	15a84 <ftello64@plt+0x4078>
   15a6c:	ldr	r3, [r0, #88]	; 0x58
   15a70:	mov	r0, r5
   15a74:	mov	r1, r6
   15a78:	mov	r2, r4
   15a7c:	pop	{r4, r5, r6, sl, fp, lr}
   15a80:	b	14a70 <ftello64@plt+0x3064>
   15a84:	movw	r1, #60376	; 0xebd8
   15a88:	movt	r1, #1
   15a8c:	mov	r0, r5
   15a90:	pop	{r4, r5, r6, sl, fp, lr}
   15a94:	b	14894 <ftello64@plt+0x2e88>
   15a98:	push	{r4, r5, r6, sl, fp, lr}
   15a9c:	add	fp, sp, #16
   15aa0:	mov	r4, r2
   15aa4:	mov	r6, r1
   15aa8:	mov	r5, r0
   15aac:	ldr	r0, [r0, #4]
   15ab0:	bl	15498 <ftello64@plt+0x3a8c>
   15ab4:	cmp	r0, #0
   15ab8:	beq	15ad4 <ftello64@plt+0x40c8>
   15abc:	ldr	r3, [r0, #92]	; 0x5c
   15ac0:	mov	r0, r5
   15ac4:	mov	r1, r6
   15ac8:	mov	r2, r4
   15acc:	pop	{r4, r5, r6, sl, fp, lr}
   15ad0:	b	14a70 <ftello64@plt+0x3064>
   15ad4:	movw	r1, #60401	; 0xebf1
   15ad8:	movt	r1, #1
   15adc:	mov	r0, r5
   15ae0:	pop	{r4, r5, r6, sl, fp, lr}
   15ae4:	b	14894 <ftello64@plt+0x2e88>
   15ae8:	push	{r4, r5, r6, sl, fp, lr}
   15aec:	add	fp, sp, #16
   15af0:	mov	r4, r2
   15af4:	mov	r6, r1
   15af8:	mov	r5, r0
   15afc:	ldr	r0, [r0, #4]
   15b00:	bl	15498 <ftello64@plt+0x3a8c>
   15b04:	cmp	r0, #0
   15b08:	beq	15b24 <ftello64@plt+0x4118>
   15b0c:	ldr	r3, [r0, #96]	; 0x60
   15b10:	mov	r0, r5
   15b14:	mov	r1, r6
   15b18:	mov	r2, r4
   15b1c:	pop	{r4, r5, r6, sl, fp, lr}
   15b20:	b	14a70 <ftello64@plt+0x3064>
   15b24:	movw	r1, #60428	; 0xec0c
   15b28:	movt	r1, #1
   15b2c:	mov	r0, r5
   15b30:	pop	{r4, r5, r6, sl, fp, lr}
   15b34:	b	14894 <ftello64@plt+0x2e88>
   15b38:	push	{r4, r5, r6, sl, fp, lr}
   15b3c:	add	fp, sp, #16
   15b40:	mov	r4, r2
   15b44:	mov	r6, r1
   15b48:	mov	r5, r0
   15b4c:	ldr	r0, [r0, #4]
   15b50:	bl	15498 <ftello64@plt+0x3a8c>
   15b54:	cmp	r0, #0
   15b58:	beq	15b74 <ftello64@plt+0x4168>
   15b5c:	ldr	r3, [r0, #100]	; 0x64
   15b60:	mov	r0, r5
   15b64:	mov	r1, r6
   15b68:	mov	r2, r4
   15b6c:	pop	{r4, r5, r6, sl, fp, lr}
   15b70:	b	14a70 <ftello64@plt+0x3064>
   15b74:	movw	r1, #60456	; 0xec28
   15b78:	movt	r1, #1
   15b7c:	mov	r0, r5
   15b80:	pop	{r4, r5, r6, sl, fp, lr}
   15b84:	b	14894 <ftello64@plt+0x2e88>
   15b88:	push	{r4, r5, r6, sl, fp, lr}
   15b8c:	add	fp, sp, #16
   15b90:	mov	r4, r2
   15b94:	mov	r6, r1
   15b98:	mov	r5, r0
   15b9c:	ldr	r0, [r0, #4]
   15ba0:	bl	15498 <ftello64@plt+0x3a8c>
   15ba4:	cmp	r0, #0
   15ba8:	beq	15bc4 <ftello64@plt+0x41b8>
   15bac:	ldr	r3, [r0, #104]	; 0x68
   15bb0:	mov	r0, r5
   15bb4:	mov	r1, r6
   15bb8:	mov	r2, r4
   15bbc:	pop	{r4, r5, r6, sl, fp, lr}
   15bc0:	b	14a70 <ftello64@plt+0x3064>
   15bc4:	movw	r1, #60484	; 0xec44
   15bc8:	movt	r1, #1
   15bcc:	mov	r0, r5
   15bd0:	pop	{r4, r5, r6, sl, fp, lr}
   15bd4:	b	14894 <ftello64@plt+0x2e88>
   15bd8:	push	{r4, r5, r6, sl, fp, lr}
   15bdc:	add	fp, sp, #16
   15be0:	mov	r4, r2
   15be4:	mov	r6, r1
   15be8:	mov	r5, r0
   15bec:	ldr	r0, [r0, #4]
   15bf0:	bl	15498 <ftello64@plt+0x3a8c>
   15bf4:	cmp	r0, #0
   15bf8:	beq	15c14 <ftello64@plt+0x4208>
   15bfc:	ldr	r3, [r0, #108]	; 0x6c
   15c00:	mov	r0, r5
   15c04:	mov	r1, r6
   15c08:	mov	r2, r4
   15c0c:	pop	{r4, r5, r6, sl, fp, lr}
   15c10:	b	14a70 <ftello64@plt+0x3064>
   15c14:	movw	r1, #60509	; 0xec5d
   15c18:	movt	r1, #1
   15c1c:	mov	r0, r5
   15c20:	pop	{r4, r5, r6, sl, fp, lr}
   15c24:	b	14894 <ftello64@plt+0x2e88>
   15c28:	push	{r4, r5, r6, sl, fp, lr}
   15c2c:	add	fp, sp, #16
   15c30:	mov	r4, r2
   15c34:	mov	r6, r1
   15c38:	mov	r5, r0
   15c3c:	ldr	r0, [r0, #4]
   15c40:	bl	15498 <ftello64@plt+0x3a8c>
   15c44:	cmp	r0, #0
   15c48:	beq	15c64 <ftello64@plt+0x4258>
   15c4c:	ldr	r3, [r0, #112]	; 0x70
   15c50:	mov	r0, r5
   15c54:	mov	r1, r6
   15c58:	mov	r2, r4
   15c5c:	pop	{r4, r5, r6, sl, fp, lr}
   15c60:	b	14a70 <ftello64@plt+0x3064>
   15c64:	movw	r1, #60539	; 0xec7b
   15c68:	movt	r1, #1
   15c6c:	mov	r0, r5
   15c70:	pop	{r4, r5, r6, sl, fp, lr}
   15c74:	b	14894 <ftello64@plt+0x2e88>
   15c78:	push	{r4, r5, r6, sl, fp, lr}
   15c7c:	add	fp, sp, #16
   15c80:	mov	r4, r2
   15c84:	mov	r5, r1
   15c88:	mov	r6, r0
   15c8c:	ldr	r2, [r0, #4]
   15c90:	ldr	r0, [r0, #8]
   15c94:	movw	r1, #35111	; 0x8927
   15c98:	bl	17e38 <argp_usage@@Base+0x280>
   15c9c:	cmn	r0, #1
   15ca0:	bgt	15cb8 <ftello64@plt+0x42ac>
   15ca4:	mov	r0, r6
   15ca8:	mov	r1, r5
   15cac:	mov	r2, r4
   15cb0:	mov	r3, #1
   15cb4:	bl	14c10 <ftello64@plt+0x3204>
   15cb8:	ldr	r0, [r6, #4]
   15cbc:	ldrh	r0, [r0, #16]
   15cc0:	bl	15460 <ftello64@plt+0x3a54>
   15cc4:	cmp	r0, #0
   15cc8:	beq	15cdc <ftello64@plt+0x42d0>
   15ccc:	ldr	r0, [r0, #12]
   15cd0:	clz	r0, r0
   15cd4:	lsr	r3, r0, #5
   15cd8:	b	15ce0 <ftello64@plt+0x42d4>
   15cdc:	mov	r3, #1
   15ce0:	mov	r0, r6
   15ce4:	mov	r1, r5
   15ce8:	mov	r2, r4
   15cec:	pop	{r4, r5, r6, sl, fp, lr}
   15cf0:	b	14c10 <ftello64@plt+0x3204>
   15cf4:	push	{r4, r5, fp, lr}
   15cf8:	add	fp, sp, #8
   15cfc:	mov	r4, r0
   15d00:	ldr	r2, [r0, #4]
   15d04:	ldr	r0, [r0, #8]
   15d08:	movw	r1, #35111	; 0x8927
   15d0c:	bl	17e38 <argp_usage@@Base+0x280>
   15d10:	cmn	r0, #1
   15d14:	ble	15d48 <ftello64@plt+0x433c>
   15d18:	ldr	r5, [r4, #4]
   15d1c:	ldrh	r0, [r5, #16]!
   15d20:	bl	15460 <ftello64@plt+0x3a54>
   15d24:	cmp	r0, #0
   15d28:	beq	15d68 <ftello64@plt+0x435c>
   15d2c:	ldr	r2, [r0, #12]
   15d30:	cmp	r2, #0
   15d34:	beq	15d68 <ftello64@plt+0x435c>
   15d38:	add	r1, r5, #2
   15d3c:	mov	r0, r4
   15d40:	pop	{r4, r5, fp, lr}
   15d44:	bx	r2
   15d48:	bl	11880 <__errno_location@plt>
   15d4c:	ldr	r1, [r0]
   15d50:	ldr	r3, [r4, #4]
   15d54:	movw	r2, #60566	; 0xec96
   15d58:	movt	r2, #1
   15d5c:	mov	r0, #1
   15d60:	pop	{r4, r5, fp, lr}
   15d64:	b	117cc <error@plt>
   15d68:	movw	r1, #60606	; 0xecbe
   15d6c:	movt	r1, #1
   15d70:	mov	r0, r4
   15d74:	pop	{r4, r5, fp, lr}
   15d78:	b	14894 <ftello64@plt+0x2e88>
   15d7c:	push	{r4, r5, r6, sl, fp, lr}
   15d80:	add	fp, sp, #16
   15d84:	mov	r4, r2
   15d88:	mov	r5, r1
   15d8c:	mov	r6, r0
   15d90:	ldr	r2, [r0, #4]
   15d94:	ldr	r0, [r0, #8]
   15d98:	movw	r1, #35111	; 0x8927
   15d9c:	bl	17e38 <argp_usage@@Base+0x280>
   15da0:	lsr	r3, r0, #31
   15da4:	mov	r0, r6
   15da8:	mov	r1, r5
   15dac:	mov	r2, r4
   15db0:	pop	{r4, r5, r6, sl, fp, lr}
   15db4:	b	14c10 <ftello64@plt+0x3204>
   15db8:	push	{r4, sl, fp, lr}
   15dbc:	add	fp, sp, #8
   15dc0:	mov	r4, r0
   15dc4:	ldr	r2, [r0, #4]
   15dc8:	ldr	r0, [r0, #8]
   15dcc:	movw	r1, #35111	; 0x8927
   15dd0:	bl	17e38 <argp_usage@@Base+0x280>
   15dd4:	cmn	r0, #1
   15dd8:	ble	15df8 <ftello64@plt+0x43ec>
   15ddc:	ldr	r0, [r4, #4]
   15de0:	ldrh	r0, [r0, #16]
   15de4:	bl	15460 <ftello64@plt+0x3a54>
   15de8:	cmp	r0, #0
   15dec:	beq	15e18 <ftello64@plt+0x440c>
   15df0:	ldr	r1, [r0, #4]
   15df4:	b	15e20 <ftello64@plt+0x4414>
   15df8:	bl	11880 <__errno_location@plt>
   15dfc:	ldr	r1, [r0]
   15e00:	ldr	r3, [r4, #4]
   15e04:	movw	r2, #60566	; 0xec96
   15e08:	movt	r2, #1
   15e0c:	mov	r0, #1
   15e10:	pop	{r4, sl, fp, lr}
   15e14:	b	117cc <error@plt>
   15e18:	movw	r1, #60623	; 0xeccf
   15e1c:	movt	r1, #1
   15e20:	mov	r0, r4
   15e24:	pop	{r4, sl, fp, lr}
   15e28:	b	14894 <ftello64@plt+0x2e88>
   15e2c:	push	{r4, r5, r6, sl, fp, lr}
   15e30:	add	fp, sp, #16
   15e34:	mov	r4, r2
   15e38:	mov	r5, r1
   15e3c:	mov	r6, r0
   15e40:	ldr	r2, [r0, #4]
   15e44:	ldr	r0, [r0, #8]
   15e48:	movw	r1, #35101	; 0x891d
   15e4c:	bl	17e38 <argp_usage@@Base+0x280>
   15e50:	lsr	r3, r0, #31
   15e54:	mov	r0, r6
   15e58:	mov	r1, r5
   15e5c:	mov	r2, r4
   15e60:	pop	{r4, r5, r6, sl, fp, lr}
   15e64:	b	14c10 <ftello64@plt+0x3204>
   15e68:	push	{r4, r5, r6, sl, fp, lr}
   15e6c:	add	fp, sp, #16
   15e70:	mov	r5, r2
   15e74:	mov	r6, r1
   15e78:	mov	r4, r0
   15e7c:	ldr	r2, [r0, #4]
   15e80:	ldr	r0, [r0, #8]
   15e84:	movw	r1, #35101	; 0x891d
   15e88:	bl	17e38 <argp_usage@@Base+0x280>
   15e8c:	cmn	r0, #1
   15e90:	ble	15eb8 <ftello64@plt+0x44ac>
   15e94:	ldr	r0, [r4, #4]
   15e98:	ldr	r3, [r0, #16]
   15e9c:	cmp	r3, #0
   15ea0:	movweq	r3, #1
   15ea4:	mov	r0, r4
   15ea8:	mov	r1, r6
   15eac:	mov	r2, r5
   15eb0:	pop	{r4, r5, r6, sl, fp, lr}
   15eb4:	b	148c4 <ftello64@plt+0x2eb8>
   15eb8:	bl	11880 <__errno_location@plt>
   15ebc:	ldr	r1, [r0]
   15ec0:	ldr	r3, [r4, #4]
   15ec4:	movw	r2, #59144	; 0xe708
   15ec8:	movt	r2, #1
   15ecc:	mov	r0, #1
   15ed0:	pop	{r4, r5, r6, sl, fp, lr}
   15ed4:	b	117cc <error@plt>
   15ed8:	push	{r4, r5, r6, sl, fp, lr}
   15edc:	add	fp, sp, #16
   15ee0:	mov	r4, r2
   15ee4:	mov	r5, r1
   15ee8:	mov	r6, r0
   15eec:	ldr	r2, [r0, #4]
   15ef0:	ldr	r0, [r0, #8]
   15ef4:	movw	r1, #35138	; 0x8942
   15ef8:	bl	17e38 <argp_usage@@Base+0x280>
   15efc:	cmp	r0, #0
   15f00:	bmi	15f14 <ftello64@plt+0x4508>
   15f04:	ldr	r0, [r6, #4]
   15f08:	ldr	r0, [r0, #16]
   15f0c:	lsr	r3, r0, #31
   15f10:	b	15f18 <ftello64@plt+0x450c>
   15f14:	mov	r3, #1
   15f18:	mov	r0, r6
   15f1c:	mov	r1, r5
   15f20:	mov	r2, r4
   15f24:	pop	{r4, r5, r6, sl, fp, lr}
   15f28:	b	14c10 <ftello64@plt+0x3204>
   15f2c:	push	{r4, r5, r6, sl, fp, lr}
   15f30:	add	fp, sp, #16
   15f34:	mov	r5, r2
   15f38:	mov	r6, r1
   15f3c:	mov	r4, r0
   15f40:	ldr	r2, [r0, #4]
   15f44:	ldr	r0, [r0, #8]
   15f48:	movw	r1, #35138	; 0x8942
   15f4c:	bl	17e38 <argp_usage@@Base+0x280>
   15f50:	cmn	r0, #1
   15f54:	ble	15f74 <ftello64@plt+0x4568>
   15f58:	ldr	r0, [r4, #4]
   15f5c:	ldr	r3, [r0, #16]
   15f60:	mov	r0, r4
   15f64:	mov	r1, r6
   15f68:	mov	r2, r5
   15f6c:	pop	{r4, r5, r6, sl, fp, lr}
   15f70:	b	148c4 <ftello64@plt+0x2eb8>
   15f74:	bl	11880 <__errno_location@plt>
   15f78:	ldr	r1, [r0]
   15f7c:	ldr	r3, [r4, #4]
   15f80:	movw	r2, #60640	; 0xece0
   15f84:	movt	r2, #1
   15f88:	mov	r0, #1
   15f8c:	pop	{r4, r5, r6, sl, fp, lr}
   15f90:	b	117cc <error@plt>
   15f94:	push	{r4, r5, fp, lr}
   15f98:	add	fp, sp, #8
   15f9c:	sub	sp, sp, #8
   15fa0:	mov	r5, r1
   15fa4:	mov	r4, r0
   15fa8:	cmp	r0, #0
   15fac:	bne	15fc8 <ftello64@plt+0x45bc>
   15fb0:	movw	r2, #60840	; 0xeda8
   15fb4:	movt	r2, #1
   15fb8:	mov	r0, #1
   15fbc:	mov	r1, #0
   15fc0:	mov	r3, r5
   15fc4:	bl	117cc <error@plt>
   15fc8:	ldrb	r0, [r4, #4]
   15fcc:	tst	r0, #1
   15fd0:	bne	16018 <ftello64@plt+0x460c>
   15fd4:	mov	r0, #8
   15fd8:	bl	18d8c <_obstack_memory_used@@Base+0xc20>
   15fdc:	str	r0, [r4, #8]
   15fe0:	cmp	r0, #0
   15fe4:	bne	16000 <ftello64@plt+0x45f4>
   15fe8:	bl	11880 <__errno_location@plt>
   15fec:	ldr	r1, [r0]
   15ff0:	movw	r2, #60879	; 0xedcf
   15ff4:	movt	r2, #1
   15ff8:	mov	r0, #1
   15ffc:	bl	117cc <error@plt>
   16000:	ldr	r0, [r4, #8]
   16004:	mov	r1, #0
   16008:	str	r1, [r0]
   1600c:	ldr	r0, [r4, #4]
   16010:	orr	r0, r0, #1
   16014:	str	r0, [r4, #4]
   16018:	ldr	r0, [r4, #8]
   1601c:	ldrb	r0, [r0]
   16020:	tst	r0, #1
   16024:	beq	16040 <ftello64@plt+0x4634>
   16028:	ldr	r3, [r4]
   1602c:	movw	r2, #60931	; 0xee03
   16030:	movt	r2, #1
   16034:	mov	r0, #1
   16038:	mov	r1, #0
   1603c:	bl	117cc <error@plt>
   16040:	add	r1, sp, #4
   16044:	mov	r0, r5
   16048:	mov	r2, #0
   1604c:	bl	116d0 <strtol@plt>
   16050:	ldr	r1, [r4, #8]
   16054:	str	r0, [r1, #4]
   16058:	ldrb	r0, [r5]
   1605c:	cmp	r0, #0
   16060:	beq	16074 <ftello64@plt+0x4668>
   16064:	ldr	r0, [sp, #4]
   16068:	ldrb	r0, [r0]
   1606c:	cmp	r0, #0
   16070:	beq	16094 <ftello64@plt+0x4688>
   16074:	ldr	r0, [r4]
   16078:	str	r0, [sp]
   1607c:	movw	r2, #60974	; 0xee2e
   16080:	movt	r2, #1
   16084:	mov	r0, #1
   16088:	mov	r1, #0
   1608c:	mov	r3, r5
   16090:	bl	117cc <error@plt>
   16094:	ldr	r0, [r4, #8]
   16098:	ldr	r1, [r0]
   1609c:	orr	r1, r1, #1
   160a0:	str	r1, [r0]
   160a4:	sub	sp, fp, #8
   160a8:	pop	{r4, r5, fp, pc}
   160ac:	mov	r3, r0
   160b0:	mov	r0, #0
   160b4:	cmp	r1, #84	; 0x54
   160b8:	bxne	lr
   160bc:	push	{fp, lr}
   160c0:	mov	fp, sp
   160c4:	ldr	r0, [r3]
   160c8:	mov	r1, r2
   160cc:	bl	15f94 <ftello64@plt+0x4588>
   160d0:	mov	r0, #1
   160d4:	pop	{fp, lr}
   160d8:	bx	lr
   160dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   160e0:	add	fp, sp, #28
   160e4:	sub	sp, sp, #4
   160e8:	mov	r6, r2
   160ec:	mov	r5, r1
   160f0:	mov	r4, r0
   160f4:	ldr	r0, [r2]
   160f8:	bl	12c10 <ftello64@plt+0x1204>
   160fc:	str	r0, [r4]
   16100:	mov	sl, #1
   16104:	cmp	r5, #2
   16108:	blt	16454 <ftello64@plt+0x4a48>
   1610c:	add	r9, r6, #4
   16110:	sub	r6, r5, #1
   16114:	mov	sl, #0
   16118:	movw	r7, #57974	; 0xe276
   1611c:	movt	r7, #1
   16120:	cmp	sl, #8
   16124:	bls	16150 <ftello64@plt+0x4744>
   16128:	b	16138 <ftello64@plt+0x472c>
   1612c:	ldr	r1, [r9]
   16130:	ldr	r0, [r4]
   16134:	bl	15f94 <ftello64@plt+0x4588>
   16138:	mov	sl, #1
   1613c:	add	r9, r9, #4
   16140:	subs	r6, r6, #1
   16144:	beq	163c4 <ftello64@plt+0x49b8>
   16148:	cmp	sl, #8
   1614c:	bhi	16138 <ftello64@plt+0x472c>
   16150:	add	r0, pc, #0
   16154:	ldr	pc, [r0, sl, lsl #2]
   16158:	andeq	r6, r1, ip, ror r1
   1615c:			; <UNDEFINED> instruction: 0x000161b0
   16160:	andeq	r6, r1, r4, lsl #6
   16164:	andeq	r6, r1, r4, lsl r3
   16168:	andeq	r6, r1, r4, lsr #6
   1616c:	andeq	r6, r1, r4, lsr r3
   16170:	andeq	r6, r1, r4, asr #6
   16174:	andeq	r6, r1, r4, asr r3
   16178:	andeq	r6, r1, ip, lsr #2
   1617c:	ldr	r5, [r9]
   16180:	mov	r0, r5
   16184:	movw	r1, #57461	; 0xe075
   16188:	movt	r1, #1
   1618c:	bl	116c4 <strcmp@plt>
   16190:	cmp	r0, #0
   16194:	beq	16138 <ftello64@plt+0x472c>
   16198:	mov	r0, r5
   1619c:	movw	r1, #61050	; 0xee7a
   161a0:	movt	r1, #1
   161a4:	bl	116c4 <strcmp@plt>
   161a8:	cmp	r0, #0
   161ac:	beq	16460 <ftello64@plt+0x4a54>
   161b0:	ldr	r8, [r9]
   161b4:	mov	r0, r8
   161b8:	mov	r1, r7
   161bc:	bl	116c4 <strcmp@plt>
   161c0:	cmp	r0, #0
   161c4:	beq	16364 <ftello64@plt+0x4958>
   161c8:	mov	r0, r8
   161cc:	movw	r1, #57916	; 0xe23c
   161d0:	movt	r1, #1
   161d4:	bl	116c4 <strcmp@plt>
   161d8:	mov	sl, #3
   161dc:	cmp	r0, #0
   161e0:	beq	1613c <ftello64@plt+0x4730>
   161e4:	mov	r0, r8
   161e8:	movw	r1, #61093	; 0xeea5
   161ec:	movt	r1, #1
   161f0:	bl	116c4 <strcmp@plt>
   161f4:	cmp	r0, #0
   161f8:	beq	1613c <ftello64@plt+0x4730>
   161fc:	mov	r0, r8
   16200:	movw	r1, #57252	; 0xdfa4
   16204:	movt	r1, #1
   16208:	bl	116c4 <strcmp@plt>
   1620c:	cmp	r0, #0
   16210:	beq	1636c <ftello64@plt+0x4960>
   16214:	mov	r0, r8
   16218:	movw	r1, #61105	; 0xeeb1
   1621c:	movt	r1, #1
   16220:	bl	116c4 <strcmp@plt>
   16224:	mov	sl, #5
   16228:	cmp	r0, #0
   1622c:	beq	1613c <ftello64@plt+0x4730>
   16230:	mov	r0, r8
   16234:	movw	r1, #58313	; 0xe3c9
   16238:	movt	r1, #1
   1623c:	bl	116c4 <strcmp@plt>
   16240:	cmp	r0, #0
   16244:	beq	1613c <ftello64@plt+0x4730>
   16248:	mov	r0, r8
   1624c:	movw	r1, #61111	; 0xeeb7
   16250:	movt	r1, #1
   16254:	bl	116c4 <strcmp@plt>
   16258:	cmp	r0, #0
   1625c:	beq	1613c <ftello64@plt+0x4730>
   16260:	mov	r0, r8
   16264:	movw	r1, #58014	; 0xe29e
   16268:	movt	r1, #1
   1626c:	bl	116c4 <strcmp@plt>
   16270:	cmp	r0, #0
   16274:	beq	16374 <ftello64@plt+0x4968>
   16278:	mov	r0, r8
   1627c:	movw	r1, #57984	; 0xe280
   16280:	movt	r1, #1
   16284:	bl	116c4 <strcmp@plt>
   16288:	cmp	r0, #0
   1628c:	beq	1637c <ftello64@plt+0x4970>
   16290:	mov	r0, r8
   16294:	movw	r1, #61118	; 0xeebe
   16298:	movt	r1, #1
   1629c:	bl	116c4 <strcmp@plt>
   162a0:	cmp	r0, #0
   162a4:	beq	16384 <ftello64@plt+0x4978>
   162a8:	mov	r0, r8
   162ac:	movw	r1, #58102	; 0xe2f6
   162b0:	movt	r1, #1
   162b4:	bl	116c4 <strcmp@plt>
   162b8:	cmp	r0, #0
   162bc:	beq	1638c <ftello64@plt+0x4980>
   162c0:	mov	r0, r8
   162c4:	movw	r1, #58147	; 0xe323
   162c8:	movt	r1, #1
   162cc:	bl	116c4 <strcmp@plt>
   162d0:	cmp	r0, #0
   162d4:	beq	163a0 <ftello64@plt+0x4994>
   162d8:	mov	r0, r8
   162dc:	mov	r1, sp
   162e0:	bl	12040 <ftello64@plt+0x634>
   162e4:	mov	r1, r0
   162e8:	ldr	r0, [r4]
   162ec:	mvn	r2, #72	; 0x48
   162f0:	tst	r1, r2
   162f4:	beq	163b8 <ftello64@plt+0x49ac>
   162f8:	ldr	r2, [sp]
   162fc:	bl	13178 <ftello64@plt+0x176c>
   16300:	b	16138 <ftello64@plt+0x472c>
   16304:	ldr	r1, [r9]
   16308:	ldr	r0, [r4]
   1630c:	bl	12e44 <ftello64@plt+0x1438>
   16310:	b	16138 <ftello64@plt+0x472c>
   16314:	ldr	r1, [r9]
   16318:	ldr	r0, [r4]
   1631c:	bl	13298 <ftello64@plt+0x188c>
   16320:	b	16138 <ftello64@plt+0x472c>
   16324:	ldr	r1, [r9]
   16328:	ldr	r0, [r4]
   1632c:	bl	12d3c <ftello64@plt+0x1330>
   16330:	b	16138 <ftello64@plt+0x472c>
   16334:	ldr	r1, [r9]
   16338:	ldr	r0, [r4]
   1633c:	bl	12ec8 <ftello64@plt+0x14bc>
   16340:	b	16138 <ftello64@plt+0x472c>
   16344:	ldr	r1, [r9]
   16348:	ldr	r0, [r4]
   1634c:	bl	12f4c <ftello64@plt+0x1540>
   16350:	b	16138 <ftello64@plt+0x472c>
   16354:	ldr	r1, [r9]
   16358:	ldr	r0, [r4]
   1635c:	bl	1301c <ftello64@plt+0x1610>
   16360:	b	16138 <ftello64@plt+0x472c>
   16364:	mov	sl, #2
   16368:	b	1613c <ftello64@plt+0x4730>
   1636c:	mov	sl, #4
   16370:	b	1613c <ftello64@plt+0x4730>
   16374:	mov	sl, #7
   16378:	b	1613c <ftello64@plt+0x4730>
   1637c:	mov	sl, #6
   16380:	b	1613c <ftello64@plt+0x4730>
   16384:	mov	sl, #8
   16388:	b	1613c <ftello64@plt+0x4730>
   1638c:	ldr	r0, [r4]
   16390:	mov	r1, #65	; 0x41
   16394:	mov	r2, #0
   16398:	bl	13178 <ftello64@plt+0x176c>
   1639c:	b	16138 <ftello64@plt+0x472c>
   163a0:	ldr	r0, [r4]
   163a4:	mov	sl, #1
   163a8:	mov	r1, #1
   163ac:	mov	r2, #1
   163b0:	bl	13178 <ftello64@plt+0x176c>
   163b4:	b	1613c <ftello64@plt+0x4730>
   163b8:	ldr	r1, [r9]
   163bc:	bl	12cb8 <ftello64@plt+0x12ac>
   163c0:	b	16138 <ftello64@plt+0x472c>
   163c4:	sub	r0, sl, #1
   163c8:	cmp	r0, #7
   163cc:	bhi	16450 <ftello64@plt+0x4a44>
   163d0:	movw	r2, #61129	; 0xeec9
   163d4:	movt	r2, #1
   163d8:	add	r1, pc, #0
   163dc:	ldr	pc, [r1, r0, lsl #2]
   163e0:	andeq	r6, r1, r4, asr r4
   163e4:	andeq	r6, r1, r4, asr #8
   163e8:	andeq	r6, r1, r0, lsl #8
   163ec:	andeq	r6, r1, ip, lsl #8
   163f0:	andeq	r6, r1, r8, lsl r4
   163f4:	andeq	r6, r1, r4, lsr #8
   163f8:	andeq	r6, r1, r0, lsr r4
   163fc:	andeq	r6, r1, ip, lsr r4
   16400:	movw	r2, #61169	; 0xeef1
   16404:	movt	r2, #1
   16408:	b	16444 <ftello64@plt+0x4a38>
   1640c:	movw	r2, #61223	; 0xef27
   16410:	movt	r2, #1
   16414:	b	16444 <ftello64@plt+0x4a38>
   16418:	movw	r2, #61261	; 0xef4d
   1641c:	movt	r2, #1
   16420:	b	16444 <ftello64@plt+0x4a38>
   16424:	movw	r2, #61335	; 0xef97
   16428:	movt	r2, #1
   1642c:	b	16444 <ftello64@plt+0x4a38>
   16430:	movw	r2, #61298	; 0xef72
   16434:	movt	r2, #1
   16438:	b	16444 <ftello64@plt+0x4a38>
   1643c:	movw	r2, #61369	; 0xefb9
   16440:	movt	r2, #1
   16444:	mov	r0, #0
   16448:	mov	r1, #0
   1644c:	bl	117cc <error@plt>
   16450:	mov	sl, #0
   16454:	mov	r0, sl
   16458:	sub	sp, fp, #28
   1645c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16460:	mov	sl, #0
   16464:	movw	r2, #61056	; 0xee80
   16468:	movt	r2, #1
   1646c:	mov	r0, #0
   16470:	mov	r1, #0
   16474:	mov	r3, r5
   16478:	bl	117cc <error@plt>
   1647c:	b	16454 <ftello64@plt+0x4a48>
   16480:	push	{r4, sl, fp, lr}
   16484:	add	fp, sp, #8
   16488:	mov	r4, r1
   1648c:	ldrb	r1, [r2]
   16490:	tst	r1, #1
   16494:	beq	164f4 <ftello64@plt+0x4ae8>
   16498:	ldr	r1, [r2, #4]
   1649c:	str	r1, [r4, #16]
   164a0:	movw	r1, #35139	; 0x8943
   164a4:	mov	r2, r4
   164a8:	bl	17e38 <argp_usage@@Base+0x280>
   164ac:	cmn	r0, #1
   164b0:	bgt	164cc <ftello64@plt+0x4ac0>
   164b4:	bl	11880 <__errno_location@plt>
   164b8:	ldr	r1, [r0]
   164bc:	movw	r2, #61410	; 0xefe2
   164c0:	movt	r2, #1
   164c4:	mov	r0, #0
   164c8:	bl	117cc <error@plt>
   164cc:	movw	r0, #2964	; 0xb94
   164d0:	movt	r0, #3
   164d4:	ldr	r0, [r0]
   164d8:	cmp	r0, #0
   164dc:	beq	164f4 <ftello64@plt+0x4ae8>
   164e0:	ldr	r2, [r4, #16]
   164e4:	movw	r0, #61431	; 0xeff7
   164e8:	movt	r0, #1
   164ec:	mov	r1, r4
   164f0:	bl	116dc <printf@plt>
   164f4:	mov	r0, #0
   164f8:	pop	{r4, sl, fp, pc}
   164fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16500:	add	fp, sp, #28
   16504:	sub	sp, sp, #44	; 0x2c
   16508:	mov	r6, #0
   1650c:	mov	r0, #2
   16510:	mov	r1, #2
   16514:	mov	r2, #0
   16518:	bl	119ac <socket@plt>
   1651c:	str	r0, [sp, #4]
   16520:	cmp	r0, #0
   16524:	bmi	16694 <ftello64@plt+0x4c88>
   16528:	movw	r0, #61521	; 0xf051
   1652c:	movt	r0, #1
   16530:	mov	r6, #0
   16534:	sub	r2, fp, #32
   16538:	mov	r1, #0
   1653c:	bl	1851c <_obstack_memory_used@@Base+0x3b0>
   16540:	cmp	r0, #0
   16544:	beq	16694 <ftello64@plt+0x4c88>
   16548:	mov	r5, r0
   1654c:	mov	r4, #0
   16550:	ldr	r6, [fp, #-32]	; 0xffffffe0
   16554:	sub	r1, r5, r0
   16558:	add	r2, r1, r6
   1655c:	add	r0, r0, #1
   16560:	mov	r1, #58	; 0x3a
   16564:	bl	118e0 <memchr@plt>
   16568:	add	r4, r4, #8
   1656c:	cmp	r0, #0
   16570:	bne	16554 <ftello64@plt+0x4b48>
   16574:	mov	r0, r4
   16578:	bl	18d8c <_obstack_memory_used@@Base+0xc20>
   1657c:	cmp	r0, #0
   16580:	beq	16670 <ftello64@plt+0x4c64>
   16584:	mov	r6, r0
   16588:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1658c:	mov	r0, r5
   16590:	mov	r1, #58	; 0x3a
   16594:	bl	118e0 <memchr@plt>
   16598:	cmp	r0, #0
   1659c:	mov	r8, #0
   165a0:	beq	16654 <ftello64@plt+0x4c48>
   165a4:	mov	r7, r0
   165a8:	add	r9, sp, #8
   165ac:	mov	sl, #0
   165b0:	mov	r1, r7
   165b4:	mov	r0, #0
   165b8:	strb	r0, [r1], #1
   165bc:	sub	r0, r1, #1
   165c0:	ldrb	r1, [r1, #-2]
   165c4:	cmp	r1, #32
   165c8:	beq	165d8 <ftello64@plt+0x4bcc>
   165cc:	cmp	r1, #10
   165d0:	mov	r1, r0
   165d4:	bne	165bc <ftello64@plt+0x4bb0>
   165d8:	bl	11760 <strdup@plt>
   165dc:	mov	r4, r0
   165e0:	add	r8, sl, #1
   165e4:	mov	r0, r6
   165e8:	str	r8, [r0, sl, lsl #3]!
   165ec:	str	r4, [r0, #4]
   165f0:	mov	r0, r9
   165f4:	mov	r1, r4
   165f8:	bl	117b4 <strcpy@plt>
   165fc:	mvn	r0, #0
   16600:	str	r0, [sp, #24]
   16604:	ldr	r0, [sp, #4]
   16608:	movw	r1, #35123	; 0x8933
   1660c:	mov	r2, r9
   16610:	bl	17e38 <argp_usage@@Base+0x280>
   16614:	cmp	r0, #0
   16618:	bmi	16624 <ftello64@plt+0x4c18>
   1661c:	ldr	r0, [sp, #24]
   16620:	str	r0, [r6, sl, lsl #3]
   16624:	cmp	r4, #0
   16628:	beq	16670 <ftello64@plt+0x4c64>
   1662c:	sub	r0, r5, r7
   16630:	ldr	r1, [fp, #-32]	; 0xffffffe0
   16634:	add	r2, r0, r1
   16638:	mov	r0, r7
   1663c:	mov	r1, #58	; 0x3a
   16640:	bl	118e0 <memchr@plt>
   16644:	mov	r7, r0
   16648:	cmp	r0, #0
   1664c:	mov	sl, r8
   16650:	bne	165b0 <ftello64@plt+0x4ba4>
   16654:	mov	r0, r6
   16658:	mov	r1, #0
   1665c:	str	r1, [r0, r8, lsl #3]!
   16660:	str	r1, [r0, #4]
   16664:	mov	r0, r5
   16668:	bl	17d48 <argp_usage@@Base+0x190>
   1666c:	b	16694 <ftello64@plt+0x4c88>
   16670:	bl	11880 <__errno_location@plt>
   16674:	mov	r4, r0
   16678:	ldr	r6, [r0]
   1667c:	ldr	r0, [sp, #4]
   16680:	bl	119e8 <close@plt>
   16684:	mov	r0, r5
   16688:	bl	17d48 <argp_usage@@Base+0x190>
   1668c:	str	r6, [r4]
   16690:	mov	r6, #0
   16694:	mov	r0, r6
   16698:	sub	sp, fp, #28
   1669c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   166a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   166a4:	add	fp, sp, #28
   166a8:	sub	sp, sp, #12
   166ac:	mov	r0, #0
   166b0:	str	r0, [sp, #8]
   166b4:	str	r0, [sp, #4]
   166b8:	movw	r0, #61521	; 0xf051
   166bc:	movt	r0, #1
   166c0:	movw	r1, #57960	; 0xe268
   166c4:	movt	r1, #1
   166c8:	bl	11970 <fopen64@plt>
   166cc:	cmp	r0, #0
   166d0:	beq	16820 <ftello64@plt+0x4e14>
   166d4:	mov	sl, r0
   166d8:	add	r0, sp, #8
   166dc:	add	r1, sp, #4
   166e0:	mov	r2, sl
   166e4:	bl	119b8 <getline@plt>
   166e8:	cmp	r0, #0
   166ec:	bmi	16848 <ftello64@plt+0x4e3c>
   166f0:	add	r0, sp, #8
   166f4:	add	r1, sp, #4
   166f8:	mov	r2, sl
   166fc:	bl	119b8 <getline@plt>
   16700:	cmn	r0, #1
   16704:	ble	16848 <ftello64@plt+0x4e3c>
   16708:	ldr	r0, [sp, #8]
   1670c:	bl	168ac <ftello64@plt+0x4ea0>
   16710:	str	r0, [sp]
   16714:	add	r0, sp, #8
   16718:	add	r1, sp, #4
   1671c:	mov	r2, sl
   16720:	bl	119b8 <getline@plt>
   16724:	cmp	r0, #1
   16728:	blt	16894 <ftello64@plt+0x4e88>
   1672c:	movw	r4, #2988	; 0xbac
   16730:	movt	r4, #3
   16734:	mov	r0, #120	; 0x78
   16738:	bl	18c30 <_obstack_memory_used@@Base+0xac4>
   1673c:	mov	r6, r0
   16740:	ldr	r7, [sp, #8]
   16744:	ldrb	r5, [r7]
   16748:	cmp	r5, #0
   1674c:	beq	16780 <ftello64@plt+0x4d74>
   16750:	ands	r0, r5, #128	; 0x80
   16754:	bne	16780 <ftello64@plt+0x4d74>
   16758:	bl	11838 <__ctype_b_loc@plt>
   1675c:	ldr	r0, [r0]
   16760:	add	r1, r0, r5, lsl #1
   16764:	ldrb	r1, [r1, #1]
   16768:	tst	r1, #32
   1676c:	ldrbne	r5, [r7, #1]!
   16770:	cmpne	r5, #0
   16774:	beq	16780 <ftello64@plt+0x4d74>
   16778:	ands	r1, r5, #128	; 0x80
   1677c:	beq	16760 <ftello64@plt+0x4d54>
   16780:	mov	r0, r7
   16784:	mov	r1, #58	; 0x3a
   16788:	bl	11868 <strchr@plt>
   1678c:	cmp	r0, #0
   16790:	beq	1686c <ftello64@plt+0x4e60>
   16794:	mov	r5, r0
   16798:	sub	r8, r0, r7
   1679c:	add	r0, r8, #1
   167a0:	bl	18980 <_obstack_memory_used@@Base+0x814>
   167a4:	mov	r9, r0
   167a8:	str	r0, [r6, #4]
   167ac:	mov	r1, r7
   167b0:	mov	r2, r8
   167b4:	bl	11730 <memcpy@plt>
   167b8:	mov	r0, #0
   167bc:	strb	r0, [r9, r8]
   167c0:	mov	r7, #0
   167c4:	ldr	r0, [sp]
   167c8:	movw	r1, #61764	; 0xf144
   167cc:	movt	r1, #1
   167d0:	ldr	r2, [r1, r0, lsl #2]
   167d4:	add	r0, r5, #1
   167d8:	mov	r1, r6
   167dc:	blx	r2
   167e0:	cmp	r0, #0
   167e4:	beq	1686c <ftello64@plt+0x4e60>
   167e8:	str	r7, [r6]
   167ec:	ldr	r0, [r4]
   167f0:	cmp	r0, #0
   167f4:	movweq	r0, #2992	; 0xbb0
   167f8:	movteq	r0, #3
   167fc:	str	r6, [r0]
   16800:	str	r6, [r4]
   16804:	add	r0, sp, #8
   16808:	add	r1, sp, #4
   1680c:	mov	r2, sl
   16810:	bl	119b8 <getline@plt>
   16814:	cmp	r0, #0
   16818:	bgt	16734 <ftello64@plt+0x4d28>
   1681c:	b	16894 <ftello64@plt+0x4e88>
   16820:	bl	11880 <__errno_location@plt>
   16824:	ldr	r1, [r0]
   16828:	movw	r2, #61535	; 0xf05f
   1682c:	movt	r2, #1
   16830:	movw	r3, #61521	; 0xf051
   16834:	movt	r3, #1
   16838:	mov	r0, #0
   1683c:	bl	117cc <error@plt>
   16840:	sub	sp, fp, #28
   16844:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16848:	bl	11880 <__errno_location@plt>
   1684c:	ldr	r1, [r0]
   16850:	movw	r2, #61550	; 0xf06e
   16854:	movt	r2, #1
   16858:	movw	r3, #61521	; 0xf051
   1685c:	movt	r3, #1
   16860:	mov	r0, #0
   16864:	bl	117cc <error@plt>
   16868:	b	16894 <ftello64@plt+0x4e88>
   1686c:	bl	11880 <__errno_location@plt>
   16870:	ldr	r1, [r0]
   16874:	movw	r2, #61550	; 0xf06e
   16878:	movt	r2, #1
   1687c:	movw	r3, #61521	; 0xf051
   16880:	movt	r3, #1
   16884:	mov	r0, #0
   16888:	bl	117cc <error@plt>
   1688c:	mov	r0, r6
   16890:	bl	17d48 <argp_usage@@Base+0x190>
   16894:	mov	r0, sl
   16898:	bl	118ec <fclose@plt>
   1689c:	ldr	r0, [sp, #8]
   168a0:	bl	17d48 <argp_usage@@Base+0x190>
   168a4:	sub	sp, fp, #28
   168a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   168ac:	push	{r4, sl, fp, lr}
   168b0:	add	fp, sp, #8
   168b4:	mov	r4, r0
   168b8:	movw	r1, #58454	; 0xe456
   168bc:	movt	r1, #1
   168c0:	bl	116a0 <strstr@plt>
   168c4:	mov	r1, r0
   168c8:	mov	r0, #2
   168cc:	cmp	r1, #0
   168d0:	popne	{r4, sl, fp, pc}
   168d4:	movw	r1, #58388	; 0xe414
   168d8:	movt	r1, #1
   168dc:	mov	r0, r4
   168e0:	bl	116a0 <strstr@plt>
   168e4:	cmp	r0, #0
   168e8:	movwne	r0, #1
   168ec:	pop	{r4, sl, fp, pc}
   168f0:	push	{r4, r5, r6, r7, fp, lr}
   168f4:	add	fp, sp, #16
   168f8:	sub	sp, sp, #40	; 0x28
   168fc:	mov	r4, r1
   16900:	add	r1, r1, #100	; 0x64
   16904:	str	r1, [sp, #32]
   16908:	add	ip, r4, #68	; 0x44
   1690c:	add	lr, r4, #104	; 0x68
   16910:	add	r3, r4, #52	; 0x34
   16914:	add	r1, r4, #44	; 0x2c
   16918:	add	r2, r4, #16
   1691c:	add	r5, r4, #84	; 0x54
   16920:	add	r6, r4, #88	; 0x58
   16924:	add	r7, r4, #48	; 0x30
   16928:	str	r7, [sp]
   1692c:	str	r6, [sp, #4]
   16930:	str	r5, [sp, #8]
   16934:	str	r2, [sp, #12]
   16938:	add	r2, sp, #16
   1693c:	stm	r2, {r1, r3, lr}
   16940:	str	ip, [sp, #28]
   16944:	add	r2, r4, #8
   16948:	add	r3, r4, #40	; 0x28
   1694c:	movw	r1, #61563	; 0xf07b
   16950:	movt	r1, #1
   16954:	bl	11934 <sscanf@plt>
   16958:	mov	r1, #0
   1695c:	vmov.i32	q8, #0	; 0x00000000
   16960:	str	r1, [r4, #56]	; 0x38
   16964:	add	r1, r4, #24
   16968:	vst1.64	{d16-d17}, [r1]
   1696c:	sub	r0, r0, #11
   16970:	clz	r0, r0
   16974:	lsr	r0, r0, #5
   16978:	sub	sp, fp, #16
   1697c:	pop	{r4, r5, r6, r7, fp, pc}
   16980:	push	{r4, r5, r6, r7, fp, lr}
   16984:	add	fp, sp, #16
   16988:	sub	sp, sp, #48	; 0x30
   1698c:	mov	r4, r1
   16990:	add	r1, r1, #100	; 0x64
   16994:	add	r2, r4, #68	; 0x44
   16998:	add	r3, r4, #104	; 0x68
   1699c:	str	r3, [sp, #32]
   169a0:	str	r2, [sp, #36]	; 0x24
   169a4:	str	r1, [sp, #40]	; 0x28
   169a8:	add	ip, r4, #52	; 0x34
   169ac:	add	lr, r4, #44	; 0x2c
   169b0:	add	r3, r4, #16
   169b4:	add	r1, r4, #32
   169b8:	add	r2, r4, #84	; 0x54
   169bc:	add	r5, r4, #88	; 0x58
   169c0:	add	r6, r4, #48	; 0x30
   169c4:	add	r7, r4, #40	; 0x28
   169c8:	str	r7, [sp]
   169cc:	str	r6, [sp, #4]
   169d0:	str	r5, [sp, #8]
   169d4:	str	r2, [sp, #12]
   169d8:	add	r2, sp, #16
   169dc:	stm	r2, {r1, r3, lr}
   169e0:	str	ip, [sp, #28]
   169e4:	add	r2, r4, #24
   169e8:	add	r3, r4, #8
   169ec:	movw	r1, #61609	; 0xf0a9
   169f0:	movt	r1, #1
   169f4:	bl	11934 <sscanf@plt>
   169f8:	mov	r1, #0
   169fc:	str	r1, [r4, #56]	; 0x38
   16a00:	sub	r0, r0, #13
   16a04:	clz	r0, r0
   16a08:	lsr	r0, r0, #5
   16a0c:	sub	sp, fp, #16
   16a10:	pop	{r4, r5, r6, r7, fp, pc}
   16a14:	push	{r4, r5, r6, r7, fp, lr}
   16a18:	add	fp, sp, #16
   16a1c:	sub	sp, sp, #56	; 0x38
   16a20:	add	ip, r1, #64	; 0x40
   16a24:	add	lr, r1, #100	; 0x64
   16a28:	add	r2, r1, #68	; 0x44
   16a2c:	add	r3, r1, #104	; 0x68
   16a30:	add	r4, r1, #52	; 0x34
   16a34:	add	r5, r1, #44	; 0x2c
   16a38:	str	r5, [sp, #32]
   16a3c:	str	r4, [sp, #36]	; 0x24
   16a40:	str	r3, [sp, #40]	; 0x28
   16a44:	str	r2, [sp, #44]	; 0x2c
   16a48:	str	lr, [sp, #48]	; 0x30
   16a4c:	str	ip, [sp, #52]	; 0x34
   16a50:	add	ip, r1, #16
   16a54:	add	lr, r1, #32
   16a58:	add	r5, r1, #56	; 0x38
   16a5c:	add	r4, r1, #60	; 0x3c
   16a60:	add	r2, r1, #84	; 0x54
   16a64:	add	r3, r1, #88	; 0x58
   16a68:	add	r6, r1, #48	; 0x30
   16a6c:	add	r7, r1, #40	; 0x28
   16a70:	str	r7, [sp]
   16a74:	str	r6, [sp, #4]
   16a78:	str	r3, [sp, #8]
   16a7c:	add	r3, sp, #12
   16a80:	stm	r3, {r2, r4, r5, lr}
   16a84:	str	ip, [sp, #28]
   16a88:	add	r2, r1, #24
   16a8c:	add	r3, r1, #8
   16a90:	movw	r1, #61665	; 0xf0e1
   16a94:	movt	r1, #1
   16a98:	bl	11934 <sscanf@plt>
   16a9c:	sub	r0, r0, #16
   16aa0:	clz	r0, r0
   16aa4:	lsr	r0, r0, #5
   16aa8:	sub	sp, fp, #16
   16aac:	pop	{r4, r5, r6, r7, fp, pc}
   16ab0:	mov	r3, r0
   16ab4:	mov	r0, #7
   16ab8:	cmp	r3, #84	; 0x54
   16abc:	bxne	lr
   16ac0:	push	{fp, lr}
   16ac4:	mov	fp, sp
   16ac8:	ldr	r0, [r2, #28]
   16acc:	ldr	r0, [r0]
   16ad0:	bl	15f94 <ftello64@plt+0x4588>
   16ad4:	mov	r0, #0
   16ad8:	pop	{fp, lr}
   16adc:	bx	lr

00016ae0 <argp_parse@@Base>:
   16ae0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16ae4:	add	fp, sp, #24
   16ae8:	sub	sp, sp, #128	; 0x80
   16aec:	mov	r6, r3
   16af0:	mov	r4, r2
   16af4:	mov	r8, r1
   16af8:	mov	r7, r0
   16afc:	mov	r0, #0
   16b00:	str	r0, [fp, #-152]	; 0xffffff68
   16b04:	tst	r3, #1
   16b08:	bne	16b48 <argp_parse@@Base+0x68>
   16b0c:	movw	r0, #2772	; 0xad4
   16b10:	movt	r0, #3
   16b14:	ldr	r1, [r0]
   16b18:	cmp	r1, #0
   16b1c:	bne	16b28 <argp_parse@@Base+0x48>
   16b20:	ldr	r1, [r4]
   16b24:	str	r1, [r0]
   16b28:	movw	r5, #2768	; 0xad0
   16b2c:	movt	r5, #3
   16b30:	ldr	r0, [r5]
   16b34:	cmp	r0, #0
   16b38:	bne	16b48 <argp_parse@@Base+0x68>
   16b3c:	ldr	r0, [r4]
   16b40:	bl	17cc4 <argp_usage@@Base+0x10c>
   16b44:	str	r0, [r5]
   16b48:	ldr	ip, [fp, #12]
   16b4c:	tst	r6, #16
   16b50:	bne	16c00 <argp_parse@@Base+0x120>
   16b54:	mov	r3, sp
   16b58:	sub	r0, r3, #64	; 0x40
   16b5c:	mov	sp, r0
   16b60:	mov	r5, sp
   16b64:	sub	r1, r5, #32
   16b68:	mov	sp, r1
   16b6c:	vmov.i32	q8, #0	; 0x00000000
   16b70:	sub	r5, r5, #20
   16b74:	vst1.32	{d16-d17}, [r5]
   16b78:	mov	r5, r1
   16b7c:	vst1.64	{d16-d17}, [r5]!
   16b80:	str	r0, [r5]
   16b84:	sub	r5, r3, #32
   16b88:	vst1.64	{d16-d17}, [r5]
   16b8c:	sub	r3, r3, #48	; 0x30
   16b90:	vst1.64	{d16-d17}, [r3]
   16b94:	mov	r3, #48	; 0x30
   16b98:	mov	r2, r0
   16b9c:	vst1.64	{d16-d17}, [r2], r3
   16ba0:	vst1.64	{d16-d17}, [r2]
   16ba4:	cmp	r7, #0
   16ba8:	strne	r7, [r0], #16
   16bac:	movw	r2, #61776	; 0xf150
   16bb0:	movt	r2, #1
   16bb4:	mov	r3, r0
   16bb8:	str	r2, [r3], #16
   16bbc:	movw	r2, #3000	; 0xbb8
   16bc0:	movt	r2, #3
   16bc4:	ldr	r2, [r2]
   16bc8:	cmp	r2, #0
   16bcc:	bne	16be4 <argp_parse@@Base+0x104>
   16bd0:	movw	r2, #2892	; 0xb4c
   16bd4:	movt	r2, #3
   16bd8:	ldr	r2, [r2]
   16bdc:	cmp	r2, #0
   16be0:	beq	16bf4 <argp_parse@@Base+0x114>
   16be4:	movw	r0, #61804	; 0xf16c
   16be8:	movt	r0, #1
   16bec:	str	r0, [r3]
   16bf0:	mov	r0, r3
   16bf4:	mov	r2, #0
   16bf8:	str	r2, [r0, #16]
   16bfc:	b	16c04 <argp_parse@@Base+0x124>
   16c00:	mov	r1, r7
   16c04:	push	{r6, ip}
   16c08:	sub	r0, fp, #148	; 0x94
   16c0c:	mov	r2, r8
   16c10:	mov	r3, r4
   16c14:	bl	16c68 <argp_parse@@Base+0x188>
   16c18:	add	sp, sp, #8
   16c1c:	cmp	r0, #0
   16c20:	beq	16c2c <argp_parse@@Base+0x14c>
   16c24:	sub	sp, fp, #24
   16c28:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16c2c:	ldr	r4, [fp, #8]
   16c30:	sub	r5, fp, #148	; 0x94
   16c34:	sub	r6, fp, #152	; 0x98
   16c38:	mov	r0, r5
   16c3c:	mov	r1, r6
   16c40:	bl	16f1c <argp_parse@@Base+0x43c>
   16c44:	cmp	r0, #0
   16c48:	beq	16c38 <argp_parse@@Base+0x158>
   16c4c:	mov	r1, r0
   16c50:	ldr	r2, [fp, #-152]	; 0xffffff68
   16c54:	sub	r0, fp, #148	; 0x94
   16c58:	mov	r3, r4
   16c5c:	bl	17090 <argp_parse@@Base+0x5b0>
   16c60:	sub	sp, fp, #24
   16c64:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16c68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16c6c:	add	fp, sp, #28
   16c70:	sub	sp, sp, #60	; 0x3c
   16c74:	str	r3, [sp, #12]
   16c78:	str	r2, [sp, #8]
   16c7c:	mov	r5, r1
   16c80:	mov	r4, r0
   16c84:	vmov.i32	q8, #0	; 0x00000000
   16c88:	mov	r7, #12
   16c8c:	add	r6, sp, #16
   16c90:	mov	r0, r6
   16c94:	vst1.64	{d16-d17}, [r0], r7
   16c98:	vst1.32	{d16-d17}, [r0]
   16c9c:	mov	r0, #0
   16ca0:	str	r0, [sp, #56]	; 0x38
   16ca4:	str	r0, [sp, #52]	; 0x34
   16ca8:	str	r0, [sp, #48]	; 0x30
   16cac:	ldr	r1, [fp, #8]
   16cb0:	mov	r0, #1
   16cb4:	bic	r0, r0, r1, lsr #2
   16cb8:	str	r0, [sp, #44]	; 0x2c
   16cbc:	cmp	r5, #0
   16cc0:	addne	r1, sp, #44	; 0x2c
   16cc4:	movne	r0, r5
   16cc8:	blne	174d8 <argp_parse@@Base+0x9f8>
   16ccc:	str	r5, [sp, #4]
   16cd0:	add	r5, sp, #44	; 0x2c
   16cd4:	ldm	r5, {r0, r1, r2, r5}
   16cd8:	add	r2, r2, r2, lsl #3
   16cdc:	mov	r3, #36	; 0x24
   16ce0:	add	r9, r3, r2, lsl #2
   16ce4:	add	r8, r9, r5, lsl #2
   16ce8:	add	r1, r8, r1, lsl #4
   16cec:	add	sl, r1, #16
   16cf0:	add	r0, r0, sl
   16cf4:	add	r0, r0, #1
   16cf8:	bl	18d8c <_obstack_memory_used@@Base+0xc20>
   16cfc:	str	r0, [r4, #120]	; 0x78
   16d00:	cmp	r0, #0
   16d04:	beq	16f10 <argp_parse@@Base+0x430>
   16d08:	lsl	r2, r5, #2
   16d0c:	str	r0, [r4, #48]	; 0x30
   16d10:	add	r1, r0, r9
   16d14:	str	r1, [r4, #56]	; 0x38
   16d18:	add	r3, r0, r8
   16d1c:	add	r0, r0, sl
   16d20:	stmib	r4, {r0, r3}
   16d24:	mov	r0, #1
   16d28:	str	r0, [r4, #12]
   16d2c:	str	r0, [r4, #16]
   16d30:	mov	r8, #1
   16d34:	mov	r0, #12
   16d38:	vld1.64	{d16-d17}, [r6], r0
   16d3c:	add	r0, r4, #20
   16d40:	vld1.32	{d18-d19}, [r6]
   16d44:	vst1.32	{d16-d17}, [r0]
   16d48:	add	r0, r4, #32
   16d4c:	vst1.32	{d18-d19}, [r0]
   16d50:	mov	r7, #0
   16d54:	mov	r0, r1
   16d58:	mov	r1, #0
   16d5c:	bl	118b0 <memset@plt>
   16d60:	mov	r0, r4
   16d64:	ldr	r1, [sp, #4]
   16d68:	ldr	r5, [fp, #8]
   16d6c:	mov	r2, r5
   16d70:	bl	175a8 <argp_parse@@Base+0xac8>
   16d74:	vmov.i32	q8, #0	; 0x00000000
   16d78:	str	r5, [r4, #80]	; 0x50
   16d7c:	ldr	r0, [sp, #12]
   16d80:	str	r0, [r4, #72]	; 0x48
   16d84:	ldr	r0, [sp, #8]
   16d88:	str	r0, [r4, #68]	; 0x44
   16d8c:	add	r0, r4, #84	; 0x54
   16d90:	vst1.32	{d16-d17}, [r0]
   16d94:	ldr	r0, [r4]
   16d98:	ldr	r6, [r4, #48]	; 0x30
   16d9c:	ldr	r1, [r4, #52]	; 0x34
   16da0:	mov	r5, r4
   16da4:	str	r0, [r5, #64]!	; 0x40
   16da8:	movw	r0, #2776	; 0xad8
   16dac:	movt	r0, #3
   16db0:	ldr	r0, [r0]
   16db4:	movw	r2, #2780	; 0xadc
   16db8:	movt	r2, #3
   16dbc:	ldr	r2, [r2]
   16dc0:	str	r8, [r4, #60]	; 0x3c
   16dc4:	str	r7, [r4, #76]	; 0x4c
   16dc8:	str	r7, [r4, #100]	; 0x64
   16dcc:	str	r7, [r4, #104]	; 0x68
   16dd0:	add	r3, r4, #108	; 0x6c
   16dd4:	stm	r3, {r0, r2, r4}
   16dd8:	cmp	r6, r1
   16ddc:	ldrcc	r0, [fp, #12]
   16de0:	strcc	r0, [r6, #24]
   16de4:	ldr	r0, [r4, #52]	; 0x34
   16de8:	cmp	r6, r0
   16dec:	bcs	16e94 <argp_parse@@Base+0x3b4>
   16df0:	mov	r7, #0
   16df4:	movw	r9, #3
   16df8:	movt	r9, #256	; 0x100
   16dfc:	b	16e28 <argp_parse@@Base+0x348>
   16e00:	mov	r0, r6
   16e04:	mov	r1, r5
   16e08:	mov	r2, r9
   16e0c:	mov	r3, #0
   16e10:	bl	1765c <argp_parse@@Base+0xb7c>
   16e14:	mov	r7, r0
   16e18:	add	r6, r6, #36	; 0x24
   16e1c:	ldr	r0, [r4, #52]	; 0x34
   16e20:	cmp	r6, r0
   16e24:	bcs	16e88 <argp_parse@@Base+0x3a8>
   16e28:	cmp	r7, #7
   16e2c:	cmpne	r7, #0
   16e30:	bne	16f10 <argp_parse@@Base+0x430>
   16e34:	ldr	r0, [r6, #16]
   16e38:	cmp	r0, #0
   16e3c:	beq	16e50 <argp_parse@@Base+0x370>
   16e40:	ldr	r1, [r6, #20]
   16e44:	ldr	r0, [r0, #28]
   16e48:	ldr	r0, [r0, r1, lsl #2]
   16e4c:	str	r0, [r6, #24]
   16e50:	ldr	r0, [r6]
   16e54:	cmp	r0, #0
   16e58:	bne	16e00 <argp_parse@@Base+0x320>
   16e5c:	ldr	r0, [r6, #4]
   16e60:	ldr	r0, [r0, #16]
   16e64:	cmp	r0, #0
   16e68:	beq	16e00 <argp_parse@@Base+0x320>
   16e6c:	ldr	r0, [r0]
   16e70:	cmp	r0, #0
   16e74:	beq	16e00 <argp_parse@@Base+0x320>
   16e78:	ldr	r0, [r6, #24]
   16e7c:	ldr	r1, [r6, #28]
   16e80:	str	r0, [r1]
   16e84:	b	16e00 <argp_parse@@Base+0x320>
   16e88:	cmp	r7, #7
   16e8c:	cmpne	r7, #0
   16e90:	bne	16f10 <argp_parse@@Base+0x430>
   16e94:	ldr	r0, [r4, #80]	; 0x50
   16e98:	tst	r0, #2
   16e9c:	bne	16eb0 <argp_parse@@Base+0x3d0>
   16ea0:	mov	r0, #1
   16ea4:	str	r0, [r4, #16]
   16ea8:	ldr	r2, [sp, #12]
   16eac:	b	16edc <argp_parse@@Base+0x3fc>
   16eb0:	mov	r1, #0
   16eb4:	str	r1, [r4, #16]
   16eb8:	tst	r0, #1
   16ebc:	ldr	r2, [sp, #12]
   16ec0:	beq	16edc <argp_parse@@Base+0x3fc>
   16ec4:	ldr	r0, [r4, #68]	; 0x44
   16ec8:	ldr	r1, [r4, #72]	; 0x48
   16ecc:	sub	r1, r1, #4
   16ed0:	add	r0, r0, #1
   16ed4:	str	r0, [r4, #68]	; 0x44
   16ed8:	str	r1, [r4, #72]	; 0x48
   16edc:	ldr	r0, [r4, #72]	; 0x48
   16ee0:	cmp	r0, r2
   16ee4:	beq	16ef8 <argp_parse@@Base+0x418>
   16ee8:	movw	r0, #2768	; 0xad0
   16eec:	movt	r0, #3
   16ef0:	ldr	r0, [r0]
   16ef4:	b	16f08 <argp_parse@@Base+0x428>
   16ef8:	ldr	r0, [r2]
   16efc:	cmp	r0, #0
   16f00:	beq	16ee8 <argp_parse@@Base+0x408>
   16f04:	bl	17cc4 <argp_usage@@Base+0x10c>
   16f08:	str	r0, [r4, #104]	; 0x68
   16f0c:	mov	r7, #0
   16f10:	mov	r0, r7
   16f14:	sub	sp, fp, #28
   16f18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16f1c:	push	{r4, r5, r6, r7, fp, lr}
   16f20:	add	fp, sp, #16
   16f24:	sub	sp, sp, #8
   16f28:	mov	r7, r1
   16f2c:	mov	r5, r0
   16f30:	ldr	r0, [r0, #88]	; 0x58
   16f34:	cmp	r0, #0
   16f38:	beq	16f4c <argp_parse@@Base+0x46c>
   16f3c:	ldr	r1, [r5, #76]	; 0x4c
   16f40:	cmp	r1, r0
   16f44:	movlt	r0, #0
   16f48:	strlt	r0, [r5, #88]	; 0x58
   16f4c:	ldr	r0, [r5, #60]	; 0x3c
   16f50:	cmp	r0, #0
   16f54:	beq	16f64 <argp_parse@@Base+0x484>
   16f58:	ldr	r0, [r5, #88]	; 0x58
   16f5c:	cmp	r0, #0
   16f60:	beq	16f9c <argp_parse@@Base+0x4bc>
   16f64:	ldr	r1, [r5, #68]	; 0x44
   16f68:	ldr	r0, [r5, #76]	; 0x4c
   16f6c:	mov	r2, #1
   16f70:	cmp	r0, r1
   16f74:	bge	17080 <argp_parse@@Base+0x5a0>
   16f78:	ldrb	r1, [r5, #80]	; 0x50
   16f7c:	tst	r1, #4
   16f80:	bne	17080 <argp_parse@@Base+0x5a0>
   16f84:	add	r1, r0, #1
   16f88:	str	r1, [r5, #76]	; 0x4c
   16f8c:	ldr	r1, [r5, #72]	; 0x48
   16f90:	ldr	r0, [r1, r0, lsl #2]
   16f94:	str	r0, [r5, #24]
   16f98:	b	1703c <argp_parse@@Base+0x55c>
   16f9c:	ldr	r0, [r5, #76]	; 0x4c
   16fa0:	mov	r6, r5
   16fa4:	str	r0, [r6, #12]!
   16fa8:	mvn	r0, #0
   16fac:	str	r0, [r6, #8]
   16fb0:	ldmdb	r6, {r2, r3}
   16fb4:	ldr	r0, [r6, #56]	; 0x38
   16fb8:	ldr	r1, [r6, #60]	; 0x3c
   16fbc:	ldrb	r4, [r6, #68]	; 0x44
   16fc0:	tst	r4, #64	; 0x40
   16fc4:	bne	16fd8 <argp_parse@@Base+0x4f8>
   16fc8:	mov	r4, #0
   16fcc:	stm	sp, {r4, r6}
   16fd0:	bl	17d9c <argp_usage@@Base+0x1e4>
   16fd4:	b	16fe4 <argp_parse@@Base+0x504>
   16fd8:	mov	r4, #0
   16fdc:	stm	sp, {r4, r6}
   16fe0:	bl	17e00 <argp_usage@@Base+0x248>
   16fe4:	mov	r1, r0
   16fe8:	ldr	r6, [r5, #12]
   16fec:	str	r6, [r5, #76]	; 0x4c
   16ff0:	cmp	r0, #63	; 0x3f
   16ff4:	beq	1705c <argp_parse@@Base+0x57c>
   16ff8:	cmp	r1, #1
   16ffc:	beq	1703c <argp_parse@@Base+0x55c>
   17000:	cmn	r1, #1
   17004:	bne	1706c <argp_parse@@Base+0x58c>
   17008:	mov	r0, #0
   1700c:	str	r0, [r5, #60]	; 0x3c
   17010:	cmp	r6, #2
   17014:	blt	16f64 <argp_parse@@Base+0x484>
   17018:	ldr	r0, [r5, #72]	; 0x48
   1701c:	add	r0, r0, r6, lsl #2
   17020:	ldr	r0, [r0, #-4]
   17024:	movw	r1, #62254	; 0xf32e
   17028:	movt	r1, #1
   1702c:	bl	116c4 <strcmp@plt>
   17030:	cmp	r0, #0
   17034:	streq	r6, [r5, #88]	; 0x58
   17038:	b	16f64 <argp_parse@@Base+0x484>
   1703c:	ldr	r1, [r5, #24]
   17040:	mov	r0, r5
   17044:	bl	17980 <argp_parse@@Base+0xea0>
   17048:	mov	r2, #1
   1704c:	cmp	r0, #7
   17050:	beq	17080 <argp_parse@@Base+0x5a0>
   17054:	sub	sp, fp, #16
   17058:	pop	{r4, r5, r6, r7, fp, pc}
   1705c:	ldr	r0, [r5, #20]
   17060:	mov	r2, #0
   17064:	cmn	r0, #1
   17068:	bne	17080 <argp_parse@@Base+0x5a0>
   1706c:	mov	r0, r5
   17070:	bl	17a80 <argp_parse@@Base+0xfa0>
   17074:	mov	r2, #0
   17078:	cmp	r0, #7
   1707c:	bne	17054 <argp_parse@@Base+0x574>
   17080:	str	r2, [r7]
   17084:	mov	r0, #7
   17088:	sub	sp, fp, #16
   1708c:	pop	{r4, r5, r6, r7, fp, pc}
   17090:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   17094:	add	fp, sp, #24
   17098:	mov	r4, r0
   1709c:	cmp	r2, #0
   170a0:	mov	r9, r1
   170a4:	movwne	r9, #0
   170a8:	cmp	r1, #7
   170ac:	movne	r9, r1
   170b0:	movw	r8, #1
   170b4:	movt	r8, #256	; 0x100
   170b8:	cmp	r9, #0
   170bc:	beq	17124 <argp_parse@@Base+0x644>
   170c0:	cmp	r9, #0
   170c4:	beq	1723c <argp_parse@@Base+0x75c>
   170c8:	cmp	r9, #7
   170cc:	bne	170e4 <argp_parse@@Base+0x604>
   170d0:	ldr	r1, [r4, #108]	; 0x6c
   170d4:	add	r0, r4, #64	; 0x40
   170d8:	mov	r2, #260	; 0x104
   170dc:	bl	19170 <argp_state_help@@Base>
   170e0:	mov	r9, #7
   170e4:	ldr	r5, [r4, #48]	; 0x30
   170e8:	ldr	r0, [r4, #52]	; 0x34
   170ec:	cmp	r5, r0
   170f0:	bcs	172a0 <argp_parse@@Base+0x7c0>
   170f4:	add	r6, r4, #64	; 0x40
   170f8:	add	r7, r8, #4
   170fc:	mov	r0, r5
   17100:	mov	r1, r6
   17104:	mov	r2, r7
   17108:	mov	r3, #0
   1710c:	bl	1765c <argp_parse@@Base+0xb7c>
   17110:	add	r5, r5, #36	; 0x24
   17114:	ldr	r0, [r4, #52]	; 0x34
   17118:	cmp	r5, r0
   1711c:	bcc	170fc <argp_parse@@Base+0x61c>
   17120:	b	172a0 <argp_parse@@Base+0x7c0>
   17124:	mov	r6, r3
   17128:	ldr	r1, [r4, #68]	; 0x44
   1712c:	ldr	r0, [r4, #76]	; 0x4c
   17130:	cmp	r0, r1
   17134:	bne	1719c <argp_parse@@Base+0x6bc>
   17138:	add	r7, r4, #64	; 0x40
   1713c:	ldr	r5, [r4, #48]	; 0x30
   17140:	ldr	r1, [r4, #52]	; 0x34
   17144:	mov	r0, #0
   17148:	cmp	r5, r1
   1714c:	bcs	171ac <argp_parse@@Base+0x6cc>
   17150:	mov	r0, #0
   17154:	add	r9, r8, #1
   17158:	b	1716c <argp_parse@@Base+0x68c>
   1715c:	add	r5, r5, #36	; 0x24
   17160:	ldr	r1, [r4, #52]	; 0x34
   17164:	cmp	r5, r1
   17168:	bcs	171ac <argp_parse@@Base+0x6cc>
   1716c:	cmp	r0, #7
   17170:	cmpne	r0, #0
   17174:	bne	171ac <argp_parse@@Base+0x6cc>
   17178:	ldr	r1, [r5, #12]
   1717c:	cmp	r1, #0
   17180:	bne	1715c <argp_parse@@Base+0x67c>
   17184:	mov	r0, r5
   17188:	mov	r1, r7
   1718c:	mov	r2, r9
   17190:	mov	r3, #0
   17194:	bl	1765c <argp_parse@@Base+0xb7c>
   17198:	b	1715c <argp_parse@@Base+0x67c>
   1719c:	cmp	r6, #0
   171a0:	beq	171f8 <argp_parse@@Base+0x718>
   171a4:	str	r0, [r6]
   171a8:	b	1723c <argp_parse@@Base+0x75c>
   171ac:	ldr	r2, [r4, #48]	; 0x30
   171b0:	sub	r5, r1, #36	; 0x24
   171b4:	cmp	r5, r2
   171b8:	bcc	171ec <argp_parse@@Base+0x70c>
   171bc:	cmp	r0, #7
   171c0:	cmpne	r0, #0
   171c4:	bne	17224 <argp_parse@@Base+0x744>
   171c8:	mov	r0, r5
   171cc:	mov	r1, r7
   171d0:	mov	r2, r8
   171d4:	mov	r3, #0
   171d8:	bl	1765c <argp_parse@@Base+0xb7c>
   171dc:	sub	r5, r5, #36	; 0x24
   171e0:	ldr	r1, [r4, #48]	; 0x30
   171e4:	cmp	r5, r1
   171e8:	bcs	171bc <argp_parse@@Base+0x6dc>
   171ec:	subs	r9, r0, #7
   171f0:	movne	r9, r0
   171f4:	b	17228 <argp_parse@@Base+0x748>
   171f8:	ldrb	r0, [r4, #80]	; 0x50
   171fc:	tst	r0, #2
   17200:	bne	170d0 <argp_parse@@Base+0x5f0>
   17204:	ldr	r0, [r4, #108]	; 0x6c
   17208:	cmp	r0, #0
   1720c:	beq	170d0 <argp_parse@@Base+0x5f0>
   17210:	ldr	r2, [r4, #104]	; 0x68
   17214:	movw	r1, #62278	; 0xf346
   17218:	movt	r1, #1
   1721c:	bl	11874 <fprintf@plt>
   17220:	b	170d0 <argp_parse@@Base+0x5f0>
   17224:	mov	r9, r0
   17228:	cmp	r6, #0
   1722c:	ldrne	r0, [r4, #76]	; 0x4c
   17230:	strne	r0, [r6]
   17234:	cmp	r9, #0
   17238:	bne	170c8 <argp_parse@@Base+0x5e8>
   1723c:	ldr	r0, [r4, #48]	; 0x30
   17240:	ldr	r1, [r4, #52]	; 0x34
   17244:	sub	r5, r1, #36	; 0x24
   17248:	mov	r9, #0
   1724c:	cmp	r5, r0
   17250:	bcc	172a0 <argp_parse@@Base+0x7c0>
   17254:	add	r6, r4, #64	; 0x40
   17258:	mov	r0, #0
   1725c:	add	r7, r8, #3
   17260:	cmp	r0, #7
   17264:	cmpne	r0, #0
   17268:	bne	1729c <argp_parse@@Base+0x7bc>
   1726c:	mov	r0, r5
   17270:	mov	r1, r6
   17274:	mov	r2, r7
   17278:	mov	r3, #0
   1727c:	bl	1765c <argp_parse@@Base+0xb7c>
   17280:	sub	r5, r5, #36	; 0x24
   17284:	ldr	r1, [r4, #48]	; 0x30
   17288:	cmp	r5, r1
   1728c:	bcs	17260 <argp_parse@@Base+0x780>
   17290:	subs	r9, r0, #7
   17294:	movne	r9, r0
   17298:	b	172a0 <argp_parse@@Base+0x7c0>
   1729c:	mov	r9, r0
   172a0:	ldr	r0, [r4, #48]	; 0x30
   172a4:	ldr	r1, [r4, #52]	; 0x34
   172a8:	sub	r5, r1, #36	; 0x24
   172ac:	cmp	r5, r0
   172b0:	bcc	172e0 <argp_parse@@Base+0x800>
   172b4:	add	r6, r4, #64	; 0x40
   172b8:	add	r7, r8, #6
   172bc:	mov	r0, r5
   172c0:	mov	r1, r6
   172c4:	mov	r2, r7
   172c8:	mov	r3, #0
   172cc:	bl	1765c <argp_parse@@Base+0xb7c>
   172d0:	sub	r5, r5, #36	; 0x24
   172d4:	ldr	r0, [r4, #48]	; 0x30
   172d8:	cmp	r5, r0
   172dc:	bcs	172bc <argp_parse@@Base+0x7dc>
   172e0:	ldr	r0, [r4, #120]	; 0x78
   172e4:	bl	17d48 <argp_usage@@Base+0x190>
   172e8:	cmp	r9, #7
   172ec:	movweq	r9, #22
   172f0:	mov	r0, r9
   172f4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   172f8:	mov	ip, r0
   172fc:	mov	r0, #0
   17300:	cmp	r1, #0
   17304:	beq	17334 <argp_parse@@Base+0x854>
   17308:	ldr	r3, [r1, #52]	; 0x34
   1730c:	ldr	r1, [r3, #48]	; 0x30
   17310:	ldr	r2, [r3, #52]	; 0x34
   17314:	cmp	r1, r2
   17318:	bxcs	lr
   1731c:	ldr	r2, [r1, #4]
   17320:	cmp	r2, ip
   17324:	beq	17330 <argp_parse@@Base+0x850>
   17328:	add	r1, r1, #36	; 0x24
   1732c:	b	17310 <argp_parse@@Base+0x830>
   17330:	ldr	r0, [r1, #24]
   17334:	bx	lr
   17338:	push	{r4, r5, r6, sl, fp, lr}
   1733c:	add	fp, sp, #16
   17340:	mov	r5, r2
   17344:	mov	r6, r1
   17348:	mov	r4, #7
   1734c:	cmn	r0, #3
   17350:	bgt	17374 <argp_parse@@Base+0x894>
   17354:	cmn	r0, #4
   17358:	beq	173a0 <argp_parse@@Base+0x8c0>
   1735c:	cmn	r0, #3
   17360:	bne	17434 <argp_parse@@Base+0x954>
   17364:	ldr	r1, [r5, #48]	; 0x30
   17368:	mov	r0, r5
   1736c:	movw	r2, #513	; 0x201
   17370:	b	17390 <argp_parse@@Base+0x8b0>
   17374:	cmn	r0, #2
   17378:	beq	173f4 <argp_parse@@Base+0x914>
   1737c:	cmp	r0, #63	; 0x3f
   17380:	bne	17434 <argp_parse@@Base+0x954>
   17384:	ldr	r1, [r5, #48]	; 0x30
   17388:	mov	r0, r5
   1738c:	movw	r2, #634	; 0x27a
   17390:	bl	19170 <argp_state_help@@Base>
   17394:	mov	r4, #0
   17398:	mov	r0, r4
   1739c:	pop	{r4, r5, r6, sl, fp, pc}
   173a0:	movw	r0, #62192	; 0xf2f0
   173a4:	movt	r0, #1
   173a8:	cmp	r6, #0
   173ac:	movne	r0, r6
   173b0:	bl	11964 <atoi@plt>
   173b4:	movw	r5, #2888	; 0xb48
   173b8:	movt	r5, #3
   173bc:	str	r0, [r5]
   173c0:	ldr	r0, [r5]
   173c4:	subs	r0, r0, #1
   173c8:	str	r0, [r5]
   173cc:	mov	r4, #0
   173d0:	blt	17434 <argp_parse@@Base+0x954>
   173d4:	mov	r0, #1
   173d8:	bl	11754 <sleep@plt>
   173dc:	ldr	r0, [r5]
   173e0:	sub	r1, r0, #1
   173e4:	str	r1, [r5]
   173e8:	cmp	r0, #0
   173ec:	bgt	173d4 <argp_parse@@Base+0x8f4>
   173f0:	b	17434 <argp_parse@@Base+0x954>
   173f4:	movw	r0, #2772	; 0xad4
   173f8:	movt	r0, #3
   173fc:	str	r6, [r0]
   17400:	mov	r0, r6
   17404:	bl	17cc4 <argp_usage@@Base+0x10c>
   17408:	str	r0, [r5, #40]	; 0x28
   1740c:	movw	r1, #2768	; 0xad0
   17410:	movt	r1, #3
   17414:	str	r0, [r1]
   17418:	ldr	r0, [r5, #16]
   1741c:	and	r0, r0, #3
   17420:	mov	r4, #0
   17424:	cmp	r0, #1
   17428:	bne	17434 <argp_parse@@Base+0x954>
   1742c:	ldr	r0, [r5, #8]
   17430:	str	r6, [r0]
   17434:	mov	r0, r4
   17438:	pop	{r4, r5, r6, sl, fp, pc}
   1743c:	push	{r4, sl, fp, lr}
   17440:	add	fp, sp, #8
   17444:	mov	r1, r0
   17448:	mov	r0, #7
   1744c:	cmp	r1, #86	; 0x56
   17450:	popne	{r4, sl, fp, pc}
   17454:	mov	r4, r2
   17458:	movw	r0, #2892	; 0xb4c
   1745c:	movt	r0, #3
   17460:	ldr	r2, [r0]
   17464:	cmp	r2, #0
   17468:	beq	1747c <argp_parse@@Base+0x99c>
   1746c:	ldr	r0, [r4, #48]	; 0x30
   17470:	mov	r1, r4
   17474:	blx	r2
   17478:	b	174bc <argp_parse@@Base+0x9dc>
   1747c:	movw	r0, #3000	; 0xbb8
   17480:	movt	r0, #3
   17484:	ldr	r2, [r0]
   17488:	cmp	r2, #0
   1748c:	beq	174a4 <argp_parse@@Base+0x9c4>
   17490:	ldr	r0, [r4, #48]	; 0x30
   17494:	movw	r1, #62426	; 0xf3da
   17498:	movt	r1, #1
   1749c:	bl	11874 <fprintf@plt>
   174a0:	b	174bc <argp_parse@@Base+0x9dc>
   174a4:	movw	r1, #52133	; 0xcba5
   174a8:	movt	r1, #1
   174ac:	movw	r2, #62219	; 0xf30b
   174b0:	movt	r2, #1
   174b4:	mov	r0, r4
   174b8:	bl	19230 <argp_error@@Base>
   174bc:	ldrb	r1, [r4, #16]
   174c0:	mov	r0, #0
   174c4:	tst	r1, #32
   174c8:	beq	174d0 <argp_parse@@Base+0x9f0>
   174cc:	pop	{r4, sl, fp, pc}
   174d0:	mov	r0, #0
   174d4:	bl	11844 <exit@plt>
   174d8:	push	{r4, r5, r6, r7, fp, lr}
   174dc:	add	fp, sp, #16
   174e0:	mov	r4, r1
   174e4:	ldr	r5, [r0]
   174e8:	ldr	r6, [r0, #16]
   174ec:	cmp	r5, #0
   174f0:	beq	1754c <argp_parse@@Base+0xa6c>
   174f4:	ldr	r0, [r4, #8]
   174f8:	add	r0, r0, #1
   174fc:	str	r0, [r4, #8]
   17500:	mov	r0, r5
   17504:	bl	17c10 <argp_usage@@Base+0x58>
   17508:	mov	r7, #0
   1750c:	cmp	r0, #0
   17510:	bne	17534 <argp_parse@@Base+0xa54>
   17514:	add	r5, r5, #24
   17518:	mov	r7, #0
   1751c:	add	r7, r7, #1
   17520:	mov	r0, r5
   17524:	bl	17c10 <argp_usage@@Base+0x58>
   17528:	add	r5, r5, #24
   1752c:	cmp	r0, #0
   17530:	beq	1751c <argp_parse@@Base+0xa3c>
   17534:	ldr	r0, [r4]
   17538:	add	r1, r7, r7, lsl #1
   1753c:	add	r1, r0, r1
   17540:	mov	r0, r4
   17544:	str	r1, [r0], #4
   17548:	b	17560 <argp_parse@@Base+0xa80>
   1754c:	ldr	r0, [r0, #4]
   17550:	cmp	r0, #0
   17554:	beq	1756c <argp_parse@@Base+0xa8c>
   17558:	add	r0, r4, #8
   1755c:	mov	r7, #1
   17560:	ldr	r1, [r0]
   17564:	add	r1, r1, r7
   17568:	str	r1, [r0]
   1756c:	cmp	r6, #0
   17570:	beq	175a4 <argp_parse@@Base+0xac4>
   17574:	ldr	r0, [r6]
   17578:	cmp	r0, #0
   1757c:	beq	175a4 <argp_parse@@Base+0xac4>
   17580:	add	r5, r6, #16
   17584:	mov	r1, r4
   17588:	bl	174d8 <argp_parse@@Base+0x9f8>
   1758c:	ldr	r0, [r4, #12]
   17590:	add	r0, r0, #1
   17594:	str	r0, [r4, #12]
   17598:	ldr	r0, [r5], #16
   1759c:	cmp	r0, #0
   175a0:	bne	17584 <argp_parse@@Base+0xaa4>
   175a4:	pop	{r4, r5, r6, r7, fp, pc}
   175a8:	push	{r4, sl, fp, lr}
   175ac:	add	fp, sp, #8
   175b0:	sub	sp, sp, #24
   175b4:	mov	r4, r0
   175b8:	str	r0, [sp, #8]
   175bc:	ldr	r0, [r0, #4]
   175c0:	ldr	r3, [r4, #8]
   175c4:	str	r0, [sp, #12]
   175c8:	str	r3, [sp, #16]
   175cc:	ldr	r0, [r4, #56]	; 0x38
   175d0:	str	r0, [sp, #20]
   175d4:	tst	r2, #8
   175d8:	bne	175f8 <argp_parse@@Base+0xb18>
   175dc:	tst	r2, #4
   175e0:	beq	1760c <argp_parse@@Base+0xb2c>
   175e4:	ldr	r0, [sp, #12]
   175e8:	add	r2, r0, #1
   175ec:	str	r2, [sp, #12]
   175f0:	mov	r2, #43	; 0x2b
   175f4:	b	17608 <argp_parse@@Base+0xb28>
   175f8:	ldr	r0, [sp, #12]
   175fc:	add	r2, r0, #1
   17600:	str	r2, [sp, #12]
   17604:	mov	r2, #45	; 0x2d
   17608:	strb	r2, [r0]
   1760c:	ldr	r0, [sp, #12]
   17610:	mov	r2, #0
   17614:	strb	r2, [r0]
   17618:	ldr	r0, [sp, #16]
   1761c:	str	r2, [r0]
   17620:	str	r1, [r4]
   17624:	cmp	r1, #0
   17628:	beq	1764c <argp_parse@@Base+0xb6c>
   1762c:	ldr	r3, [r4, #48]	; 0x30
   17630:	add	r0, sp, #8
   17634:	str	r0, [sp]
   17638:	mov	r0, r1
   1763c:	mov	r1, #0
   17640:	mov	r2, #0
   17644:	bl	176bc <argp_parse@@Base+0xbdc>
   17648:	b	17650 <argp_parse@@Base+0xb70>
   1764c:	ldr	r0, [r4, #48]	; 0x30
   17650:	str	r0, [r4, #52]	; 0x34
   17654:	sub	sp, fp, #8
   17658:	pop	{r4, sl, fp, pc}
   1765c:	push	{r4, r5, fp, lr}
   17660:	add	fp, sp, #8
   17664:	ldr	ip, [r0]
   17668:	cmp	ip, #0
   1766c:	beq	176b4 <argp_parse@@Base+0xbd4>
   17670:	mov	r5, r1
   17674:	mov	r4, r0
   17678:	ldr	r0, [r0, #32]
   1767c:	str	r0, [r1, #36]	; 0x24
   17680:	ldr	r0, [r4, #24]
   17684:	str	r0, [r1, #28]
   17688:	ldr	r0, [r4, #28]
   1768c:	str	r0, [r1, #32]
   17690:	ldr	r0, [r4, #12]
   17694:	str	r0, [r1, #20]
   17698:	mov	r0, r2
   1769c:	mov	r1, r3
   176a0:	mov	r2, r5
   176a4:	blx	ip
   176a8:	ldr	r1, [r5, #36]	; 0x24
   176ac:	str	r1, [r4, #32]
   176b0:	pop	{r4, r5, fp, pc}
   176b4:	mov	r0, #7
   176b8:	pop	{r4, r5, fp, pc}
   176bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   176c0:	add	fp, sp, #28
   176c4:	sub	sp, sp, #20
   176c8:	mov	r4, r3
   176cc:	str	r2, [sp, #12]
   176d0:	str	r1, [sp, #16]
   176d4:	ldr	r5, [r0]
   176d8:	ldr	r7, [r0, #16]
   176dc:	ldr	r6, [fp, #8]
   176e0:	cmp	r5, #0
   176e4:	str	r0, [sp, #8]
   176e8:	beq	1783c <argp_parse@@Base+0xd5c>
   176ec:	mov	r0, r5
   176f0:	bl	17c10 <argp_usage@@Base+0x58>
   176f4:	cmp	r0, #0
   176f8:	bne	17848 <argp_parse@@Base+0xd68>
   176fc:	mov	sl, #0
   17700:	mov	r9, r5
   17704:	b	17778 <argp_parse@@Base+0xc98>
   17708:	ldrb	r0, [r9, #12]
   1770c:	tst	r0, #1
   17710:	mov	r1, #2
   17714:	movweq	r1, #1
   17718:	mov	ip, #0
   1771c:	ldr	r0, [r6, #8]
   17720:	stmib	r0, {r1, ip}
   17724:	ldr	r1, [r5, #4]
   17728:	cmp	r1, #0
   1772c:	ldreq	r1, [r9, #4]
   17730:	ldr	r2, [r8, #48]	; 0x30
   17734:	sub	r2, r4, r2
   17738:	lsr	r2, r2, #2
   1773c:	mov	r3, #956301312	; 0x39000000
   17740:	mul	r2, r2, r3
   17744:	bic	r1, r1, #-16777216	; 0xff000000
   17748:	orr	r1, r2, r1
   1774c:	add	r1, r1, #16777216	; 0x1000000
   17750:	str	r1, [r0, #12]
   17754:	add	r1, r0, #16
   17758:	str	r1, [r6, #8]
   1775c:	mov	sl, #0
   17760:	str	ip, [r0, #16]
   17764:	add	r5, r5, #24
   17768:	mov	r0, r5
   1776c:	bl	17c10 <argp_usage@@Base+0x58>
   17770:	cmp	r0, #0
   17774:	bne	17848 <argp_parse@@Base+0xd68>
   17778:	ldrb	r0, [r5, #12]
   1777c:	tst	r0, #4
   17780:	moveq	r9, r5
   17784:	ldrb	r0, [r9, #12]
   17788:	tst	r0, #8
   1778c:	bne	17764 <argp_parse@@Base+0xc84>
   17790:	mov	r0, r5
   17794:	bl	17bcc <argp_usage@@Base+0x14>
   17798:	cmp	r0, #0
   1779c:	beq	177fc <argp_parse@@Base+0xd1c>
   177a0:	ldr	r0, [r5, #4]
   177a4:	ldr	r1, [r6, #4]
   177a8:	add	r2, r1, #1
   177ac:	str	r2, [r6, #4]
   177b0:	strb	r0, [r1]
   177b4:	ldr	r0, [r9, #8]
   177b8:	cmp	r0, #0
   177bc:	beq	177f4 <argp_parse@@Base+0xd14>
   177c0:	ldr	r0, [r6, #4]
   177c4:	add	r1, r0, #1
   177c8:	str	r1, [r6, #4]
   177cc:	mov	r1, #58	; 0x3a
   177d0:	strb	r1, [r0]
   177d4:	ldrb	r0, [r9, #12]
   177d8:	tst	r0, #1
   177dc:	beq	177f4 <argp_parse@@Base+0xd14>
   177e0:	ldr	r0, [r6, #4]
   177e4:	add	r1, r0, #1
   177e8:	str	r1, [r6, #4]
   177ec:	mov	r1, #58	; 0x3a
   177f0:	strb	r1, [r0]
   177f4:	ldr	r0, [r6, #4]
   177f8:	strb	sl, [r0]
   177fc:	ldr	r1, [r5]
   17800:	cmp	r1, #0
   17804:	beq	17764 <argp_parse@@Base+0xc84>
   17808:	ldr	r8, [r6]
   1780c:	ldr	r0, [r8, #8]
   17810:	bl	17914 <argp_parse@@Base+0xe34>
   17814:	cmn	r0, #1
   17818:	bgt	17764 <argp_parse@@Base+0xc84>
   1781c:	ldr	r0, [r6, #8]
   17820:	ldr	r1, [r5]
   17824:	str	r1, [r0]
   17828:	ldr	r0, [r9, #8]
   1782c:	cmp	r0, #0
   17830:	bne	17708 <argp_parse@@Base+0xc28>
   17834:	mov	r1, #0
   17838:	b	17718 <argp_parse@@Base+0xc38>
   1783c:	ldr	r0, [r0, #4]
   17840:	cmp	r0, #0
   17844:	beq	17900 <argp_parse@@Base+0xe20>
   17848:	ldr	r1, [sp, #8]
   1784c:	ldr	r0, [r1, #4]
   17850:	stm	r4, {r0, r1}
   17854:	ldr	r1, [r6, #4]
   17858:	mov	r0, #0
   1785c:	str	r0, [r4, #32]
   17860:	str	r0, [r4, #24]
   17864:	ldr	r2, [sp, #12]
   17868:	str	r2, [r4, #20]
   1786c:	ldr	r2, [sp, #16]
   17870:	str	r2, [r4, #16]
   17874:	str	r0, [r4, #12]
   17878:	str	r0, [r4, #28]
   1787c:	str	r1, [r4, #8]
   17880:	cmp	r7, #0
   17884:	beq	178b0 <argp_parse@@Base+0xdd0>
   17888:	ldr	r1, [r7, r0, lsl #2]
   1788c:	add	r0, r0, #4
   17890:	cmp	r1, #0
   17894:	bne	17888 <argp_parse@@Base+0xda8>
   17898:	ldr	r1, [r6, #12]
   1789c:	str	r1, [r4, #28]
   178a0:	ldr	r1, [r6, #12]
   178a4:	add	r0, r1, r0
   178a8:	sub	r0, r0, #4
   178ac:	str	r0, [r6, #12]
   178b0:	add	r3, r4, #36	; 0x24
   178b4:	cmp	r7, #0
   178b8:	beq	178f4 <argp_parse@@Base+0xe14>
   178bc:	ldr	r0, [r7]
   178c0:	cmp	r0, #0
   178c4:	beq	178f4 <argp_parse@@Base+0xe14>
   178c8:	add	r7, r7, #16
   178cc:	mov	r5, #0
   178d0:	str	r6, [sp]
   178d4:	mov	r1, r4
   178d8:	mov	r2, r5
   178dc:	bl	176bc <argp_parse@@Base+0xbdc>
   178e0:	mov	r3, r0
   178e4:	ldr	r0, [r7, r5, lsl #4]
   178e8:	add	r5, r5, #1
   178ec:	cmp	r0, #0
   178f0:	bne	178d0 <argp_parse@@Base+0xdf0>
   178f4:	mov	r0, r3
   178f8:	sub	sp, fp, #28
   178fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17900:	mov	r3, r4
   17904:	mov	r4, #0
   17908:	cmp	r7, #0
   1790c:	bne	178bc <argp_parse@@Base+0xddc>
   17910:	b	178f4 <argp_parse@@Base+0xe14>
   17914:	push	{r4, r5, r6, sl, fp, lr}
   17918:	add	fp, sp, #16
   1791c:	mov	r5, r1
   17920:	mov	r4, r0
   17924:	ldr	r0, [r0]
   17928:	cmp	r0, #0
   1792c:	mov	r6, r4
   17930:	beq	17968 <argp_parse@@Base+0xe88>
   17934:	mov	r6, r4
   17938:	cmp	r5, #0
   1793c:	bne	17954 <argp_parse@@Base+0xe74>
   17940:	ldr	r0, [r6, #16]!
   17944:	cmp	r0, #0
   17948:	beq	17968 <argp_parse@@Base+0xe88>
   1794c:	cmp	r5, #0
   17950:	beq	17940 <argp_parse@@Base+0xe60>
   17954:	mov	r1, r5
   17958:	bl	116c4 <strcmp@plt>
   1795c:	cmp	r0, #0
   17960:	bne	17940 <argp_parse@@Base+0xe60>
   17964:	b	17974 <argp_parse@@Base+0xe94>
   17968:	mvn	r0, #0
   1796c:	cmp	r5, #0
   17970:	popne	{r4, r5, r6, sl, fp, pc}
   17974:	sub	r0, r6, r4
   17978:	asr	r0, r0, #4
   1797c:	pop	{r4, r5, r6, sl, fp, pc}
   17980:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17984:	add	fp, sp, #28
   17988:	sub	sp, sp, #4
   1798c:	mov	r7, r1
   17990:	mov	r4, r0
   17994:	ldr	r1, [r0, #48]	; 0x30
   17998:	ldr	r2, [r0, #52]	; 0x34
   1799c:	ldr	r9, [r0, #76]	; 0x4c
   179a0:	sub	r0, r9, #1
   179a4:	str	r0, [r4, #76]	; 0x4c
   179a8:	mov	r0, #7
   179ac:	cmp	r1, r2
   179b0:	bcs	17a34 <argp_parse@@Base+0xf54>
   179b4:	add	r6, r4, #64	; 0x40
   179b8:	movw	r8, #6
   179bc:	movt	r8, #256	; 0x100
   179c0:	mov	sl, #0
   179c4:	mov	r5, r1
   179c8:	ldr	r0, [r4, #76]	; 0x4c
   179cc:	add	r0, r0, #1
   179d0:	str	r0, [r4, #76]	; 0x4c
   179d4:	mov	r0, r1
   179d8:	mov	r1, r6
   179dc:	mov	r2, #0
   179e0:	mov	r3, r7
   179e4:	bl	1765c <argp_parse@@Base+0xb7c>
   179e8:	cmp	r0, #7
   179ec:	bne	17a2c <argp_parse@@Base+0xf4c>
   179f0:	ldr	r0, [r4, #76]	; 0x4c
   179f4:	sub	r0, r0, #1
   179f8:	str	r0, [r4, #76]	; 0x4c
   179fc:	mov	r0, r5
   17a00:	mov	r1, r6
   17a04:	mov	r2, r8
   17a08:	mov	r3, #0
   17a0c:	bl	1765c <argp_parse@@Base+0xb7c>
   17a10:	cmp	r0, #7
   17a14:	bne	17a28 <argp_parse@@Base+0xf48>
   17a18:	add	r1, r5, #36	; 0x24
   17a1c:	ldr	r2, [r4, #52]	; 0x34
   17a20:	cmp	r1, r2
   17a24:	bcc	179c4 <argp_parse@@Base+0xee4>
   17a28:	mov	sl, r8
   17a2c:	cmp	r0, #0
   17a30:	beq	17a3c <argp_parse@@Base+0xf5c>
   17a34:	sub	sp, fp, #28
   17a38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a3c:	cmp	sl, r8
   17a40:	ldreq	r0, [r4, #68]	; 0x44
   17a44:	streq	r0, [r4, #76]	; 0x4c
   17a48:	ldr	r0, [r4, #76]	; 0x4c
   17a4c:	cmp	r0, r9
   17a50:	bge	17a60 <argp_parse@@Base+0xf80>
   17a54:	mov	r0, #1
   17a58:	str	r0, [r4, #60]	; 0x3c
   17a5c:	b	17a74 <argp_parse@@Base+0xf94>
   17a60:	sub	r0, r0, r9
   17a64:	ldr	r1, [r5, #12]
   17a68:	add	r0, r0, r1
   17a6c:	add	r0, r0, #1
   17a70:	str	r0, [r5, #12]
   17a74:	mov	r0, #0
   17a78:	sub	sp, fp, #28
   17a7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a80:	push	{r4, r5, r6, sl, fp, lr}
   17a84:	add	fp, sp, #16
   17a88:	mov	r5, r1
   17a8c:	mov	r4, r0
   17a90:	asr	r6, r1, #24
   17a94:	mov	r0, #0
   17a98:	cmp	r0, r1, asr #24
   17a9c:	beq	17b0c <argp_parse@@Base+0x102c>
   17aa0:	bic	r2, r5, #-16777216	; 0xff000000
   17aa4:	tst	r5, #8388608	; 0x800000
   17aa8:	orrne	r2, r2, #-16777216	; 0xff000000
   17aac:	ldr	r3, [r4, #24]
   17ab0:	ldr	r0, [r4, #48]	; 0x30
   17ab4:	add	r1, r6, r6, lsl #3
   17ab8:	add	r0, r0, r1, lsl #2
   17abc:	sub	r0, r0, #36	; 0x24
   17ac0:	add	r1, r4, #64	; 0x40
   17ac4:	bl	1765c <argp_parse@@Base+0xb7c>
   17ac8:	cmp	r0, #7
   17acc:	bne	17ba0 <argp_parse@@Base+0x10c0>
   17ad0:	cmp	r6, #0
   17ad4:	beq	17b50 <argp_parse@@Base+0x1070>
   17ad8:	ldr	r0, [r4, #8]
   17adc:	ldr	r1, [r0, #12]
   17ae0:	cmp	r1, r5
   17ae4:	beq	17b6c <argp_parse@@Base+0x108c>
   17ae8:	ldr	r1, [r0]
   17aec:	cmp	r1, #0
   17af0:	beq	17b6c <argp_parse@@Base+0x108c>
   17af4:	add	r1, r0, #16
   17af8:	ldr	r0, [r0, #28]
   17afc:	cmp	r0, r5
   17b00:	mov	r0, r1
   17b04:	bne	17ae8 <argp_parse@@Base+0x1008>
   17b08:	b	17b70 <argp_parse@@Base+0x1090>
   17b0c:	ldr	r0, [r4, #4]
   17b10:	mov	r1, r5
   17b14:	bl	11868 <strchr@plt>
   17b18:	cmp	r0, #0
   17b1c:	beq	17b50 <argp_parse@@Base+0x1070>
   17b20:	ldr	r2, [r4, #48]	; 0x30
   17b24:	ldr	r1, [r4, #52]	; 0x34
   17b28:	cmp	r2, r1
   17b2c:	bcs	17b50 <argp_parse@@Base+0x1070>
   17b30:	ldr	r1, [r2, #8]
   17b34:	cmp	r1, r0
   17b38:	bhi	17ba4 <argp_parse@@Base+0x10c4>
   17b3c:	ldr	r1, [r4, #52]	; 0x34
   17b40:	add	r2, r2, #36	; 0x24
   17b44:	cmp	r2, r1
   17b48:	bcc	17b30 <argp_parse@@Base+0x1050>
   17b4c:	b	17ad0 <argp_parse@@Base+0xff0>
   17b50:	add	r0, r4, #64	; 0x40
   17b54:	movw	r1, #62257	; 0xf331
   17b58:	movt	r1, #1
   17b5c:	movw	r3, #62000	; 0xf230
   17b60:	movt	r3, #1
   17b64:	mov	r2, r5
   17b68:	b	17b98 <argp_parse@@Base+0x10b8>
   17b6c:	mov	r1, r0
   17b70:	ldr	r0, [r1]
   17b74:	movw	r2, #62274	; 0xf342
   17b78:	movt	r2, #1
   17b7c:	cmp	r0, #0
   17b80:	movne	r2, r0
   17b84:	add	r0, r4, #64	; 0x40
   17b88:	movw	r1, #62265	; 0xf339
   17b8c:	movt	r1, #1
   17b90:	movw	r3, #62000	; 0xf230
   17b94:	movt	r3, #1
   17b98:	bl	19230 <argp_error@@Base>
   17b9c:	mov	r0, #7
   17ba0:	pop	{r4, r5, r6, sl, fp, pc}
   17ba4:	ldr	r3, [r4, #24]
   17ba8:	add	r1, r4, #64	; 0x40
   17bac:	mov	r0, r2
   17bb0:	mov	r2, r5
   17bb4:	b	17ac4 <argp_parse@@Base+0xfe4>

00017bb8 <argp_usage@@Base>:
   17bb8:	movw	r1, #2776	; 0xad8
   17bbc:	movt	r1, #3
   17bc0:	ldr	r1, [r1]
   17bc4:	movw	r2, #262	; 0x106
   17bc8:	b	19170 <argp_state_help@@Base>
   17bcc:	push	{r4, sl, fp, lr}
   17bd0:	add	fp, sp, #8
   17bd4:	mov	r1, r0
   17bd8:	ldrb	r2, [r0, #12]
   17bdc:	mov	r0, #0
   17be0:	tst	r2, #8
   17be4:	bne	17c0c <argp_usage@@Base+0x54>
   17be8:	ldr	r4, [r1, #4]
   17bec:	sub	r1, r4, #1
   17bf0:	cmp	r1, #254	; 0xfe
   17bf4:	pophi	{r4, sl, fp, pc}
   17bf8:	bl	11838 <__ctype_b_loc@plt>
   17bfc:	ldr	r0, [r0]
   17c00:	add	r0, r0, r4, lsl #1
   17c04:	ldrh	r0, [r0]
   17c08:	ubfx	r0, r0, #14, #1
   17c0c:	pop	{r4, sl, fp, pc}
   17c10:	mov	r1, r0
   17c14:	ldr	r2, [r0, #4]
   17c18:	mov	r0, #0
   17c1c:	cmp	r2, #0
   17c20:	bne	17c30 <argp_usage@@Base+0x78>
   17c24:	ldr	r2, [r1]
   17c28:	cmp	r2, #0
   17c2c:	beq	17c34 <argp_usage@@Base+0x7c>
   17c30:	bx	lr
   17c34:	ldr	r2, [r1, #16]
   17c38:	cmp	r2, #0
   17c3c:	bxne	lr
   17c40:	ldr	r0, [r1, #20]
   17c44:	clz	r0, r0
   17c48:	lsr	r0, r0, #5
   17c4c:	bx	lr
   17c50:	movw	r2, #2896	; 0xb50
   17c54:	movt	r2, #3
   17c58:	str	r0, [r2]
   17c5c:	movw	r0, #2892	; 0xb4c
   17c60:	movt	r0, #3
   17c64:	movw	r2, #31872	; 0x7c80
   17c68:	movt	r2, #1
   17c6c:	str	r2, [r0]
   17c70:	movw	r0, #2900	; 0xb54
   17c74:	movt	r0, #3
   17c78:	str	r1, [r0]
   17c7c:	bx	lr
   17c80:	push	{fp, lr}
   17c84:	mov	fp, sp
   17c88:	sub	sp, sp, #8
   17c8c:	movw	r1, #2896	; 0xb50
   17c90:	movt	r1, #3
   17c94:	ldr	r1, [r1]
   17c98:	movw	r2, #2900	; 0xb54
   17c9c:	movt	r2, #3
   17ca0:	ldr	r2, [r2]
   17ca4:	str	r2, [sp]
   17ca8:	movw	r2, #62302	; 0xf35e
   17cac:	movt	r2, #1
   17cb0:	movw	r3, #62316	; 0xf36c
   17cb4:	movt	r3, #1
   17cb8:	bl	1882c <_obstack_memory_used@@Base+0x6c0>
   17cbc:	mov	sp, fp
   17cc0:	pop	{fp, pc}
   17cc4:	sub	r0, r0, #1
   17cc8:	ldrb	r3, [r0, #1]!
   17ccc:	cmp	r3, #47	; 0x2f
   17cd0:	beq	17cc8 <argp_usage@@Base+0x110>
   17cd4:	mov	r2, #0
   17cd8:	mov	r1, r0
   17cdc:	b	17ce8 <argp_usage@@Base+0x130>
   17ce0:	mov	r2, #1
   17ce4:	ldrb	r3, [r1, #1]!
   17ce8:	uxtb	r3, r3
   17cec:	cmp	r3, #47	; 0x2f
   17cf0:	beq	17ce0 <argp_usage@@Base+0x128>
   17cf4:	cmp	r3, #0
   17cf8:	bxeq	lr
   17cfc:	tst	r2, #1
   17d00:	movne	r0, r1
   17d04:	mov	r2, #0
   17d08:	ldrb	r3, [r1, #1]!
   17d0c:	b	17ce8 <argp_usage@@Base+0x130>
   17d10:	push	{r4, sl, fp, lr}
   17d14:	add	fp, sp, #8
   17d18:	mov	r4, r0
   17d1c:	bl	1185c <strlen@plt>
   17d20:	mov	r1, r0
   17d24:	sub	r2, r4, #1
   17d28:	mov	r0, r1
   17d2c:	cmp	r1, #2
   17d30:	bcc	17d44 <argp_usage@@Base+0x18c>
   17d34:	ldrb	r3, [r2, r0]
   17d38:	sub	r1, r0, #1
   17d3c:	cmp	r3, #47	; 0x2f
   17d40:	beq	17d28 <argp_usage@@Base+0x170>
   17d44:	pop	{r4, sl, fp, pc}
   17d48:	push	{r4, r5, r6, sl, fp, lr}
   17d4c:	add	fp, sp, #16
   17d50:	mov	r4, r0
   17d54:	bl	11880 <__errno_location@plt>
   17d58:	mov	r5, r0
   17d5c:	ldr	r6, [r0]
   17d60:	mov	r0, r4
   17d64:	bl	11700 <free@plt>
   17d68:	str	r6, [r5]
   17d6c:	pop	{r4, r5, r6, sl, fp, pc}
   17d70:	push	{fp, lr}
   17d74:	mov	fp, sp
   17d78:	sub	sp, sp, #16
   17d7c:	mov	ip, #0
   17d80:	str	ip, [sp, #8]
   17d84:	str	ip, [sp, #4]
   17d88:	ldr	ip, [fp, #8]
   17d8c:	str	ip, [sp]
   17d90:	bl	1bfc0 <argp_failure@@Base+0x2cb8>
   17d94:	mov	sp, fp
   17d98:	pop	{fp, pc}
   17d9c:	push	{fp, lr}
   17da0:	mov	fp, sp
   17da4:	sub	sp, sp, #16
   17da8:	mov	ip, #0
   17dac:	str	ip, [sp, #12]
   17db0:	str	ip, [sp, #4]
   17db4:	ldr	ip, [fp, #12]
   17db8:	str	ip, [sp, #8]
   17dbc:	ldr	ip, [fp, #8]
   17dc0:	str	ip, [sp]
   17dc4:	bl	1b3f4 <argp_failure@@Base+0x20ec>
   17dc8:	mov	sp, fp
   17dcc:	pop	{fp, pc}
   17dd0:	push	{fp, lr}
   17dd4:	mov	fp, sp
   17dd8:	sub	sp, sp, #16
   17ddc:	mov	ip, #0
   17de0:	str	ip, [sp, #8]
   17de4:	mov	ip, #1
   17de8:	str	ip, [sp, #4]
   17dec:	ldr	ip, [fp, #8]
   17df0:	str	ip, [sp]
   17df4:	bl	1bfc0 <argp_failure@@Base+0x2cb8>
   17df8:	mov	sp, fp
   17dfc:	pop	{fp, pc}
   17e00:	push	{fp, lr}
   17e04:	mov	fp, sp
   17e08:	sub	sp, sp, #16
   17e0c:	mov	ip, #0
   17e10:	str	ip, [sp, #12]
   17e14:	mov	ip, #1
   17e18:	str	ip, [sp, #4]
   17e1c:	ldr	ip, [fp, #12]
   17e20:	str	ip, [sp, #8]
   17e24:	ldr	ip, [fp, #8]
   17e28:	str	ip, [sp]
   17e2c:	bl	1b3f4 <argp_failure@@Base+0x20ec>
   17e30:	mov	sp, fp
   17e34:	pop	{fp, pc}
   17e38:	sub	sp, sp, #8
   17e3c:	push	{fp, lr}
   17e40:	mov	fp, sp
   17e44:	sub	sp, sp, #8
   17e48:	str	r2, [fp, #8]
   17e4c:	str	r3, [fp, #12]
   17e50:	add	r3, fp, #8
   17e54:	orr	r3, r3, #4
   17e58:	str	r3, [sp, #4]
   17e5c:	bl	117a8 <ioctl@plt>
   17e60:	mov	sp, fp
   17e64:	pop	{fp, lr}
   17e68:	add	sp, sp, #8
   17e6c:	bx	lr

00017e70 <_obstack_begin@@Base>:
   17e70:	push	{fp, lr}
   17e74:	mov	fp, sp
   17e78:	str	r3, [r0, #28]
   17e7c:	ldr	r3, [fp, #8]
   17e80:	str	r3, [r0, #32]
   17e84:	ldrb	r3, [r0, #40]	; 0x28
   17e88:	and	r3, r3, #254	; 0xfe
   17e8c:	strb	r3, [r0, #40]	; 0x28
   17e90:	bl	17e9c <_obstack_begin@@Base+0x2c>
   17e94:	mov	r0, #1
   17e98:	pop	{fp, pc}
   17e9c:	push	{r4, r5, r6, sl, fp, lr}
   17ea0:	add	fp, sp, #16
   17ea4:	mov	r5, r2
   17ea8:	mov	r4, r0
   17eac:	cmp	r1, #0
   17eb0:	movweq	r1, #4072	; 0xfe8
   17eb4:	str	r1, [r0]
   17eb8:	cmp	r2, #0
   17ebc:	movweq	r5, #8
   17ec0:	sub	r6, r5, #1
   17ec4:	str	r6, [r0, #24]
   17ec8:	bl	18070 <_obstack_newchunk@@Base+0x118>
   17ecc:	str	r0, [r4, #4]
   17ed0:	cmp	r0, #0
   17ed4:	addne	r1, r0, r6
   17ed8:	addne	r1, r1, #8
   17edc:	rsbne	r2, r5, #0
   17ee0:	andne	r1, r1, r2
   17ee4:	strne	r1, [r4, #12]
   17ee8:	strne	r1, [r4, #8]
   17eec:	ldrne	r1, [r4]
   17ef0:	addne	r1, r0, r1
   17ef4:	strne	r1, [r0]
   17ef8:	strne	r1, [r4, #16]
   17efc:	movne	r1, #0
   17f00:	strne	r1, [r0, #4]
   17f04:	ldrbne	r0, [r4, #40]	; 0x28
   17f08:	andne	r0, r0, #249	; 0xf9
   17f0c:	strbne	r0, [r4, #40]	; 0x28
   17f10:	popne	{r4, r5, r6, sl, fp, pc}
   17f14:	movw	r0, #2700	; 0xa8c
   17f18:	movt	r0, #3
   17f1c:	ldr	r0, [r0]
   17f20:	blx	r0

00017f24 <_obstack_begin_1@@Base>:
   17f24:	push	{fp, lr}
   17f28:	mov	fp, sp
   17f2c:	str	r3, [r0, #28]
   17f30:	ldr	r3, [fp, #12]
   17f34:	str	r3, [r0, #36]	; 0x24
   17f38:	ldr	r3, [fp, #8]
   17f3c:	str	r3, [r0, #32]
   17f40:	ldrb	r3, [r0, #40]	; 0x28
   17f44:	orr	r3, r3, #1
   17f48:	strb	r3, [r0, #40]	; 0x28
   17f4c:	bl	17e9c <_obstack_begin@@Base+0x2c>
   17f50:	mov	r0, #1
   17f54:	pop	{fp, pc}

00017f58 <_obstack_newchunk@@Base>:
   17f58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17f5c:	add	fp, sp, #28
   17f60:	sub	sp, sp, #4
   17f64:	mov	r4, r0
   17f68:	ldr	r2, [r0]
   17f6c:	ldr	r0, [r0, #8]
   17f70:	ldr	r3, [r4, #12]
   17f74:	sub	sl, r3, r0
   17f78:	add	r1, sl, r1
   17f7c:	ldr	r0, [r4, #24]
   17f80:	mov	r3, #0
   17f84:	adds	r7, r1, r0
   17f88:	adc	r0, r3, #0
   17f8c:	mov	r3, #100	; 0x64
   17f90:	add	r3, r3, sl, lsr #3
   17f94:	adds	r6, r3, r7
   17f98:	movcs	r6, r7
   17f9c:	cmp	r6, r2
   17fa0:	movcc	r6, r2
   17fa4:	cmp	r1, sl
   17fa8:	bcc	18060 <_obstack_newchunk@@Base+0x108>
   17fac:	cmp	r0, #0
   17fb0:	bne	18060 <_obstack_newchunk@@Base+0x108>
   17fb4:	ldr	r8, [r4, #4]
   17fb8:	mov	r0, r4
   17fbc:	mov	r1, r6
   17fc0:	bl	18070 <_obstack_newchunk@@Base+0x118>
   17fc4:	cmp	r0, #0
   17fc8:	beq	18060 <_obstack_newchunk@@Base+0x108>
   17fcc:	mov	r7, r0
   17fd0:	str	r0, [r4, #4]
   17fd4:	str	r8, [r0, #4]
   17fd8:	add	r0, r0, r6
   17fdc:	str	r0, [r4, #16]
   17fe0:	str	r0, [r7]
   17fe4:	ldr	r9, [r4, #8]
   17fe8:	ldr	r5, [r4, #24]
   17fec:	add	r0, r7, r5
   17ff0:	add	r0, r0, #8
   17ff4:	bic	r6, r0, r5
   17ff8:	mov	r0, r6
   17ffc:	mov	r1, r9
   18000:	mov	r2, sl
   18004:	bl	11730 <memcpy@plt>
   18008:	ldrb	r0, [r4, #40]	; 0x28
   1800c:	tst	r0, #2
   18010:	bne	18040 <_obstack_newchunk@@Base+0xe8>
   18014:	mvn	r0, r5
   18018:	add	r1, r8, r5
   1801c:	add	r1, r1, #8
   18020:	and	r0, r1, r0
   18024:	cmp	r9, r0
   18028:	bne	18040 <_obstack_newchunk@@Base+0xe8>
   1802c:	ldr	r0, [r8, #4]
   18030:	str	r0, [r7, #4]
   18034:	mov	r0, r4
   18038:	mov	r1, r8
   1803c:	bl	18094 <_obstack_newchunk@@Base+0x13c>
   18040:	add	r0, r6, sl
   18044:	str	r6, [r4, #8]
   18048:	str	r0, [r4, #12]
   1804c:	ldrb	r0, [r4, #40]	; 0x28
   18050:	and	r0, r0, #253	; 0xfd
   18054:	strb	r0, [r4, #40]	; 0x28
   18058:	sub	sp, fp, #28
   1805c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18060:	movw	r0, #2700	; 0xa8c
   18064:	movt	r0, #3
   18068:	ldr	r0, [r0]
   1806c:	blx	r0
   18070:	ldrb	r2, [r0, #40]	; 0x28
   18074:	tst	r2, #1
   18078:	bne	18088 <_obstack_newchunk@@Base+0x130>
   1807c:	ldr	r2, [r0, #28]
   18080:	mov	r0, r1
   18084:	bx	r2
   18088:	ldr	r2, [r0, #28]
   1808c:	ldr	r0, [r0, #36]	; 0x24
   18090:	bx	r2
   18094:	ldrb	r2, [r0, #40]	; 0x28
   18098:	tst	r2, #1
   1809c:	bne	180ac <_obstack_newchunk@@Base+0x154>
   180a0:	ldr	r2, [r0, #32]
   180a4:	mov	r0, r1
   180a8:	bx	r2
   180ac:	ldr	r2, [r0, #32]
   180b0:	ldr	r0, [r0, #36]	; 0x24
   180b4:	bx	r2

000180b8 <_obstack_allocated_p@@Base>:
   180b8:	ldr	r2, [r0, #4]
   180bc:	mov	r0, #0
   180c0:	b	180c8 <_obstack_allocated_p@@Base+0x10>
   180c4:	ldr	r2, [r2, #4]
   180c8:	cmp	r2, #0
   180cc:	bxeq	lr
   180d0:	cmp	r2, r1
   180d4:	bcs	180c4 <_obstack_allocated_p@@Base+0xc>
   180d8:	ldr	r3, [r2]
   180dc:	cmp	r3, r1
   180e0:	bcc	180c4 <_obstack_allocated_p@@Base+0xc>
   180e4:	mov	r0, #1
   180e8:	bx	lr

000180ec <_obstack_free@@Base>:
   180ec:	push	{r4, r5, r6, sl, fp, lr}
   180f0:	add	fp, sp, #16
   180f4:	mov	r5, r1
   180f8:	ldr	r1, [r0, #4]
   180fc:	cmp	r1, #0
   18100:	beq	18160 <_obstack_free@@Base+0x74>
   18104:	mov	r4, r0
   18108:	cmp	r1, r5
   1810c:	bcc	1813c <_obstack_free@@Base+0x50>
   18110:	ldr	r6, [r1, #4]
   18114:	mov	r0, r4
   18118:	bl	18094 <_obstack_newchunk@@Base+0x13c>
   1811c:	ldrb	r0, [r4, #40]	; 0x28
   18120:	orr	r0, r0, #2
   18124:	strb	r0, [r4, #40]	; 0x28
   18128:	cmp	r6, #0
   1812c:	mov	r1, r6
   18130:	beq	18160 <_obstack_free@@Base+0x74>
   18134:	cmp	r1, r5
   18138:	bcs	18110 <_obstack_free@@Base+0x24>
   1813c:	ldr	r0, [r1]
   18140:	cmp	r0, r5
   18144:	bcc	18110 <_obstack_free@@Base+0x24>
   18148:	str	r5, [r4, #8]
   1814c:	str	r5, [r4, #12]
   18150:	ldr	r0, [r1]
   18154:	str	r1, [r4, #4]
   18158:	str	r0, [r4, #16]
   1815c:	pop	{r4, r5, r6, sl, fp, pc}
   18160:	cmp	r5, #0
   18164:	popeq	{r4, r5, r6, sl, fp, pc}
   18168:	bl	119dc <abort@plt>

0001816c <_obstack_memory_used@@Base>:
   1816c:	ldr	r1, [r0, #4]
   18170:	mov	r0, #0
   18174:	b	18188 <_obstack_memory_used@@Base+0x1c>
   18178:	sub	r0, r0, r1
   1817c:	ldr	r2, [r1]
   18180:	ldr	r1, [r1, #4]
   18184:	add	r0, r0, r2
   18188:	cmp	r1, #0
   1818c:	bxeq	lr
   18190:	b	18178 <_obstack_memory_used@@Base+0xc>
   18194:	push	{fp, lr}
   18198:	mov	fp, sp
   1819c:	movw	r0, #2776	; 0xad8
   181a0:	movt	r0, #3
   181a4:	ldr	r0, [r0]
   181a8:	movw	r1, #62426	; 0xf3da
   181ac:	movt	r1, #1
   181b0:	movw	r2, #62329	; 0xf379
   181b4:	movt	r2, #1
   181b8:	bl	11874 <fprintf@plt>
   181bc:	movw	r0, #2744	; 0xab8
   181c0:	movt	r0, #3
   181c4:	ldr	r0, [r0]
   181c8:	bl	11844 <exit@plt>
   181cc:	push	{r4, r5, fp, lr}
   181d0:	add	fp, sp, #8
   181d4:	cmp	r0, #0
   181d8:	beq	1826c <_obstack_memory_used@@Base+0x100>
   181dc:	mov	r4, r0
   181e0:	mov	r1, #47	; 0x2f
   181e4:	bl	11910 <strrchr@plt>
   181e8:	cmp	r0, #0
   181ec:	mov	r5, r4
   181f0:	addne	r5, r0, #1
   181f4:	sub	r0, r5, r4
   181f8:	cmp	r0, #7
   181fc:	blt	18250 <_obstack_memory_used@@Base+0xe4>
   18200:	sub	r0, r5, #7
   18204:	movw	r1, #62402	; 0xf3c2
   18208:	movt	r1, #1
   1820c:	mov	r2, #7
   18210:	bl	119d0 <strncmp@plt>
   18214:	cmp	r0, #0
   18218:	bne	18250 <_obstack_memory_used@@Base+0xe4>
   1821c:	movw	r1, #62410	; 0xf3ca
   18220:	movt	r1, #1
   18224:	mov	r0, r5
   18228:	mov	r2, #3
   1822c:	bl	119d0 <strncmp@plt>
   18230:	cmp	r0, #0
   18234:	beq	18240 <_obstack_memory_used@@Base+0xd4>
   18238:	mov	r4, r5
   1823c:	b	18250 <_obstack_memory_used@@Base+0xe4>
   18240:	add	r4, r5, #3
   18244:	movw	r0, #2768	; 0xad0
   18248:	movt	r0, #3
   1824c:	str	r4, [r0]
   18250:	movw	r0, #2772	; 0xad4
   18254:	movt	r0, #3
   18258:	str	r4, [r0]
   1825c:	movw	r0, #2904	; 0xb58
   18260:	movt	r0, #3
   18264:	str	r4, [r0]
   18268:	pop	{r4, r5, fp, pc}
   1826c:	movw	r0, #2776	; 0xad8
   18270:	movt	r0, #3
   18274:	ldr	r3, [r0]
   18278:	movw	r0, #62346	; 0xf38a
   1827c:	movt	r0, #1
   18280:	mov	r1, #55	; 0x37
   18284:	mov	r2, #1
   18288:	bl	1179c <fwrite@plt>
   1828c:	bl	119dc <abort@plt>
   18290:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18294:	add	fp, sp, #28
   18298:	sub	sp, sp, #124	; 0x7c
   1829c:	mov	r4, r2
   182a0:	mov	r9, r1
   182a4:	mov	r7, r0
   182a8:	bl	118d4 <fileno@plt>
   182ac:	add	r1, sp, #16
   182b0:	bl	1ca40 <argp_failure@@Base+0x3738>
   182b4:	mov	r5, #8192	; 0x2000
   182b8:	cmp	r0, #0
   182bc:	bmi	18324 <_obstack_memory_used@@Base+0x1b8>
   182c0:	ldr	r0, [sp, #32]
   182c4:	and	r0, r0, #61440	; 0xf000
   182c8:	cmp	r0, #32768	; 0x8000
   182cc:	bne	18324 <_obstack_memory_used@@Base+0x1b8>
   182d0:	mov	r0, r7
   182d4:	bl	11a0c <ftello64@plt>
   182d8:	cmp	r1, #0
   182dc:	bmi	18324 <_obstack_memory_used@@Base+0x1b8>
   182e0:	ldr	r2, [sp, #64]	; 0x40
   182e4:	ldr	r3, [sp, #68]	; 0x44
   182e8:	subs	r6, r0, r2
   182ec:	sbcs	r6, r1, r3
   182f0:	bge	18324 <_obstack_memory_used@@Base+0x1b8>
   182f4:	subs	r0, r2, r0
   182f8:	sbc	r1, r3, r1
   182fc:	mvn	r2, #-2147483647	; 0x80000001
   18300:	subs	r2, r2, r0
   18304:	rscs	r1, r1, #0
   18308:	bge	18320 <_obstack_memory_used@@Base+0x1b4>
   1830c:	bl	11880 <__errno_location@plt>
   18310:	mov	r1, #12
   18314:	str	r1, [r0]
   18318:	mov	sl, #0
   1831c:	b	18510 <_obstack_memory_used@@Base+0x3a4>
   18320:	add	r5, r0, #1
   18324:	mov	r0, r5
   18328:	bl	18d8c <_obstack_memory_used@@Base+0xc20>
   1832c:	mov	sl, #0
   18330:	cmp	r0, #0
   18334:	beq	18510 <_obstack_memory_used@@Base+0x3a4>
   18338:	mov	r8, r0
   1833c:	str	r4, [sp, #4]
   18340:	mov	r1, #1
   18344:	mov	r2, r5
   18348:	mov	r3, r7
   1834c:	bl	117c0 <fread@plt>
   18350:	mov	r4, r0
   18354:	cmp	r0, r5
   18358:	str	r9, [sp, #12]
   1835c:	bne	18418 <_obstack_memory_used@@Base+0x2ac>
   18360:	and	sl, r9, #2
   18364:	mvn	r0, #-2147483648	; 0x80000000
   18368:	str	r0, [sp, #8]
   1836c:	cmn	r5, #-2147483647	; 0x80000001
   18370:	bne	183c4 <_obstack_memory_used@@Base+0x258>
   18374:	b	18474 <_obstack_memory_used@@Base+0x308>
   18378:	mov	r0, r8
   1837c:	mov	r1, r9
   18380:	bl	18dbc <_obstack_memory_used@@Base+0xc50>
   18384:	mov	r6, r0
   18388:	cmp	r0, #0
   1838c:	beq	1847c <_obstack_memory_used@@Base+0x310>
   18390:	add	r0, r6, r4
   18394:	sub	r5, r9, r4
   18398:	mov	r1, #1
   1839c:	mov	r2, r5
   183a0:	mov	r3, r7
   183a4:	bl	117c0 <fread@plt>
   183a8:	add	r4, r0, r4
   183ac:	cmp	r0, r5
   183b0:	mov	r8, r6
   183b4:	mov	r5, r9
   183b8:	bne	18420 <_obstack_memory_used@@Base+0x2b4>
   183bc:	cmn	r5, #-2147483647	; 0x80000001
   183c0:	beq	18474 <_obstack_memory_used@@Base+0x308>
   183c4:	mvn	r0, #-2147483648	; 0x80000000
   183c8:	eor	r0, r0, r5, lsr #1
   183cc:	cmp	r5, r0
   183d0:	mvn	r9, #-2147483648	; 0x80000000
   183d4:	addcc	r9, r5, r5, lsr #1
   183d8:	cmp	sl, #0
   183dc:	beq	18378 <_obstack_memory_used@@Base+0x20c>
   183e0:	mov	r0, r9
   183e4:	bl	18d8c <_obstack_memory_used@@Base+0xc20>
   183e8:	cmp	r0, #0
   183ec:	beq	1847c <_obstack_memory_used@@Base+0x310>
   183f0:	mov	r6, r0
   183f4:	mov	r1, r8
   183f8:	mov	r2, r5
   183fc:	bl	11730 <memcpy@plt>
   18400:	mov	r0, r8
   18404:	mov	r1, r5
   18408:	bl	11988 <explicit_bzero@plt>
   1840c:	mov	r0, r8
   18410:	bl	17d48 <argp_usage@@Base+0x190>
   18414:	b	18390 <_obstack_memory_used@@Base+0x224>
   18418:	mov	r9, r5
   1841c:	mov	r6, r8
   18420:	bl	11880 <__errno_location@plt>
   18424:	ldr	r5, [r0]
   18428:	mov	r0, r7
   1842c:	bl	11718 <ferror@plt>
   18430:	cmp	r0, #0
   18434:	beq	18440 <_obstack_memory_used@@Base+0x2d4>
   18438:	mov	r8, r6
   1843c:	b	18484 <_obstack_memory_used@@Base+0x318>
   18440:	sub	r0, r9, #1
   18444:	cmp	r4, r0
   18448:	bcs	184fc <_obstack_memory_used@@Base+0x390>
   1844c:	add	r1, r4, #1
   18450:	ldr	r0, [sp, #12]
   18454:	tst	r0, #2
   18458:	bne	184b8 <_obstack_memory_used@@Base+0x34c>
   1845c:	mov	r0, r6
   18460:	bl	18dbc <_obstack_memory_used@@Base+0xc50>
   18464:	mov	sl, r0
   18468:	cmp	r0, #0
   1846c:	moveq	sl, r6
   18470:	b	18500 <_obstack_memory_used@@Base+0x394>
   18474:	mov	r5, #12
   18478:	b	18488 <_obstack_memory_used@@Base+0x31c>
   1847c:	bl	11880 <__errno_location@plt>
   18480:	ldr	r5, [r0]
   18484:	str	r9, [sp, #8]
   18488:	ldr	r0, [sp, #12]
   1848c:	mov	sl, #0
   18490:	tst	r0, #2
   18494:	beq	184a4 <_obstack_memory_used@@Base+0x338>
   18498:	mov	r0, r8
   1849c:	ldr	r1, [sp, #8]
   184a0:	bl	11988 <explicit_bzero@plt>
   184a4:	mov	r0, r8
   184a8:	bl	17d48 <argp_usage@@Base+0x190>
   184ac:	bl	11880 <__errno_location@plt>
   184b0:	str	r5, [r0]
   184b4:	b	18510 <_obstack_memory_used@@Base+0x3a4>
   184b8:	mov	r0, r1
   184bc:	bl	18d8c <_obstack_memory_used@@Base+0xc20>
   184c0:	cmp	r0, #0
   184c4:	beq	184f0 <_obstack_memory_used@@Base+0x384>
   184c8:	mov	sl, r0
   184cc:	mov	r1, r6
   184d0:	mov	r2, r4
   184d4:	bl	11730 <memcpy@plt>
   184d8:	mov	r0, r6
   184dc:	mov	r1, r9
   184e0:	bl	11988 <explicit_bzero@plt>
   184e4:	mov	r0, r6
   184e8:	bl	17d48 <argp_usage@@Base+0x190>
   184ec:	b	18500 <_obstack_memory_used@@Base+0x394>
   184f0:	add	r0, r6, r4
   184f4:	sub	r1, r9, r4
   184f8:	bl	11988 <explicit_bzero@plt>
   184fc:	mov	sl, r6
   18500:	ldr	r1, [sp, #4]
   18504:	mov	r0, #0
   18508:	strb	r0, [sl, r4]
   1850c:	str	r4, [r1]
   18510:	mov	r0, sl
   18514:	sub	sp, fp, #28
   18518:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1851c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18520:	add	fp, sp, #24
   18524:	mov	r5, r2
   18528:	mov	r6, r1
   1852c:	movw	r2, #59630	; 0xe8ee
   18530:	movt	r2, #1
   18534:	movw	r1, #62414	; 0xf3ce
   18538:	movt	r1, #1
   1853c:	tst	r6, #1
   18540:	moveq	r1, r2
   18544:	bl	11970 <fopen64@plt>
   18548:	mov	r4, #0
   1854c:	cmp	r0, #0
   18550:	beq	185bc <_obstack_memory_used@@Base+0x450>
   18554:	mov	r7, r0
   18558:	ands	r8, r6, #2
   1855c:	beq	18574 <_obstack_memory_used@@Base+0x408>
   18560:	mov	r0, r7
   18564:	mov	r1, #0
   18568:	mov	r2, #2
   1856c:	mov	r3, #0
   18570:	bl	118a4 <setvbuf@plt>
   18574:	mov	r0, r7
   18578:	mov	r1, r6
   1857c:	mov	r2, r5
   18580:	bl	18290 <_obstack_memory_used@@Base+0x124>
   18584:	mov	r6, r0
   18588:	mov	r0, r7
   1858c:	bl	118ec <fclose@plt>
   18590:	cmp	r0, #0
   18594:	beq	185c4 <_obstack_memory_used@@Base+0x458>
   18598:	cmp	r6, #0
   1859c:	beq	185bc <_obstack_memory_used@@Base+0x450>
   185a0:	cmp	r8, #0
   185a4:	beq	185b4 <_obstack_memory_used@@Base+0x448>
   185a8:	ldr	r1, [r5]
   185ac:	mov	r0, r6
   185b0:	bl	11988 <explicit_bzero@plt>
   185b4:	mov	r0, r6
   185b8:	bl	17d48 <argp_usage@@Base+0x190>
   185bc:	mov	r0, r4
   185c0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   185c4:	mov	r0, r6
   185c8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   185cc:	push	{r4, r5, r6, r7, fp, lr}
   185d0:	add	fp, sp, #16
   185d4:	sub	sp, sp, #32
   185d8:	mov	r4, r2
   185dc:	mov	r5, r0
   185e0:	ldr	r7, [fp, #12]
   185e4:	ldr	r6, [fp, #8]
   185e8:	cmp	r1, #0
   185ec:	beq	1860c <_obstack_memory_used@@Base+0x4a0>
   185f0:	mov	r2, r1
   185f4:	str	r3, [sp]
   185f8:	movw	r1, #62418	; 0xf3d2
   185fc:	movt	r1, #1
   18600:	mov	r0, r5
   18604:	mov	r3, r4
   18608:	b	1861c <_obstack_memory_used@@Base+0x4b0>
   1860c:	movw	r1, #62430	; 0xf3de
   18610:	movt	r1, #1
   18614:	mov	r0, r5
   18618:	mov	r2, r4
   1861c:	bl	11874 <fprintf@plt>
   18620:	movw	r1, #63194	; 0xf6da
   18624:	movt	r1, #1
   18628:	movw	r2, #62437	; 0xf3e5
   1862c:	movt	r2, #1
   18630:	mov	r0, r5
   18634:	movw	r3, #2022	; 0x7e6
   18638:	bl	11874 <fprintf@plt>
   1863c:	mov	r0, #10
   18640:	mov	r1, r5
   18644:	bl	11928 <fputc@plt>
   18648:	movw	r1, #62441	; 0xf3e9
   1864c:	movt	r1, #1
   18650:	movw	r2, #62612	; 0xf494
   18654:	movt	r2, #1
   18658:	mov	r0, r5
   1865c:	bl	11874 <fprintf@plt>
   18660:	mov	r0, #10
   18664:	mov	r1, r5
   18668:	bl	11928 <fputc@plt>
   1866c:	cmp	r7, #9
   18670:	bhi	186ac <_obstack_memory_used@@Base+0x540>
   18674:	add	r0, pc, #0
   18678:	ldr	pc, [r0, r7, lsl #2]
   1867c:	andeq	r8, r1, r4, lsr #13
   18680:	andeq	r8, r1, r0, ror #13
   18684:	strdeq	r8, [r1], -ip
   18688:	andeq	r8, r1, r8, lsl r7
   1868c:	andeq	r8, r1, r0, lsr r7
   18690:	andeq	r8, r1, ip, asr #14
   18694:	andeq	r8, r1, r8, ror #14
   18698:	andeq	r8, r1, ip, lsl #15
   1869c:	andeq	r8, r1, ip, ror #15
   186a0:			; <UNDEFINED> instruction: 0x000187b8
   186a4:	sub	sp, fp, #16
   186a8:	pop	{r4, r5, r6, r7, fp, pc}
   186ac:	ldm	r6, {r2, r3}
   186b0:	add	r7, r6, #8
   186b4:	ldm	r7, {r0, r1, r7}
   186b8:	add	lr, r6, #20
   186bc:	ldm	lr, {r4, ip, lr}
   186c0:	ldr	r6, [r6, #32]
   186c4:	stm	sp, {r0, r1, r7}
   186c8:	add	r0, sp, #12
   186cc:	stm	r0, {r4, ip, lr}
   186d0:	str	r6, [sp, #24]
   186d4:	movw	r1, #62965	; 0xf5f5
   186d8:	movt	r1, #1
   186dc:	b	1881c <_obstack_memory_used@@Base+0x6b0>
   186e0:	ldr	r2, [r6]
   186e4:	movw	r1, #62646	; 0xf4b6
   186e8:	movt	r1, #1
   186ec:	mov	r0, r5
   186f0:	sub	sp, fp, #16
   186f4:	pop	{r4, r5, r6, r7, fp, lr}
   186f8:	b	11874 <fprintf@plt>
   186fc:	ldm	r6, {r2, r3}
   18700:	movw	r1, #62662	; 0xf4c6
   18704:	movt	r1, #1
   18708:	mov	r0, r5
   1870c:	sub	sp, fp, #16
   18710:	pop	{r4, r5, r6, r7, fp, lr}
   18714:	b	11874 <fprintf@plt>
   18718:	ldm	r6, {r2, r3}
   1871c:	ldr	r0, [r6, #8]
   18720:	str	r0, [sp]
   18724:	movw	r1, #62685	; 0xf4dd
   18728:	movt	r1, #1
   1872c:	b	1881c <_obstack_memory_used@@Base+0x6b0>
   18730:	ldm	r6, {r2, r3}
   18734:	ldr	r0, [r6, #8]
   18738:	ldr	r1, [r6, #12]
   1873c:	stm	sp, {r0, r1}
   18740:	movw	r1, #62713	; 0xf4f9
   18744:	movt	r1, #1
   18748:	b	1881c <_obstack_memory_used@@Base+0x6b0>
   1874c:	ldm	r6, {r2, r3}
   18750:	add	r7, r6, #8
   18754:	ldm	r7, {r0, r1, r7}
   18758:	stm	sp, {r0, r1, r7}
   1875c:	movw	r1, #62745	; 0xf519
   18760:	movt	r1, #1
   18764:	b	1881c <_obstack_memory_used@@Base+0x6b0>
   18768:	ldm	r6, {r2, r3}
   1876c:	add	r7, r6, #8
   18770:	ldm	r7, {r0, r1, r7}
   18774:	ldr	r6, [r6, #20]
   18778:	stm	sp, {r0, r1, r7}
   1877c:	str	r6, [sp, #12]
   18780:	movw	r1, #62781	; 0xf53d
   18784:	movt	r1, #1
   18788:	b	1881c <_obstack_memory_used@@Base+0x6b0>
   1878c:	ldm	r6, {r2, r3}
   18790:	add	r7, r6, #8
   18794:	ldm	r7, {r0, r1, r7}
   18798:	ldr	r4, [r6, #20]
   1879c:	ldr	r6, [r6, #24]
   187a0:	stm	sp, {r0, r1, r7}
   187a4:	str	r4, [sp, #12]
   187a8:	str	r6, [sp, #16]
   187ac:	movw	r1, #62821	; 0xf565
   187b0:	movt	r1, #1
   187b4:	b	1881c <_obstack_memory_used@@Base+0x6b0>
   187b8:	ldm	r6, {r2, r3}
   187bc:	add	r7, r6, #8
   187c0:	ldm	r7, {r0, r1, r7}
   187c4:	add	lr, r6, #20
   187c8:	ldm	lr, {r4, ip, lr}
   187cc:	ldr	r6, [r6, #32]
   187d0:	stm	sp, {r0, r1, r7}
   187d4:	add	r0, sp, #12
   187d8:	stm	r0, {r4, ip, lr}
   187dc:	str	r6, [sp, #24]
   187e0:	movw	r1, #62913	; 0xf5c1
   187e4:	movt	r1, #1
   187e8:	b	1881c <_obstack_memory_used@@Base+0x6b0>
   187ec:	ldm	r6, {r2, r3}
   187f0:	add	r7, r6, #8
   187f4:	ldm	r7, {r0, r1, r7}
   187f8:	ldr	r4, [r6, #20]
   187fc:	ldr	ip, [r6, #24]
   18800:	ldr	r6, [r6, #28]
   18804:	stm	sp, {r0, r1, r7}
   18808:	str	r4, [sp, #12]
   1880c:	str	ip, [sp, #16]
   18810:	str	r6, [sp, #20]
   18814:	movw	r1, #62865	; 0xf591
   18818:	movt	r1, #1
   1881c:	mov	r0, r5
   18820:	bl	11874 <fprintf@plt>
   18824:	sub	sp, fp, #16
   18828:	pop	{r4, r5, r6, r7, fp, pc}
   1882c:	push	{r4, sl, fp, lr}
   18830:	add	fp, sp, #8
   18834:	sub	sp, sp, #8
   18838:	mov	lr, #0
   1883c:	ldr	ip, [fp, #8]
   18840:	ldr	r4, [ip, lr, lsl #2]
   18844:	add	lr, lr, #1
   18848:	cmp	r4, #0
   1884c:	bne	18840 <_obstack_memory_used@@Base+0x6d4>
   18850:	sub	r4, lr, #1
   18854:	str	ip, [sp]
   18858:	str	r4, [sp, #4]
   1885c:	bl	185cc <_obstack_memory_used@@Base+0x460>
   18860:	sub	sp, fp, #8
   18864:	pop	{r4, sl, fp, pc}
   18868:	push	{r4, r5, fp, lr}
   1886c:	add	fp, sp, #8
   18870:	sub	sp, sp, #48	; 0x30
   18874:	mov	ip, #0
   18878:	ldr	r4, [fp, #8]
   1887c:	add	lr, sp, #8
   18880:	ldr	r5, [r4]
   18884:	str	r5, [lr, ip, lsl #2]
   18888:	cmp	r5, #0
   1888c:	beq	188a4 <_obstack_memory_used@@Base+0x738>
   18890:	add	ip, ip, #1
   18894:	add	r4, r4, #4
   18898:	cmp	ip, #10
   1889c:	bne	18880 <_obstack_memory_used@@Base+0x714>
   188a0:	mov	ip, #10
   188a4:	str	lr, [sp]
   188a8:	str	ip, [sp, #4]
   188ac:	bl	185cc <_obstack_memory_used@@Base+0x460>
   188b0:	sub	sp, fp, #8
   188b4:	pop	{r4, r5, fp, pc}
   188b8:	push	{fp, lr}
   188bc:	mov	fp, sp
   188c0:	sub	sp, sp, #8
   188c4:	add	ip, fp, #8
   188c8:	str	ip, [sp, #4]
   188cc:	str	ip, [sp]
   188d0:	bl	18868 <_obstack_memory_used@@Base+0x6fc>
   188d4:	mov	sp, fp
   188d8:	pop	{fp, pc}
   188dc:	push	{fp, lr}
   188e0:	mov	fp, sp
   188e4:	movw	r0, #2780	; 0xadc
   188e8:	movt	r0, #3
   188ec:	ldr	r1, [r0]
   188f0:	mov	r0, #10
   188f4:	bl	11928 <fputc@plt>
   188f8:	movw	r0, #63025	; 0xf631
   188fc:	movt	r0, #1
   18900:	movw	r1, #63045	; 0xf645
   18904:	movt	r1, #1
   18908:	bl	116dc <printf@plt>
   1890c:	movw	r0, #63067	; 0xf65b
   18910:	movt	r0, #1
   18914:	movw	r1, #62302	; 0xf35e
   18918:	movt	r1, #1
   1891c:	movw	r2, #63087	; 0xf66f
   18920:	movt	r2, #1
   18924:	bl	116dc <printf@plt>
   18928:	movw	r0, #63126	; 0xf696
   1892c:	movt	r0, #1
   18930:	movw	r1, #63165	; 0xf6bd
   18934:	movt	r1, #1
   18938:	pop	{fp, lr}
   1893c:	b	116dc <printf@plt>
   18940:	b	18944 <_obstack_memory_used@@Base+0x7d8>
   18944:	push	{r4, r5, r6, sl, fp, lr}
   18948:	add	fp, sp, #16
   1894c:	mov	r4, r2
   18950:	mov	r5, r1
   18954:	mov	r6, r0
   18958:	bl	1c0bc <argp_failure@@Base+0x2db4>
   1895c:	cmp	r0, #0
   18960:	popne	{r4, r5, r6, sl, fp, pc}
   18964:	cmp	r6, #0
   18968:	beq	1897c <_obstack_memory_used@@Base+0x810>
   1896c:	cmp	r5, #0
   18970:	cmpne	r4, #0
   18974:	bne	1897c <_obstack_memory_used@@Base+0x810>
   18978:	pop	{r4, r5, r6, sl, fp, pc}
   1897c:	bl	18d08 <_obstack_memory_used@@Base+0xb9c>
   18980:	push	{fp, lr}
   18984:	mov	fp, sp
   18988:	bl	18d8c <_obstack_memory_used@@Base+0xc20>
   1898c:	pop	{fp, lr}
   18990:	b	18994 <_obstack_memory_used@@Base+0x828>
   18994:	cmp	r0, #0
   18998:	bxne	lr
   1899c:	push	{fp, lr}
   189a0:	mov	fp, sp
   189a4:	bl	18d08 <_obstack_memory_used@@Base+0xb9c>
   189a8:	push	{fp, lr}
   189ac:	mov	fp, sp
   189b0:	bl	1c088 <argp_failure@@Base+0x2d80>
   189b4:	pop	{fp, lr}
   189b8:	b	18994 <_obstack_memory_used@@Base+0x828>
   189bc:	b	18980 <_obstack_memory_used@@Base+0x814>
   189c0:	push	{r4, r5, fp, lr}
   189c4:	add	fp, sp, #8
   189c8:	mov	r4, r1
   189cc:	mov	r5, r0
   189d0:	bl	18dbc <_obstack_memory_used@@Base+0xc50>
   189d4:	cmp	r0, #0
   189d8:	popne	{r4, r5, fp, pc}
   189dc:	cmp	r5, #0
   189e0:	beq	189f0 <_obstack_memory_used@@Base+0x884>
   189e4:	cmp	r4, #0
   189e8:	bne	189f0 <_obstack_memory_used@@Base+0x884>
   189ec:	pop	{r4, r5, fp, pc}
   189f0:	bl	18d08 <_obstack_memory_used@@Base+0xb9c>
   189f4:	push	{fp, lr}
   189f8:	mov	fp, sp
   189fc:	bl	1c08c <argp_failure@@Base+0x2d84>
   18a00:	pop	{fp, lr}
   18a04:	b	18994 <_obstack_memory_used@@Base+0x828>
   18a08:	push	{fp, lr}
   18a0c:	mov	fp, sp
   18a10:	bl	1c09c <argp_failure@@Base+0x2d94>
   18a14:	pop	{fp, lr}
   18a18:	b	18994 <_obstack_memory_used@@Base+0x828>
   18a1c:	mov	r2, r1
   18a20:	mov	r1, r0
   18a24:	mov	r0, #0
   18a28:	b	18944 <_obstack_memory_used@@Base+0x7d8>
   18a2c:	mov	r2, r1
   18a30:	mov	r1, r0
   18a34:	mov	r0, #0
   18a38:	b	18a08 <_obstack_memory_used@@Base+0x89c>
   18a3c:	mov	r2, #1
   18a40:	b	18a44 <_obstack_memory_used@@Base+0x8d8>
   18a44:	push	{r4, r5, fp, lr}
   18a48:	add	fp, sp, #8
   18a4c:	mov	r4, r1
   18a50:	ldr	r5, [r1]
   18a54:	cmp	r0, #0
   18a58:	beq	18a70 <_obstack_memory_used@@Base+0x904>
   18a5c:	mov	r1, #1
   18a60:	add	r1, r1, r5, lsr #1
   18a64:	adds	r5, r5, r1
   18a68:	bcc	18a88 <_obstack_memory_used@@Base+0x91c>
   18a6c:	bl	18d08 <_obstack_memory_used@@Base+0xb9c>
   18a70:	cmp	r5, #0
   18a74:	bne	18a88 <_obstack_memory_used@@Base+0x91c>
   18a78:	mov	r1, #64	; 0x40
   18a7c:	udiv	r5, r1, r2
   18a80:	cmp	r2, #64	; 0x40
   18a84:	addhi	r5, r5, #1
   18a88:	mov	r1, r5
   18a8c:	bl	18944 <_obstack_memory_used@@Base+0x7d8>
   18a90:	str	r5, [r4]
   18a94:	pop	{r4, r5, fp, pc}
   18a98:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18a9c:	add	fp, sp, #24
   18aa0:	mov	r8, r1
   18aa4:	ldr	r6, [r1]
   18aa8:	add	r1, r6, r6, asr #1
   18aac:	cmp	r1, r6
   18ab0:	mvnvs	r1, #-2147483648	; 0x80000000
   18ab4:	cmp	r1, r3
   18ab8:	mov	r5, r1
   18abc:	movgt	r5, r3
   18ac0:	cmn	r3, #1
   18ac4:	movle	r5, r1
   18ac8:	ldr	r4, [fp, #8]
   18acc:	cmn	r4, #1
   18ad0:	ble	18af8 <_obstack_memory_used@@Base+0x98c>
   18ad4:	cmp	r4, #0
   18ad8:	beq	18b4c <_obstack_memory_used@@Base+0x9e0>
   18adc:	cmn	r5, #1
   18ae0:	ble	18b20 <_obstack_memory_used@@Base+0x9b4>
   18ae4:	mvn	r7, #-2147483648	; 0x80000000
   18ae8:	udiv	r1, r7, r4
   18aec:	cmp	r1, r5
   18af0:	bge	18b4c <_obstack_memory_used@@Base+0x9e0>
   18af4:	b	18b5c <_obstack_memory_used@@Base+0x9f0>
   18af8:	cmn	r5, #1
   18afc:	ble	18b3c <_obstack_memory_used@@Base+0x9d0>
   18b00:	cmn	r4, #1
   18b04:	beq	18b4c <_obstack_memory_used@@Base+0x9e0>
   18b08:	mov	r1, #-2147483648	; 0x80000000
   18b0c:	sdiv	r1, r1, r4
   18b10:	mvn	r7, #-2147483648	; 0x80000000
   18b14:	cmp	r1, r5
   18b18:	bge	18b4c <_obstack_memory_used@@Base+0x9e0>
   18b1c:	b	18b5c <_obstack_memory_used@@Base+0x9f0>
   18b20:	beq	18b4c <_obstack_memory_used@@Base+0x9e0>
   18b24:	mov	r1, #-2147483648	; 0x80000000
   18b28:	sdiv	r1, r1, r5
   18b2c:	mvn	r7, #-2147483648	; 0x80000000
   18b30:	cmp	r1, r4
   18b34:	bge	18b4c <_obstack_memory_used@@Base+0x9e0>
   18b38:	b	18b5c <_obstack_memory_used@@Base+0x9f0>
   18b3c:	mvn	r7, #-2147483648	; 0x80000000
   18b40:	sdiv	r1, r7, r4
   18b44:	cmp	r5, r1
   18b48:	blt	18b5c <_obstack_memory_used@@Base+0x9f0>
   18b4c:	mul	r1, r5, r4
   18b50:	mov	r7, #64	; 0x40
   18b54:	cmp	r1, #63	; 0x3f
   18b58:	bgt	18b64 <_obstack_memory_used@@Base+0x9f8>
   18b5c:	sdiv	r5, r7, r4
   18b60:	mul	r1, r5, r4
   18b64:	cmp	r0, #0
   18b68:	moveq	r7, #0
   18b6c:	streq	r7, [r8]
   18b70:	sub	r7, r5, r6
   18b74:	cmp	r7, r2
   18b78:	bge	18c24 <_obstack_memory_used@@Base+0xab8>
   18b7c:	add	r5, r6, r2
   18b80:	mov	r1, #0
   18b84:	cmp	r5, r3
   18b88:	mov	r2, #0
   18b8c:	movwgt	r2, #1
   18b90:	cmn	r3, #1
   18b94:	movwgt	r1, #1
   18b98:	cmp	r5, r6
   18b9c:	bvs	18c0c <_obstack_memory_used@@Base+0xaa0>
   18ba0:	ands	r1, r1, r2
   18ba4:	bne	18c0c <_obstack_memory_used@@Base+0xaa0>
   18ba8:	cmn	r4, #1
   18bac:	ble	18bd4 <_obstack_memory_used@@Base+0xa68>
   18bb0:	cmp	r4, #0
   18bb4:	beq	18c20 <_obstack_memory_used@@Base+0xab4>
   18bb8:	cmn	r5, #1
   18bbc:	ble	18bf8 <_obstack_memory_used@@Base+0xa8c>
   18bc0:	mvn	r1, #-2147483648	; 0x80000000
   18bc4:	udiv	r1, r1, r4
   18bc8:	cmp	r1, r5
   18bcc:	bge	18c20 <_obstack_memory_used@@Base+0xab4>
   18bd0:	b	18c0c <_obstack_memory_used@@Base+0xaa0>
   18bd4:	cmn	r5, #1
   18bd8:	ble	18c10 <_obstack_memory_used@@Base+0xaa4>
   18bdc:	cmn	r4, #1
   18be0:	beq	18c20 <_obstack_memory_used@@Base+0xab4>
   18be4:	mov	r1, #-2147483648	; 0x80000000
   18be8:	sdiv	r1, r1, r4
   18bec:	cmp	r1, r5
   18bf0:	bge	18c20 <_obstack_memory_used@@Base+0xab4>
   18bf4:	b	18c0c <_obstack_memory_used@@Base+0xaa0>
   18bf8:	beq	18c20 <_obstack_memory_used@@Base+0xab4>
   18bfc:	mov	r1, #-2147483648	; 0x80000000
   18c00:	sdiv	r1, r1, r5
   18c04:	cmp	r1, r4
   18c08:	bge	18c20 <_obstack_memory_used@@Base+0xab4>
   18c0c:	bl	18d08 <_obstack_memory_used@@Base+0xb9c>
   18c10:	mvn	r1, #-2147483648	; 0x80000000
   18c14:	sdiv	r1, r1, r4
   18c18:	cmp	r5, r1
   18c1c:	blt	18c0c <_obstack_memory_used@@Base+0xaa0>
   18c20:	mul	r1, r5, r4
   18c24:	bl	189c0 <_obstack_memory_used@@Base+0x854>
   18c28:	str	r5, [r8]
   18c2c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   18c30:	mov	r1, #1
   18c34:	b	18c38 <_obstack_memory_used@@Base+0xacc>
   18c38:	push	{fp, lr}
   18c3c:	mov	fp, sp
   18c40:	bl	18d38 <_obstack_memory_used@@Base+0xbcc>
   18c44:	pop	{fp, lr}
   18c48:	b	18994 <_obstack_memory_used@@Base+0x828>
   18c4c:	mov	r1, #1
   18c50:	b	18c54 <_obstack_memory_used@@Base+0xae8>
   18c54:	push	{fp, lr}
   18c58:	mov	fp, sp
   18c5c:	bl	1c098 <argp_failure@@Base+0x2d90>
   18c60:	pop	{fp, lr}
   18c64:	b	18994 <_obstack_memory_used@@Base+0x828>
   18c68:	push	{r4, r5, fp, lr}
   18c6c:	add	fp, sp, #8
   18c70:	mov	r4, r1
   18c74:	mov	r5, r0
   18c78:	mov	r0, r1
   18c7c:	bl	18980 <_obstack_memory_used@@Base+0x814>
   18c80:	mov	r1, r5
   18c84:	mov	r2, r4
   18c88:	pop	{r4, r5, fp, lr}
   18c8c:	b	11730 <memcpy@plt>
   18c90:	push	{r4, r5, fp, lr}
   18c94:	add	fp, sp, #8
   18c98:	mov	r4, r1
   18c9c:	mov	r5, r0
   18ca0:	mov	r0, r1
   18ca4:	bl	189a8 <_obstack_memory_used@@Base+0x83c>
   18ca8:	mov	r1, r5
   18cac:	mov	r2, r4
   18cb0:	pop	{r4, r5, fp, lr}
   18cb4:	b	11730 <memcpy@plt>
   18cb8:	push	{r4, r5, fp, lr}
   18cbc:	add	fp, sp, #8
   18cc0:	mov	r4, r1
   18cc4:	mov	r5, r0
   18cc8:	add	r0, r1, #1
   18ccc:	bl	189a8 <_obstack_memory_used@@Base+0x83c>
   18cd0:	mov	r1, #0
   18cd4:	strb	r1, [r0, r4]
   18cd8:	mov	r1, r5
   18cdc:	mov	r2, r4
   18ce0:	pop	{r4, r5, fp, lr}
   18ce4:	b	11730 <memcpy@plt>
   18ce8:	push	{r4, sl, fp, lr}
   18cec:	add	fp, sp, #8
   18cf0:	mov	r4, r0
   18cf4:	bl	1185c <strlen@plt>
   18cf8:	add	r1, r0, #1
   18cfc:	mov	r0, r4
   18d00:	pop	{r4, sl, fp, lr}
   18d04:	b	18c68 <_obstack_memory_used@@Base+0xafc>
   18d08:	push	{fp, lr}
   18d0c:	mov	fp, sp
   18d10:	movw	r0, #2744	; 0xab8
   18d14:	movt	r0, #3
   18d18:	ldr	r0, [r0]
   18d1c:	movw	r2, #52133	; 0xcba5
   18d20:	movt	r2, #1
   18d24:	movw	r3, #62329	; 0xf379
   18d28:	movt	r3, #1
   18d2c:	mov	r1, #0
   18d30:	bl	117cc <error@plt>
   18d34:	bl	119dc <abort@plt>
   18d38:	clz	r2, r1
   18d3c:	lsr	r2, r2, #5
   18d40:	clz	r3, r0
   18d44:	lsr	r3, r3, #5
   18d48:	orrs	r2, r3, r2
   18d4c:	movwne	r1, #1
   18d50:	movwne	r0, #1
   18d54:	cmp	r1, #0
   18d58:	beq	18d88 <_obstack_memory_used@@Base+0xc1c>
   18d5c:	mvn	r2, #-2147483648	; 0x80000000
   18d60:	udiv	r2, r2, r1
   18d64:	cmp	r2, r0
   18d68:	bcs	18d88 <_obstack_memory_used@@Base+0xc1c>
   18d6c:	push	{fp, lr}
   18d70:	mov	fp, sp
   18d74:	bl	11880 <__errno_location@plt>
   18d78:	mov	r1, #12
   18d7c:	str	r1, [r0]
   18d80:	mov	r0, #0
   18d84:	pop	{fp, pc}
   18d88:	b	11688 <calloc@plt>
   18d8c:	cmp	r0, #0
   18d90:	movweq	r0, #1
   18d94:	cmn	r0, #1
   18d98:	ble	18da0 <_obstack_memory_used@@Base+0xc34>
   18d9c:	b	117f0 <malloc@plt>
   18da0:	push	{fp, lr}
   18da4:	mov	fp, sp
   18da8:	bl	11880 <__errno_location@plt>
   18dac:	mov	r1, #12
   18db0:	str	r1, [r0]
   18db4:	mov	r0, #0
   18db8:	pop	{fp, pc}
   18dbc:	push	{fp, lr}
   18dc0:	mov	fp, sp
   18dc4:	cmp	r0, #0
   18dc8:	beq	18de4 <_obstack_memory_used@@Base+0xc78>
   18dcc:	cmp	r1, #0
   18dd0:	beq	18df0 <_obstack_memory_used@@Base+0xc84>
   18dd4:	cmn	r1, #1
   18dd8:	ble	18dfc <_obstack_memory_used@@Base+0xc90>
   18ddc:	pop	{fp, lr}
   18de0:	b	1176c <realloc@plt>
   18de4:	mov	r0, r1
   18de8:	pop	{fp, lr}
   18dec:	b	18d8c <_obstack_memory_used@@Base+0xc20>
   18df0:	bl	17d48 <argp_usage@@Base+0x190>
   18df4:	mov	r0, #0
   18df8:	pop	{fp, pc}
   18dfc:	bl	11880 <__errno_location@plt>
   18e00:	mov	r1, #12
   18e04:	str	r1, [r0]
   18e08:	mov	r0, #0
   18e0c:	pop	{fp, pc}

00018e10 <argp_help@@Base>:
   18e10:	push	{fp, lr}
   18e14:	mov	fp, sp
   18e18:	sub	sp, sp, #8
   18e1c:	mov	ip, r2
   18e20:	mov	r2, r1
   18e24:	str	r3, [sp]
   18e28:	mov	r1, #0
   18e2c:	mov	r3, ip
   18e30:	bl	18e3c <argp_help@@Base+0x2c>
   18e34:	mov	sp, fp
   18e38:	pop	{fp, pc}
   18e3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18e40:	add	fp, sp, #28
   18e44:	sub	sp, sp, #36	; 0x24
   18e48:	str	r1, [fp, #-48]	; 0xffffffd0
   18e4c:	str	r0, [fp, #-44]	; 0xffffffd4
   18e50:	cmp	r2, #0
   18e54:	beq	19168 <argp_help@@Base+0x358>
   18e58:	mov	r7, r3
   18e5c:	mov	r4, r2
   18e60:	ldr	r0, [fp, #8]
   18e64:	str	r0, [fp, #-52]	; 0xffffffcc
   18e68:	mov	r0, r2
   18e6c:	bl	1194c <flockfile@plt>
   18e70:	movw	r5, #2704	; 0xa90
   18e74:	movt	r5, #3
   18e78:	ldr	r0, [r5, #36]	; 0x24
   18e7c:	cmp	r0, #0
   18e80:	bne	18e8c <argp_help@@Base+0x7c>
   18e84:	ldr	r0, [fp, #-48]	; 0xffffffd0
   18e88:	bl	19448 <argp_failure@@Base+0x140>
   18e8c:	ldr	r2, [r5, #32]
   18e90:	mov	r6, #0
   18e94:	mov	r0, r4
   18e98:	mov	r1, #0
   18e9c:	mov	r3, #0
   18ea0:	bl	1c0f8 <argp_failure@@Base+0x2df0>
   18ea4:	cmp	r0, #0
   18ea8:	beq	19020 <argp_help@@Base+0x210>
   18eac:	mov	r5, r0
   18eb0:	tst	r7, #11
   18eb4:	beq	18eec <argp_help@@Base+0xdc>
   18eb8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18ebc:	mov	r1, #0
   18ec0:	bl	19724 <argp_failure@@Base+0x41c>
   18ec4:	mov	r6, r0
   18ec8:	movw	r1, #56956	; 0xde7c
   18ecc:	movt	r1, #1
   18ed0:	bl	197cc <argp_failure@@Base+0x4c4>
   18ed4:	movw	r1, #62211	; 0xf303
   18ed8:	movt	r1, #1
   18edc:	mov	r0, r6
   18ee0:	bl	197cc <argp_failure@@Base+0x4c4>
   18ee4:	mov	r0, r6
   18ee8:	bl	197e8 <argp_failure@@Base+0x4e0>
   18eec:	tst	r7, #3
   18ef0:	str	r4, [fp, #-60]	; 0xffffffc4
   18ef4:	str	r7, [fp, #-40]	; 0xffffffd8
   18ef8:	beq	19030 <argp_help@@Base+0x220>
   18efc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18f00:	bl	19824 <argp_failure@@Base+0x51c>
   18f04:	mov	r2, r0
   18f08:	add	r0, r0, #7
   18f0c:	bic	r0, r0, #7
   18f10:	sub	r0, sp, r0
   18f14:	mov	sp, r0
   18f18:	str	r0, [fp, #-56]	; 0xffffffc8
   18f1c:	mov	r1, #0
   18f20:	bl	118b0 <memset@plt>
   18f24:	movw	r4, #63268	; 0xf724
   18f28:	movt	r4, #1
   18f2c:	mov	r9, r6
   18f30:	mov	r8, #1
   18f34:	b	18fa8 <argp_help@@Base+0x198>
   18f38:	mov	r0, r6
   18f3c:	mov	r1, r5
   18f40:	bl	19898 <argp_failure@@Base+0x590>
   18f44:	orr	r7, r7, #2
   18f48:	str	r7, [fp, #-40]	; 0xffffffd8
   18f4c:	sub	sp, sp, #8
   18f50:	str	r5, [sp]
   18f54:	ldr	r0, [fp, #-44]	; 0xffffffd4
   18f58:	ldr	r1, [fp, #-48]	; 0xffffffd0
   18f5c:	sub	r2, fp, #36	; 0x24
   18f60:	mov	r3, #1
   18f64:	bl	19a14 <argp_failure@@Base+0x70c>
   18f68:	add	sp, sp, #8
   18f6c:	mov	r6, r0
   18f70:	mov	r0, r5
   18f74:	mov	r1, sl
   18f78:	bl	1c968 <argp_failure@@Base+0x3660>
   18f7c:	mov	r0, r5
   18f80:	mov	r1, r4
   18f84:	bl	1c8f0 <argp_failure@@Base+0x35e8>
   18f88:	mov	r0, r5
   18f8c:	mov	r1, #10
   18f90:	bl	1c89c <argp_failure@@Base+0x3594>
   18f94:	cmp	r6, #0
   18f98:	movw	r4, #63275	; 0xf72b
   18f9c:	movt	r4, #1
   18fa0:	mov	r6, r9
   18fa4:	beq	19034 <argp_help@@Base+0x224>
   18fa8:	movw	r0, #2704	; 0xa90
   18fac:	movt	r0, #3
   18fb0:	mov	r7, r0
   18fb4:	ldr	r1, [r0, #28]
   18fb8:	mov	r0, r5
   18fbc:	bl	1c968 <argp_failure@@Base+0x3660>
   18fc0:	mov	sl, r0
   18fc4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   18fc8:	str	r0, [fp, #-36]	; 0xffffffdc
   18fcc:	mov	r0, r5
   18fd0:	movw	r1, #63262	; 0xf71e
   18fd4:	movt	r1, #1
   18fd8:	mov	r2, r4
   18fdc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   18fe0:	bl	1c75c <argp_failure@@Base+0x3454>
   18fe4:	ldr	r1, [r7, #28]
   18fe8:	mov	r0, r5
   18fec:	bl	1c8f0 <argp_failure@@Base+0x35e8>
   18ff0:	mov	r4, r0
   18ff4:	ldr	r7, [fp, #-40]	; 0xffffffd8
   18ff8:	tst	r7, #2
   18ffc:	beq	18f38 <argp_help@@Base+0x128>
   19000:	ldr	r0, [r6, #4]
   19004:	cmp	r0, #0
   19008:	beq	18f4c <argp_help@@Base+0x13c>
   1900c:	mov	r0, r5
   19010:	movw	r1, #63282	; 0xf732
   19014:	movt	r1, #1
   19018:	bl	1c854 <argp_failure@@Base+0x354c>
   1901c:	b	18f4c <argp_help@@Base+0x13c>
   19020:	mov	r0, r4
   19024:	sub	sp, fp, #28
   19028:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1902c:	b	11784 <funlockfile@plt>
   19030:	mov	r8, #0
   19034:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19038:	tst	r0, #16
   1903c:	beq	19068 <argp_help@@Base+0x258>
   19040:	sub	sp, sp, #8
   19044:	mov	r0, #1
   19048:	stm	sp, {r0, r5}
   1904c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19050:	ldr	r1, [fp, #-48]	; 0xffffffd0
   19054:	mov	r2, #0
   19058:	mov	r3, #0
   1905c:	bl	19be0 <argp_failure@@Base+0x8d8>
   19060:	add	sp, sp, #8
   19064:	orr	r8, r0, r8
   19068:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1906c:	tst	r0, #4
   19070:	beq	19090 <argp_help@@Base+0x280>
   19074:	movw	r1, #63295	; 0xf73f
   19078:	movt	r1, #1
   1907c:	mov	r0, r5
   19080:	ldr	r2, [fp, #-52]	; 0xffffffcc
   19084:	mov	r3, r2
   19088:	bl	1c75c <argp_failure@@Base+0x3454>
   1908c:	mov	r8, #1
   19090:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19094:	tst	r0, #8
   19098:	beq	190d0 <argp_help@@Base+0x2c0>
   1909c:	ldr	r0, [r6, #4]
   190a0:	cmp	r0, #0
   190a4:	beq	190d0 <argp_help@@Base+0x2c0>
   190a8:	cmp	r8, #0
   190ac:	beq	190bc <argp_help@@Base+0x2ac>
   190b0:	mov	r0, r5
   190b4:	mov	r1, #10
   190b8:	bl	1c89c <argp_failure@@Base+0x3594>
   190bc:	mov	r0, r6
   190c0:	ldr	r1, [fp, #-48]	; 0xffffffd0
   190c4:	mov	r2, r5
   190c8:	bl	19ea4 <argp_failure@@Base+0xb9c>
   190cc:	mov	r8, #1
   190d0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   190d4:	tst	r0, #32
   190d8:	beq	19104 <argp_help@@Base+0x2f4>
   190dc:	sub	sp, sp, #8
   190e0:	mov	r0, #0
   190e4:	stm	sp, {r0, r5}
   190e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   190ec:	ldr	r1, [fp, #-48]	; 0xffffffd0
   190f0:	mov	r2, #1
   190f4:	mov	r3, r8
   190f8:	bl	19be0 <argp_failure@@Base+0x8d8>
   190fc:	add	sp, sp, #8
   19100:	orr	r8, r0, r8
   19104:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19108:	tst	r0, #64	; 0x40
   1910c:	beq	1914c <argp_help@@Base+0x33c>
   19110:	movw	r4, #2996	; 0xbb4
   19114:	movt	r4, #3
   19118:	ldr	r0, [r4]
   1911c:	cmp	r0, #0
   19120:	beq	1914c <argp_help@@Base+0x33c>
   19124:	cmp	r8, #0
   19128:	beq	19138 <argp_help@@Base+0x328>
   1912c:	mov	r0, r5
   19130:	mov	r1, #10
   19134:	bl	1c89c <argp_failure@@Base+0x3594>
   19138:	ldr	r2, [r4]
   1913c:	movw	r1, #63350	; 0xf776
   19140:	movt	r1, #1
   19144:	mov	r0, r5
   19148:	bl	1c75c <argp_failure@@Base+0x3454>
   1914c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   19150:	bl	11784 <funlockfile@plt>
   19154:	cmp	r6, #0
   19158:	movne	r0, r6
   1915c:	blne	19fa0 <argp_failure@@Base+0xc98>
   19160:	mov	r0, r5
   19164:	bl	1c180 <argp_failure@@Base+0x2e78>
   19168:	sub	sp, fp, #28
   1916c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

00019170 <argp_state_help@@Base>:
   19170:	push	{r4, r5, fp, lr}
   19174:	add	fp, sp, #8
   19178:	sub	sp, sp, #8
   1917c:	mov	r4, r2
   19180:	mov	r2, r1
   19184:	mov	r5, r0
   19188:	cmp	r0, #0
   1918c:	beq	191d8 <argp_state_help@@Base+0x68>
   19190:	cmp	r2, #0
   19194:	beq	19210 <argp_state_help@@Base+0xa0>
   19198:	ldr	r0, [r5, #16]
   1919c:	ands	r0, r0, #2
   191a0:	bne	19210 <argp_state_help@@Base+0xa0>
   191a4:	ldr	r0, [r5]
   191a8:	ldr	r1, [r5, #16]
   191ac:	ldr	r3, [r5, #40]	; 0x28
   191b0:	str	r3, [sp]
   191b4:	and	r1, r1, #64	; 0x40
   191b8:	orr	r4, r4, r1, lsl #1
   191bc:	mov	r1, r5
   191c0:	mov	r3, r4
   191c4:	bl	18e3c <argp_help@@Base+0x2c>
   191c8:	ldrb	r0, [r5, #16]
   191cc:	tst	r0, #32
   191d0:	beq	19200 <argp_state_help@@Base+0x90>
   191d4:	b	19210 <argp_state_help@@Base+0xa0>
   191d8:	cmp	r2, #0
   191dc:	beq	19210 <argp_state_help@@Base+0xa0>
   191e0:	movw	r0, #2768	; 0xad0
   191e4:	movt	r0, #3
   191e8:	ldr	r0, [r0]
   191ec:	str	r0, [sp]
   191f0:	mov	r0, #0
   191f4:	mov	r1, r5
   191f8:	mov	r3, r4
   191fc:	bl	18e3c <argp_help@@Base+0x2c>
   19200:	tst	r4, #256	; 0x100
   19204:	bne	19218 <argp_state_help@@Base+0xa8>
   19208:	tst	r4, #512	; 0x200
   1920c:	bne	19228 <argp_state_help@@Base+0xb8>
   19210:	sub	sp, fp, #8
   19214:	pop	{r4, r5, fp, pc}
   19218:	movw	r0, #2760	; 0xac8
   1921c:	movt	r0, #3
   19220:	ldr	r0, [r0]
   19224:	bl	11844 <exit@plt>
   19228:	mov	r0, #0
   1922c:	bl	11844 <exit@plt>

00019230 <argp_error@@Base>:
   19230:	sub	sp, sp, #8
   19234:	push	{r4, r5, r6, sl, fp, lr}
   19238:	add	fp, sp, #16
   1923c:	sub	sp, sp, #8
   19240:	mov	r5, r1
   19244:	mov	r4, r0
   19248:	str	r2, [fp, #8]
   1924c:	str	r3, [fp, #12]
   19250:	cmp	r0, #0
   19254:	beq	1926c <argp_error@@Base+0x3c>
   19258:	ldrb	r0, [r4, #16]
   1925c:	tst	r0, #2
   19260:	bne	192f8 <argp_error@@Base+0xc8>
   19264:	add	r0, r4, #44	; 0x2c
   19268:	b	19274 <argp_error@@Base+0x44>
   1926c:	movw	r0, #2776	; 0xad8
   19270:	movt	r0, #3
   19274:	ldr	r6, [r0]
   19278:	cmp	r6, #0
   1927c:	beq	192f8 <argp_error@@Base+0xc8>
   19280:	mov	r0, r6
   19284:	bl	1194c <flockfile@plt>
   19288:	add	r0, fp, #8
   1928c:	str	r0, [sp, #4]
   19290:	movw	r0, #2768	; 0xad0
   19294:	movt	r0, #3
   19298:	cmp	r4, #0
   1929c:	addne	r0, r4, #40	; 0x28
   192a0:	ldr	r0, [r0]
   192a4:	mov	r1, r6
   192a8:	bl	11694 <fputs_unlocked@plt>
   192ac:	mov	r0, #58	; 0x3a
   192b0:	mov	r1, r6
   192b4:	bl	11a00 <putc_unlocked@plt>
   192b8:	mov	r0, #32
   192bc:	mov	r1, r6
   192c0:	bl	11a00 <putc_unlocked@plt>
   192c4:	ldr	r2, [sp, #4]
   192c8:	mov	r0, r6
   192cc:	mov	r1, r5
   192d0:	bl	1191c <vfprintf@plt>
   192d4:	mov	r0, #10
   192d8:	mov	r1, r6
   192dc:	bl	11a00 <putc_unlocked@plt>
   192e0:	mov	r0, r4
   192e4:	mov	r1, r6
   192e8:	mov	r2, #260	; 0x104
   192ec:	bl	19170 <argp_state_help@@Base>
   192f0:	mov	r0, r6
   192f4:	bl	11784 <funlockfile@plt>
   192f8:	sub	sp, fp, #16
   192fc:	pop	{r4, r5, r6, sl, fp, lr}
   19300:	add	sp, sp, #8
   19304:	bx	lr

00019308 <argp_failure@@Base>:
   19308:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1930c:	add	fp, sp, #24
   19310:	sub	sp, sp, #200	; 0xc8
   19314:	mov	r4, r3
   19318:	mov	r7, r2
   1931c:	mov	r8, r1
   19320:	mov	r5, r0
   19324:	cmp	r0, #0
   19328:	beq	19340 <argp_failure@@Base+0x38>
   1932c:	ldrb	r0, [r5, #16]
   19330:	tst	r0, #2
   19334:	bne	19440 <argp_failure@@Base+0x138>
   19338:	add	r0, r5, #44	; 0x2c
   1933c:	b	19348 <argp_failure@@Base+0x40>
   19340:	movw	r0, #2776	; 0xad8
   19344:	movt	r0, #3
   19348:	ldr	r6, [r0]
   1934c:	cmp	r6, #0
   19350:	beq	19440 <argp_failure@@Base+0x138>
   19354:	mov	r0, r6
   19358:	bl	1194c <flockfile@plt>
   1935c:	movw	r0, #2768	; 0xad0
   19360:	movt	r0, #3
   19364:	cmp	r5, #0
   19368:	addne	r0, r5, #40	; 0x28
   1936c:	ldr	r0, [r0]
   19370:	mov	r1, r6
   19374:	bl	11694 <fputs_unlocked@plt>
   19378:	cmp	r4, #0
   1937c:	beq	193b0 <argp_failure@@Base+0xa8>
   19380:	add	r0, fp, #8
   19384:	str	r0, [sp]
   19388:	mov	r0, #58	; 0x3a
   1938c:	mov	r1, r6
   19390:	bl	11a00 <putc_unlocked@plt>
   19394:	mov	r0, #32
   19398:	mov	r1, r6
   1939c:	bl	11a00 <putc_unlocked@plt>
   193a0:	ldr	r2, [sp]
   193a4:	mov	r0, r6
   193a8:	mov	r1, r4
   193ac:	bl	1191c <vfprintf@plt>
   193b0:	cmp	r7, #0
   193b4:	beq	1940c <argp_failure@@Base+0x104>
   193b8:	mov	r0, #58	; 0x3a
   193bc:	mov	r1, r6
   193c0:	bl	11a00 <putc_unlocked@plt>
   193c4:	mov	r0, #32
   193c8:	mov	r1, r6
   193cc:	bl	11a00 <putc_unlocked@plt>
   193d0:	mov	r1, sp
   193d4:	mov	r0, r7
   193d8:	mov	r2, #200	; 0xc8
   193dc:	bl	11898 <strerror_r@plt>
   193e0:	cmp	r0, #0
   193e4:	bne	19404 <argp_failure@@Base+0xfc>
   193e8:	mov	r0, r7
   193ec:	bl	11808 <strerror@plt>
   193f0:	mov	r1, r0
   193f4:	movw	r0, #63241	; 0xf709
   193f8:	movt	r0, #1
   193fc:	cmp	r1, #0
   19400:	movne	r0, r1
   19404:	mov	r1, r6
   19408:	bl	11694 <fputs_unlocked@plt>
   1940c:	mov	r0, #10
   19410:	mov	r1, r6
   19414:	bl	11a00 <putc_unlocked@plt>
   19418:	mov	r0, r6
   1941c:	bl	11784 <funlockfile@plt>
   19420:	cmp	r8, #0
   19424:	beq	19440 <argp_failure@@Base+0x138>
   19428:	cmp	r5, #0
   1942c:	ldrbne	r0, [r5, #16]
   19430:	tstne	r0, #32
   19434:	bne	19440 <argp_failure@@Base+0x138>
   19438:	mov	r0, r8
   1943c:	bl	11844 <exit@plt>
   19440:	sub	sp, fp, #24
   19444:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19448:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1944c:	add	fp, sp, #28
   19450:	sub	sp, sp, #60	; 0x3c
   19454:	str	r0, [sp, #8]
   19458:	movw	r0, #63370	; 0xf78a
   1945c:	movt	r0, #1
   19460:	bl	117d8 <getenv@plt>
   19464:	mov	r7, r0
   19468:	movw	r0, #2704	; 0xa90
   1946c:	movt	r0, #3
   19470:	add	r1, r0, #16
   19474:	mov	r2, #32
   19478:	vld1.64	{d16-d17}, [r0], r2
   1947c:	vld1.64	{d18-d19}, [r1]
   19480:	add	r3, sp, #16
   19484:	add	r1, r3, #16
   19488:	vldr	d20, [r0]
   1948c:	vst1.64	{d18-d19}, [r1]
   19490:	mov	r0, r3
   19494:	vst1.64	{d16-d17}, [r0], r2
   19498:	vstr	d20, [r0]
   1949c:	cmp	r7, #0
   194a0:	beq	1971c <argp_failure@@Base+0x414>
   194a4:	ldrb	r4, [r7]
   194a8:	cmp	r4, #0
   194ac:	beq	19710 <argp_failure@@Base+0x408>
   194b0:	bl	11838 <__ctype_b_loc@plt>
   194b4:	movw	sl, #64017	; 0xfa11
   194b8:	movt	sl, #1
   194bc:	str	r0, [sp, #12]
   194c0:	b	194d8 <argp_failure@@Base+0x1d0>
   194c4:	tst	r4, #255	; 0xff
   194c8:	bne	196f4 <argp_failure@@Base+0x3ec>
   194cc:	ldrb	r4, [r7]
   194d0:	cmp	r4, #0
   194d4:	beq	19710 <argp_failure@@Base+0x408>
   194d8:	ldr	r6, [r0]
   194dc:	uxtb	r1, r4
   194e0:	add	r1, r6, r1, lsl #1
   194e4:	ldrh	r1, [r1]
   194e8:	tst	r1, #8192	; 0x2000
   194ec:	beq	19508 <argp_failure@@Base+0x200>
   194f0:	ldr	r6, [r0]
   194f4:	ldrb	r4, [r7, #1]!
   194f8:	add	r1, r6, r4, lsl #1
   194fc:	ldrh	r1, [r1]
   19500:	tst	r1, #8192	; 0x2000
   19504:	bne	194f4 <argp_failure@@Base+0x1ec>
   19508:	tst	r1, #1024	; 0x400
   1950c:	beq	194c4 <argp_failure@@Base+0x1bc>
   19510:	sub	r5, r7, #1
   19514:	mov	r0, r7
   19518:	b	19524 <argp_failure@@Base+0x21c>
   1951c:	add	r5, r5, #1
   19520:	add	r0, r0, #1
   19524:	ldrb	r1, [r0]
   19528:	ldrb	r2, [r6, r1, lsl #1]
   1952c:	tst	r2, #8
   19530:	bne	1951c <argp_failure@@Base+0x214>
   19534:	cmp	r1, #95	; 0x5f
   19538:	cmpne	r1, #45	; 0x2d
   1953c:	beq	1951c <argp_failure@@Base+0x214>
   19540:	ldrb	r1, [r5, #1]!
   19544:	add	r2, r6, r1, lsl #1
   19548:	ldrb	r2, [r2, #1]
   1954c:	tst	r2, #32
   19550:	bne	19540 <argp_failure@@Base+0x238>
   19554:	sub	r8, r0, r7
   19558:	cmp	r1, #0
   1955c:	cmpne	r1, #44	; 0x2c
   19560:	bne	195b0 <argp_failure@@Base+0x2a8>
   19564:	uxtb	r0, r4
   19568:	mov	r4, #1
   1956c:	cmp	r0, #110	; 0x6e
   19570:	bne	195a8 <argp_failure@@Base+0x2a0>
   19574:	ldrb	r0, [r7, #1]
   19578:	mov	r4, #1
   1957c:	cmp	r0, #111	; 0x6f
   19580:	bne	195a8 <argp_failure@@Base+0x2a0>
   19584:	ldrb	r0, [r7, #2]
   19588:	mov	r4, #1
   1958c:	cmp	r0, #45	; 0x2d
   19590:	bne	195a8 <argp_failure@@Base+0x2a0>
   19594:	sub	r8, r8, #3
   19598:	add	r7, r7, #3
   1959c:	mov	r6, #0
   195a0:	mov	r4, #1
   195a4:	b	1962c <argp_failure@@Base+0x324>
   195a8:	mov	r6, #1
   195ac:	b	1962c <argp_failure@@Base+0x324>
   195b0:	cmp	r1, #61	; 0x3d
   195b4:	bne	195cc <argp_failure@@Base+0x2c4>
   195b8:	ldrb	r0, [r5, #1]!
   195bc:	add	r0, r6, r0, lsl #1
   195c0:	ldrb	r0, [r0, #1]
   195c4:	tst	r0, #32
   195c8:	bne	195b8 <argp_failure@@Base+0x2b0>
   195cc:	ldrb	r0, [r5]
   195d0:	add	r0, r6, r0, lsl #1
   195d4:	ldrb	r0, [r0, #1]
   195d8:	mov	r4, #0
   195dc:	tst	r0, #8
   195e0:	bne	195ec <argp_failure@@Base+0x2e4>
   195e4:	mov	r6, #0
   195e8:	b	1962c <argp_failure@@Base+0x324>
   195ec:	mov	r0, r5
   195f0:	bl	11964 <atoi@plt>
   195f4:	sub	r2, r5, #1
   195f8:	mov	r5, r2
   195fc:	ldrb	r1, [r2, #1]!
   19600:	add	r1, r6, r1, lsl #1
   19604:	ldrb	r1, [r1, #1]
   19608:	tst	r1, #8
   1960c:	bne	195f8 <argp_failure@@Base+0x2f0>
   19610:	ldrb	r1, [r5, #1]!
   19614:	add	r1, r6, r1, lsl #1
   19618:	ldrb	r1, [r1, #1]
   1961c:	tst	r1, #32
   19620:	bne	19610 <argp_failure@@Base+0x308>
   19624:	mov	r4, #0
   19628:	mov	r6, r0
   1962c:	mov	r9, sl
   19630:	b	19644 <argp_failure@@Base+0x33c>
   19634:	add	r9, r9, #16
   19638:	add	r0, sl, #144	; 0x90
   1963c:	cmp	r9, r0
   19640:	bcs	1968c <argp_failure@@Base+0x384>
   19644:	mov	r0, r9
   19648:	bl	1185c <strlen@plt>
   1964c:	cmp	r0, r8
   19650:	bne	19634 <argp_failure@@Base+0x32c>
   19654:	mov	r0, r7
   19658:	mov	r1, r9
   1965c:	mov	r2, r8
   19660:	bl	119d0 <strncmp@plt>
   19664:	cmp	r0, #0
   19668:	bne	19634 <argp_failure@@Base+0x32c>
   1966c:	cmp	r4, #0
   19670:	beq	19680 <argp_failure@@Base+0x378>
   19674:	ldrb	r0, [r9, #14]
   19678:	cmp	r0, #0
   1967c:	beq	196d0 <argp_failure@@Base+0x3c8>
   19680:	ldrb	r0, [r9, #15]
   19684:	add	r1, sp, #16
   19688:	str	r6, [r1, r0]
   1968c:	add	r0, sl, #144	; 0x90
   19690:	cmp	r9, r0
   19694:	bne	196b8 <argp_failure@@Base+0x3b0>
   19698:	str	r8, [sp]
   1969c:	str	r7, [sp, #4]
   196a0:	ldr	r0, [sp, #8]
   196a4:	mov	r1, #0
   196a8:	mov	r2, #0
   196ac:	movw	r3, #63431	; 0xf7c7
   196b0:	movt	r3, #1
   196b4:	bl	19308 <argp_failure@@Base>
   196b8:	mov	r7, r5
   196bc:	ldrb	r0, [r7], #1
   196c0:	cmp	r0, #44	; 0x2c
   196c4:	movne	r7, r5
   196c8:	ldr	r0, [sp, #12]
   196cc:	b	194cc <argp_failure@@Base+0x1c4>
   196d0:	str	r8, [sp]
   196d4:	str	r7, [sp, #4]
   196d8:	ldr	r0, [sp, #8]
   196dc:	mov	r1, #0
   196e0:	mov	r2, #0
   196e4:	movw	r3, #63384	; 0xf798
   196e8:	movt	r3, #1
   196ec:	bl	19308 <argp_failure@@Base>
   196f0:	b	1968c <argp_failure@@Base+0x384>
   196f4:	str	r7, [sp]
   196f8:	movw	r3, #63469	; 0xf7ed
   196fc:	movt	r3, #1
   19700:	ldr	r0, [sp, #8]
   19704:	mov	r1, #0
   19708:	mov	r2, #0
   1970c:	bl	19308 <argp_failure@@Base>
   19710:	add	r1, sp, #16
   19714:	ldr	r0, [sp, #8]
   19718:	bl	19ff4 <argp_failure@@Base+0xcec>
   1971c:	sub	sp, fp, #28
   19720:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19724:	push	{r4, r5, r6, r7, fp, lr}
   19728:	add	fp, sp, #16
   1972c:	sub	sp, sp, #8
   19730:	mov	r4, r1
   19734:	mov	r5, r0
   19738:	ldr	r7, [r0, #16]
   1973c:	bl	1a0b0 <argp_failure@@Base+0xda8>
   19740:	mov	r6, r0
   19744:	cmp	r7, #0
   19748:	beq	197c0 <argp_failure@@Base+0x4b8>
   1974c:	ldr	r0, [r7]
   19750:	cmp	r0, #0
   19754:	bne	197a0 <argp_failure@@Base+0x498>
   19758:	b	197c0 <argp_failure@@Base+0x4b8>
   1975c:	ldr	r2, [r7, #8]
   19760:	ldr	r0, [r5, #16]
   19764:	stm	sp, {r4, r5}
   19768:	sub	r0, r7, r0
   1976c:	asr	r3, r0, #4
   19770:	mov	r0, r6
   19774:	bl	1a30c <argp_failure@@Base+0x1004>
   19778:	mov	r2, r0
   1977c:	ldr	r0, [r7]
   19780:	mov	r1, r2
   19784:	bl	19724 <argp_failure@@Base+0x41c>
   19788:	mov	r1, r0
   1978c:	mov	r0, r6
   19790:	bl	1a378 <argp_failure@@Base+0x1070>
   19794:	ldr	r0, [r7, #16]!
   19798:	cmp	r0, #0
   1979c:	beq	197c0 <argp_failure@@Base+0x4b8>
   197a0:	ldr	r1, [r7, #12]
   197a4:	cmp	r1, #0
   197a8:	bne	1975c <argp_failure@@Base+0x454>
   197ac:	ldr	r0, [r7, #8]
   197b0:	cmp	r0, #0
   197b4:	mov	r2, r4
   197b8:	bne	1975c <argp_failure@@Base+0x454>
   197bc:	b	1977c <argp_failure@@Base+0x474>
   197c0:	mov	r0, r6
   197c4:	sub	sp, fp, #16
   197c8:	pop	{r4, r5, r6, r7, fp, pc}
   197cc:	push	{fp, lr}
   197d0:	mov	fp, sp
   197d4:	bl	1a624 <argp_failure@@Base+0x131c>
   197d8:	cmp	r0, #0
   197dc:	mvnne	r1, #0
   197e0:	strne	r1, [r0, #12]
   197e4:	pop	{fp, pc}
   197e8:	ldr	r1, [r0, #4]
   197ec:	cmp	r1, #0
   197f0:	bxeq	lr
   197f4:	ldr	r2, [r0]
   197f8:	add	r2, r2, #24
   197fc:	mov	r3, #0
   19800:	str	r3, [r2], #28
   19804:	add	r3, r3, #1
   19808:	cmp	r1, r3
   1980c:	bne	19800 <argp_failure@@Base+0x4f8>
   19810:	ldr	r0, [r0]
   19814:	movw	r3, #42672	; 0xa6b0
   19818:	movt	r3, #1
   1981c:	mov	r2, #28
   19820:	b	1197c <qsort@plt>
   19824:	push	{r4, r5, fp, lr}
   19828:	add	fp, sp, #8
   1982c:	mov	r1, r0
   19830:	ldr	r0, [r0, #8]
   19834:	ldr	r5, [r1, #16]
   19838:	cmp	r0, #0
   1983c:	beq	19860 <argp_failure@@Base+0x558>
   19840:	mov	r1, #10
   19844:	bl	11868 <strchr@plt>
   19848:	mov	r4, r0
   1984c:	cmp	r0, #0
   19850:	movwne	r4, #1
   19854:	cmp	r5, #0
   19858:	bne	1986c <argp_failure@@Base+0x564>
   1985c:	b	19890 <argp_failure@@Base+0x588>
   19860:	mov	r4, #0
   19864:	cmp	r5, #0
   19868:	beq	19890 <argp_failure@@Base+0x588>
   1986c:	ldr	r0, [r5]
   19870:	cmp	r0, #0
   19874:	beq	19890 <argp_failure@@Base+0x588>
   19878:	add	r5, r5, #16
   1987c:	bl	19824 <argp_failure@@Base+0x51c>
   19880:	add	r4, r0, r4
   19884:	ldr	r0, [r5], #16
   19888:	cmp	r0, #0
   1988c:	bne	1987c <argp_failure@@Base+0x574>
   19890:	mov	r0, r4
   19894:	pop	{r4, r5, fp, pc}
   19898:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1989c:	add	fp, sp, #28
   198a0:	sub	sp, sp, #12
   198a4:	ldr	r4, [r0, #4]
   198a8:	cmp	r4, #0
   198ac:	beq	19a0c <argp_failure@@Base+0x704>
   198b0:	mov	sl, r1
   198b4:	mov	r8, r0
   198b8:	ldr	r0, [r0, #8]
   198bc:	bl	1185c <strlen@plt>
   198c0:	add	r0, r0, #8
   198c4:	bic	r0, r0, #7
   198c8:	sub	r9, sp, r0
   198cc:	mov	sp, r9
   198d0:	str	r9, [fp, #-36]	; 0xffffffdc
   198d4:	ldr	r7, [r8]
   198d8:	movw	r5, #44036	; 0xac04
   198dc:	movt	r5, #1
   198e0:	sub	r6, fp, #36	; 0x24
   198e4:	ldr	r0, [r7, #20]
   198e8:	ldr	r2, [r0, #24]
   198ec:	mov	r0, r7
   198f0:	mov	r1, r5
   198f4:	mov	r3, r6
   198f8:	bl	1ab28 <argp_failure@@Base+0x1820>
   198fc:	subs	r4, r4, #1
   19900:	add	r7, r7, #28
   19904:	bne	198e4 <argp_failure@@Base+0x5dc>
   19908:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1990c:	cmp	r0, r9
   19910:	bls	19938 <argp_failure@@Base+0x630>
   19914:	add	r1, r0, #1
   19918:	str	r1, [fp, #-36]	; 0xffffffdc
   1991c:	mov	r1, #0
   19920:	strb	r1, [r0]
   19924:	movw	r1, #63815	; 0xf947
   19928:	movt	r1, #1
   1992c:	mov	r0, sl
   19930:	mov	r2, r9
   19934:	bl	1c75c <argp_failure@@Base+0x3454>
   19938:	ldr	r4, [r8, #4]
   1993c:	cmp	r4, #0
   19940:	beq	19a0c <argp_failure@@Base+0x704>
   19944:	ldr	r5, [r8]
   19948:	movw	r6, #44108	; 0xac4c
   1994c:	movt	r6, #1
   19950:	ldr	r0, [r5, #20]
   19954:	ldr	r2, [r0, #24]
   19958:	mov	r0, r5
   1995c:	mov	r1, r6
   19960:	mov	r3, sl
   19964:	bl	1ab28 <argp_failure@@Base+0x1820>
   19968:	subs	r4, r4, #1
   1996c:	add	r5, r5, #28
   19970:	bne	19950 <argp_failure@@Base+0x648>
   19974:	ldr	r9, [r8, #4]
   19978:	cmp	r9, #0
   1997c:	beq	19a0c <argp_failure@@Base+0x704>
   19980:	ldr	r8, [r8]
   19984:	b	19994 <argp_failure@@Base+0x68c>
   19988:	subs	r9, r9, #1
   1998c:	add	r8, r8, #28
   19990:	beq	19a0c <argp_failure@@Base+0x704>
   19994:	ldr	r0, [r8, #4]
   19998:	cmp	r0, #0
   1999c:	beq	19988 <argp_failure@@Base+0x680>
   199a0:	ldr	r5, [r8]
   199a4:	ldr	r1, [r8, #20]
   199a8:	ldr	r6, [r1, #24]
   199ac:	sub	r4, r0, #1
   199b0:	mov	r7, r5
   199b4:	ldr	r1, [r7]
   199b8:	mov	r0, #0
   199bc:	cmp	r1, #0
   199c0:	beq	199ec <argp_failure@@Base+0x6e4>
   199c4:	ldr	r1, [r7, #12]
   199c8:	tst	r1, #4
   199cc:	moveq	r5, r7
   199d0:	tst	r1, #2
   199d4:	bne	199ec <argp_failure@@Base+0x6e4>
   199d8:	mov	r0, r7
   199dc:	mov	r1, r5
   199e0:	mov	r2, r6
   199e4:	mov	r3, sl
   199e8:	bl	1accc <argp_failure@@Base+0x19c4>
   199ec:	sub	r1, r4, #1
   199f0:	cmp	r1, r4
   199f4:	bcs	19988 <argp_failure@@Base+0x680>
   199f8:	add	r7, r7, #24
   199fc:	cmp	r0, #0
   19a00:	mov	r4, r1
   19a04:	beq	199b4 <argp_failure@@Base+0x6ac>
   19a08:	b	19988 <argp_failure@@Base+0x680>
   19a0c:	sub	sp, fp, #28
   19a10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19a14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19a18:	add	fp, sp, #28
   19a1c:	sub	sp, sp, #28
   19a20:	mov	r4, r3
   19a24:	mov	r9, r2
   19a28:	mov	r8, r1
   19a2c:	mov	r2, r0
   19a30:	ldr	sl, [r9]
   19a34:	ldr	r7, [r0, #8]
   19a38:	ldr	r6, [r0, #16]
   19a3c:	movw	r1, #6
   19a40:	movt	r1, #512	; 0x200
   19a44:	mov	r0, r7
   19a48:	mov	r3, r8
   19a4c:	bl	1ad80 <argp_failure@@Base+0x1a78>
   19a50:	ldr	r5, [fp, #8]
   19a54:	cmp	r0, #0
   19a58:	beq	19ac0 <argp_failure@@Base+0x7b8>
   19a5c:	str	r7, [sp, #20]
   19a60:	mov	r5, r0
   19a64:	mov	r1, #10
   19a68:	bl	116f4 <strchrnul@plt>
   19a6c:	mov	r7, r0
   19a70:	ldrb	r0, [r0]
   19a74:	cmp	r0, #0
   19a78:	str	sl, [sp, #12]
   19a7c:	str	r6, [sp, #8]
   19a80:	beq	19ad8 <argp_failure@@Base+0x7d0>
   19a84:	str	r5, [sp, #16]
   19a88:	ldrb	r0, [sl]
   19a8c:	cmp	r0, #0
   19a90:	beq	19ae8 <argp_failure@@Base+0x7e0>
   19a94:	ldrb	r6, [sl]
   19a98:	mov	r5, #0
   19a9c:	add	sl, r7, #1
   19aa0:	mov	r0, sl
   19aa4:	mov	r1, #10
   19aa8:	bl	116f4 <strchrnul@plt>
   19aac:	mov	r7, r0
   19ab0:	add	r5, r5, #1
   19ab4:	cmp	r5, r6
   19ab8:	bcc	19a9c <argp_failure@@Base+0x794>
   19abc:	b	19aec <argp_failure@@Base+0x7e4>
   19ac0:	mov	r7, #0
   19ac4:	mov	r0, #0
   19ac8:	str	r0, [sp, #24]
   19acc:	cmp	r6, #0
   19ad0:	bne	19b58 <argp_failure@@Base+0x850>
   19ad4:	b	19b90 <argp_failure@@Base+0x888>
   19ad8:	mov	r0, #0
   19adc:	str	r0, [sp, #24]
   19ae0:	mov	sl, r5
   19ae4:	b	19b04 <argp_failure@@Base+0x7fc>
   19ae8:	ldr	sl, [sp, #16]
   19aec:	ldr	r0, [r9]
   19af0:	add	r0, r0, #1
   19af4:	str	r0, [r9]
   19af8:	mov	r0, #1
   19afc:	str	r0, [sp, #24]
   19b00:	ldr	r5, [sp, #16]
   19b04:	sub	r0, r7, sl
   19b08:	str	r0, [sp, #16]
   19b0c:	add	r1, r0, #1
   19b10:	ldr	r6, [fp, #8]
   19b14:	mov	r0, r6
   19b18:	bl	1ad4c <argp_failure@@Base+0x1a44>
   19b1c:	mov	r0, r6
   19b20:	mov	r1, sl
   19b24:	ldr	r2, [sp, #16]
   19b28:	bl	1c7e8 <argp_failure@@Base+0x34e0>
   19b2c:	ldr	r0, [sp, #20]
   19b30:	cmp	r5, r0
   19b34:	cmpne	r5, #0
   19b38:	beq	19b44 <argp_failure@@Base+0x83c>
   19b3c:	mov	r0, r5
   19b40:	bl	17d48 <argp_usage@@Base+0x190>
   19b44:	ldr	sl, [sp, #12]
   19b48:	ldr	r5, [fp, #8]
   19b4c:	ldr	r6, [sp, #8]
   19b50:	cmp	r6, #0
   19b54:	beq	19b90 <argp_failure@@Base+0x888>
   19b58:	ldr	r0, [r6]
   19b5c:	cmp	r0, #0
   19b60:	beq	19b90 <argp_failure@@Base+0x888>
   19b64:	add	r6, r6, #16
   19b68:	str	r5, [sp]
   19b6c:	mov	r1, r8
   19b70:	mov	r2, r9
   19b74:	mov	r3, r4
   19b78:	bl	19a14 <argp_failure@@Base+0x70c>
   19b7c:	clz	r0, r0
   19b80:	lsr	r4, r0, #5
   19b84:	ldr	r0, [r6], #16
   19b88:	cmp	r0, #0
   19b8c:	bne	19b68 <argp_failure@@Base+0x860>
   19b90:	ldr	r0, [sp, #24]
   19b94:	cmp	r0, #0
   19b98:	cmpne	r4, #0
   19b9c:	bne	19bb0 <argp_failure@@Base+0x8a8>
   19ba0:	clz	r0, r4
   19ba4:	lsr	r0, r0, #5
   19ba8:	sub	sp, fp, #28
   19bac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19bb0:	ldrb	r0, [sl]
   19bb4:	ldrb	r1, [r7]
   19bb8:	cmp	r1, #0
   19bbc:	beq	19bd0 <argp_failure@@Base+0x8c8>
   19bc0:	add	r0, r0, #1
   19bc4:	strb	r0, [sl]
   19bc8:	mov	r4, #0
   19bcc:	b	19ba0 <argp_failure@@Base+0x898>
   19bd0:	cmp	r0, #0
   19bd4:	movne	r0, #0
   19bd8:	strbne	r0, [sl]
   19bdc:	b	19ba0 <argp_failure@@Base+0x898>
   19be0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19be4:	add	fp, sp, #28
   19be8:	sub	sp, sp, #28
   19bec:	mov	r8, r3
   19bf0:	mov	r7, r2
   19bf4:	mov	sl, r1
   19bf8:	mov	r5, r0
   19bfc:	ldr	r4, [r0, #12]
   19c00:	ldr	r0, [r0, #16]
   19c04:	cmp	r4, #0
   19c08:	str	r0, [sp, #16]
   19c0c:	mov	r1, #0
   19c10:	beq	19c50 <argp_failure@@Base+0x948>
   19c14:	str	r1, [sp, #20]
   19c18:	mov	r0, r4
   19c1c:	mov	r1, #11
   19c20:	bl	11868 <strchr@plt>
   19c24:	mov	r6, r0
   19c28:	cmp	r0, #0
   19c2c:	mov	r9, r0
   19c30:	subne	r9, r9, r4
   19c34:	cmp	r7, #0
   19c38:	movne	r9, #0
   19c3c:	cmp	r0, #0
   19c40:	addne	r6, r6, #1
   19c44:	cmp	r7, #0
   19c48:	moveq	r6, r4
   19c4c:	b	19c5c <argp_failure@@Base+0x954>
   19c50:	str	r1, [sp, #20]
   19c54:	mov	r9, #0
   19c58:	mov	r6, #0
   19c5c:	ldr	r0, [r5, #20]
   19c60:	cmp	r0, #0
   19c64:	str	sl, [sp, #12]
   19c68:	str	r7, [sp, #8]
   19c6c:	str	r5, [sp, #24]
   19c70:	mov	r4, r8
   19c74:	beq	19d08 <argp_failure@@Base+0xa00>
   19c78:	cmp	r9, #0
   19c7c:	beq	19c90 <argp_failure@@Base+0x988>
   19c80:	mov	r0, r6
   19c84:	mov	r1, r9
   19c88:	bl	11724 <strndup@plt>
   19c8c:	mov	r6, r0
   19c90:	mov	r0, r5
   19c94:	mov	r1, sl
   19c98:	bl	172f8 <argp_parse@@Base+0x818>
   19c9c:	mov	r2, r0
   19ca0:	cmp	r7, #0
   19ca4:	movw	r0, #1
   19ca8:	movt	r0, #512	; 0x200
   19cac:	addne	r0, r0, #1
   19cb0:	ldr	r3, [r5, #20]
   19cb4:	mov	r1, r6
   19cb8:	str	r2, [sp, #20]
   19cbc:	blx	r3
   19cc0:	mov	sl, r0
   19cc4:	cmp	sl, #0
   19cc8:	beq	19d14 <argp_failure@@Base+0xa0c>
   19ccc:	cmp	r4, #0
   19cd0:	beq	19ce0 <argp_failure@@Base+0x9d8>
   19cd4:	ldr	r0, [fp, #12]
   19cd8:	mov	r1, #10
   19cdc:	bl	1c89c <argp_failure@@Base+0x3594>
   19ce0:	cmp	r9, #0
   19ce4:	beq	19d1c <argp_failure@@Base+0xa14>
   19ce8:	cmp	sl, r6
   19cec:	bne	19d1c <argp_failure@@Base+0xa14>
   19cf0:	ldr	r5, [fp, #12]
   19cf4:	mov	r0, r5
   19cf8:	mov	r1, r6
   19cfc:	mov	r2, r9
   19d00:	bl	1c7e8 <argp_failure@@Base+0x34e0>
   19d04:	b	19d2c <argp_failure@@Base+0xa24>
   19d08:	mov	sl, r6
   19d0c:	cmp	sl, #0
   19d10:	bne	19ccc <argp_failure@@Base+0x9c4>
   19d14:	mov	r8, #0
   19d18:	b	19d64 <argp_failure@@Base+0xa5c>
   19d1c:	ldr	r5, [fp, #12]
   19d20:	mov	r0, r5
   19d24:	mov	r1, sl
   19d28:	bl	1c854 <argp_failure@@Base+0x354c>
   19d2c:	mov	r0, r5
   19d30:	bl	1c9a4 <argp_failure@@Base+0x369c>
   19d34:	ldr	r1, [r5, #4]
   19d38:	cmp	r0, r1
   19d3c:	bls	19d4c <argp_failure@@Base+0xa44>
   19d40:	ldr	r0, [fp, #12]
   19d44:	mov	r1, #10
   19d48:	bl	1c89c <argp_failure@@Base+0x3594>
   19d4c:	mov	r8, #1
   19d50:	cmp	sl, r6
   19d54:	cmpne	sl, #0
   19d58:	beq	19d64 <argp_failure@@Base+0xa5c>
   19d5c:	mov	r0, sl
   19d60:	bl	17d48 <argp_usage@@Base+0x190>
   19d64:	mov	r7, r4
   19d68:	ldr	sl, [sp, #12]
   19d6c:	ldr	r5, [sp, #8]
   19d70:	cmp	r9, #0
   19d74:	cmpne	r6, #0
   19d78:	bne	19e70 <argp_failure@@Base+0xb68>
   19d7c:	cmp	r5, #0
   19d80:	ldr	r9, [fp, #12]
   19d84:	beq	19e18 <argp_failure@@Base+0xb10>
   19d88:	ldr	r0, [sp, #24]
   19d8c:	ldr	r3, [r0, #20]
   19d90:	cmp	r3, #0
   19d94:	beq	19e8c <argp_failure@@Base+0xb84>
   19d98:	movw	r0, #1
   19d9c:	movt	r0, #512	; 0x200
   19da0:	add	r0, r0, #3
   19da4:	mov	r1, #0
   19da8:	ldr	r2, [sp, #20]
   19dac:	blx	r3
   19db0:	cmp	r0, #0
   19db4:	ldr	r6, [sp, #16]
   19db8:	beq	19e1c <argp_failure@@Base+0xb14>
   19dbc:	mov	r4, r0
   19dc0:	orrs	r0, r8, r7
   19dc4:	beq	19dd4 <argp_failure@@Base+0xacc>
   19dc8:	mov	r0, r9
   19dcc:	mov	r1, #10
   19dd0:	bl	1c89c <argp_failure@@Base+0x3594>
   19dd4:	mov	r0, r9
   19dd8:	mov	r1, r4
   19ddc:	bl	1c854 <argp_failure@@Base+0x354c>
   19de0:	mov	r0, r4
   19de4:	bl	17d48 <argp_usage@@Base+0x190>
   19de8:	mov	r0, r9
   19dec:	bl	1c9a4 <argp_failure@@Base+0x369c>
   19df0:	ldr	r1, [r9, #4]
   19df4:	mov	r8, #1
   19df8:	cmp	r0, r1
   19dfc:	bls	19e1c <argp_failure@@Base+0xb14>
   19e00:	mov	r0, r9
   19e04:	mov	r1, #10
   19e08:	bl	1c89c <argp_failure@@Base+0x3594>
   19e0c:	cmp	r6, #0
   19e10:	bne	19e24 <argp_failure@@Base+0xb1c>
   19e14:	b	19e98 <argp_failure@@Base+0xb90>
   19e18:	ldr	r6, [sp, #16]
   19e1c:	cmp	r6, #0
   19e20:	beq	19e98 <argp_failure@@Base+0xb90>
   19e24:	ldr	r0, [r6]
   19e28:	cmp	r0, #0
   19e2c:	beq	19e98 <argp_failure@@Base+0xb90>
   19e30:	ldr	r4, [fp, #8]
   19e34:	add	r6, r6, #16
   19e38:	cmp	r4, #0
   19e3c:	cmpne	r8, #0
   19e40:	bne	19e98 <argp_failure@@Base+0xb90>
   19e44:	stm	sp, {r4, r9}
   19e48:	orrs	r3, r8, r7
   19e4c:	movwne	r3, #1
   19e50:	mov	r1, sl
   19e54:	mov	r2, r5
   19e58:	bl	19be0 <argp_failure@@Base+0x8d8>
   19e5c:	orr	r8, r0, r8
   19e60:	ldr	r0, [r6], #16
   19e64:	cmp	r0, #0
   19e68:	bne	19e38 <argp_failure@@Base+0xb30>
   19e6c:	b	19e98 <argp_failure@@Base+0xb90>
   19e70:	ldr	r0, [sp, #24]
   19e74:	ldr	r0, [r0, #20]
   19e78:	cmp	r0, #0
   19e7c:	beq	19d7c <argp_failure@@Base+0xa74>
   19e80:	mov	r0, r6
   19e84:	bl	17d48 <argp_usage@@Base+0x190>
   19e88:	b	19d7c <argp_failure@@Base+0xa74>
   19e8c:	ldr	r6, [sp, #16]
   19e90:	cmp	r6, #0
   19e94:	bne	19e24 <argp_failure@@Base+0xb1c>
   19e98:	mov	r0, r8
   19e9c:	sub	sp, fp, #28
   19ea0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19ea4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   19ea8:	add	fp, sp, #24
   19eac:	sub	sp, sp, #16
   19eb0:	mov	r8, r2
   19eb4:	mov	r5, r1
   19eb8:	mov	r1, #0
   19ebc:	str	r1, [sp, #4]
   19ec0:	str	r1, [sp]
   19ec4:	str	r1, [sp, #8]
   19ec8:	ldr	r4, [r0, #4]
   19ecc:	cmp	r4, #0
   19ed0:	beq	19efc <argp_failure@@Base+0xbf4>
   19ed4:	ldr	r6, [r0]
   19ed8:	mov	r7, sp
   19edc:	mov	r0, r6
   19ee0:	mov	r1, r5
   19ee4:	mov	r2, r8
   19ee8:	mov	r3, r7
   19eec:	bl	1add4 <argp_failure@@Base+0x1acc>
   19ef0:	subs	r4, r4, #1
   19ef4:	add	r6, r6, #28
   19ef8:	bne	19edc <argp_failure@@Base+0xbd4>
   19efc:	ldr	r0, [sp, #8]
   19f00:	cmp	r0, #0
   19f04:	beq	19f98 <argp_failure@@Base+0xc90>
   19f08:	movw	r0, #2704	; 0xa90
   19f0c:	movt	r0, #3
   19f10:	ldr	r0, [r0, #4]
   19f14:	cmp	r0, #0
   19f18:	beq	19f98 <argp_failure@@Base+0xc90>
   19f1c:	cmp	r5, #0
   19f20:	beq	19f2c <argp_failure@@Base+0xc24>
   19f24:	ldr	r2, [r5]
   19f28:	b	19f30 <argp_failure@@Base+0xc28>
   19f2c:	mov	r2, #0
   19f30:	movw	r6, #63874	; 0xf982
   19f34:	movt	r6, #1
   19f38:	movw	r1, #5
   19f3c:	movt	r1, #512	; 0x200
   19f40:	mov	r0, r6
   19f44:	mov	r3, r5
   19f48:	bl	1ad80 <argp_failure@@Base+0x1a78>
   19f4c:	cmp	r0, #0
   19f50:	beq	19f98 <argp_failure@@Base+0xc90>
   19f54:	mov	r5, r0
   19f58:	ldrb	r0, [r0]
   19f5c:	cmp	r0, #0
   19f60:	beq	19f88 <argp_failure@@Base+0xc80>
   19f64:	mov	r0, r8
   19f68:	mov	r1, #10
   19f6c:	bl	1c89c <argp_failure@@Base+0x3594>
   19f70:	mov	r0, r8
   19f74:	mov	r1, r5
   19f78:	bl	1c854 <argp_failure@@Base+0x354c>
   19f7c:	mov	r0, r8
   19f80:	mov	r1, #10
   19f84:	bl	1c89c <argp_failure@@Base+0x3594>
   19f88:	cmp	r5, r6
   19f8c:	beq	19f98 <argp_failure@@Base+0xc90>
   19f90:	mov	r0, r5
   19f94:	bl	17d48 <argp_usage@@Base+0x190>
   19f98:	sub	sp, fp, #24
   19f9c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19fa0:	push	{r4, r5, fp, lr}
   19fa4:	add	fp, sp, #8
   19fa8:	mov	r4, r0
   19fac:	ldr	r0, [r0, #12]
   19fb0:	cmp	r0, #0
   19fb4:	beq	19fcc <argp_failure@@Base+0xcc4>
   19fb8:	ldr	r5, [r0, #24]
   19fbc:	bl	17d48 <argp_usage@@Base+0x190>
   19fc0:	cmp	r5, #0
   19fc4:	mov	r0, r5
   19fc8:	bne	19fb8 <argp_failure@@Base+0xcb0>
   19fcc:	ldr	r0, [r4, #4]
   19fd0:	cmp	r0, #0
   19fd4:	beq	19fe8 <argp_failure@@Base+0xce0>
   19fd8:	ldr	r0, [r4]
   19fdc:	bl	17d48 <argp_usage@@Base+0x190>
   19fe0:	ldr	r0, [r4, #8]
   19fe4:	bl	17d48 <argp_usage@@Base+0x190>
   19fe8:	mov	r0, r4
   19fec:	pop	{r4, r5, fp, lr}
   19ff0:	b	17d48 <argp_usage@@Base+0x190>
   19ff4:	push	{fp, lr}
   19ff8:	mov	fp, sp
   19ffc:	sub	sp, sp, #8
   1a000:	movw	r2, #64017	; 0xfa11
   1a004:	movt	r2, #1
   1a008:	add	ip, r2, #144	; 0x90
   1a00c:	b	1a01c <argp_failure@@Base+0xd14>
   1a010:	add	r2, r2, #16
   1a014:	cmp	r2, ip
   1a018:	bcs	1a06c <argp_failure@@Base+0xd64>
   1a01c:	ldrb	r3, [r2, #14]
   1a020:	cmp	r3, #0
   1a024:	bne	1a010 <argp_failure@@Base+0xd08>
   1a028:	ldrb	r3, [r2, #15]
   1a02c:	cmp	r3, #32
   1a030:	beq	1a010 <argp_failure@@Base+0xd08>
   1a034:	ldr	lr, [r1, r3]
   1a038:	ldr	r3, [r1, #32]
   1a03c:	cmp	lr, r3
   1a040:	blt	1a010 <argp_failure@@Base+0xd08>
   1a044:	movw	r1, #63550	; 0xf83e
   1a048:	movt	r1, #1
   1a04c:	stm	sp, {r1, r2}
   1a050:	movw	r3, #63498	; 0xf80a
   1a054:	movt	r3, #1
   1a058:	mov	r1, #0
   1a05c:	mov	r2, #0
   1a060:	bl	19308 <argp_failure@@Base>
   1a064:	mov	sp, fp
   1a068:	pop	{fp, pc}
   1a06c:	add	r0, r1, #16
   1a070:	vld1.32	{d16-d17}, [r0]
   1a074:	movw	r0, #2704	; 0xa90
   1a078:	movt	r0, #3
   1a07c:	mov	r2, #32
   1a080:	vld1.32	{d18-d19}, [r1], r2
   1a084:	add	r2, r0, #16
   1a088:	vst1.64	{d16-d17}, [r2]
   1a08c:	ldr	r1, [r1]
   1a090:	mov	r2, #36	; 0x24
   1a094:	mov	r3, r0
   1a098:	vst1.64	{d18-d19}, [r3], r2
   1a09c:	mov	r2, #1
   1a0a0:	str	r2, [r3]
   1a0a4:	str	r1, [r0, #32]
   1a0a8:	mov	sp, fp
   1a0ac:	pop	{fp, pc}
   1a0b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a0b4:	add	fp, sp, #28
   1a0b8:	push	{r1}		; (str r1, [sp, #-4]!)
   1a0bc:	mov	r9, r0
   1a0c0:	ldr	r4, [r0]
   1a0c4:	mov	r0, #16
   1a0c8:	bl	18d8c <_obstack_memory_used@@Base+0xc20>
   1a0cc:	cmp	r0, #0
   1a0d0:	beq	1a2ac <argp_failure@@Base+0xfa4>
   1a0d4:	mov	sl, r0
   1a0d8:	mov	r0, #0
   1a0dc:	str	r0, [sl, #12]
   1a0e0:	str	r0, [sl, #4]
   1a0e4:	cmp	r4, #0
   1a0e8:	beq	1a2a0 <argp_failure@@Base+0xf98>
   1a0ec:	ldrb	r0, [r4, #12]
   1a0f0:	tst	r0, #4
   1a0f4:	bne	1a2cc <argp_failure@@Base+0xfc4>
   1a0f8:	mov	r0, r4
   1a0fc:	bl	17c10 <argp_usage@@Base+0x58>
   1a100:	mov	r5, #1
   1a104:	cmp	r0, #0
   1a108:	bne	1a15c <argp_failure@@Base+0xe54>
   1a10c:	mov	r6, #0
   1a110:	mov	r5, r4
   1a114:	b	1a13c <argp_failure@@Base+0xe34>
   1a118:	mov	r0, r5
   1a11c:	bl	17bcc <argp_usage@@Base+0x14>
   1a120:	cmp	r0, #0
   1a124:	addne	r6, r6, #1
   1a128:	add	r5, r5, #24
   1a12c:	mov	r0, r5
   1a130:	bl	17c10 <argp_usage@@Base+0x58>
   1a134:	cmp	r0, #0
   1a138:	bne	1a158 <argp_failure@@Base+0xe50>
   1a13c:	ldrb	r0, [r5, #12]
   1a140:	tst	r0, #4
   1a144:	bne	1a118 <argp_failure@@Base+0xe10>
   1a148:	ldr	r0, [sl, #4]
   1a14c:	add	r0, r0, #1
   1a150:	str	r0, [sl, #4]
   1a154:	b	1a118 <argp_failure@@Base+0xe10>
   1a158:	add	r5, r6, #1
   1a15c:	ldr	r7, [sl, #4]
   1a160:	rsb	r0, r7, r7, lsl #3
   1a164:	lsl	r0, r0, #2
   1a168:	bl	18d8c <_obstack_memory_used@@Base+0xc20>
   1a16c:	mov	r6, r0
   1a170:	str	r0, [sl]
   1a174:	mov	r0, r5
   1a178:	bl	18d8c <_obstack_memory_used@@Base+0xc20>
   1a17c:	str	r0, [sl, #8]
   1a180:	cmp	r6, #0
   1a184:	movne	r5, r0
   1a188:	cmpne	r0, #0
   1a18c:	bne	1a1b0 <argp_failure@@Base+0xea8>
   1a190:	movw	r0, #63654	; 0xf8a6
   1a194:	movt	r0, #1
   1a198:	movw	r1, #63562	; 0xf84a
   1a19c:	movt	r1, #1
   1a1a0:	movw	r3, #63574	; 0xf856
   1a1a4:	movt	r3, #1
   1a1a8:	movw	r2, #474	; 0x1da
   1a1ac:	bl	119f4 <__assert_fail@plt>
   1a1b0:	movw	r0, #37449	; 0x9249
   1a1b4:	movt	r0, #2340	; 0x924
   1a1b8:	cmp	r7, r0
   1a1bc:	bhi	1a2ec <argp_failure@@Base+0xfe4>
   1a1c0:	mov	r0, r4
   1a1c4:	bl	17c10 <argp_usage@@Base+0x58>
   1a1c8:	cmp	r0, #0
   1a1cc:	bne	1a298 <argp_failure@@Base+0xf90>
   1a1d0:	mov	r0, #0
   1a1d4:	b	1a1f4 <argp_failure@@Base+0xeec>
   1a1d8:	add	r6, r6, #28
   1a1dc:	add	r4, r7, #24
   1a1e0:	mov	r0, r4
   1a1e4:	bl	17c10 <argp_usage@@Base+0x58>
   1a1e8:	cmp	r0, #0
   1a1ec:	mov	r0, r8
   1a1f0:	bne	1a298 <argp_failure@@Base+0xf90>
   1a1f4:	str	r4, [r6]
   1a1f8:	mov	r1, #0
   1a1fc:	stmib	r6, {r1, r5}
   1a200:	ldr	r8, [r4, #20]
   1a204:	cmp	r8, #0
   1a208:	bne	1a228 <argp_failure@@Base+0xf20>
   1a20c:	ldr	r1, [r4]
   1a210:	cmp	r1, #0
   1a214:	bne	1a224 <argp_failure@@Base+0xf1c>
   1a218:	ldr	r1, [r4, #4]
   1a21c:	cmp	r1, #0
   1a220:	addeq	r0, r0, #1
   1a224:	mov	r8, r0
   1a228:	str	r8, [r6, #12]
   1a22c:	ldr	r0, [sp]
   1a230:	str	r0, [r6, #16]
   1a234:	str	r9, [r6, #20]
   1a238:	mov	r7, r4
   1a23c:	ldr	r0, [r6, #4]
   1a240:	add	r0, r0, #1
   1a244:	str	r0, [r6, #4]
   1a248:	mov	r0, r4
   1a24c:	bl	17bcc <argp_usage@@Base+0x14>
   1a250:	cmp	r0, #0
   1a254:	beq	1a274 <argp_failure@@Base+0xf6c>
   1a258:	ldr	r1, [sl, #8]
   1a25c:	ldr	r4, [r7, #4]
   1a260:	uxtb	r0, r4
   1a264:	mov	r2, r5
   1a268:	bl	1a5f4 <argp_failure@@Base+0x12ec>
   1a26c:	cmp	r0, #0
   1a270:	strbeq	r4, [r5], #1
   1a274:	add	r4, r7, #24
   1a278:	mov	r0, r4
   1a27c:	bl	17c10 <argp_usage@@Base+0x58>
   1a280:	cmp	r0, #0
   1a284:	bne	1a1d8 <argp_failure@@Base+0xed0>
   1a288:	ldrb	r0, [r7, #36]	; 0x24
   1a28c:	tst	r0, #4
   1a290:	bne	1a238 <argp_failure@@Base+0xf30>
   1a294:	b	1a1d8 <argp_failure@@Base+0xed0>
   1a298:	mov	r0, #0
   1a29c:	strb	r0, [r5]
   1a2a0:	mov	r0, sl
   1a2a4:	sub	sp, fp, #28
   1a2a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a2ac:	movw	r0, #63558	; 0xf846
   1a2b0:	movt	r0, #1
   1a2b4:	movw	r1, #63562	; 0xf84a
   1a2b8:	movt	r1, #1
   1a2bc:	movw	r3, #63574	; 0xf856
   1a2c0:	movt	r3, #1
   1a2c4:	movw	r2, #450	; 0x1c2
   1a2c8:	bl	119f4 <__assert_fail@plt>
   1a2cc:	movw	r0, #63638	; 0xf896
   1a2d0:	movt	r0, #1
   1a2d4:	movw	r1, #63562	; 0xf84a
   1a2d8:	movt	r1, #1
   1a2dc:	movw	r3, #63574	; 0xf856
   1a2e0:	movt	r3, #1
   1a2e4:	mov	r2, #460	; 0x1cc
   1a2e8:	bl	119f4 <__assert_fail@plt>
   1a2ec:	movw	r0, #63689	; 0xf8c9
   1a2f0:	movt	r0, #1
   1a2f4:	movw	r1, #63562	; 0xf84a
   1a2f8:	movt	r1, #1
   1a2fc:	movw	r3, #63574	; 0xf856
   1a300:	movt	r3, #1
   1a304:	mov	r2, #476	; 0x1dc
   1a308:	bl	119f4 <__assert_fail@plt>
   1a30c:	push	{r4, r5, r6, r7, fp, lr}
   1a310:	add	fp, sp, #16
   1a314:	mov	r5, r3
   1a318:	mov	r7, r2
   1a31c:	mov	r6, r1
   1a320:	mov	r4, r0
   1a324:	mov	r0, #28
   1a328:	bl	18d8c <_obstack_memory_used@@Base+0xc20>
   1a32c:	cmp	r0, #0
   1a330:	beq	1a374 <argp_failure@@Base+0x106c>
   1a334:	ldr	r2, [fp, #12]
   1a338:	ldr	r1, [fp, #8]
   1a33c:	str	r7, [r0]
   1a340:	stmib	r0, {r5, r6}
   1a344:	str	r1, [r0, #12]
   1a348:	str	r2, [r0, #16]
   1a34c:	cmp	r1, #0
   1a350:	beq	1a360 <argp_failure@@Base+0x1058>
   1a354:	ldr	r1, [r1, #20]
   1a358:	add	r1, r1, #1
   1a35c:	b	1a364 <argp_failure@@Base+0x105c>
   1a360:	mov	r1, #0
   1a364:	ldr	r2, [r4, #12]
   1a368:	str	r1, [r0, #20]
   1a36c:	str	r2, [r0, #24]
   1a370:	str	r0, [r4, #12]
   1a374:	pop	{r4, r5, r6, r7, fp, pc}
   1a378:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a37c:	add	fp, sp, #28
   1a380:	sub	sp, sp, #28
   1a384:	mov	r5, r1
   1a388:	mov	r7, r0
   1a38c:	add	r1, r0, #12
   1a390:	mov	r0, r1
   1a394:	ldr	r2, [r1]
   1a398:	add	r1, r2, #24
   1a39c:	cmp	r2, #0
   1a3a0:	bne	1a390 <argp_failure@@Base+0x1088>
   1a3a4:	ldr	r1, [r5, #12]
   1a3a8:	str	r1, [r0]
   1a3ac:	mov	r0, #0
   1a3b0:	str	r0, [r5, #12]
   1a3b4:	ldr	r0, [r5, #4]
   1a3b8:	cmp	r0, #0
   1a3bc:	beq	1a5c4 <argp_failure@@Base+0x12bc>
   1a3c0:	ldr	r1, [r7, #4]
   1a3c4:	cmp	r1, #0
   1a3c8:	beq	1a430 <argp_failure@@Base+0x1128>
   1a3cc:	add	r8, r1, r0
   1a3d0:	rsb	r0, r8, r8, lsl #3
   1a3d4:	lsl	r0, r0, #2
   1a3d8:	bl	18d8c <_obstack_memory_used@@Base+0xc20>
   1a3dc:	mov	sl, r0
   1a3e0:	ldr	r0, [r7, #8]
   1a3e4:	bl	1185c <strlen@plt>
   1a3e8:	mov	r9, r0
   1a3ec:	ldr	r0, [r5, #8]
   1a3f0:	bl	1185c <strlen@plt>
   1a3f4:	add	r0, r9, r0
   1a3f8:	add	r0, r0, #1
   1a3fc:	bl	18d8c <_obstack_memory_used@@Base+0xc20>
   1a400:	cmp	sl, #0
   1a404:	movne	r6, r0
   1a408:	cmpne	r0, #0
   1a40c:	bne	1a450 <argp_failure@@Base+0x1148>
   1a410:	movw	r0, #63746	; 0xf902
   1a414:	movt	r0, #1
   1a418:	movw	r1, #63562	; 0xf84a
   1a41c:	movt	r1, #1
   1a420:	movw	r3, #63771	; 0xf91b
   1a424:	movt	r3, #1
   1a428:	movw	r2, #970	; 0x3ca
   1a42c:	bl	119f4 <__assert_fail@plt>
   1a430:	str	r0, [r7, #4]
   1a434:	ldr	r0, [r5]
   1a438:	str	r0, [r7]
   1a43c:	ldr	r0, [r5, #8]
   1a440:	str	r0, [r7, #8]
   1a444:	mov	r0, #0
   1a448:	str	r0, [r5, #4]
   1a44c:	b	1a5c4 <argp_failure@@Base+0x12bc>
   1a450:	movw	r0, #37450	; 0x924a
   1a454:	movt	r0, #2340	; 0x924
   1a458:	cmp	r8, r0
   1a45c:	bcs	1a5d4 <argp_failure@@Base+0x12cc>
   1a460:	ldr	r1, [r7]
   1a464:	ldr	r0, [r7, #4]
   1a468:	rsb	r4, r0, r0, lsl #3
   1a46c:	lsl	r2, r4, #2
   1a470:	mov	r0, sl
   1a474:	bl	11730 <memcpy@plt>
   1a478:	add	r0, sl, r4, lsl #2
   1a47c:	ldm	r5, {r1, r2}
   1a480:	rsb	r2, r2, r2, lsl #3
   1a484:	lsl	r2, r2, #2
   1a488:	bl	11730 <memcpy@plt>
   1a48c:	ldr	r1, [r7, #8]
   1a490:	mov	r0, r6
   1a494:	mov	r2, r9
   1a498:	bl	11730 <memcpy@plt>
   1a49c:	ldr	r0, [r7, #4]
   1a4a0:	cmp	r0, #0
   1a4a4:	str	r7, [sp, #12]
   1a4a8:	str	r8, [sp, #8]
   1a4ac:	str	sl, [sp, #4]
   1a4b0:	beq	1a4dc <argp_failure@@Base+0x11d4>
   1a4b4:	ldr	r1, [r7, #8]
   1a4b8:	mov	r8, sl
   1a4bc:	ldr	r2, [r8, #8]
   1a4c0:	sub	r2, r2, r1
   1a4c4:	add	r2, r6, r2
   1a4c8:	str	r2, [r8, #8]
   1a4cc:	subs	r0, r0, #1
   1a4d0:	add	r8, r8, #28
   1a4d4:	bne	1a4bc <argp_failure@@Base+0x11b4>
   1a4d8:	b	1a4e0 <argp_failure@@Base+0x11d8>
   1a4dc:	mov	r8, sl
   1a4e0:	str	r6, [sp, #24]
   1a4e4:	add	r6, r6, r9
   1a4e8:	ldr	r9, [r5, #4]
   1a4ec:	cmp	r9, #0
   1a4f0:	str	r5, [sp, #16]
   1a4f4:	beq	1a584 <argp_failure@@Base+0x127c>
   1a4f8:	ldr	r7, [r5, #8]
   1a4fc:	str	r6, [sp, #20]
   1a500:	b	1a510 <argp_failure@@Base+0x1208>
   1a504:	subs	r9, r9, #1
   1a508:	add	r8, r8, #28
   1a50c:	beq	1a588 <argp_failure@@Base+0x1280>
   1a510:	ldr	r0, [sp, #20]
   1a514:	str	r0, [r8, #8]
   1a518:	ldr	sl, [r8, #4]
   1a51c:	cmp	sl, #0
   1a520:	beq	1a504 <argp_failure@@Base+0x11fc>
   1a524:	ldr	r4, [r8]
   1a528:	b	1a53c <argp_failure@@Base+0x1234>
   1a52c:	add	r7, r7, #1
   1a530:	subs	sl, sl, #1
   1a534:	add	r4, r4, #24
   1a538:	beq	1a504 <argp_failure@@Base+0x11fc>
   1a53c:	ldrb	r5, [r7]
   1a540:	mov	r0, r4
   1a544:	bl	17bcc <argp_usage@@Base+0x14>
   1a548:	cmp	r0, #0
   1a54c:	beq	1a530 <argp_failure@@Base+0x1228>
   1a550:	ldr	r0, [r4, #4]
   1a554:	cmp	r0, r5
   1a558:	bne	1a530 <argp_failure@@Base+0x1228>
   1a55c:	mov	r0, r5
   1a560:	ldr	r1, [sp, #24]
   1a564:	mov	r2, r6
   1a568:	bl	1a5f4 <argp_failure@@Base+0x12ec>
   1a56c:	cmp	r0, #0
   1a570:	bne	1a52c <argp_failure@@Base+0x1224>
   1a574:	ldr	r0, [sp, #20]
   1a578:	strb	r5, [r0], #1
   1a57c:	str	r0, [sp, #20]
   1a580:	b	1a52c <argp_failure@@Base+0x1224>
   1a584:	str	r6, [sp, #20]
   1a588:	mov	r0, #0
   1a58c:	ldr	r1, [sp, #20]
   1a590:	strb	r0, [r1]
   1a594:	ldr	r4, [sp, #12]
   1a598:	ldr	r0, [r4]
   1a59c:	bl	17d48 <argp_usage@@Base+0x190>
   1a5a0:	ldr	r0, [r4, #8]
   1a5a4:	bl	17d48 <argp_usage@@Base+0x190>
   1a5a8:	ldr	r0, [sp, #4]
   1a5ac:	str	r0, [r4]
   1a5b0:	ldr	r0, [sp, #8]
   1a5b4:	str	r0, [r4, #4]
   1a5b8:	ldr	r0, [sp, #24]
   1a5bc:	str	r0, [r4, #8]
   1a5c0:	ldr	r5, [sp, #16]
   1a5c4:	mov	r0, r5
   1a5c8:	sub	sp, fp, #28
   1a5cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a5d0:	b	19fa0 <argp_failure@@Base+0xc98>
   1a5d4:	movw	r0, #63694	; 0xf8ce
   1a5d8:	movt	r0, #1
   1a5dc:	movw	r1, #63562	; 0xf84a
   1a5e0:	movt	r1, #1
   1a5e4:	movw	r3, #63771	; 0xf91b
   1a5e8:	movt	r3, #1
   1a5ec:	mov	r2, #972	; 0x3cc
   1a5f0:	bl	119f4 <__assert_fail@plt>
   1a5f4:	mov	ip, r0
   1a5f8:	mov	r0, #0
   1a5fc:	cmp	r1, r2
   1a600:	bcs	1a620 <argp_failure@@Base+0x1318>
   1a604:	ldrb	r3, [r1], #1
   1a608:	cmp	r3, ip
   1a60c:	beq	1a61c <argp_failure@@Base+0x1314>
   1a610:	cmp	r2, r1
   1a614:	bxeq	lr
   1a618:	b	1a604 <argp_failure@@Base+0x12fc>
   1a61c:	mov	r0, #1
   1a620:	bx	lr
   1a624:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1a628:	add	fp, sp, #24
   1a62c:	ldr	r6, [r0, #4]
   1a630:	mov	r8, #0
   1a634:	cmp	r6, #0
   1a638:	beq	1a6a8 <argp_failure@@Base+0x13a0>
   1a63c:	mov	r9, r1
   1a640:	ldr	r7, [r0]
   1a644:	b	1a654 <argp_failure@@Base+0x134c>
   1a648:	subs	r6, r6, #1
   1a64c:	add	r7, r7, #28
   1a650:	beq	1a6a8 <argp_failure@@Base+0x13a0>
   1a654:	ldr	r4, [r7, #4]
   1a658:	cmp	r4, #0
   1a65c:	beq	1a648 <argp_failure@@Base+0x1340>
   1a660:	ldr	r0, [r7]
   1a664:	add	r5, r0, #12
   1a668:	b	1a678 <argp_failure@@Base+0x1370>
   1a66c:	subs	r4, r4, #1
   1a670:	add	r5, r5, #24
   1a674:	beq	1a648 <argp_failure@@Base+0x1340>
   1a678:	ldr	r0, [r5, #-12]
   1a67c:	cmp	r0, #0
   1a680:	beq	1a66c <argp_failure@@Base+0x1364>
   1a684:	ldrb	r1, [r5]
   1a688:	tst	r1, #2
   1a68c:	bne	1a66c <argp_failure@@Base+0x1364>
   1a690:	mov	r1, r9
   1a694:	bl	116c4 <strcmp@plt>
   1a698:	cmp	r0, #0
   1a69c:	bne	1a66c <argp_failure@@Base+0x1364>
   1a6a0:	mov	r0, r7
   1a6a4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a6a8:	mov	r0, r8
   1a6ac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a6b0:	b	1a6b4 <argp_failure@@Base+0x13ac>
   1a6b4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1a6b8:	add	fp, sp, #24
   1a6bc:	sub	sp, sp, #8
   1a6c0:	mov	r9, r1
   1a6c4:	mov	r5, r0
   1a6c8:	ldr	r6, [r0, #16]
   1a6cc:	cmp	r6, #0
   1a6d0:	beq	1a6e4 <argp_failure@@Base+0x13dc>
   1a6d4:	mov	r0, r6
   1a6d8:	bl	1a8ec <argp_failure@@Base+0x15e4>
   1a6dc:	add	r0, r0, #8
   1a6e0:	b	1a6e8 <argp_failure@@Base+0x13e0>
   1a6e4:	add	r0, r5, #12
   1a6e8:	ldr	r7, [r9, #16]
   1a6ec:	ldr	r4, [r0]
   1a6f0:	cmp	r7, #0
   1a6f4:	beq	1a708 <argp_failure@@Base+0x1400>
   1a6f8:	mov	r0, r7
   1a6fc:	bl	1a8ec <argp_failure@@Base+0x15e4>
   1a700:	add	r0, r0, #8
   1a704:	b	1a70c <argp_failure@@Base+0x1404>
   1a708:	add	r0, r9, #12
   1a70c:	ldr	r1, [r0]
   1a710:	mov	r0, r4
   1a714:	bl	1a904 <argp_failure@@Base+0x15fc>
   1a718:	cmp	r0, #0
   1a71c:	bne	1a73c <argp_failure@@Base+0x1434>
   1a720:	cmp	r6, #0
   1a724:	mov	r0, r6
   1a728:	movwne	r0, #1
   1a72c:	cmp	r7, #0
   1a730:	subne	r0, r0, #1
   1a734:	cmp	r0, #0
   1a738:	beq	1a744 <argp_failure@@Base+0x143c>
   1a73c:	sub	sp, fp, #24
   1a740:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a744:	cmp	r6, #0
   1a748:	beq	1a760 <argp_failure@@Base+0x1458>
   1a74c:	mov	r0, r6
   1a750:	mov	r1, r7
   1a754:	bl	1a928 <argp_failure@@Base+0x1620>
   1a758:	cmp	r0, #0
   1a75c:	bne	1a73c <argp_failure@@Base+0x1434>
   1a760:	ldr	r1, [r9, #12]
   1a764:	ldr	r0, [r5, #12]
   1a768:	bl	1a904 <argp_failure@@Base+0x15fc>
   1a76c:	cmp	r0, #0
   1a770:	bne	1a73c <argp_failure@@Base+0x1434>
   1a774:	mov	r0, r5
   1a778:	bl	1a98c <argp_failure@@Base+0x1684>
   1a77c:	mov	r4, r0
   1a780:	str	r0, [sp, #4]
   1a784:	mov	r0, r9
   1a788:	bl	1a98c <argp_failure@@Base+0x1684>
   1a78c:	mov	r8, r0
   1a790:	str	r0, [sp]
   1a794:	mov	r6, #0
   1a798:	cmp	r4, #0
   1a79c:	mov	r7, #0
   1a7a0:	beq	1a7cc <argp_failure@@Base+0x14c4>
   1a7a4:	ldr	r0, [r5]
   1a7a8:	ldr	r0, [r0, #12]
   1a7ac:	ands	r0, r0, #8
   1a7b0:	mov	r7, #0
   1a7b4:	beq	1a7cc <argp_failure@@Base+0x14c4>
   1a7b8:	add	r0, sp, #4
   1a7bc:	bl	1a9d4 <argp_failure@@Base+0x16cc>
   1a7c0:	mov	r7, r0
   1a7c4:	cmp	r0, #0
   1a7c8:	movwne	r7, #1
   1a7cc:	cmp	r8, #0
   1a7d0:	ldrne	r0, [r9]
   1a7d4:	ldrne	r0, [r0, #12]
   1a7d8:	andsne	r0, r0, #8
   1a7dc:	beq	1a7f4 <argp_failure@@Base+0x14ec>
   1a7e0:	mov	r0, sp
   1a7e4:	bl	1a9d4 <argp_failure@@Base+0x16cc>
   1a7e8:	mov	r6, r0
   1a7ec:	cmp	r0, #0
   1a7f0:	movwne	r6, #1
   1a7f4:	subs	r0, r7, r6
   1a7f8:	bne	1a73c <argp_failure@@Base+0x1434>
   1a7fc:	mov	r0, r5
   1a800:	bl	1aa68 <argp_failure@@Base+0x1760>
   1a804:	mov	r5, r0
   1a808:	mov	r0, r9
   1a80c:	bl	1aa68 <argp_failure@@Base+0x1760>
   1a810:	mov	r4, r0
   1a814:	cmp	r5, #0
   1a818:	mov	r6, r5
   1a81c:	bne	1a838 <argp_failure@@Base+0x1530>
   1a820:	ldr	r0, [sp, #4]
   1a824:	cmp	r0, #0
   1a828:	beq	1a834 <argp_failure@@Base+0x152c>
   1a82c:	ldrb	r6, [r0]
   1a830:	b	1a838 <argp_failure@@Base+0x1530>
   1a834:	mov	r6, #0
   1a838:	cmp	r4, #0
   1a83c:	mov	r7, r4
   1a840:	bne	1a85c <argp_failure@@Base+0x1554>
   1a844:	ldr	r0, [sp]
   1a848:	cmp	r0, #0
   1a84c:	beq	1a858 <argp_failure@@Base+0x1550>
   1a850:	ldrb	r7, [r0]
   1a854:	b	1a85c <argp_failure@@Base+0x1554>
   1a858:	mov	r7, #0
   1a85c:	bl	11814 <__ctype_tolower_loc@plt>
   1a860:	ldr	r0, [r0]
   1a864:	ldr	r1, [r0, r7, lsl #2]
   1a868:	ldr	r0, [r0, r6, lsl #2]
   1a86c:	subs	r0, r0, r1
   1a870:	subseq	r0, r7, r6
   1a874:	bne	1a73c <argp_failure@@Base+0x1434>
   1a878:	cmp	r5, #0
   1a87c:	mov	r0, r5
   1a880:	movwne	r0, #1
   1a884:	cmp	r4, #0
   1a888:	subne	r0, r0, #1
   1a88c:	cmp	r0, #0
   1a890:	bne	1a73c <argp_failure@@Base+0x1434>
   1a894:	cmp	r5, #0
   1a898:	beq	1a8a8 <argp_failure@@Base+0x15a0>
   1a89c:	mov	r0, #0
   1a8a0:	sub	sp, fp, #24
   1a8a4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a8a8:	ldr	r2, [sp, #4]
   1a8ac:	cmp	r2, #0
   1a8b0:	mov	r0, r2
   1a8b4:	movwne	r0, #1
   1a8b8:	ldr	r1, [sp]
   1a8bc:	cmp	r1, #0
   1a8c0:	subne	r0, r0, #1
   1a8c4:	cmp	r0, #0
   1a8c8:	bne	1a73c <argp_failure@@Base+0x1434>
   1a8cc:	cmp	r2, #0
   1a8d0:	beq	1a89c <argp_failure@@Base+0x1594>
   1a8d4:	mov	r0, r2
   1a8d8:	bl	11778 <strcasecmp@plt>
   1a8dc:	cmp	r0, #0
   1a8e0:	moveq	r0, #0
   1a8e4:	sub	sp, fp, #24
   1a8e8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a8ec:	mov	r1, r0
   1a8f0:	ldr	r0, [r0, #12]
   1a8f4:	cmp	r0, #0
   1a8f8:	bne	1a8ec <argp_failure@@Base+0x15e4>
   1a8fc:	mov	r0, r1
   1a900:	bx	lr
   1a904:	orr	r2, r1, r0
   1a908:	sub	r3, r0, r1
   1a90c:	cmn	r2, #1
   1a910:	mov	r2, r3
   1a914:	suble	r2, r1, r0
   1a918:	ands	r0, r1, r0
   1a91c:	movmi	r2, r3
   1a920:	mov	r0, r2
   1a924:	bx	lr
   1a928:	push	{fp, lr}
   1a92c:	mov	fp, sp
   1a930:	ldr	r3, [r1, #20]
   1a934:	ldr	r2, [r0, #20]
   1a938:	cmp	r2, r3
   1a93c:	ble	1a960 <argp_failure@@Base+0x1658>
   1a940:	ldr	r0, [r0, #12]
   1a944:	ldr	r2, [r0, #20]
   1a948:	cmp	r2, r3
   1a94c:	bgt	1a940 <argp_failure@@Base+0x1638>
   1a950:	bl	1aa90 <argp_failure@@Base+0x1788>
   1a954:	cmp	r0, #0
   1a958:	movweq	r0, #1
   1a95c:	pop	{fp, pc}
   1a960:	bge	1a984 <argp_failure@@Base+0x167c>
   1a964:	ldr	r1, [r1, #12]
   1a968:	ldr	r3, [r1, #20]
   1a96c:	cmp	r2, r3
   1a970:	blt	1a964 <argp_failure@@Base+0x165c>
   1a974:	bl	1aa90 <argp_failure@@Base+0x1788>
   1a978:	cmp	r0, #0
   1a97c:	mvneq	r0, #0
   1a980:	pop	{fp, pc}
   1a984:	pop	{fp, lr}
   1a988:	b	1aa90 <argp_failure@@Base+0x1788>
   1a98c:	ldr	r1, [r0, #4]
   1a990:	cmp	r1, #0
   1a994:	beq	1a9cc <argp_failure@@Base+0x16c4>
   1a998:	ldr	r0, [r0]
   1a99c:	add	r2, r0, #12
   1a9a0:	b	1a9b0 <argp_failure@@Base+0x16a8>
   1a9a4:	add	r2, r2, #24
   1a9a8:	subs	r1, r1, #1
   1a9ac:	beq	1a9cc <argp_failure@@Base+0x16c4>
   1a9b0:	ldr	r0, [r2, #-12]
   1a9b4:	cmp	r0, #0
   1a9b8:	beq	1a9a4 <argp_failure@@Base+0x169c>
   1a9bc:	ldrb	r3, [r2]
   1a9c0:	tst	r3, #2
   1a9c4:	bxeq	lr
   1a9c8:	b	1a9a4 <argp_failure@@Base+0x169c>
   1a9cc:	mov	r0, #0
   1a9d0:	bx	lr
   1a9d4:	push	{r4, sl, fp, lr}
   1a9d8:	add	fp, sp, #8
   1a9dc:	mov	r4, r0
   1a9e0:	bl	11838 <__ctype_b_loc@plt>
   1a9e4:	ldr	r3, [r0]
   1a9e8:	ldr	r2, [r4]
   1a9ec:	ldrb	r1, [r2]
   1a9f0:	add	r3, r3, r1, lsl #1
   1a9f4:	ldrb	r3, [r3, #1]
   1a9f8:	tst	r3, #32
   1a9fc:	beq	1aa20 <argp_failure@@Base+0x1718>
   1aa00:	add	r2, r2, #1
   1aa04:	str	r2, [r4]
   1aa08:	ldrb	r1, [r2], #1
   1aa0c:	ldr	r3, [r0]
   1aa10:	add	r3, r3, r1, lsl #1
   1aa14:	ldrb	r3, [r3, #1]
   1aa18:	tst	r3, #32
   1aa1c:	bne	1aa04 <argp_failure@@Base+0x16fc>
   1aa20:	subs	ip, r1, #45	; 0x2d
   1aa24:	movwne	ip, #1
   1aa28:	ldr	r2, [r4]
   1aa2c:	ldrb	r3, [r2]
   1aa30:	cmp	r3, #0
   1aa34:	beq	1aa60 <argp_failure@@Base+0x1758>
   1aa38:	add	r2, r2, #1
   1aa3c:	ldr	r1, [r0]
   1aa40:	uxtb	r3, r3
   1aa44:	ldrb	r1, [r1, r3, lsl #1]
   1aa48:	tst	r1, #8
   1aa4c:	bne	1aa60 <argp_failure@@Base+0x1758>
   1aa50:	str	r2, [r4]
   1aa54:	ldrb	r3, [r2], #1
   1aa58:	cmp	r3, #0
   1aa5c:	bne	1aa3c <argp_failure@@Base+0x1734>
   1aa60:	mov	r0, ip
   1aa64:	pop	{r4, sl, fp, pc}
   1aa68:	push	{fp, lr}
   1aa6c:	mov	fp, sp
   1aa70:	ldr	r1, [r0, #20]
   1aa74:	ldr	r2, [r1, #24]
   1aa78:	movw	r1, #44004	; 0xabe4
   1aa7c:	movt	r1, #1
   1aa80:	mov	r3, #0
   1aa84:	bl	1ab28 <argp_failure@@Base+0x1820>
   1aa88:	uxtb	r0, r0
   1aa8c:	pop	{fp, pc}
   1aa90:	push	{r4, r5, fp, lr}
   1aa94:	add	fp, sp, #8
   1aa98:	mov	r4, r1
   1aa9c:	mov	r5, r0
   1aaa0:	ldr	r1, [r1, #12]
   1aaa4:	ldr	r0, [r0, #12]
   1aaa8:	cmp	r0, r1
   1aaac:	beq	1aac0 <argp_failure@@Base+0x17b8>
   1aab0:	bl	1aa90 <argp_failure@@Base+0x1788>
   1aab4:	cmp	r0, #0
   1aab8:	beq	1aad0 <argp_failure@@Base+0x17c8>
   1aabc:	pop	{r4, r5, fp, pc}
   1aac0:	mov	r0, r5
   1aac4:	mov	r1, r4
   1aac8:	pop	{r4, r5, fp, lr}
   1aacc:	b	1aaf4 <argp_failure@@Base+0x17ec>
   1aad0:	ldr	r1, [r4, #8]
   1aad4:	ldr	r0, [r5, #8]
   1aad8:	bl	1a904 <argp_failure@@Base+0x15fc>
   1aadc:	cmp	r0, #0
   1aae0:	popne	{r4, r5, fp, pc}
   1aae4:	ldr	r0, [r5, #4]
   1aae8:	ldr	r1, [r4, #4]
   1aaec:	sub	r0, r1, r0
   1aaf0:	pop	{r4, r5, fp, pc}
   1aaf4:	push	{r4, r5, fp, lr}
   1aaf8:	add	fp, sp, #8
   1aafc:	mov	r4, r1
   1ab00:	mov	r5, r0
   1ab04:	ldr	r1, [r1, #8]
   1ab08:	ldr	r0, [r0, #8]
   1ab0c:	bl	1a904 <argp_failure@@Base+0x15fc>
   1ab10:	cmp	r0, #0
   1ab14:	popne	{r4, r5, fp, pc}
   1ab18:	ldr	r0, [r5, #4]
   1ab1c:	ldr	r1, [r4, #4]
   1ab20:	sub	r0, r1, r0
   1ab24:	pop	{r4, r5, fp, pc}
   1ab28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ab2c:	add	fp, sp, #28
   1ab30:	sub	sp, sp, #4
   1ab34:	mov	sl, r1
   1ab38:	ldr	r1, [r0, #4]
   1ab3c:	cmp	r1, #0
   1ab40:	beq	1abd8 <argp_failure@@Base+0x18d0>
   1ab44:	mov	r8, r3
   1ab48:	mov	r9, r2
   1ab4c:	ldr	r4, [r0]
   1ab50:	sub	r6, r1, #1
   1ab54:	ldr	r5, [r0, #8]
   1ab58:	mov	r7, r4
   1ab5c:	mov	r0, r7
   1ab60:	bl	17bcc <argp_usage@@Base+0x14>
   1ab64:	mov	r1, r0
   1ab68:	mov	r0, #0
   1ab6c:	cmp	r1, #0
   1ab70:	beq	1abb4 <argp_failure@@Base+0x18ac>
   1ab74:	ldrb	r1, [r5]
   1ab78:	ldr	r2, [r7, #4]
   1ab7c:	cmp	r2, r1
   1ab80:	bne	1abb4 <argp_failure@@Base+0x18ac>
   1ab84:	ldr	r1, [r7, #12]
   1ab88:	tst	r1, #4
   1ab8c:	moveq	r4, r7
   1ab90:	mov	r0, #0
   1ab94:	tst	r1, #2
   1ab98:	bne	1abb0 <argp_failure@@Base+0x18a8>
   1ab9c:	mov	r0, r7
   1aba0:	mov	r1, r4
   1aba4:	mov	r2, r9
   1aba8:	mov	r3, r8
   1abac:	blx	sl
   1abb0:	add	r5, r5, #1
   1abb4:	sub	r1, r6, #1
   1abb8:	cmp	r1, r6
   1abbc:	bcs	1abd0 <argp_failure@@Base+0x18c8>
   1abc0:	add	r7, r7, #24
   1abc4:	cmp	r0, #0
   1abc8:	mov	r6, r1
   1abcc:	beq	1ab5c <argp_failure@@Base+0x1854>
   1abd0:	sub	sp, fp, #28
   1abd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1abd8:	mov	r0, #0
   1abdc:	sub	sp, fp, #28
   1abe0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1abe4:	push	{r4, sl, fp, lr}
   1abe8:	add	fp, sp, #8
   1abec:	mov	r4, r0
   1abf0:	bl	17bcc <argp_usage@@Base+0x14>
   1abf4:	cmp	r0, #0
   1abf8:	ldrne	r0, [r4, #4]
   1abfc:	moveq	r0, #0
   1ac00:	pop	{r4, sl, fp, pc}
   1ac04:	ldr	r2, [r0, #8]
   1ac08:	cmp	r2, #0
   1ac0c:	bne	1ac44 <argp_failure@@Base+0x193c>
   1ac10:	ldr	r2, [r1, #8]
   1ac14:	cmp	r2, #0
   1ac18:	bne	1ac44 <argp_failure@@Base+0x193c>
   1ac1c:	ldr	r2, [r0, #12]
   1ac20:	ldr	r1, [r1, #12]
   1ac24:	orr	r1, r1, r2
   1ac28:	tst	r1, #16
   1ac2c:	bne	1ac44 <argp_failure@@Base+0x193c>
   1ac30:	ldr	r0, [r0, #4]
   1ac34:	ldr	r1, [r3]
   1ac38:	add	r2, r1, #1
   1ac3c:	str	r2, [r3]
   1ac40:	strb	r0, [r1]
   1ac44:	mov	r0, #0
   1ac48:	bx	lr
   1ac4c:	push	{r4, r5, r6, sl, fp, lr}
   1ac50:	add	fp, sp, #16
   1ac54:	mov	r4, r3
   1ac58:	mov	r6, r0
   1ac5c:	ldr	r5, [r0, #8]
   1ac60:	ldr	r0, [r0, #12]
   1ac64:	ldr	r2, [r1, #12]
   1ac68:	orr	r0, r2, r0
   1ac6c:	cmp	r5, #0
   1ac70:	ldreq	r5, [r1, #8]
   1ac74:	tst	r0, #16
   1ac78:	bne	1acc4 <argp_failure@@Base+0x19bc>
   1ac7c:	cmp	r5, #0
   1ac80:	beq	1acc4 <argp_failure@@Base+0x19bc>
   1ac84:	tst	r0, #1
   1ac88:	bne	1acac <argp_failure@@Base+0x19a4>
   1ac8c:	mov	r0, r5
   1ac90:	bl	1185c <strlen@plt>
   1ac94:	add	r1, r0, #6
   1ac98:	mov	r0, r4
   1ac9c:	bl	1ad4c <argp_failure@@Base+0x1a44>
   1aca0:	movw	r1, #63833	; 0xf959
   1aca4:	movt	r1, #1
   1aca8:	b	1acb4 <argp_failure@@Base+0x19ac>
   1acac:	movw	r1, #63822	; 0xf94e
   1acb0:	movt	r1, #1
   1acb4:	ldr	r2, [r6, #4]
   1acb8:	mov	r0, r4
   1acbc:	mov	r3, r5
   1acc0:	bl	1c75c <argp_failure@@Base+0x3454>
   1acc4:	mov	r0, #0
   1acc8:	pop	{r4, r5, r6, sl, fp, pc}
   1accc:	push	{fp, lr}
   1acd0:	mov	fp, sp
   1acd4:	ldr	ip, [r0, #8]
   1acd8:	ldr	lr, [r0, #12]
   1acdc:	ldr	r2, [r1, #12]
   1ace0:	orr	lr, r2, lr
   1ace4:	cmp	ip, #0
   1ace8:	ldreq	ip, [r1, #8]
   1acec:	tst	lr, #16
   1acf0:	bne	1ad28 <argp_failure@@Base+0x1a20>
   1acf4:	cmp	ip, #0
   1acf8:	beq	1ad14 <argp_failure@@Base+0x1a0c>
   1acfc:	ldr	r2, [r0]
   1ad00:	tst	lr, #1
   1ad04:	bne	1ad30 <argp_failure@@Base+0x1a28>
   1ad08:	movw	r1, #63855	; 0xf96f
   1ad0c:	movt	r1, #1
   1ad10:	b	1ad38 <argp_failure@@Base+0x1a30>
   1ad14:	ldr	r2, [r0]
   1ad18:	movw	r1, #63866	; 0xf97a
   1ad1c:	movt	r1, #1
   1ad20:	mov	r0, r3
   1ad24:	bl	1c75c <argp_failure@@Base+0x3454>
   1ad28:	mov	r0, #0
   1ad2c:	pop	{fp, pc}
   1ad30:	movw	r1, #63842	; 0xf962
   1ad34:	movt	r1, #1
   1ad38:	mov	r0, r3
   1ad3c:	mov	r3, ip
   1ad40:	bl	1c75c <argp_failure@@Base+0x3454>
   1ad44:	mov	r0, #0
   1ad48:	pop	{fp, pc}
   1ad4c:	push	{r4, r5, fp, lr}
   1ad50:	add	fp, sp, #8
   1ad54:	mov	r4, r1
   1ad58:	mov	r5, r0
   1ad5c:	bl	1c9a4 <argp_failure@@Base+0x369c>
   1ad60:	add	r0, r0, r4
   1ad64:	ldr	r2, [r5, #8]
   1ad68:	mov	r1, #10
   1ad6c:	cmp	r0, r2
   1ad70:	movwcc	r1, #32
   1ad74:	mov	r0, r5
   1ad78:	pop	{r4, r5, fp, lr}
   1ad7c:	b	1c89c <argp_failure@@Base+0x3594>
   1ad80:	push	{r4, r5, r6, sl, fp, lr}
   1ad84:	add	fp, sp, #16
   1ad88:	mov	r4, r0
   1ad8c:	cmp	r2, #0
   1ad90:	beq	1adcc <argp_failure@@Base+0x1ac4>
   1ad94:	mov	r6, r2
   1ad98:	ldr	r0, [r2, #20]
   1ad9c:	cmp	r0, #0
   1ada0:	beq	1adcc <argp_failure@@Base+0x1ac4>
   1ada4:	mov	r5, r1
   1ada8:	mov	r0, r6
   1adac:	mov	r1, r3
   1adb0:	bl	172f8 <argp_parse@@Base+0x818>
   1adb4:	mov	r2, r0
   1adb8:	ldr	r3, [r6, #20]
   1adbc:	mov	r0, r5
   1adc0:	mov	r1, r4
   1adc4:	pop	{r4, r5, r6, sl, fp, lr}
   1adc8:	bx	r3
   1adcc:	mov	r0, r4
   1add0:	pop	{r4, r5, r6, sl, fp, pc}
   1add4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1add8:	add	fp, sp, #28
   1addc:	sub	sp, sp, #44	; 0x2c
   1ade0:	mov	r7, r3
   1ade4:	mov	r4, r2
   1ade8:	mov	r8, r1
   1adec:	mov	r5, r0
   1adf0:	ldr	r9, [r0]
   1adf4:	ldr	r6, [r0, #8]
   1adf8:	mov	sl, #0
   1adfc:	mov	r0, r2
   1ae00:	mov	r1, #0
   1ae04:	bl	1c8f0 <argp_failure@@Base+0x35e8>
   1ae08:	str	r0, [sp, #8]
   1ae0c:	ldr	r3, [r4, #12]
   1ae10:	str	r8, [sp, #40]	; 0x28
   1ae14:	mov	r0, #1
   1ae18:	str	r0, [sp, #36]	; 0x24
   1ae1c:	str	r7, [sp, #16]
   1ae20:	str	r7, [sp, #32]
   1ae24:	str	r4, [sp, #28]
   1ae28:	str	r5, [sp, #24]
   1ae2c:	ldrb	r0, [r9, #12]
   1ae30:	tst	r0, #8
   1ae34:	str	r3, [sp, #12]
   1ae38:	str	r8, [sp, #4]
   1ae3c:	bne	1ae7c <argp_failure@@Base+0x1b74>
   1ae40:	ldr	r0, [r5, #4]
   1ae44:	cmp	r0, #0
   1ae48:	beq	1ae7c <argp_failure@@Base+0x1b74>
   1ae4c:	add	r1, r9, #12
   1ae50:	b	1ae60 <argp_failure@@Base+0x1b58>
   1ae54:	add	r1, r1, #24
   1ae58:	subs	r0, r0, #1
   1ae5c:	beq	1ae7c <argp_failure@@Base+0x1b74>
   1ae60:	ldr	r2, [r1, #-12]
   1ae64:	cmp	r2, #0
   1ae68:	beq	1ae54 <argp_failure@@Base+0x1b4c>
   1ae6c:	ldrb	r2, [r1]
   1ae70:	tst	r2, #2
   1ae74:	bne	1ae54 <argp_failure@@Base+0x1b4c>
   1ae78:	mov	sl, #1
   1ae7c:	movw	r7, #2704	; 0xa90
   1ae80:	movt	r7, #3
   1ae84:	ldr	r1, [r7, #8]
   1ae88:	mov	r0, r4
   1ae8c:	bl	1c968 <argp_failure@@Base+0x3660>
   1ae90:	str	r5, [sp, #20]
   1ae94:	ldr	r8, [r5, #4]
   1ae98:	mov	r5, r7
   1ae9c:	cmp	r8, #0
   1aea0:	beq	1af54 <argp_failure@@Base+0x1c4c>
   1aea4:	mov	r7, r9
   1aea8:	b	1aed8 <argp_failure@@Base+0x1bd0>
   1aeac:	mov	r0, r9
   1aeb0:	movw	r1, #52132	; 0xcba4
   1aeb4:	movt	r1, #1
   1aeb8:	movw	r2, #63990	; 0xf9f6
   1aebc:	movt	r2, #1
   1aec0:	mov	r3, r4
   1aec4:	bl	1b2a0 <argp_failure@@Base+0x1f98>
   1aec8:	add	r6, r6, #1
   1aecc:	subs	r8, r8, #1
   1aed0:	add	r7, r7, #24
   1aed4:	beq	1af54 <argp_failure@@Base+0x1c4c>
   1aed8:	mov	r0, r7
   1aedc:	bl	17bcc <argp_usage@@Base+0x14>
   1aee0:	cmp	r0, #0
   1aee4:	beq	1aecc <argp_failure@@Base+0x1bc4>
   1aee8:	ldrb	r0, [r6]
   1aeec:	ldr	r1, [r7, #4]
   1aef0:	cmp	r1, r0
   1aef4:	bne	1aecc <argp_failure@@Base+0x1bc4>
   1aef8:	ldrb	r0, [r7, #12]
   1aefc:	tst	r0, #2
   1af00:	bne	1aec8 <argp_failure@@Base+0x1bc0>
   1af04:	ldr	r0, [r5, #8]
   1af08:	add	r1, sp, #24
   1af0c:	bl	1b1a8 <argp_failure@@Base+0x1ea0>
   1af10:	mov	r0, r4
   1af14:	mov	r1, #45	; 0x2d
   1af18:	bl	1c89c <argp_failure@@Base+0x3594>
   1af1c:	ldrb	r1, [r6]
   1af20:	mov	r0, r4
   1af24:	bl	1c89c <argp_failure@@Base+0x3594>
   1af28:	cmp	sl, #0
   1af2c:	beq	1aeac <argp_failure@@Base+0x1ba4>
   1af30:	ldr	r0, [r5]
   1af34:	cmp	r0, #0
   1af38:	bne	1aeac <argp_failure@@Base+0x1ba4>
   1af3c:	ldr	r0, [r9, #8]
   1af40:	cmp	r0, #0
   1af44:	ldrne	r0, [sp, #16]
   1af48:	movne	r1, #1
   1af4c:	strne	r1, [r0, #8]
   1af50:	b	1aec8 <argp_failure@@Base+0x1bc0>
   1af54:	ldrb	r0, [r9, #12]
   1af58:	tst	r0, #8
   1af5c:	bne	1aff0 <argp_failure@@Base+0x1ce8>
   1af60:	ldr	r1, [r5, #12]
   1af64:	mov	r0, r4
   1af68:	bl	1c968 <argp_failure@@Base+0x3660>
   1af6c:	ldr	r0, [sp, #20]
   1af70:	ldr	r8, [r0, #4]
   1af74:	cmp	r8, #0
   1af78:	beq	1b058 <argp_failure@@Base+0x1d50>
   1af7c:	add	sl, r9, #12
   1af80:	movw	r7, #64000	; 0xfa00
   1af84:	movt	r7, #1
   1af88:	movw	r6, #64004	; 0xfa04
   1af8c:	movt	r6, #1
   1af90:	b	1afa0 <argp_failure@@Base+0x1c98>
   1af94:	add	sl, sl, #24
   1af98:	subs	r8, r8, #1
   1af9c:	beq	1b058 <argp_failure@@Base+0x1d50>
   1afa0:	ldr	r0, [sl, #-12]
   1afa4:	cmp	r0, #0
   1afa8:	beq	1af94 <argp_failure@@Base+0x1c8c>
   1afac:	ldrb	r0, [sl]
   1afb0:	tst	r0, #2
   1afb4:	bne	1af94 <argp_failure@@Base+0x1c8c>
   1afb8:	ldr	r0, [r5, #12]
   1afbc:	add	r1, sp, #24
   1afc0:	bl	1b1a8 <argp_failure@@Base+0x1ea0>
   1afc4:	ldr	r2, [sl, #-12]
   1afc8:	mov	r0, r4
   1afcc:	movw	r1, #63995	; 0xf9fb
   1afd0:	movt	r1, #1
   1afd4:	bl	1c75c <argp_failure@@Base+0x3454>
   1afd8:	mov	r0, r9
   1afdc:	mov	r1, r7
   1afe0:	mov	r2, r6
   1afe4:	mov	r3, r4
   1afe8:	bl	1b2a0 <argp_failure@@Base+0x1f98>
   1afec:	b	1af94 <argp_failure@@Base+0x1c8c>
   1aff0:	ldr	r1, [r5, #16]
   1aff4:	mov	r0, r4
   1aff8:	bl	1c968 <argp_failure@@Base+0x3660>
   1affc:	ldr	r0, [sp, #20]
   1b000:	ldr	r7, [r0, #4]
   1b004:	cmp	r7, #0
   1b008:	beq	1b058 <argp_failure@@Base+0x1d50>
   1b00c:	add	r6, r9, #12
   1b010:	add	r8, sp, #24
   1b014:	b	1b024 <argp_failure@@Base+0x1d1c>
   1b018:	add	r6, r6, #24
   1b01c:	subs	r7, r7, #1
   1b020:	beq	1b058 <argp_failure@@Base+0x1d50>
   1b024:	ldr	r0, [r6, #-12]
   1b028:	cmp	r0, #0
   1b02c:	beq	1b018 <argp_failure@@Base+0x1d10>
   1b030:	ldrb	r0, [r6]
   1b034:	tst	r0, #2
   1b038:	bne	1b018 <argp_failure@@Base+0x1d10>
   1b03c:	ldr	r0, [r5, #16]
   1b040:	mov	r1, r8
   1b044:	bl	1b1a8 <argp_failure@@Base+0x1ea0>
   1b048:	ldr	r1, [r6, #-12]
   1b04c:	mov	r0, r4
   1b050:	bl	1c854 <argp_failure@@Base+0x354c>
   1b054:	b	1b018 <argp_failure@@Base+0x1d10>
   1b058:	mov	r0, r4
   1b05c:	mov	r1, #0
   1b060:	bl	1c8f0 <argp_failure@@Base+0x35e8>
   1b064:	ldr	r0, [sp, #36]	; 0x24
   1b068:	cmp	r0, #0
   1b06c:	beq	1b0a8 <argp_failure@@Base+0x1da0>
   1b070:	mov	r0, r9
   1b074:	bl	17bcc <argp_usage@@Base+0x14>
   1b078:	cmp	r0, #0
   1b07c:	ldr	r5, [sp, #8]
   1b080:	bne	1b188 <argp_failure@@Base+0x1e80>
   1b084:	ldr	r0, [r9]
   1b088:	cmp	r0, #0
   1b08c:	bne	1b188 <argp_failure@@Base+0x1e80>
   1b090:	ldr	r6, [sp, #20]
   1b094:	ldr	r1, [r6, #20]
   1b098:	ldr	r0, [r9, #16]
   1b09c:	add	r2, sp, #24
   1b0a0:	bl	1b2c8 <argp_failure@@Base+0x1fc0>
   1b0a4:	b	1b180 <argp_failure@@Base+0x1e78>
   1b0a8:	mov	sl, r5
   1b0ac:	ldr	r6, [sp, #20]
   1b0b0:	ldr	r2, [r6, #20]
   1b0b4:	ldr	r1, [r9, #4]
   1b0b8:	ldr	r5, [r9, #16]
   1b0bc:	mov	r0, r5
   1b0c0:	ldr	r3, [sp, #4]
   1b0c4:	bl	1ad80 <argp_failure@@Base+0x1a78>
   1b0c8:	cmp	r0, #0
   1b0cc:	beq	1b164 <argp_failure@@Base+0x1e5c>
   1b0d0:	mov	r7, r0
   1b0d4:	ldrb	r0, [r0]
   1b0d8:	cmp	r0, #0
   1b0dc:	beq	1b154 <argp_failure@@Base+0x1e4c>
   1b0e0:	mov	r0, r4
   1b0e4:	bl	1c9a4 <argp_failure@@Base+0x369c>
   1b0e8:	mov	r8, r0
   1b0ec:	ldr	r1, [sl, #20]
   1b0f0:	mov	r0, r4
   1b0f4:	bl	1c8f0 <argp_failure@@Base+0x35e8>
   1b0f8:	ldr	r1, [sl, #20]
   1b0fc:	mov	r0, r4
   1b100:	bl	1c968 <argp_failure@@Base+0x3660>
   1b104:	ldr	r1, [sl, #20]
   1b108:	add	r0, r1, #3
   1b10c:	cmp	r8, r0
   1b110:	bls	1b124 <argp_failure@@Base+0x1e1c>
   1b114:	mov	r0, r4
   1b118:	mov	r1, #10
   1b11c:	bl	1c89c <argp_failure@@Base+0x3594>
   1b120:	b	1b148 <argp_failure@@Base+0x1e40>
   1b124:	cmp	r8, r1
   1b128:	bcs	1b138 <argp_failure@@Base+0x1e30>
   1b12c:	mov	r0, r4
   1b130:	bl	1b394 <argp_failure@@Base+0x208c>
   1b134:	b	1b148 <argp_failure@@Base+0x1e40>
   1b138:	movw	r1, #64010	; 0xfa0a
   1b13c:	movt	r1, #1
   1b140:	mov	r0, r4
   1b144:	bl	1c854 <argp_failure@@Base+0x354c>
   1b148:	mov	r0, r4
   1b14c:	mov	r1, r7
   1b150:	bl	1c854 <argp_failure@@Base+0x354c>
   1b154:	cmp	r7, r5
   1b158:	beq	1b164 <argp_failure@@Base+0x1e5c>
   1b15c:	mov	r0, r7
   1b160:	bl	17d48 <argp_usage@@Base+0x190>
   1b164:	mov	r0, r4
   1b168:	mov	r1, #0
   1b16c:	bl	1c8f0 <argp_failure@@Base+0x35e8>
   1b170:	mov	r0, r4
   1b174:	mov	r1, #10
   1b178:	bl	1c89c <argp_failure@@Base+0x3594>
   1b17c:	ldr	r5, [sp, #8]
   1b180:	ldr	r0, [sp, #16]
   1b184:	str	r6, [r0]
   1b188:	mov	r0, r4
   1b18c:	mov	r1, r5
   1b190:	bl	1c8f0 <argp_failure@@Base+0x35e8>
   1b194:	mov	r0, r4
   1b198:	ldr	r1, [sp, #12]
   1b19c:	sub	sp, fp, #28
   1b1a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b1a4:	b	1c968 <argp_failure@@Base+0x3660>
   1b1a8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1b1ac:	add	fp, sp, #24
   1b1b0:	mov	r5, r1
   1b1b4:	mov	r9, r0
   1b1b8:	ldr	r0, [r1, #12]
   1b1bc:	cmp	r0, #0
   1b1c0:	beq	1b250 <argp_failure@@Base+0x1f48>
   1b1c4:	ldr	r0, [r5]
   1b1c8:	ldr	r1, [r5, #8]
   1b1cc:	ldr	r4, [r1]
   1b1d0:	ldr	r6, [r0, #16]
   1b1d4:	cmp	r4, #0
   1b1d8:	ldrne	r1, [r1, #4]
   1b1dc:	cmpne	r1, #0
   1b1e0:	bne	1b264 <argp_failure@@Base+0x1f5c>
   1b1e4:	cmp	r6, #0
   1b1e8:	beq	1b288 <argp_failure@@Base+0x1f80>
   1b1ec:	ldr	r7, [r6]
   1b1f0:	cmp	r7, #0
   1b1f4:	beq	1b288 <argp_failure@@Base+0x1f80>
   1b1f8:	ldrb	r0, [r7]
   1b1fc:	cmp	r0, #0
   1b200:	beq	1b288 <argp_failure@@Base+0x1f80>
   1b204:	cmp	r4, #0
   1b208:	beq	1b228 <argp_failure@@Base+0x1f20>
   1b20c:	ldr	r0, [r4, #16]
   1b210:	cmp	r0, r6
   1b214:	beq	1b288 <argp_failure@@Base+0x1f80>
   1b218:	mov	r1, r6
   1b21c:	bl	1b3d0 <argp_failure@@Base+0x20c8>
   1b220:	cmp	r0, #0
   1b224:	bne	1b288 <argp_failure@@Base+0x1f80>
   1b228:	ldr	r0, [r5, #4]
   1b22c:	ldr	r8, [r0, #12]
   1b230:	ldr	r1, [r6, #16]
   1b234:	mov	r0, r7
   1b238:	mov	r2, r5
   1b23c:	bl	1b2c8 <argp_failure@@Base+0x1fc0>
   1b240:	ldr	r0, [r5, #4]
   1b244:	mov	r1, r8
   1b248:	bl	1c968 <argp_failure@@Base+0x3660>
   1b24c:	b	1b288 <argp_failure@@Base+0x1f80>
   1b250:	ldr	r0, [r5, #4]
   1b254:	movw	r1, #64014	; 0xfa0e
   1b258:	movt	r1, #1
   1b25c:	bl	1c854 <argp_failure@@Base+0x354c>
   1b260:	b	1b290 <argp_failure@@Base+0x1f88>
   1b264:	ldr	r1, [r4, #12]
   1b268:	ldr	r0, [r0, #12]
   1b26c:	cmp	r0, r1
   1b270:	beq	1b1e4 <argp_failure@@Base+0x1edc>
   1b274:	ldr	r0, [r5, #4]
   1b278:	mov	r1, #10
   1b27c:	bl	1c89c <argp_failure@@Base+0x3594>
   1b280:	cmp	r6, #0
   1b284:	bne	1b1ec <argp_failure@@Base+0x1ee4>
   1b288:	mov	r0, #0
   1b28c:	str	r0, [r5, #12]
   1b290:	ldr	r0, [r5, #4]
   1b294:	mov	r1, r9
   1b298:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   1b29c:	b	1b394 <argp_failure@@Base+0x208c>
   1b2a0:	ldr	ip, [r0, #8]
   1b2a4:	cmp	ip, #0
   1b2a8:	bxeq	lr
   1b2ac:	ldr	r0, [r0, #12]
   1b2b0:	tst	r0, #1
   1b2b4:	moveq	r2, r1
   1b2b8:	mov	r0, r3
   1b2bc:	mov	r1, r2
   1b2c0:	mov	r2, ip
   1b2c4:	b	1c75c <argp_failure@@Base+0x3454>
   1b2c8:	push	{r4, r5, r6, r7, fp, lr}
   1b2cc:	add	fp, sp, #16
   1b2d0:	mov	r5, r2
   1b2d4:	mov	r2, r1
   1b2d8:	mov	r4, r0
   1b2dc:	ldr	r3, [r5, #16]
   1b2e0:	movw	r1, #3
   1b2e4:	movt	r1, #512	; 0x200
   1b2e8:	bl	1ad80 <argp_failure@@Base+0x1a78>
   1b2ec:	mov	r6, r0
   1b2f0:	cmp	r0, #0
   1b2f4:	beq	1b37c <argp_failure@@Base+0x2074>
   1b2f8:	ldrb	r0, [r6]
   1b2fc:	cmp	r0, #0
   1b300:	beq	1b370 <argp_failure@@Base+0x2068>
   1b304:	ldr	r0, [r5, #8]
   1b308:	ldr	r0, [r0]
   1b30c:	cmp	r0, #0
   1b310:	beq	1b320 <argp_failure@@Base+0x2018>
   1b314:	ldr	r0, [r5, #4]
   1b318:	mov	r1, #10
   1b31c:	bl	1c89c <argp_failure@@Base+0x3594>
   1b320:	movw	r7, #2704	; 0xa90
   1b324:	movt	r7, #3
   1b328:	ldr	r1, [r7, #24]
   1b32c:	ldr	r0, [r5, #4]
   1b330:	bl	1b394 <argp_failure@@Base+0x208c>
   1b334:	ldr	r1, [r7, #24]
   1b338:	ldr	r0, [r5, #4]
   1b33c:	bl	1c8f0 <argp_failure@@Base+0x35e8>
   1b340:	ldr	r0, [r5, #4]
   1b344:	ldr	r1, [r7, #24]
   1b348:	bl	1c968 <argp_failure@@Base+0x3660>
   1b34c:	ldr	r0, [r5, #4]
   1b350:	mov	r1, r6
   1b354:	bl	1c854 <argp_failure@@Base+0x354c>
   1b358:	ldr	r0, [r5, #4]
   1b35c:	mov	r1, #0
   1b360:	bl	1c8f0 <argp_failure@@Base+0x35e8>
   1b364:	ldr	r0, [r5, #4]
   1b368:	mov	r1, #10
   1b36c:	bl	1c89c <argp_failure@@Base+0x3594>
   1b370:	ldr	r0, [r5, #8]
   1b374:	mov	r1, #1
   1b378:	str	r1, [r0, #4]
   1b37c:	cmp	r6, r4
   1b380:	beq	1b390 <argp_failure@@Base+0x2088>
   1b384:	mov	r0, r6
   1b388:	pop	{r4, r5, r6, r7, fp, lr}
   1b38c:	b	17d48 <argp_usage@@Base+0x190>
   1b390:	pop	{r4, r5, r6, r7, fp, pc}
   1b394:	push	{r4, r5, fp, lr}
   1b398:	add	fp, sp, #8
   1b39c:	mov	r5, r1
   1b3a0:	mov	r4, r0
   1b3a4:	bl	1c9a4 <argp_failure@@Base+0x369c>
   1b3a8:	sub	r5, r5, r0
   1b3ac:	cmp	r5, #1
   1b3b0:	poplt	{r4, r5, fp, pc}
   1b3b4:	mov	r0, r4
   1b3b8:	mov	r1, #32
   1b3bc:	bl	1c89c <argp_failure@@Base+0x3594>
   1b3c0:	sub	r5, r5, #1
   1b3c4:	cmp	r5, #0
   1b3c8:	bgt	1b3b4 <argp_failure@@Base+0x20ac>
   1b3cc:	pop	{r4, r5, fp, pc}
   1b3d0:	b	1b3d8 <argp_failure@@Base+0x20d0>
   1b3d4:	ldr	r0, [r0, #12]
   1b3d8:	cmp	r0, r1
   1b3dc:	cmpne	r0, #0
   1b3e0:	bne	1b3d4 <argp_failure@@Base+0x20cc>
   1b3e4:	sub	r0, r0, r1
   1b3e8:	clz	r0, r0
   1b3ec:	lsr	r0, r0, #5
   1b3f0:	bx	lr
   1b3f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b3f8:	add	fp, sp, #28
   1b3fc:	sub	sp, sp, #28
   1b400:	mvn	r8, #0
   1b404:	cmp	r0, #1
   1b408:	blt	1b85c <argp_failure@@Base+0x2554>
   1b40c:	mov	r9, r3
   1b410:	mov	sl, r2
   1b414:	mov	r7, r1
   1b418:	mov	r5, r0
   1b41c:	ldr	r4, [fp, #16]
   1b420:	ldm	r4, {r0, r6}
   1b424:	mov	r1, #0
   1b428:	str	r1, [r4, #12]
   1b42c:	cmp	r0, #0
   1b430:	beq	1b454 <argp_failure@@Base+0x214c>
   1b434:	ldr	r0, [r4, #16]
   1b438:	cmp	r0, #0
   1b43c:	beq	1b454 <argp_failure@@Base+0x214c>
   1b440:	ldrb	r0, [sl]
   1b444:	cmp	r0, #45	; 0x2d
   1b448:	cmpne	r0, #43	; 0x2b
   1b44c:	addeq	sl, sl, #1
   1b450:	b	1b468 <argp_failure@@Base+0x2160>
   1b454:	ldr	r2, [fp, #20]
   1b458:	mov	r0, sl
   1b45c:	mov	r1, r4
   1b460:	bl	1b8d4 <argp_failure@@Base+0x25cc>
   1b464:	mov	sl, r0
   1b468:	ldrb	r0, [sl]
   1b46c:	subs	r0, r0, #58	; 0x3a
   1b470:	movne	r0, r6
   1b474:	str	r0, [sp, #24]
   1b478:	ldr	r0, [r4, #20]
   1b47c:	cmp	r0, #0
   1b480:	beq	1b4f0 <argp_failure@@Base+0x21e8>
   1b484:	ldrb	r0, [r0]
   1b488:	cmp	r0, #0
   1b48c:	beq	1b4f0 <argp_failure@@Base+0x21e8>
   1b490:	str	r9, [sp, #20]
   1b494:	ldr	r6, [r4, #20]
   1b498:	add	r9, r6, #1
   1b49c:	str	r9, [r4, #20]
   1b4a0:	ldrb	r8, [r6]
   1b4a4:	mov	r0, sl
   1b4a8:	mov	r1, r8
   1b4ac:	bl	11868 <strchr@plt>
   1b4b0:	ldrb	r1, [r6, #1]
   1b4b4:	cmp	r1, #0
   1b4b8:	bne	1b4c8 <argp_failure@@Base+0x21c0>
   1b4bc:	ldr	r1, [r4]
   1b4c0:	add	r1, r1, #1
   1b4c4:	str	r1, [r4]
   1b4c8:	orr	r1, r8, #1
   1b4cc:	cmp	r1, #59	; 0x3b
   1b4d0:	cmpne	r0, #0
   1b4d4:	bne	1b538 <argp_failure@@Base+0x2230>
   1b4d8:	ldr	r0, [sp, #24]
   1b4dc:	cmp	r0, #0
   1b4e0:	bne	1b7cc <argp_failure@@Base+0x24c4>
   1b4e4:	str	r8, [r4, #8]
   1b4e8:	mov	r8, #63	; 0x3f
   1b4ec:	b	1b85c <argp_failure@@Base+0x2554>
   1b4f0:	ldr	r0, [r4]
   1b4f4:	ldr	r1, [r4, #32]
   1b4f8:	cmp	r1, r0
   1b4fc:	strgt	r0, [r4, #32]
   1b500:	ldr	r1, [r4, #28]
   1b504:	cmp	r1, r0
   1b508:	strgt	r0, [r4, #28]
   1b50c:	ldr	r1, [r4, #24]
   1b510:	cmp	r1, #1
   1b514:	bne	1b5e8 <argp_failure@@Base+0x22e0>
   1b518:	ldr	r2, [r4, #28]
   1b51c:	ldr	r1, [r4, #32]
   1b520:	cmp	r2, r1
   1b524:	cmpne	r1, r0
   1b528:	bne	1b59c <argp_failure@@Base+0x2294>
   1b52c:	cmp	r1, r0
   1b530:	strne	r0, [r4, #28]
   1b534:	b	1b5a8 <argp_failure@@Base+0x22a0>
   1b538:	ldrb	r1, [r0]
   1b53c:	cmp	r1, #87	; 0x57
   1b540:	bne	1b570 <argp_failure@@Base+0x2268>
   1b544:	ldr	r1, [sp, #20]
   1b548:	cmp	r1, #0
   1b54c:	beq	1b570 <argp_failure@@Base+0x2268>
   1b550:	ldrb	r1, [r0, #1]
   1b554:	cmp	r1, #59	; 0x3b
   1b558:	bne	1b570 <argp_failure@@Base+0x2268>
   1b55c:	ldrb	r0, [r9]
   1b560:	cmp	r0, #0
   1b564:	beq	1b774 <argp_failure@@Base+0x246c>
   1b568:	str	r9, [r4, #12]
   1b56c:	b	1b7f8 <argp_failure@@Base+0x24f0>
   1b570:	ldrb	r1, [r0, #1]
   1b574:	cmp	r1, #58	; 0x3a
   1b578:	bne	1b85c <argp_failure@@Base+0x2554>
   1b57c:	ldrb	r1, [r9]
   1b580:	ldrb	r0, [r0, #2]
   1b584:	cmp	r0, #58	; 0x3a
   1b588:	bne	1b634 <argp_failure@@Base+0x232c>
   1b58c:	cmp	r1, #0
   1b590:	bne	1b63c <argp_failure@@Base+0x2334>
   1b594:	mov	r0, #0
   1b598:	b	1b850 <argp_failure@@Base+0x2548>
   1b59c:	mov	r0, r7
   1b5a0:	mov	r1, r4
   1b5a4:	bl	1b968 <argp_failure@@Base+0x2660>
   1b5a8:	ldr	r0, [r4]
   1b5ac:	cmp	r0, r5
   1b5b0:	blt	1b5c8 <argp_failure@@Base+0x22c0>
   1b5b4:	b	1b5e4 <argp_failure@@Base+0x22dc>
   1b5b8:	add	r0, r0, #1
   1b5bc:	str	r0, [r4]
   1b5c0:	cmp	r5, r0
   1b5c4:	beq	1b5e4 <argp_failure@@Base+0x22dc>
   1b5c8:	ldr	r1, [r7, r0, lsl #2]
   1b5cc:	ldrb	r2, [r1]
   1b5d0:	cmp	r2, #45	; 0x2d
   1b5d4:	bne	1b5b8 <argp_failure@@Base+0x22b0>
   1b5d8:	ldrb	r1, [r1, #1]
   1b5dc:	cmp	r1, #0
   1b5e0:	beq	1b5b8 <argp_failure@@Base+0x22b0>
   1b5e4:	str	r0, [r4, #32]
   1b5e8:	ldr	r6, [r4]
   1b5ec:	cmp	r6, r5
   1b5f0:	beq	1b664 <argp_failure@@Base+0x235c>
   1b5f4:	ldr	r0, [r7, r6, lsl #2]
   1b5f8:	movw	r1, #62254	; 0xf32e
   1b5fc:	movt	r1, #1
   1b600:	bl	116c4 <strcmp@plt>
   1b604:	cmp	r0, #0
   1b608:	bne	1b664 <argp_failure@@Base+0x235c>
   1b60c:	add	r0, r6, #1
   1b610:	str	r0, [r4]
   1b614:	ldr	r1, [r4, #28]
   1b618:	ldr	r2, [r4, #32]
   1b61c:	cmp	r1, r2
   1b620:	cmpne	r2, r0
   1b624:	bne	1b650 <argp_failure@@Base+0x2348>
   1b628:	cmp	r1, r2
   1b62c:	streq	r0, [r4, #28]
   1b630:	b	1b65c <argp_failure@@Base+0x2354>
   1b634:	cmp	r1, #0
   1b638:	beq	1b7a0 <argp_failure@@Base+0x2498>
   1b63c:	str	r9, [r4, #12]
   1b640:	ldr	r0, [r4]
   1b644:	add	r0, r0, #1
   1b648:	str	r0, [r4]
   1b64c:	b	1b854 <argp_failure@@Base+0x254c>
   1b650:	mov	r0, r7
   1b654:	mov	r1, r4
   1b658:	bl	1b968 <argp_failure@@Base+0x2660>
   1b65c:	str	r5, [r4]
   1b660:	str	r5, [r4, #32]
   1b664:	ldr	r2, [r4]
   1b668:	cmp	r2, r5
   1b66c:	bne	1b684 <argp_failure@@Base+0x237c>
   1b670:	ldr	r0, [r4, #28]
   1b674:	ldr	r1, [r4, #32]
   1b678:	cmp	r0, r1
   1b67c:	strne	r0, [r4]
   1b680:	b	1b85c <argp_failure@@Base+0x2554>
   1b684:	ldr	r0, [r7, r2, lsl #2]
   1b688:	ldrb	r1, [r0]
   1b68c:	cmp	r1, #45	; 0x2d
   1b690:	bne	1b6f4 <argp_failure@@Base+0x23ec>
   1b694:	mov	r6, r0
   1b698:	ldrb	r1, [r6, #1]!
   1b69c:	cmp	r1, #0
   1b6a0:	beq	1b6f4 <argp_failure@@Base+0x23ec>
   1b6a4:	cmp	r9, #0
   1b6a8:	beq	1b878 <argp_failure@@Base+0x2570>
   1b6ac:	ldr	r8, [fp, #12]
   1b6b0:	cmp	r1, #45	; 0x2d
   1b6b4:	bne	1b718 <argp_failure@@Base+0x2410>
   1b6b8:	add	r0, r0, #2
   1b6bc:	str	r0, [r4, #20]
   1b6c0:	movw	r0, #62254	; 0xf32e
   1b6c4:	movt	r0, #1
   1b6c8:	ldr	r1, [fp, #8]
   1b6cc:	stm	sp, {r1, r8}
   1b6d0:	str	r4, [sp, #8]
   1b6d4:	ldr	r1, [sp, #24]
   1b6d8:	str	r1, [sp, #12]
   1b6dc:	str	r0, [sp, #16]
   1b6e0:	mov	r0, r5
   1b6e4:	mov	r1, r7
   1b6e8:	mov	r2, sl
   1b6ec:	mov	r3, r9
   1b6f0:	b	1b838 <argp_failure@@Base+0x2530>
   1b6f4:	ldr	r0, [r4, #24]
   1b6f8:	cmp	r0, #0
   1b6fc:	beq	1b85c <argp_failure@@Base+0x2554>
   1b700:	add	r0, r2, #1
   1b704:	str	r0, [r4]
   1b708:	ldr	r0, [r7, r2, lsl #2]
   1b70c:	str	r0, [r4, #12]
   1b710:	mov	r8, #1
   1b714:	b	1b85c <argp_failure@@Base+0x2554>
   1b718:	cmp	r8, #0
   1b71c:	beq	1b878 <argp_failure@@Base+0x2570>
   1b720:	ldrb	r0, [r0, #2]
   1b724:	cmp	r0, #0
   1b728:	beq	1b868 <argp_failure@@Base+0x2560>
   1b72c:	str	r6, [r4, #20]
   1b730:	movw	r0, #62255	; 0xf32f
   1b734:	movt	r0, #1
   1b738:	ldr	r1, [fp, #8]
   1b73c:	stm	sp, {r1, r8}
   1b740:	str	r4, [sp, #8]
   1b744:	ldr	r1, [sp, #24]
   1b748:	str	r1, [sp, #12]
   1b74c:	str	r0, [sp, #16]
   1b750:	mov	r0, r5
   1b754:	mov	r1, r7
   1b758:	mov	r2, sl
   1b75c:	mov	r3, r9
   1b760:	bl	1ba4c <argp_failure@@Base+0x2744>
   1b764:	mov	r8, r0
   1b768:	cmn	r0, #1
   1b76c:	bne	1b85c <argp_failure@@Base+0x2554>
   1b770:	b	1b878 <argp_failure@@Base+0x2570>
   1b774:	ldr	r0, [r4]
   1b778:	cmp	r0, r5
   1b77c:	bne	1b7f0 <argp_failure@@Base+0x24e8>
   1b780:	ldr	r0, [sp, #24]
   1b784:	cmp	r0, #0
   1b788:	bne	1b88c <argp_failure@@Base+0x2584>
   1b78c:	str	r8, [r4, #8]
   1b790:	ldrb	r8, [sl]
   1b794:	cmp	r8, #58	; 0x3a
   1b798:	movwne	r8, #63	; 0x3f
   1b79c:	b	1b85c <argp_failure@@Base+0x2554>
   1b7a0:	ldr	r0, [r4]
   1b7a4:	cmp	r0, r5
   1b7a8:	bne	1b844 <argp_failure@@Base+0x253c>
   1b7ac:	ldr	r0, [sp, #24]
   1b7b0:	cmp	r0, #0
   1b7b4:	bne	1b8b0 <argp_failure@@Base+0x25a8>
   1b7b8:	str	r8, [r4, #8]
   1b7bc:	ldrb	r8, [sl]
   1b7c0:	cmp	r8, #58	; 0x3a
   1b7c4:	movwne	r8, #63	; 0x3f
   1b7c8:	b	1b854 <argp_failure@@Base+0x254c>
   1b7cc:	ldr	r2, [r7]
   1b7d0:	movw	r0, #2776	; 0xad8
   1b7d4:	movt	r0, #3
   1b7d8:	ldr	r0, [r0]
   1b7dc:	movw	r1, #64161	; 0xfaa1
   1b7e0:	movt	r1, #1
   1b7e4:	mov	r3, r8
   1b7e8:	bl	11874 <fprintf@plt>
   1b7ec:	b	1b4e4 <argp_failure@@Base+0x21dc>
   1b7f0:	ldr	r0, [r7, r0, lsl #2]
   1b7f4:	str	r0, [r4, #12]
   1b7f8:	ldr	r0, [r4, #12]
   1b7fc:	mov	r1, #0
   1b800:	str	r1, [r4, #12]
   1b804:	str	r0, [r4, #20]
   1b808:	movw	r0, #64230	; 0xfae6
   1b80c:	movt	r0, #1
   1b810:	ldr	r2, [fp, #8]
   1b814:	str	r2, [sp]
   1b818:	stmib	sp, {r1, r4}
   1b81c:	ldr	r1, [sp, #24]
   1b820:	str	r1, [sp, #12]
   1b824:	str	r0, [sp, #16]
   1b828:	mov	r0, r5
   1b82c:	mov	r1, r7
   1b830:	mov	r2, sl
   1b834:	ldr	r3, [sp, #20]
   1b838:	bl	1ba4c <argp_failure@@Base+0x2744>
   1b83c:	sub	sp, fp, #28
   1b840:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b844:	add	r1, r0, #1
   1b848:	str	r1, [r4]
   1b84c:	ldr	r0, [r7, r0, lsl #2]
   1b850:	str	r0, [r4, #12]
   1b854:	mov	r0, #0
   1b858:	str	r0, [r4, #20]
   1b85c:	mov	r0, r8
   1b860:	sub	sp, fp, #28
   1b864:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b868:	mov	r0, sl
   1b86c:	bl	11868 <strchr@plt>
   1b870:	cmp	r0, #0
   1b874:	beq	1b72c <argp_failure@@Base+0x2424>
   1b878:	ldr	r0, [r4]
   1b87c:	ldr	r0, [r7, r0, lsl #2]
   1b880:	add	r0, r0, #1
   1b884:	str	r0, [r4, #20]
   1b888:	b	1b490 <argp_failure@@Base+0x2188>
   1b88c:	ldr	r2, [r7]
   1b890:	movw	r0, #2776	; 0xad8
   1b894:	movt	r0, #3
   1b898:	ldr	r0, [r0]
   1b89c:	movw	r1, #64189	; 0xfabd
   1b8a0:	movt	r1, #1
   1b8a4:	mov	r3, r8
   1b8a8:	bl	11874 <fprintf@plt>
   1b8ac:	b	1b78c <argp_failure@@Base+0x2484>
   1b8b0:	ldr	r2, [r7]
   1b8b4:	movw	r0, #2776	; 0xad8
   1b8b8:	movt	r0, #3
   1b8bc:	ldr	r0, [r0]
   1b8c0:	movw	r1, #64189	; 0xfabd
   1b8c4:	movt	r1, #1
   1b8c8:	mov	r3, r8
   1b8cc:	bl	11874 <fprintf@plt>
   1b8d0:	b	1b7b8 <argp_failure@@Base+0x24b0>
   1b8d4:	push	{r4, r5, fp, lr}
   1b8d8:	add	fp, sp, #8
   1b8dc:	mov	r4, r1
   1b8e0:	mov	r5, r0
   1b8e4:	ldr	r0, [r1]
   1b8e8:	cmp	r0, #0
   1b8ec:	moveq	r0, #1
   1b8f0:	streq	r0, [r4]
   1b8f4:	mov	r0, #0
   1b8f8:	str	r0, [r4, #20]
   1b8fc:	ldr	r1, [r4]
   1b900:	str	r1, [r4, #28]
   1b904:	str	r1, [r4, #32]
   1b908:	ldrb	r1, [r5]
   1b90c:	cmp	r1, #43	; 0x2b
   1b910:	beq	1b920 <argp_failure@@Base+0x2618>
   1b914:	cmp	r1, #45	; 0x2d
   1b918:	bne	1b92c <argp_failure@@Base+0x2624>
   1b91c:	mov	r0, #2
   1b920:	str	r0, [r4, #24]
   1b924:	add	r5, r5, #1
   1b928:	b	1b950 <argp_failure@@Base+0x2648>
   1b92c:	cmp	r2, #0
   1b930:	bne	1b948 <argp_failure@@Base+0x2640>
   1b934:	movw	r0, #64234	; 0xfaea
   1b938:	movt	r0, #1
   1b93c:	bl	117d8 <getenv@plt>
   1b940:	cmp	r0, #0
   1b944:	beq	1b960 <argp_failure@@Base+0x2658>
   1b948:	mov	r0, #0
   1b94c:	str	r0, [r4, #24]
   1b950:	mov	r0, #1
   1b954:	str	r0, [r4, #16]
   1b958:	mov	r0, r5
   1b95c:	pop	{r4, r5, fp, pc}
   1b960:	mov	r0, #1
   1b964:	b	1b94c <argp_failure@@Base+0x2644>
   1b968:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b96c:	add	fp, sp, #28
   1b970:	sub	sp, sp, #8
   1b974:	ldr	r2, [r1]
   1b978:	ldr	r3, [r1, #28]
   1b97c:	str	r3, [sp, #4]
   1b980:	ldr	lr, [r1, #32]
   1b984:	str	r2, [sp]
   1b988:	cmp	r2, lr
   1b98c:	ble	1ba2c <argp_failure@@Base+0x2724>
   1b990:	ldr	r2, [sp, #4]
   1b994:	cmp	r2, lr
   1b998:	bge	1ba2c <argp_failure@@Base+0x2724>
   1b99c:	add	r8, r0, lr, lsl #2
   1b9a0:	ldm	sp, {r9, sl}
   1b9a4:	b	1b9b8 <argp_failure@@Base+0x26b0>
   1b9a8:	sub	r9, r9, r7
   1b9ac:	cmp	r9, lr
   1b9b0:	cmpgt	lr, sl
   1b9b4:	ble	1ba2c <argp_failure@@Base+0x2724>
   1b9b8:	sub	r7, lr, sl
   1b9bc:	sub	r5, r9, lr
   1b9c0:	cmp	r5, r7
   1b9c4:	ble	1b9f8 <argp_failure@@Base+0x26f0>
   1b9c8:	cmp	r7, #1
   1b9cc:	blt	1b9a8 <argp_failure@@Base+0x26a0>
   1b9d0:	add	r2, r0, sl, lsl #2
   1b9d4:	add	r5, r0, r9, lsl #2
   1b9d8:	mov	r6, r7
   1b9dc:	ldr	r4, [r5, -r6, lsl #2]
   1b9e0:	ldr	ip, [r2]
   1b9e4:	str	r4, [r2], #4
   1b9e8:	str	ip, [r5, -r6, lsl #2]
   1b9ec:	subs	r6, r6, #1
   1b9f0:	bne	1b9dc <argp_failure@@Base+0x26d4>
   1b9f4:	b	1b9a8 <argp_failure@@Base+0x26a0>
   1b9f8:	cmp	r5, #1
   1b9fc:	blt	1ba24 <argp_failure@@Base+0x271c>
   1ba00:	add	r7, r0, sl, lsl #2
   1ba04:	mov	r2, r8
   1ba08:	mov	r6, r5
   1ba0c:	ldr	r4, [r7]
   1ba10:	ldr	r3, [r2]
   1ba14:	str	r3, [r7], #4
   1ba18:	str	r4, [r2], #4
   1ba1c:	subs	r6, r6, #1
   1ba20:	bne	1ba0c <argp_failure@@Base+0x2704>
   1ba24:	add	sl, sl, r5
   1ba28:	b	1b9ac <argp_failure@@Base+0x26a4>
   1ba2c:	ldr	r0, [sp, #4]
   1ba30:	sub	r0, r0, lr
   1ba34:	ldr	r2, [sp]
   1ba38:	add	r0, r0, r2
   1ba3c:	str	r0, [r1, #28]
   1ba40:	str	r2, [r1, #32]
   1ba44:	sub	sp, fp, #28
   1ba48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ba4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ba50:	add	fp, sp, #28
   1ba54:	sub	sp, sp, #36	; 0x24
   1ba58:	mov	r6, r3
   1ba5c:	str	r1, [sp, #12]
   1ba60:	stmib	sp, {r0, r2}
   1ba64:	ldr	r1, [fp, #16]
   1ba68:	ldr	sl, [r1, #20]
   1ba6c:	mov	r5, sl
   1ba70:	b	1ba78 <argp_failure@@Base+0x2770>
   1ba74:	add	r5, r5, #1
   1ba78:	ldrb	r0, [r5]
   1ba7c:	cmp	r0, #0
   1ba80:	cmpne	r0, #61	; 0x3d
   1ba84:	bne	1ba74 <argp_failure@@Base+0x276c>
   1ba88:	ldr	r0, [r1, #20]
   1ba8c:	sub	r8, r5, r0
   1ba90:	ldr	r9, [r6]
   1ba94:	mov	r0, #0
   1ba98:	str	r0, [sp, #32]
   1ba9c:	cmp	r9, #0
   1baa0:	mov	r4, #0
   1baa4:	beq	1bafc <argp_failure@@Base+0x27f4>
   1baa8:	mov	r4, #0
   1baac:	mov	r7, r6
   1bab0:	b	1bac4 <argp_failure@@Base+0x27bc>
   1bab4:	add	r4, r4, #1
   1bab8:	ldr	r9, [r7, #16]!
   1babc:	cmp	r9, #0
   1bac0:	beq	1bafc <argp_failure@@Base+0x27f4>
   1bac4:	mov	r0, r9
   1bac8:	mov	r1, sl
   1bacc:	mov	r2, r8
   1bad0:	bl	119d0 <strncmp@plt>
   1bad4:	cmp	r0, #0
   1bad8:	bne	1bab4 <argp_failure@@Base+0x27ac>
   1badc:	mov	r0, r9
   1bae0:	bl	1185c <strlen@plt>
   1bae4:	cmp	r8, r0
   1bae8:	bne	1bab4 <argp_failure@@Base+0x27ac>
   1baec:	str	r4, [sp, #20]
   1baf0:	mov	r0, r7
   1baf4:	ldr	r7, [fp, #16]
   1baf8:	b	1bd10 <argp_failure@@Base+0x2a08>
   1bafc:	ldr	r0, [r6]
   1bb00:	cmp	r0, #0
   1bb04:	beq	1bc8c <argp_failure@@Base+0x2984>
   1bb08:	mov	sl, #0
   1bb0c:	mvn	r1, #0
   1bb10:	str	r1, [sp, #20]
   1bb14:	mov	r1, #0
   1bb18:	str	r1, [sp, #28]
   1bb1c:	mov	r1, #0
   1bb20:	str	r1, [sp, #16]
   1bb24:	mov	r1, #0
   1bb28:	str	r1, [sp, #24]
   1bb2c:	mov	r9, #0
   1bb30:	mov	r1, #0
   1bb34:	str	r1, [sp, #32]
   1bb38:	ldr	r7, [fp, #16]
   1bb3c:	b	1bb64 <argp_failure@@Base+0x285c>
   1bb40:	add	r0, r6, sl
   1bb44:	str	r0, [sp, #32]
   1bb48:	str	r9, [sp, #20]
   1bb4c:	add	r0, r6, r9, lsl #4
   1bb50:	ldr	r0, [r0, #16]
   1bb54:	add	sl, sl, #16
   1bb58:	add	r9, r9, #1
   1bb5c:	cmp	r0, #0
   1bb60:	beq	1bcb0 <argp_failure@@Base+0x29a8>
   1bb64:	ldr	r1, [r7, #20]
   1bb68:	mov	r2, r8
   1bb6c:	bl	119d0 <strncmp@plt>
   1bb70:	cmp	r0, #0
   1bb74:	bne	1bb4c <argp_failure@@Base+0x2844>
   1bb78:	ldr	r0, [sp, #32]
   1bb7c:	cmp	r0, #0
   1bb80:	beq	1bb40 <argp_failure@@Base+0x2838>
   1bb84:	ldr	r0, [fp, #12]
   1bb88:	cmp	r0, #0
   1bb8c:	bne	1bbbc <argp_failure@@Base+0x28b4>
   1bb90:	add	r0, r6, r9, lsl #4
   1bb94:	ldr	r1, [r0, #4]
   1bb98:	ldr	r2, [sp, #32]
   1bb9c:	ldr	r2, [r2, #4]
   1bba0:	cmp	r2, r1
   1bba4:	bne	1bbbc <argp_failure@@Base+0x28b4>
   1bba8:	ldr	r1, [r0, #8]
   1bbac:	ldr	r2, [sp, #32]
   1bbb0:	ldr	r2, [r2, #8]
   1bbb4:	cmp	r2, r1
   1bbb8:	beq	1bc54 <argp_failure@@Base+0x294c>
   1bbbc:	ldr	r0, [sp, #28]
   1bbc0:	cmp	r0, #0
   1bbc4:	bne	1bb4c <argp_failure@@Base+0x2844>
   1bbc8:	ldr	r0, [fp, #20]
   1bbcc:	cmp	r0, #0
   1bbd0:	beq	1bc30 <argp_failure@@Base+0x2928>
   1bbd4:	mov	r0, #0
   1bbd8:	str	r0, [sp, #28]
   1bbdc:	ldr	r0, [sp, #24]
   1bbe0:	cmp	r0, #0
   1bbe4:	bne	1bc44 <argp_failure@@Base+0x293c>
   1bbe8:	mov	r0, r4
   1bbec:	bl	18d8c <_obstack_memory_used@@Base+0xc20>
   1bbf0:	cmp	r0, #0
   1bbf4:	beq	1bc78 <argp_failure@@Base+0x2970>
   1bbf8:	mov	r1, #0
   1bbfc:	str	r1, [sp, #28]
   1bc00:	str	r0, [sp, #24]
   1bc04:	ldr	r0, [sp, #24]
   1bc08:	mov	r1, #0
   1bc0c:	mov	r2, r4
   1bc10:	bl	118b0 <memset@plt>
   1bc14:	ldr	r0, [sp, #24]
   1bc18:	mov	r2, #1
   1bc1c:	mov	r1, #1
   1bc20:	str	r1, [sp, #16]
   1bc24:	ldr	r1, [sp, #20]
   1bc28:	strb	r2, [r0, r1]
   1bc2c:	b	1bc44 <argp_failure@@Base+0x293c>
   1bc30:	mov	r0, #1
   1bc34:	str	r0, [sp, #28]
   1bc38:	ldr	r0, [sp, #24]
   1bc3c:	cmp	r0, #0
   1bc40:	beq	1bc80 <argp_failure@@Base+0x2978>
   1bc44:	str	r0, [sp, #24]
   1bc48:	mov	r1, #1
   1bc4c:	strb	r1, [r0, r9]
   1bc50:	b	1bb4c <argp_failure@@Base+0x2844>
   1bc54:	ldr	r1, [sp, #28]
   1bc58:	cmp	r1, #0
   1bc5c:	bne	1bb4c <argp_failure@@Base+0x2844>
   1bc60:	ldr	r0, [r0, #12]
   1bc64:	ldr	r1, [sp, #32]
   1bc68:	ldr	r1, [r1, #12]
   1bc6c:	cmp	r1, r0
   1bc70:	bne	1bbc8 <argp_failure@@Base+0x28c0>
   1bc74:	b	1bb4c <argp_failure@@Base+0x2844>
   1bc78:	mov	r0, #1
   1bc7c:	str	r0, [sp, #28]
   1bc80:	mov	r0, #0
   1bc84:	str	r0, [sp, #24]
   1bc88:	b	1bb4c <argp_failure@@Base+0x2844>
   1bc8c:	mvn	r0, #0
   1bc90:	str	r0, [sp, #20]
   1bc94:	mov	r0, #0
   1bc98:	str	r0, [sp, #24]
   1bc9c:	mov	r0, #0
   1bca0:	str	r0, [sp, #16]
   1bca4:	mov	r0, #0
   1bca8:	str	r0, [sp, #28]
   1bcac:	ldr	r7, [fp, #16]
   1bcb0:	ldr	r0, [sp, #24]
   1bcb4:	cmp	r0, #0
   1bcb8:	ldreq	r0, [sp, #28]
   1bcbc:	cmpeq	r0, #0
   1bcc0:	beq	1bd04 <argp_failure@@Base+0x29fc>
   1bcc4:	ldr	r0, [fp, #20]
   1bcc8:	cmp	r0, #0
   1bccc:	bne	1be60 <argp_failure@@Base+0x2b58>
   1bcd0:	ldr	r0, [sp, #16]
   1bcd4:	cmp	r0, #0
   1bcd8:	beq	1bce4 <argp_failure@@Base+0x29dc>
   1bcdc:	ldr	r0, [sp, #24]
   1bce0:	bl	17d48 <argp_usage@@Base+0x190>
   1bce4:	ldr	r4, [r7, #20]
   1bce8:	mov	r0, r4
   1bcec:	bl	1185c <strlen@plt>
   1bcf0:	mov	r1, #0
   1bcf4:	str	r1, [r7, #8]
   1bcf8:	add	r0, r4, r0
   1bcfc:	str	r0, [r7, #20]
   1bd00:	b	1be04 <argp_failure@@Base+0x2afc>
   1bd04:	ldr	r0, [sp, #32]
   1bd08:	cmp	r0, #0
   1bd0c:	beq	1bda8 <argp_failure@@Base+0x2aa0>
   1bd10:	mov	r2, r0
   1bd14:	mov	r0, #0
   1bd18:	str	r0, [r7, #20]
   1bd1c:	ldr	r1, [r7]
   1bd20:	add	r0, r1, #1
   1bd24:	str	r0, [r7]
   1bd28:	mov	r4, r2
   1bd2c:	ldr	r2, [r2, #4]
   1bd30:	ldrb	r3, [r5]
   1bd34:	cmp	r3, #0
   1bd38:	beq	1bd50 <argp_failure@@Base+0x2a48>
   1bd3c:	cmp	r2, #0
   1bd40:	beq	1be1c <argp_failure@@Base+0x2b14>
   1bd44:	add	r0, r5, #1
   1bd48:	str	r0, [r7, #12]
   1bd4c:	b	1bd78 <argp_failure@@Base+0x2a70>
   1bd50:	cmp	r2, #1
   1bd54:	bne	1bd78 <argp_failure@@Base+0x2a70>
   1bd58:	ldr	r2, [sp, #4]
   1bd5c:	cmp	r0, r2
   1bd60:	bge	1be34 <argp_failure@@Base+0x2b2c>
   1bd64:	add	r1, r1, #2
   1bd68:	str	r1, [r7]
   1bd6c:	ldr	r1, [sp, #12]
   1bd70:	ldr	r0, [r1, r0, lsl #2]
   1bd74:	b	1bd48 <argp_failure@@Base+0x2a40>
   1bd78:	ldr	r0, [fp, #8]
   1bd7c:	cmp	r0, #0
   1bd80:	ldrne	r1, [sp, #20]
   1bd84:	strne	r1, [r0]
   1bd88:	ldr	r1, [r4, #8]
   1bd8c:	ldr	r0, [r4, #12]
   1bd90:	cmp	r1, #0
   1bd94:	beq	1be58 <argp_failure@@Base+0x2b50>
   1bd98:	str	r0, [r1]
   1bd9c:	mov	r0, #0
   1bda0:	sub	sp, fp, #28
   1bda4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bda8:	ldr	r0, [fp, #12]
   1bdac:	cmp	r0, #0
   1bdb0:	beq	1bdec <argp_failure@@Base+0x2ae4>
   1bdb4:	ldr	r0, [r7]
   1bdb8:	ldr	r1, [sp, #12]
   1bdbc:	ldr	r0, [r1, r0, lsl #2]
   1bdc0:	ldrb	r0, [r0, #1]
   1bdc4:	cmp	r0, #45	; 0x2d
   1bdc8:	beq	1bdec <argp_failure@@Base+0x2ae4>
   1bdcc:	ldr	r0, [r7, #20]
   1bdd0:	ldrb	r1, [r0]
   1bdd4:	ldr	r0, [sp, #8]
   1bdd8:	bl	11868 <strchr@plt>
   1bddc:	mov	r1, r0
   1bde0:	mvn	r0, #0
   1bde4:	cmp	r1, #0
   1bde8:	bne	1be58 <argp_failure@@Base+0x2b50>
   1bdec:	ldr	r0, [fp, #20]
   1bdf0:	cmp	r0, #0
   1bdf4:	bne	1bf30 <argp_failure@@Base+0x2c28>
   1bdf8:	mov	r0, #0
   1bdfc:	str	r0, [r7, #20]
   1be00:	str	r0, [r7, #8]
   1be04:	ldr	r0, [r7]
   1be08:	add	r0, r0, #1
   1be0c:	str	r0, [r7]
   1be10:	mov	r0, #63	; 0x3f
   1be14:	sub	sp, fp, #28
   1be18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1be1c:	ldr	r0, [fp, #20]
   1be20:	cmp	r0, #0
   1be24:	bne	1bf60 <argp_failure@@Base+0x2c58>
   1be28:	ldr	r0, [r4, #12]
   1be2c:	str	r0, [r7, #8]
   1be30:	b	1be10 <argp_failure@@Base+0x2b08>
   1be34:	ldr	r0, [fp, #20]
   1be38:	cmp	r0, #0
   1be3c:	bne	1bf90 <argp_failure@@Base+0x2c88>
   1be40:	ldr	r0, [r4, #12]
   1be44:	str	r0, [r7, #8]
   1be48:	ldr	r0, [sp, #8]
   1be4c:	ldrb	r0, [r0]
   1be50:	cmp	r0, #58	; 0x3a
   1be54:	movwne	r0, #63	; 0x3f
   1be58:	sub	sp, fp, #28
   1be5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1be60:	movw	r5, #2776	; 0xad8
   1be64:	movt	r5, #3
   1be68:	ldr	r0, [r5]
   1be6c:	ldr	r1, [sp, #28]
   1be70:	cmp	r1, #0
   1be74:	beq	1be9c <argp_failure@@Base+0x2b94>
   1be78:	ldr	r1, [sp, #12]
   1be7c:	ldr	r2, [r1]
   1be80:	ldr	r1, [r7, #20]
   1be84:	str	r1, [sp]
   1be88:	movw	r1, #64250	; 0xfafa
   1be8c:	movt	r1, #1
   1be90:	ldr	r3, [fp, #24]
   1be94:	bl	11874 <fprintf@plt>
   1be98:	b	1bcd0 <argp_failure@@Base+0x29c8>
   1be9c:	bl	1194c <flockfile@plt>
   1bea0:	ldr	r0, [sp, #12]
   1bea4:	ldr	r2, [r0]
   1bea8:	ldr	r0, [r5]
   1beac:	ldr	r1, [r7, #20]
   1beb0:	str	r1, [sp]
   1beb4:	movw	r1, #64282	; 0xfb1a
   1beb8:	movt	r1, #1
   1bebc:	ldr	r9, [fp, #24]
   1bec0:	mov	r3, r9
   1bec4:	bl	11874 <fprintf@plt>
   1bec8:	cmp	r4, #0
   1becc:	beq	1bf14 <argp_failure@@Base+0x2c0c>
   1bed0:	movw	r8, #64329	; 0xfb49
   1bed4:	movt	r8, #1
   1bed8:	ldr	r7, [sp, #24]
   1bedc:	ldrb	r0, [r7]
   1bee0:	cmp	r0, #0
   1bee4:	bne	1befc <argp_failure@@Base+0x2bf4>
   1bee8:	add	r6, r6, #16
   1beec:	add	r7, r7, #1
   1bef0:	subs	r4, r4, #1
   1bef4:	bne	1bedc <argp_failure@@Base+0x2bd4>
   1bef8:	b	1bf14 <argp_failure@@Base+0x2c0c>
   1befc:	ldr	r3, [r6]
   1bf00:	ldr	r0, [r5]
   1bf04:	mov	r1, r8
   1bf08:	mov	r2, r9
   1bf0c:	bl	11874 <fprintf@plt>
   1bf10:	b	1bee8 <argp_failure@@Base+0x2be0>
   1bf14:	ldr	r1, [r5]
   1bf18:	mov	r0, #10
   1bf1c:	bl	11928 <fputc@plt>
   1bf20:	ldr	r0, [r5]
   1bf24:	bl	11784 <funlockfile@plt>
   1bf28:	ldr	r7, [fp, #16]
   1bf2c:	b	1bcd0 <argp_failure@@Base+0x29c8>
   1bf30:	ldr	r0, [sp, #12]
   1bf34:	ldr	r2, [r0]
   1bf38:	movw	r0, #2776	; 0xad8
   1bf3c:	movt	r0, #3
   1bf40:	ldr	r0, [r0]
   1bf44:	ldr	r1, [r7, #20]
   1bf48:	str	r1, [sp]
   1bf4c:	movw	r1, #64337	; 0xfb51
   1bf50:	movt	r1, #1
   1bf54:	ldr	r3, [fp, #24]
   1bf58:	bl	11874 <fprintf@plt>
   1bf5c:	b	1bdf8 <argp_failure@@Base+0x2af0>
   1bf60:	ldr	r0, [sp, #12]
   1bf64:	ldr	r2, [r0]
   1bf68:	movw	r0, #2776	; 0xad8
   1bf6c:	movt	r0, #3
   1bf70:	ldr	r0, [r0]
   1bf74:	ldr	r1, [r4]
   1bf78:	str	r1, [sp]
   1bf7c:	movw	r1, #64369	; 0xfb71
   1bf80:	movt	r1, #1
   1bf84:	ldr	r3, [fp, #24]
   1bf88:	bl	11874 <fprintf@plt>
   1bf8c:	b	1be28 <argp_failure@@Base+0x2b20>
   1bf90:	ldr	r0, [sp, #12]
   1bf94:	ldr	r2, [r0]
   1bf98:	movw	r0, #2776	; 0xad8
   1bf9c:	movt	r0, #3
   1bfa0:	ldr	r0, [r0]
   1bfa4:	ldr	r1, [r4]
   1bfa8:	str	r1, [sp]
   1bfac:	movw	r1, #64414	; 0xfb9e
   1bfb0:	movt	r1, #1
   1bfb4:	ldr	r3, [fp, #24]
   1bfb8:	bl	11874 <fprintf@plt>
   1bfbc:	b	1be40 <argp_failure@@Base+0x2b38>
   1bfc0:	push	{r4, r5, r6, r7, fp, lr}
   1bfc4:	add	fp, sp, #16
   1bfc8:	sub	sp, sp, #16
   1bfcc:	movw	r7, #2748	; 0xabc
   1bfd0:	movt	r7, #3
   1bfd4:	ldr	r4, [r7]
   1bfd8:	movw	r6, #2908	; 0xb5c
   1bfdc:	movt	r6, #3
   1bfe0:	movw	r5, #2752	; 0xac0
   1bfe4:	movt	r5, #3
   1bfe8:	ldr	r5, [r5]
   1bfec:	stm	r6, {r4, r5}
   1bff0:	ldr	r5, [fp, #16]
   1bff4:	str	r5, [sp, #12]
   1bff8:	str	r6, [sp, #8]
   1bffc:	ldr	r5, [fp, #12]
   1c000:	str	r5, [sp, #4]
   1c004:	ldr	r5, [fp, #8]
   1c008:	str	r5, [sp]
   1c00c:	bl	1b3f4 <argp_failure@@Base+0x20ec>
   1c010:	ldr	r1, [r6]
   1c014:	ldr	r2, [r6, #8]
   1c018:	ldr	r3, [r6, #12]
   1c01c:	str	r1, [r7]
   1c020:	movw	r1, #3004	; 0xbbc
   1c024:	movt	r1, #3
   1c028:	str	r3, [r1]
   1c02c:	movw	r1, #2756	; 0xac4
   1c030:	movt	r1, #3
   1c034:	str	r2, [r1]
   1c038:	sub	sp, fp, #16
   1c03c:	pop	{r4, r5, r6, r7, fp, pc}
   1c040:	push	{fp, lr}
   1c044:	mov	fp, sp
   1c048:	sub	sp, sp, #16
   1c04c:	mov	ip, #1
   1c050:	mov	r3, #0
   1c054:	str	r3, [sp]
   1c058:	stmib	sp, {r3, ip}
   1c05c:	mov	r3, #0
   1c060:	bl	1bfc0 <argp_failure@@Base+0x2cb8>
   1c064:	mov	sp, fp
   1c068:	pop	{fp, pc}
   1c06c:	push	{fp, lr}
   1c070:	mov	fp, sp
   1c074:	bl	11880 <__errno_location@plt>
   1c078:	mov	r1, #12
   1c07c:	str	r1, [r0]
   1c080:	mov	r0, #0
   1c084:	pop	{fp, pc}
   1c088:	b	18d8c <_obstack_memory_used@@Base+0xc20>
   1c08c:	cmp	r1, #0
   1c090:	orreq	r1, r1, #1
   1c094:	b	18dbc <_obstack_memory_used@@Base+0xc50>
   1c098:	b	18d38 <_obstack_memory_used@@Base+0xbcc>
   1c09c:	clz	r3, r2
   1c0a0:	lsr	ip, r3, #5
   1c0a4:	clz	r3, r1
   1c0a8:	lsr	r3, r3, #5
   1c0ac:	orrs	r3, r3, ip
   1c0b0:	movwne	r1, #1
   1c0b4:	movwne	r2, #1
   1c0b8:	b	1c0bc <argp_failure@@Base+0x2db4>
   1c0bc:	cmp	r2, #0
   1c0c0:	beq	1c0f0 <argp_failure@@Base+0x2de8>
   1c0c4:	mvn	r3, #0
   1c0c8:	udiv	r3, r3, r2
   1c0cc:	cmp	r3, r1
   1c0d0:	bcs	1c0f0 <argp_failure@@Base+0x2de8>
   1c0d4:	push	{fp, lr}
   1c0d8:	mov	fp, sp
   1c0dc:	bl	11880 <__errno_location@plt>
   1c0e0:	mov	r1, #12
   1c0e4:	str	r1, [r0]
   1c0e8:	mov	r0, #0
   1c0ec:	pop	{fp, pc}
   1c0f0:	mul	r1, r2, r1
   1c0f4:	b	18dbc <_obstack_memory_used@@Base+0xc50>
   1c0f8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c0fc:	add	fp, sp, #24
   1c100:	mov	r8, r3
   1c104:	mov	r9, r2
   1c108:	mov	r6, r1
   1c10c:	mov	r7, r0
   1c110:	mov	r0, #36	; 0x24
   1c114:	bl	18d8c <_obstack_memory_used@@Base+0xc20>
   1c118:	cmp	r0, #0
   1c11c:	beq	1c164 <argp_failure@@Base+0x2e5c>
   1c120:	mov	r4, r0
   1c124:	mov	r5, #0
   1c128:	str	r7, [r0]
   1c12c:	stmib	r0, {r6, r9}
   1c130:	str	r8, [r0, #12]
   1c134:	str	r5, [r0, #16]
   1c138:	str	r5, [r0, #20]
   1c13c:	mov	r0, #200	; 0xc8
   1c140:	bl	18d8c <_obstack_memory_used@@Base+0xc20>
   1c144:	str	r0, [r4, #24]
   1c148:	cmp	r0, #0
   1c14c:	beq	1c170 <argp_failure@@Base+0x2e68>
   1c150:	add	r1, r0, #200	; 0xc8
   1c154:	str	r0, [r4, #28]
   1c158:	str	r1, [r4, #32]
   1c15c:	mov	r0, r4
   1c160:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c164:	mov	r5, #0
   1c168:	mov	r0, r5
   1c16c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c170:	mov	r0, r4
   1c174:	bl	17d48 <argp_usage@@Base+0x190>
   1c178:	mov	r0, r5
   1c17c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c180:	push	{r4, sl, fp, lr}
   1c184:	add	fp, sp, #8
   1c188:	mov	r4, r0
   1c18c:	bl	1c1c8 <argp_failure@@Base+0x2ec0>
   1c190:	ldr	r0, [r4, #24]
   1c194:	ldr	r1, [r4, #28]
   1c198:	cmp	r1, r0
   1c19c:	bls	1c1b4 <argp_failure@@Base+0x2eac>
   1c1a0:	ldr	r3, [r4]
   1c1a4:	ldr	r1, [r4, #28]
   1c1a8:	sub	r2, r1, r0
   1c1ac:	mov	r1, #1
   1c1b0:	bl	1173c <fwrite_unlocked@plt>
   1c1b4:	ldr	r0, [r4, #24]
   1c1b8:	bl	17d48 <argp_usage@@Base+0x190>
   1c1bc:	mov	r0, r4
   1c1c0:	pop	{r4, sl, fp, lr}
   1c1c4:	b	17d48 <argp_usage@@Base+0x190>
   1c1c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c1cc:	add	fp, sp, #28
   1c1d0:	sub	sp, sp, #12
   1c1d4:	mov	r4, r0
   1c1d8:	ldr	r1, [r0, #16]
   1c1dc:	ldr	r2, [r0, #24]
   1c1e0:	ldr	r0, [r0, #28]
   1c1e4:	add	r9, r2, r1
   1c1e8:	cmp	r9, r0
   1c1ec:	bcc	1c20c <argp_failure@@Base+0x2f04>
   1c1f0:	b	1c658 <argp_failure@@Base+0x3350>
   1c1f4:	mov	r0, #0
   1c1f8:	str	r0, [r4, #20]
   1c1fc:	add	r9, r7, #1
   1c200:	ldr	r0, [r4, #28]
   1c204:	cmp	r9, r0
   1c208:	bcs	1c658 <argp_failure@@Base+0x3350>
   1c20c:	ldr	r6, [r4, #20]
   1c210:	cmp	r6, #0
   1c214:	beq	1c268 <argp_failure@@Base+0x2f60>
   1c218:	mov	r8, r9
   1c21c:	ldr	sl, [r4, #28]
   1c220:	sub	r5, sl, r8
   1c224:	mov	r0, r8
   1c228:	mov	r1, #10
   1c22c:	mov	r2, r5
   1c230:	bl	118e0 <memchr@plt>
   1c234:	mov	r7, r0
   1c238:	cmn	r6, #1
   1c23c:	movle	r0, #0
   1c240:	strle	r0, [r4, #20]
   1c244:	ldr	r0, [r4, #20]
   1c248:	cmp	r7, #0
   1c24c:	beq	1c2e0 <argp_failure@@Base+0x2fd8>
   1c250:	sub	r1, r7, r8
   1c254:	add	r1, r1, r0
   1c258:	ldr	r2, [r4, #8]
   1c25c:	cmp	r1, r2
   1c260:	blt	1c1f4 <argp_failure@@Base+0x2eec>
   1c264:	b	1c2f4 <argp_failure@@Base+0x2fec>
   1c268:	ldr	r6, [r4, #4]
   1c26c:	cmp	r6, #0
   1c270:	beq	1c3b0 <argp_failure@@Base+0x30a8>
   1c274:	add	r1, r0, r6
   1c278:	ldr	r2, [r4, #32]
   1c27c:	cmp	r1, r2
   1c280:	mov	r5, r6
   1c284:	bcs	1c2c0 <argp_failure@@Base+0x2fb8>
   1c288:	add	r8, r9, r6
   1c28c:	sub	r2, r0, r9
   1c290:	mov	r0, r8
   1c294:	mov	r1, r9
   1c298:	bl	116e8 <memmove@plt>
   1c29c:	ldr	r0, [r4, #28]
   1c2a0:	add	r0, r0, r6
   1c2a4:	str	r0, [r4, #28]
   1c2a8:	mov	r0, r9
   1c2ac:	mov	r1, #32
   1c2b0:	mov	r2, r6
   1c2b4:	bl	118b0 <memset@plt>
   1c2b8:	str	r6, [r4, #20]
   1c2bc:	b	1c21c <argp_failure@@Base+0x2f14>
   1c2c0:	ldr	r1, [r4]
   1c2c4:	mov	r0, #32
   1c2c8:	bl	11a00 <putc_unlocked@plt>
   1c2cc:	subs	r5, r5, #1
   1c2d0:	bne	1c2c0 <argp_failure@@Base+0x2fb8>
   1c2d4:	mov	r8, r9
   1c2d8:	str	r6, [r4, #20]
   1c2dc:	b	1c21c <argp_failure@@Base+0x2f14>
   1c2e0:	add	r1, r0, r5
   1c2e4:	ldr	r2, [r4, #8]
   1c2e8:	cmp	r1, r2
   1c2ec:	mov	r7, sl
   1c2f0:	bcc	1c638 <argp_failure@@Base+0x3330>
   1c2f4:	str	r5, [sp, #8]
   1c2f8:	ldr	r5, [r4, #8]
   1c2fc:	ldr	r1, [r4, #12]
   1c300:	str	r1, [sp, #4]
   1c304:	cmn	r1, #1
   1c308:	ble	1c350 <argp_failure@@Base+0x3048>
   1c30c:	subs	r0, r5, r0
   1c310:	str	r0, [sp]
   1c314:	add	r9, r8, r0
   1c318:	mov	r0, #0
   1c31c:	bmi	1c3a8 <argp_failure@@Base+0x30a0>
   1c320:	bl	11838 <__ctype_b_loc@plt>
   1c324:	ldr	r0, [r0]
   1c328:	mov	r5, r9
   1c32c:	ldrb	r1, [r5]
   1c330:	ldrb	r1, [r0, r1, lsl #1]
   1c334:	tst	r1, #1
   1c338:	bne	1c3b8 <argp_failure@@Base+0x30b0>
   1c33c:	sub	r5, r5, #1
   1c340:	cmp	r5, r8
   1c344:	bcs	1c32c <argp_failure@@Base+0x3024>
   1c348:	mov	r0, #0
   1c34c:	b	1c3bc <argp_failure@@Base+0x30b4>
   1c350:	sub	r6, r5, #1
   1c354:	cmp	r7, sl
   1c358:	bcs	1c640 <argp_failure@@Base+0x3338>
   1c35c:	sub	r2, sl, r7
   1c360:	sub	r0, r6, r0
   1c364:	add	r0, r8, r0
   1c368:	mov	r1, r7
   1c36c:	bl	116e8 <memmove@plt>
   1c370:	ldr	r0, [r4, #20]
   1c374:	ldr	r1, [r4, #28]
   1c378:	mov	r2, #0
   1c37c:	str	r2, [r4, #20]
   1c380:	sub	r0, r6, r0
   1c384:	add	r0, r8, r0
   1c388:	sub	r0, r7, r0
   1c38c:	add	r0, r1, r0
   1c390:	str	r0, [r4, #28]
   1c394:	add	r9, r8, r5
   1c398:	ldr	r0, [r4, #28]
   1c39c:	cmp	r9, r0
   1c3a0:	bcc	1c20c <argp_failure@@Base+0x2f04>
   1c3a4:	b	1c658 <argp_failure@@Base+0x3350>
   1c3a8:	mov	r5, r9
   1c3ac:	b	1c3bc <argp_failure@@Base+0x30b4>
   1c3b0:	ldr	r6, [r4, #20]
   1c3b4:	b	1c218 <argp_failure@@Base+0x2f10>
   1c3b8:	mov	r0, #1
   1c3bc:	add	r6, r5, #1
   1c3c0:	cmp	r6, r8
   1c3c4:	bls	1c404 <argp_failure@@Base+0x30fc>
   1c3c8:	cmp	r0, #0
   1c3cc:	beq	1c470 <argp_failure@@Base+0x3168>
   1c3d0:	sub	r1, r5, #1
   1c3d4:	ldr	r7, [sp, #4]
   1c3d8:	mov	r5, r1
   1c3dc:	cmp	r1, r8
   1c3e0:	bcc	1c474 <argp_failure@@Base+0x316c>
   1c3e4:	bl	11838 <__ctype_b_loc@plt>
   1c3e8:	mov	r1, r5
   1c3ec:	ldrb	r2, [r1], #-1
   1c3f0:	ldr	r0, [r0]
   1c3f4:	ldrb	r0, [r0, r2, lsl #1]
   1c3f8:	tst	r0, #1
   1c3fc:	bne	1c3d8 <argp_failure@@Base+0x30d0>
   1c400:	b	1c474 <argp_failure@@Base+0x316c>
   1c404:	cmp	r9, r7
   1c408:	ldr	r5, [sp, #8]
   1c40c:	bcs	1c444 <argp_failure@@Base+0x313c>
   1c410:	ldr	r0, [sp]
   1c414:	add	r0, r8, r0
   1c418:	add	r1, r0, #1
   1c41c:	mov	r9, r1
   1c420:	cmp	r1, r7
   1c424:	bcs	1c444 <argp_failure@@Base+0x313c>
   1c428:	bl	11838 <__ctype_b_loc@plt>
   1c42c:	mov	r1, r9
   1c430:	ldrb	r2, [r1], #1
   1c434:	ldr	r0, [r0]
   1c438:	ldrb	r0, [r0, r2, lsl #1]
   1c43c:	tst	r0, #1
   1c440:	beq	1c41c <argp_failure@@Base+0x3114>
   1c444:	cmp	r9, r7
   1c448:	beq	1c1f4 <argp_failure@@Base+0x2eec>
   1c44c:	bl	11838 <__ctype_b_loc@plt>
   1c450:	ldr	r0, [r0]
   1c454:	mov	r6, r9
   1c458:	ldrb	r1, [r6, #1]!
   1c45c:	ldrb	r1, [r0, r1, lsl #1]
   1c460:	tst	r1, #1
   1c464:	bne	1c458 <argp_failure@@Base+0x3150>
   1c468:	ldr	r7, [sp, #4]
   1c46c:	b	1c47c <argp_failure@@Base+0x3174>
   1c470:	ldr	r7, [sp, #4]
   1c474:	add	r9, r5, #1
   1c478:	ldr	r5, [sp, #8]
   1c47c:	add	r0, sl, #1
   1c480:	cmp	r6, r0
   1c484:	beq	1c4a4 <argp_failure@@Base+0x319c>
   1c488:	cmp	sl, r6
   1c48c:	bls	1c510 <argp_failure@@Base+0x3208>
   1c490:	mvn	r0, r9
   1c494:	add	r0, r0, r6
   1c498:	cmp	r0, r7
   1c49c:	blt	1c4bc <argp_failure@@Base+0x31b4>
   1c4a0:	b	1c510 <argp_failure@@Base+0x3208>
   1c4a4:	cmp	sl, r6
   1c4a8:	bls	1c510 <argp_failure@@Base+0x3208>
   1c4ac:	ldr	r0, [r4, #32]
   1c4b0:	sub	r0, r0, r9
   1c4b4:	cmp	r0, r7
   1c4b8:	bgt	1c510 <argp_failure@@Base+0x3208>
   1c4bc:	ldr	r0, [r4, #32]
   1c4c0:	sub	r0, r0, sl
   1c4c4:	add	r1, r7, #1
   1c4c8:	cmp	r0, r1
   1c4cc:	ble	1c51c <argp_failure@@Base+0x3214>
   1c4d0:	mov	r0, r7
   1c4d4:	sub	r7, sl, r6
   1c4d8:	add	r5, r9, #1
   1c4dc:	add	r0, r5, r0
   1c4e0:	mov	r1, r6
   1c4e4:	mov	r2, r7
   1c4e8:	bl	116e8 <memmove@plt>
   1c4ec:	ldr	r0, [r4, #12]
   1c4f0:	mov	r1, #10
   1c4f4:	strb	r1, [r9]
   1c4f8:	add	r6, r5, r0
   1c4fc:	add	r0, r6, r7
   1c500:	sub	r0, r0, r8
   1c504:	mov	r9, r5
   1c508:	mov	r5, r0
   1c50c:	b	1c550 <argp_failure@@Base+0x3248>
   1c510:	mov	r0, #10
   1c514:	strb	r0, [r9], #1
   1c518:	b	1c550 <argp_failure@@Base+0x3248>
   1c51c:	ldr	r0, [r4, #24]
   1c520:	cmp	r9, r0
   1c524:	bls	1c538 <argp_failure@@Base+0x3230>
   1c528:	sub	r2, r9, r0
   1c52c:	ldr	r3, [r4]
   1c530:	mov	r1, #1
   1c534:	bl	1173c <fwrite_unlocked@plt>
   1c538:	ldr	r1, [r4]
   1c53c:	mov	r0, #10
   1c540:	bl	11a00 <putc_unlocked@plt>
   1c544:	ldr	r9, [r4, #24]
   1c548:	sub	r5, sl, r9
   1c54c:	mov	r8, r9
   1c550:	mov	r2, #32
   1c554:	sub	r1, r6, r9
   1c558:	ldr	r0, [r4, #12]
   1c55c:	cmp	r1, r0
   1c560:	bge	1c5c8 <argp_failure@@Base+0x32c0>
   1c564:	add	r1, r8, r5
   1c568:	add	r1, r1, #1
   1c56c:	cmp	r6, r1
   1c570:	bne	1c584 <argp_failure@@Base+0x327c>
   1c574:	ldr	r1, [r4, #32]
   1c578:	sub	r1, r1, r6
   1c57c:	cmp	r1, r0
   1c580:	bge	1c5c4 <argp_failure@@Base+0x32bc>
   1c584:	ldr	r0, [r4, #12]
   1c588:	cmp	r0, #1
   1c58c:	blt	1c5ec <argp_failure@@Base+0x32e4>
   1c590:	mov	r7, r5
   1c594:	mov	r5, #0
   1c598:	ldr	r1, [r4]
   1c59c:	mov	r0, #32
   1c5a0:	bl	11a00 <putc_unlocked@plt>
   1c5a4:	add	r5, r5, #1
   1c5a8:	ldr	r0, [r4, #12]
   1c5ac:	cmp	r5, r0
   1c5b0:	blt	1c598 <argp_failure@@Base+0x3290>
   1c5b4:	mov	r5, r7
   1c5b8:	cmp	r9, r6
   1c5bc:	bcc	1c5f4 <argp_failure@@Base+0x32ec>
   1c5c0:	b	1c608 <argp_failure@@Base+0x3300>
   1c5c4:	ldr	r0, [r4, #12]
   1c5c8:	cmp	r0, #1
   1c5cc:	blt	1c5ec <argp_failure@@Base+0x32e4>
   1c5d0:	mov	r0, #0
   1c5d4:	strb	r2, [r9, r0]
   1c5d8:	add	r0, r0, #1
   1c5dc:	ldr	r1, [r4, #12]
   1c5e0:	cmp	r0, r1
   1c5e4:	blt	1c5d4 <argp_failure@@Base+0x32cc>
   1c5e8:	add	r9, r9, r0
   1c5ec:	cmp	r9, r6
   1c5f0:	bcs	1c608 <argp_failure@@Base+0x3300>
   1c5f4:	add	r0, r8, r5
   1c5f8:	sub	r2, r0, r6
   1c5fc:	mov	r0, r9
   1c600:	mov	r1, r6
   1c604:	bl	116e8 <memmove@plt>
   1c608:	sub	r0, r5, r6
   1c60c:	add	r0, r0, r8
   1c610:	add	r0, r9, r0
   1c614:	str	r0, [r4, #28]
   1c618:	ldr	r0, [r4, #12]
   1c61c:	cmp	r0, #0
   1c620:	mvneq	r0, #0
   1c624:	str	r0, [r4, #20]
   1c628:	ldr	r0, [r4, #28]
   1c62c:	cmp	r9, r0
   1c630:	bcc	1c20c <argp_failure@@Base+0x2f04>
   1c634:	b	1c658 <argp_failure@@Base+0x3350>
   1c638:	str	r1, [r4, #20]
   1c63c:	b	1c658 <argp_failure@@Base+0x3350>
   1c640:	ldr	r1, [sp, #8]
   1c644:	add	r0, r0, r1
   1c648:	str	r0, [r4, #20]
   1c64c:	sub	r0, r6, r0
   1c650:	add	r0, sl, r0
   1c654:	str	r0, [r4, #28]
   1c658:	ldr	r0, [r4, #24]
   1c65c:	ldr	r1, [r4, #28]
   1c660:	sub	r0, r1, r0
   1c664:	str	r0, [r4, #16]
   1c668:	sub	sp, fp, #28
   1c66c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c670:	push	{r4, r5, r6, sl, fp, lr}
   1c674:	add	fp, sp, #16
   1c678:	mov	r5, r1
   1c67c:	mov	r4, r0
   1c680:	ldr	r0, [r0, #28]
   1c684:	ldr	r1, [r4, #32]
   1c688:	sub	r0, r1, r0
   1c68c:	mov	r6, #1
   1c690:	cmp	r0, r5
   1c694:	bcs	1c754 <argp_failure@@Base+0x344c>
   1c698:	mov	r0, r4
   1c69c:	bl	1c1c8 <argp_failure@@Base+0x2ec0>
   1c6a0:	ldr	r3, [r4]
   1c6a4:	ldr	r0, [r4, #24]
   1c6a8:	ldr	r1, [r4, #28]
   1c6ac:	sub	r2, r1, r0
   1c6b0:	mov	r1, #1
   1c6b4:	bl	1173c <fwrite_unlocked@plt>
   1c6b8:	mov	r1, r0
   1c6bc:	ldr	r0, [r4, #24]
   1c6c0:	ldr	r2, [r4, #28]
   1c6c4:	sub	r3, r2, r0
   1c6c8:	cmp	r1, r3
   1c6cc:	bne	1c720 <argp_failure@@Base+0x3418>
   1c6d0:	mov	r1, #0
   1c6d4:	str	r1, [r4, #16]
   1c6d8:	str	r0, [r4, #28]
   1c6dc:	ldr	r1, [r4, #32]
   1c6e0:	sub	r1, r1, r0
   1c6e4:	mov	r6, #1
   1c6e8:	cmp	r1, r5
   1c6ec:	bcs	1c754 <argp_failure@@Base+0x344c>
   1c6f0:	adds	r5, r1, r5
   1c6f4:	bcs	1c744 <argp_failure@@Base+0x343c>
   1c6f8:	mov	r1, r5
   1c6fc:	bl	18dbc <_obstack_memory_used@@Base+0xc50>
   1c700:	cmp	r0, #0
   1c704:	beq	1c744 <argp_failure@@Base+0x343c>
   1c708:	add	r1, r0, r5
   1c70c:	str	r0, [r4, #24]
   1c710:	str	r0, [r4, #28]
   1c714:	str	r1, [r4, #32]
   1c718:	mov	r0, r6
   1c71c:	pop	{r4, r5, r6, sl, fp, pc}
   1c720:	sub	r2, r2, r1
   1c724:	str	r2, [r4, #28]
   1c728:	ldr	r3, [r4, #16]
   1c72c:	sub	r3, r3, r1
   1c730:	str	r3, [r4, #16]
   1c734:	add	r1, r0, r1
   1c738:	sub	r2, r2, r0
   1c73c:	bl	116e8 <memmove@plt>
   1c740:	b	1c750 <argp_failure@@Base+0x3448>
   1c744:	bl	11880 <__errno_location@plt>
   1c748:	mov	r1, #12
   1c74c:	str	r1, [r0]
   1c750:	mov	r6, #0
   1c754:	mov	r0, r6
   1c758:	pop	{r4, r5, r6, sl, fp, pc}
   1c75c:	sub	sp, sp, #8
   1c760:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1c764:	add	fp, sp, #24
   1c768:	sub	sp, sp, #8
   1c76c:	mov	r8, r1
   1c770:	mov	r4, r0
   1c774:	str	r2, [fp, #8]
   1c778:	str	r3, [fp, #12]
   1c77c:	mov	r6, #150	; 0x96
   1c780:	add	r7, fp, #8
   1c784:	mov	r0, r4
   1c788:	mov	r1, r6
   1c78c:	bl	1c670 <argp_failure@@Base+0x3368>
   1c790:	cmp	r0, #0
   1c794:	beq	1c7d4 <argp_failure@@Base+0x34cc>
   1c798:	str	r7, [sp, #4]
   1c79c:	ldr	r0, [r4, #28]
   1c7a0:	ldr	r1, [r4, #32]
   1c7a4:	sub	r5, r1, r0
   1c7a8:	mov	r1, r5
   1c7ac:	mov	r2, r8
   1c7b0:	mov	r3, r7
   1c7b4:	bl	11958 <vsnprintf@plt>
   1c7b8:	cmp	r0, r5
   1c7bc:	addcs	r6, r0, #1
   1c7c0:	bcs	1c784 <argp_failure@@Base+0x347c>
   1c7c4:	ldr	r1, [r4, #28]
   1c7c8:	add	r1, r1, r0
   1c7cc:	str	r1, [r4, #28]
   1c7d0:	b	1c7d8 <argp_failure@@Base+0x34d0>
   1c7d4:	mvn	r0, #0
   1c7d8:	sub	sp, fp, #24
   1c7dc:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   1c7e0:	add	sp, sp, #8
   1c7e4:	bx	lr
   1c7e8:	push	{r4, r5, r6, sl, fp, lr}
   1c7ec:	add	fp, sp, #16
   1c7f0:	mov	r4, r2
   1c7f4:	mov	r6, r1
   1c7f8:	mov	r5, r0
   1c7fc:	ldr	r0, [r0, #28]
   1c800:	ldr	r1, [r5, #32]
   1c804:	add	r0, r0, r2
   1c808:	cmp	r0, r1
   1c80c:	bls	1c824 <argp_failure@@Base+0x351c>
   1c810:	mov	r0, r5
   1c814:	mov	r1, r4
   1c818:	bl	1c670 <argp_failure@@Base+0x3368>
   1c81c:	cmp	r0, #0
   1c820:	beq	1c848 <argp_failure@@Base+0x3540>
   1c824:	ldr	r0, [r5, #28]
   1c828:	mov	r1, r6
   1c82c:	mov	r2, r4
   1c830:	bl	11730 <memcpy@plt>
   1c834:	ldr	r0, [r5, #28]
   1c838:	add	r0, r0, r4
   1c83c:	str	r0, [r5, #28]
   1c840:	mov	r0, r4
   1c844:	pop	{r4, r5, r6, sl, fp, pc}
   1c848:	mov	r4, #0
   1c84c:	mov	r0, r4
   1c850:	pop	{r4, r5, r6, sl, fp, pc}
   1c854:	push	{r4, r5, r6, sl, fp, lr}
   1c858:	add	fp, sp, #16
   1c85c:	mov	r4, r1
   1c860:	mov	r6, r0
   1c864:	mov	r0, r1
   1c868:	bl	1185c <strlen@plt>
   1c86c:	cmp	r0, #0
   1c870:	beq	1c894 <argp_failure@@Base+0x358c>
   1c874:	mov	r5, r0
   1c878:	mov	r0, r6
   1c87c:	mov	r1, r4
   1c880:	mov	r2, r5
   1c884:	bl	1c7e8 <argp_failure@@Base+0x34e0>
   1c888:	subs	r0, r0, r5
   1c88c:	mvnne	r0, #0
   1c890:	pop	{r4, r5, r6, sl, fp, pc}
   1c894:	mov	r0, #0
   1c898:	pop	{r4, r5, r6, sl, fp, pc}
   1c89c:	push	{r4, r5, fp, lr}
   1c8a0:	add	fp, sp, #8
   1c8a4:	mov	r4, r1
   1c8a8:	mov	r5, r0
   1c8ac:	ldr	r0, [r0, #28]
   1c8b0:	ldr	r1, [r5, #32]
   1c8b4:	cmp	r0, r1
   1c8b8:	bcc	1c8d0 <argp_failure@@Base+0x35c8>
   1c8bc:	mov	r0, r5
   1c8c0:	mov	r1, #1
   1c8c4:	bl	1c670 <argp_failure@@Base+0x3368>
   1c8c8:	cmp	r0, #0
   1c8cc:	beq	1c8e8 <argp_failure@@Base+0x35e0>
   1c8d0:	ldr	r0, [r5, #28]
   1c8d4:	add	r1, r0, #1
   1c8d8:	str	r1, [r5, #28]
   1c8dc:	strb	r4, [r0]
   1c8e0:	uxtb	r0, r4
   1c8e4:	pop	{r4, r5, fp, pc}
   1c8e8:	mvn	r0, #0
   1c8ec:	pop	{r4, r5, fp, pc}
   1c8f0:	push	{r4, r5, fp, lr}
   1c8f4:	add	fp, sp, #8
   1c8f8:	mov	r4, r1
   1c8fc:	mov	r5, r0
   1c900:	ldr	r0, [r0, #16]
   1c904:	ldr	r1, [r5, #24]
   1c908:	ldr	r2, [r5, #28]
   1c90c:	sub	r1, r2, r1
   1c910:	cmp	r1, r0
   1c914:	bls	1c920 <argp_failure@@Base+0x3618>
   1c918:	mov	r0, r5
   1c91c:	bl	1c1c8 <argp_failure@@Base+0x2ec0>
   1c920:	ldr	r0, [r5, #4]
   1c924:	str	r4, [r5, #4]
   1c928:	pop	{r4, r5, fp, pc}
   1c92c:	push	{r4, r5, fp, lr}
   1c930:	add	fp, sp, #8
   1c934:	mov	r4, r1
   1c938:	mov	r5, r0
   1c93c:	ldr	r0, [r0, #16]
   1c940:	ldr	r1, [r5, #24]
   1c944:	ldr	r2, [r5, #28]
   1c948:	sub	r1, r2, r1
   1c94c:	cmp	r1, r0
   1c950:	bls	1c95c <argp_failure@@Base+0x3654>
   1c954:	mov	r0, r5
   1c958:	bl	1c1c8 <argp_failure@@Base+0x2ec0>
   1c95c:	ldr	r0, [r5, #8]
   1c960:	str	r4, [r5, #8]
   1c964:	pop	{r4, r5, fp, pc}
   1c968:	push	{r4, r5, fp, lr}
   1c96c:	add	fp, sp, #8
   1c970:	mov	r4, r1
   1c974:	mov	r5, r0
   1c978:	ldr	r0, [r0, #16]
   1c97c:	ldr	r1, [r5, #24]
   1c980:	ldr	r2, [r5, #28]
   1c984:	sub	r1, r2, r1
   1c988:	cmp	r1, r0
   1c98c:	bls	1c998 <argp_failure@@Base+0x3690>
   1c990:	mov	r0, r5
   1c994:	bl	1c1c8 <argp_failure@@Base+0x2ec0>
   1c998:	ldr	r0, [r5, #12]
   1c99c:	str	r4, [r5, #12]
   1c9a0:	pop	{r4, r5, fp, pc}
   1c9a4:	push	{r4, sl, fp, lr}
   1c9a8:	add	fp, sp, #8
   1c9ac:	mov	r4, r0
   1c9b0:	ldr	r0, [r0, #16]
   1c9b4:	ldr	r1, [r4, #24]
   1c9b8:	ldr	r2, [r4, #28]
   1c9bc:	sub	r1, r2, r1
   1c9c0:	cmp	r1, r0
   1c9c4:	bls	1c9d0 <argp_failure@@Base+0x36c8>
   1c9c8:	mov	r0, r4
   1c9cc:	bl	1c1c8 <argp_failure@@Base+0x2ec0>
   1c9d0:	ldr	r0, [r4, #20]
   1c9d4:	bic	r0, r0, r0, asr #31
   1c9d8:	pop	{r4, sl, fp, pc}
   1c9dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c9e0:	mov	r7, r0
   1c9e4:	ldr	r6, [pc, #72]	; 1ca34 <argp_failure@@Base+0x372c>
   1c9e8:	ldr	r5, [pc, #72]	; 1ca38 <argp_failure@@Base+0x3730>
   1c9ec:	add	r6, pc, r6
   1c9f0:	add	r5, pc, r5
   1c9f4:	sub	r6, r6, r5
   1c9f8:	mov	r8, r1
   1c9fc:	mov	r9, r2
   1ca00:	bl	11668 <calloc@plt-0x20>
   1ca04:	asrs	r6, r6, #2
   1ca08:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ca0c:	mov	r4, #0
   1ca10:	add	r4, r4, #1
   1ca14:	ldr	r3, [r5], #4
   1ca18:	mov	r2, r9
   1ca1c:	mov	r1, r8
   1ca20:	mov	r0, r7
   1ca24:	blx	r3
   1ca28:	cmp	r6, r4
   1ca2c:	bne	1ca10 <argp_failure@@Base+0x3708>
   1ca30:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ca34:	andeq	r3, r1, r8, lsl r5
   1ca38:	andeq	r3, r1, r0, lsl r5
   1ca3c:	bx	lr
   1ca40:	mov	r2, r1
   1ca44:	mov	r1, r0
   1ca48:	mov	r0, #3
   1ca4c:	b	11790 <__fxstat64@plt>

Disassembly of section .fini:

0001ca50 <.fini>:
   1ca50:	push	{r3, lr}
   1ca54:	pop	{r3, pc}
