##########################################################################################################################
#
# SETUP SECTION
#
##########################################################################################################################
remove_design -all
1
set sh_output_log_file reports/dc.log
reports/dc.log
set REF_LIB_PATH       $env(REF_LIB_PATH)
/research/cas/public/DT2_2023/lib
set DC_ALIB_PATH       "${REF_LIB_PATH}/logic_lib/alib-52"
/research/cas/public/DT2_2023/lib/logic_lib/alib-52
set search_path        "${REF_LIB_PATH}/logic_lib $search_path"
/research/cas/public/DT2_2023/lib/logic_lib . /sw/rhel7/synopsys/syn/T-2022.03-SP5-1/libraries/syn /sw/rhel7/synopsys/syn/T-2022.03-SP5-1/dw/syn_ver /sw/rhel7/synopsys/syn/T-2022.03-SP5-1/dw/sim_ver
set target_library     "saed32hvt_tt1p05v25c.db"
saed32hvt_tt1p05v25c.db
set synthetic_library  "dw_foundation.sldb"
dw_foundation.sldb
set link_library       "* saed32hvt_tt1p05v25c.db dw_foundation.sldb"
* saed32hvt_tt1p05v25c.db dw_foundation.sldb
set_app_var alib_library_analysis_path $DC_ALIB_PATH
/research/cas/public/DT2_2023/lib/logic_lib/alib-52
saif_map -start
Information: The SAIF name mapping information database is now active. (PWR-602)
1
define_design_lib WORK -path output/synopsys_work
1
source input/0_setup_design.tcl 
input/questa_seq.tcl
set_svf results/${DESIGN_NAME}.svf
1
##########################################################################################################################
#
# DESIGN IMPORT
#
##########################################################################################################################
analyze -library WORK -format sverilog ${COMMON_FILES}
Running PRESTO HDLC
Compiling source file ./input/mycpu_pkg.sv
Presto compilation completed successfully.
Loading db file '/research/cas/public/DT2_2023/lib/logic_lib/saed32hvt_tt1p05v25c.db'
Loading db file '/sw/rhel7/synopsys/syn/T-2022.03-SP5-1/libraries/syn/dw_foundation.sldb'
1
analyze -library WORK -format sverilog ${RTL_FILES}
Running PRESTO HDLC
Compiling source file ./input/fu.sv
Opening include file ./input/mycpu.svh
Compiling source file ./input/mux_2x16.sv
Opening include file ./input/mycpu.svh
Compiling source file ./input/mux_3x16.sv
Opening include file ./input/mycpu.svh
Compiling source file ./input/ir.sv
Opening include file ./input/mycpu.svh
Compiling source file ./input/pc.sv
Opening include file ./input/mycpu.svh
Compiling source file ./input/rb.sv
Opening include file ./input/mycpu.svh
Compiling source file ./input/cu.sv
Opening include file ./input/mycpu.svh
Compiling source file ./input/mycpu.sv
Opening include file ./input/mycpu.svh
Presto compilation completed successfully.
1
elaborate $DESIGN_NAME -library WORK
Loading db file '/sw/rhel7/synopsys/syn/T-2022.03-SP5-1/libraries/syn/gtech.db'
Loading db file '/sw/rhel7/synopsys/syn/T-2022.03-SP5-1/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_tt1p05v25c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (mycpu)
Elaborated 1 design.
Current design is now 'mycpu'.
Information: Building the design 'cu'. (HDL-193)

Statistics for case statements in always block at line 45 in file
        './input/cu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            63            |    auto/auto     |
|            82            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine cu line 33 in file
                './input/cu.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      st_r_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cu)
Information: Building the design 'ir'. (HDL-193)

Inferred memory devices in process
        in routine ir line 21 in file
                './input/ir.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ir_r_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ir)
Information: Building the design 'pc'. (HDL-193)

Statistics for case statements in always block at line 17 in file
        './input/pc.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            23            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine pc line 17 in file
                './input/pc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pc_r_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pc)
Information: Building the design 'fu'. (HDL-193)
Warning:  ./input/fu.sv:55: signed to unsigned part selection occurs. (VER-318)
Warning:  ./input/fu.sv:79: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 26 in file
        './input/fu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fu)
Information: Building the design 'rb'. (HDL-193)

Inferred memory devices in process
        in routine rb line 18 in file
                './input/rb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rb_r_reg       | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      rb/31       |   16   |   16    |      4       |
|      rb/36       |   16   |   16    |      4       |
======================================================
Presto compilation completed successfully. (rb)
Information: Building the design 'mux_2x16'. (HDL-193)
Presto compilation completed successfully. (mux_2x16)
Information: Building the design 'mux_3x16'. (HDL-193)

Statistics for case statements in always block at line 13 in file
        './input/mux_3x16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            18            |    auto/auto     |
===============================================
Presto compilation completed successfully. (mux_3x16)
1
current_design ${DESIGN_NAME}
Current design is 'mycpu'.
{mycpu}
if { [ file exists $SDC_FILE] } {
    read_sdc $SDC_FILE
}

Reading SDC version 2.1...
1
##########################################################################################################################
#
# OPTIMIZATION
#
##########################################################################################################################
if { [info exists DC_COMPILE_COMMAND] } {
    eval "$DC_COMPILE_COMMAND"
} else {
    compile_ultra
}
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.4 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.4 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 795                                    |
| Number of User Hierarchies                              | 8                                      |
| Sequential Cell Count                                   | 292                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 169                                    |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 52 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'mux_2x16'. (OPT-1056)
  Simplifying Design 'mycpu'

Loaded alib file '/research/cas/public/DT2_2023/lib/logic_lib/alib-52/saed32hvt_tt1p05v25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy CU before Pass 1 (OPT-776)
Information: Ungrouping hierarchy IR before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PC before Pass 1 (OPT-776)
Information: Ungrouping hierarchy FU before Pass 1 (OPT-776)
Information: Ungrouping hierarchy RB before Pass 1 (OPT-776)
Information: Ungrouping hierarchy MUXM before Pass 1 (OPT-776)
Information: Ungrouping hierarchy MUXD before Pass 1 (OPT-776)
Information: Ungrouping hierarchy MUXB before Pass 1 (OPT-776)
Information: Ungrouping 8 of 9 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mycpu'
 Implement Synthetic for 'mycpu'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_tt1p05v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'mycpu'. (DDB-72)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:27    5962.0      1.98      17.2      54.4                           61430540.0000
    0:00:27    5941.4      1.99      17.3      91.1                           61394208.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Constant Register Removal
  -----------------------------------
    0:00:27    5952.1      1.99      17.3      91.1                           61975492.0000
    0:00:27    5952.1      1.99      17.3      91.1                           61975492.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'mycpu_DP_OP_63J1_123_8560_0'

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:28    5740.6      0.98      13.5      44.9                           34376704.0000
    0:00:29    5936.5      0.00       0.0      74.3                           36618128.0000
    0:00:29    5936.5      0.00       0.0      74.3                           36618128.0000
    0:00:29    5936.5      0.00       0.0      74.3                           36618128.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%
    0:00:29    5913.4      0.00       0.0      70.5                           36518536.0000
    0:00:30    5913.4      0.00       0.0      70.5                           36518536.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:30    5528.1      0.00       0.0      40.2                           21692304.0000
    0:00:30    5528.1      0.00       0.0      40.2                           21692304.0000
    0:00:30    5528.1      0.00       0.0      40.2                           21692304.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:31    5510.4      0.00       0.0      36.5                           20994032.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:31    5549.2      0.00       0.0       0.0                           21388660.0000
    0:00:31    5549.2      0.00       0.0       0.0                           21388660.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:31    5549.2      0.00       0.0       0.0                           21388660.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:00:31    5627.3      0.00       0.0       0.0                           30043880.0000
    0:00:31    5627.3      0.00       0.0       0.0                           30043880.0000
    0:00:31    5627.3      0.00       0.0       0.0                           30043880.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:31    5452.7      0.00       0.0       0.0                           18497806.0000
    0:00:31    5396.5      0.29       3.1       0.3                           17730228.0000
    0:00:32    5418.6      0.00       0.0       0.3                           18179734.0000
    0:00:32    5418.6      0.00       0.0       0.3                           18179734.0000
    0:00:32    5420.1      0.00       0.0       0.3                           18204160.0000
    0:00:33    5427.0      0.00       0.0       0.0                           18205378.0000
    0:00:33    5427.0      0.00       0.0       0.0                           18205378.0000
    0:00:33    5427.0      0.00       0.0       0.0                           18205378.0000
    0:00:33    5427.0      0.00       0.0       0.0                           18205378.0000
    0:00:33    5427.0      0.00       0.0       0.0                           18205378.0000
    0:00:33    5427.0      0.00       0.0       0.0                           18205378.0000
    0:00:33    5420.6      0.00       0.0       0.0                           17962636.0000
Loading db file '/research/cas/public/DT2_2023/lib/logic_lib/saed32hvt_tt1p05v25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
##########################################################################################################################
#
# WRITE OUT RESULTS
#
##########################################################################################################################
report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mycpu
Version: T-2022.03-SP5-1
Date   : Mon Nov  6 16:38:33 2023
****************************************

Operating Conditions: tt1p05v25c   Library: saed32hvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: IR/ir_r_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC/pc_r_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mycpu              8000                  saed32hvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  IR/ir_r_reg[11]/CLK (DFFARX1_HVT)        0.00       0.00 r
  IR/ir_r_reg[11]/QN (DFFARX1_HVT)         0.14       0.14 r
  U1121/Y (OR2X1_HVT)                      0.09       0.23 r
  U1122/Y (AND3X1_HVT)                     0.08       0.31 r
  U1125/Y (NAND4X0_HVT)                    0.10       0.41 f
  U1126/Y (AND2X1_HVT)                     0.10       0.50 f
  U1127/Y (NAND2X0_HVT)                    0.06       0.57 r
  U1128/Y (INVX0_HVT)                      0.07       0.64 f
  U1130/Y (NAND2X0_HVT)                    0.06       0.70 r
  U949/Y (INVX0_HVT)                       0.05       0.75 f
  U1136/Y (NAND3X0_HVT)                    0.05       0.80 r
  U1137/Y (INVX0_HVT)                      0.04       0.85 f
  U1140/Y (NAND2X0_HVT)                    0.04       0.89 r
  U1141/Y (AND2X1_HVT)                     0.10       0.99 r
  U1252/Y (NAND2X0_HVT)                    0.10       1.09 f
  U771/Y (AND4X2_HVT)                      0.18       1.27 f
  U1415/Y (NAND2X0_HVT)                    0.07       1.35 r
  U903/Y (NAND3X0_HVT)                     0.08       1.43 f
  U774/Y (OR2X2_HVT)                       0.11       1.54 f
  U832/Y (INVX0_HVT)                       0.08       1.62 r
  U1515/Y (AO22X1_HVT)                     0.13       1.75 r
  U780/Y (NAND2X1_HVT)                     0.15       1.90 f
  U870/Y (OAI22X1_HVT)                     0.13       2.03 r
  U1516/Y (AO221X1_HVT)                    0.09       2.12 r
  U1517/Y (NAND2X0_HVT)                    0.10       2.23 f
  U763/Y (OAI21X2_HVT)                     0.14       2.36 r
  U1523/Y (NAND2X0_HVT)                    0.06       2.42 f
  U1526/Y (NAND3X0_HVT)                    0.06       2.48 r
  U1542/Y (NAND2X0_HVT)                    0.06       2.54 f
  U1543/Y (NAND3X0_HVT)                    0.06       2.60 r
  U1828/Y (AO22X1_HVT)                     0.09       2.69 r
  intadd_0/U25/CO (FADDX1_HVT)             0.14       2.83 r
  U1603/Y (AO22X1_HVT)                     0.10       2.93 r
  U1620/Y (AO22X1_HVT)                     0.09       3.03 r
  U1622/Y (AO22X1_HVT)                     0.10       3.13 r
  U1657/Y (NAND2X0_HVT)                    0.06       3.19 f
  U1658/Y (NAND3X0_HVT)                    0.06       3.25 r
  U1835/Y (NAND2X0_HVT)                    0.06       3.31 f
  U1838/Y (NAND3X0_HVT)                    0.06       3.37 r
  intadd_0/U19/CO (FADDX1_HVT)             0.14       3.51 r
  U1826/Y (AO22X1_HVT)                     0.10       3.61 r
  intadd_0/U17/CO (FADDX1_HVT)             0.13       3.74 r
  intadd_0/U16/CO (FADDX1_HVT)             0.14       3.88 r
  intadd_0/U15/CO (FADDX1_HVT)             0.14       4.02 r
  intadd_0/U14/CO (FADDX1_HVT)             0.14       4.16 r
  intadd_0/U13/CO (FADDX1_HVT)             0.14       4.30 r
  U881/Y (INVX0_HVT)                       0.05       4.35 f
  U1113/Y (OA22X1_HVT)                     0.08       4.43 f
  U921/Y (INVX0_HVT)                       0.04       4.47 r
  U1115/Y (AO22X1_HVT)                     0.08       4.55 r
  intadd_0/U10/CO (FADDX1_HVT)             0.13       4.69 r
  intadd_0/U9/CO (FADDX1_HVT)              0.14       4.83 r
  intadd_0/U8/CO (FADDX1_HVT)              0.14       4.97 r
  U1834/Y (AO22X1_HVT)                     0.10       5.07 r
  intadd_0/U6/CO (FADDX1_HVT)              0.14       5.21 r
  U1832/Y (AO22X1_HVT)                     0.10       5.30 r
  intadd_0/U4/CO (FADDX1_HVT)              0.14       5.44 r
  U1830/Y (AO22X1_HVT)                     0.10       5.54 r
  intadd_0/U2/S (FADDX1_HVT)               0.13       5.67 r
  U1498/Y (NAND4X0_HVT)                    0.11       5.78 f
  U1500/Y (NOR4X0_HVT)                     0.14       5.92 r
  U1502/Y (AOI21X1_HVT)                    0.11       6.03 f
  U806/Y (NAND2X2_HVT)                     0.10       6.12 r
  U1628/Y (NAND4X0_HVT)                    0.12       6.25 f
  U1629/Y (OR2X1_HVT)                      0.08       6.33 f
  U1665/Y (NOR4X0_HVT)                     0.12       6.45 r
  U1666/Y (NAND4X0_HVT)                    0.10       6.55 f
  U1713/Y (NOR3X0_HVT)                     0.12       6.67 r
  U1721/Y (AND2X1_HVT)                     0.07       6.74 r
  U1722/Y (INVX0_HVT)                      0.04       6.77 f
  U1724/Y (AO21X1_HVT)                     0.07       6.84 f
  U1725/Y (AO21X1_HVT)                     0.08       6.92 f
  U1729/Y (NOR2X0_HVT)                     0.11       7.04 r
  U762/Y (AND2X1_HVT)                      0.10       7.14 r
  U1731/Y (NOR2X0_HVT)                     0.12       7.26 f
  U1732/Y (NOR2X0_HVT)                     0.09       7.35 r
  U1760/Y (AOI21X1_HVT)                    0.11       7.46 f
  U760/Y (OAI21X2_HVT)                     0.10       7.57 r
  U1809/Y (AOI21X1_HVT)                    0.13       7.70 f
  U1011/Y (XOR2X1_HVT)                     0.12       7.82 r
  U1812/Y (AO21X1_HVT)                     0.10       7.91 r
  PC/pc_r_reg[9]/D (DFFARX1_HVT)           0.01       7.93 r
  data arrival time                                   7.93

  clock clk (rise edge)                    8.00       8.00
  clock network delay (ideal)              0.00       8.00
  PC/pc_r_reg[9]/CLK (DFFARX1_HVT)         0.00       8.00 r
  library setup time                      -0.07       7.93
  data required time                                  7.93
  -----------------------------------------------------------
  data required time                                  7.93
  data arrival time                                  -7.93
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
report_area -designware > reports/${DESIGN_NAME}.gatelevel.area.txt
report_timing > reports/${DESIGN_NAME}.gatelevel.timing.txt
report_qor > reports/${DESIGN_NAME}.gatelevel.qor.txt
read_saif -auto_map_names -input results/${DESIGN_NAME}.saif -instance_name ${DESIGN_NAME}_tb/DUT -verbose
1
report_power > reports/${DESIGN_NAME}.gatelevel.power.txt
report_reference  -hierarchy > reports/${DESIGN_NAME}.gatelevel.reference.txt
change_names -rules verilog -hierarchy
1
write -hierarchy -format verilog -output results/${DESIGN_NAME}_gatelevel.v
Writing verilog file '/study/2023/521404A/krathnay23/DT2_2023/project/workdir/results/mycpu_gatelevel.v'.
1
write_sdf -version 2.1 results/${DESIGN_NAME}_gatelevel.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/study/2023/521404A/krathnay23/DT2_2023/project/workdir/results/mycpu_gatelevel.sdf'. (WT-3)
1
write_sdc -version 1.7 results/${DESIGN_NAME}_gatelevel.sdc
1
saif_map -write_map results/${DESIGN_NAME}_rtl.saifmap
Information: Writing SAIF name mapping information to file 'results/mycpu_rtl.saifmap'. (PWR-635)
1
gui_start
Current design is 'mycpu'.
4.1.1
gui_create_schematic
Current design is 'mycpu'.
Schematic.1
Schematic.1
Current design is 'mycpu'.
