<def f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='195' ll='197' type='void llvm::TargetPassConfig::disablePass(AnalysisID PassID)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='194'>/// Allow the target to disable a specific standard pass by default.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='541' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='542' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfigC1ERN4llvm17LLVMTargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='653' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='654' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='655' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='251' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='252' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='253' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='254' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='255' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='256' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='257' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='258' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='259' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='260' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='395' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='396' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='397' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='398' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='399' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='400' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='401' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='402' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='406' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
