
---------- Begin Simulation Statistics ----------
final_tick                                  348362000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138305                       # Simulator instruction rate (inst/s)
host_mem_usage                                 870060                       # Number of bytes of host memory used
host_op_rate                                   144504                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.23                       # Real time elapsed on the host
host_tick_rate                               48178942                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000005                       # Number of instructions simulated
sim_ops                                       1044845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000348                       # Number of seconds simulated
sim_ticks                                   348362000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.529299                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  167755                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               170259                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             11457                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            329543                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                118                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             382                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              264                       # Number of indirect misses.
system.cpu.branchPred.lookups                  363742                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14561                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    727098                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   739185                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             10800                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     287670                       # Number of branches committed
system.cpu.commit.bw_lim_events                 36402                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              22                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          171772                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000877                       # Number of instructions committed
system.cpu.commit.committedOps                1045717                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       597182                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.751086                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.275915                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       213013     35.67%     35.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       182831     30.62%     66.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        72875     12.20%     78.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        24162      4.05%     82.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17935      3.00%     85.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        26200      4.39%     89.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        15654      2.62%     92.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         8110      1.36%     93.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        36402      6.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       597182                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12470                       # Number of function calls committed.
system.cpu.commit.int_insts                    867225                       # Number of committed integer instructions.
system.cpu.commit.loads                        155110                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           851311     81.41%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             267      0.03%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              758      0.07%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              30      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              32      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             68      0.01%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          155110     14.83%     96.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          38105      3.64%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1045717                       # Class of committed instruction
system.cpu.commit.refs                         193215                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       956                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000005                       # Number of Instructions Simulated
system.cpu.committedOps                       1044845                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.696722                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.696722                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 67499                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   669                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               165309                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1301721                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   247562                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    293334                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  10906                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2490                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  5485                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      363742                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    232825                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        357362                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6195                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1278424                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   23126                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.522074                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             255809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             182434                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.834905                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             624786                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.139867                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.712660                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   310490     49.70%     49.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    30118      4.82%     54.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    68749     11.00%     65.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    59427      9.51%     75.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    26638      4.26%     79.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     7374      1.18%     80.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    62368      9.98%     90.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3544      0.57%     91.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    56078      8.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               624786                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         1843                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit           21                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         1953                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage           449                       # number of prefetches that crossed the page
system.cpu.idleCycles                           71939                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                11985                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   306084                       # Number of branches executed
system.cpu.iew.exec_nop                          1447                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.645476                       # Inst execution rate
system.cpu.iew.exec_refs                       220252                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      43574                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   24914                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                184245                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4447                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                46702                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1217916                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                176678                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             15391                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1146444                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    105                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2224                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  10906                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2399                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           469                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5703                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           96                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1007                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        29133                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8597                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             96                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6209                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5776                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1300783                       # num instructions consuming a value
system.cpu.iew.wb_count                       1133378                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531307                       # average fanout of values written-back
system.cpu.iew.wb_producers                    691115                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.626722                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1136567                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1230455                       # number of integer regfile reads
system.cpu.int_regfile_writes                  767750                       # number of integer regfile writes
system.cpu.ipc                               1.435294                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.435294                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                934510     80.43%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  273      0.02%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   778      0.07%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   34      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  77      0.01%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               181443     15.62%     96.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               44643      3.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1161837                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        6139                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005284                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4127     67.23%     67.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     640     10.43%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.02%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.03%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     77.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    580      9.45%     87.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   789     12.85%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1166600                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2952379                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1132255                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1386119                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1216438                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1161837                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  31                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          171614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               533                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       145184                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        624786                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.859576                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.747052                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              192184     30.76%     30.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               85161     13.63%     44.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              164001     26.25%     70.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               86560     13.85%     84.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               30955      4.95%     89.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               35412      5.67%     95.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               26860      4.30%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2270      0.36%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1383      0.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          624786                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.667569                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1367                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2751                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1123                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2058                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1486                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10371                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               184245                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               46702                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  772113                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     33                       # number of misc regfile writes
system.cpu.numCycles                           696725                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   32772                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1383845                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2546                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   254029                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2715                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   226                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2211664                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1278351                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1694066                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    291719                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  18799                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  10906                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 25230                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   310191                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1368307                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10130                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                250                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     14904                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             31                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1595                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1777736                       # The number of ROB reads
system.cpu.rob.rob_writes                     2462992                       # The number of ROB writes
system.cpu.timesIdled                             793                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1169                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     199                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2286                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4093                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1423                       # Transaction distribution
system.membus.trans_dist::ReadExReq               487                       # Transaction distribution
system.membus.trans_dist::ReadExResp              487                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1423                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           376                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       122240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  122240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2286                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2286    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2286                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2772500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10115250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    348362000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1788                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          987                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             256                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             489                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1243                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          545                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          376                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          376                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       142720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        78784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 221504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2653                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001131                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033615                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2650     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2653                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3282826                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1739499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1864500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    348362000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   48                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher          133                       # number of demand (read+write) hits
system.l2.demand_hits::total                      367                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 186                       # number of overall hits
system.l2.overall_hits::.cpu.data                  48                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher          133                       # number of overall hits
system.l2.overall_hits::total                     367                       # number of overall hits
system.l2.demand_misses::.cpu.inst                924                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                986                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1910                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               924                       # number of overall misses
system.l2.overall_misses::.cpu.data               986                       # number of overall misses
system.l2.overall_misses::total                  1910                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     72074000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     78966000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        151040000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     72074000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     78966000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       151040000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1034                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher          133                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2277                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1034                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher          133                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2277                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.832432                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.953578                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.838823                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.832432                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.953578                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.838823                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78002.164502                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80087.221095                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79078.534031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78002.164502                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80087.221095                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79078.534031                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           986                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1910                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          986                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1910                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     62833501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     69105002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    131938503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     62833501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     69105002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    131938503                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.832432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.953578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.838823                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.832432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.953578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.838823                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68001.624459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70086.208925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69077.750262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68001.624459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70086.208925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69077.750262                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          197                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              197                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          985                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              985                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          985                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          985                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             487                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 487                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     38437500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      38437500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.995910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78927.104723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78927.104723                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     33566502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33566502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.995910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995910                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68925.055441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68925.055441                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher          133                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                319                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          924                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              924                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     72074000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     72074000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher          133                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1243                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.832432                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.743363                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78002.164502                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78002.164502                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          924                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          924                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     62833501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62833501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.832432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.743363                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68001.624459                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68001.624459                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            46                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                46                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          499                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             499                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     40528500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40528500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          545                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           545                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.915596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.915596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81219.438878                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81219.438878                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     35538500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35538500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.915596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.915596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71219.438878                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71219.438878                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          376                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             376                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          376                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           376                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          376                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          376                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      7163000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7163000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19050.531915                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19050.531915                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    348362000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1611.010148                       # Cycle average of tags in use
system.l2.tags.total_refs                        3714                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1946                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.908530                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.254838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       793.790130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       793.965180                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.024225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.024230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.049164                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1946                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1943                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.059387                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     34666                       # Number of tag accesses
system.l2.tags.data_accesses                    34666                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    348362000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          59136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             122240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        59136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         59136                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1910                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         169754451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         181144901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             350899352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    169754451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        169754451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        169754451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        181144901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            350899352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000603500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3828                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1910                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1910                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     17515000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                53327500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9170.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27920.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1497                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1910                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    295.980630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.286614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.207218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          139     33.66%     33.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          111     26.88%     60.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           53     12.83%     73.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           25      6.05%     79.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      4.12%     83.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      2.18%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      2.66%     88.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      3.39%     91.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           34      8.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          413                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 122240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  122240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       350.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    350.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     299101000                       # Total gap between requests
system.mem_ctrls.avgGap                     156597.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        59136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 169754450.829883843660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 181144900.993793815374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          924                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          986                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24825000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     28502500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26866.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28907.20                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1363740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               724845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5305020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         57208050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         85596000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          177241815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.786306                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    221980750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     11440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    114941250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1585080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               842490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             8332380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         82029270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         64693920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          184527300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.699852                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    167488750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     11440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    169433250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    348362000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       231195                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           231195                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       231195                       # number of overall hits
system.cpu.icache.overall_hits::total          231195                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1630                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1630                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1630                       # number of overall misses
system.cpu.icache.overall_misses::total          1630                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    105709998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    105709998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    105709998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    105709998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       232825                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       232825                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       232825                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       232825                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64852.759509                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64852.759509                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64852.759509                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64852.759509                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1143                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                40                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks          987                       # number of writebacks
system.cpu.icache.writebacks::total               987                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          520                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          520                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          520                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          520                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1110                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1110                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1110                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          133                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1243                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     75829998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75829998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     75829998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher      1592778                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77422776                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004768                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004768                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004768                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005339                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68315.313514                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68315.313514                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68315.313514                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11975.774436                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62287.028158                       # average overall mshr miss latency
system.cpu.icache.replacements                    987                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       231195                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          231195                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1630                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1630                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    105709998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    105709998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       232825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       232825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64852.759509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64852.759509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          520                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          520                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1110                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1110                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     75829998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75829998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68315.313514                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68315.313514                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          133                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          133                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher      1592778                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total      1592778                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11975.774436                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11975.774436                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    348362000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    348362000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           246.674212                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              232438                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1243                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            186.997586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   217.740036                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    28.934176                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850547                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.113024                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.963571                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.128906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            466893                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           466893                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    348362000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    348362000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    348362000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    348362000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    348362000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       201849                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           201849                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       201853                       # number of overall hits
system.cpu.dcache.overall_hits::total          201853                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5072                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5072                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5075                       # number of overall misses
system.cpu.dcache.overall_misses::total          5075                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    307796669                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    307796669                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    307796669                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    307796669                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       206921                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       206921                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       206928                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       206928                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024512                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024512                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024525                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024525                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60685.463131                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60685.463131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60649.589951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60649.589951                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13659                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1006                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               548                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.925182                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   201.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          197                       # number of writebacks
system.cpu.dcache.writebacks::total               197                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3666                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3666                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1406                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1406                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1409                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1409                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     92360218                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     92360218                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     92657718                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     92657718                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006795                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006795                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006809                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006809                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65690.055477                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65690.055477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65761.332860                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65761.332860                       # average overall mshr miss latency
system.cpu.dcache.replacements                    453                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       167619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          167619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1201                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1201                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     86648500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     86648500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       168820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       168820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72146.960866                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72146.960866                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          660                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          660                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     41458500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     41458500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76633.086876                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76633.086876                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        34230                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          34230                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    209237942                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    209237942                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        37730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.092764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.092764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59782.269143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59782.269143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3006                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3006                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          494                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          494                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     39362491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39362491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013093                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79681.155870                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79681.155870                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          371                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          371                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     11910227                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     11910227                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          371                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          371                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32103.037736                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32103.037736                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          371                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          371                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     11539227                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     11539227                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31103.037736                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31103.037736                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    348362000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           803.042594                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              203279                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1410                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            144.169504                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   803.042594                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.784221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.784221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          957                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          955                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.934570                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            415300                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           415300                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    348362000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    348362000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
