Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb  1 15:17:00 2020
| Host         : agazorPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.998        0.000                      0                    1        0.711        0.000                      0                    1        3.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.998        0.000                      0                    1        0.711        0.000                      0                    1        3.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 bitwise/design_1_i/single_bit_multiplier_1/U0/s_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.642ns (31.385%)  route 1.404ns (68.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 13.046 - 8.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           4.232     5.722    bitwise/design_1_i/single_bit_multiplier_1/U0/clk
    SLICE_X112Y68        FDRE                                         r  bitwise/design_1_i/single_bit_multiplier_1/U0/s_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y68        FDRE (Prop_fdre_C_Q)         0.518     6.240 r  bitwise/design_1_i/single_bit_multiplier_1/U0/s_out_reg/Q
                         net (fo=1, routed)           1.404     7.644    bitwise/design_1_i/single_bit_multiplier_2/U0/s_in
    SLICE_X112Y68        LUT3 (Prop_lut3_I2_O)        0.124     7.768 r  bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_i_1/O
                         net (fo=1, routed)           0.000     7.768    bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_i_1_n_0
    SLICE_X112Y68        FDRE                                         r  bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           3.627    13.046    bitwise/design_1_i/single_bit_multiplier_2/U0/clk
    SLICE_X112Y68        FDRE                                         r  bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_reg/C
                         clock pessimism              0.676    13.722    
                         clock uncertainty           -0.035    13.687    
    SLICE_X112Y68        FDRE (Setup_fdre_C_D)        0.079    13.766    bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_reg
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  5.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 bitwise/design_1_i/single_bit_multiplier_1/U0/s_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.209ns (25.134%)  route 0.623ns (74.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.890     2.148    bitwise/design_1_i/single_bit_multiplier_1/U0/clk
    SLICE_X112Y68        FDRE                                         r  bitwise/design_1_i/single_bit_multiplier_1/U0/s_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y68        FDRE (Prop_fdre_C_Q)         0.164     2.312 r  bitwise/design_1_i/single_bit_multiplier_1/U0/s_out_reg/Q
                         net (fo=1, routed)           0.623     2.934    bitwise/design_1_i/single_bit_multiplier_2/U0/s_in
    SLICE_X112Y68        LUT3 (Prop_lut3_I2_O)        0.045     2.979 r  bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_i_1/O
                         net (fo=1, routed)           0.000     2.979    bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_i_1_n_0
    SLICE_X112Y68        FDRE                                         r  bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.168     2.614    bitwise/design_1_i/single_bit_multiplier_2/U0/clk
    SLICE_X112Y68        FDRE                                         r  bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_reg/C
                         clock pessimism             -0.466     2.148    
    SLICE_X112Y68        FDRE (Hold_fdre_C_D)         0.121     2.269    bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_reg
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.711    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_0/U0/s_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_1/U0/s_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_3/U0/s_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_0/U0/s_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_1/U0/s_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_3/U0/s_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_0/U0/s_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_1/U0/s_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_3/U0/s_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_0/U0/s_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_1/U0/s_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_3/U0/s_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_0/U0/s_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_1/U0/s_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_2/U0/s_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y68  bitwise/design_1_i/single_bit_multiplier_3/U0/s_out_reg/C



