#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Dec  7 13:39:16 2017
# Process ID: 24327
# Current directory: /home/nezin/Documents/ECE395A/vhdl/inner_product_fifo/inner_product_fifo.runs/synth_1
# Command line: vivado -log dot.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dot.tcl
# Log file: /home/nezin/Documents/ECE395A/vhdl/inner_product_fifo/inner_product_fifo.runs/synth_1/dot.vds
# Journal file: /home/nezin/Documents/ECE395A/vhdl/inner_product_fifo/inner_product_fifo.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source dot.tcl -notrace
Command: synth_design -top dot -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1207.543 ; gain = 65.000 ; free physical = 5217 ; free virtual = 47762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dot' [/home/nezin/Documents/ECE395A/vhdl/inner_product_fifo/inner_product_fifo.srcs/sources_1/new/dot.vhd:29]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter L bound to: 10 - type: integer 
	Parameter O bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at '/home/nezin/Documents/ECE395A/vhdl/inner_product_fifo/inner_product_fifo.runs/synth_1/.Xil/Vivado-24327-nezin-desktop/realtime/xbip_multadd_0_stub.vhdl:5' bound to instance 'mac0' of component 'xbip_multadd_0' [/home/nezin/Documents/ECE395A/vhdl/inner_product_fifo/inner_product_fifo.srcs/sources_1/new/dot.vhd:53]
INFO: [Synth 8-638] synthesizing module 'xbip_multadd_0' [/home/nezin/Documents/ECE395A/vhdl/inner_product_fifo/inner_product_fifo.runs/synth_1/.Xil/Vivado-24327-nezin-desktop/realtime/xbip_multadd_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'dot' (1#1) [/home/nezin/Documents/ECE395A/vhdl/inner_product_fifo/inner_product_fifo.srcs/sources_1/new/dot.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1248.043 ; gain = 105.500 ; free physical = 5227 ; free virtual = 47772
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1248.043 ; gain = 105.500 ; free physical = 5217 ; free virtual = 47770
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/inner_product_fifo/inner_product_fifo.runs/synth_1/.Xil/Vivado-24327-nezin-desktop/dcp3/xbip_multadd_0_in_context.xdc] for cell 'mac0'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/inner_product_fifo/inner_product_fifo.runs/synth_1/.Xil/Vivado-24327-nezin-desktop/dcp3/xbip_multadd_0_in_context.xdc] for cell 'mac0'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/inner_product_fifo/inner_product_fifo.srcs/constrs_1/new/ram_init.xdc]
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/inner_product_fifo/inner_product_fifo.srcs/constrs_1/new/ram_init.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1644.895 ; gain = 0.000 ; free physical = 4777 ; free virtual = 47335
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1644.895 ; gain = 502.352 ; free physical = 4901 ; free virtual = 47481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1644.895 ; gain = 502.352 ; free physical = 4901 ; free virtual = 47481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mac0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1644.895 ; gain = 502.352 ; free physical = 4902 ; free virtual = 47484
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "validsig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1644.895 ; gain = 502.352 ; free physical = 4891 ; free virtual = 47472
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "validsig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'i_reg[30]__0' (FDR) to 'i_reg[31]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[31]__0' (FDR) to 'i_reg[29]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[29]__0' (FDR) to 'i_reg[28]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[28]__0' (FDR) to 'i_reg[27]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[27]__0' (FDR) to 'i_reg[26]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[26]__0' (FDR) to 'i_reg[25]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[25]__0' (FDR) to 'i_reg[24]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[24]__0' (FDR) to 'i_reg[23]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[23]__0' (FDR) to 'i_reg[22]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[22]__0' (FDR) to 'i_reg[21]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[21]__0' (FDR) to 'i_reg[20]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[20]__0' (FDR) to 'i_reg[19]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[19]__0' (FDR) to 'i_reg[18]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[18]__0' (FDR) to 'i_reg[17]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[17]__0' (FDR) to 'i_reg[16]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[16]__0' (FDR) to 'i_reg[15]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[15]__0' (FDR) to 'i_reg[14]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[14]__0' (FDR) to 'i_reg[13]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[13]__0' (FDR) to 'i_reg[12]__0'
INFO: [Synth 8-3886] merging instance 'i_reg[12]__0' (FDR) to 'i_reg[11]__0'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_reg[11]__0 )
INFO: [Synth 8-3886] merging instance 'i_reg[11]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[12]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[13]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[14]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[15]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[16]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[17]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[18]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[19]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[20]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[21]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[22]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[23]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[24]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[25]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[26]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[27]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[28]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[29]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[30]' (FD) to 'i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_reg[31]' (FD) to 'i_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_reg[10] )
WARNING: [Synth 8-3332] Sequential element (i_reg[10]) is unused and will be removed from module dot.
WARNING: [Synth 8-3332] Sequential element (i_reg[11]__0) is unused and will be removed from module dot.
WARNING: [Synth 8-3332] Sequential element (i_reg[10]__0) is unused and will be removed from module dot.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1644.895 ; gain = 502.352 ; free physical = 4881 ; free virtual = 47461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1644.895 ; gain = 502.352 ; free physical = 4711 ; free virtual = 47295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1644.895 ; gain = 502.352 ; free physical = 4711 ; free virtual = 47294
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1644.895 ; gain = 502.352 ; free physical = 4710 ; free virtual = 47294
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1644.895 ; gain = 502.352 ; free physical = 4705 ; free virtual = 47289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1644.895 ; gain = 502.352 ; free physical = 4705 ; free virtual = 47289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1644.895 ; gain = 502.352 ; free physical = 4705 ; free virtual = 47289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1644.895 ; gain = 502.352 ; free physical = 4705 ; free virtual = 47289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1644.895 ; gain = 502.352 ; free physical = 4705 ; free virtual = 47289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1644.895 ; gain = 502.352 ; free physical = 4705 ; free virtual = 47289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |xbip_multadd_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |xbip_multadd_0_bbox |     1|
|2     |CARRY4              |    98|
|3     |LUT1                |    21|
|4     |LUT2                |   115|
|5     |LUT3                |   277|
|6     |LUT4                |    27|
|7     |LUT5                |    20|
|8     |LUT6                |    28|
|9     |FDRE                |    22|
|10    |IBUF                |    30|
|11    |OBUF                |    49|
+------+--------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   783|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1644.895 ; gain = 502.352 ; free physical = 4705 ; free virtual = 47289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1644.895 ; gain = 105.500 ; free physical = 4760 ; free virtual = 47343
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1644.895 ; gain = 502.352 ; free physical = 4760 ; free virtual = 47343
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

61 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1644.895 ; gain = 518.934 ; free physical = 4727 ; free virtual = 47311
INFO: [Common 17-1381] The checkpoint '/home/nezin/Documents/ECE395A/vhdl/inner_product_fifo/inner_product_fifo.runs/synth_1/dot.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1668.906 ; gain = 0.000 ; free physical = 4728 ; free virtual = 47312
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 13:39:52 2017...
