Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SingleCycleCPU_tb_behav xil_defaultlib.SingleCycleCPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Go' [C:/Data/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sim_1/new/main_tb.v:14]
WARNING: [VRFC 10-5021] port 'DOWN' is not connected on this instance [C:/Data/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sim_1/new/main_tb.v:13]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Data/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/main.v:305]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
