#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Thu Oct  9 20:11:33 2025
# Process ID: 9756
# Current directory: C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.runs/impl_1
# Command line: vivado.exe -log UART_Transfer_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source UART_Transfer_wrapper.tcl -notrace
# Log file: C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.runs/impl_1/UART_Transfer_wrapper.vdi
# Journal file: C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.runs/impl_1\vivado.jou
# Running On        :Benjamin-PC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12650H
# CPU Frequency     :2688 MHz
# CPU Physical cores:10
# CPU Logical cores :16
# Host memory       :16831 MB
# Swap memory       :10200 MB
# Total Virtual     :27032 MB
# Available Virtual :5513 MB
#-----------------------------------------------------------
source UART_Transfer_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 535.926 ; gain = 135.266
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top UART_Transfer_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'UART_Transfer_i/clock_out_top_0/U0/ila_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/clk_wiz_1_1/clk_wiz_1.dcp' for cell 'UART_Transfer_i/clock_out_top_0/U0/u_pll_fast'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'UART_Transfer_i/clock_out_top_0/U0/u_pll_slow'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1061.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 472 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clkin1_ibufg, from the path connected to top-level port: clk_in 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst/clkin1_ibufg, from the path connected to top-level port: clk_in 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
INFO: [Chipscope 16-324] Core: UART_Transfer_i/clock_out_top_0/U0/ila_inst UUID: a12cc188-9b9b-59d1-850f-35f76554af47 
Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/bd/UART_Transfer/ip/UART_Transfer_processing_system7_0_0/UART_Transfer_processing_system7_0_0.xdc] for cell 'UART_Transfer_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/bd/UART_Transfer/ip/UART_Transfer_processing_system7_0_0/UART_Transfer_processing_system7_0_0.xdc] for cell 'UART_Transfer_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/bd/UART_Transfer/ip/UART_Transfer_axi_gpio_0_0/UART_Transfer_axi_gpio_0_0_board.xdc] for cell 'UART_Transfer_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/bd/UART_Transfer/ip/UART_Transfer_axi_gpio_0_0/UART_Transfer_axi_gpio_0_0_board.xdc] for cell 'UART_Transfer_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/bd/UART_Transfer/ip/UART_Transfer_axi_gpio_0_0/UART_Transfer_axi_gpio_0_0.xdc] for cell 'UART_Transfer_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/bd/UART_Transfer/ip/UART_Transfer_axi_gpio_0_0/UART_Transfer_axi_gpio_0_0.xdc] for cell 'UART_Transfer_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/bd/UART_Transfer/ip/UART_Transfer_rst_ps7_0_100M_0/UART_Transfer_rst_ps7_0_100M_0_board.xdc] for cell 'UART_Transfer_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/bd/UART_Transfer/ip/UART_Transfer_rst_ps7_0_100M_0/UART_Transfer_rst_ps7_0_100M_0_board.xdc] for cell 'UART_Transfer_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/bd/UART_Transfer/ip/UART_Transfer_rst_ps7_0_100M_0/UART_Transfer_rst_ps7_0_100M_0.xdc] for cell 'UART_Transfer_i/rst_ps7_0_100M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/bd/UART_Transfer/ip/UART_Transfer_rst_ps7_0_100M_0/UART_Transfer_rst_ps7_0_100M_0.xdc:50]
Finished Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/bd/UART_Transfer/ip/UART_Transfer_rst_ps7_0_100M_0/UART_Transfer_rst_ps7_0_100M_0.xdc] for cell 'UART_Transfer_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst'
Finished Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst'
Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1786.602 ; gain = 583.277
Finished Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'UART_Transfer_i/clock_out_top_0/U0/u_pll_slow/inst'
Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/clk_wiz_1_1/clk_wiz_1_board.xdc] for cell 'UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst'
Finished Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/clk_wiz_1_1/clk_wiz_1_board.xdc] for cell 'UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst'
Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/clk_wiz_1_1/clk_wiz_1.xdc] for cell 'UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/clk_wiz_1_1/clk_wiz_1.xdc:54]
Finished Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/clk_wiz_1_1/clk_wiz_1.xdc] for cell 'UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst'
Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0'
Finished Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0'
Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0'
Finished Parsing XDC File [c:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0'
Parsing XDC File [C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.srcs/constrs_1/new/xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'ref_locked_led'. [C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.srcs/constrs_1/new/xdc.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.srcs/constrs_1/new/xdc.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clean_locked_led'. [C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.srcs/constrs_1/new/xdc.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.srcs/constrs_1/new/xdc.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reference_clk_out'. [C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.srcs/constrs_1/new/xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.srcs/constrs_1/new/xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'corrupted_clk_out'. [C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.srcs/constrs_1/new/xdc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.srcs/constrs_1/new/xdc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'glitch_detect_out'. [C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.srcs/constrs_1/new/xdc.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.srcs/constrs_1/new/xdc.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.srcs/constrs_1/new/xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 3 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1786.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 68 instances

19 Infos, 10 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1786.602 ; gain = 1204.965
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.885 . Memory (MB): peak = 1786.602 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ee4e6afd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1807.672 ; gain = 21.070

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 1c91854215a35580.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2222.965 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2222.965 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 27a8f4a8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340
Phase 1.1 Core Generation And Design Setup | Checksum: 27a8f4a8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 27a8f4a8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340
Phase 1 Initialization | Checksum: 27a8f4a8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 27a8f4a8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 27a8f4a8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340
Phase 2 Timer Update And Timing Data Collection | Checksum: 27a8f4a8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 252970e49

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340
Retarget | Checksum: 252970e49
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 37 cells
INFO: [Opt 31-1021] In phase Retarget, 124 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 240abe324

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340
Constant propagation | Checksum: 240abe324
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 107 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 222f171ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340
Sweep | Checksum: 222f171ab
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 35 cells
INFO: [Opt 31-1021] In phase Sweep, 935 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 222f171ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340
BUFG optimization | Checksum: 222f171ab
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 222f171ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340
Shift Register Optimization | Checksum: 222f171ab
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 222f171ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340
Post Processing Netlist | Checksum: 222f171ab
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 115 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 17bc277bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2222.965 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 17bc277bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340
Phase 9 Finalization | Checksum: 17bc277bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              37  |                                            124  |
|  Constant propagation         |               0  |              16  |                                            107  |
|  Sweep                        |               0  |              35  |                                            935  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            115  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 17bc277bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.965 ; gain = 22.340

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 114 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 181 newly gated: 0 Total Ports: 228
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1d4a80f73

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.385 . Memory (MB): peak = 2442.367 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d4a80f73

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2442.367 ; gain = 219.402

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 17f4409d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.488 . Memory (MB): peak = 2442.367 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 17f4409d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2442.367 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2442.367 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17f4409d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2442.367 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 10 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 2442.367 ; gain = 655.766
INFO: [Vivado 12-24828] Executing command : report_drc -file UART_Transfer_wrapper_drc_opted.rpt -pb UART_Transfer_wrapper_drc_opted.pb -rpx UART_Transfer_wrapper_drc_opted.rpx
Command: report_drc -file UART_Transfer_wrapper_drc_opted.rpt -pb UART_Transfer_wrapper_drc_opted.pb -rpx UART_Transfer_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.runs/impl_1/UART_Transfer_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2442.367 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2442.367 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2442.367 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2442.367 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2442.367 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2442.367 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 2442.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.runs/impl_1/UART_Transfer_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2442.367 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d8e7459c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2442.367 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11616a3fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.458 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cc433c20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cc433c20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2442.367 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: cc433c20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14c747d47

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 942ed4d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 942ed4d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1536711ee

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 268 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 0, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 119 nets or LUTs. Breaked 5 LUTs, combined 114 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 3 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2442.367 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2442.367 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |            114  |                   119  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |            114  |                   119  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 129db4581

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2442.367 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1b1794d38

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2442.367 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b1794d38

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 215b32c89

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1661f1683

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 177fd67d0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ab42da95

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b8539c0b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 142e2b378

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1509c3358

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15d7b0671

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19fa404c5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2442.367 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 19fa404c5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21460bde8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.465 | TNS=-3.716 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bba88864

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 2442.367 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 26da179b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 2442.367 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 21460bde8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.184. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 235559855

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2442.367 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2442.367 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 235559855

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 235559855

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 235559855

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2442.367 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 235559855

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2442.367 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2442.367 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f45dba60

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2442.367 ; gain = 0.000
Ending Placer Task | Checksum: 193b72fcd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2442.367 ; gain = 0.000
97 Infos, 10 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2442.367 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file UART_Transfer_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2442.367 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file UART_Transfer_wrapper_utilization_placed.rpt -pb UART_Transfer_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file UART_Transfer_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2442.367 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2442.367 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.418 . Memory (MB): peak = 2442.367 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2442.367 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2442.367 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2442.367 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2442.367 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.474 . Memory (MB): peak = 2442.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.runs/impl_1/UART_Transfer_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.837 . Memory (MB): peak = 2442.367 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.86s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2442.367 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.184 | TNS=-2.420 |
Phase 1 Physical Synthesis Initialization | Checksum: 173ba18bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.577 . Memory (MB): peak = 2442.367 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.184 | TNS=-2.420 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 173ba18bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.605 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.184 | TNS=-2.420 |
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/xor_result. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[6]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/pwm_prev_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/pwm_prev_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/glitch_gate_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.176 | TNS=-2.412 |
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/probe_data[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-782] Net UART_Transfer_i/clock_out_top_0/U0/glitch_counter[4] was not replicated
INFO: [Physopt 32-780] Instance UART_Transfer_i/clock_out_top_0/U0/ila_inst has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_counter[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/xor_result. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/pwm_prev_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/glitch_gate_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/probe_data[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_counter[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.176 | TNS=-2.412 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2442.367 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 173ba18bd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.176 | TNS=-2.412 |
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/xor_result. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[6]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/pwm_prev_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/pwm_prev_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/glitch_gate_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/probe_data[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-782] Net UART_Transfer_i/clock_out_top_0/U0/glitch_counter[4] was not replicated
INFO: [Physopt 32-780] Instance UART_Transfer_i/clock_out_top_0/U0/ila_inst has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_counter[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/xor_result. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out1_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/pwm_prev_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/glitch_gate_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_gen/counter_reg[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/u_pll_fast/inst/clk_out2_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/probe_data[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net UART_Transfer_i/clock_out_top_0/U0/glitch_counter[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.176 | TNS=-2.412 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2442.367 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 173ba18bd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2442.367 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2442.367 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.176 | TNS=-2.412 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.008  |          0.008  |            1  |              0  |                     1  |           0  |           2  |  00:00:01  |
|  Total          |          0.008  |          0.008  |            1  |              0  |                     1  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2442.367 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2323f57e0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2442.367 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
167 Infos, 10 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2442.367 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.480 . Memory (MB): peak = 2442.367 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2442.367 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2442.367 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2442.367 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2442.367 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.528 . Memory (MB): peak = 2442.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.runs/impl_1/UART_Transfer_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a6fd70cf ConstDB: 0 ShapeSum: c3444185 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 3738dde4 | NumContArr: 9a9bfd55 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25726d073

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25726d073

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2442.367 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25726d073

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2442.367 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f698d368

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2500.625 ; gain = 58.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.232 | TNS=-3.370 | WHS=-0.654 | THS=-108.333|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1d535961c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2500.625 ; gain = 58.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.232 | TNS=-2.319 | WHS=-0.654 | THS=-10.648|

Phase 2.4 Update Timing for Bus Skew | Checksum: 1e890465f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2500.625 ; gain = 58.258

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5692
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5691
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 27e981c76

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2518.887 ; gain = 76.520

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 27e981c76

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2518.887 ; gain = 76.520

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1bbec6ceb

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 2985.109 ; gain = 542.742
Phase 4 Initial Routing | Checksum: 1bbec6ceb

Time (s): cpu = 00:00:59 ; elapsed = 00:00:29 . Memory (MB): peak = 2985.109 ; gain = 542.742
INFO: [Route 35-580] Design has 16 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+===============================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock  | Pin                                                                                                                                                                           |
+====================+====================+===============================================================================================================================================================================+
| clk_out1_clk_wiz_1 | clk_out1_clk_wiz_0 | UART_Transfer_i/clock_out_top_0/U0/xor_result_reg/D                                                                                                                           |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/D                                                                                                                          |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]/D |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[3]/D |
| clk_out2_clk_wiz_1 | clk_out2_clk_wiz_1 | UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]/D |
+--------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 565
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.324 | TNS=-16.612| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 31a9267b6

Time (s): cpu = 00:03:05 ; elapsed = 00:01:36 . Memory (MB): peak = 3206.027 ; gain = 763.660

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.705 | TNS=-16.488| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 25385574b

Time (s): cpu = 00:10:20 ; elapsed = 00:05:16 . Memory (MB): peak = 3952.867 ; gain = 1510.500
Phase 5 Rip-up And Reroute | Checksum: 25385574b

Time (s): cpu = 00:10:21 ; elapsed = 00:05:16 . Memory (MB): peak = 3952.867 ; gain = 1510.500

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 232dadbb6

Time (s): cpu = 00:10:21 ; elapsed = 00:05:17 . Memory (MB): peak = 3952.867 ; gain = 1510.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.324 | TNS=-14.925| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 320eca077

Time (s): cpu = 00:10:21 ; elapsed = 00:05:17 . Memory (MB): peak = 3952.867 ; gain = 1510.500

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 320eca077

Time (s): cpu = 00:10:21 ; elapsed = 00:05:17 . Memory (MB): peak = 3952.867 ; gain = 1510.500
Phase 6 Delay and Skew Optimization | Checksum: 320eca077

Time (s): cpu = 00:10:21 ; elapsed = 00:05:17 . Memory (MB): peak = 3952.867 ; gain = 1510.500

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.324 | TNS=-14.341| WHS=-0.654 | THS=-1.090 |


Phase 7.1.1 Lut RouteThru Assignment for hold
Phase 7.1.1 Lut RouteThru Assignment for hold | Checksum: 1e9c272d0

Time (s): cpu = 00:10:22 ; elapsed = 00:05:17 . Memory (MB): peak = 3952.867 ; gain = 1510.500
Phase 7.1 Hold Fix Iter | Checksum: 1e9c272d0

Time (s): cpu = 00:10:22 ; elapsed = 00:05:17 . Memory (MB): peak = 3952.867 ; gain = 1510.500

Phase 7.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.324 | TNS=-14.341| WHS=-0.654 | THS=-1.090 |

Phase 7.2 Additional Hold Fix | Checksum: 2a70cea33

Time (s): cpu = 00:10:23 ; elapsed = 00:05:18 . Memory (MB): peak = 3952.867 ; gain = 1510.500

Phase 7.3 Non Free Resource Hold Fix Iter
Phase 7.3 Non Free Resource Hold Fix Iter | Checksum: 2aeae2236

Time (s): cpu = 00:10:23 ; elapsed = 00:05:18 . Memory (MB): peak = 3952.867 ; gain = 1510.500
WARNING: [Route 35-468] The router encountered 7 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
	UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
	UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
	UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
	UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
	UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
	UART_Transfer_i/clock_out_top_0/U0/ila_inst/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D

Phase 7 Post Hold Fix | Checksum: 2aeae2236

Time (s): cpu = 00:10:23 ; elapsed = 00:05:18 . Memory (MB): peak = 3952.867 ; gain = 1510.500

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.93833 %
  Global Horizontal Routing Utilization  = 3.77806 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2aeae2236

Time (s): cpu = 00:10:23 ; elapsed = 00:05:18 . Memory (MB): peak = 3952.867 ; gain = 1510.500

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2aeae2236

Time (s): cpu = 00:10:23 ; elapsed = 00:05:18 . Memory (MB): peak = 3952.867 ; gain = 1510.500

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2842a0009

Time (s): cpu = 00:10:24 ; elapsed = 00:05:18 . Memory (MB): peak = 3952.867 ; gain = 1510.500

Phase 11 Post Process Routing
WARNING: [Route 35-419] Router was unable to fix hold violation on pin UART_Transfer_i/clock_out_top_0/U0/type_hazard_reg/D driven by global clock buffer BUFGCTRL_X0Y18.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin UART_Transfer_i/clock_out_top_0/U0/glitch_gen/xor_result_i_1/I2 driven by global clock buffer BUFGCTRL_X0Y18.
Resolution: Run report_timing_summary to analyze the hold violations.
Phase 11 Post Process Routing | Checksum: 2842a0009

Time (s): cpu = 00:10:24 ; elapsed = 00:05:18 . Memory (MB): peak = 3952.867 ; gain = 1510.500

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 2842a0009

Time (s): cpu = 00:10:24 ; elapsed = 00:05:19 . Memory (MB): peak = 3952.867 ; gain = 1510.500
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.324 | TNS=-14.341| WHS=-0.654 | THS=-1.090 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2842a0009

Time (s): cpu = 00:10:24 ; elapsed = 00:05:19 . Memory (MB): peak = 3952.867 ; gain = 1510.500
Total Elapsed time in route_design: 318.533 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 180e202b9

Time (s): cpu = 00:10:24 ; elapsed = 00:05:19 . Memory (MB): peak = 3952.867 ; gain = 1510.500
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 180e202b9

Time (s): cpu = 00:10:24 ; elapsed = 00:05:19 . Memory (MB): peak = 3952.867 ; gain = 1510.500

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
188 Infos, 14 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:26 ; elapsed = 00:05:20 . Memory (MB): peak = 3952.867 ; gain = 1510.500
INFO: [Vivado 12-24828] Executing command : report_drc -file UART_Transfer_wrapper_drc_routed.rpt -pb UART_Transfer_wrapper_drc_routed.pb -rpx UART_Transfer_wrapper_drc_routed.rpx
Command: report_drc -file UART_Transfer_wrapper_drc_routed.rpt -pb UART_Transfer_wrapper_drc_routed.pb -rpx UART_Transfer_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.runs/impl_1/UART_Transfer_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file UART_Transfer_wrapper_methodology_drc_routed.rpt -pb UART_Transfer_wrapper_methodology_drc_routed.pb -rpx UART_Transfer_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file UART_Transfer_wrapper_methodology_drc_routed.rpt -pb UART_Transfer_wrapper_methodology_drc_routed.pb -rpx UART_Transfer_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.runs/impl_1/UART_Transfer_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file UART_Transfer_wrapper_timing_summary_routed.rpt -pb UART_Transfer_wrapper_timing_summary_routed.pb -rpx UART_Transfer_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file UART_Transfer_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file UART_Transfer_wrapper_route_status.rpt -pb UART_Transfer_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file UART_Transfer_wrapper_power_routed.rpt -pb UART_Transfer_wrapper_power_summary_routed.pb -rpx UART_Transfer_wrapper_power_routed.rpx
Command: report_power -file UART_Transfer_wrapper_power_routed.rpt -pb UART_Transfer_wrapper_power_summary_routed.pb -rpx UART_Transfer_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
205 Infos, 15 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file UART_Transfer_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file UART_Transfer_wrapper_bus_skew_routed.rpt -pb UART_Transfer_wrapper_bus_skew_routed.pb -rpx UART_Transfer_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3952.867 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3952.867 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.455 . Memory (MB): peak = 3952.867 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3952.867 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 3952.867 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3952.867 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3952.867 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.578 . Memory (MB): peak = 3952.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/OneDrive/Desktop/Sistema/counter_clock.runs/impl_1/UART_Transfer_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force UART_Transfer_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A5))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A5))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 28 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], UART_Transfer_i/clock_out_top_0/U0/display_ptr_slv[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i... and (the first 15 of 24 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./UART_Transfer_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
220 Infos, 21 Warnings, 6 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3952.867 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct  9 20:18:55 2025...
