library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity ram11 is
    Port ( clk : in std_logic;
           R_W : in std_logic;
           addr : in integer range 0 to 3;
           data_in : in std_logic_vector(7 downto 0);
           data_out : out std_logic_vector(7 downto 0));
end ram11;

architecture Behavioral of ram11 is
type RAM_type is array(0 to 3) of std_logic_vector(7 downto 0);
 signal matrix : RAM_type;
begin
 process(clk,R_W)
begin
 if clk'event and clk='1' then
	 if R_W='1' then
 		matrix(addr)<=data_in;
		data_out<=(others=>'Z');
 else
 	data_out<=matrix(addr);
 end if;
 end if;
 end process;
end Behavioral;
