{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681967368063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681967368064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 23:09:27 2023 " "Processing started: Wed Apr 19 23:09:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681967368064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967368064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Pipeline -c RISC_V_Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Pipeline -c RISC_V_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967368064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681967368520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681967368520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/risc_v_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/risc_v_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Pipeline " "Found entity 1: RISC_V_Pipeline" {  } { { "../src/RISC_V_Pipeline.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../src/UART_TX.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../src/UART_RX.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../src/UART.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/txshift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/txshift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 TXshift_register " "Found entity 1: TXshift_register" {  } { { "../src/TXshift_register.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/TXshift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/shift_left_one.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/shift_left_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_one " "Found entity 1: shift_left_one" {  } { { "../src/shift_left_one.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/shift_left_one.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/rxshift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/rxshift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 RXshift_register " "Found entity 1: RXshift_register" {  } { { "../src/RXshift_register.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RXshift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/rv32i_imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/rv32i_imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_imm_gen " "Found entity 1: rv32i_imm_gen" {  } { { "../src/rv32i_imm_gen.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/rv32i_imm_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/Register.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Register.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/reg_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/reg_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_param " "Found entity 1: Reg_param" {  } { { "../src/Reg_param.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 Reg_File.v(9) " "Verilog HDL Declaration information at Reg_File.v(9): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "../src/Reg_File.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681967378681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 Reg_File.v(9) " "Verilog HDL Declaration information at Reg_File.v(9): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "../src/Reg_File.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681967378681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 Reg_File.v(9) " "Verilog HDL Declaration information at Reg_File.v(9): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "../src/Reg_File.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681967378682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "../src/Reg_File.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "../src/Program_Memory.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "../src/Mux4x1.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux4x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "../src/Mux2x1.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux2x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378700 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ../src/Mux.v " "Entity \"Mux\" obtained from \"../src/Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../src/Mux.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux.v" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1681967378706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "../src/Mux.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/memory_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/memory_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Controller " "Found entity 1: Memory_Controller" {  } { { "../src/Memory_Controller.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Memory_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../src/GPIO.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/GPIO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/fsm_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/fsm_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_tx " "Found entity 1: FSM_UART_tx" {  } { { "../src/FSM_UART_tx.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FSM_UART_tx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/fsm_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/fsm_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_rx " "Found entity 1: FSM_UART_rx" {  } { { "../src/FSM_UART_rx.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FSM_UART_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/ff_d_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/ff_d_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_D_enable " "Found entity 1: FF_D_enable" {  } { { "../src/FF_D_enable.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FF_D_enable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/ff_d_2enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/ff_d_2enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_D_2enable " "Found entity 1: FF_D_2enable" {  } { { "../src/FF_D_2enable.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FF_D_2enable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/decoder_onehot.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/decoder_onehot.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Onehot " "Found entity 1: Decoder_Onehot" {  } { { "../src/Decoder_Onehot.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Decoder_Onehot.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc Pc Data_Path.v(43) " "Verilog HDL Declaration information at Data_Path.v(43): object \"pc\" differs only in case from object \"Pc\" in the same scope" {  } { { "../src/Data_Path.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681967378741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "../src/Data_Path.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../src/Data_Memory.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/counter_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/counter_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "../src/Counter_Param.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Counter_Param.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../src/Control_Unit.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Control_Unit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/control_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/control_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Signals " "Found entity 1: Control_Signals" {  } { { "../src/Control_Signals.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Control_Signals.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/bit_rate_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/bit_rate_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "../src/Bit_Rate_Pulse.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Bit_Rate_Pulse.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "../src/ALU_Decoder.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ALU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_pipeline/src/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../src/IF_ID.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681967378782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378782 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "InstrD IF_ID.v(10) " "Verilog HDL Procedural Assignment error at IF_ID.v(10): object \"InstrD\" on left-hand side of assignment must have a variable data type" {  } { { "../src/IF_ID.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IF_ID.v" 10 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1681967378790 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "PCD IF_ID.v(11) " "Verilog HDL Procedural Assignment error at IF_ID.v(11): object \"PCD\" on left-hand side of assignment must have a variable data type" {  } { { "../src/IF_ID.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IF_ID.v" 11 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1681967378790 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "PCPlus4D IF_ID.v(12) " "Verilog HDL Procedural Assignment error at IF_ID.v(12): object \"PCPlus4D\" on left-hand side of assignment must have a variable data type" {  } { { "../src/IF_ID.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IF_ID.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1681967378791 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "InstrD IF_ID.v(16) " "Verilog HDL Procedural Assignment error at IF_ID.v(16): object \"InstrD\" on left-hand side of assignment must have a variable data type" {  } { { "../src/IF_ID.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IF_ID.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1681967378791 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "PCD IF_ID.v(17) " "Verilog HDL Procedural Assignment error at IF_ID.v(17): object \"PCD\" on left-hand side of assignment must have a variable data type" {  } { { "../src/IF_ID.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IF_ID.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1681967378791 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "PCPlus4D IF_ID.v(18) " "Verilog HDL Procedural Assignment error at IF_ID.v(18): object \"PCPlus4D\" on left-hand side of assignment must have a variable data type" {  } { { "../src/IF_ID.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IF_ID.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1681967378791 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "InstrD IF_ID.v(21) " "Verilog HDL Procedural Assignment error at IF_ID.v(21): object \"InstrD\" on left-hand side of assignment must have a variable data type" {  } { { "../src/IF_ID.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IF_ID.v" 21 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1681967378791 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "PCD IF_ID.v(22) " "Verilog HDL Procedural Assignment error at IF_ID.v(22): object \"PCD\" on left-hand side of assignment must have a variable data type" {  } { { "../src/IF_ID.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IF_ID.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1681967378791 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "PCPlus4D IF_ID.v(23) " "Verilog HDL Procedural Assignment error at IF_ID.v(23): object \"PCPlus4D\" on left-hand side of assignment must have a variable data type" {  } { { "../src/IF_ID.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IF_ID.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1681967378792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_quartus/output_files/RISC_V_Pipeline.map.smsg " "Generated suppressed messages file C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_quartus/output_files/RISC_V_Pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378841 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681967378928 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 19 23:09:38 2023 " "Processing ended: Wed Apr 19 23:09:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681967378928 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681967378928 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681967378928 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681967378928 ""}
