	component unsaved is
		port (
			clk_clk                        : in    std_logic                     := 'X';             -- clk
			mtl_ip_0_conduit_end_export    : out   std_logic;                                        -- export
			mtl_ip_0_conduit_end_1_export  : out   std_logic;                                        -- export
			mtl_ip_0_conduit_end_10_export : out   std_logic;                                        -- export
			mtl_ip_0_conduit_end_11_export : out   std_logic;                                        -- export
			mtl_ip_0_conduit_end_12_export : out   std_logic;                                        -- export
			mtl_ip_0_conduit_end_13_export : out   std_logic;                                        -- export
			mtl_ip_0_conduit_end_14_export : inout std_logic_vector(15 downto 0) := (others => 'X'); -- export
			mtl_ip_0_conduit_end_15_export : out   std_logic_vector(1 downto 0);                     -- export
			mtl_ip_0_conduit_end_16_export : out   std_logic;                                        -- export
			mtl_ip_0_conduit_end_17_export : out   std_logic;                                        -- export
			mtl_ip_0_conduit_end_18_export : in    std_logic                     := 'X';             -- export
			mtl_ip_0_conduit_end_19_export : in    std_logic                     := 'X';             -- export
			mtl_ip_0_conduit_end_2_export  : out   std_logic;                                        -- export
			mtl_ip_0_conduit_end_20_export : in    std_logic                     := 'X';             -- export
			mtl_ip_0_conduit_end_21_export : out   std_logic;                                        -- export
			mtl_ip_0_conduit_end_3_export  : inout std_logic                     := 'X';             -- export
			mtl_ip_0_conduit_end_4_export  : in    std_logic                     := 'X';             -- export
			mtl_ip_0_conduit_end_5_export  : out   std_logic_vector(7 downto 0);                     -- export
			mtl_ip_0_conduit_end_6_export  : out   std_logic_vector(7 downto 0);                     -- export
			mtl_ip_0_conduit_end_7_export  : out   std_logic_vector(7 downto 0);                     -- export
			mtl_ip_0_conduit_end_8_export  : out   std_logic_vector(12 downto 0);                    -- export
			mtl_ip_0_conduit_end_9_export  : out   std_logic_vector(1 downto 0);                     -- export
			mtl_ip_0_mtl_conduit_export    : out   std_logic;                                        -- export
			reset_reset_n                  : in    std_logic                     := 'X';             -- reset_n
			system_sdram_wire_addr         : out   std_logic_vector(11 downto 0);                    -- addr
			system_sdram_wire_ba           : out   std_logic_vector(1 downto 0);                     -- ba
			system_sdram_wire_cas_n        : out   std_logic;                                        -- cas_n
			system_sdram_wire_cke          : out   std_logic;                                        -- cke
			system_sdram_wire_cs_n         : out   std_logic;                                        -- cs_n
			system_sdram_wire_dq           : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			system_sdram_wire_dqm          : out   std_logic_vector(3 downto 0);                     -- dqm
			system_sdram_wire_ras_n        : out   std_logic;                                        -- ras_n
			system_sdram_wire_we_n         : out   std_logic                                         -- we_n
		);
	end component unsaved;

