// Seed: 652700267
module module_0 (
    input tri1 id_0,
    input tri  id_1
);
  wire id_3;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input wor id_3,
    input wor id_4,
    output uwire id_5,
    input uwire id_6,
    output tri id_7,
    input supply0 id_8,
    input tri id_9,
    input tri id_10,
    input supply1 id_11,
    output wire id_12,
    input wire id_13,
    input tri1 id_14,
    output supply1 id_15,
    input tri1 id_16
);
  tri id_18;
  assign id_18 = -1 !=? id_1 - -1;
  module_0 modCall_1 (
      id_4,
      id_16
  );
endmodule
