00050000 0000C000
# data[(15, 14)] : @ tile (0, 0) connect wire 3 (pe_out_res) to out_BUS16_S1_T2
00020000 00000003
# data[(3, 0)] : @ tile (0, 0) connect wire 3 (in_BUS16_S1_T3) to a
00030000 00000002
# data[(3, 0)] : @ tile (0, 0) connect wire 2 (in_BUS16_S0_T2) to b
FF000000 0000A000
# data[(4, 0)] : op = add
# data[(13, 13)] : read from wire `b`
# data[(15, 15)] : read from wire `a`
00050008 00008000
# data[(15, 14)] : @ tile (1, 0) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
01050008 00000030
# data[(5, 4)] : @ tile (1, 0) connect wire 3 (pe_out_res) to out_BUS16_S3_T3
00030008 00000001
# data[(3, 0)] : @ tile (1, 0) connect wire 1 (in_BUS16_S0_T1) to b
F0000008 00000000
# data[(15, 0)] : init `a` reg with const `0`
FF000008 00002000
# data[(4, 0)] : op = add
# data[(13, 13)] : read from wire `b`
# data[(15, 15)] : read from reg `a`
0002000E 00000007
# data[(3, 0)] : @ tile (2, 0) connect wire 7 (in_BUS16_S3_T2) to a
F100000E FFFFFFFF
FF00000E 000000FF
# data[(4, 0)] : op = output
00050001 00003000
# data[(13, 12)] : @ tile (0, 1) connect wire 3 (pe_out_res) to out_BUS16_S1_T1
# data[(25, 24)] : @ tile (0, 1) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
00020001 00000001
# data[(3, 0)] : @ tile (0, 1) connect wire 1 (in_BUS16_S1_T1) to a
F1000001 00000007
# data[(15, 0)] : init `b` reg with const `7`
FF000001 0000800B
# data[(4, 0)] : op = mul
# data[(13, 13)] : read from reg `b`
# data[(15, 15)] : read from wire `a`
00050009 00800000
# data[(23, 22)] : @ tile (1, 1) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
01050009 00000000
# data[(1, 0)] : @ tile (1, 1) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S3_T1
00050002 03000000
# data[(25, 24)] : @ tile (0, 2) connect wire 3 (pe_out_res) to out_BUS16_S2_T2
00020002 00000004
# data[(3, 0)] : @ tile (0, 2) connect wire 4 (in_BUS16_S1_T4) to a
F1000002 00000007
# data[(15, 0)] : init `b` reg with const `7`
FF000002 0000800B
# data[(4, 0)] : op = mul
# data[(13, 13)] : read from reg `b`
# data[(15, 15)] : read from wire `a`
0005000A 00000000
# data[(23, 22)] : @ tile (1, 2) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
0105000A 00000000
# data[(7, 6)] : @ tile (1, 2) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S3_T4
00020003 00000000
# data[(19, 18)] : @ tile (0, 3) connect wire 0 (in_0_BUS16_0_4) to sb_wire_in_1_BUS16_3_4
00040003 00000004
# data[(3, 0)] : @ tile (0, 3) connect wire 4 (in_0_BUS16_0_4) to din
00080003 00000054
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 10
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0
00030003 20C00000
# data[(23, 22)] : @ tile (1, 3) connect wire 3 (mem_out) to out_1_BUS16_2_1
# data[(29, 28)] : @ tile (1, 3) connect wire 2 (sb_wire_in_1_BUS16_3_4) to out_1_BUS16_2_4
00050004 30000000
# data[(29, 28)] : @ tile (0, 4) connect wire 3 (pe_out_res) to out_BUS16_S2_T4
00020004 00000002
# data[(3, 0)] : @ tile (0, 4) connect wire 2 (in_BUS16_S1_T2) to a
F1000004 00000000
# data[(15, 0)] : init `b` reg with const `0`
FF000004 00008000
# data[(4, 0)] : op = add
# data[(13, 13)] : read from reg `b`
# data[(15, 15)] : read from wire `a`
0105000B 00000000
# data[(3, 2)] : @ tile (1, 4) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S3_T2
00050005 00000000
# data[(15, 14)] : @ tile (0, 5) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
0005000C 02000000
# data[(25, 24)] : @ tile (1, 5) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S2_T2
00050006 03000000
# data[(25, 24)] : @ tile (0, 6) connect wire 3 (pe_out_res) to out_BUS16_S2_T2
F0000006 FFFFFFFF
F1000006 FFFFFFFF
FF000006 000000F0
# data[(4, 0)] : op = input
