Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e66815035caf470fadf2a26cc3ec7f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DualportRAM_TB_behav xil_defaultlib.DualportRAM_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'dualportram' remains a black box since it has no binding entity [C:/Users/yashw/VHDL/Dualportramvhdl.srcs/sources_1/new/dualportramvhdl.vhd:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavior of entity xil_defaultlib.dualportram_tb
Built simulation snapshot DualportRAM_TB_behav
