<profile>

<section name = "Vivado HLS Report for 'store_bias'" level="0">
<item name = "Date">Thu Oct 25 15:27:49 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">lenet</item>
<item name = "Solution">lenet</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">19, 19, 19, 19, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">12, 12, 2, -, -, 6, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 23</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 83</column>
<column name="Register">-, -, 48, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_4_fu_100_p2">+, 0, 0, 12, 3, 1</column>
<column name="ap_block_state8">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_fu_94_p2">icmp, 0, 0, 9, 3, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">47, 10, 1, 10</column>
<column name="ap_sig_ioackin_m_axi_bias_ARREADY">9, 2, 1, 2</column>
<column name="bias_blk_n_AR">9, 2, 1, 2</column>
<column name="bias_blk_n_R">9, 2, 1, 2</column>
<column name="i_reg_71">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_reg_ioackin_m_axi_bias_ARREADY">1, 0, 1, 0</column>
<column name="bias_addr_read_reg_125">32, 0, 32, 0</column>
<column name="i_4_reg_120">3, 0, 3, 0</column>
<column name="i_reg_71">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, store_bias, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, store_bias, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, store_bias, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, store_bias, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, store_bias, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, store_bias, return value</column>
<column name="m_axi_bias_AWVALID">out, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_AWREADY">in, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_AWADDR">out, 32, m_axi, bias, pointer</column>
<column name="m_axi_bias_AWID">out, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_AWLEN">out, 32, m_axi, bias, pointer</column>
<column name="m_axi_bias_AWSIZE">out, 3, m_axi, bias, pointer</column>
<column name="m_axi_bias_AWBURST">out, 2, m_axi, bias, pointer</column>
<column name="m_axi_bias_AWLOCK">out, 2, m_axi, bias, pointer</column>
<column name="m_axi_bias_AWCACHE">out, 4, m_axi, bias, pointer</column>
<column name="m_axi_bias_AWPROT">out, 3, m_axi, bias, pointer</column>
<column name="m_axi_bias_AWQOS">out, 4, m_axi, bias, pointer</column>
<column name="m_axi_bias_AWREGION">out, 4, m_axi, bias, pointer</column>
<column name="m_axi_bias_AWUSER">out, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_WVALID">out, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_WREADY">in, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_WDATA">out, 32, m_axi, bias, pointer</column>
<column name="m_axi_bias_WSTRB">out, 4, m_axi, bias, pointer</column>
<column name="m_axi_bias_WLAST">out, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_WID">out, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_WUSER">out, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_ARVALID">out, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_ARREADY">in, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_ARADDR">out, 32, m_axi, bias, pointer</column>
<column name="m_axi_bias_ARID">out, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_ARLEN">out, 32, m_axi, bias, pointer</column>
<column name="m_axi_bias_ARSIZE">out, 3, m_axi, bias, pointer</column>
<column name="m_axi_bias_ARBURST">out, 2, m_axi, bias, pointer</column>
<column name="m_axi_bias_ARLOCK">out, 2, m_axi, bias, pointer</column>
<column name="m_axi_bias_ARCACHE">out, 4, m_axi, bias, pointer</column>
<column name="m_axi_bias_ARPROT">out, 3, m_axi, bias, pointer</column>
<column name="m_axi_bias_ARQOS">out, 4, m_axi, bias, pointer</column>
<column name="m_axi_bias_ARREGION">out, 4, m_axi, bias, pointer</column>
<column name="m_axi_bias_ARUSER">out, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_RVALID">in, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_RREADY">out, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_RDATA">in, 32, m_axi, bias, pointer</column>
<column name="m_axi_bias_RLAST">in, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_RID">in, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_RUSER">in, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_RRESP">in, 2, m_axi, bias, pointer</column>
<column name="m_axi_bias_BVALID">in, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_BREADY">out, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_BRESP">in, 2, m_axi, bias, pointer</column>
<column name="m_axi_bias_BID">in, 1, m_axi, bias, pointer</column>
<column name="m_axi_bias_BUSER">in, 1, m_axi, bias, pointer</column>
<column name="bias_offset">in, 30, ap_none, bias_offset, scalar</column>
<column name="bias_oc_address0">out, 3, ap_memory, bias_oc, array</column>
<column name="bias_oc_ce0">out, 1, ap_memory, bias_oc, array</column>
<column name="bias_oc_we0">out, 1, ap_memory, bias_oc, array</column>
<column name="bias_oc_d0">out, 32, ap_memory, bias_oc, array</column>
</table>
</item>
</section>
</profile>
