<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GITS_BASER&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GITS_BASER&lt;n&gt;, ITS Translation Table Descriptors, n =
      0 - 7</h1><p>The GITS_BASER&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>Specifies the base address and size of the ITS translation tables.</p>
        <p>This 
        register
       is part of the GIC ITS registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RW</td><td>RW</td><td>RW</td></tr></table><h2>Configuration</h2><p>Some or all RW fields of this register have defined reset values.</p>
          <p>A copy of this register is provided for each ITS translation table.</p>
        
          <p>Bits [63:32] and bits [31:0] are accessible independently.</p>
        
          <p>A maximum of 8 GITS_BASER&lt;n&gt; registers can be provided. Unimplemented registers are <span class="arm-defined-word">RES0</span>.</p>
        
          <p>When <a href="ext-gits_ctlr.html">GITS_CTLR</a>.Enabled == 1 or <a href="ext-gits_ctlr.html">GITS_CTLR</a>.Quiescent == 0, writing this register is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
        <h2>Attributes</h2>
          <p>GITS_BASER&lt;n&gt; is a 64-bit register.</p>
        <h2>Field descriptions</h2><p>The GITS_BASER&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#Valid">Valid</a></td><td class="lr" colspan="1"><a href="#Indirect">Indirect</a></td><td class="lr" colspan="3"><a href="#InnerCache">InnerCache</a></td><td class="lr" colspan="3"><a href="#Type">Type</a></td><td class="lr" colspan="3"><a href="#OuterCache">OuterCache</a></td><td class="lr" colspan="5"><a href="#Entry_Size">Entry_Size</a></td><td class="lr" colspan="16"><a href="#Physical_Address">Physical_Address</a></td></tr><tr class="firstrow"><td class="lr" colspan="20"><a href="#Physical_Address">Physical_Address</a></td><td class="lr" colspan="2"><a href="#Shareability">Shareability</a></td><td class="lr" colspan="2"><a href="#Page_Size">Page_Size</a></td><td class="lr" colspan="8"><a href="#Size">Size</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="Valid">Valid, bit [63]
              </h4>
              <p>Indicates whether software has allocated memory for the translation table:</p>
            <table class="valuetable"><tr><th>Valid</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No memory is allocated for the translation table. The ITS discards any writes to the interrupt translation page when either:</p>
                
                  <ul>
                    <li>
                      GITS_BASER&lt;n&gt;.Type specifies any valid table entry type other than interrupt collections, that is, any value other than <span class="binarynumber">100</span>.
                    </li>
                    <li>
                      GITS_BASER&lt;n&gt;.Type specifies an interrupt collection and <a href="ext-gits_typer.html">GITS_TYPER</a>.HCC == 0.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Memory is allocated to the translation table.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="Indirect">Indirect, bit [62]
              </h4>
              <p>This field indicates whether an implemented register specifies a single, flat table or a two-level table where the first level contains a list of descriptors.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>This field is RAZ/WI for implementations that only support flat tables.</p>
              </div>
            <table class="valuetable"><tr><th>Indirect</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Single Level. The Size field indicates the number of pages used by the ITS to store data associated with each table entry.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Two Level. The Size field indicates the number of pages which contain an array of 64-bit descriptors to pages that are used to store the data associated with each table entry. A little endian memory order model is used.</p>
                </td></tr></table>
              <p>See <span class="xref">The ITS tables</span> for more information.</p>
            
              <p>This field is RAZ/WI for GIC implementations that only support flat tables.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="InnerCache">InnerCache, bits [61:59]
                  </h4>
              <p>Indicates the Inner Cacheability attributes of accesses to the table. The possible values of this field are:</p>
            <table class="valuetable"><tr><th>InnerCache</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                  <p>Device-nGnRnE.</p>
                </td></tr><tr><td class="bitfield">001</td><td>
                  <p>Normal Inner Non-cacheable.</p>
                </td></tr><tr><td class="bitfield">010</td><td>
                  <p>Normal Inner Cacheable Read-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">011</td><td>
                  <p>Normal Inner Cacheable Read-allocate, Write-back.</p>
                </td></tr><tr><td class="bitfield">100</td><td>
                  <p>Normal Inner Cacheable Write-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">101</td><td>
                  <p>Normal Inner Cacheable Write-allocate, Write-back.</p>
                </td></tr><tr><td class="bitfield">110</td><td>
                  <p>Normal Inner Cacheable Read-allocate, Write-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">111</td><td>
                  <p>Normal Inner Cacheable Read-allocate, Write-allocate, Write-back.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="Type">Type, bits [58:56]
                  </h4>
              <p>Read only. Specifies the type of entity that requires entries in the corresponding translation table. The possible values of the field are:</p>
            <table class="valuetable"><tr><th>Type</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                  <p>Unimplemented. This register does not correspond to a translation table.</p>
                </td></tr><tr><td class="bitfield">001</td><td>
                  <p>Devices. This register corresponds to a translation table that scales with the width of the DeviceID. Only a single GITS_BASER&lt;n&gt; register reports this type.</p>
                </td></tr><tr><td class="bitfield">010</td><td>
                  <p>vPEs. GICv4 only. This register corresponds to a translation table that scales with the number of vPEs in the system. The translation table requires (ENTRY_SIZE * N) bytes of memory, where N is the number of vPEs in the system. Only a single GITS_BASER&lt;n&gt; register reports this type.</p>
                </td></tr><tr><td class="bitfield">100</td><td>
                  <p>Interrupt collections. This register corresponds to a translation table that scales with the number of interrupt collections in the system. The translation table requires (ENTRY_SIZE * N) bytes of memory, where N is the number of interrupt collections. Not more than one GITS_BASER&lt;n&gt; register will report this type.</p>
                </td></tr></table>
              <p>Other values are reserved.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>The minimum number of entries that an ITS must support is N+1, where N is the number of physical PEs in the system.</p>
              </div>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="OuterCache">OuterCache, bits [55:53]
                  </h4>
              <p>Indicates the Outer Cacheability attributes of accesses to the table. The possible values of this field are:</p>
            <table class="valuetable"><tr><th>OuterCache</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                  <p>Memory type defined in InnerCache field. For Normal memory, Outer Cacheability is the same as Inner Cacheability.</p>
                </td></tr><tr><td class="bitfield">001</td><td>
                  <p>Normal Outer Non-cacheable.</p>
                </td></tr><tr><td class="bitfield">010</td><td>
                  <p>Normal Outer Cacheable Read-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">011</td><td>
                  <p>Normal Outer Cacheable Read-allocate, Write-back.</p>
                </td></tr><tr><td class="bitfield">100</td><td>
                  <p>Normal Outer Cacheable Write-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">101</td><td>
                  <p>Normal Outer Cacheable Write-allocate, Write-back.</p>
                </td></tr><tr><td class="bitfield">110</td><td>
                  <p>Normal Outer Cacheable Read-allocate, Write-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">111</td><td>
                  <p>Normal Outer Cacheable Read-allocate, Write-allocate, Write-back.</p>
                </td></tr></table>
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field has a fixed value or can be programmed by software. Implementing this field with a fixed value is deprecated.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="Entry_Size">Entry_Size, bits [52:48]
                  </h4>
              <p>Read-only. Specifies the number of bytes per translation table entry, minus one.</p>
            <h4 id="Physical_Address">Physical_Address, bits [47:12]
                  </h4>
              <p>Physical Address. When Page_Size is 4KB or 16KB:</p>
            
              <ul>
                <li>
                  Bits [51:48] of the base physical address are zero.
                </li>
                <li>
                  This field provides bits[47:12] of the base physical address of the table.
                </li>
                <li>
                  Bits[11:0] of the base physical address are zero.
                </li>
                <li>
                  The address must be aligned to the size specified in the Page Size field. Otherwise the effect is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, and can be one of the following:<ul><li>Bits[X:12], where X is derived from the page size, are treated as zero.</li><li>The value of bits[X:12] are used when calculating the address of a table access.</li></ul>
                </li>
              </ul>
            
              <p>When Page_Size is 64KB:</p>
            
              <ul>
                <li>
                  Bits[47:16] of the register provide bits[47:16] of the base physical address of the table.
                </li>
                <li>
                  Bits[15:12] of the register provide bits[51:48] of the base physical address of the table.
                </li>
                <li>
                  Bits[15:0] of the base physical address are 0.
                </li>
              </ul>
            
              <p>In implementations that support fewer than 52 bits of physical address, any unimplemented upper bits might be RAZ/WI.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="Shareability">Shareability, bits [11:10]
                  </h4>
              <p>Indicates the Shareability attributes of accesses to the table. The possible values of this field are:</p>
            <table class="valuetable"><tr><th>Shareability</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Non-shareable.</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Inner Shareable.</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Outer Shareable.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Reserved. Treated as <span class="binarynumber">00</span>.</p>
                </td></tr></table>
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field has a fixed value or can be programmed by software. Implementing this field with a fixed value is deprecated.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="Page_Size">Page_Size, bits [9:8]
                  </h4>
              <p>The size of page that the translation table uses:</p>
            <table class="valuetable"><tr><th>Page_Size</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>4KB.</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>16KB.</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>64KB.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Reserved. Treated as <span class="binarynumber">10</span>.</p>
                </td></tr></table>
              <div class="note"><span class="note-header">Note</span>
                <p>If the GIC implementation supports only a single, fixed page size, this field might be RO.</p>
              </div>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="Size">Size, bits [7:0]
                  </h4>
              <p>The number of pages of physical memory allocated to the table, minus one. GITS_BASER&lt;n&gt;.Page_Size specifies the size of each page.</p>
            
              <p>If GITS_BASER&lt;n&gt;.Type == 0, this field is RAZ/WI.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Accessing the GITS_BASER&lt;n&gt;</h2><p>GITS_BASER&lt;n&gt; can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC ITS control</td><td><span class="hexnumber">0x0100</span> + 8n</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
