create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list cora_hw_base_i/Processing_system/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[0]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[1]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[2]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[3]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[4]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[5]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[6]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[7]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[8]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[9]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[10]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[11]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[12]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[13]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[14]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[15]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[16]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[17]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[18]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[19]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[20]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[21]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[22]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[23]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[24]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[25]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[26]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[27]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[28]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[29]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[30]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_cnt_reg[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[0]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[1]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[2]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[3]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[4]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[5]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[6]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[7]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[8]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[9]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[10]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[11]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[12]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[13]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[14]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[15]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[16]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[17]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[18]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[19]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[20]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[21]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[22]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[23]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[24]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[25]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[26]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[27]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[28]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[29]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[30]} {cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_max_count[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list cora_hw_base_i/simple_hardware_timer_0_timer_interrupt]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list cora_hw_base_i/simple_hardware_timer_0/U0/simple_hardware_timer_v0_1_S00_AXI_inst/timer_interrupt_sw]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
