
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001297                       # Number of seconds simulated
sim_ticks                                  1297447760                       # Number of ticks simulated
final_tick                                 1297447760                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 230885                       # Simulator instruction rate (inst/s)
host_op_rate                                   230885                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              129802044                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694820                       # Number of bytes of host memory used
host_seconds                                    10.00                       # Real time elapsed on the host
sim_insts                                     2307826                       # Number of instructions simulated
sim_ops                                       2307826                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        119232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        376640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          5952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             602112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       119232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         4416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        147968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             93                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             6                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  6                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         91897342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        290292998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          9668212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          4587468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          1529156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4340830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           493276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          4340830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           197310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          3403605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           197310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          3354278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst          2121087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          3896881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           542604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4340830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           493276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4192847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           295966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          3798226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           394621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          3748899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           591931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          3551588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          1183863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4340830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          3403605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4291502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           246638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          3403605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           789242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4143519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             464074176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     91897342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      9668212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      1529156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       493276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       197310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       197310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst      2121087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       542604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       493276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       295966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       394621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       591931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      1183863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      3403605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       246638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       789242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        114045439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          295966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               295966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          295966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        91897342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       290292998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         9668212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         4587468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         1529156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4340830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          493276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         4340830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          197310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         3403605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          197310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         3354278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst         2121087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         3896881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          542604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4340830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          493276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4192847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          295966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         3798226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          394621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         3748899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          591931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         3551588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         1183863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4340830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         3403605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4291502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          246638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         3403605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          789242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4143519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            464370142                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132349                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73752                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5647                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              86724                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66286                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           76.433283                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26420                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               85                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3640                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2883                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            757                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          251                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1180                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     180236                       # DTB read hits
system.cpu00.dtb.read_misses                      623                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 180859                       # DTB read accesses
system.cpu00.dtb.write_hits                    128042                       # DTB write hits
system.cpu00.dtb.write_misses                    1120                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                129162                       # DTB write accesses
system.cpu00.dtb.data_hits                     308278                       # DTB hits
system.cpu00.dtb.data_misses                     1743                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 310021                       # DTB accesses
system.cpu00.itb.fetch_hits                    148949                       # ITB hits
system.cpu00.itb.fetch_misses                     157                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149106                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2249                       # Number of system calls
system.cpu00.numCycles                        1016276                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            86380                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1188298                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132349                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95589                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      717985                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12664                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                420                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6330                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          549                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  148949                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2659                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           817996                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.452694                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.721047                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 600587     73.42%     73.42% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16365      2.00%     75.42% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17338      2.12%     77.54% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16923      2.07%     79.61% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37921      4.64%     84.25% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15786      1.93%     86.18% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18742      2.29%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11250      1.38%     89.84% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83084     10.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             817996                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.130229                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.169267                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  92393                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              558094                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129798                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               33107                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4604                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26445                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1760                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1124420                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7303                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4604                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 108189                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 93798                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       218831                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147289                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              245285                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1105310                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2750                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                22094                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2131                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               210667                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            757731                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1368789                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1210678                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155824                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668956                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  88775                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4025                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1661                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  148246                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179355                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135398                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32057                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12286                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   968839                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2742                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  952196                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1575                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        101521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        50120                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          366                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       817996                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.164059                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.934918                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            520292     63.61%     63.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             73555      8.99%     72.60% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60779      7.43%     80.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45106      5.51%     85.54% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43257      5.29%     90.83% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28620      3.50%     94.33% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26895      3.29%     97.62% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11669      1.43%     99.04% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7823      0.96%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        817996                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4943     16.11%     16.11% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.35%     29.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  63      0.21%     29.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5927     19.32%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9497     30.96%     79.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6152     20.05%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              551853     57.96%     57.96% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12788      1.34%     59.30% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.30% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35721      3.75%     63.05% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     63.05% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     63.05% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37110      3.90%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             184043     19.33%     86.28% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130657     13.72%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               952196                       # Type of FU issued
system.cpu00.iq.rate                         0.936946                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30679                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032219                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2511378                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          950172                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       814635                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243264                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123348                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116974                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               857905                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                124970                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21076                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18349                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15871                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          208                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         9130                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4604                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 21871                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               64216                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1079095                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1369                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179355                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135398                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1577                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  100                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               64018                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1577                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3155                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4732                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              944710                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              180877                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7486                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107514                       # number of nop insts executed
system.cpu00.iew.exec_refs                     310046                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110536                       # Number of branches executed
system.cpu00.iew.exec_stores                   129169                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.929580                       # Inst execution rate
system.cpu00.iew.wb_sent                       935245                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      931609                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  546014                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  777614                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.916689                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.702166                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        105647                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2376                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3919                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       801467                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.208684                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.304128                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       552942     68.99%     68.99% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51449      6.42%     75.41% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51377      6.41%     81.82% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        30188      3.77%     85.59% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35587      4.44%     90.03% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8909      1.11%     91.14% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        13018      1.62%     92.76% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5024      0.63%     93.39% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        52973      6.61%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       801467                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968720                       # Number of instructions committed
system.cpu00.commit.committedOps               968720                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280533                       # Number of memory references committed
system.cpu00.commit.loads                      161006                       # Number of loads committed
system.cpu00.commit.membars                      1038                       # Number of memory barriers committed
system.cpu00.commit.branches                   100158                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792187                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22221                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98661     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503361     51.96%     62.15% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162044     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119528     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968720                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               52973                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1818870                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2165376                       # The number of ROB writes
system.cpu00.timesIdled                          1401                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        198280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      83257                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    870059                       # Number of Instructions Simulated
system.cpu00.committedOps                      870059                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.168054                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.168054                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.856125                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.856125                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1141449                       # number of integer regfile reads
system.cpu00.int_regfile_writes                613288                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151800                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102917                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4992                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2254                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           11999                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         123.829770                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            228449                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           12126                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           18.839601                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        90944960                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   123.829770                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.967420                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.967420                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          554921                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         554921                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       141691                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        141691                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        84585                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        84585                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          927                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          927                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1101                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1101                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       226276                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         226276                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       226276                       # number of overall hits
system.cpu00.dcache.overall_hits::total        226276                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         8866                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         8866                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        33818                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        33818                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          267                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          267                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           23                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        42684                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        42684                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        42684                       # number of overall misses
system.cpu00.dcache.overall_misses::total        42684                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    404594860                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    404594860                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5470157429                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5470157429                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2822560                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2822560                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       366980                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       366980                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5874752289                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5874752289                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5874752289                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5874752289                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150557                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150557                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118403                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118403                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1124                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1124                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268960                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268960                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268960                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268960                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.058888                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.058888                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.285618                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.285618                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.223618                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.223618                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.020463                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.020463                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.158700                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.158700                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.158700                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.158700                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 45634.430408                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 45634.430408                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 161752.836625                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 161752.836625                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 10571.385768                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 10571.385768                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 15955.652174                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 15955.652174                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 137633.593126                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 137633.593126                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 137633.593126                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 137633.593126                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       157446                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            2795                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    56.331306                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8935                       # number of writebacks
system.cpu00.dcache.writebacks::total            8935                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3041                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3041                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        27318                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        27318                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          148                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        30359                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        30359                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        30359                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        30359                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         5825                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         5825                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         6500                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         6500                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          119                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          119                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        12325                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        12325                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        12325                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        12325                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    238406020                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    238406020                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1157821798                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1157821798                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1050200                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1050200                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       341020                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       341020                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1396227818                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1396227818                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1396227818                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1396227818                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.038690                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.038690                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.054897                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.054897                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.099665                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.099665                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.019573                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.019573                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.045825                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.045825                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.045825                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.045825                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 40928.072103                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 40928.072103                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 178126.430462                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 178126.430462                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  8825.210084                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8825.210084                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 15500.909091                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 15500.909091                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 113284.204300                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 113284.204300                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 113284.204300                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 113284.204300                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7337                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.626363                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140036                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7849                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.841254                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       793472120                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.626363                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.921145                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.921145                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          305735                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         305735                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140036                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140036                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140036                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140036                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140036                       # number of overall hits
system.cpu00.icache.overall_hits::total        140036                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8907                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8907                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8907                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8907                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8907                       # number of overall misses
system.cpu00.icache.overall_misses::total         8907                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    668966766                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    668966766                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    668966766                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    668966766                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    668966766                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    668966766                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       148943                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148943                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       148943                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148943                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       148943                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148943                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059801                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059801                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059801                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059801                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059801                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059801                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 75105.733244                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 75105.733244                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 75105.733244                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 75105.733244                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 75105.733244                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 75105.733244                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          996                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              22                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    45.272727                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7337                       # number of writebacks
system.cpu00.icache.writebacks::total            7337                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1058                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1058                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1058                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1058                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1058                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1058                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7849                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7849                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7849                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7849                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7849                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7849                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    484371106                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    484371106                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    484371106                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    484371106                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    484371106                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    484371106                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052698                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052698                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052698                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052698                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052698                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052698                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 61711.186903                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 61711.186903                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 61711.186903                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 61711.186903                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 61711.186903                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 61711.186903                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 34599                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           27085                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1358                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              24290                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 17389                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           71.589131                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  3295                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           145                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                4                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            141                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      28107                       # DTB read hits
system.cpu01.dtb.read_misses                      443                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  28550                       # DTB read accesses
system.cpu01.dtb.write_hits                      8952                       # DTB write hits
system.cpu01.dtb.write_misses                      26                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  8978                       # DTB write accesses
system.cpu01.dtb.data_hits                      37059                       # DTB hits
system.cpu01.dtb.data_misses                      469                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  37528                       # DTB accesses
system.cpu01.itb.fetch_hits                     30175                       # ITB hits
system.cpu01.itb.fetch_misses                      67                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 30242                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         143618                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            11967                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       198762                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     34599                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            20688                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       62245                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3001                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        40165                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1712                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   30175                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 570                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           117762                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.687828                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.725597                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  78701     66.83%     66.83% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1778      1.51%     68.34% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   3372      2.86%     71.20% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   5575      4.73%     75.94% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   9361      7.95%     83.89% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1024      0.87%     84.76% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   5241      4.45%     89.21% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   2175      1.85%     91.05% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  10535      8.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             117762                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.240910                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.383963                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  13650                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               29871                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   30582                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2466                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1028                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               3526                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 487                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               182740                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1988                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1028                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  15219                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  7743                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        18968                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   31377                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3262                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               178079                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 285                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  345                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1270                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  395                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            118359                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              216196                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         203379                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12810                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               94747                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  23612                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              576                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          552                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    8334                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              29209                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             10784                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            2918                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           2692                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   152843                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              1001                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  147357                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             448                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         26557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        13219                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          184                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       117762                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.251312                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.086779                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             78205     66.41%     66.41% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              5596      4.75%     71.16% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              7625      6.47%     77.64% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              6677      5.67%     83.31% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              5175      4.39%     87.70% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              4674      3.97%     91.67% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              7284      6.19%     97.85% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1502      1.28%     99.13% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              1024      0.87%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        117762                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1185     26.94%     26.94% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     26.94% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     26.94% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  75      1.70%     28.64% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     28.64% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     28.64% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                314      7.14%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1851     42.08%     77.86% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 974     22.14%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              103615     70.32%     70.32% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                190      0.13%     70.45% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     70.45% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2927      1.99%     72.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     72.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     72.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1936      1.31%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.75% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              29334     19.91%     93.65% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              9351      6.35%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               147357                       # Type of FU issued
system.cpu01.iq.rate                         1.026034                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      4399                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.029853                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           393443                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          166837                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       133149                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23880                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13602                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10397                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               139473                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12279                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            795                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         4636                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         3091                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          816                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1028                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  3308                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 941                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            172003                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             258                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               29209                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              10784                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              525                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 919                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          278                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          773                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1051                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              145569                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               28550                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1788                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       18159                       # number of nop insts executed
system.cpu01.iew.exec_refs                      37528                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  29078                       # Number of branches executed
system.cpu01.iew.exec_stores                     8978                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.013585                       # Inst execution rate
system.cpu01.iew.wb_sent                       144417                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      143546                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   81220                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  100614                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.999499                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.807244                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         27488                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           817                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             886                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        73501                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.945797                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.808277                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        40096     54.55%     54.55% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         8599     11.70%     66.25% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         4021      5.47%     71.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         2069      2.81%     74.54% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2797      3.81%     78.34% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         4193      5.70%     84.05% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          728      0.99%     85.04% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         4335      5.90%     90.93% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         6663      9.07%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        73501                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             143018                       # Number of instructions committed
system.cpu01.commit.committedOps               143018                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        32266                       # Number of memory references committed
system.cpu01.commit.loads                       24573                       # Number of loads committed
system.cpu01.commit.membars                       389                       # Number of memory barriers committed
system.cpu01.commit.branches                    25985                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  121928                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               2209                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        15735     11.00%     11.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          89705     62.72%     73.72% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.08%     73.81% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     73.81% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      2.01%     75.82% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     75.82% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.82% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.34%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.16% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         24962     17.45%     94.61% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         7703      5.39%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          143018                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                6663                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     235940                       # The number of ROB reads
system.cpu01.rob.rob_writes                    345098                       # The number of ROB writes
system.cpu01.timesIdled                           247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         25856                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     955914                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    127287                       # Number of Instructions Simulated
system.cpu01.committedOps                      127287                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.128301                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.128301                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.886289                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.886289                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 185739                       # number of integer regfile reads
system.cpu01.int_regfile_writes                100220                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11131                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8177                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   828                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  267                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             674                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          34.148451                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             30944                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             786                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           39.368957                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    34.148451                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.266785                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.266785                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           69789                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          69789                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        24143                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         24143                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         6465                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         6465                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          116                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          116                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           74                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        30608                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          30608                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        30608                       # number of overall hits
system.cpu01.dcache.overall_hits::total         30608                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2283                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2283                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1107                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1107                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           40                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           45                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3390                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3390                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3390                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3390                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     96128700                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     96128700                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     82642416                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     82642416                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       506220                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       506220                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       505040                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       505040                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        50740                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        50740                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    178771116                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    178771116                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    178771116                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    178771116                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        26426                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        26426                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         7572                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         7572                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          119                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          119                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        33998                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        33998                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        33998                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        33998                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.086392                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.086392                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.146197                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.146197                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.256410                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.256410                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.378151                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.378151                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.099712                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.099712                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.099712                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.099712                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 42106.307490                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 42106.307490                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 74654.395664                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 74654.395664                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 12655.500000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 12655.500000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 11223.111111                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 11223.111111                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 52734.842478                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 52734.842478                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 52734.842478                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 52734.842478                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2233                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             106                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    21.066038                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          313                       # number of writebacks
system.cpu01.dcache.writebacks::total             313                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1231                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1231                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          664                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          664                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           10                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1895                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1895                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1895                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1895                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1052                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1052                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          443                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          443                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           30                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           44                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1495                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1495                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1495                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1495                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     31902480                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     31902480                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     25439607                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     25439607                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       237180                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       237180                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       455480                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       455480                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        48380                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        48380                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     57342087                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     57342087                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     57342087                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     57342087                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.039809                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.039809                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.058505                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.058505                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.192308                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.192308                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.369748                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.369748                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.043973                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.043973                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.043973                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.043973                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 30325.551331                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 30325.551331                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 57425.749436                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 57425.749436                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         7906                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7906                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data 10351.818182                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total 10351.818182                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 38355.911037                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 38355.911037                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 38355.911037                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 38355.911037                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             496                       # number of replacements
system.cpu01.icache.tags.tagsinuse         121.788287                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             28973                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             980                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           29.564286                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   121.788287                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.237868                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.237868                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           61326                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          61326                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        28973                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         28973                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        28973                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          28973                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        28973                       # number of overall hits
system.cpu01.icache.overall_hits::total         28973                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1200                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1200                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1200                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1200                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1200                       # number of overall misses
system.cpu01.icache.overall_misses::total         1200                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     87573699                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     87573699                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     87573699                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     87573699                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     87573699                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     87573699                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        30173                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        30173                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        30173                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        30173                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        30173                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        30173                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.039771                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.039771                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.039771                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.039771                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.039771                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.039771                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 72978.082500                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 72978.082500                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 72978.082500                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 72978.082500                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 72978.082500                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 72978.082500                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs     9.500000                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          496                       # number of writebacks
system.cpu01.icache.writebacks::total             496                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          220                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          220                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          220                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          220                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          220                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          220                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          980                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          980                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          980                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          980                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          980                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          980                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     64938939                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     64938939                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     64938939                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     64938939                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     64938939                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     64938939                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.032479                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.032479                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.032479                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.032479                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.032479                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.032479                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 66264.223469                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 66264.223469                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 66264.223469                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 66264.223469                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 66264.223469                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 66264.223469                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 38070                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           28400                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1509                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              26168                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 19098                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           72.982268                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  4277                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           136                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits               18                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            118                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      31466                       # DTB read hits
system.cpu02.dtb.read_misses                      462                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  31928                       # DTB read accesses
system.cpu02.dtb.write_hits                     10590                       # DTB write hits
system.cpu02.dtb.write_misses                      31                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                 10621                       # DTB write accesses
system.cpu02.dtb.data_hits                      42056                       # DTB hits
system.cpu02.dtb.data_misses                      493                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  42549                       # DTB accesses
system.cpu02.itb.fetch_hits                     34189                       # ITB hits
system.cpu02.itb.fetch_misses                      75                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 34264                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         130158                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            10634                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       218005                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     38070                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            23393                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       66163                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  3329                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        41125                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2311                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   34189                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 592                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           121943                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.787761                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.751738                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  78408     64.30%     64.30% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   2314      1.90%     66.20% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   3687      3.02%     69.22% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   6271      5.14%     74.36% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                  10578      8.67%     83.04% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   1535      1.26%     84.30% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   5807      4.76%     89.06% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   2069      1.70%     90.75% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  11274      9.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             121943                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.292491                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.674926                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  13198                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               29851                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   33988                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                2657                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 1124                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               4566                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 558                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               200038                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                2406                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 1124                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  14980                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  8581                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        18001                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   34764                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                3368                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               194874                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 366                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  431                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1246                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  381                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands            129230                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              233870                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         221153                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12710                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps              102766                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  26464                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              607                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          583                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    9067                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              32644                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             12526                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            3497                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           2737                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   166820                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded              1080                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  160815                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             493                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         29950                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        14553                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          214                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       121943                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.318772                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.117296                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             78263     64.18%     64.18% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              6407      5.25%     69.43% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              8558      7.02%     76.45% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              7815      6.41%     82.86% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              5535      4.54%     87.40% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              4873      4.00%     91.40% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              7400      6.07%     97.46% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              1794      1.47%     98.94% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              1298      1.06%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        121943                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1254     26.88%     26.88% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    2      0.04%     26.92% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     26.92% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  76      1.63%     28.55% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     28.55% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     28.55% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                326      6.99%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     35.53% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 1878     40.25%     75.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                1130     24.22%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              111935     69.60%     69.61% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                188      0.12%     69.72% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     69.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2915      1.81%     71.54% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     71.54% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     71.54% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1930      1.20%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.74% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              32795     20.39%     93.13% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite             11048      6.87%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               160815                       # Type of FU issued
system.cpu02.iq.rate                         1.235537                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      4666                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.029015                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           424678                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          184502                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       146137                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             24054                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13396                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10375                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               153087                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12390                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           1341                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         5330                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         3498                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          974                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 1124                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  3705                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1386                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            188228                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             301                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               32644                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts              12526                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              560                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1363                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          342                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          796                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               1138                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              158906                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               31928                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1909                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       20328                       # number of nop insts executed
system.cpu02.iew.exec_refs                      42549                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  31764                       # Number of branches executed
system.cpu02.iew.exec_stores                    10621                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.220870                       # Inst execution rate
system.cpu02.iew.wb_sent                       157553                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      156512                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   88046                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  109413                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.202477                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.804712                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         31197                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           866                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             969                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        76244                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.037957                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.872326                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        40817     53.53%     53.53% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         8574     11.25%     64.78% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         4431      5.81%     70.59% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         2099      2.75%     73.34% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         3007      3.94%     77.29% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         4335      5.69%     82.97% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          878      1.15%     84.13% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         4146      5.44%     89.56% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         7957     10.44%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        76244                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             155382                       # Number of instructions committed
system.cpu02.commit.committedOps               155382                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        36342                       # Number of memory references committed
system.cpu02.commit.loads                       27314                       # Number of loads committed
system.cpu02.commit.membars                       416                       # Number of memory barriers committed
system.cpu02.commit.branches                    28150                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  132597                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               2966                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        17436     11.22%     11.22% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          96259     61.95%     73.17% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.07%     73.25% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     73.25% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      1.85%     75.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      1.24%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.33% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         27730     17.85%     94.18% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         9044      5.82%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          155382                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                7957                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     253410                       # The number of ROB reads
system.cpu02.rob.rob_writes                    377726                       # The number of ROB writes
system.cpu02.timesIdled                           133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          8215                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     969374                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    137950                       # Number of Instructions Simulated
system.cpu02.committedOps                      137950                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.943516                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.943516                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.059866                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.059866                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 201558                       # number of integer regfile reads
system.cpu02.int_regfile_writes                109999                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11116                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8139                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                  1035                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  420                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             943                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          31.882405                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             34264                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            1053                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           32.539411                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    31.882405                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.249081                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.249081                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           78008                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          78008                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        26535                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         26535                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         7764                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         7764                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data          169                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          169                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data          129                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total          129                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        34299                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          34299                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        34299                       # number of overall hits
system.cpu02.dcache.overall_hits::total         34299                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2480                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2480                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         1069                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         1069                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           59                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           59                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           64                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         3549                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         3549                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         3549                       # number of overall misses
system.cpu02.dcache.overall_misses::total         3549                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    100833360                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    100833360                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     86357050                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     86357050                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       632480                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       632480                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       579380                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       579380                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        86140                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        86140                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    187190410                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    187190410                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    187190410                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    187190410                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        29015                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        29015                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         8833                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         8833                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data          228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data          193                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          193                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        37848                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        37848                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        37848                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        37848                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.085473                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.085473                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.121023                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.121023                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.258772                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.258772                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.331606                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.331606                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.093770                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.093770                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.093770                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.093770                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 40658.612903                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 40658.612903                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 80783.021515                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 80783.021515                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data        10720                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total        10720                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  9052.812500                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  9052.812500                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 52744.550578                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 52744.550578                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 52744.550578                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 52744.550578                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2431                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          120                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             136                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    17.875000                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          120                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          359                       # number of writebacks
system.cpu02.dcache.writebacks::total             359                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1211                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1211                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          641                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          641                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data           11                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1852                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1852                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1852                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1852                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data         1269                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total         1269                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          428                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          428                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           48                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           63                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           63                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         1697                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         1697                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         1697                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         1697                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     34572820                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     34572820                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     23739227                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     23739227                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       343380                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       343380                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       508580                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       508580                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        82600                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        82600                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     58312047                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     58312047                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     58312047                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     58312047                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.043736                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.043736                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.048455                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.048455                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.210526                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.210526                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.326425                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.326425                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.044837                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.044837                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.044837                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.044837                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 27244.144996                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 27244.144996                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 55465.483645                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 55465.483645                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  7153.750000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7153.750000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  8072.698413                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  8072.698413                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 34361.842664                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 34361.842664                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 34361.842664                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 34361.842664                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             621                       # number of replacements
system.cpu02.icache.tags.tagsinuse         118.676722                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             32893                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            1112                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           29.580036                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   118.676722                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.231790                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.231790                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           69490                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          69490                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        32893                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         32893                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        32893                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          32893                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        32893                       # number of overall hits
system.cpu02.icache.overall_hits::total         32893                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1296                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1296                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1296                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1296                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1296                       # number of overall misses
system.cpu02.icache.overall_misses::total         1296                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     44651200                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     44651200                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     44651200                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     44651200                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     44651200                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     44651200                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        34189                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        34189                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        34189                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        34189                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        34189                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        34189                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.037907                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.037907                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.037907                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.037907                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.037907                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.037907                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 34453.086420                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 34453.086420                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 34453.086420                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 34453.086420                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 34453.086420                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 34453.086420                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               6                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs     9.166667                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          621                       # number of writebacks
system.cpu02.icache.writebacks::total             621                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          184                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          184                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          184                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          184                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          184                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          184                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         1112                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         1112                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         1112                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         1112                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         1112                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         1112                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     33743280                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     33743280                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     33743280                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     33743280                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     33743280                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     33743280                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.032525                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.032525                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.032525                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.032525                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.032525                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.032525                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 30344.676259                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 30344.676259                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 30344.676259                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 30344.676259                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 30344.676259                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 30344.676259                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 45956                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           32705                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1684                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              30415                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 23229                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           76.373500                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  5968                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups           147                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses            130                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      39020                       # DTB read hits
system.cpu03.dtb.read_misses                      419                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  39439                       # DTB read accesses
system.cpu03.dtb.write_hits                     14246                       # DTB write hits
system.cpu03.dtb.write_misses                      46                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                 14292                       # DTB write accesses
system.cpu03.dtb.data_hits                      53266                       # DTB hits
system.cpu03.dtb.data_misses                      465                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  53731                       # DTB accesses
system.cpu03.itb.fetch_hits                     41185                       # ITB hits
system.cpu03.itb.fetch_misses                      77                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 41262                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                         145153                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            11670                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       264502                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     45956                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            29214                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       80014                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  3695                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                512                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        41759                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2144                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles          115                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   41185                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 618                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples           138061                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.915834                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.796702                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  84881     61.48%     61.48% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   2978      2.16%     63.64% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   4852      3.51%     67.15% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   7053      5.11%     72.26% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                  13240      9.59%     81.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   2212      1.60%     83.45% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   6643      4.81%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   2833      2.05%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  13369      9.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total             138061                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.316604                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.822229                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  14904                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               35124                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   41846                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                3175                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 1253                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               6421                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 611                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               244855                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                2733                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 1253                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  17007                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  8531                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        23154                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   42817                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                3540                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               238985                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 294                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  424                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1202                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  370                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands            157719                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              284543                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         271674                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12862                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps              128126                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  29593                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              782                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          757                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                   10495                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              40513                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             16508                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            4866                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           3304                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   203966                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded              1454                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  197035                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             485                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         33461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        16527                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          249                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples       138061                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.427159                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.156432                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             84156     60.96%     60.96% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              8252      5.98%     66.93% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             10148      7.35%     74.28% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              9649      6.99%     81.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              7173      5.20%     86.47% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              6561      4.75%     91.22% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              8458      6.13%     97.35% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              2017      1.46%     98.81% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              1647      1.19%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total        138061                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1366     24.02%     24.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     24.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     24.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  78      1.37%     25.39% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     25.39% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     25.39% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                312      5.49%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 2342     41.18%     72.06% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                1589     27.94%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              136619     69.34%     69.34% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                180      0.09%     69.43% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     69.43% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2937      1.49%     70.92% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     70.92% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     70.92% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1939      0.98%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.91% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              40535     20.57%     92.48% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite             14821      7.52%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               197035                       # Type of FU issued
system.cpu03.iq.rate                         1.357430                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      5687                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.028863                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           514546                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          225408                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       181993                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23757                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13540                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10420                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               190501                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12217                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           2073                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         5792                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         4309                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          773                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 1253                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  4206                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1270                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            231249                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             388                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               40513                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts              16508                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              726                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   48                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1214                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          401                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          890                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               1291                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              194717                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               39439                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            2318                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       25829                       # number of nop insts executed
system.cpu03.iew.exec_refs                      53731                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  38897                       # Number of branches executed
system.cpu03.iew.exec_stores                    14292                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.341460                       # Inst execution rate
system.cpu03.iew.wb_sent                       193502                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      192413                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                  106855                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  133953                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.325587                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.797705                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         35487                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls          1205                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts            1090                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        91089                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.133551                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.914264                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        46959     51.55%     51.55% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        10324     11.33%     62.89% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         5891      6.47%     69.35% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         2720      2.99%     72.34% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         4050      4.45%     76.79% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         4735      5.20%     81.98% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         1316      1.44%     83.43% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         4446      4.88%     88.31% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        10648     11.69%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        91089                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             194343                       # Number of instructions committed
system.cpu03.commit.committedOps               194343                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        46920                       # Number of memory references committed
system.cpu03.commit.loads                       34721                       # Number of loads committed
system.cpu03.commit.membars                       600                       # Number of memory barriers committed
system.cpu03.commit.branches                    34978                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  166336                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               4449                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        22388     11.52%     11.52% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         119504     61.49%     73.01% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.06%     73.07% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     73.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      1.48%     74.55% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      0.99%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         35321     18.17%     93.71% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite        12217      6.29%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          194343                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               10648                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     308919                       # The number of ROB reads
system.cpu03.rob.rob_writes                    464868                       # The number of ROB writes
system.cpu03.timesIdled                           131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          7092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     954379                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    171959                       # Number of Instructions Simulated
system.cpu03.committedOps                      171959                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.844114                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.844114                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.184674                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.184674                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 248803                       # number of integer regfile reads
system.cpu03.int_regfile_writes                136788                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11144                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8184                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                  1370                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  631                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements            1132                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          30.822257                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             43466                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            1247                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           34.856455                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    30.822257                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.240799                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.240799                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           98707                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          98707                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        32903                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         32903                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data        10746                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        10746                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data          266                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          266                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data          205                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        43649                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          43649                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        43649                       # number of overall hits
system.cpu03.dcache.overall_hits::total         43649                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         3024                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         3024                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         1155                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1155                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           69                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           69                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           92                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           92                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         4179                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         4179                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         4179                       # number of overall misses
system.cpu03.dcache.overall_misses::total         4179                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    101635760                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    101635760                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     83709138                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     83709138                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       730420                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       730420                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data      1039580                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total      1039580                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        57820                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        57820                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    185344898                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    185344898                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    185344898                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    185344898                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        35927                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        35927                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data        11901                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        11901                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data          335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data          297                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          297                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        47828                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        47828                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        47828                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        47828                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.084171                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.084171                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.097051                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.097051                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.205970                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.205970                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.309764                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.309764                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.087376                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.087376                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.087376                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.087376                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 33609.708995                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 33609.708995                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 72475.444156                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 72475.444156                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 10585.797101                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 10585.797101                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 11299.782609                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 11299.782609                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 44351.495095                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 44351.495095                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 44351.495095                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 44351.495095                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2188                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             117                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    18.700855                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          412                       # number of writebacks
system.cpu03.dcache.writebacks::total             412                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1421                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1421                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          653                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          653                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            7                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         2074                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         2074                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         2074                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         2074                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data         1603                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total         1603                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          502                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          502                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           62                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           62                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           91                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           91                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         2105                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         2105                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         2105                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         2105                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     35071960                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     35071960                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     24879111                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     24879111                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       423620                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       423620                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       934560                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       934560                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        55460                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        55460                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     59951071                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     59951071                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     59951071                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     59951071                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.044618                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.044618                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.042181                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.042181                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.185075                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.185075                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.306397                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.306397                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.044012                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.044012                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.044012                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.044012                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 21878.951965                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 21878.951965                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 49559.982072                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 49559.982072                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  6832.580645                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6832.580645                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 10269.890110                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 10269.890110                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 28480.318765                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 28480.318765                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 28480.318765                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 28480.318765                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             767                       # number of replacements
system.cpu03.icache.tags.tagsinuse         113.881474                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             39733                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1256                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           31.634554                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   113.881474                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.222425                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.222425                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           83616                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          83616                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        39733                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         39733                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        39733                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          39733                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        39733                       # number of overall hits
system.cpu03.icache.overall_hits::total         39733                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1447                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1447                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1447                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1447                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1447                       # number of overall misses
system.cpu03.icache.overall_misses::total         1447                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     37914579                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     37914579                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     37914579                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     37914579                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     37914579                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     37914579                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        41180                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        41180                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        41180                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        41180                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        41180                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        41180                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.035138                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.035138                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.035138                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.035138                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.035138                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.035138                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 26202.196959                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 26202.196959                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 26202.196959                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 26202.196959                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 26202.196959                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 26202.196959                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          767                       # number of writebacks
system.cpu03.icache.writebacks::total             767                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          191                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          191                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          191                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          191                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          191                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          191                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         1256                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         1256                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         1256                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         1256                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         1256                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         1256                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     30035719                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     30035719                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     30035719                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     30035719                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     30035719                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     30035719                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.030500                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.030500                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.030500                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.030500                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.030500                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.030500                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 23913.789013                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 23913.789013                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 23913.789013                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 23913.789013                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 23913.789013                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 23913.789013                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  7113                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            5632                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             651                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               5758                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  1903                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           33.049670                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   561                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            68                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             68                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                       6121                       # DTB read hits
system.cpu04.dtb.read_misses                      306                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                   6427                       # DTB read accesses
system.cpu04.dtb.write_hits                      3184                       # DTB write hits
system.cpu04.dtb.write_misses                      26                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  3210                       # DTB write accesses
system.cpu04.dtb.data_hits                       9305                       # DTB hits
system.cpu04.dtb.data_misses                      332                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                   9637                       # DTB accesses
system.cpu04.itb.fetch_hits                      5914                       # ITB hits
system.cpu04.itb.fetch_misses                      72                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                  5986                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          75496                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             4654                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        54962                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      7113                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             2464                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       18362                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  1461                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        42059                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2087                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    5914                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 265                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            68026                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.807956                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.242246                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  58907     86.59%     86.59% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    535      0.79%     87.38% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    618      0.91%     88.29% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    754      1.11%     89.40% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   1145      1.68%     91.08% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    328      0.48%     91.56% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    425      0.62%     92.19% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    353      0.52%     92.71% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   4961      7.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              68026                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.094217                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.728012                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   6833                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               11521                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    6000                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1110                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  503                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                601                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 233                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                47250                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 927                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  503                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   7495                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  6651                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         3590                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    6380                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                1348                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                45317                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 265                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  364                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  414                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                   59                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             33527                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups               64737                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          51931                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12802                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               22141                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  11386                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               99                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    4017                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               6141                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              3936                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             255                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            130                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    40740                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                99                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   38529                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             269                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         12069                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         6105                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        68026                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.566386                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.630438                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             58513     86.02%     86.02% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1709      2.51%     88.53% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              1303      1.92%     90.44% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              1054      1.55%     91.99% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              1380      2.03%     94.02% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5               886      1.30%     95.32% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              1812      2.66%     97.99% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               722      1.06%     99.05% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               647      0.95%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         68026                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                   962     49.01%     49.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     49.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     49.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  92      4.69%     53.69% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     53.69% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     53.69% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                345     17.58%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     71.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  455     23.18%     94.45% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 109      5.55%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               23501     61.00%     61.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                182      0.47%     61.48% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     61.48% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2931      7.61%     69.09% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     69.09% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     69.09% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1927      5.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.09% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               6672     17.32%     91.40% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              3312      8.60%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                38529                       # Type of FU issued
system.cpu04.iq.rate                         0.510345                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      1963                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.050949                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           123283                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           39383                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        25756                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             24033                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13544                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10380                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                28107                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12381                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            201                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1711                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1127                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          907                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  503                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  1695                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1893                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             42301                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             197                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                6141                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               3936                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1874                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          118                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          391                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                509                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               37673                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                6427                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             856                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        1462                       # number of nop insts executed
system.cpu04.iew.exec_refs                       9637                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   4881                       # Number of branches executed
system.cpu04.iew.exec_stores                     3210                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.499007                       # Inst execution rate
system.cpu04.iew.wb_sent                        36647                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       36136                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   21440                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   30426                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.478648                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.704660                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         12014                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             424                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        24128                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.228904                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.533309                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        17961     74.44%     74.44% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1          883      3.66%     78.10% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1120      4.64%     82.74% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          604      2.50%     85.25% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          605      2.51%     87.75% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5          236      0.98%     88.73% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          211      0.87%     89.61% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          214      0.89%     90.49% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         2294      9.51%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        24128                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              29651                       # Number of instructions committed
system.cpu04.commit.committedOps                29651                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         7239                       # Number of memory references committed
system.cpu04.commit.loads                        4430                       # Number of loads committed
system.cpu04.commit.membars                        16                       # Number of memory barriers committed
system.cpu04.commit.branches                     3507                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   24123                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                216                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          885      2.98%      2.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          16600     55.98%     58.97% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           113      0.38%     59.35% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     59.35% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      9.71%     69.06% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     69.06% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     69.06% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      6.48%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4446     14.99%     90.53% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2809      9.47%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           29651                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                2294                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      62667                       # The number of ROB reads
system.cpu04.rob.rob_writes                     85153                       # The number of ROB writes
system.cpu04.timesIdled                           125                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          7470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                    1024036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     28770                       # Number of Instructions Simulated
system.cpu04.committedOps                       28770                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.624122                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.624122                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.381080                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.381080                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  44182                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 20051                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11124                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8136                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   100                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   44                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             319                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          28.291149                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              6121                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             423                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           14.470449                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    28.291149                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.221025                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.221025                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          104                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           16280                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          16280                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         3843                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          3843                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         2291                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2291                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           22                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           12                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data         6134                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6134                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         6134                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6134                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1231                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1231                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          498                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          498                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            3                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            8                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         1729                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         1729                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         1729                       # number of overall misses
system.cpu04.dcache.overall_misses::total         1729                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     88601480                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     88601480                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     66328915                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     66328915                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       165200                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       165200                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        83780                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        83780                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    154930395                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    154930395                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    154930395                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    154930395                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         5074                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5074                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         2789                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2789                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         7863                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7863                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         7863                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7863                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.242609                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.242609                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.178559                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.178559                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.219891                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.219891                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.219891                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.219891                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 71975.207149                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 71975.207149                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 133190.592369                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 133190.592369                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 55066.666667                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 55066.666667                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 10472.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 10472.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 89606.937536                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 89606.937536                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 89606.937536                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 89606.937536                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2323                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs              98                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    23.704082                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          204                       # number of writebacks
system.cpu04.dcache.writebacks::total             204                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          860                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          860                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          383                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          383                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1243                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1243                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1243                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1243                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          371                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          371                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          115                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            8                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          486                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          486                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          486                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     24798880                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     24798880                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     16201390                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     16201390                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        74340                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        74340                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     41000270                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     41000270                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     41000270                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     41000270                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.073118                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.073118                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.041233                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.041233                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.061808                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.061808                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.061808                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.061808                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 66843.342318                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 66843.342318                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 140881.652174                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 140881.652174                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         4720                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4720                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  9292.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  9292.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 84362.695473                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 84362.695473                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 84362.695473                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 84362.695473                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              77                       # number of replacements
system.cpu04.icache.tags.tagsinuse          97.661581                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              5377                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             466                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           11.538627                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    97.661581                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.190745                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.190745                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           12290                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          12290                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         5377                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          5377                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         5377                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           5377                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         5377                       # number of overall hits
system.cpu04.icache.overall_hits::total          5377                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          535                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          535                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          535                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          535                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          535                       # number of overall misses
system.cpu04.icache.overall_misses::total          535                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     24473200                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     24473200                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     24473200                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     24473200                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     24473200                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     24473200                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         5912                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         5912                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         5912                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         5912                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         5912                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         5912                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.090494                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.090494                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.090494                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.090494                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.090494                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.090494                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 45744.299065                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 45744.299065                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 45744.299065                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 45744.299065                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 45744.299065                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 45744.299065                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           77                       # number of writebacks
system.cpu04.icache.writebacks::total              77                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           69                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           69                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           69                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          466                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          466                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          466                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          466                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     19728420                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     19728420                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     19728420                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     19728420                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     19728420                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     19728420                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.078823                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.078823                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.078823                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.078823                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.078823                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.078823                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 42335.665236                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 42335.665236                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 42335.665236                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 42335.665236                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 42335.665236                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 42335.665236                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  7123                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            5665                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             623                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               5781                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  1920                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           33.212247                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   556                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            70                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             70                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       5881                       # DTB read hits
system.cpu05.dtb.read_misses                      306                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   6187                       # DTB read accesses
system.cpu05.dtb.write_hits                      3164                       # DTB write hits
system.cpu05.dtb.write_misses                      25                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3189                       # DTB write accesses
system.cpu05.dtb.data_hits                       9045                       # DTB hits
system.cpu05.dtb.data_misses                      331                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                   9376                       # DTB accesses
system.cpu05.itb.fetch_hits                      5916                       # ITB hits
system.cpu05.itb.fetch_misses                      70                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  5986                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          73864                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             4478                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        55060                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      7123                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             2476                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       19460                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1403                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        40975                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         1842                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                    5916                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 249                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            67487                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.815861                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.250358                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  58332     86.43%     86.43% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    543      0.80%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    624      0.92%     88.16% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    762      1.13%     89.29% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1155      1.71%     91.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    327      0.48%     91.49% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    435      0.64%     92.13% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    354      0.52%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   4955      7.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              67487                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.096434                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.745424                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   6489                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               12454                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    5923                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1159                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  487                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                589                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 221                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                47389                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 890                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  487                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   7163                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  6588                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         4313                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    6342                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                1619                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                45404                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 313                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  420                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  559                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                   67                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             33628                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               64954                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          52239                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12711                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  11542                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               98                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    4185                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6077                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              3899                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             267                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            149                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    40712                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                97                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   38234                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             275                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         12122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         6157                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        67487                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.566539                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.632622                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             57991     85.93%     85.93% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1799      2.67%     88.59% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1301      1.93%     90.52% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1044      1.55%     92.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1297      1.92%     93.99% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5               857      1.27%     95.26% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              1817      2.69%     97.95% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               722      1.07%     99.02% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               659      0.98%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         67487                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   969     50.79%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  78      4.09%     54.87% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     54.87% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     54.87% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                360     18.87%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     73.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  395     20.70%     94.44% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 106      5.56%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               23469     61.38%     61.39% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                198      0.52%     61.91% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     61.91% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2929      7.66%     69.57% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     69.57% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     69.57% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1928      5.04%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.61% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               6421     16.79%     91.41% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3285      8.59%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                38234                       # Type of FU issued
system.cpu05.iq.rate                         0.517627                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      1908                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.049903                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           122547                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           39649                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        25714                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23591                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13302                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10366                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                27995                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12143                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            203                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1664                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1109                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          726                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  487                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  1805                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1423                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             42262                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             173                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6077                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               3899                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1401                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          123                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          370                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                493                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               37392                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                6187                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             842                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        1453                       # number of nop insts executed
system.cpu05.iew.exec_refs                       9376                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   4857                       # Number of branches executed
system.cpu05.iew.exec_stores                     3189                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.506228                       # Inst execution rate
system.cpu05.iew.wb_sent                        36592                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       36080                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   21356                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   30346                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.488465                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.703750                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         12374                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             409                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        24634                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.199886                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.500662                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        18420     74.77%     74.77% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1          910      3.69%     78.47% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1137      4.62%     83.08% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          624      2.53%     85.62% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          620      2.52%     88.13% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          243      0.99%     89.12% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          205      0.83%     89.95% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          223      0.91%     90.86% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2252      9.14%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        24634                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              29558                       # Number of instructions committed
system.cpu05.commit.committedOps                29558                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         7203                       # Number of memory references committed
system.cpu05.commit.loads                        4413                       # Number of loads committed
system.cpu05.commit.membars                        17                       # Number of memory barriers committed
system.cpu05.commit.branches                     3498                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                216                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          875      2.96%      2.96% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          16552     56.00%     58.96% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           113      0.38%     59.34% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     59.34% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      9.74%     69.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      6.50%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4430     14.99%     90.56% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2790      9.44%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           29558                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2252                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      63508                       # The number of ROB reads
system.cpu05.rob.rob_writes                     85728                       # The number of ROB writes
system.cpu05.timesIdled                           105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    1025668                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu05.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.574825                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.574825                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.388376                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.388376                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  43930                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 20067                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11117                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8124                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   111                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             307                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          26.783395                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6092                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             410                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           14.858537                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    26.783395                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.209245                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.209245                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          103                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           16106                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          16106                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         3831                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          3831                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2271                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2271                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           23                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           13                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         6102                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6102                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         6102                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6102                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1181                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1181                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          497                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          497                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            4                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            9                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         1678                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         1678                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         1678                       # number of overall misses
system.cpu05.dcache.overall_misses::total         1678                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     91467700                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     91467700                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     67136034                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     67136034                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       219480                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       219480                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       221840                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       221840                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    158603734                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    158603734                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    158603734                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    158603734                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5012                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5012                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         7780                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         7780                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         7780                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         7780                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.235634                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.235634                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.179552                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.179552                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.409091                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.409091                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.215681                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.215681                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.215681                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.215681                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 77449.364945                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 77449.364945                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 135082.563380                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 135082.563380                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data        54870                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total        54870                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 24648.888889                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 24648.888889                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 94519.507747                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 94519.507747                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 94519.507747                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 94519.507747                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2168                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             105                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    20.647619                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          165                       # number of writebacks
system.cpu05.dcache.writebacks::total             165                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          831                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          831                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          380                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          380                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            2                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1211                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1211                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1211                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1211                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          350                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          350                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          117                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          117                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            9                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          467                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          467                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          467                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          467                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     25052580                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     25052580                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     16659228                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     16659228                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       211220                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       211220                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     41711808                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     41711808                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     41711808                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     41711808                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.069832                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.069832                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.042269                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.042269                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.060026                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.060026                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.060026                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.060026                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 71578.800000                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 71578.800000                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 142386.564103                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 142386.564103                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         4720                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4720                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 23468.888889                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 23468.888889                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 89318.646681                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 89318.646681                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 89318.646681                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 89318.646681                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              54                       # number of replacements
system.cpu05.icache.tags.tagsinuse          91.134515                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              5417                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             435                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           12.452874                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    91.134515                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.177997                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.177997                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           12267                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          12267                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         5417                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          5417                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         5417                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           5417                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         5417                       # number of overall hits
system.cpu05.icache.overall_hits::total          5417                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          499                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          499                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          499                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          499                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          499                       # number of overall misses
system.cpu05.icache.overall_misses::total          499                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     21299000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     21299000                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     21299000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     21299000                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     21299000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     21299000                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         5916                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         5916                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         5916                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         5916                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         5916                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         5916                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.084348                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.084348                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.084348                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.084348                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.084348                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.084348                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 42683.366733                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 42683.366733                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 42683.366733                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 42683.366733                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 42683.366733                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 42683.366733                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu05.icache.writebacks::total              54                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           64                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           64                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           64                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          435                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          435                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          435                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     17156020                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     17156020                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     17156020                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     17156020                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     17156020                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     17156020                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.073529                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.073529                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.073529                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.073529                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.073529                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.073529                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 39439.126437                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 39439.126437                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 39439.126437                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 39439.126437                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 39439.126437                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 39439.126437                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 21639                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           17986                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             885                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              16317                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 10541                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           64.601336                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  1596                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            96                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             95                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      17990                       # DTB read hits
system.cpu06.dtb.read_misses                      345                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  18335                       # DTB read accesses
system.cpu06.dtb.write_hits                      6177                       # DTB write hits
system.cpu06.dtb.write_misses                      35                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  6212                       # DTB write accesses
system.cpu06.dtb.data_hits                      24167                       # DTB hits
system.cpu06.dtb.data_misses                      380                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  24547                       # DTB accesses
system.cpu06.itb.fetch_hits                     18404                       # ITB hits
system.cpu06.itb.fetch_misses                      71                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 18475                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          66050                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             7228                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       130675                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     21639                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            12138                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       45048                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  1965                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                220                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2068                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   18404                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 409                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            55653                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.348032                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.014442                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  30605     54.99%     54.99% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   1042      1.87%     56.86% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   1866      3.35%     60.22% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   4013      7.21%     67.43% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   5518      9.92%     77.34% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    526      0.95%     78.29% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   2859      5.14%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   1786      3.21%     86.64% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   7438     13.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              55653                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.327615                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.978425                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   9712                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               24520                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   18920                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1833                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  658                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               1629                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 334                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               120703                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1324                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  658                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  10798                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  6647                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        15800                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   19596                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                2144                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               118089                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 275                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  360                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  432                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  273                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             80222                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              149671                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         136858                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12807                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               66144                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  14078                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              425                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          400                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    6811                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              18335                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              7087                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            2080                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           2171                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   102997                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               731                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  100450                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             326                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         15057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         7588                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           70                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        55653                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.804934                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.333203                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             29597     53.18%     53.18% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              3368      6.05%     59.23% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              4335      7.79%     67.02% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              4810      8.64%     75.67% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              3351      6.02%     81.69% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              2906      5.22%     86.91% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              5649     10.15%     97.06% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7               942      1.69%     98.75% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               695      1.25%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         55653                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1026     27.46%     27.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     27.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     27.46% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  74      1.98%     29.44% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     29.44% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     29.44% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                336      8.99%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     38.43% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 1575     42.15%     80.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 726     19.43%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               70105     69.79%     69.79% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                193      0.19%     69.99% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     69.99% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2934      2.92%     72.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     72.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     72.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1929      1.92%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.83% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              18930     18.85%     93.67% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              6355      6.33%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               100450                       # Type of FU issued
system.cpu06.iq.rate                         1.520818                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      3737                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.037203                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           236876                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          105299                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        87383                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23740                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13508                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10379                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                91970                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12213                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            251                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         2323                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         1405                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          796                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  658                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  1949                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1565                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            114367                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             199                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               18335                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               7087                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              392                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1550                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          153                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          530                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                683                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               99365                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               18335                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1085                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       10639                       # number of nop insts executed
system.cpu06.iew.exec_refs                      24547                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  18560                       # Number of branches executed
system.cpu06.iew.exec_stores                     6212                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.504391                       # Inst execution rate
system.cpu06.iew.wb_sent                        98376                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       97762                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   55310                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   69079                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.480121                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.800677                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         15241                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           661                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             561                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        53307                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.846812                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.729350                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        30286     56.81%     56.81% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         5589     10.48%     67.30% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         2598      4.87%     72.17% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1361      2.55%     74.73% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         2727      5.12%     79.84% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         2914      5.47%     85.31% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          630      1.18%     86.49% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         3294      6.18%     92.67% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         3908      7.33%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        53307                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              98448                       # Number of instructions committed
system.cpu06.commit.committedOps                98448                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        21694                       # Number of memory references committed
system.cpu06.commit.loads                       16012                       # Number of loads committed
system.cpu06.commit.membars                       310                       # Number of memory barriers committed
system.cpu06.commit.branches                    16862                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   83429                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               1100                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass         9781      9.94%      9.94% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          61748     62.72%     72.66% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.12%     72.77% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     72.77% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      2.92%     75.70% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      1.95%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.65% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         16322     16.58%     94.23% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         5684      5.77%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           98448                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                3908                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     162061                       # The number of ROB reads
system.cpu06.rob.rob_writes                    229706                       # The number of ROB writes
system.cpu06.timesIdled                           174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                         10397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     991583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     88671                       # Number of Instructions Simulated
system.cpu06.committedOps                       88671                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.744888                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.744888                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.342483                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.342483                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 128039                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 66010                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11125                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8144                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   251                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   84                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             377                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          26.037532                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             20479                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             484                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           42.311983                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    26.037532                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.203418                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.203418                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           46003                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          46003                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        15637                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         15637                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         4653                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         4653                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           41                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           41                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           21                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           21                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        20290                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          20290                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        20290                       # number of overall hits
system.cpu06.dcache.overall_hits::total         20290                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1336                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1336                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          992                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          992                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           12                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           15                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2328                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2328                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2328                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2328                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     88411500                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     88411500                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     88072780                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     88072780                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       215940                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       215940                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       167560                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       167560                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        31860                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        31860                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    176484280                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    176484280                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    176484280                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    176484280                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        16973                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        16973                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         5645                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         5645                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        22618                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        22618                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        22618                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        22618                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.078713                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.078713                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.175731                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.175731                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.226415                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.226415                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.102927                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.102927                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.102927                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.102927                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 66176.272455                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 66176.272455                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 88783.044355                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 88783.044355                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data        17995                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total        17995                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 11170.666667                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 11170.666667                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 75809.398625                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 75809.398625                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 75809.398625                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 75809.398625                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         2204                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs              99                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    22.262626                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          230                       # number of writebacks
system.cpu06.dcache.writebacks::total             230                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data          866                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total          866                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          629                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          629                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            5                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1495                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1495                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1495                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1495                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          470                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          470                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          363                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          363                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            7                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           15                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          833                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          833                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          833                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          833                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     25685060                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     25685060                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     24244269                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     24244269                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        66080                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        66080                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       151040                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       151040                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        30680                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        30680                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     49929329                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     49929329                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     49929329                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     49929329                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.027691                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.027691                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.064305                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.064305                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.132075                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.132075                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.036829                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.036829                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.036829                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.036829                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 54649.063830                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 54649.063830                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 66788.619835                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 66788.619835                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         9440                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9440                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data 10069.333333                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total 10069.333333                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 59939.170468                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 59939.170468                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 59939.170468                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 59939.170468                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             242                       # number of replacements
system.cpu06.icache.tags.tagsinuse          96.481339                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             17558                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             701                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           25.047076                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    96.481339                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.188440                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.188440                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           37491                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          37491                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        17558                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         17558                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        17558                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          17558                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        17558                       # number of overall hits
system.cpu06.icache.overall_hits::total         17558                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          837                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          837                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          837                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          837                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          837                       # number of overall misses
system.cpu06.icache.overall_misses::total          837                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     41532455                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     41532455                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     41532455                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     41532455                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     41532455                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     41532455                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        18395                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        18395                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        18395                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        18395                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        18395                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        18395                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.045501                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.045501                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.045501                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.045501                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.045501                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.045501                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 49620.615293                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 49620.615293                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 49620.615293                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 49620.615293                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 49620.615293                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 49620.615293                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs    10.500000                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          242                       # number of writebacks
system.cpu06.icache.writebacks::total             242                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          136                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          136                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          136                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          701                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          701                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          701                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          701                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          701                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          701                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     29596755                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     29596755                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     29596755                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     29596755                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     29596755                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     29596755                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.038108                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.038108                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.038108                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.038108                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.038108                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.038108                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 42220.763195                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 42220.763195                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 42220.763195                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 42220.763195                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 42220.763195                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 42220.763195                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 45425                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           33772                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1734                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              32609                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 23370                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           71.667331                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  5215                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               21                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           174                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits               23                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            151                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      36614                       # DTB read hits
system.cpu07.dtb.read_misses                      455                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  37069                       # DTB read accesses
system.cpu07.dtb.write_hits                     12093                       # DTB write hits
system.cpu07.dtb.write_misses                      42                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                 12135                       # DTB write accesses
system.cpu07.dtb.data_hits                      48707                       # DTB hits
system.cpu07.dtb.data_misses                      497                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  49204                       # DTB accesses
system.cpu07.itb.fetch_hits                     41792                       # ITB hits
system.cpu07.itb.fetch_misses                      86                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 41878                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         134615                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            11924                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       254202                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     45425                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            28608                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       71004                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  3813                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                130                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        40342                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2292                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   41792                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 636                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           127691                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.990759                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.789438                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  75978     59.50%     59.50% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   2761      2.16%     61.66% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   3954      3.10%     64.76% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   8311      6.51%     71.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  12825     10.04%     81.31% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   2025      1.59%     82.90% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   7826      6.13%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   1869      1.46%     90.49% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  12142      9.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             127691                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.337444                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.888363                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  14746                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               26761                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   41802                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2755                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1285                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               5557                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 640                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               234454                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2748                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1285                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  16670                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  9054                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        15081                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   42541                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                2718                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               228630                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 287                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  455                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  724                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  442                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            150405                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              268934                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         256111                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12814                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps              121276                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  29129                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              568                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          540                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    8533                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              38039                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             14094                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            3536                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           1919                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   194679                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded              1030                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  188025                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             482                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         32559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        15449                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          210                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       127691                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.472500                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.190998                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             76971     60.28%     60.28% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              6460      5.06%     65.34% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             10772      8.44%     73.77% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              9909      7.76%     81.53% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              5725      4.48%     86.02% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              5054      3.96%     89.98% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              9050      7.09%     97.06% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              2176      1.70%     98.77% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1574      1.23%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        127691                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1426     30.99%     30.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     30.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     30.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  81      1.76%     32.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     32.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     32.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                310      6.74%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     39.48% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1596     34.68%     74.16% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                1189     25.84%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              132290     70.36%     70.36% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                194      0.10%     70.46% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     70.46% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2935      1.56%     72.02% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 2      0.00%     72.02% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     72.02% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1932      1.03%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.05% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              38024     20.22%     93.28% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             12644      6.72%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               188025                       # Type of FU issued
system.cpu07.iq.rate                         1.396761                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      4602                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.024475                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           485087                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          214799                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       172931                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23738                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13531                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10401                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               180421                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12202                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           1912                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         5720                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         3943                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          810                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1285                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  4039                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1935                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            220963                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             384                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               38039                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              14094                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              515                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   29                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1897                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          402                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          916                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1318                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              185705                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               37069                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2320                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       25254                       # number of nop insts executed
system.cpu07.iew.exec_refs                      49204                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  38532                       # Number of branches executed
system.cpu07.iew.exec_stores                    12135                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.379527                       # Inst execution rate
system.cpu07.iew.wb_sent                       184437                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      183332                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  104646                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  128081                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.361899                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.817030                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         34158                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           820                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            1113                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        82299                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.248995                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.952843                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        40737     49.50%     49.50% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        10020     12.18%     61.67% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         4886      5.94%     67.61% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         2279      2.77%     70.38% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         2909      3.53%     73.91% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         5829      7.08%     81.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         1043      1.27%     82.26% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         5346      6.50%     88.76% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         9250     11.24%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        82299                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             185090                       # Number of instructions committed
system.cpu07.commit.committedOps               185090                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        42470                       # Number of memory references committed
system.cpu07.commit.loads                       32319                       # Number of loads committed
system.cpu07.commit.membars                       403                       # Number of memory barriers committed
system.cpu07.commit.branches                    34662                       # Number of branches committed
system.cpu07.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  157891                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               3693                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        21944     11.86%     11.86% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         115327     62.31%     74.16% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           116      0.06%     74.23% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     74.23% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2887      1.56%     75.79% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            2      0.00%     75.79% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.79% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1921      1.04%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.83% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         32722     17.68%     94.50% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite        10171      5.50%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          185090                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                9250                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     290815                       # The number of ROB reads
system.cpu07.rob.rob_writes                    443546                       # The number of ROB writes
system.cpu07.timesIdled                           134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          6924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     964917                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    163150                       # Number of Instructions Simulated
system.cpu07.committedOps                      163150                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.825100                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.825100                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.211975                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.211975                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 233685                       # number of integer regfile reads
system.cpu07.int_regfile_writes                129412                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11137                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8160                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                  1178                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  596                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements            1001                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          24.308007                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             40164                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1113                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           36.086253                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    24.308007                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.189906                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.189906                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           89768                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          89768                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        31357                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         31357                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         8950                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         8950                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          235                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          235                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          187                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          187                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        40307                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          40307                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        40307                       # number of overall hits
system.cpu07.dcache.overall_hits::total         40307                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2317                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2317                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          920                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          920                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           76                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           76                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           91                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           91                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         3237                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         3237                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         3237                       # number of overall misses
system.cpu07.dcache.overall_misses::total         3237                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     98070980                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     98070980                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     87283351                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     87283351                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       736320                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       736320                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data      1019520                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total      1019520                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        38940                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        38940                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    185354331                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    185354331                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    185354331                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    185354331                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        33674                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        33674                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         9870                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         9870                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        43544                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        43544                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        43544                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        43544                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.068807                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.068807                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.093212                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.093212                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.244373                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.244373                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.327338                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.327338                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.074339                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.074339                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.074339                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.074339                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 42326.706949                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 42326.706949                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 94873.207609                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 94873.207609                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  9688.421053                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  9688.421053                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 11203.516484                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 11203.516484                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 57261.146432                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 57261.146432                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 57261.146432                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 57261.146432                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2347                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             132                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    17.780303                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          366                       # number of writebacks
system.cpu07.dcache.writebacks::total             366                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1070                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1070                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          574                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          574                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data           11                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1644                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1644                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1644                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1644                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1247                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1247                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          346                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          346                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           65                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           91                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           91                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1593                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1593                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1593                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1593                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     32851200                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     32851200                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     22205228                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     22205228                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       480260                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       480260                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       913320                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       913320                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        37760                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        37760                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     55056428                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     55056428                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     55056428                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     55056428                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.037032                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.037032                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.035056                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.035056                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.209003                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.209003                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.327338                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.327338                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.036584                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.036584                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.036584                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.036584                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 26344.186047                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 26344.186047                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 64176.959538                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 64176.959538                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  7388.615385                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7388.615385                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data 10036.483516                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total 10036.483516                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 34561.473949                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 34561.473949                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 34561.473949                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 34561.473949                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             778                       # number of replacements
system.cpu07.icache.tags.tagsinuse          95.568711                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             40314                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1277                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           31.569303                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    95.568711                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.186658                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.186658                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          327                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           84855                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          84855                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        40314                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         40314                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        40314                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          40314                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        40314                       # number of overall hits
system.cpu07.icache.overall_hits::total         40314                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1475                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1475                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1475                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1475                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1475                       # number of overall misses
system.cpu07.icache.overall_misses::total         1475                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     37290358                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     37290358                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     37290358                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     37290358                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     37290358                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     37290358                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        41789                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        41789                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        41789                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        41789                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        41789                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        41789                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.035296                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.035296                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.035296                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.035296                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.035296                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.035296                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 25281.598644                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 25281.598644                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 25281.598644                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 25281.598644                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 25281.598644                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 25281.598644                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          778                       # number of writebacks
system.cpu07.icache.writebacks::total             778                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          198                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          198                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          198                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          198                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          198                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          198                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1277                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1277                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1277                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1277                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1277                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1277                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     29695878                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     29695878                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     29695878                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     29695878                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     29695878                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     29695878                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.030558                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.030558                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.030558                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.030558                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.030558                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.030558                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 23254.407204                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 23254.407204                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 23254.407204                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 23254.407204                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 23254.407204                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 23254.407204                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 30234                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           23622                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1300                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              21744                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 15002                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           68.993745                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  2855                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           120                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            117                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      23498                       # DTB read hits
system.cpu08.dtb.read_misses                      381                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  23879                       # DTB read accesses
system.cpu08.dtb.write_hits                      7462                       # DTB write hits
system.cpu08.dtb.write_misses                      37                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  7499                       # DTB write accesses
system.cpu08.dtb.data_hits                      30960                       # DTB hits
system.cpu08.dtb.data_misses                      418                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  31378                       # DTB accesses
system.cpu08.itb.fetch_hits                     26865                       # ITB hits
system.cpu08.itb.fetch_misses                      79                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 26944                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                         113370                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             9381                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       172367                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     30234                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            17860                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       51182                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  2873                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                278                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        41609                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2085                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   26865                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 532                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples           106047                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.625383                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.688508                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  72019     67.91%     67.91% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   1718      1.62%     69.53% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   2679      2.53%     72.06% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   5162      4.87%     76.93% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   7970      7.52%     84.44% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    948      0.89%     85.34% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   4820      4.55%     89.88% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   1583      1.49%     91.37% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   9148      8.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total             106047                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.266684                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.520393                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  12065                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               22297                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   27078                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2026                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  972                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               3084                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 476                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               157579                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1999                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  972                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  13401                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  7453                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        12422                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   27677                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                2513                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               153367                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 303                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  334                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  823                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  428                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands            102408                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              186214                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         173388                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12819                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               80717                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  21691                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              415                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          386                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    6663                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              24525                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              9041                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            2045                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           1697                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   131989                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               681                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  126623                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             350                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         24385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        12172                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          169                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples       106047                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.194027                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.060318                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             71926     67.82%     67.82% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              4658      4.39%     72.22% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              7142      6.73%     78.95% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              6157      5.81%     84.76% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              3772      3.56%     88.31% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              3635      3.43%     91.74% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              6334      5.97%     97.72% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              1441      1.36%     99.07% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               982      0.93%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total        106047                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1151     33.42%     33.42% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     33.42% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     33.42% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  77      2.24%     35.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     35.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     35.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                316      9.18%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     44.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 1226     35.60%     80.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 674     19.57%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               89272     70.50%     70.51% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                192      0.15%     70.66% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     70.66% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2926      2.31%     72.97% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     72.97% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     72.97% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1936      1.53%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.50% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              24498     19.35%     93.84% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              7795      6.16%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               126623                       # Type of FU issued
system.cpu08.iq.rate                         1.116900                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      3444                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.027199                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           339337                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          143576                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       112687                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23750                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13518                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10403                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               117852                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12211                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            772                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         4278                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         2716                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          782                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  972                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  2916                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1625                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            148072                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             259                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               24525                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               9041                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              358                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1595                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          276                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          717                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                993                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              124976                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               23879                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1647                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       15402                       # number of nop insts executed
system.cpu08.iew.exec_refs                      31378                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  25175                       # Number of branches executed
system.cpu08.iew.exec_stores                     7499                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.102373                       # Inst execution rate
system.cpu08.iew.wb_sent                       123868                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      123090                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   70809                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   87611                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.085737                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.808220                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         25004                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           512                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             836                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        60705                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.000708                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.849499                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        33035     54.42%     54.42% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         6708     11.05%     65.47% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         3402      5.60%     71.07% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1526      2.51%     73.59% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         2088      3.44%     77.03% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         3812      6.28%     83.31% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          684      1.13%     84.43% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         3753      6.18%     90.62% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         5697      9.38%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        60705                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             121453                       # Number of instructions committed
system.cpu08.commit.committedOps               121453                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        26572                       # Number of memory references committed
system.cpu08.commit.loads                       20247                       # Number of loads committed
system.cpu08.commit.membars                       240                       # Number of memory barriers committed
system.cpu08.commit.branches                    22309                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  103230                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               1850                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        13172     10.85%     10.85% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          76547     63.03%     73.87% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.09%     73.97% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     73.97% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      2.37%     76.34% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     76.34% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     76.34% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.58%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.92% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         20487     16.87%     94.78% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         6334      5.22%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          121453                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                5697                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     200126                       # The number of ROB reads
system.cpu08.rob.rob_writes                    296637                       # The number of ROB writes
system.cpu08.timesIdled                           146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          7323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     986162                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    108285                       # Number of Instructions Simulated
system.cpu08.committedOps                      108285                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.046959                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.046959                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.955147                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.955147                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 157209                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 84724                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11137                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8163                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   614                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  247                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             737                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          23.062555                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             24818                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             842                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           29.475059                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    23.062555                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.180176                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.180176                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           57832                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          57832                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        19827                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         19827                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         5338                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         5338                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          105                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          105                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           71                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        25165                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          25165                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        25165                       # number of overall hits
system.cpu08.dcache.overall_hits::total         25165                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2069                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2069                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          875                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          875                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           32                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           40                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         2944                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         2944                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         2944                       # number of overall misses
system.cpu08.dcache.overall_misses::total         2944                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     94618300                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     94618300                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     82297862                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     82297862                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       448400                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       448400                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       486160                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       486160                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        34220                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        34220                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    176916162                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    176916162                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    176916162                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    176916162                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        21896                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        21896                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         6213                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         6213                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        28109                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        28109                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        28109                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        28109                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.094492                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.094492                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.140834                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.140834                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.233577                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.233577                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.360360                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.360360                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.104735                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.104735                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.104735                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.104735                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 45731.416143                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 45731.416143                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 94054.699429                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 94054.699429                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 14012.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 14012.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data        12154                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total        12154                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 60093.805027                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 60093.805027                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 60093.805027                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 60093.805027                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2337                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             120                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    19.475000                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          340                       # number of writebacks
system.cpu08.dcache.writebacks::total             340                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1127                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1127                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          539                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          539                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            7                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1666                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1666                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1666                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1666                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          942                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          942                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          336                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          336                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           25                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           40                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           40                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1278                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1278                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1278                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1278                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     30803900                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     30803900                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     21880730                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     21880730                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       252520                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       252520                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       441320                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       441320                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        31860                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        31860                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     52684630                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     52684630                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     52684630                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     52684630                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.043022                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.043022                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.054080                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.054080                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.182482                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.182482                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.360360                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.360360                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.045466                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.045466                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.045466                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.045466                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 32700.530786                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 32700.530786                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 65121.220238                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 65121.220238                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 10100.800000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10100.800000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data        11033                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total        11033                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 41224.280125                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 41224.280125                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 41224.280125                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 41224.280125                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             498                       # number of replacements
system.cpu08.icache.tags.tagsinuse          90.314052                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             25726                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             975                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           26.385641                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    90.314052                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.176395                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.176395                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           54693                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          54693                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        25726                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         25726                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        25726                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          25726                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        25726                       # number of overall hits
system.cpu08.icache.overall_hits::total         25726                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1133                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1133                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1133                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1133                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1133                       # number of overall misses
system.cpu08.icache.overall_misses::total         1133                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     34756899                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     34756899                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     34756899                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     34756899                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     34756899                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     34756899                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        26859                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        26859                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        26859                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        26859                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        26859                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        26859                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.042183                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.042183                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.042183                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.042183                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.042183                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.042183                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 30676.874669                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 30676.874669                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 30676.874669                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 30676.874669                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 30676.874669                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 30676.874669                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          498                       # number of writebacks
system.cpu08.icache.writebacks::total             498                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          158                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          158                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          158                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          158                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          158                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          158                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          975                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          975                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          975                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          975                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          975                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          975                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     27660379                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     27660379                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     27660379                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     27660379                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     27660379                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     27660379                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.036301                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.036301                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.036301                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.036301                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.036301                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.036301                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 28369.619487                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 28369.619487                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 28369.619487                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 28369.619487                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 28369.619487                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 28369.619487                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  9562                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            7478                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             677                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               7919                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  3128                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           39.499937                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   867                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            61                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             61                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                       6545                       # DTB read hits
system.cpu09.dtb.read_misses                      335                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                   6880                       # DTB read accesses
system.cpu09.dtb.write_hits                      3340                       # DTB write hits
system.cpu09.dtb.write_misses                      26                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  3366                       # DTB write accesses
system.cpu09.dtb.data_hits                       9885                       # DTB hits
system.cpu09.dtb.data_misses                      361                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  10246                       # DTB accesses
system.cpu09.itb.fetch_hits                      7320                       # ITB hits
system.cpu09.itb.fetch_misses                      63                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                  7383                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          77419                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             5394                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        65489                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      9562                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             3995                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       21098                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1521                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                142                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        40518                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2106                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    7320                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 288                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            70064                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.934703                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.356403                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  58725     83.82%     83.82% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    870      1.24%     85.06% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    867      1.24%     86.30% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    826      1.18%     87.47% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   1742      2.49%     89.96% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    326      0.47%     90.43% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    483      0.69%     91.12% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    889      1.27%     92.38% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   5336      7.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              70064                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.123510                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.845903                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   7577                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               12274                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    8041                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1138                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  516                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                889                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 249                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                57262                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1029                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  516                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   8274                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  6625                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         4243                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    8417                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                1471                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                55173                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 296                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  439                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  422                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                   66                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             40098                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               77480                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          64687                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12788                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               28340                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  11758                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              117                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    4266                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               6632                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              4084                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             295                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            232                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    49538                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               127                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   47184                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             296                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         12669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         6286                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        70064                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.673441                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.738291                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             58378     83.32%     83.32% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              1838      2.62%     85.94% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              1904      2.72%     88.66% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              1107      1.58%     90.24% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              1619      2.31%     92.55% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              1658      2.37%     94.92% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              2153      3.07%     97.99% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               723      1.03%     99.02% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               684      0.98%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         70064                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1044     50.14%     50.14% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     50.14% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     50.14% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  88      4.23%     54.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     54.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     54.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                354     17.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     71.37% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  468     22.48%     93.85% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 128      6.15%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               31522     66.81%     66.82% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                184      0.39%     67.20% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     67.20% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2935      6.22%     73.43% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     73.43% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     73.43% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1930      4.09%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.52% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               7128     15.11%     92.62% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              3481      7.38%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                47184                       # Type of FU issued
system.cpu09.iq.rate                         0.609463                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      2082                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.044125                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           142843                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           48822                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        34440                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23967                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13534                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10408                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                36911                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12351                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            216                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         1774                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1138                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          852                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  516                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  1947                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1592                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             52255                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             148                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                6632                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               4084                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               97                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1561                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          123                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          387                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                510                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               46326                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                6880                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             858                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        2590                       # number of nop insts executed
system.cpu09.iew.exec_refs                      10246                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   7139                       # Number of branches executed
system.cpu09.iew.exec_stores                     3366                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.598380                       # Inst execution rate
system.cpu09.iew.wb_sent                        45385                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       44848                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   26728                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   37412                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.579289                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.714423                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         13119                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            91                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             433                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        27569                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.412674                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.614263                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        19307     70.03%     70.03% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1          970      3.52%     73.55% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1733      6.29%     79.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          662      2.40%     82.24% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         1128      4.09%     86.33% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5          246      0.89%     87.22% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          464      1.68%     88.90% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          474      1.72%     90.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         2585      9.38%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        27569                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              38946                       # Number of instructions committed
system.cpu09.commit.committedOps                38946                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         7804                       # Number of memory references committed
system.cpu09.commit.loads                        4858                       # Number of loads committed
system.cpu09.commit.membars                        22                       # Number of memory barriers committed
system.cpu09.commit.branches                     5687                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   32337                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                502                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass         1954      5.02%      5.02% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          24255     62.28%     67.30% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           113      0.29%     67.59% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     67.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      7.39%     74.98% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     74.98% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      4.93%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          4880     12.53%     92.44% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2946      7.56%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           38946                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                2585                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      76204                       # The number of ROB reads
system.cpu09.rob.rob_writes                    106093                       # The number of ROB writes
system.cpu09.timesIdled                           144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          7355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    1022113                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     36996                       # Number of Instructions Simulated
system.cpu09.committedOps                       36996                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.092632                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.092632                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.477867                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.477867                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  56837                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 26609                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11137                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8165                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   134                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   74                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             329                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          22.323244                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              6689                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             436                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           15.341743                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    22.323244                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.174400                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.174400                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           17507                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          17507                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         4257                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4257                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         2411                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2411                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           38                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           20                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data         6668                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6668                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         6668                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6668                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1265                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1265                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          504                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          504                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            7                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            9                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         1769                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1769                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         1769                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1769                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     90244040                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     90244040                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     70706717                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     70706717                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       189980                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       189980                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        84960                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        84960                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        50740                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        50740                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    160950757                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    160950757                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    160950757                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    160950757                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         5522                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         5522                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         2915                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2915                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           45                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           45                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         8437                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         8437                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         8437                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         8437                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.229084                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.229084                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.172899                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.172899                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.155556                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.155556                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.310345                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.310345                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.209672                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.209672                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.209672                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.209672                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 71339.162055                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 71339.162055                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 140291.105159                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 140291.105159                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data        27140                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total        27140                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         9440                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         9440                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 90984.034483                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 90984.034483                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 90984.034483                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 90984.034483                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2220                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             101                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    21.980198                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          204                       # number of writebacks
system.cpu09.dcache.writebacks::total             204                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          891                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          891                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          375                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          375                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            3                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1266                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1266                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1266                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1266                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          374                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          129                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            4                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            9                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          503                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          503                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     25653200                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     25653200                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     17767247                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     17767247                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        55460                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        55460                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        76700                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        76700                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        48380                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        48380                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     43420447                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     43420447                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     43420447                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     43420447                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.067729                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.067729                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.044254                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.044254                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.088889                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.088889                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.310345                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.310345                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.059618                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.059618                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.059618                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.059618                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 68591.443850                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 68591.443850                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 137730.596899                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 137730.596899                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data        13865                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13865                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  8522.222222                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  8522.222222                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 86322.956262                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 86322.956262                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 86322.956262                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 86322.956262                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             100                       # number of replacements
system.cpu09.icache.tags.tagsinuse          76.977337                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              6740                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             499                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           13.507014                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    76.977337                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.150346                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.150346                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           15133                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          15133                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         6740                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          6740                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         6740                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           6740                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         6740                       # number of overall hits
system.cpu09.icache.overall_hits::total          6740                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          577                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          577                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          577                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          577                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          577                       # number of overall misses
system.cpu09.icache.overall_misses::total          577                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     24903900                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     24903900                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     24903900                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     24903900                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     24903900                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     24903900                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         7317                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         7317                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         7317                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         7317                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         7317                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         7317                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.078857                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.078857                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.078857                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.078857                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.078857                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.078857                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 43161.005199                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 43161.005199                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 43161.005199                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 43161.005199                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 43161.005199                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 43161.005199                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          100                       # number of writebacks
system.cpu09.icache.writebacks::total             100                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           78                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           78                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           78                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          499                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          499                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          499                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          499                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          499                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          499                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     20101300                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     20101300                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     20101300                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     20101300                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     20101300                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     20101300                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.068197                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.068197                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.068197                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.068197                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.068197                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.068197                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 40283.166333                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 40283.166333                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 40283.166333                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 40283.166333                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 40283.166333                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 40283.166333                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  9441                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            7453                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             654                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               7808                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  3088                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           39.549180                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   810                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            74                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             73                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                       6413                       # DTB read hits
system.cpu10.dtb.read_misses                      329                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                   6742                       # DTB read accesses
system.cpu10.dtb.write_hits                      3251                       # DTB write hits
system.cpu10.dtb.write_misses                      27                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  3278                       # DTB write accesses
system.cpu10.dtb.data_hits                       9664                       # DTB hits
system.cpu10.dtb.data_misses                      356                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  10020                       # DTB accesses
system.cpu10.itb.fetch_hits                      7227                       # ITB hits
system.cpu10.itb.fetch_misses                      64                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                  7291                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          76365                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             4679                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        64739                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      9441                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             3899                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       21671                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  1471                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                127                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        40670                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2233                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    7227                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 277                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            70131                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.923115                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.345471                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  58930     84.03%     84.03% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    857      1.22%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    883      1.26%     86.51% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    807      1.15%     87.66% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   1684      2.40%     90.06% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    323      0.46%     90.52% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    482      0.69%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    868      1.24%     92.45% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   5297      7.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              70131                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.123630                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.847757                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   7128                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               12819                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    7855                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1153                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  506                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                854                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 235                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                56492                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 944                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  506                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   7809                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  6540                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         4331                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    8261                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2014                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                54390                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 312                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  386                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  785                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  282                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             39622                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups               76607                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          63827                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12776                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               27615                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  12007                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              119                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    4274                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               6490                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              4028                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             280                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            245                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    48817                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               123                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   46397                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             271                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         12940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         6366                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        70131                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.661576                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.730980                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             58733     83.75%     83.75% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              1754      2.50%     86.25% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              1863      2.66%     88.91% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              1046      1.49%     90.40% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              1562      2.23%     92.62% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              1610      2.30%     94.92% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              2138      3.05%     97.97% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7               747      1.07%     99.03% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               678      0.97%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         70131                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1029     50.47%     50.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     50.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     50.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  85      4.17%     54.63% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     54.63% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     54.63% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                350     17.17%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     71.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  452     22.17%     93.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 123      6.03%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               30990     66.79%     66.80% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                185      0.40%     67.20% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     67.20% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2928      6.31%     73.51% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     73.51% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     73.51% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1930      4.16%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.67% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               6973     15.03%     92.70% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              3387      7.30%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                46397                       # Type of FU issued
system.cpu10.iq.rate                         0.607569                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      2039                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.043947                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           141269                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           48334                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        33672                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23966                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13566                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10395                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                36082                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12350                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            205                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         1773                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         1194                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          876                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  506                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  1904                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1243                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             51382                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             147                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                6490                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               4028                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               96                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1223                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          125                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          382                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                507                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               45573                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                6742                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             824                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                        2442                       # number of nop insts executed
system.cpu10.iew.exec_refs                      10020                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   6982                       # Number of branches executed
system.cpu10.iew.exec_stores                     3278                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.596779                       # Inst execution rate
system.cpu10.iew.wb_sent                        44590                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       44067                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   26319                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   36789                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.577058                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.715404                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         13127                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            87                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             425                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        27479                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.376469                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.593000                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        19484     70.91%     70.91% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1          917      3.34%     74.24% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         1681      6.12%     80.36% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          644      2.34%     82.70% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1080      3.93%     86.63% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5          255      0.93%     87.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          431      1.57%     89.13% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          464      1.69%     90.82% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         2523      9.18%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        27479                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              37824                       # Number of instructions committed
system.cpu10.commit.committedOps                37824                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         7551                       # Number of memory references committed
system.cpu10.commit.loads                        4717                       # Number of loads committed
system.cpu10.commit.membars                        20                       # Number of memory barriers committed
system.cpu10.commit.branches                     5488                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   31346                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                462                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass         1828      4.83%      4.83% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          23514     62.17%     67.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           113      0.30%     67.30% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     67.30% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      7.61%     74.91% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     74.91% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      5.08%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.98% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          4737     12.52%     92.51% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         2834      7.49%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           37824                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                2523                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      75062                       # The number of ROB reads
system.cpu10.rob.rob_writes                    103869                       # The number of ROB writes
system.cpu10.timesIdled                           128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          6234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                    1023167                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     36000                       # Number of Instructions Simulated
system.cpu10.committedOps                       36000                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.121250                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.121250                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.471420                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.471420                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  55807                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 26040                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11131                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8151                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   140                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   70                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             324                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          20.809805                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              6384                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             427                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           14.950820                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    20.809805                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.162577                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.162577                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          103                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           16989                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          16989                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         4095                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          4095                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         2274                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2274                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           35                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           15                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data         6369                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           6369                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         6369                       # number of overall hits
system.cpu10.dcache.overall_hits::total          6369                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1285                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1285                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          531                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          531                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            7                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           12                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         1816                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         1816                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         1816                       # number of overall misses
system.cpu10.dcache.overall_misses::total         1816                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     95200040                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     95200040                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     75978947                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     75978947                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       187620                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       187620                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       218300                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       218300                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        28320                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        28320                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    171178987                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    171178987                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    171178987                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    171178987                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         5380                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         5380                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         2805                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2805                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         8185                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         8185                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         8185                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         8185                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.238848                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.238848                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.189305                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.189305                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.444444                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.444444                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.221869                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.221869                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.221869                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.221869                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 74085.634241                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 74085.634241                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 143086.529190                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 143086.529190                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 26802.857143                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 26802.857143                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 18191.666667                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 18191.666667                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 94261.556718                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 94261.556718                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 94261.556718                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 94261.556718                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2537                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    23.490741                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          195                       # number of writebacks
system.cpu10.dcache.writebacks::total             195                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data          907                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total          907                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          409                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          409                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            4                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1316                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1316                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1316                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1316                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          378                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          378                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          122                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            3                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           12                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          500                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          500                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          500                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          500                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     26950020                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     26950020                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     18525987                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     18525987                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        21240                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        21240                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       205320                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       205320                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        27140                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        27140                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     45476007                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     45476007                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     45476007                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     45476007                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.070260                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.070260                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.043494                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.043494                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.444444                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.444444                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.061087                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.061087                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.061087                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.061087                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 71296.349206                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 71296.349206                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 151852.352459                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 151852.352459                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         7080                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7080                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data        17110                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total        17110                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 90952.014000                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 90952.014000                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 90952.014000                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 90952.014000                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              80                       # number of replacements
system.cpu10.icache.tags.tagsinuse          71.025447                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              6685                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             472                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           14.163136                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    71.025447                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.138722                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.138722                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           14920                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          14920                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         6685                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          6685                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         6685                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           6685                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         6685                       # number of overall hits
system.cpu10.icache.overall_hits::total          6685                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          539                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          539                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          539                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          539                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          539                       # number of overall misses
system.cpu10.icache.overall_misses::total          539                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     21868939                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     21868939                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     21868939                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     21868939                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     21868939                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     21868939                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         7224                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         7224                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         7224                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         7224                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         7224                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         7224                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.074612                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.074612                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.074612                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.074612                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.074612                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.074612                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 40573.170686                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 40573.170686                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 40573.170686                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 40573.170686                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 40573.170686                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 40573.170686                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           80                       # number of writebacks
system.cpu10.icache.writebacks::total              80                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           67                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           67                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           67                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          472                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          472                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          472                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     18195599                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     18195599                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     18195599                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     18195599                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     18195599                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     18195599                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.065338                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.065338                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.065338                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.065338                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.065338                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.065338                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 38549.997881                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 38549.997881                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 38549.997881                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 38549.997881                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 38549.997881                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 38549.997881                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  8132                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            6465                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             701                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               6459                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  2348                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           36.352377                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   600                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            96                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                       6437                       # DTB read hits
system.cpu11.dtb.read_misses                      334                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                   6771                       # DTB read accesses
system.cpu11.dtb.write_hits                      3370                       # DTB write hits
system.cpu11.dtb.write_misses                      32                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  3402                       # DTB write accesses
system.cpu11.dtb.data_hits                       9807                       # DTB hits
system.cpu11.dtb.data_misses                      366                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  10173                       # DTB accesses
system.cpu11.itb.fetch_hits                      6478                       # ITB hits
system.cpu11.itb.fetch_misses                      72                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                  6550                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                          76709                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             5467                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        59588                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      8132                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             2950                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       19578                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  1575                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        41455                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2066                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                    6478                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 297                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            69541                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.856876                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.301612                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  59651     85.78%     85.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    616      0.89%     86.66% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    658      0.95%     87.61% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    808      1.16%     88.77% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   1222      1.76%     90.53% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    345      0.50%     91.03% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    478      0.69%     91.71% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                    353      0.51%     92.22% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   5410      7.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              69541                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.106011                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.776806                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   7533                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               12304                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    6552                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                1153                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  544                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                688                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 249                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                51293                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1015                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  544                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   8221                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  6356                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         4356                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    6958                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                1651                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                49163                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 304                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  332                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  630                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  150                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands             36095                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups               69169                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          56414                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12750                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               24075                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  12020                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              110                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    3927                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               6795                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              4137                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             291                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            280                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    44197                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               117                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   41483                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             237                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         12828                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined         6516                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           34                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        69541                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.596526                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.683410                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             59455     85.50%     85.50% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              1821      2.62%     88.11% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              1372      1.97%     90.09% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              1052      1.51%     91.60% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              1348      1.94%     93.54% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5               981      1.41%     94.95% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              1820      2.62%     97.57% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7               991      1.43%     98.99% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8               701      1.01%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         69541                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                   961     50.13%     50.13% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     50.13% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     50.13% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  73      3.81%     53.94% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     53.94% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     53.94% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                338     17.63%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     71.57% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  407     21.23%     92.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 138      7.20%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               25880     62.39%     62.40% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                190      0.46%     62.85% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     62.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2936      7.08%     69.93% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     69.93% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     69.93% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1929      4.65%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.58% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               7032     16.95%     91.53% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              3512      8.47%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                41483                       # Type of FU issued
system.cpu11.iq.rate                         0.540784                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      1917                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.046212                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           131196                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           43750                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        28865                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23465                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13414                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10392                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                31334                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12062                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads            207                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         1891                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         1199                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          648                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  544                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  2230                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1382                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             46021                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             164                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                6795                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               4137                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               87                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1354                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          116                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          416                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                532                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               40589                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                6771                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             894                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                        1707                       # number of nop insts executed
system.cpu11.iew.exec_refs                      10173                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   5617                       # Number of branches executed
system.cpu11.iew.exec_stores                     3402                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.529130                       # Inst execution rate
system.cpu11.iew.wb_sent                        39812                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       39257                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   23338                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   32932                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.511765                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.708672                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         13130                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            83                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             458                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        26074                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.251093                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.566517                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        19413     74.45%     74.45% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1          925      3.55%     78.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         1184      4.54%     82.54% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          602      2.31%     84.85% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          670      2.57%     87.42% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5          227      0.87%     88.29% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          222      0.85%     89.14% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          273      1.05%     90.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         2558      9.81%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        26074                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              32621                       # Number of instructions committed
system.cpu11.commit.committedOps                32621                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         7842                       # Number of memory references committed
system.cpu11.commit.loads                        4904                       # Number of loads committed
system.cpu11.commit.membars                        21                       # Number of memory barriers committed
system.cpu11.commit.branches                     4183                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   26817                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                241                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass         1139      3.49%      3.49% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          18708     57.35%     60.84% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           113      0.35%     61.19% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     61.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      8.82%     70.01% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     70.01% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     70.01% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      5.89%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          4925     15.10%     90.99% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         2938      9.01%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           32621                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                2558                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      68370                       # The number of ROB reads
system.cpu11.rob.rob_writes                     93501                       # The number of ROB writes
system.cpu11.timesIdled                           129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          7168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                    1022823                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     31486                       # Number of Instructions Simulated
system.cpu11.committedOps                       31486                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.436289                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.436289                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.410460                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.410460                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  47840                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 22287                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11136                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8151                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   124                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             303                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          19.535486                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              6623                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             407                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           16.272727                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    19.535486                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.152621                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.152621                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          104                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           17673                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          17673                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         4491                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          4491                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         2380                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         2380                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           28                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           14                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data         6871                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           6871                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         6871                       # number of overall hits
system.cpu11.dcache.overall_hits::total          6871                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         1148                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         1148                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          534                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            4                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           10                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         1682                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         1682                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         1682                       # number of overall misses
system.cpu11.dcache.overall_misses::total         1682                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     87422660                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     87422660                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     73398290                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     73398290                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       156940                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       156940                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       186440                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       186440                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    160820950                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    160820950                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    160820950                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    160820950                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         5639                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         5639                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         2914                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         2914                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         8553                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         8553                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         8553                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         8553                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.203582                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.203582                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.183253                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.183253                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.196656                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.196656                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.196656                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.196656                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 76152.142857                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 76152.142857                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 137449.981273                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 137449.981273                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data        39235                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total        39235                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data        18644                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total        18644                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 95612.931034                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 95612.931034                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 95612.931034                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 95612.931034                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2050                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          109                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             101                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    20.297030                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          109                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          149                       # number of writebacks
system.cpu11.dcache.writebacks::total             149                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data          792                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total          792                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          401                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          401                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            2                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1193                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1193                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1193                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1193                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          356                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          133                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           10                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data          489                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total          489                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data          489                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total          489                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     24436620                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     24436620                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     18167267                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     18167267                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        14160                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        14160                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       174640                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       174640                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     42603887                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     42603887                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     42603887                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     42603887                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.063132                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.063132                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.045642                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.045642                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.057173                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.057173                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.057173                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.057173                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 68642.191011                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 68642.191011                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 136595.992481                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 136595.992481                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         7080                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7080                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data        17464                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total        17464                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 87124.513292                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 87124.513292                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 87124.513292                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 87124.513292                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             109                       # number of replacements
system.cpu11.icache.tags.tagsinuse          69.039558                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              5874                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             514                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           11.428016                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    69.039558                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.134843                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.134843                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          329                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           13462                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          13462                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         5874                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          5874                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         5874                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           5874                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         5874                       # number of overall hits
system.cpu11.icache.overall_hits::total          5874                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          600                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          600                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          600                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          600                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          600                       # number of overall misses
system.cpu11.icache.overall_misses::total          600                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     24595918                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     24595918                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     24595918                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     24595918                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     24595918                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     24595918                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         6474                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         6474                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         6474                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         6474                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         6474                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         6474                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.092678                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.092678                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.092678                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.092678                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.092678                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.092678                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 40993.196667                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 40993.196667                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 40993.196667                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 40993.196667                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 40993.196667                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 40993.196667                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          109                       # number of writebacks
system.cpu11.icache.writebacks::total             109                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           86                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           86                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           86                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          514                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          514                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          514                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     19917218                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     19917218                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     19917218                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     19917218                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     19917218                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     19917218                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.079395                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.079395                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.079395                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.079395                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.079395                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.079395                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 38749.451362                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 38749.451362                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 38749.451362                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 38749.451362                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 38749.451362                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 38749.451362                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 49465                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           35250                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1671                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              33083                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 25678                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           77.616903                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  6419                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           123                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits               22                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            101                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      43037                       # DTB read hits
system.cpu12.dtb.read_misses                      419                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  43456                       # DTB read accesses
system.cpu12.dtb.write_hits                     15167                       # DTB write hits
system.cpu12.dtb.write_misses                      32                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                 15199                       # DTB write accesses
system.cpu12.dtb.data_hits                      58204                       # DTB hits
system.cpu12.dtb.data_misses                      451                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  58655                       # DTB accesses
system.cpu12.itb.fetch_hits                     46174                       # ITB hits
system.cpu12.itb.fetch_misses                      70                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 46244                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                         147200                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            12762                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       281759                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     49465                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            32119                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       80701                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  3703                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                127                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        40820                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2254                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   46174                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 599                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples           138573                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.033289                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.796876                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  81048     58.49%     58.49% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   3121      2.25%     60.74% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   4406      3.18%     63.92% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   8967      6.47%     70.39% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                  14721     10.62%     81.01% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   2624      1.89%     82.91% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   8448      6.10%     89.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   1671      1.21%     90.21% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  13567      9.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total             138573                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.336039                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.914124                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  15324                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               31571                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   46613                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                3031                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1214                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               6939                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 649                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               261931                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                2902                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1214                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  17459                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  8565                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        19596                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   47432                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                3487                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               256105                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 280                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  506                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1272                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  371                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands            167746                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              298519                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         285641                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12872                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps              139006                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  28740                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              692                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          665                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    9652                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              44411                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             17252                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            4630                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           2264                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   217685                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded              1299                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  211307                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             494                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         32280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        15448                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          211                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples       138573                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.524879                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.209549                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             81256     58.64%     58.64% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              7762      5.60%     64.24% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2             11647      8.40%     72.64% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3             11490      8.29%     80.94% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              6720      4.85%     85.79% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              5643      4.07%     89.86% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              9588      6.92%     96.78% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              2578      1.86%     98.64% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              1889      1.36%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total        138573                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1516     28.37%     28.37% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     28.37% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     28.37% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  65      1.22%     29.58% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     29.58% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     29.58% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                338      6.32%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     35.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1912     35.78%     71.69% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                1513     28.31%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              145932     69.06%     69.06% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                219      0.10%     69.17% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     69.17% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2940      1.39%     70.56% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     70.56% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     70.56% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1939      0.92%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.48% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              44507     21.06%     92.54% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite             15766      7.46%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               211307                       # Type of FU issued
system.cpu12.iq.rate                         1.435510                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      5344                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.025290                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           543254                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          237763                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       196365                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23771                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13582                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10433                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               204418                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12229                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           2695                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         5465                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         4360                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          773                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1214                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  4078                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1106                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            248156                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             333                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               44411                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts              17252                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              639                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   51                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1043                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           83                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          370                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          834                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1204                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              208996                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               43456                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            2311                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       29172                       # number of nop insts executed
system.cpu12.iew.exec_refs                      58655                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  42709                       # Number of branches executed
system.cpu12.iew.exec_stores                    15199                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.419810                       # Inst execution rate
system.cpu12.iew.wb_sent                       207832                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      206798                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                  116813                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  144016                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.404878                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.811111                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         34367                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls          1088                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            1034                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        92803                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.288428                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.992204                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        45574     49.11%     49.11% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        11284     12.16%     61.27% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         5627      6.06%     67.33% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         2758      2.97%     70.30% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         3286      3.54%     73.84% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         6074      6.55%     80.39% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         1169      1.26%     81.65% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         5215      5.62%     87.27% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        11816     12.73%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        92803                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             212373                       # Number of instructions committed
system.cpu12.commit.committedOps               212373                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        51838                       # Number of memory references committed
system.cpu12.commit.loads                       38946                       # Number of loads committed
system.cpu12.commit.membars                       538                       # Number of memory barriers committed
system.cpu12.commit.branches                    38910                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  181268                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               4950                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        25673     12.09%     12.09% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         129351     60.91%     73.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           153      0.07%     73.07% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     73.07% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      1.36%     74.42% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     74.42% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     74.42% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      0.90%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         39484     18.59%     93.92% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite        12914      6.08%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          212373                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               11816                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     326362                       # The number of ROB reads
system.cpu12.rob.rob_writes                    498433                       # The number of ROB writes
system.cpu12.timesIdled                           126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          8627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     952332                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    186704                       # Number of Instructions Simulated
system.cpu12.committedOps                      186704                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.788414                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.788414                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.268370                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.268370                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 262942                       # number of integer regfile reads
system.cpu12.int_regfile_writes                146954                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11161                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8194                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                  1398                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  770                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements            1240                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          18.088167                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             48058                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            1357                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           35.414886                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    18.088167                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.141314                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.141314                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          106866                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         106866                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        36674                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         36674                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data        11584                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        11584                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          303                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          303                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          263                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          263                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        48258                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          48258                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        48258                       # number of overall hits
system.cpu12.dcache.overall_hits::total         48258                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2597                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2597                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          939                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          939                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           93                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           93                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data          104                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          104                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         3536                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3536                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         3536                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3536                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    103280680                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    103280680                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     82029997                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     82029997                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       790600                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       790600                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data      1152860                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total      1152860                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    185310677                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    185310677                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    185310677                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    185310677                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        39271                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        39271                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data        12523                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        12523                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        51794                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        51794                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        51794                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        51794                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.066130                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.066130                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.074982                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.074982                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.234848                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.234848                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.283379                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.283379                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.068270                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.068270                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.068270                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.068270                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 39769.226030                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 39769.226030                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 87358.889244                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 87358.889244                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  8501.075269                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  8501.075269                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 11085.192308                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 11085.192308                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 52406.865667                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 52406.865667                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 52406.865667                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 52406.865667                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2263                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             118                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    19.177966                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          337                       # number of writebacks
system.cpu12.dcache.writebacks::total             337                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1127                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1127                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          563                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          563                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data           13                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1690                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1690                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1690                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1690                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data         1470                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total         1470                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          376                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          376                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           80                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           80                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data          103                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total          103                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1846                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1846                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1846                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1846                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     34356880                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     34356880                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     21203407                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     21203407                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       540440                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       540440                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data      1031320                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total      1031320                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     55560287                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     55560287                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     55560287                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     55560287                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.037432                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.037432                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.030025                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.030025                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.202020                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.202020                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.280654                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.280654                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.035641                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.035641                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.035641                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.035641                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 23372.027211                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 23372.027211                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 56392.039894                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 56392.039894                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  6755.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6755.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 10012.815534                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 10012.815534                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 30097.663597                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 30097.663597                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 30097.663597                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 30097.663597                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             841                       # number of replacements
system.cpu12.icache.tags.tagsinuse          71.028878                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             44664                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1305                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           34.225287                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    71.028878                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.138728                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.138728                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           93649                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          93649                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        44664                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         44664                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        44664                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          44664                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        44664                       # number of overall hits
system.cpu12.icache.overall_hits::total         44664                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1508                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1508                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1508                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1508                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1508                       # number of overall misses
system.cpu12.icache.overall_misses::total         1508                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     43755579                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     43755579                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     43755579                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     43755579                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     43755579                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     43755579                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        46172                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        46172                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        46172                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        46172                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        46172                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        46172                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.032660                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.032660                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.032660                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.032660                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.032660                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.032660                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 29015.635942                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 29015.635942                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 29015.635942                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 29015.635942                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 29015.635942                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 29015.635942                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          841                       # number of writebacks
system.cpu12.icache.writebacks::total             841                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          203                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          203                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          203                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          203                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         1305                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         1305                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         1305                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         1305                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         1305                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         1305                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     33771599                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     33771599                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     33771599                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     33771599                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     33771599                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     33771599                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.028264                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.028264                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.028264                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.028264                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.028264                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.028264                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 25878.619923                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 25878.619923                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 25878.619923                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 25878.619923                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 25878.619923                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 25878.619923                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 38308                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           25941                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1726                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              25375                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 18762                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           73.938916                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  5567                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           115                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               20                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             95                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      33952                       # DTB read hits
system.cpu13.dtb.read_misses                      419                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  34371                       # DTB read accesses
system.cpu13.dtb.write_hits                     13268                       # DTB write hits
system.cpu13.dtb.write_misses                      36                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                 13304                       # DTB write accesses
system.cpu13.dtb.data_hits                      47220                       # DTB hits
system.cpu13.dtb.data_misses                      455                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  47675                       # DTB accesses
system.cpu13.itb.fetch_hits                     35327                       # ITB hits
system.cpu13.itb.fetch_misses                      79                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 35406                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         140021                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            13366                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       227358                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     38308                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            24349                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       65766                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3779                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        41304                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2143                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   35327                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 638                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           124671                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.823664                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.777933                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  79219     63.54%     63.54% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2775      2.23%     65.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   4060      3.26%     69.02% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   5915      4.74%     73.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  10873      8.72%     82.49% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   2225      1.78%     84.28% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   5579      4.47%     88.75% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1573      1.26%     90.01% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  12452      9.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             124671                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.273588                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.623742                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  15648                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               28215                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   35424                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2826                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1254                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               5988                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 651                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               208326                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2894                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1254                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  17622                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  8346                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        16688                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   36186                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                3271                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               202679                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 296                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  566                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1245                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  416                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            134230                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              239787                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         226941                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12839                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps              105350                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  28880                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              590                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          561                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    8616                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              35415                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             15319                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            4071                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           2006                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   172309                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              1126                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  165880                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             515                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         32308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        15256                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          206                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       124671                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.330542                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.142216                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             79849     64.05%     64.05% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              6887      5.52%     69.57% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              8357      6.70%     76.28% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              7987      6.41%     82.68% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              5994      4.81%     87.49% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              4973      3.99%     91.48% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              6597      5.29%     96.77% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              2321      1.86%     98.63% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1706      1.37%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        124671                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1504     30.45%     30.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     30.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     30.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  78      1.58%     32.03% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     32.03% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     32.03% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                308      6.24%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     38.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1745     35.33%     73.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                1304     26.40%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              111577     67.26%     67.27% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                176      0.11%     67.37% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     67.37% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2938      1.77%     69.14% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     69.14% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     69.14% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1940      1.17%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              35409     21.35%     91.66% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             13836      8.34%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               165880                       # Type of FU issued
system.cpu13.iq.rate                         1.184679                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      4939                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.029775                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           438158                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          192252                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       150884                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23727                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13556                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10429                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               158620                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12195                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           2233                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         5704                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         4050                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          798                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1254                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  3881                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1580                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            194856                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             364                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               35415                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              15319                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              540                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1542                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          882                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1276                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              163565                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               34371                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2315                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       21421                       # number of nop insts executed
system.cpu13.iew.exec_refs                      47675                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  31642                       # Number of branches executed
system.cpu13.iew.exec_stores                    13304                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.168146                       # Inst execution rate
system.cpu13.iew.wb_sent                       162342                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      161313                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   89621                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  113956                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.152063                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.786453                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         34364                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           920                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            1091                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        78339                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.031019                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.929008                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        43049     54.95%     54.95% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         7859     10.03%     64.98% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         4992      6.37%     71.36% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         2426      3.10%     74.45% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2873      3.67%     78.12% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         3341      4.26%     82.39% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          980      1.25%     83.64% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         2642      3.37%     87.01% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        10177     12.99%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        78339                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             159108                       # Number of instructions committed
system.cpu13.commit.committedOps               159108                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        40980                       # Number of memory references committed
system.cpu13.commit.loads                       29711                       # Number of loads committed
system.cpu13.commit.membars                       464                       # Number of memory barriers committed
system.cpu13.commit.branches                    27820                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  135812                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               4100                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        17985     11.30%     11.30% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          94747     59.55%     70.85% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.07%     70.92% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      1.81%     72.73% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     72.73% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.21%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.94% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         30175     18.97%     92.91% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite        11288      7.09%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          159108                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               10177                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     260295                       # The number of ROB reads
system.cpu13.rob.rob_writes                    391971                       # The number of ROB writes
system.cpu13.timesIdled                           180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                         15350                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     959511                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    141127                       # Number of Instructions Simulated
system.cpu13.committedOps                      141127                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.992163                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.992163                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.007899                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.007899                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 204609                       # number of integer regfile reads
system.cpu13.int_regfile_writes                113432                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11143                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8191                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  1260                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  660                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements            1093                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          16.214618                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             38102                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1202                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           31.698835                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    16.214618                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.126677                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.126677                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           86144                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          86144                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        28279                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         28279                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        10038                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        10038                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          256                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          256                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          218                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          218                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        38317                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          38317                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        38317                       # number of overall hits
system.cpu13.dcache.overall_hits::total         38317                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2392                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2392                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          917                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          917                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           84                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           84                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           93                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           93                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3309                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3309                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3309                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3309                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     94581720                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     94581720                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     83730377                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     83730377                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       802400                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       802400                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data      1028960                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total      1028960                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    178312097                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    178312097                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    178312097                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    178312097                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        30671                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        30671                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data        10955                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        10955                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          311                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          311                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        41626                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        41626                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        41626                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        41626                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.077989                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.077989                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.083706                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.083706                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.247059                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.247059                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.299035                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.299035                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.079494                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.079494                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.079494                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.079494                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 39540.852843                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 39540.852843                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 91309.026172                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 91309.026172                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  9552.380952                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  9552.380952                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 11064.086022                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 11064.086022                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 53887.004231                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 53887.004231                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 53887.004231                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 53887.004231                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2126                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             110                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    19.327273                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          422                       # number of writebacks
system.cpu13.dcache.writebacks::total             422                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1059                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1059                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          570                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          570                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data           13                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1629                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1629                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1629                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1629                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1333                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1333                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          347                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          347                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           71                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           92                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           92                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1680                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1680                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1680                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1680                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     32770960                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     32770960                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     20785689                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     20785689                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       521560                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       521560                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       920400                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       920400                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     53556649                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     53556649                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     53556649                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     53556649                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.043461                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.043461                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.031675                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.031675                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.208824                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.208824                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.295820                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.295820                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.040359                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.040359                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.040359                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.040359                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 24584.366092                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 24584.366092                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 59901.121037                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 59901.121037                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  7345.915493                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7345.915493                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 10004.347826                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 10004.347826                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 31878.957738                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 31878.957738                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 31878.957738                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 31878.957738                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             812                       # number of replacements
system.cpu13.icache.tags.tagsinuse          67.537526                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             33784                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1301                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           25.967717                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    67.537526                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.131909                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.131909                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           71949                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          71949                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        33784                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         33784                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        33784                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          33784                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        33784                       # number of overall hits
system.cpu13.icache.overall_hits::total         33784                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1540                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1540                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1540                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1540                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1540                       # number of overall misses
system.cpu13.icache.overall_misses::total         1540                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     59206499                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     59206499                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     59206499                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     59206499                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     59206499                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     59206499                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        35324                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        35324                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        35324                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        35324                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        35324                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        35324                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.043596                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.043596                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.043596                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.043596                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.043596                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.043596                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 38445.778571                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 38445.778571                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 38445.778571                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 38445.778571                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 38445.778571                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 38445.778571                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          812                       # number of writebacks
system.cpu13.icache.writebacks::total             812                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          239                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          239                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          239                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          239                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          239                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          239                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1301                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1301                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1301                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1301                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1301                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1301                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     44445879                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     44445879                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     44445879                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     44445879                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     44445879                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     44445879                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.036830                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.036830                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.036830                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.036830                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.036830                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.036830                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 34162.858570                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 34162.858570                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 34162.858570                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 34162.858570                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 34162.858570                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 34162.858570                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  7648                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5936                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             733                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               6216                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1980                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           31.853282                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   626                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           112                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            109                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                       6586                       # DTB read hits
system.cpu14.dtb.read_misses                      331                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                   6917                       # DTB read accesses
system.cpu14.dtb.write_hits                      3400                       # DTB write hits
system.cpu14.dtb.write_misses                      35                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  3435                       # DTB write accesses
system.cpu14.dtb.data_hits                       9986                       # DTB hits
system.cpu14.dtb.data_misses                      366                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  10352                       # DTB accesses
system.cpu14.itb.fetch_hits                      6497                       # ITB hits
system.cpu14.itb.fetch_misses                      86                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                  6583                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          77391                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             5714                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        57965                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      7648                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2609                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       18645                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1657                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        42424                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2861                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                    6497                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 330                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            70599                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.821046                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.259275                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  60976     86.37%     86.37% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    638      0.90%     87.27% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    585      0.83%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    783      1.11%     89.21% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   1194      1.69%     90.90% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    339      0.48%     91.38% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    496      0.70%     92.08% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    343      0.49%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   5245      7.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              70599                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.098823                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.748989                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   8346                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               11714                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    6397                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1154                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  564                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                698                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 273                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                49874                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1087                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  564                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   9035                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  6203                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         4127                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    6796                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                1450                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                47808                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 288                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  343                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  442                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  172                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             35418                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               67942                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          55047                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12886                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               23061                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  12357                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              109                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    3870                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               6774                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              4158                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             291                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            308                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    43096                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               112                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   40464                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             272                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         13179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         6696                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        70599                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.573153                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.641224                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             60586     85.82%     85.82% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1842      2.61%     88.43% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1392      1.97%     90.40% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              1075      1.52%     91.92% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              1417      2.01%     93.93% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5               974      1.38%     95.31% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              1826      2.59%     97.89% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7               777      1.10%     98.99% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               710      1.01%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         70599                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   961     49.23%     49.23% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     49.23% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     49.23% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  67      3.43%     52.66% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     52.66% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     52.66% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                342     17.52%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     70.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  441     22.59%     92.78% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 141      7.22%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               24661     60.95%     60.96% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                194      0.48%     61.43% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     61.43% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2953      7.30%     68.73% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 2      0.00%     68.74% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     68.74% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1933      4.78%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               7169     17.72%     91.23% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              3548      8.77%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                40464                       # Type of FU issued
system.cpu14.iq.rate                         0.522851                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      1952                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.048240                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           129875                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           42824                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        27559                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23876                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13589                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10441                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                30132                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12280                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            222                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         2032                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1204                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          832                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  564                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  1564                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1751                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             44653                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             170                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                6774                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               4158                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               85                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1730                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          117                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          437                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                554                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               39548                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                6917                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             916                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        1445                       # number of nop insts executed
system.cpu14.iew.exec_refs                      10352                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   5209                       # Number of branches executed
system.cpu14.iew.exec_stores                     3435                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.511015                       # Inst execution rate
system.cpu14.iew.wb_sent                        38586                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       38000                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   22309                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   31666                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.491013                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.704510                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         13285                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             469                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        26134                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.183018                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.481567                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        19589     74.96%     74.96% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1          976      3.73%     78.69% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1221      4.67%     83.36% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          638      2.44%     85.80% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          668      2.56%     88.36% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          240      0.92%     89.28% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          217      0.83%     90.11% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          269      1.03%     91.14% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2316      8.86%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        26134                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              30917                       # Number of instructions committed
system.cpu14.commit.committedOps                30917                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         7696                       # Number of memory references committed
system.cpu14.commit.loads                        4742                       # Number of loads committed
system.cpu14.commit.membars                        21                       # Number of memory barriers committed
system.cpu14.commit.branches                     3733                       # Number of branches committed
system.cpu14.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   25347                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                250                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          892      2.89%      2.89% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          17384     56.23%     59.11% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           114      0.37%     59.48% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     59.48% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2887      9.34%     68.82% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            2      0.01%     68.83% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     68.83% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1921      6.21%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.04% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          4763     15.41%     90.45% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2954      9.55%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           30917                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2316                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      67058                       # The number of ROB reads
system.cpu14.rob.rob_writes                     90440                       # The number of ROB writes
system.cpu14.timesIdled                           146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          6792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    1022141                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     30029                       # Number of Instructions Simulated
system.cpu14.committedOps                       30029                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.577209                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.577209                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.388017                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.388017                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  46571                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 21431                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11177                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8191                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   121                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   55                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             322                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          16.044149                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              6895                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             429                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           16.072261                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    16.044149                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.125345                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.125345                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           17615                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          17615                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         4403                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          4403                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         2390                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2390                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           26                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           17                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data         6793                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           6793                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         6793                       # number of overall hits
system.cpu14.dcache.overall_hits::total          6793                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1184                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1184                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          539                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          539                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            5                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            8                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         1723                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         1723                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         1723                       # number of overall misses
system.cpu14.dcache.overall_misses::total         1723                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data     80965700                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total     80965700                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     76290472                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     76290472                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        99120                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        99120                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       148680                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       148680                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    157256172                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    157256172                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    157256172                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    157256172                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         5587                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         5587                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         2929                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2929                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         8516                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         8516                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         8516                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         8516                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.211921                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.211921                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.184022                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.184022                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.320000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.320000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.202325                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.202325                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.202325                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.202325                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 68383.192568                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 68383.192568                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 141540.764378                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 141540.764378                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data        19824                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total        19824                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data        18585                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total        18585                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 91268.817179                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 91268.817179                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 91268.817179                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 91268.817179                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         2430                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             107                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    22.710280                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          196                       # number of writebacks
system.cpu14.dcache.writebacks::total             196                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          808                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          808                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          412                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          412                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            3                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1220                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1220                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1220                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1220                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          376                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          376                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          127                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          127                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            8                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          503                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          503                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     25003020                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     25003020                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     17092289                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     17092289                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        14160                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        14160                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       139240                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       139240                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     42095309                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     42095309                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     42095309                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     42095309                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.067299                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.067299                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.043360                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.043360                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.320000                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.320000                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.059065                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.059065                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.059065                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.059065                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 66497.393617                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 66497.393617                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 134584.952756                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 134584.952756                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         7080                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7080                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data        17405                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total        17405                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 83688.487078                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 83688.487078                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 83688.487078                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 83688.487078                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             122                       # number of replacements
system.cpu14.icache.tags.tagsinuse          57.755042                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              5841                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             552                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           10.581522                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    57.755042                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.112803                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.112803                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          354                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           13540                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          13540                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         5841                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          5841                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         5841                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           5841                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         5841                       # number of overall hits
system.cpu14.icache.overall_hits::total          5841                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          653                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          653                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          653                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          653                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          653                       # number of overall misses
system.cpu14.icache.overall_misses::total          653                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     25283857                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     25283857                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     25283857                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     25283857                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     25283857                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     25283857                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         6494                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         6494                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         6494                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         6494                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         6494                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         6494                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.100554                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.100554                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.100554                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.100554                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.100554                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.100554                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 38719.535988                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 38719.535988                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 38719.535988                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 38719.535988                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 38719.535988                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 38719.535988                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          122                       # number of writebacks
system.cpu14.icache.writebacks::total             122                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          101                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          101                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          101                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          552                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          552                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          552                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          552                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          552                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          552                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     18700637                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     18700637                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     18700637                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     18700637                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     18700637                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     18700637                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.085002                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.085002                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.085002                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.085002                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.085002                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.085002                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 33877.965580                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 33877.965580                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 33877.965580                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 33877.965580                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 33877.965580                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 33877.965580                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 34001                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           26343                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1389                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              23680                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 17208                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           72.668919                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  3345                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           137                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                8                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            129                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      26567                       # DTB read hits
system.cpu15.dtb.read_misses                      382                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  26949                       # DTB read accesses
system.cpu15.dtb.write_hits                      8344                       # DTB write hits
system.cpu15.dtb.write_misses                      35                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  8379                       # DTB write accesses
system.cpu15.dtb.data_hits                      34911                       # DTB hits
system.cpu15.dtb.data_misses                      417                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  35328                       # DTB accesses
system.cpu15.itb.fetch_hits                     30699                       # ITB hits
system.cpu15.itb.fetch_misses                      77                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 30776                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         118960                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             9647                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       191452                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     34001                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            20561                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       54981                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3057                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                393                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        42423                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2294                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles          146                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   30699                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 546                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           111412                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.718415                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.708997                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  73023     65.54%     65.54% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   2067      1.86%     67.40% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   2942      2.64%     70.04% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   6004      5.39%     75.43% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   9219      8.27%     83.70% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   1245      1.12%     84.82% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   5677      5.10%     89.92% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   1554      1.39%     91.31% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   9681      8.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             111412                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.285819                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.609381                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  12678                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               22372                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   30721                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2181                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1037                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               3598                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 503                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               175330                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                2146                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1037                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  14136                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  8107                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        11933                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   31369                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                2407                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               170790                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 257                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  418                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  601                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  474                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            113315                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              204521                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         191876                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12638                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               89849                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  23466                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              448                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          420                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    7220                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              27661                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             10022                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            2304                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           1639                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   146414                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               754                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  140673                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             380                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         26502                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        13014                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          199                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       111412                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.262638                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.097009                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             73542     66.01%     66.01% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              4866      4.37%     70.38% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              8176      7.34%     77.72% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              7109      6.38%     84.10% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              4082      3.66%     87.76% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              3890      3.49%     91.25% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              7006      6.29%     97.54% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1614      1.45%     98.99% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              1127      1.01%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        111412                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1249     34.37%     34.37% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     34.37% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     34.37% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  70      1.93%     36.30% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     36.30% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     36.30% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                337      9.27%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     45.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 1240     34.12%     79.69% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 738     20.31%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               99278     70.57%     70.58% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                180      0.13%     70.70% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     70.70% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2915      2.07%     72.78% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     72.78% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     72.78% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1926      1.37%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.15% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              27630     19.64%     93.79% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              8740      6.21%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               140673                       # Type of FU issued
system.cpu15.iq.rate                         1.182524                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      3634                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.025833                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           373227                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          160427                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       126554                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23545                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13286                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10358                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               132183                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12120                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           1070                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         4700                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         2996                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          818                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1037                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  3775                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1600                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            165128                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             244                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               27661                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              10022                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              396                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1571                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          309                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          753                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1062                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              138931                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               26949                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            1742                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       17960                       # number of nop insts executed
system.cpu15.iew.exec_refs                      35328                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  28441                       # Number of branches executed
system.cpu15.iew.exec_stores                     8379                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.167880                       # Inst execution rate
system.cpu15.iew.wb_sent                       137737                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      136912                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   78916                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   96894                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.150908                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.814457                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         27434                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           555                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             898                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        64938                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.094475                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.897937                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        34332     52.87%     52.87% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         7336     11.30%     64.17% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         3619      5.57%     69.74% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         1685      2.59%     72.33% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         2177      3.35%     75.69% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         4339      6.68%     82.37% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          723      1.11%     83.48% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         4175      6.43%     89.91% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         6552     10.09%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        64938                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             136011                       # Number of instructions committed
system.cpu15.commit.committedOps               136011                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        29987                       # Number of memory references committed
system.cpu15.commit.loads                       22961                       # Number of loads committed
system.cpu15.commit.membars                       264                       # Number of memory barriers committed
system.cpu15.commit.branches                    25283                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  115604                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               2233                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        15349     11.29%     11.29% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          85484     62.85%     74.14% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           115      0.08%     74.22% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     74.22% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      2.12%     76.34% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     76.34% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     76.34% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.41%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.75% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         23225     17.08%     94.82% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         7040      5.18%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          136011                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                6552                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     220518                       # The number of ROB reads
system.cpu15.rob.rob_writes                    330935                       # The number of ROB writes
system.cpu15.timesIdled                           143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          7548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     980572                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    120666                       # Number of Instructions Simulated
system.cpu15.committedOps                      120666                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.985862                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.985862                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.014341                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.014341                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 174267                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 94961                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11101                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8127                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   765                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  336                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             879                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          14.363367                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             28808                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             987                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           29.187437                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    14.363367                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.112214                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.112214                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          108                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           64860                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          64860                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        22432                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         22432                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         6043                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         6043                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          133                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          133                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           95                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           95                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        28475                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          28475                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        28475                       # number of overall hits
system.cpu15.dcache.overall_hits::total         28475                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2152                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2152                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          828                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          828                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           50                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           58                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         2980                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         2980                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         2980                       # number of overall misses
system.cpu15.dcache.overall_misses::total         2980                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    103045860                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    103045860                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     77587301                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     77587301                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       556960                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       556960                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       666700                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       666700                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        40120                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        40120                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    180633161                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    180633161                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    180633161                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    180633161                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        24584                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        24584                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         6871                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         6871                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        31455                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        31455                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        31455                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        31455                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.087537                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.087537                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.120506                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.120506                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.273224                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.273224                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.379085                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.379085                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.094739                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.094739                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.094739                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.094739                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 47883.763941                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 47883.763941                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 93704.469807                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 93704.469807                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 11139.200000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 11139.200000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 11494.827586                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 11494.827586                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 60615.154698                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 60615.154698                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 60615.154698                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 60615.154698                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2538                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             121                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    20.975207                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          436                       # number of writebacks
system.cpu15.dcache.writebacks::total             436                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1096                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1096                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          527                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data           12                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1623                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1623                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1623                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1623                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1056                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1056                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          301                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          301                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           38                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           57                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           57                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1357                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1357                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1357                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1357                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     35870820                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     35870820                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     19846409                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     19846409                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       313880                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       313880                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       600620                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       600620                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        38940                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        38940                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     55717229                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     55717229                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     55717229                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     55717229                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.042955                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.042955                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.043807                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.043807                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.207650                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.207650                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.372549                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.372549                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.043141                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.043141                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.043141                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.043141                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 33968.579545                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 33968.579545                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 65934.913621                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 65934.913621                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         8260                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8260                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data 10537.192982                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 10537.192982                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 41059.122329                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 41059.122329                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 41059.122329                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 41059.122329                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             561                       # number of replacements
system.cpu15.icache.tags.tagsinuse          58.811861                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             29500                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1038                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           28.420039                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    58.811861                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.114867                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.114867                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           62422                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          62422                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        29500                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         29500                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        29500                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          29500                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        29500                       # number of overall hits
system.cpu15.icache.overall_hits::total         29500                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1192                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1192                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1192                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1192                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1192                       # number of overall misses
system.cpu15.icache.overall_misses::total         1192                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     33502559                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     33502559                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     33502559                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     33502559                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     33502559                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     33502559                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        30692                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        30692                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        30692                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        30692                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        30692                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        30692                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.038837                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.038837                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.038837                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.038837                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.038837                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.038837                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 28106.173658                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 28106.173658                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 28106.173658                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 28106.173658                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 28106.173658                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 28106.173658                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          561                       # number of writebacks
system.cpu15.icache.writebacks::total             561                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          154                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          154                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          154                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1038                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1038                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1038                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1038                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1038                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1038                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     27872779                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     27872779                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     27872779                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     27872779                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     27872779                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     27872779                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.033820                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.033820                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.033820                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.033820                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.033820                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.033820                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 26852.388247                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 26852.388247                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 26852.388247                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 26852.388247                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 26852.388247                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 26852.388247                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         6                       # number of replacements
system.l2.tags.tagsinuse                  4275.534220                       # Cycle average of tags in use
system.l2.tags.total_refs                       44687                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8779                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.090215                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2382.296428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1253.608691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      494.022218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       61.465043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        5.886471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        4.275292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.491568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.247440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        3.977927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.348119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        4.377839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.355138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.238176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        4.156615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        3.832816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.744553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        3.602165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.895966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.882895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.609175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        4.023815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.724409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.784925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        1.160076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.620810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        2.440035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        2.887590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        8.041289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        2.703912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.302123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        2.943660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        1.807139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.779901                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.145404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.076514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.030153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.260958                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8773                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          685                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5750                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2266                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.535461                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8364005                       # Number of tag accesses
system.l2.tags.data_accesses                  8364005                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        13262                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13262                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6790                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6790                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  158                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 30                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1292                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               89                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               92                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               50                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               89                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               76                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               67                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2248                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5950                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           740                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst          1030                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst          1201                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst          1215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           910                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           428                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst          1236                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          1185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           998                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17744                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         4905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          549                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          212                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          445                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          202                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          519                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10314                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5950                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                6197                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 740                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 433                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                1030                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 638                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                1201                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 711                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 412                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 252                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 393                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 211                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 617                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 291                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                1215                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 546                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 910                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 534                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 450                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 248                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 428                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 245                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 464                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 204                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                1236                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 567                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                1185                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 586                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 515                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 275                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 998                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 624                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30306                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5950                       # number of overall hits
system.l2.overall_hits::cpu00.data               6197                       # number of overall hits
system.l2.overall_hits::cpu01.inst                740                       # number of overall hits
system.l2.overall_hits::cpu01.data                433                       # number of overall hits
system.l2.overall_hits::cpu02.inst               1030                       # number of overall hits
system.l2.overall_hits::cpu02.data                638                       # number of overall hits
system.l2.overall_hits::cpu03.inst               1201                       # number of overall hits
system.l2.overall_hits::cpu03.data                711                       # number of overall hits
system.l2.overall_hits::cpu04.inst                412                       # number of overall hits
system.l2.overall_hits::cpu04.data                252                       # number of overall hits
system.l2.overall_hits::cpu05.inst                393                       # number of overall hits
system.l2.overall_hits::cpu05.data                211                       # number of overall hits
system.l2.overall_hits::cpu06.inst                617                       # number of overall hits
system.l2.overall_hits::cpu06.data                291                       # number of overall hits
system.l2.overall_hits::cpu07.inst               1215                       # number of overall hits
system.l2.overall_hits::cpu07.data                546                       # number of overall hits
system.l2.overall_hits::cpu08.inst                910                       # number of overall hits
system.l2.overall_hits::cpu08.data                534                       # number of overall hits
system.l2.overall_hits::cpu09.inst                450                       # number of overall hits
system.l2.overall_hits::cpu09.data                248                       # number of overall hits
system.l2.overall_hits::cpu10.inst                428                       # number of overall hits
system.l2.overall_hits::cpu10.data                245                       # number of overall hits
system.l2.overall_hits::cpu11.inst                464                       # number of overall hits
system.l2.overall_hits::cpu11.data                204                       # number of overall hits
system.l2.overall_hits::cpu12.inst               1236                       # number of overall hits
system.l2.overall_hits::cpu12.data                567                       # number of overall hits
system.l2.overall_hits::cpu13.inst               1185                       # number of overall hits
system.l2.overall_hits::cpu13.data                586                       # number of overall hits
system.l2.overall_hits::cpu14.inst                515                       # number of overall hits
system.l2.overall_hits::cpu14.data                275                       # number of overall hits
system.l2.overall_hits::cpu15.inst                998                       # number of overall hits
system.l2.overall_hits::cpu15.data                624                       # number of overall hits
system.l2.overall_hits::total                   30306                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data           208                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data           154                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data           192                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data           219                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data            53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data            90                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data            67                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            61                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1103                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              120                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             40                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5845                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1899                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           82                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           84                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           65                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           69                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst          116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2988                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          801                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           30                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1342                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1899                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5903                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               240                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                96                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                82                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                55                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                54                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                42                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                84                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                62                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                65                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                49                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                83                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                84                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                50                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                69                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst               116                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                37                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                74                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                40                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                86                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10175                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1899                       # number of overall misses
system.l2.overall_misses::cpu00.data             5903                       # number of overall misses
system.l2.overall_misses::cpu01.inst              240                       # number of overall misses
system.l2.overall_misses::cpu01.data               96                       # number of overall misses
system.l2.overall_misses::cpu02.inst               82                       # number of overall misses
system.l2.overall_misses::cpu02.data               92                       # number of overall misses
system.l2.overall_misses::cpu03.inst               55                       # number of overall misses
system.l2.overall_misses::cpu03.data               92                       # number of overall misses
system.l2.overall_misses::cpu04.inst               54                       # number of overall misses
system.l2.overall_misses::cpu04.data               75                       # number of overall misses
system.l2.overall_misses::cpu05.inst               42                       # number of overall misses
system.l2.overall_misses::cpu05.data               73                       # number of overall misses
system.l2.overall_misses::cpu06.inst               84                       # number of overall misses
system.l2.overall_misses::cpu06.data               87                       # number of overall misses
system.l2.overall_misses::cpu07.inst               62                       # number of overall misses
system.l2.overall_misses::cpu07.data               94                       # number of overall misses
system.l2.overall_misses::cpu08.inst               65                       # number of overall misses
system.l2.overall_misses::cpu08.data               92                       # number of overall misses
system.l2.overall_misses::cpu09.inst               49                       # number of overall misses
system.l2.overall_misses::cpu09.data               83                       # number of overall misses
system.l2.overall_misses::cpu10.inst               44                       # number of overall misses
system.l2.overall_misses::cpu10.data               84                       # number of overall misses
system.l2.overall_misses::cpu11.inst               50                       # number of overall misses
system.l2.overall_misses::cpu11.data               76                       # number of overall misses
system.l2.overall_misses::cpu12.inst               69                       # number of overall misses
system.l2.overall_misses::cpu12.data               90                       # number of overall misses
system.l2.overall_misses::cpu13.inst              116                       # number of overall misses
system.l2.overall_misses::cpu13.data               90                       # number of overall misses
system.l2.overall_misses::cpu14.inst               37                       # number of overall misses
system.l2.overall_misses::cpu14.data               74                       # number of overall misses
system.l2.overall_misses::cpu15.inst               40                       # number of overall misses
system.l2.overall_misses::cpu15.data               86                       # number of overall misses
system.l2.overall_misses::total                 10175                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data       160480                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        38940                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data       142780                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        76700                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        18880                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        38940                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        18880                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        37760                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        77880                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        56640                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        38940                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        38940                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        37760                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        20060                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       921580                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu00.data        20060                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        40120                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu03.data        60180                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data        21240                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        60180                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        21240                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu10.data        20060                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu12.data        61360                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        40120                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu15.data        20060                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       364620                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1126163680                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11526339                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     11377560                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11604120                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      9181580                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      8651760                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10933880                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11803540                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11148640                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     10012300                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     10053439                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      9121400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11103800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11291420                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      9148139                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11112839                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1284234436                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    418280500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     51004320                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     16061818                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     10152720                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      9804620                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      7448160                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     16302880                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     10443000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     12113880                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      8930839                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      7784460                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      9102520                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     14103360                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     24351660                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      6705940                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      7456919                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    630047596                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    177211039                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data      9524960                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      8378559                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      8145540                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data      6763760                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      7140180                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data      7290040                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      8283600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      8409860                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      7771480                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      7561440                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      7291220                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      8582140                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      8550280                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data      6540740                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      7510700                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    294955538                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    418280500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1303374719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     51004320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     21051299                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     16061818                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     19756119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     10152720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     19749660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      9804620                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     15945340                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      7448160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     15791940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     16302880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     18223920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     10443000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     20087140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     12113880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     19558500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      8930839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     17783780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      7784460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     17614879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      9102520                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     16412620                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     14103360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     19685940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     24351660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     19841700                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      6705940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     15688879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      7456919                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     18623539                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2209237570                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    418280500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1303374719                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     51004320                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     21051299                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     16061818                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     19756119                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     10152720                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     19749660                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      9804620                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     15945340                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      7448160                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     15791940                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     16302880                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     18223920                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     10443000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     20087140                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     12113880                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     19558500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      8930839                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     17783780                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      7784460                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     17614879                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      9102520                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     16412620                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     14103360                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     19685940                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     24351660                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     19841700                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      6705940                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     15688879                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      7456919                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     18623539                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2209237570                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        13262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6790                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6790                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data          166                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data          206                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data          228                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1261                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            150                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         6394                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data           95                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data           98                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data           92                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data           85                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8093                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7849                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst         1112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst         1256                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          701                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         1277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          499                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         1305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1301                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          552                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         1038                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20732                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         5706                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          587                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          656                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          530                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          264                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11656                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7849                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           12100                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             980                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             529                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            1112                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             730                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            1256                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             803                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             466                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             327                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             435                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             284                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             701                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             378                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1277                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             640                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             975                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             626                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             499                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             331                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             472                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             329                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             514                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             280                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            1305                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             657                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1301                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             676                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             552                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             349                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1038                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             710                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40481                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7849                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          12100                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            980                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            529                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           1112                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            730                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           1256                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            803                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            466                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            327                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            435                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            284                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            701                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            378                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1277                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            640                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            975                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            626                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            499                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            331                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            472                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            329                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            514                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            280                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           1305                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            657                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1301                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            676                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            552                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            349                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1038                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            710                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40481                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.235294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.949772                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.927711                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.932039                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.960526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.841270                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.891089                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.881579                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.847222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.388889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.874703                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.809524                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.880000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.809524                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.797936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.416000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.377622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.374150                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.523810                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.444444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.557895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.451613                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.373239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.479592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.532609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.466667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.401575                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.432203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.517647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.374101                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.722229                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.241942                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.244898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.073741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.043790                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.115880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.096552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.119829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.048551                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.066667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.098196                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.093220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.097276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.052874                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.089162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.067029                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.038536                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.144125                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.140379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.108911                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.064736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.056402                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.127572                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.170103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.120141                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.073643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.080579                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.154506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.147679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.178947                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.073585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.069892                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.113636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.059545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.115134                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.241942                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.487851                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.244898                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.181474                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.073741                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.126027                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.043790                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.114570                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.115880                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.229358                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.096552                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.257042                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.119829                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.230159                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.048551                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.146875                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.066667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.146965                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.098196                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.250755                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.093220                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.255319                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.097276                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.271429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.052874                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.136986                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.089162                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.133136                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.067029                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.212034                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.038536                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.121127                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.251352                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.241942                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.487851                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.244898                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.181474                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.073741                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.126027                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.043790                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.114570                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.115880                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.229358                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.096552                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.257042                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.119829                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.230159                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.048551                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.146875                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.066667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.146965                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.098196                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.250755                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.093220                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.255319                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.097276                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.271429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.052874                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.136986                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.089162                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.133136                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.067029                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.212034                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.038536                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.121127                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.251352                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data        20060                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   187.211538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data   927.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data   399.479167                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data        18880                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data        19470                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data    86.210046                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   712.452830                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   865.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data        18880                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data        19470                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data         6490                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data   563.582090                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data   967.213115                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data  8428.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data   668.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   835.521306                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu00.data        10030                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data         5015                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu03.data         3009                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data        10620                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data         3540                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data         2360                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu10.data        10030                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu12.data  2789.090909                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data         2360                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu15.data  1671.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3038.500000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 220729.847119                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 221660.365385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 210695.555556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       210984                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 208672.272727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data       216294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 206299.622642                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 210777.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 210351.698113                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 213027.659574                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 205172.224490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 217176.190476                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 217721.568627                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 221400.392157                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 207912.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 213708.442308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 219715.044654                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 220263.559768                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst       212518                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 195875.829268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 184594.909091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 181567.037037                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 177337.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 194081.904762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 168435.483871                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 186367.384615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 182262.020408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 176919.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 182050.400000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 204396.521739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 209928.103448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 181241.621622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 186422.975000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 210859.302544                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221237.252185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 216476.363636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 220488.394737                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 220149.729730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 218185.806452                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 216369.090909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 214412.941176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 217989.473684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 215637.435897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 215874.444444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 216041.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 214447.647059                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 220054.871795                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 219237.948718                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 218024.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 220902.941176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 219788.031297                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 220263.559768                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 220798.698797                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst       212518                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 219284.364583                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 195875.829268                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 214740.423913                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 184594.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 214670.217391                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 181567.037037                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 212604.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 177337.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 216327.945205                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 194081.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 209470.344828                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 168435.483871                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 213692.978723                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 186367.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 212592.391304                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 182262.020408                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 214262.409639                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 176919.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 209700.940476                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 182050.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 215955.526316                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 204396.521739                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 218732.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 209928.103448                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 220463.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 181241.621622                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 212011.878378                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 186422.975000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 216552.779070                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 217124.085504                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 220263.559768                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 220798.698797                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst       212518                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 219284.364583                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 195875.829268                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 214740.423913                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 184594.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 214670.217391                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 181567.037037                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 212604.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 177337.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 216327.945205                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 194081.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 209470.344828                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 168435.483871                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 213692.978723                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 186367.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 212592.391304                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 182262.020408                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 214262.409639                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 176919.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 209700.940476                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 182050.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 215955.526316                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 204396.521739                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 218732.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 209928.103448                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 220463.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 181241.621622                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 212011.878378                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 186422.975000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 216552.779070                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 217124.085504                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                208                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             4576                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        21                       # number of cycles access was blocked
system.l2.blocked::no_targets                      33                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       9.904762                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   138.666667                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                    6                       # number of writebacks
system.l2.writebacks::total                         6                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           676                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           43                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 719                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                719                       # number of overall MSHR hits
system.l2.UpgradeReq_mshr_misses::cpu00.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          208                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data          154                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data          192                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data          219                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data           90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data           67                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1103                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          120                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           40                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5845                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1863                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          196                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           24                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           69                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2312                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          798                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           30                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1299                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           80                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9456                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           80                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9456                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       118440                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      3107760                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data      2302380                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data      2865940                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        13460                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        28440                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data      3314000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data       800960                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      1348880                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        40020                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        27480                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        88860                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data      1016460                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data       913120                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data       103220                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data       447780                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16537200                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        29640                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data       119780                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        76400                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data       303920                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        31040                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data       255920                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data       135640                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        30120                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data        14360                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data       332020                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       250440                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        45400                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data       180040                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1804720                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1099270941                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11256202                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     11092680                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     11312120                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      8951961                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      8442720                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     10650223                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     11504900                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     10866561                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      9761782                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      9794039                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      8901500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     10832243                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     11025462                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      8913139                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     10839281                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1253415754                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    401779280                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     42248340                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      6675300                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      2155260                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       861600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       861840                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      9290826                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      2368700                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      2156000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      1291800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      1732140                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      2585640                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      5186304                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst     14925814                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      1081000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      3454459                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    498654303                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    172468499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data      8850520                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      7973539                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      7787921                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      6048640                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      6264980                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data      6486783                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      7561085                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7553461                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      6942205                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      6713350                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      6703766                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      8201142                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      7768822                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      6059465                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      7329560                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    280713738                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    401779280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1271739440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     42248340                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     20106722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      6675300                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     19066219                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      2155260                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     19100041                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       861600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     15000601                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       861840                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     14707700                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      9290826                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     17137006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      2368700                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     19065985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      2156000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18420022                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      1291800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     16703987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      1732140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     16507389                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      2585640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     15605266                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      5186304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     19033385                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst     14925814                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     18794284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      1081000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     14972604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      3454459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     18168841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2032783795                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    401779280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1271739440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     42248340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     20106722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      6675300                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     19066219                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      2155260                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     19100041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       861600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     15000601                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       861840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     14707700                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      9290826                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     17137006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      2368700                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     19065985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      2156000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18420022                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      1291800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     16703987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      1732140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     16507389                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      2585640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     15605266                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      5186304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     19033385                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst     14925814                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     18794284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      1081000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     14972604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      3454459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     18168841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2032783795                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.235294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.949772                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.927711                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.932039                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.960526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.841270                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.891089                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.428571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.881579                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.847222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.388889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.874703                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.809524                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.880000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.809524                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.797936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.416000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.377622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.374150                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.523810                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.444444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.557895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.451613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.373239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.479592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.532609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.466667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.401575                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.432203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.517647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.374101                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.722229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.237355                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.200000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.027878                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.007962                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.008584                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.009195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.061341                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.008614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.010256                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.012024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.016949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.023346                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.018391                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.053036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.009058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.015414                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.111518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.139853                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.101485                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.063032                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.054878                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.115226                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.149485                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.106007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.067829                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.072314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.137339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.130802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.163158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.071698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.064516                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.106061                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.059545                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.111445                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.237355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.487603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.175803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.027878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.124658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.007962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.113325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.008584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.220183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.009195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.242958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.061341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.219577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.008614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.142187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.010256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.140575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.012024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.238671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.016949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.243161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.023346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.260714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.018391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.135464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.053036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.128698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.009058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.206304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.015414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.121127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.233591                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.237355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.487603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.175803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.027878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.124658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.007962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.113325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.008584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.220183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.009195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.242958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.061341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.219577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.008614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.142187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.010256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.140575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.012024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.238671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.016949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.243161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.023346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.260714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.018391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.135464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.053036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.128698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.009058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.206304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.015414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.121127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.233591                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        14805                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 14941.153846                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 14950.519481                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 14926.770833                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        13460                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        14220                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 15132.420091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 15112.452830                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 14987.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        13340                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data        13740                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data        14810                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 15171.044776                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 14969.180328                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 14745.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        14926                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14992.928377                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        14820                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 14972.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data        15280                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data        15196                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data        15520                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 15054.117647                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 15071.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data        15060                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data        14360                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 15091.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 14731.764706                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 15133.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 15003.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 15039.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 215458.828107                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 216465.423077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data       205420                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 205674.909091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 203453.659091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data       211068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 200947.603774                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 205444.642857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 205029.452830                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 207697.489362                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 199878.346939                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 211940.476190                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 212396.921569                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 216185.529412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 202571.340909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 208447.711538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 214442.387340                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215662.522813                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215552.755102                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 215332.258065                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst       215526                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       215400                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst       215460                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 216065.720930                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 215336.363636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst       215600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst       215300                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 216517.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst       215470                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst       216096                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 216316.144928                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst       216200                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 215903.687500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 215680.926903                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216125.938596                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 215866.341463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 215501.054054                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 216331.138889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 216022.857143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 216033.793103                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 216226.100000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data       216031                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 215813.171429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 216943.906250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 216559.677419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 216250.516129                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 215819.526316                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 215800.611111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216409.464286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 215575.294118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216099.875289                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215662.522813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 215549.057627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215552.755102                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 216201.311828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 215332.258065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 209518.890110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst       215526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 209890.560440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       215400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 208341.680556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst       215460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 213155.072464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 216065.720930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 206469.951807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 215336.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 209516.318681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst       215600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 209318.431818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst       215300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 211442.873418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 216517.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 206342.362500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst       215470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 213770.767123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst       216096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 213858.258427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 216316.144928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 216026.252874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst       216200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 207952.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 215903.687500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 211265.593023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 214972.905563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215662.522813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 215549.057627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215552.755102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 216201.311828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 215332.258065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 209518.890110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst       215526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 209890.560440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       215400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 208341.680556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst       215460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 213155.072464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 216065.720930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 206469.951807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 215336.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 209516.318681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst       215600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 209318.431818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst       215300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 211442.873418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 216517.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 206342.362500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst       215470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 213770.767123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst       216096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 213858.258427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 216316.144928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 216026.252874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst       216200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 207952.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 215903.687500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 211265.593023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 214972.905563                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3611                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            6                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1973                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            629                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5875                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5797                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3611                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       602496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  602496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1409                       # Total snoops (count)
system.membus.snoop_fanout::samples             13511                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13511    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13511                       # Request fanout histogram
system.membus.reqLayer0.occupancy            17609203                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47040000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        86818                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        30458                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        31379                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             39763                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13495                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8868                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2083                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           659                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2742                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8621                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8621                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20732                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19031                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        36605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         3005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         2845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         3700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         3279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         4514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         1009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         1644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         3332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         3475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         2448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         2843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         1137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         3451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         4028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         3414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         3705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         3092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                128658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       971904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1346240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        94464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        53888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       110912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        69696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       129472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        77760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        34752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        33984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        31296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        60352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        38912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       131520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        64384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        94272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        61760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        38336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        34240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        35328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        33536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        39872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        27456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       137344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        63616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       135232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        70272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        43136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        34880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       102336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        73344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4303232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            9255                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            51189                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.376897                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.837597                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25212     49.25%     49.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9899     19.34%     68.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2904      5.67%     74.26% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1485      2.90%     77.17% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1310      2.56%     79.72% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1211      2.37%     82.09% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1183      2.31%     84.40% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1185      2.31%     86.72% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1098      2.14%     88.86% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1066      2.08%     90.94% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   923      1.80%     92.75% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   976      1.91%     94.65% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   791      1.55%     96.20% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   731      1.43%     97.63% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   743      1.45%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   472      0.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              51189                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          165710253                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28108753                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          44163605                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3549318                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4908795                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4021704                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           5837341                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4507778                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           7233848                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1714112                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1727476                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1592857                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          1649298                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          2558338                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          2509734                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          4607873                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          5695236                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          3530307                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          4401285                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1826414                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          1795899                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1719430                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          1787646                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1868847                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          1718008                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          4702147                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          6596700                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          4711894                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          6012092                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          2014089                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          1768759                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          3739086                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          4814329                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
