Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,uSRAM 1K,LSRAM 18K,Math (18x18),PLLs and CCCs,Chip Globals,HPMS,10/100/1000 Ethernet,RCOSC_50MHZ
AHB_MEM_0/AHB_MEM_0/matrix4x16/masterstage_0/Primitives,106,55,0,0,0,0,0,0,0,0,0,0,0,0
AHB_MEM_0/AHB_MEM_0/matrix4x16/masterstage_0/address_decode/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0,0
AHB_MEM_0/AHB_MEM_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0,0
AHB_MEM_0/AHB_MEM_0/matrix4x16/slavestage_16/Primitives,59,1,0,0,0,0,0,0,0,0,0,0,0,0
AHB_MEM_0/AHB_MEM_0/matrix4x16/slavestage_16/slave_arbiter/Primitives,16,5,0,0,0,0,0,0,0,0,0,0,0,0
AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/Primitives,48,39,0,0,0,0,0,0,0,0,0,0,0,0
AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/Primitives,7,5,0,0,0,0,0,0,0,0,0,0,0,0
AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/Primitives,18,1,0,0,0,0,0,0,0,0,0,0,0,0
AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/Primitives,17,13,0,0,0,0,0,0,0,0,0,0,0,0
AHB_Slave2MasterBridge_0/AHB_Slave2MasterBridge_0/Primitives,92,1,0,0,0,0,0,0,0,0,0,0,0,0
AHBtoAPB3_0/AHBtoAPB3_0/U_AhbToApbSM/Primitives,40,11,0,0,0,0,0,0,0,0,0,0,0,0
AHBtoAPB3_0/AHBtoAPB3_0/U_ApbAddrData/Primitives,17,96,0,0,0,0,0,0,0,0,0,0,0,0
AHBtoAPB3_0/AHBtoAPB3_0/U_PenableScheduler/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0,0
APB3_Bus_0/APB3_Bus_0/CAPB3IIII/Primitives,49,0,0,0,0,0,0,0,0,0,0,0,0,0
APB3_Bus_0/APB3_Bus_0/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0,0
BasicIO_Interface_0/APB3_Bus_0/APB3_Bus_0/CAPB3IIII/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0,0
BasicIO_Interface_0/APB3_Bus_0/APB3_Bus_0/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0,0
BasicIO_Interface_0/GPIO_Basic_0/GPIO_Basic_0/Primitives,52,16,0,0,0,0,0,0,0,0,0,0,0,0
BasicIO_Interface_0/PB_Debouncer_0/Primitives,73,44,0,0,0,0,0,0,0,0,0,0,0,0
BasicIO_Interface_0/PB_Debouncer_1/Primitives,73,44,0,0,0,0,0,0,0,0,0,0,0,0
BasicIO_Interface_0/Primitives,0,0,0,0,0,0,0,0,0,0,1,0,0,0
BasicIO_Interface_0/UART_Term_0/UART_Term_0/CUARTlOlI/CUARTIO1/Primitives,27,21,0,0,0,0,0,0,0,0,0,0,0,0
BasicIO_Interface_0/UART_Term_0/UART_Term_0/CUARTlOlI/CUARTO01/Primitives,74,41,0,0,0,0,0,0,0,0,0,0,0,0
BasicIO_Interface_0/UART_Term_0/UART_Term_0/CUARTlOlI/CUARTOO1/Primitives,24,19,0,0,0,0,0,0,0,0,0,0,0,0
BasicIO_Interface_0/UART_Term_0/UART_Term_0/CUARTlOlI/Primitives,1,9,0,0,0,0,0,0,0,0,0,0,0,0
BasicIO_Interface_0/UART_Term_0/UART_Term_0/Primitives,5,24,0,0,0,0,0,0,0,0,0,0,0,0
CoreSCCB_APB_0/Primitives,41,39,0,0,0,0,0,0,0,0,0,0,0,0
CoreSCCB_APB_0/coresccb_c0/Primitives,93,10,0,0,0,0,0,0,0,0,0,0,0,0
JTAG_0/JTAG_0/Primitives,1,0,0,0,0,0,0,0,0,0,1,0,0,0
JTAG_0/JTAG_0/genblk1.genblk1.genblk1.UJTAG_inst/Primitives,0,0,0,0,0,0,0,0,0,0,2,0,0,0
JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/Primitives,111,17,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SubSystem_sb_0/CCC_0/Primitives,0,0,0,0,0,0,0,0,0,1,1,0,0,0
MSS_SubSystem_sb_0/CORECONFIGP_0/Primitives,54,74,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SubSystem_sb_0/CORERESETP_0/Primitives,34,70,0,0,0,0,0,0,0,0,5,0,0,0
MSS_SubSystem_sb_0/ConfigMaster_0/Primitives,636,380,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SubSystem_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/Primitives,31,50,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SubSystem_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SubSystem_sb_0/CoreAHBLite_0/matrix4x16/masterstage_1/Primitives,52,41,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SubSystem_sb_0/CoreAHBLite_0/matrix4x16/masterstage_1/default_slave_sm/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SubSystem_sb_0/CoreAHBLite_0/matrix4x16/slavestage_16/Primitives,231,2,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SubSystem_sb_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/Primitives,26,9,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SubSystem_sb_0/FABOSC_0/Primitives,0,0,0,0,0,0,0,0,0,0,1,0,0,1
MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/Primitives,0,0,0,0,46,3,0,0,0,0,2,1,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/Primitives,12,7,0,0,0,0,0,0,0,0,1,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/clint/Primitives,374,129,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/converter/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,89,83,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/converter/Primitives,124,120,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,4,0,0,0,0,0,0,0,0,0,1,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,12,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmInner/Primitives,1522,563,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,42,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Primitives,2,32,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,32,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Primitives,3,42,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/Primitives,2,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/Primitives,24,0,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/Primitives,2,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmi2tl/Primitives,11,0,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/dmiXbar/Primitives,44,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/source1/Primitives,8,12,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/source1/ready_reg/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/debug_1/dmOuter/source1/widx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/Primitives,0,2,0,0,0,0,0,0,0,0,1,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/Primitives,14,0,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/Primitives,6,5,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/Primitives,3,5,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/Primitives,28,0,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/tdoReg/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/Primitives,26,45,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/dmiAccessChain/Primitives,67,41,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/dtmInfoChain/Primitives,3,32,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/idcodeChain/Primitives,12,32,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/error/Primitives,83,31,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/error/a/Primitives,2,10,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/pbus/PeripheryBus/Primitives,454,9,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AHB_REPEATER/Primitives,41,34,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AHB_REPEATER_2/Primitives,24,20,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Primitives,134,33,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_1/Primitives,22,24,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/Primitives,409,123,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,75,145,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,46,81,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/plic/LevelGateway_29/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/plic/LevelGateway_30/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/plic/LevelGateway_31/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/plic/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,8,71,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/plic/Primitives,312,69,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/sbus/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/sbus/SystemBus/Primitives,139,17,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,9,5,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,12,13,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/Primitives,222,25,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLFIFOFixer/Primitives,83,24,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/Primitives,41,12,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,86,155,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,44,81,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE_4/Primitives,16,21,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE_5/Primitives,15,23,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_2/Primitives,72,141,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_3/Primitives,47,83,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/source2/MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/source2/MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/source2/MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3/Primitives,0,3,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,83,161,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,49,85,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/SystemBus_TLBuffer/Queue_3/Primitives,68,123,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/core/Primitives,874,433,72,72,0,0,2,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/core/alu/Primitives,480,0,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/core/bpu/Primitives,640,0,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/core/csr/Primitives,544,287,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/core/div/Primitives,390,120,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/core/div/WideMult_0_0/Primitives,0,0,72,72,0,0,0,0,2,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/core/ibuf/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_AMOALU/Primitives,472,0,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT/Primitives,12,0,108,108,0,0,3,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/dcache/Primitives,244,367,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/Primitives,12,11,144,144,0,0,0,4,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/dcache/dataArb/Primitives,103,0,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/dcache/metaArb/Primitives,26,0,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/dcache/tlb/Primitives,29,0,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/frontend/Primitives,104,68,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/frontend/fq/Primitives,347,325,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/Primitives,11,11,144,144,0,0,0,4,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT/Primitives,6,0,108,108,0,0,3,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/frontend/icache/Primitives,423,171,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/frontend/tlb/Primitives,11,0,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tile/tlMasterXbar/Primitives,143,13,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tltoahb/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,89,83,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/tltoahb/Primitives,117,118,0,0,0,0,0,0,0,0,0,0,0,0
MiV_Core32_0/MiV_Core32_0/ChiselTop0/xing/MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3/Primitives,0,9,0,0,0,0,0,0,0,0,0,0,0,0
Primitives/Primitives,1,0,0,0,10,0,0,0,0,0,0,0,0,0
Timer_0/Timer_0/Primitives,133,118,0,0,0,0,0,0,0,0,0,0,0,0
