

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 13 clock pin(s) of sequential element(s)
0 instances converted, 13 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------
@KP:ckid0_4       K00.OS00.OSCInst0.OSC     OSCH                   23         K00.OS01.sdiv[21:0]
=================================================================================================
================================================================ Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element           Drive Element Type     Unconverted Fanout     Sample Instance      Explanation                               
---------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       K02.aux0_0_sqmuxa.OUT     and                    7                      K02.outcoderc[6]     Clock source is invalid for GCC           
@KP:ckid0_1       K02.un1_aux087.OUT        or                     1                      K02.aux0             Clock source is invalid for GCC           
@KP:ckid0_2       K00.OS01.oscout.Q[0]      dffe                   5                      K01.sshift[3]        Derived clock on input (not legal for GCC)
=========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

