{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719579780593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719579780593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 10:03:00 2024 " "Processing started: Fri Jun 28 10:03:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719579780593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719579780593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off genius_prj -c Topo " "Command: quartus_map --read_settings_files=on --write_settings_files=off genius_prj -c Topo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719579780593 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719579780874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/buttonsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/buttonsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "../src/ButtonSync.vhd" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/ButtonSync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781198 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "../src/ButtonSync.vhd" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/controle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "../src/Controle.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_FPGA " "Found entity 1: Counter_FPGA" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_round.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_round " "Found entity 1: Counter_round" {  } { { "../src/Counter_round.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_round.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_time.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_time " "Found entity 1: Counter_time" {  } { { "../src/Counter_time.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_time.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_user.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_user " "Found entity 1: Counter_user" {  } { { "../src/Counter_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_user.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../src/Datapath.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/dec7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/dec7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7seg " "Found entity 1: Dec7seg" {  } { { "../src/Dec7seg.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Dec7seg.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/fsm_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/fsm_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_clock " "Found entity 1: FSM_clock" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/logica.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/logica.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logica " "Found entity 1: Logica" {  } { { "../src/Logica.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Logica.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux4x1_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux4x1_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1_4bits " "Found entity 1: Mux4x1_4bits" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux2x1_7bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux2x1_7bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_7bits " "Found entity 1: Mux2x1_7bits" {  } { { "../src/Mux2x1_7bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_fgpa " "Found entity 1: Reg_fgpa" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_setup " "Found entity 1: Reg_setup" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_user.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_user " "Found entity 1: Reg_user" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ1 " "Found entity 1: SEQ1" {  } { { "../src/SEQ1.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ2 " "Found entity 1: SEQ2" {  } { { "../src/SEQ2.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ2.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ3 " "Found entity 1: SEQ3" {  } { { "../src/SEQ3.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ3.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ4 " "Found entity 1: SEQ4" {  } { { "../src/SEQ4.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ4.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/topo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/topo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Topo " "Found entity 1: Topo" {  } { { "../src/Topo.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719579781225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719579781225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topo " "Elaborating entity \"Topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719579781328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:U0_DP " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:U0_DP\"" {  } { { "../src/Topo.v" "U0_DP" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719579781337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_clock Datapath:U0_DP\|FSM_clock:FSM " "Elaborating entity \"FSM_clock\" for hierarchy \"Datapath:U0_DP\|FSM_clock:FSM\"" {  } { { "../src/Datapath.v" "FSM" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719579781353 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c025hz FSM_clock.v(75) " "Verilog HDL Always Construct warning at FSM_clock.v(75): variable \"c025hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719579781353 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c05hz FSM_clock.v(76) " "Verilog HDL Always Construct warning at FSM_clock.v(76): variable \"c05hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719579781353 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c1hz FSM_clock.v(77) " "Verilog HDL Always Construct warning at FSM_clock.v(77): variable \"c1hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719579781353 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c2hz FSM_clock.v(78) " "Verilog HDL Always Construct warning at FSM_clock.v(78): variable \"c2hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719579781353 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c025hz FSM_clock.v(64) " "Verilog HDL Always Construct warning at FSM_clock.v(64): inferring latch(es) for variable \"c025hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719579781353 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c05hz FSM_clock.v(64) " "Verilog HDL Always Construct warning at FSM_clock.v(64): inferring latch(es) for variable \"c05hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719579781353 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c1hz FSM_clock.v(64) " "Verilog HDL Always Construct warning at FSM_clock.v(64): inferring latch(es) for variable \"c1hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719579781353 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c2hz FSM_clock.v(64) " "Verilog HDL Always Construct warning at FSM_clock.v(64): inferring latch(es) for variable \"c2hz\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719579781353 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2hz FSM_clock.v(64) " "Inferred latch for \"c2hz\" at FSM_clock.v(64)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781353 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1hz FSM_clock.v(64) " "Inferred latch for \"c1hz\" at FSM_clock.v(64)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781353 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c05hz FSM_clock.v(64) " "Inferred latch for \"c05hz\" at FSM_clock.v(64)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781353 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c025hz FSM_clock.v(64) " "Inferred latch for \"c025hz\" at FSM_clock.v(64)" {  } { { "../src/FSM_clock.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781353 "|Topo|Datapath:U0_DP|FSM_clock:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1_4bits Datapath:U0_DP\|Mux4x1_4bits:MUX10 " "Elaborating entity \"Mux4x1_4bits\" for hierarchy \"Datapath:U0_DP\|Mux4x1_4bits:MUX10\"" {  } { { "../src/Datapath.v" "MUX10" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719579781359 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Mux4x1_4bits.v(46) " "Verilog HDL Always Construct warning at Mux4x1_4bits.v(46): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719579781361 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Mux4x1_4bits.v(46) " "Inferred latch for \"out\[0\]\" at Mux4x1_4bits.v(46)" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781361 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Mux4x1_4bits.v(46) " "Inferred latch for \"out\[1\]\" at Mux4x1_4bits.v(46)" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781361 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Mux4x1_4bits.v(46) " "Inferred latch for \"out\[2\]\" at Mux4x1_4bits.v(46)" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781361 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Mux4x1_4bits.v(46) " "Inferred latch for \"out\[3\]\" at Mux4x1_4bits.v(46)" {  } { { "../src/Mux4x1_4bits.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781361 "|Topo|Datapath:U0_DP|Mux4x1_4bits:MUX10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync Datapath:U0_DP\|ButtonSync:BTN " "Elaborating entity \"ButtonSync\" for hierarchy \"Datapath:U0_DP\|ButtonSync:BTN\"" {  } { { "../src/Datapath.v" "BTN" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719579781367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_user Datapath:U0_DP\|Reg_user:R_USER " "Elaborating entity \"Reg_user\" for hierarchy \"Datapath:U0_DP\|Reg_user:R_USER\"" {  } { { "../src/Datapath.v" "R_USER" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719579781368 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data Reg_user.v(40) " "Verilog HDL Always Construct warning at Reg_user.v(40): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719579781369 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Reg_user.v(36) " "Verilog HDL Always Construct warning at Reg_user.v(36): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719579781369 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Reg_user.v(36) " "Inferred latch for \"q\[0\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781369 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Reg_user.v(36) " "Inferred latch for \"q\[1\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781369 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Reg_user.v(36) " "Inferred latch for \"q\[2\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781369 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Reg_user.v(36) " "Inferred latch for \"q\[3\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781369 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Reg_user.v(36) " "Inferred latch for \"q\[4\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Reg_user.v(36) " "Inferred latch for \"q\[5\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Reg_user.v(36) " "Inferred latch for \"q\[6\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Reg_user.v(36) " "Inferred latch for \"q\[7\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Reg_user.v(36) " "Inferred latch for \"q\[8\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Reg_user.v(36) " "Inferred latch for \"q\[9\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Reg_user.v(36) " "Inferred latch for \"q\[10\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Reg_user.v(36) " "Inferred latch for \"q\[11\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Reg_user.v(36) " "Inferred latch for \"q\[12\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Reg_user.v(36) " "Inferred latch for \"q\[13\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Reg_user.v(36) " "Inferred latch for \"q\[14\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Reg_user.v(36) " "Inferred latch for \"q\[15\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Reg_user.v(36) " "Inferred latch for \"q\[16\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Reg_user.v(36) " "Inferred latch for \"q\[17\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Reg_user.v(36) " "Inferred latch for \"q\[18\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Reg_user.v(36) " "Inferred latch for \"q\[19\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Reg_user.v(36) " "Inferred latch for \"q\[20\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Reg_user.v(36) " "Inferred latch for \"q\[21\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Reg_user.v(36) " "Inferred latch for \"q\[22\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Reg_user.v(36) " "Inferred latch for \"q\[23\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Reg_user.v(36) " "Inferred latch for \"q\[24\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Reg_user.v(36) " "Inferred latch for \"q\[25\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Reg_user.v(36) " "Inferred latch for \"q\[26\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Reg_user.v(36) " "Inferred latch for \"q\[27\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Reg_user.v(36) " "Inferred latch for \"q\[28\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Reg_user.v(36) " "Inferred latch for \"q\[29\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Reg_user.v(36) " "Inferred latch for \"q\[30\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Reg_user.v(36) " "Inferred latch for \"q\[31\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[32\] Reg_user.v(36) " "Inferred latch for \"q\[32\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[33\] Reg_user.v(36) " "Inferred latch for \"q\[33\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[34\] Reg_user.v(36) " "Inferred latch for \"q\[34\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[35\] Reg_user.v(36) " "Inferred latch for \"q\[35\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[36\] Reg_user.v(36) " "Inferred latch for \"q\[36\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[37\] Reg_user.v(36) " "Inferred latch for \"q\[37\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[38\] Reg_user.v(36) " "Inferred latch for \"q\[38\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[39\] Reg_user.v(36) " "Inferred latch for \"q\[39\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[40\] Reg_user.v(36) " "Inferred latch for \"q\[40\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[41\] Reg_user.v(36) " "Inferred latch for \"q\[41\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[42\] Reg_user.v(36) " "Inferred latch for \"q\[42\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[43\] Reg_user.v(36) " "Inferred latch for \"q\[43\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[44\] Reg_user.v(36) " "Inferred latch for \"q\[44\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[45\] Reg_user.v(36) " "Inferred latch for \"q\[45\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[46\] Reg_user.v(36) " "Inferred latch for \"q\[46\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[47\] Reg_user.v(36) " "Inferred latch for \"q\[47\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[48\] Reg_user.v(36) " "Inferred latch for \"q\[48\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[49\] Reg_user.v(36) " "Inferred latch for \"q\[49\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[50\] Reg_user.v(36) " "Inferred latch for \"q\[50\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[51\] Reg_user.v(36) " "Inferred latch for \"q\[51\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[52\] Reg_user.v(36) " "Inferred latch for \"q\[52\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[53\] Reg_user.v(36) " "Inferred latch for \"q\[53\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[54\] Reg_user.v(36) " "Inferred latch for \"q\[54\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[55\] Reg_user.v(36) " "Inferred latch for \"q\[55\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[56\] Reg_user.v(36) " "Inferred latch for \"q\[56\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[57\] Reg_user.v(36) " "Inferred latch for \"q\[57\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[58\] Reg_user.v(36) " "Inferred latch for \"q\[58\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[59\] Reg_user.v(36) " "Inferred latch for \"q\[59\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[60\] Reg_user.v(36) " "Inferred latch for \"q\[60\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[61\] Reg_user.v(36) " "Inferred latch for \"q\[61\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[62\] Reg_user.v(36) " "Inferred latch for \"q\[62\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[63\] Reg_user.v(36) " "Inferred latch for \"q\[63\]\" at Reg_user.v(36)" {  } { { "../src/Reg_user.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_user:R_USER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_setup Datapath:U0_DP\|Reg_setup:R_SETUP " "Elaborating entity \"Reg_setup\" for hierarchy \"Datapath:U0_DP\|Reg_setup:R_SETUP\"" {  } { { "../src/Datapath.v" "R_SETUP" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719579781370 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw Reg_setup.v(45) " "Verilog HDL Always Construct warning at Reg_setup.v(45): variable \"sw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "setup Reg_setup.v(36) " "Verilog HDL Always Construct warning at Reg_setup.v(36): inferring latch(es) for variable \"setup\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[0\] Reg_setup.v(36) " "Inferred latch for \"setup\[0\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[1\] Reg_setup.v(36) " "Inferred latch for \"setup\[1\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[2\] Reg_setup.v(36) " "Inferred latch for \"setup\[2\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[3\] Reg_setup.v(36) " "Inferred latch for \"setup\[3\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[4\] Reg_setup.v(36) " "Inferred latch for \"setup\[4\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[5\] Reg_setup.v(36) " "Inferred latch for \"setup\[5\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[6\] Reg_setup.v(36) " "Inferred latch for \"setup\[6\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setup\[7\] Reg_setup.v(36) " "Inferred latch for \"setup\[7\]\" at Reg_setup.v(36)" {  } { { "../src/Reg_setup.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781370 "|Topo|Datapath:U0_DP|Reg_setup:R_SETUP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_time Datapath:U0_DP\|Counter_time:CT " "Elaborating entity \"Counter_time\" for hierarchy \"Datapath:U0_DP\|Counter_time:CT\"" {  } { { "../src/Datapath.v" "CT" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719579781370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_round Datapath:U0_DP\|Counter_round:CR " "Elaborating entity \"Counter_round\" for hierarchy \"Datapath:U0_DP\|Counter_round:CR\"" {  } { { "../src/Datapath.v" "CR" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719579781370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_user Datapath:U0_DP\|Counter_user:C_USER " "Elaborating entity \"Counter_user\" for hierarchy \"Datapath:U0_DP\|Counter_user:C_USER\"" {  } { { "../src/Datapath.v" "C_USER" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719579781381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_FPGA Datapath:U0_DP\|Counter_FPGA:CFPGA " "Elaborating entity \"Counter_FPGA\" for hierarchy \"Datapath:U0_DP\|Counter_FPGA:CFPGA\"" {  } { { "../src/Datapath.v" "CFPGA" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719579781385 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Counter_FPGA.v(62) " "Verilog HDL warning at Counter_FPGA.v(62): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../src/Counter_FPGA.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v" 62 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1719579781385 "|Topo|Datapath:U0_DP|Counter_FPGA:CFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ1 Datapath:U0_DP\|SEQ1:S1 " "Elaborating entity \"SEQ1\" for hierarchy \"Datapath:U0_DP\|SEQ1:S1\"" {  } { { "../src/Datapath.v" "S1" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719579781389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ2 Datapath:U0_DP\|SEQ2:S2 " "Elaborating entity \"SEQ2\" for hierarchy \"Datapath:U0_DP\|SEQ2:S2\"" {  } { { "../src/Datapath.v" "S2" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719579781390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ3 Datapath:U0_DP\|SEQ3:S3 " "Elaborating entity \"SEQ3\" for hierarchy \"Datapath:U0_DP\|SEQ3:S3\"" {  } { { "../src/Datapath.v" "S3" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719579781390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ4 Datapath:U0_DP\|SEQ4:S4 " "Elaborating entity \"SEQ4\" for hierarchy \"Datapath:U0_DP\|SEQ4:S4\"" {  } { { "../src/Datapath.v" "S4" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719579781393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_fgpa Datapath:U0_DP\|Reg_fgpa:R_FPGA " "Elaborating entity \"Reg_fgpa\" for hierarchy \"Datapath:U0_DP\|Reg_fgpa:R_FPGA\"" {  } { { "../src/Datapath.v" "R_FPGA" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719579781393 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data Reg_fpga.v(45) " "Verilog HDL Always Construct warning at Reg_fpga.v(45): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719579781393 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data Reg_fpga.v(46) " "Verilog HDL Always Construct warning at Reg_fpga.v(46): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1719579781393 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Reg_fpga.v(46) " "Verilog HDL assignment warning at Reg_fpga.v(46): truncated value with size 5 to match size of target (4)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719579781393 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Reg_fpga.v(41) " "Verilog HDL Always Construct warning at Reg_fpga.v(41): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719579781393 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q3 Reg_fpga.v(41) " "Verilog HDL Always Construct warning at Reg_fpga.v(41): inferring latch(es) for variable \"q3\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719579781393 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[0\] Reg_fpga.v(41) " "Inferred latch for \"q3\[0\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[1\] Reg_fpga.v(41) " "Inferred latch for \"q3\[1\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[2\] Reg_fpga.v(41) " "Inferred latch for \"q3\[2\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[3\] Reg_fpga.v(41) " "Inferred latch for \"q3\[3\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Reg_fpga.v(41) " "Inferred latch for \"q\[0\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Reg_fpga.v(41) " "Inferred latch for \"q\[1\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Reg_fpga.v(41) " "Inferred latch for \"q\[2\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Reg_fpga.v(41) " "Inferred latch for \"q\[3\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Reg_fpga.v(41) " "Inferred latch for \"q\[4\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Reg_fpga.v(41) " "Inferred latch for \"q\[5\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Reg_fpga.v(41) " "Inferred latch for \"q\[6\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Reg_fpga.v(41) " "Inferred latch for \"q\[7\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Reg_fpga.v(41) " "Inferred latch for \"q\[8\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Reg_fpga.v(41) " "Inferred latch for \"q\[9\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Reg_fpga.v(41) " "Inferred latch for \"q\[10\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Reg_fpga.v(41) " "Inferred latch for \"q\[11\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Reg_fpga.v(41) " "Inferred latch for \"q\[12\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Reg_fpga.v(41) " "Inferred latch for \"q\[13\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Reg_fpga.v(41) " "Inferred latch for \"q\[14\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Reg_fpga.v(41) " "Inferred latch for \"q\[15\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Reg_fpga.v(41) " "Inferred latch for \"q\[16\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Reg_fpga.v(41) " "Inferred latch for \"q\[17\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Reg_fpga.v(41) " "Inferred latch for \"q\[18\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Reg_fpga.v(41) " "Inferred latch for \"q\[19\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Reg_fpga.v(41) " "Inferred latch for \"q\[20\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Reg_fpga.v(41) " "Inferred latch for \"q\[21\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Reg_fpga.v(41) " "Inferred latch for \"q\[22\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Reg_fpga.v(41) " "Inferred latch for \"q\[23\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Reg_fpga.v(41) " "Inferred latch for \"q\[24\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Reg_fpga.v(41) " "Inferred latch for \"q\[25\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Reg_fpga.v(41) " "Inferred latch for \"q\[26\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Reg_fpga.v(41) " "Inferred latch for \"q\[27\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Reg_fpga.v(41) " "Inferred latch for \"q\[28\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Reg_fpga.v(41) " "Inferred latch for \"q\[29\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Reg_fpga.v(41) " "Inferred latch for \"q\[30\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Reg_fpga.v(41) " "Inferred latch for \"q\[31\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[32\] Reg_fpga.v(41) " "Inferred latch for \"q\[32\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[33\] Reg_fpga.v(41) " "Inferred latch for \"q\[33\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[34\] Reg_fpga.v(41) " "Inferred latch for \"q\[34\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[35\] Reg_fpga.v(41) " "Inferred latch for \"q\[35\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[36\] Reg_fpga.v(41) " "Inferred latch for \"q\[36\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[37\] Reg_fpga.v(41) " "Inferred latch for \"q\[37\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[38\] Reg_fpga.v(41) " "Inferred latch for \"q\[38\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[39\] Reg_fpga.v(41) " "Inferred latch for \"q\[39\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[40\] Reg_fpga.v(41) " "Inferred latch for \"q\[40\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[41\] Reg_fpga.v(41) " "Inferred latch for \"q\[41\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[42\] Reg_fpga.v(41) " "Inferred latch for \"q\[42\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[43\] Reg_fpga.v(41) " "Inferred latch for \"q\[43\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[44\] Reg_fpga.v(41) " "Inferred latch for \"q\[44\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[45\] Reg_fpga.v(41) " "Inferred latch for \"q\[45\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[46\] Reg_fpga.v(41) " "Inferred latch for \"q\[46\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[47\] Reg_fpga.v(41) " "Inferred latch for \"q\[47\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[48\] Reg_fpga.v(41) " "Inferred latch for \"q\[48\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[49\] Reg_fpga.v(41) " "Inferred latch for \"q\[49\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[50\] Reg_fpga.v(41) " "Inferred latch for \"q\[50\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[51\] Reg_fpga.v(41) " "Inferred latch for \"q\[51\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[52\] Reg_fpga.v(41) " "Inferred latch for \"q\[52\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[53\] Reg_fpga.v(41) " "Inferred latch for \"q\[53\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[54\] Reg_fpga.v(41) " "Inferred latch for \"q\[54\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[55\] Reg_fpga.v(41) " "Inferred latch for \"q\[55\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781396 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[56\] Reg_fpga.v(41) " "Inferred latch for \"q\[56\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781401 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[57\] Reg_fpga.v(41) " "Inferred latch for \"q\[57\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781401 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[58\] Reg_fpga.v(41) " "Inferred latch for \"q\[58\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781401 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[59\] Reg_fpga.v(41) " "Inferred latch for \"q\[59\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781401 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[60\] Reg_fpga.v(41) " "Inferred latch for \"q\[60\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781401 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[61\] Reg_fpga.v(41) " "Inferred latch for \"q\[61\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781401 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[62\] Reg_fpga.v(41) " "Inferred latch for \"q\[62\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781401 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[63\] Reg_fpga.v(41) " "Inferred latch for \"q\[63\]\" at Reg_fpga.v(41)" {  } { { "../src/Reg_fpga.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719579781401 "|Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logica Datapath:U0_DP\|Logica:LG " "Elaborating entity \"Logica\" for hierarchy \"Datapath:U0_DP\|Logica:LG\"" {  } { { "../src/Datapath.v" "LG" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719579781406 ""}
{ "Error" "EVRFX_VERI_2069_UNCONVERTED" "points Logica.v(35) " "Verilog HDL error at Logica.v(35): expression in variable declaration assignment to points must be constant" {  } { { "../src/Logica.v" "" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Logica.v" 35 0 0 } }  } 0 10748 "Verilog HDL error at %2!s!: expression in variable declaration assignment to %1!s! must be constant" 0 0 "Quartus II" 0 -1 1719579781409 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Datapath:U0_DP\|Logica:LG " "Can't elaborate user hierarchy \"Datapath:U0_DP\|Logica:LG\"" {  } { { "../src/Datapath.v" "LG" { Text "C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v" 279 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719579781410 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719579781510 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 28 10:03:01 2024 " "Processing ended: Fri Jun 28 10:03:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719579781510 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719579781510 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719579781510 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719579781510 ""}
