INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ELD LAB/ak/ak.srcs/sources_1/new/log_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ELD LAB/ak/ak.srcs/sim_1/new/log_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ELD LAB/ak/ak.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/ELD LAB/ak/ak.srcs/sources_1/ip/floating_point_adder/sim/floating_point_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'floating_point_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/ELD LAB/ak/ak.srcs/sources_1/ip/floating_point_root/sim/floating_point_root.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'floating_point_root'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/ELD LAB/ak/ak.srcs/sources_1/ip/floating_point_inverse/sim/floating_point_inverse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'floating_point_inverse'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/ELD LAB/ak/ak.srcs/sources_1/ip/floating_point_0/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'floating_point_0'
