
rtos_uebung.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031b4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003384  08003384  00004384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080033b4  080033b4  00005008  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080033b4  080033b4  000043b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080033bc  080033bc  00005008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080033bc  080033bc  000043bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080033c0  080033c0  000043c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000008  20000000  080033c4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003fc4  20000008  080033cc  00005008  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003fcc  080033cc  00005fcc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005008  2**0
                  CONTENTS, READONLY
 12 .debug_info   000071d4  00000000  00000000  00005038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019e1  00000000  00000000  0000c20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000968  00000000  00000000  0000dbf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006fc  00000000  00000000  0000e558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d58d  00000000  00000000  0000ec54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000816b  00000000  00000000  0002c1e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a8c85  00000000  00000000  0003434c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dcfd1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002588  00000000  00000000  000dd014  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000df59c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000008 	.word	0x20000008
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800336c 	.word	0x0800336c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000000c 	.word	0x2000000c
 800020c:	0800336c 	.word	0x0800336c

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
 8000542:	60f8      	str	r0, [r7, #12]
 8000544:	60b9      	str	r1, [r7, #8]
 8000546:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	4a07      	ldr	r2, [pc, #28]	@ (8000568 <vApplicationGetIdleTaskMemory+0x2c>)
 800054c:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 800054e:	68bb      	ldr	r3, [r7, #8]
 8000550:	4a06      	ldr	r2, [pc, #24]	@ (800056c <vApplicationGetIdleTaskMemory+0x30>)
 8000552:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	2280      	movs	r2, #128	@ 0x80
 8000558:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 800055a:	bf00      	nop
 800055c:	3714      	adds	r7, #20
 800055e:	46bd      	mov	sp, r7
 8000560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	20000024 	.word	0x20000024
 800056c:	20000078 	.word	0x20000078

08000570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	f003 0307 	and.w	r3, r3, #7
 800057e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000580:	4b0c      	ldr	r3, [pc, #48]	@ (80005b4 <__NVIC_SetPriorityGrouping+0x44>)
 8000582:	68db      	ldr	r3, [r3, #12]
 8000584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000586:	68ba      	ldr	r2, [r7, #8]
 8000588:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800058c:	4013      	ands	r3, r2
 800058e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000594:	68bb      	ldr	r3, [r7, #8]
 8000596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000598:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800059c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005a2:	4a04      	ldr	r2, [pc, #16]	@ (80005b4 <__NVIC_SetPriorityGrouping+0x44>)
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	60d3      	str	r3, [r2, #12]
}
 80005a8:	bf00      	nop
 80005aa:	3714      	adds	r7, #20
 80005ac:	46bd      	mov	sp, r7
 80005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b2:	4770      	bx	lr
 80005b4:	e000ed00 	.word	0xe000ed00

080005b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005bc:	4b04      	ldr	r3, [pc, #16]	@ (80005d0 <__NVIC_GetPriorityGrouping+0x18>)
 80005be:	68db      	ldr	r3, [r3, #12]
 80005c0:	0a1b      	lsrs	r3, r3, #8
 80005c2:	f003 0307 	and.w	r3, r3, #7
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr
 80005d0:	e000ed00 	.word	0xe000ed00

080005d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0
 80005da:	4603      	mov	r3, r0
 80005dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	db0b      	blt.n	80005fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005e6:	79fb      	ldrb	r3, [r7, #7]
 80005e8:	f003 021f 	and.w	r2, r3, #31
 80005ec:	4907      	ldr	r1, [pc, #28]	@ (800060c <__NVIC_EnableIRQ+0x38>)
 80005ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f2:	095b      	lsrs	r3, r3, #5
 80005f4:	2001      	movs	r0, #1
 80005f6:	fa00 f202 	lsl.w	r2, r0, r2
 80005fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80005fe:	bf00      	nop
 8000600:	370c      	adds	r7, #12
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	e000e100 	.word	0xe000e100

08000610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	4603      	mov	r3, r0
 8000618:	6039      	str	r1, [r7, #0]
 800061a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800061c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000620:	2b00      	cmp	r3, #0
 8000622:	db0a      	blt.n	800063a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	b2da      	uxtb	r2, r3
 8000628:	490c      	ldr	r1, [pc, #48]	@ (800065c <__NVIC_SetPriority+0x4c>)
 800062a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800062e:	0112      	lsls	r2, r2, #4
 8000630:	b2d2      	uxtb	r2, r2
 8000632:	440b      	add	r3, r1
 8000634:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000638:	e00a      	b.n	8000650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	b2da      	uxtb	r2, r3
 800063e:	4908      	ldr	r1, [pc, #32]	@ (8000660 <__NVIC_SetPriority+0x50>)
 8000640:	79fb      	ldrb	r3, [r7, #7]
 8000642:	f003 030f 	and.w	r3, r3, #15
 8000646:	3b04      	subs	r3, #4
 8000648:	0112      	lsls	r2, r2, #4
 800064a:	b2d2      	uxtb	r2, r2
 800064c:	440b      	add	r3, r1
 800064e:	761a      	strb	r2, [r3, #24]
}
 8000650:	bf00      	nop
 8000652:	370c      	adds	r7, #12
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr
 800065c:	e000e100 	.word	0xe000e100
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000664:	b480      	push	{r7}
 8000666:	b089      	sub	sp, #36	@ 0x24
 8000668:	af00      	add	r7, sp, #0
 800066a:	60f8      	str	r0, [r7, #12]
 800066c:	60b9      	str	r1, [r7, #8]
 800066e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	f003 0307 	and.w	r3, r3, #7
 8000676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000678:	69fb      	ldr	r3, [r7, #28]
 800067a:	f1c3 0307 	rsb	r3, r3, #7
 800067e:	2b04      	cmp	r3, #4
 8000680:	bf28      	it	cs
 8000682:	2304      	movcs	r3, #4
 8000684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000686:	69fb      	ldr	r3, [r7, #28]
 8000688:	3304      	adds	r3, #4
 800068a:	2b06      	cmp	r3, #6
 800068c:	d902      	bls.n	8000694 <NVIC_EncodePriority+0x30>
 800068e:	69fb      	ldr	r3, [r7, #28]
 8000690:	3b03      	subs	r3, #3
 8000692:	e000      	b.n	8000696 <NVIC_EncodePriority+0x32>
 8000694:	2300      	movs	r3, #0
 8000696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000698:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800069c:	69bb      	ldr	r3, [r7, #24]
 800069e:	fa02 f303 	lsl.w	r3, r2, r3
 80006a2:	43da      	mvns	r2, r3
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	401a      	ands	r2, r3
 80006a8:	697b      	ldr	r3, [r7, #20]
 80006aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80006b0:	697b      	ldr	r3, [r7, #20]
 80006b2:	fa01 f303 	lsl.w	r3, r1, r3
 80006b6:	43d9      	mvns	r1, r3
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006bc:	4313      	orrs	r3, r2
         );
}
 80006be:	4618      	mov	r0, r3
 80006c0:	3724      	adds	r7, #36	@ 0x24
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr
	...

080006cc <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80006d0:	4b05      	ldr	r3, [pc, #20]	@ (80006e8 <LL_RCC_HSI_Enable+0x1c>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a04      	ldr	r2, [pc, #16]	@ (80006e8 <LL_RCC_HSI_Enable+0x1c>)
 80006d6:	f043 0301 	orr.w	r3, r3, #1
 80006da:	6013      	str	r3, [r2, #0]
}
 80006dc:	bf00      	nop
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	40023800 	.word	0x40023800

080006ec <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80006f0:	4b06      	ldr	r3, [pc, #24]	@ (800070c <LL_RCC_HSI_IsReady+0x20>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f003 0302 	and.w	r3, r3, #2
 80006f8:	2b02      	cmp	r3, #2
 80006fa:	bf0c      	ite	eq
 80006fc:	2301      	moveq	r3, #1
 80006fe:	2300      	movne	r3, #0
 8000700:	b2db      	uxtb	r3, r3
}
 8000702:	4618      	mov	r0, r3
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr
 800070c:	40023800 	.word	0x40023800

08000710 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000718:	4b07      	ldr	r3, [pc, #28]	@ (8000738 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	00db      	lsls	r3, r3, #3
 8000724:	4904      	ldr	r1, [pc, #16]	@ (8000738 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000726:	4313      	orrs	r3, r2
 8000728:	600b      	str	r3, [r1, #0]
}
 800072a:	bf00      	nop
 800072c:	370c      	adds	r7, #12
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	40023800 	.word	0x40023800

0800073c <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000744:	4b06      	ldr	r3, [pc, #24]	@ (8000760 <LL_RCC_SetSysClkSource+0x24>)
 8000746:	689b      	ldr	r3, [r3, #8]
 8000748:	f023 0203 	bic.w	r2, r3, #3
 800074c:	4904      	ldr	r1, [pc, #16]	@ (8000760 <LL_RCC_SetSysClkSource+0x24>)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	4313      	orrs	r3, r2
 8000752:	608b      	str	r3, [r1, #8]
}
 8000754:	bf00      	nop
 8000756:	370c      	adds	r7, #12
 8000758:	46bd      	mov	sp, r7
 800075a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075e:	4770      	bx	lr
 8000760:	40023800 	.word	0x40023800

08000764 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000768:	4b04      	ldr	r3, [pc, #16]	@ (800077c <LL_RCC_GetSysClkSource+0x18>)
 800076a:	689b      	ldr	r3, [r3, #8]
 800076c:	f003 030c 	and.w	r3, r3, #12
}
 8000770:	4618      	mov	r0, r3
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	40023800 	.word	0x40023800

08000780 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000788:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <LL_RCC_SetAHBPrescaler+0x24>)
 800078a:	689b      	ldr	r3, [r3, #8]
 800078c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000790:	4904      	ldr	r1, [pc, #16]	@ (80007a4 <LL_RCC_SetAHBPrescaler+0x24>)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	4313      	orrs	r3, r2
 8000796:	608b      	str	r3, [r1, #8]
}
 8000798:	bf00      	nop
 800079a:	370c      	adds	r7, #12
 800079c:	46bd      	mov	sp, r7
 800079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a2:	4770      	bx	lr
 80007a4:	40023800 	.word	0x40023800

080007a8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80007b0:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <LL_RCC_SetAPB1Prescaler+0x24>)
 80007b2:	689b      	ldr	r3, [r3, #8]
 80007b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80007b8:	4904      	ldr	r1, [pc, #16]	@ (80007cc <LL_RCC_SetAPB1Prescaler+0x24>)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	4313      	orrs	r3, r2
 80007be:	608b      	str	r3, [r1, #8]
}
 80007c0:	bf00      	nop
 80007c2:	370c      	adds	r7, #12
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr
 80007cc:	40023800 	.word	0x40023800

080007d0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80007d8:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80007da:	689b      	ldr	r3, [r3, #8]
 80007dc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80007e0:	4904      	ldr	r1, [pc, #16]	@ (80007f4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	4313      	orrs	r3, r2
 80007e6:	608b      	str	r3, [r1, #8]
}
 80007e8:	bf00      	nop
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr
 80007f4:	40023800 	.word	0x40023800

080007f8 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8000800:	4b07      	ldr	r3, [pc, #28]	@ (8000820 <LL_RCC_SetTIMPrescaler+0x28>)
 8000802:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000806:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800080a:	4905      	ldr	r1, [pc, #20]	@ (8000820 <LL_RCC_SetTIMPrescaler+0x28>)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	4313      	orrs	r3, r2
 8000810:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
}
 8000814:	bf00      	nop
 8000816:	370c      	adds	r7, #12
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr
 8000820:	40023800 	.word	0x40023800

08000824 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000828:	4b05      	ldr	r3, [pc, #20]	@ (8000840 <LL_RCC_PLL_Enable+0x1c>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a04      	ldr	r2, [pc, #16]	@ (8000840 <LL_RCC_PLL_Enable+0x1c>)
 800082e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000832:	6013      	str	r3, [r2, #0]
}
 8000834:	bf00      	nop
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	40023800 	.word	0x40023800

08000844 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000848:	4b07      	ldr	r3, [pc, #28]	@ (8000868 <LL_RCC_PLL_IsReady+0x24>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000850:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000854:	bf0c      	ite	eq
 8000856:	2301      	moveq	r3, #1
 8000858:	2300      	movne	r3, #0
 800085a:	b2db      	uxtb	r3, r3
}
 800085c:	4618      	mov	r0, r3
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	40023800 	.word	0x40023800

0800086c <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 800086c:	b480      	push	{r7}
 800086e:	b085      	sub	sp, #20
 8000870:	af00      	add	r7, sp, #0
 8000872:	60f8      	str	r0, [r7, #12]
 8000874:	60b9      	str	r1, [r7, #8]
 8000876:	607a      	str	r2, [r7, #4]
 8000878:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 800087a:	4b11      	ldr	r3, [pc, #68]	@ (80008c0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 800087c:	685a      	ldr	r2, [r3, #4]
 800087e:	4b11      	ldr	r3, [pc, #68]	@ (80008c4 <LL_RCC_PLL_ConfigDomain_SYS+0x58>)
 8000880:	4013      	ands	r3, r2
 8000882:	68f9      	ldr	r1, [r7, #12]
 8000884:	68ba      	ldr	r2, [r7, #8]
 8000886:	4311      	orrs	r1, r2
 8000888:	687a      	ldr	r2, [r7, #4]
 800088a:	0192      	lsls	r2, r2, #6
 800088c:	430a      	orrs	r2, r1
 800088e:	490c      	ldr	r1, [pc, #48]	@ (80008c0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8000890:	4313      	orrs	r3, r2
 8000892:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8000894:	4b0a      	ldr	r3, [pc, #40]	@ (80008c0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800089c:	4908      	ldr	r1, [pc, #32]	@ (80008c0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	4313      	orrs	r3, r2
 80008a2:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
 80008a4:	4b06      	ldr	r3, [pc, #24]	@ (80008c0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 80008ac:	4904      	ldr	r1, [pc, #16]	@ (80008c0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	4313      	orrs	r3, r2
 80008b2:	604b      	str	r3, [r1, #4]
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80008b4:	bf00      	nop
 80008b6:	3714      	adds	r7, #20
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	40023800 	.word	0x40023800
 80008c4:	ffbf8000 	.word	0xffbf8000

080008c8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b085      	sub	sp, #20
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80008d0:	4b08      	ldr	r3, [pc, #32]	@ (80008f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80008d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008d4:	4907      	ldr	r1, [pc, #28]	@ (80008f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4313      	orrs	r3, r2
 80008da:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80008dc:	4b05      	ldr	r3, [pc, #20]	@ (80008f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80008de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4013      	ands	r3, r2
 80008e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008e6:	68fb      	ldr	r3, [r7, #12]
}
 80008e8:	bf00      	nop
 80008ea:	3714      	adds	r7, #20
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr
 80008f4:	40023800 	.word	0x40023800

080008f8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b085      	sub	sp, #20
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000900:	4b08      	ldr	r3, [pc, #32]	@ (8000924 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000902:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000904:	4907      	ldr	r1, [pc, #28]	@ (8000924 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4313      	orrs	r3, r2
 800090a:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800090c:	4b05      	ldr	r3, [pc, #20]	@ (8000924 <LL_APB1_GRP1_EnableClock+0x2c>)
 800090e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	4013      	ands	r3, r2
 8000914:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000916:	68fb      	ldr	r3, [r7, #12]
}
 8000918:	bf00      	nop
 800091a:	3714      	adds	r7, #20
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr
 8000924:	40023800 	.word	0x40023800

08000928 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000928:	b480      	push	{r7}
 800092a:	b085      	sub	sp, #20
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000930:	4b08      	ldr	r3, [pc, #32]	@ (8000954 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000932:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000934:	4907      	ldr	r1, [pc, #28]	@ (8000954 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	4313      	orrs	r3, r2
 800093a:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800093c:	4b05      	ldr	r3, [pc, #20]	@ (8000954 <LL_APB2_GRP1_EnableClock+0x2c>)
 800093e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	4013      	ands	r3, r2
 8000944:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000946:	68fb      	ldr	r3, [r7, #12]
}
 8000948:	bf00      	nop
 800094a:	3714      	adds	r7, #20
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr
 8000954:	40023800 	.word	0x40023800

08000958 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000958:	b480      	push	{r7}
 800095a:	b087      	sub	sp, #28
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
 8000960:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8000962:	4a17      	ldr	r2, [pc, #92]	@ (80009c0 <LL_SYSCFG_SetEXTISource+0x68>)
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	b2db      	uxtb	r3, r3
 8000968:	3302      	adds	r3, #2
 800096a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	0c1b      	lsrs	r3, r3, #16
 8000972:	43db      	mvns	r3, r3
 8000974:	ea02 0103 	and.w	r1, r2, r3
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	0c1b      	lsrs	r3, r3, #16
 800097c:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800097e:	693b      	ldr	r3, [r7, #16]
 8000980:	fa93 f3a3 	rbit	r3, r3
 8000984:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d101      	bne.n	8000994 <LL_SYSCFG_SetEXTISource+0x3c>
  {
    return 32U;
 8000990:	2320      	movs	r3, #32
 8000992:	e003      	b.n	800099c <LL_SYSCFG_SetEXTISource+0x44>
  }
  return __builtin_clz(value);
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	fab3 f383 	clz	r3, r3
 800099a:	b2db      	uxtb	r3, r3
 800099c:	461a      	mov	r2, r3
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	fa03 f202 	lsl.w	r2, r3, r2
 80009a4:	4806      	ldr	r0, [pc, #24]	@ (80009c0 <LL_SYSCFG_SetEXTISource+0x68>)
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	b2db      	uxtb	r3, r3
 80009aa:	430a      	orrs	r2, r1
 80009ac:	3302      	adds	r3, #2
 80009ae:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80009b2:	bf00      	nop
 80009b4:	371c      	adds	r7, #28
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	40013800 	.word	0x40013800

080009c4 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80009cc:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <LL_FLASH_SetLatency+0x24>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	f023 020f 	bic.w	r2, r3, #15
 80009d4:	4904      	ldr	r1, [pc, #16]	@ (80009e8 <LL_FLASH_SetLatency+0x24>)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4313      	orrs	r3, r2
 80009da:	600b      	str	r3, [r1, #0]
}
 80009dc:	bf00      	nop
 80009de:	370c      	adds	r7, #12
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr
 80009e8:	40023c00 	.word	0x40023c00

080009ec <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80009f0:	4b04      	ldr	r3, [pc, #16]	@ (8000a04 <LL_FLASH_GetLatency+0x18>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	f003 030f 	and.w	r3, r3, #15
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	40023c00 	.word	0x40023c00

08000a08 <LL_PWR_DisableOverDriveMode>:
  * @brief  Disable Over drive Mode
  * @rmtoll CR    ODEN       LL_PWR_DisableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableOverDriveMode(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
 8000a0c:	4b05      	ldr	r3, [pc, #20]	@ (8000a24 <LL_PWR_DisableOverDriveMode+0x1c>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a04      	ldr	r2, [pc, #16]	@ (8000a24 <LL_PWR_DisableOverDriveMode+0x1c>)
 8000a12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000a16:	6013      	str	r3, [r2, #0]
}
 8000a18:	bf00      	nop
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop
 8000a24:	40007000 	.word	0x40007000

08000a28 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000a30:	4b06      	ldr	r3, [pc, #24]	@ (8000a4c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8000a38:	4904      	ldr	r1, [pc, #16]	@ (8000a4c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	600b      	str	r3, [r1, #0]
}
 8000a40:	bf00      	nop
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	40007000 	.word	0x40007000

08000a50 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8000a54:	4b07      	ldr	r3, [pc, #28]	@ (8000a74 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a5c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000a60:	bf0c      	ite	eq
 8000a62:	2301      	moveq	r3, #1
 8000a64:	2300      	movne	r3, #0
 8000a66:	b2db      	uxtb	r3, r3
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop
 8000a74:	40007000 	.word	0x40007000

08000a78 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	68db      	ldr	r3, [r3, #12]
 8000a84:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	60da      	str	r2, [r3, #12]
}
 8000a8c:	bf00      	nop
 8000a8e:	370c      	adds	r7, #12
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr

08000a98 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	691b      	ldr	r3, [r3, #16]
 8000aa4:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	695b      	ldr	r3, [r3, #20]
 8000ab0:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	615a      	str	r2, [r3, #20]
}
 8000ab8:	bf00      	nop
 8000aba:	370c      	adds	r7, #12
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr

08000ac4 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b08b      	sub	sp, #44	@ 0x2c
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	60f8      	str	r0, [r7, #12]
 8000acc:	60b9      	str	r1, [r7, #8]
 8000ace:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	68bb      	ldr	r3, [r7, #8]
 8000ad6:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	fa93 f3a3 	rbit	r3, r3
 8000ade:	613b      	str	r3, [r7, #16]
  return result;
 8000ae0:	693b      	ldr	r3, [r7, #16]
 8000ae2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000ae4:	69bb      	ldr	r3, [r7, #24]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d101      	bne.n	8000aee <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8000aea:	2320      	movs	r3, #32
 8000aec:	e003      	b.n	8000af6 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8000aee:	69bb      	ldr	r3, [r7, #24]
 8000af0:	fab3 f383 	clz	r3, r3
 8000af4:	b2db      	uxtb	r3, r3
 8000af6:	005b      	lsls	r3, r3, #1
 8000af8:	2103      	movs	r1, #3
 8000afa:	fa01 f303 	lsl.w	r3, r1, r3
 8000afe:	43db      	mvns	r3, r3
 8000b00:	401a      	ands	r2, r3
 8000b02:	68bb      	ldr	r3, [r7, #8]
 8000b04:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b06:	6a3b      	ldr	r3, [r7, #32]
 8000b08:	fa93 f3a3 	rbit	r3, r3
 8000b0c:	61fb      	str	r3, [r7, #28]
  return result;
 8000b0e:	69fb      	ldr	r3, [r7, #28]
 8000b10:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d101      	bne.n	8000b1c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000b18:	2320      	movs	r3, #32
 8000b1a:	e003      	b.n	8000b24 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b1e:	fab3 f383 	clz	r3, r3
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	005b      	lsls	r3, r3, #1
 8000b26:	6879      	ldr	r1, [r7, #4]
 8000b28:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2c:	431a      	orrs	r2, r3
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	601a      	str	r2, [r3, #0]
}
 8000b32:	bf00      	nop
 8000b34:	372c      	adds	r7, #44	@ 0x2c
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr

08000b3e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	b08b      	sub	sp, #44	@ 0x2c
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	60f8      	str	r0, [r7, #12]
 8000b46:	60b9      	str	r1, [r7, #8]
 8000b48:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	68da      	ldr	r2, [r3, #12]
 8000b4e:	68bb      	ldr	r3, [r7, #8]
 8000b50:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	fa93 f3a3 	rbit	r3, r3
 8000b58:	613b      	str	r3, [r7, #16]
  return result;
 8000b5a:	693b      	ldr	r3, [r7, #16]
 8000b5c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000b5e:	69bb      	ldr	r3, [r7, #24]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d101      	bne.n	8000b68 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000b64:	2320      	movs	r3, #32
 8000b66:	e003      	b.n	8000b70 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000b68:	69bb      	ldr	r3, [r7, #24]
 8000b6a:	fab3 f383 	clz	r3, r3
 8000b6e:	b2db      	uxtb	r3, r3
 8000b70:	005b      	lsls	r3, r3, #1
 8000b72:	2103      	movs	r1, #3
 8000b74:	fa01 f303 	lsl.w	r3, r1, r3
 8000b78:	43db      	mvns	r3, r3
 8000b7a:	401a      	ands	r2, r3
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b80:	6a3b      	ldr	r3, [r7, #32]
 8000b82:	fa93 f3a3 	rbit	r3, r3
 8000b86:	61fb      	str	r3, [r7, #28]
  return result;
 8000b88:	69fb      	ldr	r3, [r7, #28]
 8000b8a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d101      	bne.n	8000b96 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000b92:	2320      	movs	r3, #32
 8000b94:	e003      	b.n	8000b9e <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b98:	fab3 f383 	clz	r3, r3
 8000b9c:	b2db      	uxtb	r3, r3
 8000b9e:	005b      	lsls	r3, r3, #1
 8000ba0:	6879      	ldr	r1, [r7, #4]
 8000ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba6:	431a      	orrs	r2, r3
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	60da      	str	r2, [r3, #12]
}
 8000bac:	bf00      	nop
 8000bae:	372c      	adds	r7, #44	@ 0x2c
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr

08000bb8 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	041a      	lsls	r2, r3, #16
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	619a      	str	r2, [r3, #24]
}
 8000bca:	bf00      	nop
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr

08000bd6 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	b085      	sub	sp, #20
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	6078      	str	r0, [r7, #4]
 8000bde:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	695b      	ldr	r3, [r3, #20]
 8000be4:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8000be6:	68fa      	ldr	r2, [r7, #12]
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	4013      	ands	r3, r2
 8000bec:	041a      	lsls	r2, r3, #16
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	43d9      	mvns	r1, r3
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	400b      	ands	r3, r1
 8000bf6:	431a      	orrs	r2, r3
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	619a      	str	r2, [r3, #24]
}
 8000bfc:	bf00      	nop
 8000bfe:	3714      	adds	r7, #20
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr

08000c08 <TestTask1>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void TestTask1(void *argument) {
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
	for (;;) {
		LL_GPIO_TogglePin(GPIOA, LL_GPIO_PIN_5);
 8000c10:	2120      	movs	r1, #32
 8000c12:	4804      	ldr	r0, [pc, #16]	@ (8000c24 <TestTask1+0x1c>)
 8000c14:	f7ff ffdf 	bl	8000bd6 <LL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(500));
 8000c18:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000c1c:	f001 fbce 	bl	80023bc <vTaskDelay>
		LL_GPIO_TogglePin(GPIOA, LL_GPIO_PIN_5);
 8000c20:	bf00      	nop
 8000c22:	e7f5      	b.n	8000c10 <TestTask1+0x8>
 8000c24:	40020000 	.word	0x40020000

08000c28 <TestTask2>:
	}
}

void TestTask2(void *argument) {
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
	for (;;) {
		LL_GPIO_TogglePin(GPIOA, LL_GPIO_PIN_5);
 8000c30:	2120      	movs	r1, #32
 8000c32:	4804      	ldr	r0, [pc, #16]	@ (8000c44 <TestTask2+0x1c>)
 8000c34:	f7ff ffcf 	bl	8000bd6 <LL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(5000));
 8000c38:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000c3c:	f001 fbbe 	bl	80023bc <vTaskDelay>
		LL_GPIO_TogglePin(GPIOA, LL_GPIO_PIN_5);
 8000c40:	bf00      	nop
 8000c42:	e7f5      	b.n	8000c30 <TestTask2+0x8>
 8000c44:	40020000 	.word	0x40020000

08000c48 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000c4e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000c52:	f7ff fe69 	bl	8000928 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000c56:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8000c5a:	f7ff fe4d 	bl	80008f8 <LL_APB1_GRP1_EnableClock>

	/* System interrupt init*/
	NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c5e:	2003      	movs	r0, #3
 8000c60:	f7ff fc86 	bl	8000570 <__NVIC_SetPriorityGrouping>

	/* PendSV_IRQn interrupt configuration */
	NVIC_SetPriority(PendSV_IRQn,
 8000c64:	f7ff fca8 	bl	80005b8 <__NVIC_GetPriorityGrouping>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	210f      	movs	r1, #15
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff fcf8 	bl	8000664 <NVIC_EncodePriority>
 8000c74:	4603      	mov	r3, r0
 8000c76:	4619      	mov	r1, r3
 8000c78:	f06f 0001 	mvn.w	r0, #1
 8000c7c:	f7ff fcc8 	bl	8000610 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 15, 0));
	/* SysTick_IRQn interrupt configuration */
	NVIC_SetPriority(SysTick_IRQn,
 8000c80:	f7ff fc9a 	bl	80005b8 <__NVIC_GetPriorityGrouping>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2200      	movs	r2, #0
 8000c88:	210f      	movs	r1, #15
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff fcea 	bl	8000664 <NVIC_EncodePriority>
 8000c90:	4603      	mov	r3, r0
 8000c92:	4619      	mov	r1, r3
 8000c94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c98:	f7ff fcba 	bl	8000610 <__NVIC_SetPriority>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000c9c:	f000 f824 	bl	8000ce8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000ca0:	f000 f8c4 	bl	8000e2c <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000ca4:	f000 f872 	bl	8000d8c <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	xTaskCreate(TestTask1, "Task1", 128, NULL, 1, NULL);
 8000ca8:	2300      	movs	r3, #0
 8000caa:	9301      	str	r3, [sp, #4]
 8000cac:	2301      	movs	r3, #1
 8000cae:	9300      	str	r3, [sp, #0]
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	2280      	movs	r2, #128	@ 0x80
 8000cb4:	4908      	ldr	r1, [pc, #32]	@ (8000cd8 <main+0x90>)
 8000cb6:	4809      	ldr	r0, [pc, #36]	@ (8000cdc <main+0x94>)
 8000cb8:	f001 fa48 	bl	800214c <xTaskCreate>
	xTaskCreate(TestTask2, "Task2", 128, NULL, 1, NULL);
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	9301      	str	r3, [sp, #4]
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	9300      	str	r3, [sp, #0]
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	2280      	movs	r2, #128	@ 0x80
 8000cc8:	4905      	ldr	r1, [pc, #20]	@ (8000ce0 <main+0x98>)
 8000cca:	4806      	ldr	r0, [pc, #24]	@ (8000ce4 <main+0x9c>)
 8000ccc:	f001 fa3e 	bl	800214c <xTaskCreate>
	/* add threads, ... */

	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	vTaskStartScheduler();
 8000cd0:	f001 fbaa 	bl	8002428 <vTaskStartScheduler>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8000cd4:	bf00      	nop
 8000cd6:	e7fd      	b.n	8000cd4 <main+0x8c>
 8000cd8:	08003384 	.word	0x08003384
 8000cdc:	08000c09 	.word	0x08000c09
 8000ce0:	0800338c 	.word	0x0800338c
 8000ce4:	08000c29 	.word	0x08000c29

08000ce8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
	LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8000cec:	2002      	movs	r0, #2
 8000cee:	f7ff fe69 	bl	80009c4 <LL_FLASH_SetLatency>
	while (LL_FLASH_GetLatency() != LL_FLASH_LATENCY_2) {
 8000cf2:	bf00      	nop
 8000cf4:	f7ff fe7a 	bl	80009ec <LL_FLASH_GetLatency>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	d1fa      	bne.n	8000cf4 <SystemClock_Config+0xc>
	}
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE3);
 8000cfe:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000d02:	f7ff fe91 	bl	8000a28 <LL_PWR_SetRegulVoltageScaling>
	LL_PWR_DisableOverDriveMode();
 8000d06:	f7ff fe7f 	bl	8000a08 <LL_PWR_DisableOverDriveMode>
	LL_RCC_HSI_SetCalibTrimming(16);
 8000d0a:	2010      	movs	r0, #16
 8000d0c:	f7ff fd00 	bl	8000710 <LL_RCC_HSI_SetCalibTrimming>
	LL_RCC_HSI_Enable();
 8000d10:	f7ff fcdc 	bl	80006cc <LL_RCC_HSI_Enable>

	/* Wait till HSI is ready */
	while (LL_RCC_HSI_IsReady() != 1) {
 8000d14:	bf00      	nop
 8000d16:	f7ff fce9 	bl	80006ec <LL_RCC_HSI_IsReady>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	d1fa      	bne.n	8000d16 <SystemClock_Config+0x2e>

	}
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_16, 336,
 8000d20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d24:	f44f 72a8 	mov.w	r2, #336	@ 0x150
 8000d28:	2110      	movs	r1, #16
 8000d2a:	2000      	movs	r0, #0
 8000d2c:	f7ff fd9e 	bl	800086c <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLLP_DIV_4);
	LL_RCC_PLL_Enable();
 8000d30:	f7ff fd78 	bl	8000824 <LL_RCC_PLL_Enable>

	/* Wait till PLL is ready */
	while (LL_RCC_PLL_IsReady() != 1) {
 8000d34:	bf00      	nop
 8000d36:	f7ff fd85 	bl	8000844 <LL_RCC_PLL_IsReady>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b01      	cmp	r3, #1
 8000d3e:	d1fa      	bne.n	8000d36 <SystemClock_Config+0x4e>

	}
	while (LL_PWR_IsActiveFlag_VOS() == 0) {
 8000d40:	bf00      	nop
 8000d42:	f7ff fe85 	bl	8000a50 <LL_PWR_IsActiveFlag_VOS>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d0fa      	beq.n	8000d42 <SystemClock_Config+0x5a>
	}
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000d4c:	2000      	movs	r0, #0
 8000d4e:	f7ff fd17 	bl	8000780 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8000d52:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000d56:	f7ff fd27 	bl	80007a8 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000d5a:	2000      	movs	r0, #0
 8000d5c:	f7ff fd38 	bl	80007d0 <LL_RCC_SetAPB2Prescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000d60:	2002      	movs	r0, #2
 8000d62:	f7ff fceb 	bl	800073c <LL_RCC_SetSysClkSource>

	/* Wait till System clock is ready */
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {
 8000d66:	bf00      	nop
 8000d68:	f7ff fcfc 	bl	8000764 <LL_RCC_GetSysClkSource>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b08      	cmp	r3, #8
 8000d70:	d1fa      	bne.n	8000d68 <SystemClock_Config+0x80>

	}
	LL_Init1msTick(84000000);
 8000d72:	4805      	ldr	r0, [pc, #20]	@ (8000d88 <SystemClock_Config+0xa0>)
 8000d74:	f001 f8b8 	bl	8001ee8 <LL_Init1msTick>
	LL_SetSystemCoreClock(84000000);
 8000d78:	4803      	ldr	r0, [pc, #12]	@ (8000d88 <SystemClock_Config+0xa0>)
 8000d7a:	f001 f8c3 	bl	8001f04 <LL_SetSystemCoreClock>
	LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8000d7e:	2000      	movs	r0, #0
 8000d80:	f7ff fd3a 	bl	80007f8 <LL_RCC_SetTIMPrescaler>
}
 8000d84:	bf00      	nop
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	0501bd00 	.word	0x0501bd00

08000d8c <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b08e      	sub	sp, #56	@ 0x38
 8000d90:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN USART2_Init 0 */

	/* USER CODE END USART2_Init 0 */

	LL_USART_InitTypeDef USART_InitStruct = { 0 };
 8000d92:	f107 031c 	add.w	r3, r7, #28
 8000d96:	2200      	movs	r2, #0
 8000d98:	601a      	str	r2, [r3, #0]
 8000d9a:	605a      	str	r2, [r3, #4]
 8000d9c:	609a      	str	r2, [r3, #8]
 8000d9e:	60da      	str	r2, [r3, #12]
 8000da0:	611a      	str	r2, [r3, #16]
 8000da2:	615a      	str	r2, [r3, #20]
 8000da4:	619a      	str	r2, [r3, #24]

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000da6:	1d3b      	adds	r3, r7, #4
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	605a      	str	r2, [r3, #4]
 8000dae:	609a      	str	r2, [r3, #8]
 8000db0:	60da      	str	r2, [r3, #12]
 8000db2:	611a      	str	r2, [r3, #16]
 8000db4:	615a      	str	r2, [r3, #20]

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000db6:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000dba:	f7ff fd9d 	bl	80008f8 <LL_APB1_GRP1_EnableClock>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	f7ff fd82 	bl	80008c8 <LL_AHB1_GRP1_EnableClock>
	/**USART2 GPIO Configuration
	 PA2   ------> USART2_TX
	 PA3   ------> USART2_RX
	 */
	GPIO_InitStruct.Pin = USART_TX_Pin | USART_RX_Pin;
 8000dc4:	230c      	movs	r3, #12
 8000dc6:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000dc8:	2302      	movs	r3, #2
 8000dca:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000dcc:	2303      	movs	r3, #3
 8000dce:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000dd8:	2307      	movs	r3, #7
 8000dda:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ddc:	1d3b      	adds	r3, r7, #4
 8000dde:	4619      	mov	r1, r3
 8000de0:	4810      	ldr	r0, [pc, #64]	@ (8000e24 <MX_USART2_UART_Init+0x98>)
 8000de2:	f000 fb85 	bl	80014f0 <LL_GPIO_Init>

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	USART_InitStruct.BaudRate = 115200;
 8000de6:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000dea:	61fb      	str	r3, [r7, #28]
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000dec:	2300      	movs	r3, #0
 8000dee:	623b      	str	r3, [r7, #32]
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000df0:	2300      	movs	r3, #0
 8000df2:	627b      	str	r3, [r7, #36]	@ 0x24
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000df4:	2300      	movs	r3, #0
 8000df6:	62bb      	str	r3, [r7, #40]	@ 0x28
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000df8:	230c      	movs	r3, #12
 8000dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	633b      	str	r3, [r7, #48]	@ 0x30
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000e00:	2300      	movs	r3, #0
 8000e02:	637b      	str	r3, [r7, #52]	@ 0x34
	LL_USART_Init(USART2, &USART_InitStruct);
 8000e04:	f107 031c 	add.w	r3, r7, #28
 8000e08:	4619      	mov	r1, r3
 8000e0a:	4807      	ldr	r0, [pc, #28]	@ (8000e28 <MX_USART2_UART_Init+0x9c>)
 8000e0c:	f000 ffd2 	bl	8001db4 <LL_USART_Init>
	LL_USART_ConfigAsyncMode(USART2);
 8000e10:	4805      	ldr	r0, [pc, #20]	@ (8000e28 <MX_USART2_UART_Init+0x9c>)
 8000e12:	f7ff fe41 	bl	8000a98 <LL_USART_ConfigAsyncMode>
	LL_USART_Enable(USART2);
 8000e16:	4804      	ldr	r0, [pc, #16]	@ (8000e28 <MX_USART2_UART_Init+0x9c>)
 8000e18:	f7ff fe2e 	bl	8000a78 <LL_USART_Enable>
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000e1c:	bf00      	nop
 8000e1e:	3738      	adds	r7, #56	@ 0x38
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	40020000 	.word	0x40020000
 8000e28:	40004400 	.word	0x40004400

08000e2c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b088      	sub	sp, #32
 8000e30:	af00      	add	r7, sp, #0
	LL_EXTI_InitTypeDef EXTI_InitStruct = { 0 };
 8000e32:	f107 0318 	add.w	r3, r7, #24
 8000e36:	2200      	movs	r2, #0
 8000e38:	601a      	str	r2, [r3, #0]
 8000e3a:	605a      	str	r2, [r3, #4]
	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000e3c:	463b      	mov	r3, r7
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
 8000e42:	605a      	str	r2, [r3, #4]
 8000e44:	609a      	str	r2, [r3, #8]
 8000e46:	60da      	str	r2, [r3, #12]
 8000e48:	611a      	str	r2, [r3, #16]
 8000e4a:	615a      	str	r2, [r3, #20]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000e4c:	2004      	movs	r0, #4
 8000e4e:	f7ff fd3b 	bl	80008c8 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8000e52:	2080      	movs	r0, #128	@ 0x80
 8000e54:	f7ff fd38 	bl	80008c8 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000e58:	2001      	movs	r0, #1
 8000e5a:	f7ff fd35 	bl	80008c8 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000e5e:	2002      	movs	r0, #2
 8000e60:	f7ff fd32 	bl	80008c8 <LL_AHB1_GRP1_EnableClock>

	/**/
	LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8000e64:	2120      	movs	r1, #32
 8000e66:	4822      	ldr	r0, [pc, #136]	@ (8000ef0 <MX_GPIO_Init+0xc4>)
 8000e68:	f7ff fea6 	bl	8000bb8 <LL_GPIO_ResetOutputPin>

	/**/
	LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8000e6c:	4921      	ldr	r1, [pc, #132]	@ (8000ef4 <MX_GPIO_Init+0xc8>)
 8000e6e:	2002      	movs	r0, #2
 8000e70:	f7ff fd72 	bl	8000958 <LL_SYSCFG_SetEXTISource>

	/**/
	EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8000e74:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e78:	61bb      	str	r3, [r7, #24]
	EXTI_InitStruct.LineCommand = ENABLE;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	773b      	strb	r3, [r7, #28]
	EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	777b      	strb	r3, [r7, #29]
	EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000e82:	2302      	movs	r3, #2
 8000e84:	77bb      	strb	r3, [r7, #30]
	LL_EXTI_Init(&EXTI_InitStruct);
 8000e86:	f107 0318 	add.w	r3, r7, #24
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f000 f966 	bl	800115c <LL_EXTI_Init>

	/**/
	LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8000e90:	2200      	movs	r2, #0
 8000e92:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e96:	4818      	ldr	r0, [pc, #96]	@ (8000ef8 <MX_GPIO_Init+0xcc>)
 8000e98:	f7ff fe51 	bl	8000b3e <LL_GPIO_SetPinPull>

	/**/
	LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ea2:	4815      	ldr	r0, [pc, #84]	@ (8000ef8 <MX_GPIO_Init+0xcc>)
 8000ea4:	f7ff fe0e 	bl	8000ac4 <LL_GPIO_SetPinMode>

	/**/
	GPIO_InitStruct.Pin = LD2_Pin;
 8000ea8:	2320      	movs	r3, #32
 8000eaa:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000eac:	2301      	movs	r3, #1
 8000eae:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ebc:	463b      	mov	r3, r7
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	480b      	ldr	r0, [pc, #44]	@ (8000ef0 <MX_GPIO_Init+0xc4>)
 8000ec2:	f000 fb15 	bl	80014f0 <LL_GPIO_Init>

	/* EXTI interrupt init*/
	NVIC_SetPriority(EXTI15_10_IRQn,
 8000ec6:	f7ff fb77 	bl	80005b8 <__NVIC_GetPriorityGrouping>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2200      	movs	r2, #0
 8000ece:	2105      	movs	r1, #5
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fbc7 	bl	8000664 <NVIC_EncodePriority>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	4619      	mov	r1, r3
 8000eda:	2028      	movs	r0, #40	@ 0x28
 8000edc:	f7ff fb98 	bl	8000610 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 5, 0));
	NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ee0:	2028      	movs	r0, #40	@ 0x28
 8000ee2:	f7ff fb77 	bl	80005d4 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000ee6:	bf00      	nop
 8000ee8:	3720      	adds	r7, #32
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40020000 	.word	0x40020000
 8000ef4:	00f00003 	.word	0x00f00003
 8000ef8:	40020800 	.word	0x40020800

08000efc <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8000f04:	4b07      	ldr	r3, [pc, #28]	@ (8000f24 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8000f06:	695a      	ldr	r2, [r3, #20]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	687a      	ldr	r2, [r7, #4]
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	bf0c      	ite	eq
 8000f12:	2301      	moveq	r3, #1
 8000f14:	2300      	movne	r3, #0
 8000f16:	b2db      	uxtb	r3, r3
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr
 8000f24:	40013c00 	.word	0x40013c00

08000f28 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8000f30:	4a04      	ldr	r2, [pc, #16]	@ (8000f44 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6153      	str	r3, [r2, #20]
}
 8000f36:	bf00      	nop
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	40013c00 	.word	0x40013c00

08000f48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f4c:	bf00      	nop
 8000f4e:	e7fd      	b.n	8000f4c <NMI_Handler+0x4>

08000f50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f54:	bf00      	nop
 8000f56:	e7fd      	b.n	8000f54 <HardFault_Handler+0x4>

08000f58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f5c:	bf00      	nop
 8000f5e:	e7fd      	b.n	8000f5c <MemManage_Handler+0x4>

08000f60 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f64:	bf00      	nop
 8000f66:	e7fd      	b.n	8000f64 <BusFault_Handler+0x4>

08000f68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f6c:	bf00      	nop
 8000f6e:	e7fd      	b.n	8000f6c <UsageFault_Handler+0x4>

08000f70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f74:	bf00      	nop
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr

08000f7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  #if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000f82:	f001 fd4b 	bl	8002a1c <xTaskGetSchedulerState>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d001      	beq.n	8000f90 <SysTick_Handler+0x12>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000f8c:	f001 ff8c 	bl	8002ea8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)
 8000f98:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000f9c:	f7ff ffae 	bl	8000efc <LL_EXTI_IsActiveFlag_0_31>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d003      	beq.n	8000fae <EXTI15_10_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 8000fa6:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000faa:	f7ff ffbd 	bl	8000f28 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_13 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000fae:	bf00      	nop
 8000fb0:	bd80      	pop	{r7, pc}
	...

08000fb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fb8:	4b06      	ldr	r3, [pc, #24]	@ (8000fd4 <SystemInit+0x20>)
 8000fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fbe:	4a05      	ldr	r2, [pc, #20]	@ (8000fd4 <SystemInit+0x20>)
 8000fc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fc8:	bf00      	nop
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	e000ed00 	.word	0xe000ed00

08000fd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000fd8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001010 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000fdc:	f7ff ffea 	bl	8000fb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fe0:	480c      	ldr	r0, [pc, #48]	@ (8001014 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000fe2:	490d      	ldr	r1, [pc, #52]	@ (8001018 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000fe4:	4a0d      	ldr	r2, [pc, #52]	@ (800101c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000fe6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fe8:	e002      	b.n	8000ff0 <LoopCopyDataInit>

08000fea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fee:	3304      	adds	r3, #4

08000ff0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ff0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ff2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ff4:	d3f9      	bcc.n	8000fea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ff6:	4a0a      	ldr	r2, [pc, #40]	@ (8001020 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ff8:	4c0a      	ldr	r4, [pc, #40]	@ (8001024 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ffa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ffc:	e001      	b.n	8001002 <LoopFillZerobss>

08000ffe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ffe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001000:	3204      	adds	r2, #4

08001002 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001002:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001004:	d3fb      	bcc.n	8000ffe <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001006:	f002 f98d 	bl	8003324 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800100a:	f7ff fe1d 	bl	8000c48 <main>
  bx  lr    
 800100e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001010:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001014:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001018:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 800101c:	080033c4 	.word	0x080033c4
  ldr r2, =_sbss
 8001020:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 8001024:	20003fcc 	.word	0x20003fcc

08001028 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001028:	e7fe      	b.n	8001028 <ADC_IRQHandler>
	...

0800102c <LL_EXTI_EnableIT_0_31>:
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8001034:	4b05      	ldr	r3, [pc, #20]	@ (800104c <LL_EXTI_EnableIT_0_31+0x20>)
 8001036:	681a      	ldr	r2, [r3, #0]
 8001038:	4904      	ldr	r1, [pc, #16]	@ (800104c <LL_EXTI_EnableIT_0_31+0x20>)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4313      	orrs	r3, r2
 800103e:	600b      	str	r3, [r1, #0]
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	40013c00 	.word	0x40013c00

08001050 <LL_EXTI_DisableIT_0_31>:
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8001058:	4b06      	ldr	r3, [pc, #24]	@ (8001074 <LL_EXTI_DisableIT_0_31+0x24>)
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	43db      	mvns	r3, r3
 8001060:	4904      	ldr	r1, [pc, #16]	@ (8001074 <LL_EXTI_DisableIT_0_31+0x24>)
 8001062:	4013      	ands	r3, r2
 8001064:	600b      	str	r3, [r1, #0]
}
 8001066:	bf00      	nop
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	40013c00 	.word	0x40013c00

08001078 <LL_EXTI_EnableEvent_0_31>:
{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8001080:	4b05      	ldr	r3, [pc, #20]	@ (8001098 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001082:	685a      	ldr	r2, [r3, #4]
 8001084:	4904      	ldr	r1, [pc, #16]	@ (8001098 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4313      	orrs	r3, r2
 800108a:	604b      	str	r3, [r1, #4]
}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	40013c00 	.word	0x40013c00

0800109c <LL_EXTI_DisableEvent_0_31>:
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80010a4:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <LL_EXTI_DisableEvent_0_31+0x24>)
 80010a6:	685a      	ldr	r2, [r3, #4]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	43db      	mvns	r3, r3
 80010ac:	4904      	ldr	r1, [pc, #16]	@ (80010c0 <LL_EXTI_DisableEvent_0_31+0x24>)
 80010ae:	4013      	ands	r3, r2
 80010b0:	604b      	str	r3, [r1, #4]
}
 80010b2:	bf00      	nop
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	40013c00 	.word	0x40013c00

080010c4 <LL_EXTI_EnableRisingTrig_0_31>:
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 80010cc:	4b05      	ldr	r3, [pc, #20]	@ (80010e4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80010ce:	689a      	ldr	r2, [r3, #8]
 80010d0:	4904      	ldr	r1, [pc, #16]	@ (80010e4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	608b      	str	r3, [r1, #8]
}
 80010d8:	bf00      	nop
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	40013c00 	.word	0x40013c00

080010e8 <LL_EXTI_DisableRisingTrig_0_31>:
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 80010f0:	4b06      	ldr	r3, [pc, #24]	@ (800110c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80010f2:	689a      	ldr	r2, [r3, #8]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	43db      	mvns	r3, r3
 80010f8:	4904      	ldr	r1, [pc, #16]	@ (800110c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80010fa:	4013      	ands	r3, r2
 80010fc:	608b      	str	r3, [r1, #8]
}
 80010fe:	bf00      	nop
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	40013c00 	.word	0x40013c00

08001110 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8001118:	4b05      	ldr	r3, [pc, #20]	@ (8001130 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800111a:	68da      	ldr	r2, [r3, #12]
 800111c:	4904      	ldr	r1, [pc, #16]	@ (8001130 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4313      	orrs	r3, r2
 8001122:	60cb      	str	r3, [r1, #12]
}
 8001124:	bf00      	nop
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	40013c00 	.word	0x40013c00

08001134 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 800113c:	4b06      	ldr	r3, [pc, #24]	@ (8001158 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800113e:	68da      	ldr	r2, [r3, #12]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	43db      	mvns	r3, r3
 8001144:	4904      	ldr	r1, [pc, #16]	@ (8001158 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001146:	4013      	ands	r3, r2
 8001148:	60cb      	str	r3, [r1, #12]
}
 800114a:	bf00      	nop
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	40013c00 	.word	0x40013c00

0800115c <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8001164:	2300      	movs	r3, #0
 8001166:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	791b      	ldrb	r3, [r3, #4]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d065      	beq.n	800123c <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d06b      	beq.n	8001250 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	795b      	ldrb	r3, [r3, #5]
 800117c:	2b02      	cmp	r3, #2
 800117e:	d01c      	beq.n	80011ba <LL_EXTI_Init+0x5e>
 8001180:	2b02      	cmp	r3, #2
 8001182:	dc25      	bgt.n	80011d0 <LL_EXTI_Init+0x74>
 8001184:	2b00      	cmp	r3, #0
 8001186:	d002      	beq.n	800118e <LL_EXTI_Init+0x32>
 8001188:	2b01      	cmp	r3, #1
 800118a:	d00b      	beq.n	80011a4 <LL_EXTI_Init+0x48>
 800118c:	e020      	b.n	80011d0 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff ff82 	bl	800109c <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff ff45 	bl	800102c <LL_EXTI_EnableIT_0_31>
          break;
 80011a2:	e018      	b.n	80011d6 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff ff51 	bl	8001050 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff ff60 	bl	8001078 <LL_EXTI_EnableEvent_0_31>
          break;
 80011b8:	e00d      	b.n	80011d6 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff ff34 	bl	800102c <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff55 	bl	8001078 <LL_EXTI_EnableEvent_0_31>
          break;
 80011ce:	e002      	b.n	80011d6 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 80011d0:	2301      	movs	r3, #1
 80011d2:	73fb      	strb	r3, [r7, #15]
          break;
 80011d4:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	799b      	ldrb	r3, [r3, #6]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d038      	beq.n	8001250 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	799b      	ldrb	r3, [r3, #6]
 80011e2:	2b03      	cmp	r3, #3
 80011e4:	d01c      	beq.n	8001220 <LL_EXTI_Init+0xc4>
 80011e6:	2b03      	cmp	r3, #3
 80011e8:	dc25      	bgt.n	8001236 <LL_EXTI_Init+0xda>
 80011ea:	2b01      	cmp	r3, #1
 80011ec:	d002      	beq.n	80011f4 <LL_EXTI_Init+0x98>
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	d00b      	beq.n	800120a <LL_EXTI_Init+0xae>
 80011f2:	e020      	b.n	8001236 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff ff9b 	bl	8001134 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff ff5e 	bl	80010c4 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001208:	e022      	b.n	8001250 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff ff6a 	bl	80010e8 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff ff79 	bl	8001110 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800121e:	e017      	b.n	8001250 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff ff4d 	bl	80010c4 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff ff6e 	bl	8001110 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001234:	e00c      	b.n	8001250 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	73fb      	strb	r3, [r7, #15]
            break;
 800123a:	e009      	b.n	8001250 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff ff05 	bl	8001050 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff ff26 	bl	800109c <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 8001250:	7bfb      	ldrb	r3, [r7, #15]
}
 8001252:	4618      	mov	r0, r3
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <LL_GPIO_SetPinMode>:
{
 800125a:	b480      	push	{r7}
 800125c:	b08b      	sub	sp, #44	@ 0x2c
 800125e:	af00      	add	r7, sp, #0
 8001260:	60f8      	str	r0, [r7, #12]
 8001262:	60b9      	str	r1, [r7, #8]
 8001264:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	fa93 f3a3 	rbit	r3, r3
 8001274:	613b      	str	r3, [r7, #16]
  return result;
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800127a:	69bb      	ldr	r3, [r7, #24]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d101      	bne.n	8001284 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8001280:	2320      	movs	r3, #32
 8001282:	e003      	b.n	800128c <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	fab3 f383 	clz	r3, r3
 800128a:	b2db      	uxtb	r3, r3
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	2103      	movs	r1, #3
 8001290:	fa01 f303 	lsl.w	r3, r1, r3
 8001294:	43db      	mvns	r3, r3
 8001296:	401a      	ands	r2, r3
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800129c:	6a3b      	ldr	r3, [r7, #32]
 800129e:	fa93 f3a3 	rbit	r3, r3
 80012a2:	61fb      	str	r3, [r7, #28]
  return result;
 80012a4:	69fb      	ldr	r3, [r7, #28]
 80012a6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80012a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d101      	bne.n	80012b2 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80012ae:	2320      	movs	r3, #32
 80012b0:	e003      	b.n	80012ba <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80012b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012b4:	fab3 f383 	clz	r3, r3
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	6879      	ldr	r1, [r7, #4]
 80012be:	fa01 f303 	lsl.w	r3, r1, r3
 80012c2:	431a      	orrs	r2, r3
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	601a      	str	r2, [r3, #0]
}
 80012c8:	bf00      	nop
 80012ca:	372c      	adds	r7, #44	@ 0x2c
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr

080012d4 <LL_GPIO_SetPinOutputType>:
{
 80012d4:	b480      	push	{r7}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	60f8      	str	r0, [r7, #12]
 80012dc:	60b9      	str	r1, [r7, #8]
 80012de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	685a      	ldr	r2, [r3, #4]
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	43db      	mvns	r3, r3
 80012e8:	401a      	ands	r2, r3
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	6879      	ldr	r1, [r7, #4]
 80012ee:	fb01 f303 	mul.w	r3, r1, r3
 80012f2:	431a      	orrs	r2, r3
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	605a      	str	r2, [r3, #4]
}
 80012f8:	bf00      	nop
 80012fa:	3714      	adds	r7, #20
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <LL_GPIO_SetPinSpeed>:
{
 8001304:	b480      	push	{r7}
 8001306:	b08b      	sub	sp, #44	@ 0x2c
 8001308:	af00      	add	r7, sp, #0
 800130a:	60f8      	str	r0, [r7, #12]
 800130c:	60b9      	str	r1, [r7, #8]
 800130e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	689a      	ldr	r2, [r3, #8]
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	fa93 f3a3 	rbit	r3, r3
 800131e:	613b      	str	r3, [r7, #16]
  return result;
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d101      	bne.n	800132e <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800132a:	2320      	movs	r3, #32
 800132c:	e003      	b.n	8001336 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	fab3 f383 	clz	r3, r3
 8001334:	b2db      	uxtb	r3, r3
 8001336:	005b      	lsls	r3, r3, #1
 8001338:	2103      	movs	r1, #3
 800133a:	fa01 f303 	lsl.w	r3, r1, r3
 800133e:	43db      	mvns	r3, r3
 8001340:	401a      	ands	r2, r3
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001346:	6a3b      	ldr	r3, [r7, #32]
 8001348:	fa93 f3a3 	rbit	r3, r3
 800134c:	61fb      	str	r3, [r7, #28]
  return result;
 800134e:	69fb      	ldr	r3, [r7, #28]
 8001350:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001354:	2b00      	cmp	r3, #0
 8001356:	d101      	bne.n	800135c <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8001358:	2320      	movs	r3, #32
 800135a:	e003      	b.n	8001364 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800135c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800135e:	fab3 f383 	clz	r3, r3
 8001362:	b2db      	uxtb	r3, r3
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	6879      	ldr	r1, [r7, #4]
 8001368:	fa01 f303 	lsl.w	r3, r1, r3
 800136c:	431a      	orrs	r2, r3
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	609a      	str	r2, [r3, #8]
}
 8001372:	bf00      	nop
 8001374:	372c      	adds	r7, #44	@ 0x2c
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr

0800137e <LL_GPIO_SetPinPull>:
{
 800137e:	b480      	push	{r7}
 8001380:	b08b      	sub	sp, #44	@ 0x2c
 8001382:	af00      	add	r7, sp, #0
 8001384:	60f8      	str	r0, [r7, #12]
 8001386:	60b9      	str	r1, [r7, #8]
 8001388:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	68da      	ldr	r2, [r3, #12]
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	fa93 f3a3 	rbit	r3, r3
 8001398:	613b      	str	r3, [r7, #16]
  return result;
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800139e:	69bb      	ldr	r3, [r7, #24]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d101      	bne.n	80013a8 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80013a4:	2320      	movs	r3, #32
 80013a6:	e003      	b.n	80013b0 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	fab3 f383 	clz	r3, r3
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	2103      	movs	r1, #3
 80013b4:	fa01 f303 	lsl.w	r3, r1, r3
 80013b8:	43db      	mvns	r3, r3
 80013ba:	401a      	ands	r2, r3
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013c0:	6a3b      	ldr	r3, [r7, #32]
 80013c2:	fa93 f3a3 	rbit	r3, r3
 80013c6:	61fb      	str	r3, [r7, #28]
  return result;
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80013cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d101      	bne.n	80013d6 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80013d2:	2320      	movs	r3, #32
 80013d4:	e003      	b.n	80013de <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80013d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013d8:	fab3 f383 	clz	r3, r3
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	6879      	ldr	r1, [r7, #4]
 80013e2:	fa01 f303 	lsl.w	r3, r1, r3
 80013e6:	431a      	orrs	r2, r3
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	60da      	str	r2, [r3, #12]
}
 80013ec:	bf00      	nop
 80013ee:	372c      	adds	r7, #44	@ 0x2c
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr

080013f8 <LL_GPIO_SetAFPin_0_7>:
{
 80013f8:	b480      	push	{r7}
 80013fa:	b08b      	sub	sp, #44	@ 0x2c
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60f8      	str	r0, [r7, #12]
 8001400:	60b9      	str	r1, [r7, #8]
 8001402:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	6a1a      	ldr	r2, [r3, #32]
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	fa93 f3a3 	rbit	r3, r3
 8001412:	613b      	str	r3, [r7, #16]
  return result;
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d101      	bne.n	8001422 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800141e:	2320      	movs	r3, #32
 8001420:	e003      	b.n	800142a <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	fab3 f383 	clz	r3, r3
 8001428:	b2db      	uxtb	r3, r3
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	210f      	movs	r1, #15
 800142e:	fa01 f303 	lsl.w	r3, r1, r3
 8001432:	43db      	mvns	r3, r3
 8001434:	401a      	ands	r2, r3
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800143a:	6a3b      	ldr	r3, [r7, #32]
 800143c:	fa93 f3a3 	rbit	r3, r3
 8001440:	61fb      	str	r3, [r7, #28]
  return result;
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001448:	2b00      	cmp	r3, #0
 800144a:	d101      	bne.n	8001450 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800144c:	2320      	movs	r3, #32
 800144e:	e003      	b.n	8001458 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8001450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001452:	fab3 f383 	clz	r3, r3
 8001456:	b2db      	uxtb	r3, r3
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	6879      	ldr	r1, [r7, #4]
 800145c:	fa01 f303 	lsl.w	r3, r1, r3
 8001460:	431a      	orrs	r2, r3
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	621a      	str	r2, [r3, #32]
}
 8001466:	bf00      	nop
 8001468:	372c      	adds	r7, #44	@ 0x2c
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <LL_GPIO_SetAFPin_8_15>:
{
 8001472:	b480      	push	{r7}
 8001474:	b08b      	sub	sp, #44	@ 0x2c
 8001476:	af00      	add	r7, sp, #0
 8001478:	60f8      	str	r0, [r7, #12]
 800147a:	60b9      	str	r1, [r7, #8]
 800147c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	0a1b      	lsrs	r3, r3, #8
 8001486:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	fa93 f3a3 	rbit	r3, r3
 800148e:	613b      	str	r3, [r7, #16]
  return result;
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d101      	bne.n	800149e <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800149a:	2320      	movs	r3, #32
 800149c:	e003      	b.n	80014a6 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800149e:	69bb      	ldr	r3, [r7, #24]
 80014a0:	fab3 f383 	clz	r3, r3
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	210f      	movs	r1, #15
 80014aa:	fa01 f303 	lsl.w	r3, r1, r3
 80014ae:	43db      	mvns	r3, r3
 80014b0:	401a      	ands	r2, r3
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	0a1b      	lsrs	r3, r3, #8
 80014b6:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014b8:	6a3b      	ldr	r3, [r7, #32]
 80014ba:	fa93 f3a3 	rbit	r3, r3
 80014be:	61fb      	str	r3, [r7, #28]
  return result;
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80014c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d101      	bne.n	80014ce <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80014ca:	2320      	movs	r3, #32
 80014cc:	e003      	b.n	80014d6 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80014ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d0:	fab3 f383 	clz	r3, r3
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	6879      	ldr	r1, [r7, #4]
 80014da:	fa01 f303 	lsl.w	r3, r1, r3
 80014de:	431a      	orrs	r2, r3
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80014e4:	bf00      	nop
 80014e6:	372c      	adds	r7, #44	@ 0x2c
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08a      	sub	sp, #40	@ 0x28
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80014fa:	2300      	movs	r3, #0
 80014fc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 80014fe:	2300      	movs	r3, #0
 8001500:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001508:	69bb      	ldr	r3, [r7, #24]
 800150a:	fa93 f3a3 	rbit	r3, r3
 800150e:	617b      	str	r3, [r7, #20]
  return result;
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8001514:	69fb      	ldr	r3, [r7, #28]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d101      	bne.n	800151e <LL_GPIO_Init+0x2e>
    return 32U;
 800151a:	2320      	movs	r3, #32
 800151c:	e003      	b.n	8001526 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	fab3 f383 	clz	r3, r3
 8001524:	b2db      	uxtb	r3, r3
 8001526:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001528:	e057      	b.n	80015da <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	2101      	movs	r1, #1
 8001530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001532:	fa01 f303 	lsl.w	r3, r1, r3
 8001536:	4013      	ands	r3, r2
 8001538:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 800153a:	6a3b      	ldr	r3, [r7, #32]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d049      	beq.n	80015d4 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	2b01      	cmp	r3, #1
 8001546:	d003      	beq.n	8001550 <LL_GPIO_Init+0x60>
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	2b02      	cmp	r3, #2
 800154e:	d10d      	bne.n	800156c <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	461a      	mov	r2, r3
 8001556:	6a39      	ldr	r1, [r7, #32]
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f7ff fed3 	bl	8001304 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	68db      	ldr	r3, [r3, #12]
 8001562:	461a      	mov	r2, r3
 8001564:	6a39      	ldr	r1, [r7, #32]
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f7ff feb4 	bl	80012d4 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	691b      	ldr	r3, [r3, #16]
 8001570:	461a      	mov	r2, r3
 8001572:	6a39      	ldr	r1, [r7, #32]
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	f7ff ff02 	bl	800137e <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	2b02      	cmp	r3, #2
 8001580:	d121      	bne.n	80015c6 <LL_GPIO_Init+0xd6>
 8001582:	6a3b      	ldr	r3, [r7, #32]
 8001584:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	fa93 f3a3 	rbit	r3, r3
 800158c:	60bb      	str	r3, [r7, #8]
  return result;
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d101      	bne.n	800159c <LL_GPIO_Init+0xac>
    return 32U;
 8001598:	2320      	movs	r3, #32
 800159a:	e003      	b.n	80015a4 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	fab3 f383 	clz	r3, r3
 80015a2:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80015a4:	2b07      	cmp	r3, #7
 80015a6:	d807      	bhi.n	80015b8 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	695b      	ldr	r3, [r3, #20]
 80015ac:	461a      	mov	r2, r3
 80015ae:	6a39      	ldr	r1, [r7, #32]
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f7ff ff21 	bl	80013f8 <LL_GPIO_SetAFPin_0_7>
 80015b6:	e006      	b.n	80015c6 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	695b      	ldr	r3, [r3, #20]
 80015bc:	461a      	mov	r2, r3
 80015be:	6a39      	ldr	r1, [r7, #32]
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	f7ff ff56 	bl	8001472 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	461a      	mov	r2, r3
 80015cc:	6a39      	ldr	r1, [r7, #32]
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f7ff fe43 	bl	800125a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80015d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d6:	3301      	adds	r3, #1
 80015d8:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e0:	fa22 f303 	lsr.w	r3, r2, r3
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d1a0      	bne.n	800152a <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 80015e8:	2300      	movs	r3, #0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3728      	adds	r7, #40	@ 0x28
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <LL_RCC_GetSysClkSource>:
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80015f8:	4b04      	ldr	r3, [pc, #16]	@ (800160c <LL_RCC_GetSysClkSource+0x18>)
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	f003 030c 	and.w	r3, r3, #12
}
 8001600:	4618      	mov	r0, r3
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	40023800 	.word	0x40023800

08001610 <LL_RCC_GetAHBPrescaler>:
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001614:	4b04      	ldr	r3, [pc, #16]	@ (8001628 <LL_RCC_GetAHBPrescaler+0x18>)
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800161c:	4618      	mov	r0, r3
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	40023800 	.word	0x40023800

0800162c <LL_RCC_GetAPB1Prescaler>:
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001630:	4b04      	ldr	r3, [pc, #16]	@ (8001644 <LL_RCC_GetAPB1Prescaler+0x18>)
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8001638:	4618      	mov	r0, r3
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	40023800 	.word	0x40023800

08001648 <LL_RCC_GetAPB2Prescaler>:
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800164c:	4b04      	ldr	r3, [pc, #16]	@ (8001660 <LL_RCC_GetAPB2Prescaler+0x18>)
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001654:	4618      	mov	r0, r3
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	40023800 	.word	0x40023800

08001664 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001668:	4b04      	ldr	r3, [pc, #16]	@ (800167c <LL_RCC_PLL_GetMainSource+0x18>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8001670:	4618      	mov	r0, r3
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	40023800 	.word	0x40023800

08001680 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001684:	4b04      	ldr	r3, [pc, #16]	@ (8001698 <LL_RCC_PLL_GetN+0x18>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	099b      	lsrs	r3, r3, #6
 800168a:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800168e:	4618      	mov	r0, r3
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr
 8001698:	40023800 	.word	0x40023800

0800169c <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80016a0:	4b04      	ldr	r3, [pc, #16]	@ (80016b4 <LL_RCC_PLL_GetP+0x18>)
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	40023800 	.word	0x40023800

080016b8 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80016bc:	4b04      	ldr	r3, [pc, #16]	@ (80016d0 <LL_RCC_PLL_GetR+0x18>)
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	40023800 	.word	0x40023800

080016d4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80016d8:	4b04      	ldr	r3, [pc, #16]	@ (80016ec <LL_RCC_PLL_GetDivider+0x18>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	40023800 	.word	0x40023800

080016f0 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80016f8:	f000 f820 	bl	800173c <RCC_GetSystemClockFreq>
 80016fc:	4602      	mov	r2, r0
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4618      	mov	r0, r3
 8001708:	f000 f85c 	bl	80017c4 <RCC_GetHCLKClockFreq>
 800170c:	4602      	mov	r2, r0
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	4618      	mov	r0, r3
 8001718:	f000 f86a 	bl	80017f0 <RCC_GetPCLK1ClockFreq>
 800171c:	4602      	mov	r2, r0
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	4618      	mov	r0, r3
 8001728:	f000 f876 	bl	8001818 <RCC_GetPCLK2ClockFreq>
 800172c:	4602      	mov	r2, r0
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	60da      	str	r2, [r3, #12]
}
 8001732:	bf00      	nop
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
	...

0800173c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001742:	2300      	movs	r3, #0
 8001744:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001746:	f7ff ff55 	bl	80015f4 <LL_RCC_GetSysClkSource>
 800174a:	4603      	mov	r3, r0
 800174c:	2b0c      	cmp	r3, #12
 800174e:	d82d      	bhi.n	80017ac <RCC_GetSystemClockFreq+0x70>
 8001750:	a201      	add	r2, pc, #4	@ (adr r2, 8001758 <RCC_GetSystemClockFreq+0x1c>)
 8001752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001756:	bf00      	nop
 8001758:	0800178d 	.word	0x0800178d
 800175c:	080017ad 	.word	0x080017ad
 8001760:	080017ad 	.word	0x080017ad
 8001764:	080017ad 	.word	0x080017ad
 8001768:	08001793 	.word	0x08001793
 800176c:	080017ad 	.word	0x080017ad
 8001770:	080017ad 	.word	0x080017ad
 8001774:	080017ad 	.word	0x080017ad
 8001778:	08001799 	.word	0x08001799
 800177c:	080017ad 	.word	0x080017ad
 8001780:	080017ad 	.word	0x080017ad
 8001784:	080017ad 	.word	0x080017ad
 8001788:	080017a3 	.word	0x080017a3
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800178c:	4b0b      	ldr	r3, [pc, #44]	@ (80017bc <RCC_GetSystemClockFreq+0x80>)
 800178e:	607b      	str	r3, [r7, #4]
      break;
 8001790:	e00f      	b.n	80017b2 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001792:	4b0b      	ldr	r3, [pc, #44]	@ (80017c0 <RCC_GetSystemClockFreq+0x84>)
 8001794:	607b      	str	r3, [r7, #4]
      break;
 8001796:	e00c      	b.n	80017b2 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8001798:	2008      	movs	r0, #8
 800179a:	f000 f851 	bl	8001840 <RCC_PLL_GetFreqDomain_SYS>
 800179e:	6078      	str	r0, [r7, #4]
      break;
 80017a0:	e007      	b.n	80017b2 <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 80017a2:	200c      	movs	r0, #12
 80017a4:	f000 f84c 	bl	8001840 <RCC_PLL_GetFreqDomain_SYS>
 80017a8:	6078      	str	r0, [r7, #4]
      break;
 80017aa:	e002      	b.n	80017b2 <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 80017ac:	4b03      	ldr	r3, [pc, #12]	@ (80017bc <RCC_GetSystemClockFreq+0x80>)
 80017ae:	607b      	str	r3, [r7, #4]
      break;
 80017b0:	bf00      	nop
  }

  return frequency;
 80017b2:	687b      	ldr	r3, [r7, #4]
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	00f42400 	.word	0x00f42400
 80017c0:	007a1200 	.word	0x007a1200

080017c4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80017cc:	f7ff ff20 	bl	8001610 <LL_RCC_GetAHBPrescaler>
 80017d0:	4603      	mov	r3, r0
 80017d2:	091b      	lsrs	r3, r3, #4
 80017d4:	f003 030f 	and.w	r3, r3, #15
 80017d8:	4a04      	ldr	r2, [pc, #16]	@ (80017ec <RCC_GetHCLKClockFreq+0x28>)
 80017da:	5cd3      	ldrb	r3, [r2, r3]
 80017dc:	461a      	mov	r2, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	40d3      	lsrs	r3, r2
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	0800339c 	.word	0x0800339c

080017f0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80017f8:	f7ff ff18 	bl	800162c <LL_RCC_GetAPB1Prescaler>
 80017fc:	4603      	mov	r3, r0
 80017fe:	0a9b      	lsrs	r3, r3, #10
 8001800:	4a04      	ldr	r2, [pc, #16]	@ (8001814 <RCC_GetPCLK1ClockFreq+0x24>)
 8001802:	5cd3      	ldrb	r3, [r2, r3]
 8001804:	461a      	mov	r2, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	40d3      	lsrs	r3, r2
}
 800180a:	4618      	mov	r0, r3
 800180c:	3708      	adds	r7, #8
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	080033ac 	.word	0x080033ac

08001818 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001820:	f7ff ff12 	bl	8001648 <LL_RCC_GetAPB2Prescaler>
 8001824:	4603      	mov	r3, r0
 8001826:	0b5b      	lsrs	r3, r3, #13
 8001828:	4a04      	ldr	r2, [pc, #16]	@ (800183c <RCC_GetPCLK2ClockFreq+0x24>)
 800182a:	5cd3      	ldrb	r3, [r2, r3]
 800182c:	461a      	mov	r2, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	40d3      	lsrs	r3, r2
}
 8001832:	4618      	mov	r0, r3
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	080033ac 	.word	0x080033ac

08001840 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8001840:	b590      	push	{r4, r7, lr}
 8001842:	b087      	sub	sp, #28
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8001848:	2300      	movs	r3, #0
 800184a:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 800184c:	2300      	movs	r3, #0
 800184e:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8001850:	2300      	movs	r3, #0
 8001852:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001854:	f7ff ff06 	bl	8001664 <LL_RCC_PLL_GetMainSource>
 8001858:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d004      	beq.n	800186a <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001866:	d003      	beq.n	8001870 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8001868:	e005      	b.n	8001876 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800186a:	4b1c      	ldr	r3, [pc, #112]	@ (80018dc <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 800186c:	617b      	str	r3, [r7, #20]
      break;
 800186e:	e005      	b.n	800187c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001870:	4b1b      	ldr	r3, [pc, #108]	@ (80018e0 <RCC_PLL_GetFreqDomain_SYS+0xa0>)
 8001872:	617b      	str	r3, [r7, #20]
      break;
 8001874:	e002      	b.n	800187c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8001876:	4b19      	ldr	r3, [pc, #100]	@ (80018dc <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8001878:	617b      	str	r3, [r7, #20]
      break;
 800187a:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b08      	cmp	r3, #8
 8001880:	d114      	bne.n	80018ac <RCC_PLL_GetFreqDomain_SYS+0x6c>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001882:	f7ff ff27 	bl	80016d4 <LL_RCC_PLL_GetDivider>
 8001886:	4602      	mov	r2, r0
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	fbb3 f4f2 	udiv	r4, r3, r2
 800188e:	f7ff fef7 	bl	8001680 <LL_RCC_PLL_GetN>
 8001892:	4603      	mov	r3, r0
 8001894:	fb03 f404 	mul.w	r4, r3, r4
 8001898:	f7ff ff00 	bl	800169c <LL_RCC_PLL_GetP>
 800189c:	4603      	mov	r3, r0
 800189e:	0c1b      	lsrs	r3, r3, #16
 80018a0:	3301      	adds	r3, #1
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	fbb4 f3f3 	udiv	r3, r4, r3
 80018a8:	613b      	str	r3, [r7, #16]
 80018aa:	e011      	b.n	80018d0 <RCC_PLL_GetFreqDomain_SYS+0x90>
                                              LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80018ac:	f7ff ff12 	bl	80016d4 <LL_RCC_PLL_GetDivider>
 80018b0:	4602      	mov	r2, r0
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	fbb3 f4f2 	udiv	r4, r3, r2
 80018b8:	f7ff fee2 	bl	8001680 <LL_RCC_PLL_GetN>
 80018bc:	4603      	mov	r3, r0
 80018be:	fb03 f404 	mul.w	r4, r3, r4
 80018c2:	f7ff fef9 	bl	80016b8 <LL_RCC_PLL_GetR>
 80018c6:	4603      	mov	r3, r0
 80018c8:	0f1b      	lsrs	r3, r3, #28
 80018ca:	fbb4 f3f3 	udiv	r3, r4, r3
 80018ce:	613b      	str	r3, [r7, #16]
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 80018d0:	693b      	ldr	r3, [r7, #16]
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	371c      	adds	r7, #28
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd90      	pop	{r4, r7, pc}
 80018da:	bf00      	nop
 80018dc:	00f42400 	.word	0x00f42400
 80018e0:	007a1200 	.word	0x007a1200

080018e4 <LL_USART_IsEnabled>:
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80018f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80018f8:	bf0c      	ite	eq
 80018fa:	2301      	moveq	r3, #1
 80018fc:	2300      	movne	r3, #0
 80018fe:	b2db      	uxtb	r3, r3
}
 8001900:	4618      	mov	r0, r3
 8001902:	370c      	adds	r7, #12
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <LL_USART_SetStopBitsLength>:
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	691b      	ldr	r3, [r3, #16]
 800191a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	431a      	orrs	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	611a      	str	r2, [r3, #16]
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr

08001932 <LL_USART_SetHWFlowCtrl>:
{
 8001932:	b480      	push	{r7}
 8001934:	b083      	sub	sp, #12
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
 800193a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	695b      	ldr	r3, [r3, #20]
 8001940:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	431a      	orrs	r2, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	615a      	str	r2, [r3, #20]
}
 800194c:	bf00      	nop
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <LL_USART_SetBaudRate>:
{
 8001958:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800195c:	b0c0      	sub	sp, #256	@ 0x100
 800195e:	af00      	add	r7, sp, #0
 8001960:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001964:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8001968:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 800196c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001974:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001978:	f040 810c 	bne.w	8001b94 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800197c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001980:	2200      	movs	r2, #0
 8001982:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001986:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800198a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800198e:	4622      	mov	r2, r4
 8001990:	462b      	mov	r3, r5
 8001992:	1891      	adds	r1, r2, r2
 8001994:	6639      	str	r1, [r7, #96]	@ 0x60
 8001996:	415b      	adcs	r3, r3
 8001998:	667b      	str	r3, [r7, #100]	@ 0x64
 800199a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800199e:	4621      	mov	r1, r4
 80019a0:	eb12 0801 	adds.w	r8, r2, r1
 80019a4:	4629      	mov	r1, r5
 80019a6:	eb43 0901 	adc.w	r9, r3, r1
 80019aa:	f04f 0200 	mov.w	r2, #0
 80019ae:	f04f 0300 	mov.w	r3, #0
 80019b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019be:	4690      	mov	r8, r2
 80019c0:	4699      	mov	r9, r3
 80019c2:	4623      	mov	r3, r4
 80019c4:	eb18 0303 	adds.w	r3, r8, r3
 80019c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80019cc:	462b      	mov	r3, r5
 80019ce:	eb49 0303 	adc.w	r3, r9, r3
 80019d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80019d6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80019da:	2200      	movs	r2, #0
 80019dc:	469a      	mov	sl, r3
 80019de:	4693      	mov	fp, r2
 80019e0:	eb1a 030a 	adds.w	r3, sl, sl
 80019e4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80019e6:	eb4b 030b 	adc.w	r3, fp, fp
 80019ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80019ec:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80019f0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80019f4:	f7fe fc0c 	bl	8000210 <__aeabi_uldivmod>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4b64      	ldr	r3, [pc, #400]	@ (8001b90 <LL_USART_SetBaudRate+0x238>)
 80019fe:	fba3 2302 	umull	r2, r3, r3, r2
 8001a02:	095b      	lsrs	r3, r3, #5
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	011b      	lsls	r3, r3, #4
 8001a08:	b29c      	uxth	r4, r3
 8001a0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001a0e:	2200      	movs	r2, #0
 8001a10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001a14:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001a18:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8001a1c:	4642      	mov	r2, r8
 8001a1e:	464b      	mov	r3, r9
 8001a20:	1891      	adds	r1, r2, r2
 8001a22:	6539      	str	r1, [r7, #80]	@ 0x50
 8001a24:	415b      	adcs	r3, r3
 8001a26:	657b      	str	r3, [r7, #84]	@ 0x54
 8001a28:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001a2c:	4641      	mov	r1, r8
 8001a2e:	1851      	adds	r1, r2, r1
 8001a30:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001a32:	4649      	mov	r1, r9
 8001a34:	414b      	adcs	r3, r1
 8001a36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001a38:	f04f 0200 	mov.w	r2, #0
 8001a3c:	f04f 0300 	mov.w	r3, #0
 8001a40:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 8001a44:	4659      	mov	r1, fp
 8001a46:	00cb      	lsls	r3, r1, #3
 8001a48:	4651      	mov	r1, sl
 8001a4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001a4e:	4651      	mov	r1, sl
 8001a50:	00ca      	lsls	r2, r1, #3
 8001a52:	4610      	mov	r0, r2
 8001a54:	4619      	mov	r1, r3
 8001a56:	4603      	mov	r3, r0
 8001a58:	4642      	mov	r2, r8
 8001a5a:	189b      	adds	r3, r3, r2
 8001a5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001a60:	464b      	mov	r3, r9
 8001a62:	460a      	mov	r2, r1
 8001a64:	eb42 0303 	adc.w	r3, r2, r3
 8001a68:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001a6c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001a70:	2200      	movs	r2, #0
 8001a72:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001a76:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001a7a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8001a7e:	460b      	mov	r3, r1
 8001a80:	18db      	adds	r3, r3, r3
 8001a82:	643b      	str	r3, [r7, #64]	@ 0x40
 8001a84:	4613      	mov	r3, r2
 8001a86:	eb42 0303 	adc.w	r3, r2, r3
 8001a8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8001a8c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001a90:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8001a94:	f7fe fbbc 	bl	8000210 <__aeabi_uldivmod>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	4611      	mov	r1, r2
 8001a9e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b90 <LL_USART_SetBaudRate+0x238>)
 8001aa0:	fba3 2301 	umull	r2, r3, r3, r1
 8001aa4:	095b      	lsrs	r3, r3, #5
 8001aa6:	2264      	movs	r2, #100	@ 0x64
 8001aa8:	fb02 f303 	mul.w	r3, r2, r3
 8001aac:	1acb      	subs	r3, r1, r3
 8001aae:	00db      	lsls	r3, r3, #3
 8001ab0:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001ab4:	4b36      	ldr	r3, [pc, #216]	@ (8001b90 <LL_USART_SetBaudRate+0x238>)
 8001ab6:	fba3 2302 	umull	r2, r3, r3, r2
 8001aba:	095b      	lsrs	r3, r3, #5
 8001abc:	b29b      	uxth	r3, r3
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	b29b      	uxth	r3, r3
 8001ac2:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	4423      	add	r3, r4
 8001aca:	b29c      	uxth	r4, r3
 8001acc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001ad6:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001ada:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8001ade:	4642      	mov	r2, r8
 8001ae0:	464b      	mov	r3, r9
 8001ae2:	1891      	adds	r1, r2, r2
 8001ae4:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001ae6:	415b      	adcs	r3, r3
 8001ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001aea:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001aee:	4641      	mov	r1, r8
 8001af0:	1851      	adds	r1, r2, r1
 8001af2:	6339      	str	r1, [r7, #48]	@ 0x30
 8001af4:	4649      	mov	r1, r9
 8001af6:	414b      	adcs	r3, r1
 8001af8:	637b      	str	r3, [r7, #52]	@ 0x34
 8001afa:	f04f 0200 	mov.w	r2, #0
 8001afe:	f04f 0300 	mov.w	r3, #0
 8001b02:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8001b06:	4659      	mov	r1, fp
 8001b08:	00cb      	lsls	r3, r1, #3
 8001b0a:	4651      	mov	r1, sl
 8001b0c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001b10:	4651      	mov	r1, sl
 8001b12:	00ca      	lsls	r2, r1, #3
 8001b14:	4610      	mov	r0, r2
 8001b16:	4619      	mov	r1, r3
 8001b18:	4603      	mov	r3, r0
 8001b1a:	4642      	mov	r2, r8
 8001b1c:	189b      	adds	r3, r3, r2
 8001b1e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001b22:	464b      	mov	r3, r9
 8001b24:	460a      	mov	r2, r1
 8001b26:	eb42 0303 	adc.w	r3, r2, r3
 8001b2a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001b2e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001b32:	2200      	movs	r2, #0
 8001b34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001b38:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001b3c:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8001b40:	460b      	mov	r3, r1
 8001b42:	18db      	adds	r3, r3, r3
 8001b44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b46:	4613      	mov	r3, r2
 8001b48:	eb42 0303 	adc.w	r3, r2, r3
 8001b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b4e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001b52:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8001b56:	f7fe fb5b 	bl	8000210 <__aeabi_uldivmod>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b90 <LL_USART_SetBaudRate+0x238>)
 8001b60:	fba3 1302 	umull	r1, r3, r3, r2
 8001b64:	095b      	lsrs	r3, r3, #5
 8001b66:	2164      	movs	r1, #100	@ 0x64
 8001b68:	fb01 f303 	mul.w	r3, r1, r3
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	00db      	lsls	r3, r3, #3
 8001b70:	3332      	adds	r3, #50	@ 0x32
 8001b72:	4a07      	ldr	r2, [pc, #28]	@ (8001b90 <LL_USART_SetBaudRate+0x238>)
 8001b74:	fba2 2303 	umull	r2, r3, r2, r3
 8001b78:	095b      	lsrs	r3, r3, #5
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	f003 0307 	and.w	r3, r3, #7
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	4423      	add	r3, r4
 8001b84:	b29b      	uxth	r3, r3
 8001b86:	461a      	mov	r2, r3
 8001b88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001b8c:	609a      	str	r2, [r3, #8]
}
 8001b8e:	e108      	b.n	8001da2 <LL_USART_SetBaudRate+0x44a>
 8001b90:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001b94:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001b9e:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001ba2:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8001ba6:	4642      	mov	r2, r8
 8001ba8:	464b      	mov	r3, r9
 8001baa:	1891      	adds	r1, r2, r2
 8001bac:	6239      	str	r1, [r7, #32]
 8001bae:	415b      	adcs	r3, r3
 8001bb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001bb6:	4641      	mov	r1, r8
 8001bb8:	1854      	adds	r4, r2, r1
 8001bba:	4649      	mov	r1, r9
 8001bbc:	eb43 0501 	adc.w	r5, r3, r1
 8001bc0:	f04f 0200 	mov.w	r2, #0
 8001bc4:	f04f 0300 	mov.w	r3, #0
 8001bc8:	00eb      	lsls	r3, r5, #3
 8001bca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001bce:	00e2      	lsls	r2, r4, #3
 8001bd0:	4614      	mov	r4, r2
 8001bd2:	461d      	mov	r5, r3
 8001bd4:	4643      	mov	r3, r8
 8001bd6:	18e3      	adds	r3, r4, r3
 8001bd8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001bdc:	464b      	mov	r3, r9
 8001bde:	eb45 0303 	adc.w	r3, r5, r3
 8001be2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001be6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001bea:	2200      	movs	r2, #0
 8001bec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001bf0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	f04f 0300 	mov.w	r3, #0
 8001bfc:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8001c00:	4629      	mov	r1, r5
 8001c02:	008b      	lsls	r3, r1, #2
 8001c04:	4621      	mov	r1, r4
 8001c06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001c0a:	4621      	mov	r1, r4
 8001c0c:	008a      	lsls	r2, r1, #2
 8001c0e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8001c12:	f7fe fafd 	bl	8000210 <__aeabi_uldivmod>
 8001c16:	4602      	mov	r2, r0
 8001c18:	460b      	mov	r3, r1
 8001c1a:	4b65      	ldr	r3, [pc, #404]	@ (8001db0 <LL_USART_SetBaudRate+0x458>)
 8001c1c:	fba3 2302 	umull	r2, r3, r3, r2
 8001c20:	095b      	lsrs	r3, r3, #5
 8001c22:	b29b      	uxth	r3, r3
 8001c24:	011b      	lsls	r3, r3, #4
 8001c26:	b29c      	uxth	r4, r3
 8001c28:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001c32:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001c36:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8001c3a:	4642      	mov	r2, r8
 8001c3c:	464b      	mov	r3, r9
 8001c3e:	1891      	adds	r1, r2, r2
 8001c40:	61b9      	str	r1, [r7, #24]
 8001c42:	415b      	adcs	r3, r3
 8001c44:	61fb      	str	r3, [r7, #28]
 8001c46:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c4a:	4641      	mov	r1, r8
 8001c4c:	1851      	adds	r1, r2, r1
 8001c4e:	6139      	str	r1, [r7, #16]
 8001c50:	4649      	mov	r1, r9
 8001c52:	414b      	adcs	r3, r1
 8001c54:	617b      	str	r3, [r7, #20]
 8001c56:	f04f 0200 	mov.w	r2, #0
 8001c5a:	f04f 0300 	mov.w	r3, #0
 8001c5e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001c62:	4659      	mov	r1, fp
 8001c64:	00cb      	lsls	r3, r1, #3
 8001c66:	4651      	mov	r1, sl
 8001c68:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c6c:	4651      	mov	r1, sl
 8001c6e:	00ca      	lsls	r2, r1, #3
 8001c70:	4610      	mov	r0, r2
 8001c72:	4619      	mov	r1, r3
 8001c74:	4603      	mov	r3, r0
 8001c76:	4642      	mov	r2, r8
 8001c78:	189b      	adds	r3, r3, r2
 8001c7a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001c7e:	464b      	mov	r3, r9
 8001c80:	460a      	mov	r2, r1
 8001c82:	eb42 0303 	adc.w	r3, r2, r3
 8001c86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001c8a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001c94:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001c98:	f04f 0200 	mov.w	r2, #0
 8001c9c:	f04f 0300 	mov.w	r3, #0
 8001ca0:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8001ca4:	4649      	mov	r1, r9
 8001ca6:	008b      	lsls	r3, r1, #2
 8001ca8:	4641      	mov	r1, r8
 8001caa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001cae:	4641      	mov	r1, r8
 8001cb0:	008a      	lsls	r2, r1, #2
 8001cb2:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8001cb6:	f7fe faab 	bl	8000210 <__aeabi_uldivmod>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	4611      	mov	r1, r2
 8001cc0:	4b3b      	ldr	r3, [pc, #236]	@ (8001db0 <LL_USART_SetBaudRate+0x458>)
 8001cc2:	fba3 2301 	umull	r2, r3, r3, r1
 8001cc6:	095b      	lsrs	r3, r3, #5
 8001cc8:	2264      	movs	r2, #100	@ 0x64
 8001cca:	fb02 f303 	mul.w	r3, r2, r3
 8001cce:	1acb      	subs	r3, r1, r3
 8001cd0:	011b      	lsls	r3, r3, #4
 8001cd2:	3332      	adds	r3, #50	@ 0x32
 8001cd4:	4a36      	ldr	r2, [pc, #216]	@ (8001db0 <LL_USART_SetBaudRate+0x458>)
 8001cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cda:	095b      	lsrs	r3, r3, #5
 8001cdc:	b29b      	uxth	r3, r3
 8001cde:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	4423      	add	r3, r4
 8001ce6:	b29c      	uxth	r4, r3
 8001ce8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001cec:	2200      	movs	r2, #0
 8001cee:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001cf0:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001cf2:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8001cf6:	4642      	mov	r2, r8
 8001cf8:	464b      	mov	r3, r9
 8001cfa:	1891      	adds	r1, r2, r2
 8001cfc:	60b9      	str	r1, [r7, #8]
 8001cfe:	415b      	adcs	r3, r3
 8001d00:	60fb      	str	r3, [r7, #12]
 8001d02:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d06:	4641      	mov	r1, r8
 8001d08:	1851      	adds	r1, r2, r1
 8001d0a:	6039      	str	r1, [r7, #0]
 8001d0c:	4649      	mov	r1, r9
 8001d0e:	414b      	adcs	r3, r1
 8001d10:	607b      	str	r3, [r7, #4]
 8001d12:	f04f 0200 	mov.w	r2, #0
 8001d16:	f04f 0300 	mov.w	r3, #0
 8001d1a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001d1e:	4659      	mov	r1, fp
 8001d20:	00cb      	lsls	r3, r1, #3
 8001d22:	4651      	mov	r1, sl
 8001d24:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001d28:	4651      	mov	r1, sl
 8001d2a:	00ca      	lsls	r2, r1, #3
 8001d2c:	4610      	mov	r0, r2
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4603      	mov	r3, r0
 8001d32:	4642      	mov	r2, r8
 8001d34:	189b      	adds	r3, r3, r2
 8001d36:	673b      	str	r3, [r7, #112]	@ 0x70
 8001d38:	464b      	mov	r3, r9
 8001d3a:	460a      	mov	r2, r1
 8001d3c:	eb42 0303 	adc.w	r3, r2, r3
 8001d40:	677b      	str	r3, [r7, #116]	@ 0x74
 8001d42:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001d46:	2200      	movs	r2, #0
 8001d48:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001d4a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001d4c:	f04f 0200 	mov.w	r2, #0
 8001d50:	f04f 0300 	mov.w	r3, #0
 8001d54:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8001d58:	4649      	mov	r1, r9
 8001d5a:	008b      	lsls	r3, r1, #2
 8001d5c:	4641      	mov	r1, r8
 8001d5e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d62:	4641      	mov	r1, r8
 8001d64:	008a      	lsls	r2, r1, #2
 8001d66:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001d6a:	f7fe fa51 	bl	8000210 <__aeabi_uldivmod>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	460b      	mov	r3, r1
 8001d72:	4b0f      	ldr	r3, [pc, #60]	@ (8001db0 <LL_USART_SetBaudRate+0x458>)
 8001d74:	fba3 1302 	umull	r1, r3, r3, r2
 8001d78:	095b      	lsrs	r3, r3, #5
 8001d7a:	2164      	movs	r1, #100	@ 0x64
 8001d7c:	fb01 f303 	mul.w	r3, r1, r3
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	011b      	lsls	r3, r3, #4
 8001d84:	3332      	adds	r3, #50	@ 0x32
 8001d86:	4a0a      	ldr	r2, [pc, #40]	@ (8001db0 <LL_USART_SetBaudRate+0x458>)
 8001d88:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8c:	095b      	lsrs	r3, r3, #5
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	f003 030f 	and.w	r3, r3, #15
 8001d94:	b29b      	uxth	r3, r3
 8001d96:	4423      	add	r3, r4
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001da0:	609a      	str	r2, [r3, #8]
}
 8001da2:	bf00      	nop
 8001da4:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001da8:	46bd      	mov	sp, r7
 8001daa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001dae:	bf00      	nop
 8001db0:	51eb851f 	.word	0x51eb851f

08001db4 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b088      	sub	sp, #32
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f7ff fd8c 	bl	80018e4 <LL_USART_IsEnabled>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d15e      	bne.n	8001e90 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8001dda:	f023 030c 	bic.w	r3, r3, #12
 8001dde:	683a      	ldr	r2, [r7, #0]
 8001de0:	6851      	ldr	r1, [r2, #4]
 8001de2:	683a      	ldr	r2, [r7, #0]
 8001de4:	68d2      	ldr	r2, [r2, #12]
 8001de6:	4311      	orrs	r1, r2
 8001de8:	683a      	ldr	r2, [r7, #0]
 8001dea:	6912      	ldr	r2, [r2, #16]
 8001dec:	4311      	orrs	r1, r2
 8001dee:	683a      	ldr	r2, [r7, #0]
 8001df0:	6992      	ldr	r2, [r2, #24]
 8001df2:	430a      	orrs	r2, r1
 8001df4:	431a      	orrs	r2, r3
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	4619      	mov	r1, r3
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f7ff fd83 	bl	800190c <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	695b      	ldr	r3, [r3, #20]
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f7ff fd90 	bl	8001932 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8001e12:	f107 0308 	add.w	r3, r7, #8
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7ff fc6a 	bl	80016f0 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	4a1f      	ldr	r2, [pc, #124]	@ (8001e9c <LL_USART_Init+0xe8>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d102      	bne.n	8001e2a <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	61bb      	str	r3, [r7, #24]
 8001e28:	e021      	b.n	8001e6e <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ea0 <LL_USART_Init+0xec>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d102      	bne.n	8001e38 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	61bb      	str	r3, [r7, #24]
 8001e36:	e01a      	b.n	8001e6e <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	4a1a      	ldr	r2, [pc, #104]	@ (8001ea4 <LL_USART_Init+0xf0>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d102      	bne.n	8001e46 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	61bb      	str	r3, [r7, #24]
 8001e44:	e013      	b.n	8001e6e <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4a17      	ldr	r2, [pc, #92]	@ (8001ea8 <LL_USART_Init+0xf4>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d102      	bne.n	8001e54 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	61bb      	str	r3, [r7, #24]
 8001e52:	e00c      	b.n	8001e6e <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	4a15      	ldr	r2, [pc, #84]	@ (8001eac <LL_USART_Init+0xf8>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d102      	bne.n	8001e62 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	61bb      	str	r3, [r7, #24]
 8001e60:	e005      	b.n	8001e6e <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a12      	ldr	r2, [pc, #72]	@ (8001eb0 <LL_USART_Init+0xfc>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d101      	bne.n	8001e6e <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001e6e:	69bb      	ldr	r3, [r7, #24]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d00d      	beq.n	8001e90 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d009      	beq.n	8001e90 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8001e88:	69b9      	ldr	r1, [r7, #24]
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f7ff fd64 	bl	8001958 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001e90:	7ffb      	ldrb	r3, [r7, #31]
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3720      	adds	r7, #32
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40011000 	.word	0x40011000
 8001ea0:	40004400 	.word	0x40004400
 8001ea4:	40004800 	.word	0x40004800
 8001ea8:	40011400 	.word	0x40011400
 8001eac:	40004c00 	.word	0x40004c00
 8001eb0:	40005000 	.word	0x40005000

08001eb4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec6:	4a07      	ldr	r2, [pc, #28]	@ (8001ee4 <LL_InitTick+0x30>)
 8001ec8:	3b01      	subs	r3, #1
 8001eca:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001ecc:	4b05      	ldr	r3, [pc, #20]	@ (8001ee4 <LL_InitTick+0x30>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ed2:	4b04      	ldr	r3, [pc, #16]	@ (8001ee4 <LL_InitTick+0x30>)
 8001ed4:	2205      	movs	r2, #5
 8001ed6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr
 8001ee4:	e000e010 	.word	0xe000e010

08001ee8 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001ef0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f7ff ffdd 	bl	8001eb4 <LL_InitTick>
}
 8001efa:	bf00      	nop
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
	...

08001f04 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001f0c:	4a04      	ldr	r2, [pc, #16]	@ (8001f20 <LL_SetSystemCoreClock+0x1c>)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6013      	str	r3, [r2, #0]
}
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	20000000 	.word	0x20000000

08001f24 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f103 0208 	add.w	r2, r3, #8
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f3c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f103 0208 	add.w	r2, r3, #8
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f103 0208 	add.w	r2, r3, #8
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001f58:	bf00      	nop
 8001f5a:	370c      	adds	r7, #12
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr

08001f64 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001f72:	bf00      	nop
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr

08001f7e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001f7e:	b480      	push	{r7}
 8001f80:	b085      	sub	sp, #20
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
 8001f86:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	68fa      	ldr	r2, [r7, #12]
 8001f92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	689a      	ldr	r2, [r3, #8]
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	683a      	ldr	r2, [r7, #0]
 8001fa2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	683a      	ldr	r2, [r7, #0]
 8001fa8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	1c5a      	adds	r2, r3, #1
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	601a      	str	r2, [r3, #0]
}
 8001fba:	bf00      	nop
 8001fbc:	3714      	adds	r7, #20
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr

08001fc6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	b085      	sub	sp, #20
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
 8001fce:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001fdc:	d103      	bne.n	8001fe6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	e00c      	b.n	8002000 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	3308      	adds	r3, #8
 8001fea:	60fb      	str	r3, [r7, #12]
 8001fec:	e002      	b.n	8001ff4 <vListInsert+0x2e>
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	68ba      	ldr	r2, [r7, #8]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d2f6      	bcs.n	8001fee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	685a      	ldr	r2, [r3, #4]
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	683a      	ldr	r2, [r7, #0]
 800200e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	68fa      	ldr	r2, [r7, #12]
 8002014:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	683a      	ldr	r2, [r7, #0]
 800201a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	1c5a      	adds	r2, r3, #1
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	601a      	str	r2, [r3, #0]
}
 800202c:	bf00      	nop
 800202e:	3714      	adds	r7, #20
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002038:	b480      	push	{r7}
 800203a:	b085      	sub	sp, #20
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	691b      	ldr	r3, [r3, #16]
 8002044:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	6892      	ldr	r2, [r2, #8]
 800204e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	6852      	ldr	r2, [r2, #4]
 8002058:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	429a      	cmp	r2, r3
 8002062:	d103      	bne.n	800206c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689a      	ldr	r2, [r3, #8]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	1e5a      	subs	r2, r3, #1
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
}
 8002080:	4618      	mov	r0, r3
 8002082:	3714      	adds	r7, #20
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800208c:	b580      	push	{r7, lr}
 800208e:	b08e      	sub	sp, #56	@ 0x38
 8002090:	af04      	add	r7, sp, #16
 8002092:	60f8      	str	r0, [r7, #12]
 8002094:	60b9      	str	r1, [r7, #8]
 8002096:	607a      	str	r2, [r7, #4]
 8002098:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800209a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800209c:	2b00      	cmp	r3, #0
 800209e:	d10b      	bne.n	80020b8 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80020a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020a4:	f383 8811 	msr	BASEPRI, r3
 80020a8:	f3bf 8f6f 	isb	sy
 80020ac:	f3bf 8f4f 	dsb	sy
 80020b0:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80020b2:	bf00      	nop
 80020b4:	bf00      	nop
 80020b6:	e7fd      	b.n	80020b4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80020b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d10b      	bne.n	80020d6 <xTaskCreateStatic+0x4a>
	__asm volatile
 80020be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020c2:	f383 8811 	msr	BASEPRI, r3
 80020c6:	f3bf 8f6f 	isb	sy
 80020ca:	f3bf 8f4f 	dsb	sy
 80020ce:	61fb      	str	r3, [r7, #28]
}
 80020d0:	bf00      	nop
 80020d2:	bf00      	nop
 80020d4:	e7fd      	b.n	80020d2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80020d6:	2354      	movs	r3, #84	@ 0x54
 80020d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	2b54      	cmp	r3, #84	@ 0x54
 80020de:	d00b      	beq.n	80020f8 <xTaskCreateStatic+0x6c>
	__asm volatile
 80020e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020e4:	f383 8811 	msr	BASEPRI, r3
 80020e8:	f3bf 8f6f 	isb	sy
 80020ec:	f3bf 8f4f 	dsb	sy
 80020f0:	61bb      	str	r3, [r7, #24]
}
 80020f2:	bf00      	nop
 80020f4:	bf00      	nop
 80020f6:	e7fd      	b.n	80020f4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80020f8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80020fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d01e      	beq.n	800213e <xTaskCreateStatic+0xb2>
 8002100:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002102:	2b00      	cmp	r3, #0
 8002104:	d01b      	beq.n	800213e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002108:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800210a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800210e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002112:	2202      	movs	r2, #2
 8002114:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002118:	2300      	movs	r3, #0
 800211a:	9303      	str	r3, [sp, #12]
 800211c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800211e:	9302      	str	r3, [sp, #8]
 8002120:	f107 0314 	add.w	r3, r7, #20
 8002124:	9301      	str	r3, [sp, #4]
 8002126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002128:	9300      	str	r3, [sp, #0]
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	687a      	ldr	r2, [r7, #4]
 800212e:	68b9      	ldr	r1, [r7, #8]
 8002130:	68f8      	ldr	r0, [r7, #12]
 8002132:	f000 f850 	bl	80021d6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002136:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002138:	f000 f8d6 	bl	80022e8 <prvAddNewTaskToReadyList>
 800213c:	e001      	b.n	8002142 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800213e:	2300      	movs	r3, #0
 8002140:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002142:	697b      	ldr	r3, [r7, #20]
	}
 8002144:	4618      	mov	r0, r3
 8002146:	3728      	adds	r7, #40	@ 0x28
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800214c:	b580      	push	{r7, lr}
 800214e:	b08c      	sub	sp, #48	@ 0x30
 8002150:	af04      	add	r7, sp, #16
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	603b      	str	r3, [r7, #0]
 8002158:	4613      	mov	r3, r2
 800215a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800215c:	88fb      	ldrh	r3, [r7, #6]
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	4618      	mov	r0, r3
 8002162:	f000 fef1 	bl	8002f48 <pvPortMalloc>
 8002166:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d00e      	beq.n	800218c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800216e:	2054      	movs	r0, #84	@ 0x54
 8002170:	f000 feea 	bl	8002f48 <pvPortMalloc>
 8002174:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d003      	beq.n	8002184 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	697a      	ldr	r2, [r7, #20]
 8002180:	631a      	str	r2, [r3, #48]	@ 0x30
 8002182:	e005      	b.n	8002190 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002184:	6978      	ldr	r0, [r7, #20]
 8002186:	f000 ffad 	bl	80030e4 <vPortFree>
 800218a:	e001      	b.n	8002190 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800218c:	2300      	movs	r3, #0
 800218e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d017      	beq.n	80021c6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	2200      	movs	r2, #0
 800219a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800219e:	88fa      	ldrh	r2, [r7, #6]
 80021a0:	2300      	movs	r3, #0
 80021a2:	9303      	str	r3, [sp, #12]
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	9302      	str	r3, [sp, #8]
 80021a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021aa:	9301      	str	r3, [sp, #4]
 80021ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021ae:	9300      	str	r3, [sp, #0]
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	68b9      	ldr	r1, [r7, #8]
 80021b4:	68f8      	ldr	r0, [r7, #12]
 80021b6:	f000 f80e 	bl	80021d6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80021ba:	69f8      	ldr	r0, [r7, #28]
 80021bc:	f000 f894 	bl	80022e8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80021c0:	2301      	movs	r3, #1
 80021c2:	61bb      	str	r3, [r7, #24]
 80021c4:	e002      	b.n	80021cc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80021c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021ca:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80021cc:	69bb      	ldr	r3, [r7, #24]
	}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3720      	adds	r7, #32
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b088      	sub	sp, #32
 80021da:	af00      	add	r7, sp, #0
 80021dc:	60f8      	str	r0, [r7, #12]
 80021de:	60b9      	str	r1, [r7, #8]
 80021e0:	607a      	str	r2, [r7, #4]
 80021e2:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80021e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80021ee:	3b01      	subs	r3, #1
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	4413      	add	r3, r2
 80021f4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80021f6:	69bb      	ldr	r3, [r7, #24]
 80021f8:	f023 0307 	bic.w	r3, r3, #7
 80021fc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80021fe:	69bb      	ldr	r3, [r7, #24]
 8002200:	f003 0307 	and.w	r3, r3, #7
 8002204:	2b00      	cmp	r3, #0
 8002206:	d00b      	beq.n	8002220 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8002208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800220c:	f383 8811 	msr	BASEPRI, r3
 8002210:	f3bf 8f6f 	isb	sy
 8002214:	f3bf 8f4f 	dsb	sy
 8002218:	617b      	str	r3, [r7, #20]
}
 800221a:	bf00      	nop
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d01f      	beq.n	8002266 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002226:	2300      	movs	r3, #0
 8002228:	61fb      	str	r3, [r7, #28]
 800222a:	e012      	b.n	8002252 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800222c:	68ba      	ldr	r2, [r7, #8]
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	4413      	add	r3, r2
 8002232:	7819      	ldrb	r1, [r3, #0]
 8002234:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	4413      	add	r3, r2
 800223a:	3334      	adds	r3, #52	@ 0x34
 800223c:	460a      	mov	r2, r1
 800223e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002240:	68ba      	ldr	r2, [r7, #8]
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	4413      	add	r3, r2
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d006      	beq.n	800225a <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	3301      	adds	r3, #1
 8002250:	61fb      	str	r3, [r7, #28]
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	2b0f      	cmp	r3, #15
 8002256:	d9e9      	bls.n	800222c <prvInitialiseNewTask+0x56>
 8002258:	e000      	b.n	800225c <prvInitialiseNewTask+0x86>
			{
				break;
 800225a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800225c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800225e:	2200      	movs	r2, #0
 8002260:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002264:	e003      	b.n	800226e <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002268:	2200      	movs	r2, #0
 800226a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800226e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002270:	2b06      	cmp	r3, #6
 8002272:	d901      	bls.n	8002278 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002274:	2306      	movs	r3, #6
 8002276:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800227a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800227c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800227e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002280:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002282:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002286:	2200      	movs	r2, #0
 8002288:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800228a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800228c:	3304      	adds	r3, #4
 800228e:	4618      	mov	r0, r3
 8002290:	f7ff fe68 	bl	8001f64 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002296:	3318      	adds	r3, #24
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff fe63 	bl	8001f64 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800229e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022a2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022a6:	f1c3 0207 	rsb	r2, r3, #7
 80022aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ac:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80022ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022b2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80022b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022b6:	2200      	movs	r2, #0
 80022b8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80022ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80022c2:	683a      	ldr	r2, [r7, #0]
 80022c4:	68f9      	ldr	r1, [r7, #12]
 80022c6:	69b8      	ldr	r0, [r7, #24]
 80022c8:	f000 fc2c 	bl	8002b24 <pxPortInitialiseStack>
 80022cc:	4602      	mov	r2, r0
 80022ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022d0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80022d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d002      	beq.n	80022de <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80022d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80022de:	bf00      	nop
 80022e0:	3720      	adds	r7, #32
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
	...

080022e8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80022f0:	f000 fd4a 	bl	8002d88 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80022f4:	4b2a      	ldr	r3, [pc, #168]	@ (80023a0 <prvAddNewTaskToReadyList+0xb8>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	3301      	adds	r3, #1
 80022fa:	4a29      	ldr	r2, [pc, #164]	@ (80023a0 <prvAddNewTaskToReadyList+0xb8>)
 80022fc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80022fe:	4b29      	ldr	r3, [pc, #164]	@ (80023a4 <prvAddNewTaskToReadyList+0xbc>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d109      	bne.n	800231a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002306:	4a27      	ldr	r2, [pc, #156]	@ (80023a4 <prvAddNewTaskToReadyList+0xbc>)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800230c:	4b24      	ldr	r3, [pc, #144]	@ (80023a0 <prvAddNewTaskToReadyList+0xb8>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d110      	bne.n	8002336 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002314:	f000 fac4 	bl	80028a0 <prvInitialiseTaskLists>
 8002318:	e00d      	b.n	8002336 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800231a:	4b23      	ldr	r3, [pc, #140]	@ (80023a8 <prvAddNewTaskToReadyList+0xc0>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d109      	bne.n	8002336 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002322:	4b20      	ldr	r3, [pc, #128]	@ (80023a4 <prvAddNewTaskToReadyList+0xbc>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800232c:	429a      	cmp	r2, r3
 800232e:	d802      	bhi.n	8002336 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002330:	4a1c      	ldr	r2, [pc, #112]	@ (80023a4 <prvAddNewTaskToReadyList+0xbc>)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002336:	4b1d      	ldr	r3, [pc, #116]	@ (80023ac <prvAddNewTaskToReadyList+0xc4>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	3301      	adds	r3, #1
 800233c:	4a1b      	ldr	r2, [pc, #108]	@ (80023ac <prvAddNewTaskToReadyList+0xc4>)
 800233e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002344:	2201      	movs	r2, #1
 8002346:	409a      	lsls	r2, r3
 8002348:	4b19      	ldr	r3, [pc, #100]	@ (80023b0 <prvAddNewTaskToReadyList+0xc8>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4313      	orrs	r3, r2
 800234e:	4a18      	ldr	r2, [pc, #96]	@ (80023b0 <prvAddNewTaskToReadyList+0xc8>)
 8002350:	6013      	str	r3, [r2, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002356:	4613      	mov	r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	4413      	add	r3, r2
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	4a15      	ldr	r2, [pc, #84]	@ (80023b4 <prvAddNewTaskToReadyList+0xcc>)
 8002360:	441a      	add	r2, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	3304      	adds	r3, #4
 8002366:	4619      	mov	r1, r3
 8002368:	4610      	mov	r0, r2
 800236a:	f7ff fe08 	bl	8001f7e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800236e:	f000 fd3d 	bl	8002dec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002372:	4b0d      	ldr	r3, [pc, #52]	@ (80023a8 <prvAddNewTaskToReadyList+0xc0>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d00e      	beq.n	8002398 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800237a:	4b0a      	ldr	r3, [pc, #40]	@ (80023a4 <prvAddNewTaskToReadyList+0xbc>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002384:	429a      	cmp	r2, r3
 8002386:	d207      	bcs.n	8002398 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002388:	4b0b      	ldr	r3, [pc, #44]	@ (80023b8 <prvAddNewTaskToReadyList+0xd0>)
 800238a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	f3bf 8f4f 	dsb	sy
 8002394:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002398:	bf00      	nop
 800239a:	3708      	adds	r7, #8
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	20000378 	.word	0x20000378
 80023a4:	20000278 	.word	0x20000278
 80023a8:	20000384 	.word	0x20000384
 80023ac:	20000394 	.word	0x20000394
 80023b0:	20000380 	.word	0x20000380
 80023b4:	2000027c 	.word	0x2000027c
 80023b8:	e000ed04 	.word	0xe000ed04

080023bc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80023c4:	2300      	movs	r3, #0
 80023c6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d018      	beq.n	8002400 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80023ce:	4b14      	ldr	r3, [pc, #80]	@ (8002420 <vTaskDelay+0x64>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d00b      	beq.n	80023ee <vTaskDelay+0x32>
	__asm volatile
 80023d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023da:	f383 8811 	msr	BASEPRI, r3
 80023de:	f3bf 8f6f 	isb	sy
 80023e2:	f3bf 8f4f 	dsb	sy
 80023e6:	60bb      	str	r3, [r7, #8]
}
 80023e8:	bf00      	nop
 80023ea:	bf00      	nop
 80023ec:	e7fd      	b.n	80023ea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80023ee:	f000 f87d 	bl	80024ec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80023f2:	2100      	movs	r1, #0
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f000 fb2f 	bl	8002a58 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80023fa:	f000 f885 	bl	8002508 <xTaskResumeAll>
 80023fe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d107      	bne.n	8002416 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8002406:	4b07      	ldr	r3, [pc, #28]	@ (8002424 <vTaskDelay+0x68>)
 8002408:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800240c:	601a      	str	r2, [r3, #0]
 800240e:	f3bf 8f4f 	dsb	sy
 8002412:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002416:	bf00      	nop
 8002418:	3710      	adds	r7, #16
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	200003a0 	.word	0x200003a0
 8002424:	e000ed04 	.word	0xe000ed04

08002428 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b08a      	sub	sp, #40	@ 0x28
 800242c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800242e:	2300      	movs	r3, #0
 8002430:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002432:	2300      	movs	r3, #0
 8002434:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002436:	463a      	mov	r2, r7
 8002438:	1d39      	adds	r1, r7, #4
 800243a:	f107 0308 	add.w	r3, r7, #8
 800243e:	4618      	mov	r0, r3
 8002440:	f7fe f87c 	bl	800053c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002444:	6839      	ldr	r1, [r7, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	68ba      	ldr	r2, [r7, #8]
 800244a:	9202      	str	r2, [sp, #8]
 800244c:	9301      	str	r3, [sp, #4]
 800244e:	2300      	movs	r3, #0
 8002450:	9300      	str	r3, [sp, #0]
 8002452:	2300      	movs	r3, #0
 8002454:	460a      	mov	r2, r1
 8002456:	491f      	ldr	r1, [pc, #124]	@ (80024d4 <vTaskStartScheduler+0xac>)
 8002458:	481f      	ldr	r0, [pc, #124]	@ (80024d8 <vTaskStartScheduler+0xb0>)
 800245a:	f7ff fe17 	bl	800208c <xTaskCreateStatic>
 800245e:	4603      	mov	r3, r0
 8002460:	4a1e      	ldr	r2, [pc, #120]	@ (80024dc <vTaskStartScheduler+0xb4>)
 8002462:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002464:	4b1d      	ldr	r3, [pc, #116]	@ (80024dc <vTaskStartScheduler+0xb4>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d002      	beq.n	8002472 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800246c:	2301      	movs	r3, #1
 800246e:	617b      	str	r3, [r7, #20]
 8002470:	e001      	b.n	8002476 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002472:	2300      	movs	r3, #0
 8002474:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	2b01      	cmp	r3, #1
 800247a:	d116      	bne.n	80024aa <vTaskStartScheduler+0x82>
	__asm volatile
 800247c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002480:	f383 8811 	msr	BASEPRI, r3
 8002484:	f3bf 8f6f 	isb	sy
 8002488:	f3bf 8f4f 	dsb	sy
 800248c:	613b      	str	r3, [r7, #16]
}
 800248e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002490:	4b13      	ldr	r3, [pc, #76]	@ (80024e0 <vTaskStartScheduler+0xb8>)
 8002492:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002496:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002498:	4b12      	ldr	r3, [pc, #72]	@ (80024e4 <vTaskStartScheduler+0xbc>)
 800249a:	2201      	movs	r2, #1
 800249c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800249e:	4b12      	ldr	r3, [pc, #72]	@ (80024e8 <vTaskStartScheduler+0xc0>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80024a4:	f000 fbcc 	bl	8002c40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80024a8:	e00f      	b.n	80024ca <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80024b0:	d10b      	bne.n	80024ca <vTaskStartScheduler+0xa2>
	__asm volatile
 80024b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024b6:	f383 8811 	msr	BASEPRI, r3
 80024ba:	f3bf 8f6f 	isb	sy
 80024be:	f3bf 8f4f 	dsb	sy
 80024c2:	60fb      	str	r3, [r7, #12]
}
 80024c4:	bf00      	nop
 80024c6:	bf00      	nop
 80024c8:	e7fd      	b.n	80024c6 <vTaskStartScheduler+0x9e>
}
 80024ca:	bf00      	nop
 80024cc:	3718      	adds	r7, #24
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	08003394 	.word	0x08003394
 80024d8:	08002871 	.word	0x08002871
 80024dc:	2000039c 	.word	0x2000039c
 80024e0:	20000398 	.word	0x20000398
 80024e4:	20000384 	.word	0x20000384
 80024e8:	2000037c 	.word	0x2000037c

080024ec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80024f0:	4b04      	ldr	r3, [pc, #16]	@ (8002504 <vTaskSuspendAll+0x18>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	3301      	adds	r3, #1
 80024f6:	4a03      	ldr	r2, [pc, #12]	@ (8002504 <vTaskSuspendAll+0x18>)
 80024f8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80024fa:	bf00      	nop
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	200003a0 	.word	0x200003a0

08002508 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800250e:	2300      	movs	r3, #0
 8002510:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002512:	2300      	movs	r3, #0
 8002514:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002516:	4b42      	ldr	r3, [pc, #264]	@ (8002620 <xTaskResumeAll+0x118>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d10b      	bne.n	8002536 <xTaskResumeAll+0x2e>
	__asm volatile
 800251e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002522:	f383 8811 	msr	BASEPRI, r3
 8002526:	f3bf 8f6f 	isb	sy
 800252a:	f3bf 8f4f 	dsb	sy
 800252e:	603b      	str	r3, [r7, #0]
}
 8002530:	bf00      	nop
 8002532:	bf00      	nop
 8002534:	e7fd      	b.n	8002532 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002536:	f000 fc27 	bl	8002d88 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800253a:	4b39      	ldr	r3, [pc, #228]	@ (8002620 <xTaskResumeAll+0x118>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	3b01      	subs	r3, #1
 8002540:	4a37      	ldr	r2, [pc, #220]	@ (8002620 <xTaskResumeAll+0x118>)
 8002542:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002544:	4b36      	ldr	r3, [pc, #216]	@ (8002620 <xTaskResumeAll+0x118>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d161      	bne.n	8002610 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800254c:	4b35      	ldr	r3, [pc, #212]	@ (8002624 <xTaskResumeAll+0x11c>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d05d      	beq.n	8002610 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002554:	e02e      	b.n	80025b4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002556:	4b34      	ldr	r3, [pc, #208]	@ (8002628 <xTaskResumeAll+0x120>)
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	3318      	adds	r3, #24
 8002562:	4618      	mov	r0, r3
 8002564:	f7ff fd68 	bl	8002038 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	3304      	adds	r3, #4
 800256c:	4618      	mov	r0, r3
 800256e:	f7ff fd63 	bl	8002038 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002576:	2201      	movs	r2, #1
 8002578:	409a      	lsls	r2, r3
 800257a:	4b2c      	ldr	r3, [pc, #176]	@ (800262c <xTaskResumeAll+0x124>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4313      	orrs	r3, r2
 8002580:	4a2a      	ldr	r2, [pc, #168]	@ (800262c <xTaskResumeAll+0x124>)
 8002582:	6013      	str	r3, [r2, #0]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002588:	4613      	mov	r3, r2
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	4413      	add	r3, r2
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	4a27      	ldr	r2, [pc, #156]	@ (8002630 <xTaskResumeAll+0x128>)
 8002592:	441a      	add	r2, r3
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	3304      	adds	r3, #4
 8002598:	4619      	mov	r1, r3
 800259a:	4610      	mov	r0, r2
 800259c:	f7ff fcef 	bl	8001f7e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025a4:	4b23      	ldr	r3, [pc, #140]	@ (8002634 <xTaskResumeAll+0x12c>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d302      	bcc.n	80025b4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80025ae:	4b22      	ldr	r3, [pc, #136]	@ (8002638 <xTaskResumeAll+0x130>)
 80025b0:	2201      	movs	r2, #1
 80025b2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80025b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002628 <xTaskResumeAll+0x120>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d1cc      	bne.n	8002556 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80025c2:	f000 fa0b 	bl	80029dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80025c6:	4b1d      	ldr	r3, [pc, #116]	@ (800263c <xTaskResumeAll+0x134>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d010      	beq.n	80025f4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80025d2:	f000 f837 	bl	8002644 <xTaskIncrementTick>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d002      	beq.n	80025e2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80025dc:	4b16      	ldr	r3, [pc, #88]	@ (8002638 <xTaskResumeAll+0x130>)
 80025de:	2201      	movs	r2, #1
 80025e0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	3b01      	subs	r3, #1
 80025e6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1f1      	bne.n	80025d2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80025ee:	4b13      	ldr	r3, [pc, #76]	@ (800263c <xTaskResumeAll+0x134>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80025f4:	4b10      	ldr	r3, [pc, #64]	@ (8002638 <xTaskResumeAll+0x130>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d009      	beq.n	8002610 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80025fc:	2301      	movs	r3, #1
 80025fe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002600:	4b0f      	ldr	r3, [pc, #60]	@ (8002640 <xTaskResumeAll+0x138>)
 8002602:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	f3bf 8f4f 	dsb	sy
 800260c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002610:	f000 fbec 	bl	8002dec <vPortExitCritical>

	return xAlreadyYielded;
 8002614:	68bb      	ldr	r3, [r7, #8]
}
 8002616:	4618      	mov	r0, r3
 8002618:	3710      	adds	r7, #16
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	200003a0 	.word	0x200003a0
 8002624:	20000378 	.word	0x20000378
 8002628:	20000338 	.word	0x20000338
 800262c:	20000380 	.word	0x20000380
 8002630:	2000027c 	.word	0x2000027c
 8002634:	20000278 	.word	0x20000278
 8002638:	2000038c 	.word	0x2000038c
 800263c:	20000388 	.word	0x20000388
 8002640:	e000ed04 	.word	0xe000ed04

08002644 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b086      	sub	sp, #24
 8002648:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800264a:	2300      	movs	r3, #0
 800264c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800264e:	4b4f      	ldr	r3, [pc, #316]	@ (800278c <xTaskIncrementTick+0x148>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2b00      	cmp	r3, #0
 8002654:	f040 808f 	bne.w	8002776 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002658:	4b4d      	ldr	r3, [pc, #308]	@ (8002790 <xTaskIncrementTick+0x14c>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	3301      	adds	r3, #1
 800265e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002660:	4a4b      	ldr	r2, [pc, #300]	@ (8002790 <xTaskIncrementTick+0x14c>)
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d121      	bne.n	80026b0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800266c:	4b49      	ldr	r3, [pc, #292]	@ (8002794 <xTaskIncrementTick+0x150>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00b      	beq.n	800268e <xTaskIncrementTick+0x4a>
	__asm volatile
 8002676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800267a:	f383 8811 	msr	BASEPRI, r3
 800267e:	f3bf 8f6f 	isb	sy
 8002682:	f3bf 8f4f 	dsb	sy
 8002686:	603b      	str	r3, [r7, #0]
}
 8002688:	bf00      	nop
 800268a:	bf00      	nop
 800268c:	e7fd      	b.n	800268a <xTaskIncrementTick+0x46>
 800268e:	4b41      	ldr	r3, [pc, #260]	@ (8002794 <xTaskIncrementTick+0x150>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	60fb      	str	r3, [r7, #12]
 8002694:	4b40      	ldr	r3, [pc, #256]	@ (8002798 <xTaskIncrementTick+0x154>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a3e      	ldr	r2, [pc, #248]	@ (8002794 <xTaskIncrementTick+0x150>)
 800269a:	6013      	str	r3, [r2, #0]
 800269c:	4a3e      	ldr	r2, [pc, #248]	@ (8002798 <xTaskIncrementTick+0x154>)
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6013      	str	r3, [r2, #0]
 80026a2:	4b3e      	ldr	r3, [pc, #248]	@ (800279c <xTaskIncrementTick+0x158>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	3301      	adds	r3, #1
 80026a8:	4a3c      	ldr	r2, [pc, #240]	@ (800279c <xTaskIncrementTick+0x158>)
 80026aa:	6013      	str	r3, [r2, #0]
 80026ac:	f000 f996 	bl	80029dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80026b0:	4b3b      	ldr	r3, [pc, #236]	@ (80027a0 <xTaskIncrementTick+0x15c>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	693a      	ldr	r2, [r7, #16]
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d348      	bcc.n	800274c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80026ba:	4b36      	ldr	r3, [pc, #216]	@ (8002794 <xTaskIncrementTick+0x150>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d104      	bne.n	80026ce <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026c4:	4b36      	ldr	r3, [pc, #216]	@ (80027a0 <xTaskIncrementTick+0x15c>)
 80026c6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80026ca:	601a      	str	r2, [r3, #0]
					break;
 80026cc:	e03e      	b.n	800274c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80026ce:	4b31      	ldr	r3, [pc, #196]	@ (8002794 <xTaskIncrementTick+0x150>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80026de:	693a      	ldr	r2, [r7, #16]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d203      	bcs.n	80026ee <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80026e6:	4a2e      	ldr	r2, [pc, #184]	@ (80027a0 <xTaskIncrementTick+0x15c>)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80026ec:	e02e      	b.n	800274c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	3304      	adds	r3, #4
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7ff fca0 	bl	8002038 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d004      	beq.n	800270a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	3318      	adds	r3, #24
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff fc97 	bl	8002038 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800270e:	2201      	movs	r2, #1
 8002710:	409a      	lsls	r2, r3
 8002712:	4b24      	ldr	r3, [pc, #144]	@ (80027a4 <xTaskIncrementTick+0x160>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4313      	orrs	r3, r2
 8002718:	4a22      	ldr	r2, [pc, #136]	@ (80027a4 <xTaskIncrementTick+0x160>)
 800271a:	6013      	str	r3, [r2, #0]
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002720:	4613      	mov	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	4413      	add	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	4a1f      	ldr	r2, [pc, #124]	@ (80027a8 <xTaskIncrementTick+0x164>)
 800272a:	441a      	add	r2, r3
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	3304      	adds	r3, #4
 8002730:	4619      	mov	r1, r3
 8002732:	4610      	mov	r0, r2
 8002734:	f7ff fc23 	bl	8001f7e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800273c:	4b1b      	ldr	r3, [pc, #108]	@ (80027ac <xTaskIncrementTick+0x168>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002742:	429a      	cmp	r2, r3
 8002744:	d3b9      	bcc.n	80026ba <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002746:	2301      	movs	r3, #1
 8002748:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800274a:	e7b6      	b.n	80026ba <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800274c:	4b17      	ldr	r3, [pc, #92]	@ (80027ac <xTaskIncrementTick+0x168>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002752:	4915      	ldr	r1, [pc, #84]	@ (80027a8 <xTaskIncrementTick+0x164>)
 8002754:	4613      	mov	r3, r2
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	4413      	add	r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	440b      	add	r3, r1
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2b01      	cmp	r3, #1
 8002762:	d901      	bls.n	8002768 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8002764:	2301      	movs	r3, #1
 8002766:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002768:	4b11      	ldr	r3, [pc, #68]	@ (80027b0 <xTaskIncrementTick+0x16c>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d007      	beq.n	8002780 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8002770:	2301      	movs	r3, #1
 8002772:	617b      	str	r3, [r7, #20]
 8002774:	e004      	b.n	8002780 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002776:	4b0f      	ldr	r3, [pc, #60]	@ (80027b4 <xTaskIncrementTick+0x170>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	3301      	adds	r3, #1
 800277c:	4a0d      	ldr	r2, [pc, #52]	@ (80027b4 <xTaskIncrementTick+0x170>)
 800277e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002780:	697b      	ldr	r3, [r7, #20]
}
 8002782:	4618      	mov	r0, r3
 8002784:	3718      	adds	r7, #24
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	200003a0 	.word	0x200003a0
 8002790:	2000037c 	.word	0x2000037c
 8002794:	20000330 	.word	0x20000330
 8002798:	20000334 	.word	0x20000334
 800279c:	20000390 	.word	0x20000390
 80027a0:	20000398 	.word	0x20000398
 80027a4:	20000380 	.word	0x20000380
 80027a8:	2000027c 	.word	0x2000027c
 80027ac:	20000278 	.word	0x20000278
 80027b0:	2000038c 	.word	0x2000038c
 80027b4:	20000388 	.word	0x20000388

080027b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80027b8:	b480      	push	{r7}
 80027ba:	b087      	sub	sp, #28
 80027bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80027be:	4b27      	ldr	r3, [pc, #156]	@ (800285c <vTaskSwitchContext+0xa4>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d003      	beq.n	80027ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80027c6:	4b26      	ldr	r3, [pc, #152]	@ (8002860 <vTaskSwitchContext+0xa8>)
 80027c8:	2201      	movs	r2, #1
 80027ca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80027cc:	e040      	b.n	8002850 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80027ce:	4b24      	ldr	r3, [pc, #144]	@ (8002860 <vTaskSwitchContext+0xa8>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80027d4:	4b23      	ldr	r3, [pc, #140]	@ (8002864 <vTaskSwitchContext+0xac>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	fab3 f383 	clz	r3, r3
 80027e0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80027e2:	7afb      	ldrb	r3, [r7, #11]
 80027e4:	f1c3 031f 	rsb	r3, r3, #31
 80027e8:	617b      	str	r3, [r7, #20]
 80027ea:	491f      	ldr	r1, [pc, #124]	@ (8002868 <vTaskSwitchContext+0xb0>)
 80027ec:	697a      	ldr	r2, [r7, #20]
 80027ee:	4613      	mov	r3, r2
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	4413      	add	r3, r2
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	440b      	add	r3, r1
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10b      	bne.n	8002816 <vTaskSwitchContext+0x5e>
	__asm volatile
 80027fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002802:	f383 8811 	msr	BASEPRI, r3
 8002806:	f3bf 8f6f 	isb	sy
 800280a:	f3bf 8f4f 	dsb	sy
 800280e:	607b      	str	r3, [r7, #4]
}
 8002810:	bf00      	nop
 8002812:	bf00      	nop
 8002814:	e7fd      	b.n	8002812 <vTaskSwitchContext+0x5a>
 8002816:	697a      	ldr	r2, [r7, #20]
 8002818:	4613      	mov	r3, r2
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	4413      	add	r3, r2
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	4a11      	ldr	r2, [pc, #68]	@ (8002868 <vTaskSwitchContext+0xb0>)
 8002822:	4413      	add	r3, r2
 8002824:	613b      	str	r3, [r7, #16]
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	685a      	ldr	r2, [r3, #4]
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	605a      	str	r2, [r3, #4]
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	685a      	ldr	r2, [r3, #4]
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	3308      	adds	r3, #8
 8002838:	429a      	cmp	r2, r3
 800283a:	d104      	bne.n	8002846 <vTaskSwitchContext+0x8e>
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	685a      	ldr	r2, [r3, #4]
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	605a      	str	r2, [r3, #4]
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	4a07      	ldr	r2, [pc, #28]	@ (800286c <vTaskSwitchContext+0xb4>)
 800284e:	6013      	str	r3, [r2, #0]
}
 8002850:	bf00      	nop
 8002852:	371c      	adds	r7, #28
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr
 800285c:	200003a0 	.word	0x200003a0
 8002860:	2000038c 	.word	0x2000038c
 8002864:	20000380 	.word	0x20000380
 8002868:	2000027c 	.word	0x2000027c
 800286c:	20000278 	.word	0x20000278

08002870 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002878:	f000 f852 	bl	8002920 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800287c:	4b06      	ldr	r3, [pc, #24]	@ (8002898 <prvIdleTask+0x28>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d9f9      	bls.n	8002878 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002884:	4b05      	ldr	r3, [pc, #20]	@ (800289c <prvIdleTask+0x2c>)
 8002886:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800288a:	601a      	str	r2, [r3, #0]
 800288c:	f3bf 8f4f 	dsb	sy
 8002890:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002894:	e7f0      	b.n	8002878 <prvIdleTask+0x8>
 8002896:	bf00      	nop
 8002898:	2000027c 	.word	0x2000027c
 800289c:	e000ed04 	.word	0xe000ed04

080028a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80028a6:	2300      	movs	r3, #0
 80028a8:	607b      	str	r3, [r7, #4]
 80028aa:	e00c      	b.n	80028c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	4613      	mov	r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	4413      	add	r3, r2
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	4a12      	ldr	r2, [pc, #72]	@ (8002900 <prvInitialiseTaskLists+0x60>)
 80028b8:	4413      	add	r3, r2
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7ff fb32 	bl	8001f24 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	3301      	adds	r3, #1
 80028c4:	607b      	str	r3, [r7, #4]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2b06      	cmp	r3, #6
 80028ca:	d9ef      	bls.n	80028ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80028cc:	480d      	ldr	r0, [pc, #52]	@ (8002904 <prvInitialiseTaskLists+0x64>)
 80028ce:	f7ff fb29 	bl	8001f24 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80028d2:	480d      	ldr	r0, [pc, #52]	@ (8002908 <prvInitialiseTaskLists+0x68>)
 80028d4:	f7ff fb26 	bl	8001f24 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80028d8:	480c      	ldr	r0, [pc, #48]	@ (800290c <prvInitialiseTaskLists+0x6c>)
 80028da:	f7ff fb23 	bl	8001f24 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80028de:	480c      	ldr	r0, [pc, #48]	@ (8002910 <prvInitialiseTaskLists+0x70>)
 80028e0:	f7ff fb20 	bl	8001f24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80028e4:	480b      	ldr	r0, [pc, #44]	@ (8002914 <prvInitialiseTaskLists+0x74>)
 80028e6:	f7ff fb1d 	bl	8001f24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80028ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002918 <prvInitialiseTaskLists+0x78>)
 80028ec:	4a05      	ldr	r2, [pc, #20]	@ (8002904 <prvInitialiseTaskLists+0x64>)
 80028ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80028f0:	4b0a      	ldr	r3, [pc, #40]	@ (800291c <prvInitialiseTaskLists+0x7c>)
 80028f2:	4a05      	ldr	r2, [pc, #20]	@ (8002908 <prvInitialiseTaskLists+0x68>)
 80028f4:	601a      	str	r2, [r3, #0]
}
 80028f6:	bf00      	nop
 80028f8:	3708      	adds	r7, #8
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	2000027c 	.word	0x2000027c
 8002904:	20000308 	.word	0x20000308
 8002908:	2000031c 	.word	0x2000031c
 800290c:	20000338 	.word	0x20000338
 8002910:	2000034c 	.word	0x2000034c
 8002914:	20000364 	.word	0x20000364
 8002918:	20000330 	.word	0x20000330
 800291c:	20000334 	.word	0x20000334

08002920 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002926:	e019      	b.n	800295c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002928:	f000 fa2e 	bl	8002d88 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800292c:	4b10      	ldr	r3, [pc, #64]	@ (8002970 <prvCheckTasksWaitingTermination+0x50>)
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	3304      	adds	r3, #4
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff fb7d 	bl	8002038 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800293e:	4b0d      	ldr	r3, [pc, #52]	@ (8002974 <prvCheckTasksWaitingTermination+0x54>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	3b01      	subs	r3, #1
 8002944:	4a0b      	ldr	r2, [pc, #44]	@ (8002974 <prvCheckTasksWaitingTermination+0x54>)
 8002946:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002948:	4b0b      	ldr	r3, [pc, #44]	@ (8002978 <prvCheckTasksWaitingTermination+0x58>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	3b01      	subs	r3, #1
 800294e:	4a0a      	ldr	r2, [pc, #40]	@ (8002978 <prvCheckTasksWaitingTermination+0x58>)
 8002950:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002952:	f000 fa4b 	bl	8002dec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f000 f810 	bl	800297c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800295c:	4b06      	ldr	r3, [pc, #24]	@ (8002978 <prvCheckTasksWaitingTermination+0x58>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d1e1      	bne.n	8002928 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002964:	bf00      	nop
 8002966:	bf00      	nop
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	2000034c 	.word	0x2000034c
 8002974:	20000378 	.word	0x20000378
 8002978:	20000360 	.word	0x20000360

0800297c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800298a:	2b00      	cmp	r3, #0
 800298c:	d108      	bne.n	80029a0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002992:	4618      	mov	r0, r3
 8002994:	f000 fba6 	bl	80030e4 <vPortFree>
				vPortFree( pxTCB );
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f000 fba3 	bl	80030e4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800299e:	e019      	b.n	80029d4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d103      	bne.n	80029b2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 fb9a 	bl	80030e4 <vPortFree>
	}
 80029b0:	e010      	b.n	80029d4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d00b      	beq.n	80029d4 <prvDeleteTCB+0x58>
	__asm volatile
 80029bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029c0:	f383 8811 	msr	BASEPRI, r3
 80029c4:	f3bf 8f6f 	isb	sy
 80029c8:	f3bf 8f4f 	dsb	sy
 80029cc:	60fb      	str	r3, [r7, #12]
}
 80029ce:	bf00      	nop
 80029d0:	bf00      	nop
 80029d2:	e7fd      	b.n	80029d0 <prvDeleteTCB+0x54>
	}
 80029d4:	bf00      	nop
 80029d6:	3710      	adds	r7, #16
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}

080029dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80029e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002a14 <prvResetNextTaskUnblockTime+0x38>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d104      	bne.n	80029f6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80029ec:	4b0a      	ldr	r3, [pc, #40]	@ (8002a18 <prvResetNextTaskUnblockTime+0x3c>)
 80029ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80029f2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80029f4:	e008      	b.n	8002a08 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029f6:	4b07      	ldr	r3, [pc, #28]	@ (8002a14 <prvResetNextTaskUnblockTime+0x38>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	4a04      	ldr	r2, [pc, #16]	@ (8002a18 <prvResetNextTaskUnblockTime+0x3c>)
 8002a06:	6013      	str	r3, [r2, #0]
}
 8002a08:	bf00      	nop
 8002a0a:	370c      	adds	r7, #12
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr
 8002a14:	20000330 	.word	0x20000330
 8002a18:	20000398 	.word	0x20000398

08002a1c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002a22:	4b0b      	ldr	r3, [pc, #44]	@ (8002a50 <xTaskGetSchedulerState+0x34>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d102      	bne.n	8002a30 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	607b      	str	r3, [r7, #4]
 8002a2e:	e008      	b.n	8002a42 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a30:	4b08      	ldr	r3, [pc, #32]	@ (8002a54 <xTaskGetSchedulerState+0x38>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d102      	bne.n	8002a3e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002a38:	2302      	movs	r3, #2
 8002a3a:	607b      	str	r3, [r7, #4]
 8002a3c:	e001      	b.n	8002a42 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002a42:	687b      	ldr	r3, [r7, #4]
	}
 8002a44:	4618      	mov	r0, r3
 8002a46:	370c      	adds	r7, #12
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr
 8002a50:	20000384 	.word	0x20000384
 8002a54:	200003a0 	.word	0x200003a0

08002a58 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002a62:	4b29      	ldr	r3, [pc, #164]	@ (8002b08 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002a68:	4b28      	ldr	r3, [pc, #160]	@ (8002b0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	3304      	adds	r3, #4
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f7ff fae2 	bl	8002038 <uxListRemove>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d10b      	bne.n	8002a92 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002a7a:	4b24      	ldr	r3, [pc, #144]	@ (8002b0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a80:	2201      	movs	r2, #1
 8002a82:	fa02 f303 	lsl.w	r3, r2, r3
 8002a86:	43da      	mvns	r2, r3
 8002a88:	4b21      	ldr	r3, [pc, #132]	@ (8002b10 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	4a20      	ldr	r2, [pc, #128]	@ (8002b10 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002a90:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a98:	d10a      	bne.n	8002ab0 <prvAddCurrentTaskToDelayedList+0x58>
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d007      	beq.n	8002ab0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002aa0:	4b1a      	ldr	r3, [pc, #104]	@ (8002b0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	3304      	adds	r3, #4
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	481a      	ldr	r0, [pc, #104]	@ (8002b14 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002aaa:	f7ff fa68 	bl	8001f7e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002aae:	e026      	b.n	8002afe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002ab0:	68fa      	ldr	r2, [r7, #12]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4413      	add	r3, r2
 8002ab6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002ab8:	4b14      	ldr	r3, [pc, #80]	@ (8002b0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	68ba      	ldr	r2, [r7, #8]
 8002abe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002ac0:	68ba      	ldr	r2, [r7, #8]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d209      	bcs.n	8002adc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002ac8:	4b13      	ldr	r3, [pc, #76]	@ (8002b18 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	4b0f      	ldr	r3, [pc, #60]	@ (8002b0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	3304      	adds	r3, #4
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	4610      	mov	r0, r2
 8002ad6:	f7ff fa76 	bl	8001fc6 <vListInsert>
}
 8002ada:	e010      	b.n	8002afe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002adc:	4b0f      	ldr	r3, [pc, #60]	@ (8002b1c <prvAddCurrentTaskToDelayedList+0xc4>)
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8002b0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	3304      	adds	r3, #4
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4610      	mov	r0, r2
 8002aea:	f7ff fa6c 	bl	8001fc6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002aee:	4b0c      	ldr	r3, [pc, #48]	@ (8002b20 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	68ba      	ldr	r2, [r7, #8]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d202      	bcs.n	8002afe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002af8:	4a09      	ldr	r2, [pc, #36]	@ (8002b20 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	6013      	str	r3, [r2, #0]
}
 8002afe:	bf00      	nop
 8002b00:	3710      	adds	r7, #16
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	2000037c 	.word	0x2000037c
 8002b0c:	20000278 	.word	0x20000278
 8002b10:	20000380 	.word	0x20000380
 8002b14:	20000364 	.word	0x20000364
 8002b18:	20000334 	.word	0x20000334
 8002b1c:	20000330 	.word	0x20000330
 8002b20:	20000398 	.word	0x20000398

08002b24 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002b24:	b480      	push	{r7}
 8002b26:	b085      	sub	sp, #20
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	3b04      	subs	r3, #4
 8002b34:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002b3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	3b04      	subs	r3, #4
 8002b42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	f023 0201 	bic.w	r2, r3, #1
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	3b04      	subs	r3, #4
 8002b52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002b54:	4a0c      	ldr	r2, [pc, #48]	@ (8002b88 <pxPortInitialiseStack+0x64>)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	3b14      	subs	r3, #20
 8002b5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	3b04      	subs	r3, #4
 8002b6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f06f 0202 	mvn.w	r2, #2
 8002b72:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	3b20      	subs	r3, #32
 8002b78:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3714      	adds	r7, #20
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr
 8002b88:	08002b8d 	.word	0x08002b8d

08002b8c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b085      	sub	sp, #20
 8002b90:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8002b92:	2300      	movs	r3, #0
 8002b94:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002b96:	4b13      	ldr	r3, [pc, #76]	@ (8002be4 <prvTaskExitError+0x58>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b9e:	d00b      	beq.n	8002bb8 <prvTaskExitError+0x2c>
	__asm volatile
 8002ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ba4:	f383 8811 	msr	BASEPRI, r3
 8002ba8:	f3bf 8f6f 	isb	sy
 8002bac:	f3bf 8f4f 	dsb	sy
 8002bb0:	60fb      	str	r3, [r7, #12]
}
 8002bb2:	bf00      	nop
 8002bb4:	bf00      	nop
 8002bb6:	e7fd      	b.n	8002bb4 <prvTaskExitError+0x28>
	__asm volatile
 8002bb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bbc:	f383 8811 	msr	BASEPRI, r3
 8002bc0:	f3bf 8f6f 	isb	sy
 8002bc4:	f3bf 8f4f 	dsb	sy
 8002bc8:	60bb      	str	r3, [r7, #8]
}
 8002bca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002bcc:	bf00      	nop
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d0fc      	beq.n	8002bce <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002bd4:	bf00      	nop
 8002bd6:	bf00      	nop
 8002bd8:	3714      	adds	r7, #20
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	20000004 	.word	0x20000004
	...

08002bf0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002bf0:	4b07      	ldr	r3, [pc, #28]	@ (8002c10 <pxCurrentTCBConst2>)
 8002bf2:	6819      	ldr	r1, [r3, #0]
 8002bf4:	6808      	ldr	r0, [r1, #0]
 8002bf6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bfa:	f380 8809 	msr	PSP, r0
 8002bfe:	f3bf 8f6f 	isb	sy
 8002c02:	f04f 0000 	mov.w	r0, #0
 8002c06:	f380 8811 	msr	BASEPRI, r0
 8002c0a:	4770      	bx	lr
 8002c0c:	f3af 8000 	nop.w

08002c10 <pxCurrentTCBConst2>:
 8002c10:	20000278 	.word	0x20000278
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002c14:	bf00      	nop
 8002c16:	bf00      	nop

08002c18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002c18:	4808      	ldr	r0, [pc, #32]	@ (8002c3c <prvPortStartFirstTask+0x24>)
 8002c1a:	6800      	ldr	r0, [r0, #0]
 8002c1c:	6800      	ldr	r0, [r0, #0]
 8002c1e:	f380 8808 	msr	MSP, r0
 8002c22:	f04f 0000 	mov.w	r0, #0
 8002c26:	f380 8814 	msr	CONTROL, r0
 8002c2a:	b662      	cpsie	i
 8002c2c:	b661      	cpsie	f
 8002c2e:	f3bf 8f4f 	dsb	sy
 8002c32:	f3bf 8f6f 	isb	sy
 8002c36:	df00      	svc	0
 8002c38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8002c3a:	bf00      	nop
 8002c3c:	e000ed08 	.word	0xe000ed08

08002c40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002c46:	4b47      	ldr	r3, [pc, #284]	@ (8002d64 <xPortStartScheduler+0x124>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a47      	ldr	r2, [pc, #284]	@ (8002d68 <xPortStartScheduler+0x128>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d10b      	bne.n	8002c68 <xPortStartScheduler+0x28>
	__asm volatile
 8002c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c54:	f383 8811 	msr	BASEPRI, r3
 8002c58:	f3bf 8f6f 	isb	sy
 8002c5c:	f3bf 8f4f 	dsb	sy
 8002c60:	60fb      	str	r3, [r7, #12]
}
 8002c62:	bf00      	nop
 8002c64:	bf00      	nop
 8002c66:	e7fd      	b.n	8002c64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002c68:	4b3e      	ldr	r3, [pc, #248]	@ (8002d64 <xPortStartScheduler+0x124>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a3f      	ldr	r2, [pc, #252]	@ (8002d6c <xPortStartScheduler+0x12c>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d10b      	bne.n	8002c8a <xPortStartScheduler+0x4a>
	__asm volatile
 8002c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c76:	f383 8811 	msr	BASEPRI, r3
 8002c7a:	f3bf 8f6f 	isb	sy
 8002c7e:	f3bf 8f4f 	dsb	sy
 8002c82:	613b      	str	r3, [r7, #16]
}
 8002c84:	bf00      	nop
 8002c86:	bf00      	nop
 8002c88:	e7fd      	b.n	8002c86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002c8a:	4b39      	ldr	r3, [pc, #228]	@ (8002d70 <xPortStartScheduler+0x130>)
 8002c8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	22ff      	movs	r2, #255	@ 0xff
 8002c9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002ca4:	78fb      	ldrb	r3, [r7, #3]
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002cac:	b2da      	uxtb	r2, r3
 8002cae:	4b31      	ldr	r3, [pc, #196]	@ (8002d74 <xPortStartScheduler+0x134>)
 8002cb0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002cb2:	4b31      	ldr	r3, [pc, #196]	@ (8002d78 <xPortStartScheduler+0x138>)
 8002cb4:	2207      	movs	r2, #7
 8002cb6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002cb8:	e009      	b.n	8002cce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8002cba:	4b2f      	ldr	r3, [pc, #188]	@ (8002d78 <xPortStartScheduler+0x138>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	4a2d      	ldr	r2, [pc, #180]	@ (8002d78 <xPortStartScheduler+0x138>)
 8002cc2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002cc4:	78fb      	ldrb	r3, [r7, #3]
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	005b      	lsls	r3, r3, #1
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002cce:	78fb      	ldrb	r3, [r7, #3]
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cd6:	2b80      	cmp	r3, #128	@ 0x80
 8002cd8:	d0ef      	beq.n	8002cba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002cda:	4b27      	ldr	r3, [pc, #156]	@ (8002d78 <xPortStartScheduler+0x138>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f1c3 0307 	rsb	r3, r3, #7
 8002ce2:	2b04      	cmp	r3, #4
 8002ce4:	d00b      	beq.n	8002cfe <xPortStartScheduler+0xbe>
	__asm volatile
 8002ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cea:	f383 8811 	msr	BASEPRI, r3
 8002cee:	f3bf 8f6f 	isb	sy
 8002cf2:	f3bf 8f4f 	dsb	sy
 8002cf6:	60bb      	str	r3, [r7, #8]
}
 8002cf8:	bf00      	nop
 8002cfa:	bf00      	nop
 8002cfc:	e7fd      	b.n	8002cfa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8002d78 <xPortStartScheduler+0x138>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	021b      	lsls	r3, r3, #8
 8002d04:	4a1c      	ldr	r2, [pc, #112]	@ (8002d78 <xPortStartScheduler+0x138>)
 8002d06:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002d08:	4b1b      	ldr	r3, [pc, #108]	@ (8002d78 <xPortStartScheduler+0x138>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002d10:	4a19      	ldr	r2, [pc, #100]	@ (8002d78 <xPortStartScheduler+0x138>)
 8002d12:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	b2da      	uxtb	r2, r3
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002d1c:	4b17      	ldr	r3, [pc, #92]	@ (8002d7c <xPortStartScheduler+0x13c>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a16      	ldr	r2, [pc, #88]	@ (8002d7c <xPortStartScheduler+0x13c>)
 8002d22:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d26:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002d28:	4b14      	ldr	r3, [pc, #80]	@ (8002d7c <xPortStartScheduler+0x13c>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a13      	ldr	r2, [pc, #76]	@ (8002d7c <xPortStartScheduler+0x13c>)
 8002d2e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002d32:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002d34:	f000 f8da 	bl	8002eec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002d38:	4b11      	ldr	r3, [pc, #68]	@ (8002d80 <xPortStartScheduler+0x140>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8002d3e:	f000 f8f9 	bl	8002f34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002d42:	4b10      	ldr	r3, [pc, #64]	@ (8002d84 <xPortStartScheduler+0x144>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a0f      	ldr	r2, [pc, #60]	@ (8002d84 <xPortStartScheduler+0x144>)
 8002d48:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8002d4c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002d4e:	f7ff ff63 	bl	8002c18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002d52:	f7ff fd31 	bl	80027b8 <vTaskSwitchContext>
	prvTaskExitError();
 8002d56:	f7ff ff19 	bl	8002b8c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3718      	adds	r7, #24
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	e000ed00 	.word	0xe000ed00
 8002d68:	410fc271 	.word	0x410fc271
 8002d6c:	410fc270 	.word	0x410fc270
 8002d70:	e000e400 	.word	0xe000e400
 8002d74:	200003a4 	.word	0x200003a4
 8002d78:	200003a8 	.word	0x200003a8
 8002d7c:	e000ed20 	.word	0xe000ed20
 8002d80:	20000004 	.word	0x20000004
 8002d84:	e000ef34 	.word	0xe000ef34

08002d88 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
	__asm volatile
 8002d8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d92:	f383 8811 	msr	BASEPRI, r3
 8002d96:	f3bf 8f6f 	isb	sy
 8002d9a:	f3bf 8f4f 	dsb	sy
 8002d9e:	607b      	str	r3, [r7, #4]
}
 8002da0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002da2:	4b10      	ldr	r3, [pc, #64]	@ (8002de4 <vPortEnterCritical+0x5c>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	3301      	adds	r3, #1
 8002da8:	4a0e      	ldr	r2, [pc, #56]	@ (8002de4 <vPortEnterCritical+0x5c>)
 8002daa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002dac:	4b0d      	ldr	r3, [pc, #52]	@ (8002de4 <vPortEnterCritical+0x5c>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d110      	bne.n	8002dd6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002db4:	4b0c      	ldr	r3, [pc, #48]	@ (8002de8 <vPortEnterCritical+0x60>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d00b      	beq.n	8002dd6 <vPortEnterCritical+0x4e>
	__asm volatile
 8002dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dc2:	f383 8811 	msr	BASEPRI, r3
 8002dc6:	f3bf 8f6f 	isb	sy
 8002dca:	f3bf 8f4f 	dsb	sy
 8002dce:	603b      	str	r3, [r7, #0]
}
 8002dd0:	bf00      	nop
 8002dd2:	bf00      	nop
 8002dd4:	e7fd      	b.n	8002dd2 <vPortEnterCritical+0x4a>
	}
}
 8002dd6:	bf00      	nop
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	20000004 	.word	0x20000004
 8002de8:	e000ed04 	.word	0xe000ed04

08002dec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002df2:	4b12      	ldr	r3, [pc, #72]	@ (8002e3c <vPortExitCritical+0x50>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d10b      	bne.n	8002e12 <vPortExitCritical+0x26>
	__asm volatile
 8002dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dfe:	f383 8811 	msr	BASEPRI, r3
 8002e02:	f3bf 8f6f 	isb	sy
 8002e06:	f3bf 8f4f 	dsb	sy
 8002e0a:	607b      	str	r3, [r7, #4]
}
 8002e0c:	bf00      	nop
 8002e0e:	bf00      	nop
 8002e10:	e7fd      	b.n	8002e0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002e12:	4b0a      	ldr	r3, [pc, #40]	@ (8002e3c <vPortExitCritical+0x50>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	3b01      	subs	r3, #1
 8002e18:	4a08      	ldr	r2, [pc, #32]	@ (8002e3c <vPortExitCritical+0x50>)
 8002e1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002e1c:	4b07      	ldr	r3, [pc, #28]	@ (8002e3c <vPortExitCritical+0x50>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d105      	bne.n	8002e30 <vPortExitCritical+0x44>
 8002e24:	2300      	movs	r3, #0
 8002e26:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002e2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002e30:	bf00      	nop
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr
 8002e3c:	20000004 	.word	0x20000004

08002e40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002e40:	f3ef 8009 	mrs	r0, PSP
 8002e44:	f3bf 8f6f 	isb	sy
 8002e48:	4b15      	ldr	r3, [pc, #84]	@ (8002ea0 <pxCurrentTCBConst>)
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	f01e 0f10 	tst.w	lr, #16
 8002e50:	bf08      	it	eq
 8002e52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002e56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e5a:	6010      	str	r0, [r2, #0]
 8002e5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002e60:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002e64:	f380 8811 	msr	BASEPRI, r0
 8002e68:	f3bf 8f4f 	dsb	sy
 8002e6c:	f3bf 8f6f 	isb	sy
 8002e70:	f7ff fca2 	bl	80027b8 <vTaskSwitchContext>
 8002e74:	f04f 0000 	mov.w	r0, #0
 8002e78:	f380 8811 	msr	BASEPRI, r0
 8002e7c:	bc09      	pop	{r0, r3}
 8002e7e:	6819      	ldr	r1, [r3, #0]
 8002e80:	6808      	ldr	r0, [r1, #0]
 8002e82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e86:	f01e 0f10 	tst.w	lr, #16
 8002e8a:	bf08      	it	eq
 8002e8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002e90:	f380 8809 	msr	PSP, r0
 8002e94:	f3bf 8f6f 	isb	sy
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	f3af 8000 	nop.w

08002ea0 <pxCurrentTCBConst>:
 8002ea0:	20000278 	.word	0x20000278
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002ea4:	bf00      	nop
 8002ea6:	bf00      	nop

08002ea8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
	__asm volatile
 8002eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eb2:	f383 8811 	msr	BASEPRI, r3
 8002eb6:	f3bf 8f6f 	isb	sy
 8002eba:	f3bf 8f4f 	dsb	sy
 8002ebe:	607b      	str	r3, [r7, #4]
}
 8002ec0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002ec2:	f7ff fbbf 	bl	8002644 <xTaskIncrementTick>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d003      	beq.n	8002ed4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002ecc:	4b06      	ldr	r3, [pc, #24]	@ (8002ee8 <xPortSysTickHandler+0x40>)
 8002ece:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ed2:	601a      	str	r2, [r3, #0]
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	f383 8811 	msr	BASEPRI, r3
}
 8002ede:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002ee0:	bf00      	nop
 8002ee2:	3708      	adds	r7, #8
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	e000ed04 	.word	0xe000ed04

08002eec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8002eec:	b480      	push	{r7}
 8002eee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8002f20 <vPortSetupTimerInterrupt+0x34>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8002f24 <vPortSetupTimerInterrupt+0x38>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002efc:	4b0a      	ldr	r3, [pc, #40]	@ (8002f28 <vPortSetupTimerInterrupt+0x3c>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a0a      	ldr	r2, [pc, #40]	@ (8002f2c <vPortSetupTimerInterrupt+0x40>)
 8002f02:	fba2 2303 	umull	r2, r3, r2, r3
 8002f06:	099b      	lsrs	r3, r3, #6
 8002f08:	4a09      	ldr	r2, [pc, #36]	@ (8002f30 <vPortSetupTimerInterrupt+0x44>)
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002f0e:	4b04      	ldr	r3, [pc, #16]	@ (8002f20 <vPortSetupTimerInterrupt+0x34>)
 8002f10:	2207      	movs	r2, #7
 8002f12:	601a      	str	r2, [r3, #0]
}
 8002f14:	bf00      	nop
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop
 8002f20:	e000e010 	.word	0xe000e010
 8002f24:	e000e018 	.word	0xe000e018
 8002f28:	20000000 	.word	0x20000000
 8002f2c:	10624dd3 	.word	0x10624dd3
 8002f30:	e000e014 	.word	0xe000e014

08002f34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002f34:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8002f44 <vPortEnableVFP+0x10>
 8002f38:	6801      	ldr	r1, [r0, #0]
 8002f3a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8002f3e:	6001      	str	r1, [r0, #0]
 8002f40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8002f42:	bf00      	nop
 8002f44:	e000ed88 	.word	0xe000ed88

08002f48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b08a      	sub	sp, #40	@ 0x28
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002f50:	2300      	movs	r3, #0
 8002f52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002f54:	f7ff faca 	bl	80024ec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002f58:	4b5c      	ldr	r3, [pc, #368]	@ (80030cc <pvPortMalloc+0x184>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d101      	bne.n	8002f64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002f60:	f000 f924 	bl	80031ac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002f64:	4b5a      	ldr	r3, [pc, #360]	@ (80030d0 <pvPortMalloc+0x188>)
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	f040 8095 	bne.w	800309c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d01e      	beq.n	8002fb6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002f78:	2208      	movs	r2, #8
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4413      	add	r3, r2
 8002f7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	f003 0307 	and.w	r3, r3, #7
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d015      	beq.n	8002fb6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f023 0307 	bic.w	r3, r3, #7
 8002f90:	3308      	adds	r3, #8
 8002f92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f003 0307 	and.w	r3, r3, #7
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d00b      	beq.n	8002fb6 <pvPortMalloc+0x6e>
	__asm volatile
 8002f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fa2:	f383 8811 	msr	BASEPRI, r3
 8002fa6:	f3bf 8f6f 	isb	sy
 8002faa:	f3bf 8f4f 	dsb	sy
 8002fae:	617b      	str	r3, [r7, #20]
}
 8002fb0:	bf00      	nop
 8002fb2:	bf00      	nop
 8002fb4:	e7fd      	b.n	8002fb2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d06f      	beq.n	800309c <pvPortMalloc+0x154>
 8002fbc:	4b45      	ldr	r3, [pc, #276]	@ (80030d4 <pvPortMalloc+0x18c>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d86a      	bhi.n	800309c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002fc6:	4b44      	ldr	r3, [pc, #272]	@ (80030d8 <pvPortMalloc+0x190>)
 8002fc8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002fca:	4b43      	ldr	r3, [pc, #268]	@ (80030d8 <pvPortMalloc+0x190>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002fd0:	e004      	b.n	8002fdc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8002fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d903      	bls.n	8002fee <pvPortMalloc+0xa6>
 8002fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1f1      	bne.n	8002fd2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002fee:	4b37      	ldr	r3, [pc, #220]	@ (80030cc <pvPortMalloc+0x184>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d051      	beq.n	800309c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002ff8:	6a3b      	ldr	r3, [r7, #32]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2208      	movs	r2, #8
 8002ffe:	4413      	add	r3, r2
 8003000:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	6a3b      	ldr	r3, [r7, #32]
 8003008:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800300a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300c:	685a      	ldr	r2, [r3, #4]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	1ad2      	subs	r2, r2, r3
 8003012:	2308      	movs	r3, #8
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	429a      	cmp	r2, r3
 8003018:	d920      	bls.n	800305c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800301a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4413      	add	r3, r2
 8003020:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003022:	69bb      	ldr	r3, [r7, #24]
 8003024:	f003 0307 	and.w	r3, r3, #7
 8003028:	2b00      	cmp	r3, #0
 800302a:	d00b      	beq.n	8003044 <pvPortMalloc+0xfc>
	__asm volatile
 800302c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003030:	f383 8811 	msr	BASEPRI, r3
 8003034:	f3bf 8f6f 	isb	sy
 8003038:	f3bf 8f4f 	dsb	sy
 800303c:	613b      	str	r3, [r7, #16]
}
 800303e:	bf00      	nop
 8003040:	bf00      	nop
 8003042:	e7fd      	b.n	8003040 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003046:	685a      	ldr	r2, [r3, #4]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	1ad2      	subs	r2, r2, r3
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003056:	69b8      	ldr	r0, [r7, #24]
 8003058:	f000 f90a 	bl	8003270 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800305c:	4b1d      	ldr	r3, [pc, #116]	@ (80030d4 <pvPortMalloc+0x18c>)
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	4a1b      	ldr	r2, [pc, #108]	@ (80030d4 <pvPortMalloc+0x18c>)
 8003068:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800306a:	4b1a      	ldr	r3, [pc, #104]	@ (80030d4 <pvPortMalloc+0x18c>)
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	4b1b      	ldr	r3, [pc, #108]	@ (80030dc <pvPortMalloc+0x194>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	429a      	cmp	r2, r3
 8003074:	d203      	bcs.n	800307e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003076:	4b17      	ldr	r3, [pc, #92]	@ (80030d4 <pvPortMalloc+0x18c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a18      	ldr	r2, [pc, #96]	@ (80030dc <pvPortMalloc+0x194>)
 800307c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800307e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	4b13      	ldr	r3, [pc, #76]	@ (80030d0 <pvPortMalloc+0x188>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	431a      	orrs	r2, r3
 8003088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800308c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308e:	2200      	movs	r2, #0
 8003090:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003092:	4b13      	ldr	r3, [pc, #76]	@ (80030e0 <pvPortMalloc+0x198>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	3301      	adds	r3, #1
 8003098:	4a11      	ldr	r2, [pc, #68]	@ (80030e0 <pvPortMalloc+0x198>)
 800309a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800309c:	f7ff fa34 	bl	8002508 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	f003 0307 	and.w	r3, r3, #7
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00b      	beq.n	80030c2 <pvPortMalloc+0x17a>
	__asm volatile
 80030aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030ae:	f383 8811 	msr	BASEPRI, r3
 80030b2:	f3bf 8f6f 	isb	sy
 80030b6:	f3bf 8f4f 	dsb	sy
 80030ba:	60fb      	str	r3, [r7, #12]
}
 80030bc:	bf00      	nop
 80030be:	bf00      	nop
 80030c0:	e7fd      	b.n	80030be <pvPortMalloc+0x176>
	return pvReturn;
 80030c2:	69fb      	ldr	r3, [r7, #28]
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3728      	adds	r7, #40	@ 0x28
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	20003fb4 	.word	0x20003fb4
 80030d0:	20003fc8 	.word	0x20003fc8
 80030d4:	20003fb8 	.word	0x20003fb8
 80030d8:	20003fac 	.word	0x20003fac
 80030dc:	20003fbc 	.word	0x20003fbc
 80030e0:	20003fc0 	.word	0x20003fc0

080030e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d04f      	beq.n	8003196 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80030f6:	2308      	movs	r3, #8
 80030f8:	425b      	negs	r3, r3
 80030fa:	697a      	ldr	r2, [r7, #20]
 80030fc:	4413      	add	r3, r2
 80030fe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	685a      	ldr	r2, [r3, #4]
 8003108:	4b25      	ldr	r3, [pc, #148]	@ (80031a0 <vPortFree+0xbc>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4013      	ands	r3, r2
 800310e:	2b00      	cmp	r3, #0
 8003110:	d10b      	bne.n	800312a <vPortFree+0x46>
	__asm volatile
 8003112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003116:	f383 8811 	msr	BASEPRI, r3
 800311a:	f3bf 8f6f 	isb	sy
 800311e:	f3bf 8f4f 	dsb	sy
 8003122:	60fb      	str	r3, [r7, #12]
}
 8003124:	bf00      	nop
 8003126:	bf00      	nop
 8003128:	e7fd      	b.n	8003126 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00b      	beq.n	800314a <vPortFree+0x66>
	__asm volatile
 8003132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003136:	f383 8811 	msr	BASEPRI, r3
 800313a:	f3bf 8f6f 	isb	sy
 800313e:	f3bf 8f4f 	dsb	sy
 8003142:	60bb      	str	r3, [r7, #8]
}
 8003144:	bf00      	nop
 8003146:	bf00      	nop
 8003148:	e7fd      	b.n	8003146 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	4b14      	ldr	r3, [pc, #80]	@ (80031a0 <vPortFree+0xbc>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4013      	ands	r3, r2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d01e      	beq.n	8003196 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d11a      	bne.n	8003196 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	685a      	ldr	r2, [r3, #4]
 8003164:	4b0e      	ldr	r3, [pc, #56]	@ (80031a0 <vPortFree+0xbc>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	43db      	mvns	r3, r3
 800316a:	401a      	ands	r2, r3
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003170:	f7ff f9bc 	bl	80024ec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	685a      	ldr	r2, [r3, #4]
 8003178:	4b0a      	ldr	r3, [pc, #40]	@ (80031a4 <vPortFree+0xc0>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4413      	add	r3, r2
 800317e:	4a09      	ldr	r2, [pc, #36]	@ (80031a4 <vPortFree+0xc0>)
 8003180:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003182:	6938      	ldr	r0, [r7, #16]
 8003184:	f000 f874 	bl	8003270 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003188:	4b07      	ldr	r3, [pc, #28]	@ (80031a8 <vPortFree+0xc4>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	3301      	adds	r3, #1
 800318e:	4a06      	ldr	r2, [pc, #24]	@ (80031a8 <vPortFree+0xc4>)
 8003190:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8003192:	f7ff f9b9 	bl	8002508 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003196:	bf00      	nop
 8003198:	3718      	adds	r7, #24
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	20003fc8 	.word	0x20003fc8
 80031a4:	20003fb8 	.word	0x20003fb8
 80031a8:	20003fc4 	.word	0x20003fc4

080031ac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80031b2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80031b6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80031b8:	4b27      	ldr	r3, [pc, #156]	@ (8003258 <prvHeapInit+0xac>)
 80031ba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	f003 0307 	and.w	r3, r3, #7
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d00c      	beq.n	80031e0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	3307      	adds	r3, #7
 80031ca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f023 0307 	bic.w	r3, r3, #7
 80031d2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80031d4:	68ba      	ldr	r2, [r7, #8]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	4a1f      	ldr	r2, [pc, #124]	@ (8003258 <prvHeapInit+0xac>)
 80031dc:	4413      	add	r3, r2
 80031de:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80031e4:	4a1d      	ldr	r2, [pc, #116]	@ (800325c <prvHeapInit+0xb0>)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80031ea:	4b1c      	ldr	r3, [pc, #112]	@ (800325c <prvHeapInit+0xb0>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	68ba      	ldr	r2, [r7, #8]
 80031f4:	4413      	add	r3, r2
 80031f6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80031f8:	2208      	movs	r2, #8
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	1a9b      	subs	r3, r3, r2
 80031fe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f023 0307 	bic.w	r3, r3, #7
 8003206:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	4a15      	ldr	r2, [pc, #84]	@ (8003260 <prvHeapInit+0xb4>)
 800320c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800320e:	4b14      	ldr	r3, [pc, #80]	@ (8003260 <prvHeapInit+0xb4>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2200      	movs	r2, #0
 8003214:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003216:	4b12      	ldr	r3, [pc, #72]	@ (8003260 <prvHeapInit+0xb4>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2200      	movs	r2, #0
 800321c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	68fa      	ldr	r2, [r7, #12]
 8003226:	1ad2      	subs	r2, r2, r3
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800322c:	4b0c      	ldr	r3, [pc, #48]	@ (8003260 <prvHeapInit+0xb4>)
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	4a0a      	ldr	r2, [pc, #40]	@ (8003264 <prvHeapInit+0xb8>)
 800323a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	4a09      	ldr	r2, [pc, #36]	@ (8003268 <prvHeapInit+0xbc>)
 8003242:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003244:	4b09      	ldr	r3, [pc, #36]	@ (800326c <prvHeapInit+0xc0>)
 8003246:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800324a:	601a      	str	r2, [r3, #0]
}
 800324c:	bf00      	nop
 800324e:	3714      	adds	r7, #20
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr
 8003258:	200003ac 	.word	0x200003ac
 800325c:	20003fac 	.word	0x20003fac
 8003260:	20003fb4 	.word	0x20003fb4
 8003264:	20003fbc 	.word	0x20003fbc
 8003268:	20003fb8 	.word	0x20003fb8
 800326c:	20003fc8 	.word	0x20003fc8

08003270 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003270:	b480      	push	{r7}
 8003272:	b085      	sub	sp, #20
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003278:	4b28      	ldr	r3, [pc, #160]	@ (800331c <prvInsertBlockIntoFreeList+0xac>)
 800327a:	60fb      	str	r3, [r7, #12]
 800327c:	e002      	b.n	8003284 <prvInsertBlockIntoFreeList+0x14>
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	60fb      	str	r3, [r7, #12]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	429a      	cmp	r2, r3
 800328c:	d8f7      	bhi.n	800327e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	68ba      	ldr	r2, [r7, #8]
 8003298:	4413      	add	r3, r2
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	429a      	cmp	r2, r3
 800329e:	d108      	bne.n	80032b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	685a      	ldr	r2, [r3, #4]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	441a      	add	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	441a      	add	r2, r3
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d118      	bne.n	80032f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	4b15      	ldr	r3, [pc, #84]	@ (8003320 <prvInsertBlockIntoFreeList+0xb0>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d00d      	beq.n	80032ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	685a      	ldr	r2, [r3, #4]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	441a      	add	r2, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	601a      	str	r2, [r3, #0]
 80032ec:	e008      	b.n	8003300 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80032ee:	4b0c      	ldr	r3, [pc, #48]	@ (8003320 <prvInsertBlockIntoFreeList+0xb0>)
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	601a      	str	r2, [r3, #0]
 80032f6:	e003      	b.n	8003300 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	429a      	cmp	r2, r3
 8003306:	d002      	beq.n	800330e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800330e:	bf00      	nop
 8003310:	3714      	adds	r7, #20
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	20003fac 	.word	0x20003fac
 8003320:	20003fb4 	.word	0x20003fb4

08003324 <__libc_init_array>:
 8003324:	b570      	push	{r4, r5, r6, lr}
 8003326:	4d0d      	ldr	r5, [pc, #52]	@ (800335c <__libc_init_array+0x38>)
 8003328:	4c0d      	ldr	r4, [pc, #52]	@ (8003360 <__libc_init_array+0x3c>)
 800332a:	1b64      	subs	r4, r4, r5
 800332c:	10a4      	asrs	r4, r4, #2
 800332e:	2600      	movs	r6, #0
 8003330:	42a6      	cmp	r6, r4
 8003332:	d109      	bne.n	8003348 <__libc_init_array+0x24>
 8003334:	4d0b      	ldr	r5, [pc, #44]	@ (8003364 <__libc_init_array+0x40>)
 8003336:	4c0c      	ldr	r4, [pc, #48]	@ (8003368 <__libc_init_array+0x44>)
 8003338:	f000 f818 	bl	800336c <_init>
 800333c:	1b64      	subs	r4, r4, r5
 800333e:	10a4      	asrs	r4, r4, #2
 8003340:	2600      	movs	r6, #0
 8003342:	42a6      	cmp	r6, r4
 8003344:	d105      	bne.n	8003352 <__libc_init_array+0x2e>
 8003346:	bd70      	pop	{r4, r5, r6, pc}
 8003348:	f855 3b04 	ldr.w	r3, [r5], #4
 800334c:	4798      	blx	r3
 800334e:	3601      	adds	r6, #1
 8003350:	e7ee      	b.n	8003330 <__libc_init_array+0xc>
 8003352:	f855 3b04 	ldr.w	r3, [r5], #4
 8003356:	4798      	blx	r3
 8003358:	3601      	adds	r6, #1
 800335a:	e7f2      	b.n	8003342 <__libc_init_array+0x1e>
 800335c:	080033bc 	.word	0x080033bc
 8003360:	080033bc 	.word	0x080033bc
 8003364:	080033bc 	.word	0x080033bc
 8003368:	080033c0 	.word	0x080033c0

0800336c <_init>:
 800336c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800336e:	bf00      	nop
 8003370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003372:	bc08      	pop	{r3}
 8003374:	469e      	mov	lr, r3
 8003376:	4770      	bx	lr

08003378 <_fini>:
 8003378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800337a:	bf00      	nop
 800337c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800337e:	bc08      	pop	{r3}
 8003380:	469e      	mov	lr, r3
 8003382:	4770      	bx	lr
