# VHDLMachines

[![Swift Coverage Test](https://github.com/mipalgu/VHDLMachines/actions/workflows/cov.yml/badge.svg)](https://github.com/mipalgu/VHDLMachines/actions/workflows/cov.yml)
[![Swift Lint](https://github.com/mipalgu/VHDLMachines/actions/workflows/swiftlint.yml/badge.svg)](https://github.com/mipalgu/VHDLMachines/actions/workflows/swiftlint.yml)
[![MacOS CI](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-macOS.yml/badge.svg)](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-macOS.yml)
[![Linux CI](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-linux.yml/badge.svg)](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-linux.yml)
[![Windows CI](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-windows.yml/badge.svg)](https://github.com/mipalgu/VHDLMachines/actions/workflows/ci-windows.yml)

A package for defining the `.machine` format for `VHDL` Logic-Labelled Finite-State Machines.
