all: sys

sys: sys.v
	iverilog -y proj -y /home/wkoszek/Xilinx/13.4/ISE_DS/ISE/verilog/src/unisims sys.v glbl.v -o sys
