Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat May  6 19:57:02 2023
| Host         : archlinux running 64-bit unknown
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    87 |
|    Minimum number of control sets                        |    87 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    87 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    79 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            3 |
| Yes          | No                    | No                     |             346 |          247 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------------+----------------------------+------------------+----------------+--------------+
|     Clock Signal    |           Enable Signal          |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+----------------------------------+----------------------------+------------------+----------------+--------------+
|  boardclk_IBUF_BUFG |                                  |                            |                1 |              1 |         1.00 |
|  clk_BUFG           | overwriteFlagsMask               | setFlagBits[4]_i_1_n_0     |                3 |              4 |         1.33 |
|  clk_BUFG           | flags[4]_i_1_n_0                 |                            |                4 |              5 |         1.25 |
|  clk_BUFG           | overwriteFlagsMask               |                            |                5 |              6 |         1.20 |
|  clk_BUFG           | functionSelect                   |                            |                5 |              6 |         1.20 |
|  boardclk_IBUF_BUFG | sw_IBUF                          | mainClk/counter[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_BUFG           |                                  | uart/clkCounter0           |                3 |             13 |         4.33 |
|  clk_BUFG           | instructionRegister[15]_i_1_n_0  |                            |               14 |             15 |         1.07 |
|  clk_BUFG           | alu/instructionRegister_reg[10]  | A[15]_i_1_n_0              |               11 |             16 |         1.45 |
|  clk_BUFG           | registerFile[7][15]_i_1_n_0      |                            |               13 |             16 |         1.23 |
|  clk_BUFG           | registerFile[6][15]_i_1_n_0      |                            |               13 |             16 |         1.23 |
|  clk_BUFG           | registerFile[5][15]_i_1_n_0      |                            |               13 |             16 |         1.23 |
|  clk_BUFG           | registerFile[4][15]_i_1_n_0      |                            |               11 |             16 |         1.45 |
|  clk_BUFG           | registerFile[3][15]_i_1_n_0      |                            |               13 |             16 |         1.23 |
|  clk_BUFG           | registerFile[2][15]_i_1_n_0      |                            |               13 |             16 |         1.23 |
|  clk_BUFG           | registerFile[1][15]_i_1_n_0      |                            |               13 |             16 |         1.23 |
|  clk_BUFG           | alu/instructionRegister_reg[10]  |                            |                9 |             16 |         1.78 |
|  clk_BUFG           | alu/instructionRegister_reg[10]  | constant[15]_i_1_n_0       |                5 |             16 |         3.20 |
|  clk_BUFG           | registerFile[0][15]_i_1_n_0      |                            |               24 |             32 |         1.33 |
|  clk_BUFG           | programCounter[15]_i_1_n_0       |                            |               23 |             37 |         1.61 |
|  clk_BUFG           | stackPointer[0]_i_1_n_0          |                            |               34 |             43 |         1.26 |
|  clk_BUFG           |                                  |                            |               32 |             44 |         1.38 |
|  clk_BUFG           | uart/instructionRegister_reg[10] |                            |               40 |             74 |         1.85 |
|  clk_BUFG           | ram_reg_r1_1024_1087_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_1280_1343_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_128_191_0_2_i_1_n_0   |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_1344_1407_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_1216_1279_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_1408_1471_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_1472_1535_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_1536_1599_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_1600_1663_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_1664_1727_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_1728_1791_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_1792_1855_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_3008_3071_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_2112_2175_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_1920_1983_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_2432_2495_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_2496_2559_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_2560_2623_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_256_319_0_2_i_1_n_0   |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_2624_2687_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_2688_2751_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_2752_2815_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_2816_2879_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_2880_2943_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_2304_2367_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_2368_2431_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_1856_1919_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_2048_2111_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_3520_3583_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_3456_3519_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_3392_3455_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_3328_3391_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_3200_3263_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_3136_3199_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_2944_3007_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_192_255_0_2_i_1_n_0   |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_2176_2239_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_3584_3647_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_1984_2047_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_3072_3135_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_768_831_0_2_i_1_n_0   |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_576_639_0_2_i_1_n_0   |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_448_511_0_2_i_1_n_0   |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_384_447_0_2_i_1_n_0   |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_3264_3327_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_2240_2303_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_640_703_0_2_i_1_n_0   |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_1088_1151_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_320_383_0_2_i_1_n_0   |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_0_63_0_2_i_4_n_0      |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_960_1023_0_2_i_1_n_0  |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_896_959_0_2_i_1_n_0   |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_832_895_0_2_i_1_n_0   |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_704_767_0_2_i_1_n_0   |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_64_127_0_2_i_1_n_0    |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_1152_1215_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_512_575_0_2_i_1_n_0   |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_4032_4095_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_3968_4031_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_3904_3967_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_3840_3903_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_3776_3839_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_3712_3775_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
|  clk_BUFG           | ram_reg_r1_3648_3711_0_2_i_1_n_0 |                            |               36 |            132 |         3.67 |
+---------------------+----------------------------------+----------------------------+------------------+----------------+--------------+


