{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746009361542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746009361543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 18:36:01 2025 " "Processing started: Wed Apr 30 18:36:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746009361543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009361543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009361543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746009361668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746009361668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "ipcore/fft/fft/synthesis/fft.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/fft.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009365329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009365329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft) " "Found design unit 1: auk_dspip_text_pkg (fft)" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009365509 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009365509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009365509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft) " "Found design unit 1: auk_dspip_math_pkg (fft)" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009365510 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009365510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009365510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft) " "Found design unit 1: auk_dspip_lib_pkg (fft)" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009365510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009365510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009368489 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009368489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009368489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009368565 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009368565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009368565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009368566 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009368566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009368566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009368639 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "ipcore/fft/fft/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009368639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009368639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "ipcore/fft/fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009368713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009368713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009368785 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "ipcore/fft/fft/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009368785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009368785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/fft/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyper_opt_pkg (fft) " "Found design unit 1: hyper_opt_pkg (fft)" {  } { { "ipcore/fft/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009368857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009368857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009368935 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "ipcore/fft/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009368935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009368935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369010 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "ipcore/fft/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009369010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file ipcore/fft/fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369098 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/altera_fft_mult_add.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369098 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/altera_fft_mult_add.vhd" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369098 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "ipcore/fft/fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369098 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "ipcore/fft/fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/altera_fft_mult_add.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369098 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "ipcore/fft/fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/altera_fft_mult_add.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009369098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369171 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "ipcore/fft/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009369171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft) " "Found design unit 1: auk_fft_pkg (fft)" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369244 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009369244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "ipcore/fft/fft/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009369317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "ipcore/fft/fft/synthesis/submodules/counter_module.sv" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009369395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_lib_pkg (fft) " "Found design unit 1: auk_dspip_r22sdf_lib_pkg (fft)" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009369494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_addr_control-rtl " "Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369567 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_addr_control " "Found entity 1: auk_dspip_bit_reverse_addr_control" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009369567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_core-rtl " "Found design unit 1: auk_dspip_bit_reverse_core-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369646 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_core " "Found entity 1: auk_dspip_bit_reverse_core" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009369646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder-rtl " "Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369721 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder " "Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009369721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369802 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_adder_fp " "Found entity 1: auk_dspip_r22sdf_adder_fp" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009369802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_addsub-rtl " "Found design unit 1: auk_dspip_r22sdf_addsub-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369879 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_addsub " "Found entity 1: auk_dspip_r22sdf_addsub" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009369879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bf_control-rtl " "Found design unit 1: auk_dspip_r22sdf_bf_control-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369956 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bf_control " "Found entity 1: auk_dspip_r22sdf_bf_control" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009369956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009369956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfi-rtl2 " "Found design unit 1: auk_dspip_r22sdf_bfi-rtl2" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370047 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfi " "Found entity 1: auk_dspip_r22sdf_bfi" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009370047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfii-rtl " "Found design unit 1: auk_dspip_r22sdf_bfii-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370138 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfii " "Found entity 1: auk_dspip_r22sdf_bfii" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009370138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma-rtl " "Found design unit 1: auk_dspip_r22sdf_cma-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370299 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma " "Found entity 1: auk_dspip_r22sdf_cma" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009370299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370388 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_adder_fp " "Found entity 1: auk_dspip_r22sdf_cma_adder_fp" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009370388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370480 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp " "Found entity 1: auk_dspip_r22sdf_cma_bfi_fp" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009370480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370565 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_fp " "Found entity 1: auk_dspip_r22sdf_cma_fp" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009370565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_counter-rtl " "Found design unit 1: auk_dspip_r22sdf_counter-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370642 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_counter " "Found entity 1: auk_dspip_r22sdf_counter" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009370642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_core-rtl " "Found design unit 1: auk_dspip_r22sdf_core-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370736 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_core " "Found entity 1: auk_dspip_r22sdf_core" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009370736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_delay-rtl " "Found design unit 1: auk_dspip_r22sdf_delay-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370823 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_delay " "Found entity 1: auk_dspip_r22sdf_delay" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009370823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_enable_control-rtl " "Found design unit 1: auk_dspip_r22sdf_enable_control-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370902 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_enable_control " "Found entity 1: auk_dspip_r22sdf_enable_control" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009370902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009370902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stage-rtl " "Found design unit 1: auk_dspip_r22sdf_stage-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371008 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stage " "Found entity 1: auk_dspip_r22sdf_stage" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371085 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_pipe " "Found entity 1: auk_dspip_r22sdf_stg_pipe" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_out_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371158 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_out_pipe " "Found entity 1: auk_dspip_r22sdf_stg_out_pipe" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_top-str " "Found design unit 1: auk_dspip_r22sdf_top-str" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371252 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_top " "Found entity 1: auk_dspip_r22sdf_top" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_twrom-rtl " "Found design unit 1: auk_dspip_r22sdf_twrom-rtl" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371339 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_twrom " "Found entity 1: auk_dspip_r22sdf_twrom" {  } { { "ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft/synthesis/submodules/fft_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fft/fft/synthesis/submodules/fft_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_fft_ii_0 " "Found entity 1: fft_fft_ii_0" {  } { { "ipcore/fft/fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/fft/fft/synthesis/submodules/fft_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/pll/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom/rom_256x8b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom/rom_256x8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_256x8b " "Found entity 1: rom_256x8b" {  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/rom/rom_256x8b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/_NCO.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/_NCO.v" { { "Info" "ISGN_ENTITY_NAME" "1 _NCO " "Found entity 1: _NCO" {  } { { "../rtl/_NCO.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/_NCO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371342 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst FFT.v(15) " "Verilog HDL Implicit Net warning at FFT.v(15): created implicit net for \"rst\"" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746009371356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFT " "Elaborating entity \"FFT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "phase_inc FFT.v(40) " "Verilog HDL Always Construct warning at FFT.v(40): inferring latch(es) for variable \"phase_inc\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[0\] FFT.v(40) " "Inferred latch for \"phase_inc\[0\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[1\] FFT.v(40) " "Inferred latch for \"phase_inc\[1\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[2\] FFT.v(40) " "Inferred latch for \"phase_inc\[2\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[3\] FFT.v(40) " "Inferred latch for \"phase_inc\[3\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[4\] FFT.v(40) " "Inferred latch for \"phase_inc\[4\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[5\] FFT.v(40) " "Inferred latch for \"phase_inc\[5\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[6\] FFT.v(40) " "Inferred latch for \"phase_inc\[6\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[7\] FFT.v(40) " "Inferred latch for \"phase_inc\[7\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[8\] FFT.v(40) " "Inferred latch for \"phase_inc\[8\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[9\] FFT.v(40) " "Inferred latch for \"phase_inc\[9\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[10\] FFT.v(40) " "Inferred latch for \"phase_inc\[10\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[11\] FFT.v(40) " "Inferred latch for \"phase_inc\[11\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[12\] FFT.v(40) " "Inferred latch for \"phase_inc\[12\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[13\] FFT.v(40) " "Inferred latch for \"phase_inc\[13\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[14\] FFT.v(40) " "Inferred latch for \"phase_inc\[14\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[15\] FFT.v(40) " "Inferred latch for \"phase_inc\[15\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[16\] FFT.v(40) " "Inferred latch for \"phase_inc\[16\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371387 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[17\] FFT.v(40) " "Inferred latch for \"phase_inc\[17\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371388 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[18\] FFT.v(40) " "Inferred latch for \"phase_inc\[18\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371388 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[19\] FFT.v(40) " "Inferred latch for \"phase_inc\[19\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371388 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[20\] FFT.v(40) " "Inferred latch for \"phase_inc\[20\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371388 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[21\] FFT.v(40) " "Inferred latch for \"phase_inc\[21\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371388 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[22\] FFT.v(40) " "Inferred latch for \"phase_inc\[22\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371388 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[23\] FFT.v(40) " "Inferred latch for \"phase_inc\[23\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371388 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[24\] FFT.v(40) " "Inferred latch for \"phase_inc\[24\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371388 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[25\] FFT.v(40) " "Inferred latch for \"phase_inc\[25\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371388 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[26\] FFT.v(40) " "Inferred latch for \"phase_inc\[26\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371388 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[27\] FFT.v(40) " "Inferred latch for \"phase_inc\[27\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371388 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[28\] FFT.v(40) " "Inferred latch for \"phase_inc\[28\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371388 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[29\] FFT.v(40) " "Inferred latch for \"phase_inc\[29\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371388 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[30\] FFT.v(40) " "Inferred latch for \"phase_inc\[30\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371388 "|FFT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase_inc\[31\] FFT.v(40) " "Inferred latch for \"phase_inc\[31\]\" at FFT.v(40)" {  } { { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371388 "|FFT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../rtl/FFT.v" "pll_inst" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746009371391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll/pll.v" "altpll_component" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/pll/pll.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746009371408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/pll/pll.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746009371408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371409 ""}  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/pll/pll.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746009371409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746009371437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_NCO _NCO:noc_u " "Elaborating entity \"_NCO\" for hierarchy \"_NCO:noc_u\"" {  } { { "../rtl/FFT.v" "noc_u" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746009371439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_256x8b _NCO:noc_u\|rom_256x8b:u_rom_256x8b " "Elaborating entity \"rom_256x8b\" for hierarchy \"_NCO:noc_u\|rom_256x8b:u_rom_256x8b\"" {  } { { "../rtl/_NCO.v" "u_rom_256x8b" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/_NCO.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746009371442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram _NCO:noc_u\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"_NCO:noc_u\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom/rom_256x8b.v" "altsyncram_component" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/rom/rom_256x8b.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746009371453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "_NCO:noc_u\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"_NCO:noc_u\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/rom/rom_256x8b.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746009371453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "_NCO:noc_u\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component " "Instantiated megafunction \"_NCO:noc_u\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dds_256x8b_wave.mif " "Parameter \"init_file\" = \"dds_256x8b_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746009371454 ""}  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/rom/rom_256x8b.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746009371454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gla1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gla1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gla1 " "Found entity 1: altsyncram_gla1" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/db/altsyncram_gla1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746009371471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009371471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gla1 _NCO:noc_u\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated " "Elaborating entity \"altsyncram_gla1\" for hierarchy \"_NCO:noc_u\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746009371471 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "FFT/IFFT " "\"FFT/IFFT\" does not support the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12192 "\"%1!s!\" does not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1746009371762 ""}  } {  } 0 12191 "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1746009371762 ""}  } {  } 0 12189 "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" 0 0 "Analysis & Synthesis" 0 -1 1746009371762 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1746009371772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746009371868 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fft_fft_ii_0 33 " "Ignored 33 assignments for entity \"fft_fft_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1746009372101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746009372171 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746009372171 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/prj/ipcore/pll/pll.v" 112 0 0 } } { "../rtl/FFT.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/20.FFT/rtl/FFT.v" 24 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1746009372181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746009372189 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746009372189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746009372189 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1746009372189 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1746009372189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746009372189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746009372196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 18:36:12 2025 " "Processing ended: Wed Apr 30 18:36:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746009372196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746009372196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746009372196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746009372196 ""}
