Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: testBigMod.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "testBigMod.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "testBigMod"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : testBigMod
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\psf\home\Documents\VGA\Controller\ipcore_dir\Screeen.v" into library work
Parsing module <Screeen>.
Analyzing Verilog file "\\psf\home\Documents\VGA\Controller\VController.v" into library work
Parsing module <VController>.
Analyzing Verilog file "\\psf\home\Documents\VGA\Controller\InterruptManager.v" into library work
Parsing module <InterruptManager>.
Analyzing Verilog file "\\psf\home\Documents\VGA\Controller\count2bit.v" into library work
Parsing module <count2bit>.
Analyzing Verilog file "\\psf\home\Documents\VGA\Controller\ColorSelector.v" into library work
Parsing module <ColorSelector>.
Analyzing Verilog file "\\psf\home\Documents\VGA\Controller\testBigMod.v" into library work
Parsing module <testBigMod>.
Analyzing Verilog file "\\psf\home\Documents\VGA\Controller\ipcore_dir\cccc\example_design\cccc_exdes.v" into library work
Parsing module <cccc_exdes>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <testBigMod>.

Elaborating module <count2bit>.

Elaborating module <VController>.

Elaborating module <InterruptManager>.

Elaborating module <Screeen>.
WARNING:HDLCompiler:1499 - "\\psf\home\Documents\VGA\Controller\ipcore_dir\Screeen.v" Line 39: Empty module <Screeen> remains a black box.
WARNING:HDLCompiler:1127 - "\\psf\home\Documents\VGA\Controller\testBigMod.v" Line 87: Assignment to direction ignored, since the identifier is never used

Elaborating module <ColorSelector>.
WARNING:HDLCompiler:634 - "\\psf\home\Documents\VGA\Controller\ColorSelector.v" Line 33: Net <tst[15][2048]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <testBigMod>.
    Related source file is "\\psf\home\Documents\VGA\Controller\testBigMod.v".
INFO:Xst:3210 - "\\psf\home\Documents\VGA\Controller\testBigMod.v" line 77: Output port <direction> of the instance <inter> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <testBigMod> synthesized.

Synthesizing Unit <count2bit>.
    Related source file is "\\psf\home\Documents\VGA\Controller\count2bit.v".
    Found 1-bit register for signal <clkdiv>.
    Found 1-bit register for signal <out>.
    Found 1-bit adder for signal <out_PWR_2_o_add_1_OUT<0>> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <count2bit> synthesized.

Synthesizing Unit <VController>.
    Related source file is "\\psf\home\Documents\VGA\Controller\VController.v".
        hpixels = 10'b1100100000
        hbackporch = 10'b0010010000
        hfrontporch = 10'b1100010000
        hpulsewidth = 10'b0001100000
        vpixels = 10'b1000001001
        vbackporch = 10'b0000011111
        vfrontporch = 10'b0111111111
        vpulsewidth = 10'b0000000010
    Found 10-bit register for signal <vcount>.
    Found 10-bit register for signal <hcount>.
    Found 10-bit adder for signal <hcount[9]_GND_3_o_add_8_OUT> created at line 56.
    Found 10-bit adder for signal <vcount[9]_GND_3_o_add_10_OUT> created at line 60.
    Found 10-bit comparator greater for signal <hcount[9]_PWR_3_o_LessThan_3_o> created at line 47
    Found 10-bit comparator greater for signal <GND_3_o_hcount[9]_LessThan_4_o> created at line 47
    Found 10-bit comparator lessequal for signal <n0005> created at line 47
    Found 10-bit comparator greater for signal <GND_3_o_vcount[9]_LessThan_6_o> created at line 47
    Found 10-bit comparator greater for signal <hcount[9]_PWR_3_o_LessThan_8_o> created at line 55
    Found 10-bit comparator greater for signal <vcount[9]_PWR_3_o_LessThan_10_o> created at line 59
    Found 10-bit comparator lessequal for signal <hc[9]_GND_3_o_LessThan_17_o> created at line 66
    Found 10-bit comparator lessequal for signal <vc[9]_GND_3_o_LessThan_18_o> created at line 67
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <VController> synthesized.

Synthesizing Unit <InterruptManager>.
    Related source file is "\\psf\home\Documents\VGA\Controller\InterruptManager.v".
        hleft = 10'b0010010000
        vtop = 10'b0000011111
WARNING:Xst:647 - Input <upb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <downb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <leftb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rightb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <direction> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 11-bit subtractor for signal <n0014> created at line 49.
    Found 11-bit subtractor for signal <n0016> created at line 49.
    Found 13-bit adder for signal <GND_4_o_GND_4_o_add_3_OUT> created at line 49.
    Found 9x6-bit multiplier for signal <n0015> created at line 49.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <InterruptManager> synthesized.
