$date
	Tue Jan 21 16:32:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blackbox_test $end
$var wire 1 ! z $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module ex1 $end
$var wire 1 # b $end
$var wire 1 $ d $end
$var wire 1 % w02 $end
$var wire 1 & w13 $end
$var wire 1 ' w16 $end
$var wire 1 ( w18 $end
$var wire 1 ) w31 $end
$var wire 1 * w33 $end
$var wire 1 + w34 $end
$var wire 1 , w37 $end
$var wire 1 - w39 $end
$var wire 1 . w49 $end
$var wire 1 / w55 $end
$var wire 1 0 w62 $end
$var wire 1 1 w69 $end
$var wire 1 2 w82 $end
$var wire 1 3 w84 $end
$var wire 1 4 w91 $end
$var wire 1 5 w95 $end
$var wire 1 6 w97 $end
$var wire 1 7 w99 $end
$var wire 1 " x $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
16
15
04
13
12
11
00
1/
1.
1-
1,
1+
0*
1)
0(
1'
0&
1%
0$
0#
0"
1!
$end
#10
0,
1&
02
1"
#20
0!
1(
1+
0-
0.
0'
0/
07
01
0%
14
06
1#
#30
1/
04
1,
0&
12
0"
#40
0!
0-
0/
07
0(
14
1.
1&
05
03
10
1*
0)
1$
#50
1!
1(
1+
1-
0.
1/
0*
11
1%
00
04
16
0,
02
15
0#
1"
#60
0!
0-
1*
01
1,
1&
12
05
0"
#70
0!
0-
0/
07
0*
0%
14
06
0,
02
15
1#
1"
#80
