# $Revision: 1.18.4.2 $
Library {
  Name			  "fixpt_lib_3p1"
  Version		  6.0
  RequirementInfo	  "9"
  SaveDefaultBlockParams  on
  LibraryLinkDisplay	  "all"
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  CovSaveName		  "covdata"
  CovMetricSettings	  "d"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  on
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  Created		  "Wed Jul 01 14:00:45 1998"
  Creator		  "andyb"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "andyb"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Mar  5 15:51:13 2004"
  ModelVersionFormat	  "1.%<AutoIncrement:1604>"
  ConfigurationManager	  "none"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock off
  ProdHWDeviceType	  "32-bit Generic"
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.0.3"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.0.3"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  Solver		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.0.3"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.3"
	  BlockReduction	  on
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  ConditionalExecOptimization "on_for_testing"
	  InlineParams		  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.0.3"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg on
	  CheckExecutionContextRuntimeOutputMsg	on
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.0.3"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.0.3"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.3"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.0.3"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.0.3"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	Simulink.SFSimCC {
	  $ObjectID		  11
	  Version		  "1.0.3"
	  SFSimApplyToAllLibs	  on
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SFSimBuildMode	  "Incremental"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Abs
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DiscreteIntegrator
      IntegratorMethod	      "Integration: Forward Euler"
      gainval		      "1.0"
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      InitialConditionMode    "State and output"
      SampleTime	      "1"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Lookup
      InputValues	      "[-4:5]"
      OutputValues	      " rand(1,10)-0.5"
      LookUpMeth	      "Interpolation-Extrapolation"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
      LUTDesignTableMode      "Redesign Table"
      LUTDesignDataSource     "Block Dialog"
      LUTDesignFunctionName   "sqrt(x)"
      LUTDesignUseExistingBP  on
      LUTDesignRelError	      "0.01"
      LUTDesignAbsError	      "1e-6"
    }
    Block {
      BlockType		      Lookup2D
      RowIndex		      "[0 1]"
      ColumnIndex	      "[0 1]"
      OutputValues	      "[0 0;0 0]"
      LookUpMeth	      "Interpolation-Extrapolation"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
      LUTDesignTableMode      "Redesign Table"
      LUTDesignDataSource     "Block Dialog"
      LUTDesignFunctionName   "sqrt(x)"
      LUTDesignUseExistingBP  on
      LUTDesignRelError	      "0.01"
      LUTDesignAbsError	      "1e-6"
    }
    Block {
      BlockType		      MultiPortSwitch
      Inputs		      "4"
      zeroidx		      off
      InputSameDT	      on
      OutDataTypeMode	      "Inherit via internal rule"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      Relay
      OnSwitchValue	      "eps"
      OffSwitchValue	      "eps"
      OnOutputValue	      "1"
      OffOutputValue	      "0"
      OutputDataTypeScalingMode	"All ports same datatype"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      ConRadixGroup	      "Use specified scaling"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      Signum
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutDataTypeMode	      "Inherit via internal rule"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "fixpt_lib_3p1"
    Location		    [41, 133, 574, 483]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "Bits"
      Ports		      []
      Position		      [255, 545, 335, 595]
      BackgroundColor	      "yellow"
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Bits')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Bits"
	Location		[61, 116, 404, 328]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Bit Clear"
	  Ports			  [1, 1]
	  Position		  [180, 45, 220, 85]
	  SourceBlock		  "fixpt_lib_4/Bits/Bit Clear"
	  SourceType		  "Fixed-Point Bit Clear"
	  iBit			  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bit Set"
	  Ports			  [1, 1]
	  Position		  [100, 45, 140, 85]
	  SourceBlock		  "fixpt_lib_4/Bits/Bit Set"
	  SourceType		  "Fixed-Point Bit Set"
	  iBit			  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bitwise\nOperator"
	  Ports			  [1, 1]
	  Position		  [25, 50, 65, 90]
	  SourceBlock		  "fixpt_lib_4/Bits/Bitwise\nOperator"
	  SourceType		  "Fixed-Point Bitwise Operator"
	  logicop		  "AND"
	  UseBitMask		  "on"
	  NumInputPorts		  "2"
	  BitMask		  "bin2dec('11011001')"
	  BitMaskRealWorld	  "Stored Integer"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Examples"
	  Ports			  []
	  Position		  [260, 50, 320, 90]
	  BackgroundColor	  "yellow"
	  ShowName		  off
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  MaskDisplay		  "disp('Bitwise\\nExamples')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Examples"
	    Location		    [1, 232, 500, 544]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise AND"
	      Ports		      [2, 1]
	      Position		      [30, 45, 70, 85]
	      SourceBlock	      "fixpt_lib_4/Bits/Bitwise\nOperator"
	      SourceType	      "Fixed-Point Bitwise Operator"
	      logicop		      "AND"
	      UseBitMask	      "off"
	      NumInputPorts	      "2"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise AND\nof Elements"
	      Ports		      [1, 1]
	      Position		      [30, 225, 70, 265]
	      SourceBlock	      "fixpt_lib_4/Bits/Bitwise\nOperator"
	      SourceType	      "Fixed-Point Bitwise Operator"
	      logicop		      "AND"
	      UseBitMask	      "off"
	      NumInputPorts	      "1"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise AND\nwith Mask"
	      Ports		      [1, 1]
	      Position		      [30, 135, 70, 175]
	      SourceBlock	      "fixpt_lib_4/Bits/Bitwise\nOperator"
	      SourceType	      "Fixed-Point Bitwise Operator"
	      logicop		      "AND"
	      UseBitMask	      "on"
	      NumInputPorts	      "1"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise NAND"
	      Ports		      [2, 1]
	      Position		      [190, 45, 230, 85]
	      SourceBlock	      "fixpt_lib_4/Bits/Bitwise\nOperator"
	      SourceType	      "Fixed-Point Bitwise Operator"
	      logicop		      "NAND"
	      UseBitMask	      "off"
	      NumInputPorts	      "2"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise NAND\nof Elements"
	      Ports		      [1, 1]
	      Position		      [190, 225, 230, 265]
	      SourceBlock	      "fixpt_lib_4/Bits/Bitwise\nOperator"
	      SourceType	      "Fixed-Point Bitwise Operator"
	      logicop		      "NAND"
	      UseBitMask	      "off"
	      NumInputPorts	      "1"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise NAND\nwith Mask"
	      Ports		      [1, 1]
	      Position		      [190, 135, 230, 175]
	      SourceBlock	      "fixpt_lib_4/Bits/Bitwise\nOperator"
	      SourceType	      "Fixed-Point Bitwise Operator"
	      logicop		      "NAND"
	      UseBitMask	      "on"
	      NumInputPorts	      "1"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise NOR"
	      Ports		      [2, 1]
	      Position		      [270, 45, 310, 85]
	      SourceBlock	      "fixpt_lib_4/Bits/Bitwise\nOperator"
	      SourceType	      "Fixed-Point Bitwise Operator"
	      logicop		      "NOR"
	      UseBitMask	      "off"
	      NumInputPorts	      "2"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise NOR\nof Elements"
	      Ports		      [1, 1]
	      Position		      [270, 225, 310, 265]
	      SourceBlock	      "fixpt_lib_4/Bits/Bitwise\nOperator"
	      SourceType	      "Fixed-Point Bitwise Operator"
	      logicop		      "NOR"
	      UseBitMask	      "off"
	      NumInputPorts	      "1"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise NOR\nwith Mask"
	      Ports		      [1, 1]
	      Position		      [270, 135, 310, 175]
	      SourceBlock	      "fixpt_lib_4/Bits/Bitwise\nOperator"
	      SourceType	      "Fixed-Point Bitwise Operator"
	      logicop		      "NOR"
	      UseBitMask	      "on"
	      NumInputPorts	      "1"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise NOT"
	      Ports		      [1, 1]
	      Position		      [430, 45, 470, 85]
	      SourceBlock	      "fixpt_lib_4/Bits/Bitwise\nOperator"
	      SourceType	      "Fixed-Point Bitwise Operator"
	      logicop		      "NOT"
	      UseBitMask	      "off"
	      NumInputPorts	      "1"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise OR"
	      Ports		      [2, 1]
	      Position		      [110, 45, 150, 85]
	      SourceBlock	      "fixpt_lib_4/Bits/Bitwise\nOperator"
	      SourceType	      "Fixed-Point Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      "off"
	      NumInputPorts	      "2"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise OR\nof Elements"
	      Ports		      [1, 1]
	      Position		      [110, 225, 150, 265]
	      SourceBlock	      "fixpt_lib_4/Bits/Bitwise\nOperator"
	      SourceType	      "Fixed-Point Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      "off"
	      NumInputPorts	      "1"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise OR\nwith Mask"
	      Ports		      [1, 1]
	      Position		      [110, 135, 150, 175]
	      SourceBlock	      "fixpt_lib_4/Bits/Bitwise\nOperator"
	      SourceType	      "Fixed-Point Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      "on"
	      NumInputPorts	      "1"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise XOR"
	      Ports		      [2, 1]
	      Position		      [350, 45, 390, 85]
	      SourceBlock	      "fixpt_lib_4/Bits/Bitwise\nOperator"
	      SourceType	      "Fixed-Point Bitwise Operator"
	      logicop		      "XOR"
	      UseBitMask	      "off"
	      NumInputPorts	      "2"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise XOR\nof Elements"
	      Ports		      [1, 1]
	      Position		      [350, 225, 390, 265]
	      SourceBlock	      "fixpt_lib_4/Bits/Bitwise\nOperator"
	      SourceType	      "Fixed-Point Bitwise Operator"
	      logicop		      "XOR"
	      UseBitMask	      "off"
	      NumInputPorts	      "1"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise XOR\nwith Mask"
	      Ports		      [1, 1]
	      Position		      [350, 135, 390, 175]
	      SourceBlock	      "fixpt_lib_4/Bits/Bitwise\nOperator"
	      SourceType	      "Fixed-Point Bitwise Operator"
	      logicop		      "XOR"
	      UseBitMask	      "on"
	      NumInputPorts	      "1"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Annotation {
	      Name		      "Fixed-Point Library Version 3.1"
	      Position		      [242, 12]
	      FontName		      "Arial"
	    }
	    Annotation {
	      Name		      "Copyright 1994-2004 The MathWorks, Inc."
	      Position		      [244, 28]
	      FontName		      "Arial"
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift\nArithmetic"
	  Ports			  [1, 1]
	  Position		  [20, 135, 100, 175]
	  SourceBlock		  "fixpt_lib_4/Bits/Shift\nArithmetic"
	  SourceType		  "Fixed-Point Shift Arithmetic"
	  nBitShiftRight	  "8"
	  nBinPtShiftRight	  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Annotation {
	  Name			  "Fixed-Point Library Version 3.1"
	  Position		  [157, 12]
	  FontName		  "Arial"
	}
	Annotation {
	  Name			  "Copyright 1994-2004 The MathWorks, Inc."
	  Position		  [159, 28]
	  FontName		  "Arial"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Calculus"
      Ports		      []
      Position		      [135, 545, 215, 595]
      BackgroundColor	      "yellow"
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Calculus')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Calculus"
	Location		[595, 140, 1084, 814]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "Accumulator"
	  Ports			  [1, 1]
	  Position		  [50, 244, 135, 286]
	  IntegratorMethod	  "Accumulation: Backward Euler"
	  ExternalReset		  "none"
	  InitialConditionSource  "internal"
	  InitialConditionMode	  "State only (most efficient)"
	  SampleTime		  "-1"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "Accumulator\nResettable"
	  Ports			  [2, 1]
	  Position		  [185, 244, 270, 286]
	  IntegratorMethod	  "Accumulation: Backward Euler"
	  ExternalReset		  "level"
	  InitialConditionSource  "internal"
	  SampleTime		  "-1"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "Accumulator\nResettable\nLimited"
	  Ports			  [2, 1]
	  Position		  [330, 244, 415, 286]
	  IntegratorMethod	  "Accumulation: Backward Euler"
	  ExternalReset		  "level"
	  InitialConditionSource  "internal"
	  SampleTime		  "-1"
	  LimitOutput		  on
	  UpperSaturationLimit	  "0.5"
	  LowerSaturationLimit	  "-0.5"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Derivative"
	  Ports			  [1, 1]
	  Position		  [165, 155, 265, 195]
	  SourceBlock		  "simulink/Discrete/Discrete Derivative"
	  SourceType		  "Discrete Derivative"
	  ShowPortLabels	  on
	  gainval		  "1.0"
	  ICPrevScaledInput	  "0.0"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Difference"
	  Ports			  [1, 1]
	  Position		  [25, 155, 125, 195]
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  ShowPortLabels	  on
	  ICPrevInput		  "0.0"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  "Floor"
	  DoSatur		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "Integrator\nBackward"
	  Ports			  [1, 1]
	  Position		  [50, 334, 135, 376]
	  IntegratorMethod	  "Integration: Backward Euler"
	  ExternalReset		  "none"
	  InitialConditionSource  "internal"
	  InitialConditionMode	  "State only (most efficient)"
	  SampleTime		  "-1"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "Integrator\nBackward\nResettable"
	  Ports			  [2, 1]
	  Position		  [185, 334, 270, 376]
	  IntegratorMethod	  "Integration: Backward Euler"
	  ExternalReset		  "level"
	  InitialConditionSource  "internal"
	  SampleTime		  "-1"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "Integrator\nBackward\nResettable\nLimited"
	  Ports			  [2, 1]
	  Position		  [330, 334, 415, 376]
	  IntegratorMethod	  "Integration: Backward Euler"
	  ExternalReset		  "level"
	  InitialConditionSource  "internal"
	  SampleTime		  "-1"
	  LimitOutput		  on
	  UpperSaturationLimit	  "0.5"
	  LowerSaturationLimit	  "-0.5"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "Integrator\nForward"
	  Ports			  [1, 1]
	  Position		  [50, 554, 135, 596]
	  IntegratorMethod	  "Integration: Forward Euler"
	  ExternalReset		  "none"
	  InitialConditionSource  "internal"
	  InitialConditionMode	  "State only (most efficient)"
	  SampleTime		  "-1"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "Integrator\nForward\nResettable"
	  Ports			  [2, 1]
	  Position		  [185, 554, 270, 596]
	  IntegratorMethod	  "Integration: Forward Euler"
	  ExternalReset		  "level"
	  InitialConditionSource  "internal"
	  InitialConditionMode	  "State only (most efficient)"
	  SampleTime		  "-1"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "Integrator\nForward\nResettable\nLimited"
	  Ports			  [2, 1]
	  Position		  [330, 554, 415, 596]
	  IntegratorMethod	  "Integration: Forward Euler"
	  ExternalReset		  "level"
	  InitialConditionSource  "internal"
	  InitialConditionMode	  "State only (most efficient)"
	  SampleTime		  "-1"
	  LimitOutput		  on
	  UpperSaturationLimit	  "0.5"
	  LowerSaturationLimit	  "-0.5"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "Integrator\nTrapezoidal"
	  Ports			  [1, 1]
	  Position		  [50, 444, 135, 486]
	  IntegratorMethod	  "Integration: Trapezoidal"
	  ExternalReset		  "none"
	  InitialConditionSource  "internal"
	  InitialConditionMode	  "State only (most efficient)"
	  SampleTime		  "-1"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "Integrator\nTrapezoidal\nResettable"
	  Ports			  [2, 1]
	  Position		  [185, 444, 270, 486]
	  IntegratorMethod	  "Integration: Trapezoidal"
	  ExternalReset		  "level"
	  InitialConditionSource  "internal"
	  SampleTime		  "-1"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "Integrator\nTrapezoidal\nResettable\nLimite"
"d"
	  Ports			  [2, 1]
	  Position		  [330, 444, 415, 486]
	  IntegratorMethod	  "Integration: Trapezoidal"
	  ExternalReset		  "level"
	  InitialConditionSource  "internal"
	  SampleTime		  "-1"
	  LimitOutput		  on
	  UpperSaturationLimit	  "0.5"
	  LowerSaturationLimit	  "-0.5"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sample Rate\nProbe"
	  Ports			  [1, 1]
	  Position		  [425, 50, 465, 90]
	  SourceBlock		  "simulink/Math\nOperations/Weighted\nSample "
"Time\nMath"
	  SourceType		  "Sample Time Math"
	  TsampMathOp		  "1/Ts Only"
	  weightValue		  "1"
	  TsampMathImp		  "Online Calculations"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  RndMeth		  "Floor"
	  DoSatur		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sample Time\nAdd"
	  Ports			  [1, 1]
	  Position		  [185, 50, 225, 90]
	  SourceBlock		  "simulink/Math\nOperations/Weighted\nSample "
"Time\nMath"
	  SourceType		  "Sample Time Math"
	  TsampMathOp		  "+"
	  weightValue		  "1.0"
	  TsampMathImp		  "Online Calculations"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  RndMeth		  "Floor"
	  DoSatur		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sample Time\nDivide"
	  Ports			  [1, 1]
	  Position		  [105, 50, 145, 90]
	  SourceBlock		  "simulink/Math\nOperations/Weighted\nSample "
"Time\nMath"
	  SourceType		  "Sample Time Math"
	  TsampMathOp		  "/"
	  weightValue		  "1.0"
	  TsampMathImp		  "Online Calculations"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  RndMeth		  "Floor"
	  DoSatur		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sample Time\nMultiply"
	  Ports			  [1, 1]
	  Position		  [25, 50, 65, 90]
	  SourceBlock		  "simulink/Math\nOperations/Weighted\nSample "
"Time\nMath"
	  SourceType		  "Sample Time Math"
	  TsampMathOp		  "*"
	  weightValue		  "1.0"
	  TsampMathImp		  "Online Calculations"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  RndMeth		  "Floor"
	  DoSatur		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sample Time\nProbe"
	  Ports			  [1, 1]
	  Position		  [345, 50, 385, 90]
	  SourceBlock		  "simulink/Math\nOperations/Weighted\nSample "
"Time\nMath"
	  SourceType		  "Sample Time Math"
	  TsampMathOp		  "Ts Only"
	  weightValue		  "1.0"
	  TsampMathImp		  "Online Calculations"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  RndMeth		  "Floor"
	  DoSatur		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sample Time\nSubtract"
	  Ports			  [1, 1]
	  Position		  [265, 50, 305, 90]
	  SourceBlock		  "simulink/Math\nOperations/Weighted\nSample "
"Time\nMath"
	  SourceType		  "Sample Time Math"
	  TsampMathOp		  "-"
	  weightValue		  "1.0"
	  TsampMathImp		  "Online Calculations"
	  OutputDataTypeScalingMode "Inherit via internal rule"
	  RndMeth		  "Floor"
	  DoSatur		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Annotation {
	  Name			  "Copyright 1994-2004 The MathWorks, Inc."
	  Position		  [229, 28]
	  FontName		  "Arial"
	}
	Annotation {
	  Name			  "Fixed-Point Library Version 3.1"
	  Position		  [227, 12]
	  FontName		  "Arial"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Data Type"
      Ports		      []
      Position		      [15, 365, 95, 415]
      BackgroundColor	      "yellow"
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Data Type\\nConversion &\\nPropagation')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Data Type"
	Location		[65, 53, 506, 266]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Conversion"
	  Ports			  [1, 1]
	  Position		  [25, 50, 65, 90]
	  SourceBlock		  "fixpt_lib_4/Data Type/Conversion"
	  SourceType		  "Fixed-Point to Fixed-Point Conversion"
	  ConvertRealWorld	  "Real World Value"
	  OutputDataTypeScalingMode "Specify via dialog"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  LockScale		  "off"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Conversion\nInherited"
	  Ports			  [2, 1]
	  Position		  [105, 50, 145, 90]
	  SourceBlock		  "fixpt_lib_4/Data Type/Conversion\nInherited"
	  SourceType		  "Fixed-Point to Fixed-Point Inherited Conver"
"sion"
	  ConvertRealWorld	  "Real World Value"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Data Type\nDuplicate"
	  Ports			  [2]
	  Position		  [265, 50, 305, 90]
	  SourceBlock		  "fixpt_lib_4/Data Type/Data Type\nDuplicate"
	  SourceType		  "Fixed-Point Data Type Duplicate"
	  NumInputPorts		  "2"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Data Type\nPropagation"
	  Ports			  [3]
	  Position		  [185, 50, 225, 90]
	  SourceBlock		  "fixpt_lib_4/Data Type/Data Type\nPropagatio"
"n"
	  SourceType		  "Fixed-Point Data Type Propagation"
	  PropDataTypeMode	  "Inherit via propagation rule"
	  PropDataType		  "sfix(16)"
	  IfRefDouble		  "double"
	  IfRefSingle		  "single"
	  IsSigned		  "IsSigned1 or IsSigned2"
	  NumBitsBase		  "max([NumBits1 NumBits2])"
	  NumBitsMult		  "1"
	  NumBitsAdd		  "0"
	  NumBitsAllowFinal	  "1:128"
	  PropScalingMode	  "Inherit via propagation rule"
	  PropScaling		  "2^-10"
	  ValuesUsedBestPrec	  "[5 -7]"
	  SlopeBase		  "min([Slope1 Slope2])"
	  SlopeMult		  "1"
	  SlopeAdd		  "0"
	  BiasBase		  "Bias1"
	  BiasMult		  "1"
	  BiasAdd		  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Examples"
	  Ports			  []
	  Position		  [340, 50, 410, 90]
	  BackgroundColor	  "yellow"
	  ShowName		  off
	  OpenFcn		  "open_system('fixpt_dtprop')"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  MaskDisplay		  "disp('Data Type\\nPropagation\\nExamples')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Examples"
	    Location		    [209, 70, 698, 660]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway In"
	  Ports			  [1, 1]
	  Position		  [25, 140, 65, 180]
	  SourceBlock		  "fixpt_lib_4/Data Type/Gateway In"
	  SourceType		  "Fixed-Point Gateway In"
	  InRealWorld		  "Real World Value"
	  OutputDataTypeScalingMode "Specify via dialog"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  LockScale		  "off"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway In\nInherited"
	  Ports			  [2, 1]
	  Position		  [105, 140, 145, 180]
	  SourceBlock		  "fixpt_lib_4/Data Type/Gateway In\nInherited"
	  SourceType		  "Fixed-Point Gateway In Inherited"
	  InRealWorld		  "Real World Value"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [185, 140, 225, 180]
	  SourceBlock		  "fixpt_lib_4/Data Type/Gateway Out"
	  SourceType		  "Fixed-Point Gateway Out"
	  OutRealWorld		  "Real World Value"
	  OutBuiltInType	  "double"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scaling Strip"
	  Ports			  [1, 1]
	  Position		  [265, 140, 305, 180]
	  SourceBlock		  "fixpt_lib_4/Data Type/Scaling Strip"
	  SourceType		  "Fixed-Point Scaling Strip"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Annotation {
	  Name			  "Copyright 1994-2004 The MathWorks, Inc."
	  Position		  [169, 28]
	  FontName		  "Arial"
	}
	Annotation {
	  Name			  "Fixed-Point Library Version 3.1"
	  Position		  [167, 12]
	  FontName		  "Arial"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Delays & Holds"
      Ports		      []
      Position		      [135, 365, 215, 415]
      BackgroundColor	      "yellow"
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Delays\\n& Holds')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Delays & Holds"
	Location		[5, 35, 335, 665]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Integer Delay"
	  Ports			  [1, 1]
	  Position		  [105, 260, 145, 300]
	  SourceBlock		  "fixpt_lib_4/Delays & Holds/Integer Delay"
	  SourceType		  "Fixed-Point Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "4"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Tapped Delay"
	  Ports			  [1, 1]
	  Position		  [25, 260, 65, 300]
	  SourceBlock		  "fixpt_lib_4/Delays & Holds/Tapped Delay"
	  SourceType		  "Fixed-Point Tapped Delay Line"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "4"
	  DelayOrder		  "Oldest"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  Position		  [25, 50, 65, 90]
	  X0			  "0.0"
	  SampleTime		  "-1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unit Delay\nEnabled"
	  Ports			  [2, 1]
	  Position		  [25, 155, 65, 195]
	  SourceBlock		  "fixpt_lib_4/Delays & Holds/Unit Delay\nEnab"
"led"
	  SourceType		  "Fixed-Point Unit Delay Enabled"
	  vinit			  "0.0"
	  tsamp			  "-1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unit Delay\nEnabled\nExternal IC"
	  Ports			  [3, 1]
	  Position		  [185, 155, 225, 195]
	  SourceBlock		  "fixpt_lib_4/Delays & Holds/Unit Delay\nEnab"
"led\nExternal IC"
	  SourceType		  "Fixed-Point Unit Delay Enabled External Ini"
"tial Condition"
	  tsamp			  "-1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unit Delay\nEnabled\nResettable"
	  Ports			  [3, 1]
	  Position		  [105, 155, 145, 195]
	  SourceBlock		  "fixpt_lib_4/Delays & Holds/Unit Delay\nEnab"
"led\nResettable"
	  SourceType		  "Fixed-Point Unit Delay Enabled Resettable"
	  vinit			  "0.0"
	  tsamp			  "-1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unit Delay\nEnabled\nResettable\nExternal I"
"C"
	  Ports			  [4, 1]
	  Position		  [265, 155, 305, 195]
	  SourceBlock		  "fixpt_lib_4/Delays & Holds/Unit Delay\nEnab"
"led\nResettable\nExternal IC"
	  SourceType		  "Fixed-Point Unit Delay Enabled Resettable E"
"xternal Initial Condition"
	  tsamp			  "-1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    4
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unit Delay\nExternal IC"
	  Ports			  [2, 1]
	  Position		  [185, 50, 225, 90]
	  SourceBlock		  "fixpt_lib_4/Delays & Holds/Unit Delay\nExte"
"rnal IC"
	  SourceType		  "Fixed-Point Unit Delay External Initial Con"
"dition"
	  tsamp			  "-1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unit Delay\nResettable"
	  Ports			  [2, 1]
	  Position		  [105, 50, 145, 90]
	  SourceBlock		  "fixpt_lib_4/Delays & Holds/Unit Delay\nRese"
"ttable"
	  SourceType		  "Fixed-Point Unit Delay Resettable"
	  vinit			  "0.0"
	  tsamp			  "-1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unit Delay\nResettable\nExternal IC"
	  Ports			  [3, 1]
	  Position		  [265, 50, 305, 90]
	  SourceBlock		  "fixpt_lib_4/Delays & Holds/Unit Delay\nRese"
"ttable\nExternal IC"
	  SourceType		  "Fixed-Point Unit Delay Resettable External "
"Initial Condition"
	  tsamp			  "-1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unit Delay\nWith Preview\nEnabled"
	  Ports			  [2, 2]
	  Position		  [25, 490, 85, 550]
	  SourceBlock		  "fixpt_lib_4/Delays & Holds/Unit Delay\nWith"
" Preview\nEnabled"
	  SourceType		  "Fixed-Point State Enabled"
	  vinit			  "0.0"
	  tsamp			  "-1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unit Delay\nWith Preview\nEnabled\nResettab"
"le"
	  Ports			  [3, 2]
	  Position		  [125, 490, 185, 550]
	  SourceBlock		  "fixpt_lib_4/Delays & Holds/Unit Delay\nWith"
" Preview\nEnabled\nResettable"
	  SourceType		  "Fixed-Point State Enabled Resettable"
	  vinit			  "0.0"
	  tsamp			  "-1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unit Delay\nWith Preview\nEnabled\nResettab"
"le\nExternal RV"
	  Ports			  [4, 2]
	  Position		  [225, 492, 285, 553]
	  SourceBlock		  "fixpt_lib_4/Delays & Holds/Unit Delay\nWith"
" Preview\nEnabled\nResettable\nExternal RV"
	  SourceType		  "Fixed-Point Unit Delay With Preview Enabled"
" Resettable External RV"
	  vinit			  "0.0"
	  tsamp			  "-1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    4
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unit Delay\nWith Preview\nResettable"
	  Ports			  [2, 2]
	  Position		  [25, 365, 85, 425]
	  SourceBlock		  "fixpt_lib_4/Delays & Holds/Unit Delay\nWith"
" Preview\nResettable"
	  SourceType		  "Fixed-Point State Resettable"
	  vinit			  "0.0"
	  tsamp			  "-1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unit Delay\nWith Preview\nResettable\nExter"
"nal RV"
	  Ports			  [3, 2]
	  Position		  [125, 365, 185, 425]
	  SourceBlock		  "fixpt_lib_4/Delays & Holds/Unit Delay\nWith"
" Preview\nResettable\nExternal RV"
	  SourceType		  "Fixed-Point Unit Delay With Preview Resetta"
"ble External RV"
	  vinit			  "0.0"
	  tsamp			  "-1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Zero-Order\nHold"
	  Ports			  [1, 1]
	  Position		  [185, 260, 225, 300]
	  FontName		  "Arial"
	  SourceBlock		  "fixpt_lib_4/Delays & Holds/Zero-Order\nHold"
	  SourceType		  "Fixed-Point Zero-Order Hold"
	  samptime		  "1.0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Annotation {
	  Name			  "Fixed-Point Library Version 3.1"
	  Position		  [162, 12]
	  FontName		  "Arial"
	}
	Annotation {
	  Name			  "Copyright 1994-2004 The MathWorks, Inc."
	  Position		  [164, 28]
	  FontName		  "Arial"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Demos"
      Ports		      []
      Position		      [95, 635, 147, 675]
      BackgroundColor	      "cyan"
      ShowName		      off
      OpenFcn		      "demo('blocksets','Fixed Point')"
      FontName		      "Arial"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskHelp		      "web(fpbhelp)"
      MaskDisplay	      "disp('Demos')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Demos"
	Location		[567, 613, 976, 721]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Edge Detect"
      Ports		      []
      Position		      [375, 545, 455, 595]
      BackgroundColor	      "yellow"
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Edge\\nDetect')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Edge Detect"
	Location		[-3, 38, 401, 266]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nChange"
	  Ports			  [1, 1]
	  Position		  [230, 50, 290, 90]
	  SourceBlock		  "fixpt_lib_4/Edge Detect/Detect\nChange"
	  SourceType		  "Fixed-Point Detect Change"
	  vinit			  "0.0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nDecrease"
	  Ports			  [1, 1]
	  Position		  [130, 50, 190, 90]
	  SourceBlock		  "fixpt_lib_4/Edge Detect/Detect\nDecrease"
	  SourceType		  "Fixed-Point Detect Decrease"
	  vinit			  "0.0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nIncrease"
	  Ports			  [1, 1]
	  Position		  [30, 50, 90, 90]
	  SourceBlock		  "fixpt_lib_4/Edge Detect/Detect\nIncrease"
	  SourceType		  "Fixed-Point Detect Increase"
	  vinit			  "0.0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect Fall\nNegative"
	  Ports			  [1, 1]
	  Position		  [230, 140, 290, 190]
	  SourceBlock		  "fixpt_lib_4/Edge Detect/Detect Fall\nNegati"
"ve"
	  SourceType		  "Fixed-Point Detect Fall Negative"
	  vinit			  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect Fall\nNonpositive"
	  Ports			  [1, 1]
	  Position		  [330, 140, 390, 190]
	  SourceBlock		  "fixpt_lib_4/Edge Detect/Detect Fall\nNonpos"
"itive"
	  SourceType		  "Fixed-Point Detect Fall Nonpositive"
	  vinit			  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect Rise\nNonnegative"
	  Ports			  [1, 1]
	  Position		  [130, 140, 190, 190]
	  SourceBlock		  "fixpt_lib_4/Edge Detect/Detect Rise\nNonneg"
"ative"
	  SourceType		  "Fixed-Point Detect Rise Nonnegative"
	  vinit			  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect Rise\nPositive"
	  Ports			  [1, 1]
	  Position		  [30, 140, 90, 190]
	  SourceBlock		  "fixpt_lib_4/Edge Detect/Detect Rise\nPositi"
"ve"
	  SourceType		  "Fixed-Point Detect Rise Positive"
	  vinit			  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Annotation {
	  Name			  "Copyright 1994-2004 The MathWorks, Inc."
	  Position		  [189, 28]
	  FontName		  "Arial"
	}
	Annotation {
	  Name			  "Fixed-Point Library Version 3.1"
	  Position		  [187, 12]
	  FontName		  "Arial"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Filters"
      Ports		      []
      Position		      [255, 455, 335, 505]
      BackgroundColor	      "yellow"
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Filters')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Filters"
	Location		[41, 104, 370, 502]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "FIR"
	  Ports			  [1, 1]
	  Position		  [25, 330, 145, 370]
	  SourceBlock		  "fixpt_lib_4/Filters/FIR"
	  SourceType		  "Fixed-Point FIR"
	  mgainval		  "[0.1:0.1:1 0.9:-0.1:0.1]"
	  vinit			  "0.0"
	  samptime		  "-1"
	  GainDataTypeScalingMode "Specify via dialog"
	  GainDataType		  "sfix( 16 )"
	  GainScaling		  "2^-10"
	  MatRadixGroup		  "Best Precision: Matrix-wise"
	  OutputDataTypeScalingMode "Specify via dialog"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  LockScale		  "off"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Filter\nDirect Form I"
	  Ports			  [1, 1]
	  Position		  [25, 150, 145, 190]
	  SourceBlock		  "fixpt_lib_4/Filters/Filter\nDirect Form I"
	  SourceType		  "Fixed-Point Filter Direct Form I"
	  NumCoefVec		  "[0.2 0.3 0.2]"
	  DenCoefVec		  "[-0.9    0.6]"
	  ICPrevOutput		  "0.0"
	  ICPrevInput		  "0.0"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Filter\nDirect Form I\nTime Varying"
	  Ports			  [3, 1]
	  Position		  [185, 150, 305, 190]
	  SourceBlock		  "fixpt_lib_4/Filters/Filter\nDirect Form I\n"
"Time Varying"
	  SourceType		  "Fixed-Point Filter Direct Form I Time Varyi"
"ng"
	  ICPrevOutput		  "0.0"
	  ICPrevInput		  "0.0"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Filter\nDirect Form II"
	  Ports			  [1, 1]
	  Position		  [25, 240, 145, 280]
	  SourceBlock		  "fixpt_lib_4/Filters/Filter\nDirect Form II"
	  SourceType		  "Fixed-Point Filter Direct Form II"
	  NumCoefVec		  "[0.2 0.3 0.2]"
	  DenCoefVec		  "[-0.9    0.6]"
	  vinit			  "0.0"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Filter\nDirect Form II\nTime Varying"
	  Ports			  [3, 1]
	  Position		  [185, 240, 305, 280]
	  SourceBlock		  "fixpt_lib_4/Filters/Filter\nDirect Form II"
"\nTime Varying"
	  SourceType		  "Fixed-Point Filter Direct Form II Time Vary"
"ing"
	  vinit			  "0.0"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Filter\nFirst Order"
	  Ports			  [1, 1]
	  Position		  [25, 60, 85, 100]
	  SourceBlock		  "fixpt_lib_4/Filters/Filter\nFirst Order"
	  SourceType		  "Fixed-Point Filter First Order"
	  PoleZ			  "0.95"
	  ICPrevOutput		  "0.0"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Filter\nLead or Lag"
	  Ports			  [1, 1]
	  Position		  [125, 60, 185, 100]
	  SourceBlock		  "fixpt_lib_4/Filters/Filter\nLead or Lag"
	  SourceType		  "Fixed-Point Filter Lead or Lag"
	  PoleZ			  "0.95"
	  ZeroZ			  "0.75"
	  ICPrevOutput		  "0.0"
	  ICPrevInput		  "0.0"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Filter\nReal Zero"
	  Ports			  [1, 1]
	  Position		  [225, 60, 285, 100]
	  SourceBlock		  "fixpt_lib_4/Filters/Filter\nReal Zero"
	  SourceType		  "Fixed-Point Filter Real Zero"
	  ZeroZ			  "0.75"
	  ICPrevInput		  "0.0"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "State-Space"
	  Ports			  [1, 1]
	  Position		  [185, 330, 305, 370]
	  SourceBlock		  "fixpt_lib_4/Filters/State-Space"
	  SourceType		  "Fixed-Point State-Space"
	  A			  "[2.6020 -2.2793 0.6708; 1 0 0; 0 1 0]"
	  B			  "[ 1; 0; 0]"
	  C			  "[0.0184    0.0024    0.0055]"
	  D			  "[0.0033]"
	  X0			  "0.0"
	  InternalDataType	  "sfix(32)"
	  StateEqScaling	  "2^-10"
	  OutputEqScaling	  "2^-10"
	  LockScale		  "off"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Annotation {
	  Name			  "Fixed-Point Library Version 3.1"
	  Position		  [157, 12]
	  FontName		  "Arial"
	}
	Annotation {
	  Name			  "Copyright 1994-2004 The MathWorks, Inc."
	  Position		  [159, 28]
	  FontName		  "Arial"
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "FixPt\nGUI"
      Ports		      []
      Position		      [15, 635, 55, 675]
      BackgroundColor	      "orange"
      ShowName		      off
      FontName		      "Arial"
      SourceBlock	      "fixpt_lib_4/FixPt\nGUI"
      SourceType	      "Fixed-Point GUI"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "GoToSimulinkLibrary"
      Ports		      []
      Position		      [18, 13, 495, 334]
      BackgroundColor	      "cyan"
      ShowName		      off
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
      SourceBlock	      "fixpt_lib_4/GoToSimulinkLibrary"
      SourceType	      "GoToSimulinkLibrary"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      SubSystem
      Name		      "Logic & Comparison"
      Ports		      []
      Position		      [255, 365, 335, 415]
      BackgroundColor	      "yellow"
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Logic &\\nComparison')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Logic & Comparison"
	Location		[30, 72, 347, 661]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant"
	  Ports			  [1, 1]
	  Position		  [20, 325, 60, 365]
	  SourceBlock		  "fixpt_lib_4/Logic & Comparison/Compare\nTo "
"Constant"
	  SourceType		  "Fixed-Point Compare To Constant"
	  relop			  "<="
	  const			  "3.0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero"
	  Ports			  [1, 1]
	  Position		  [20, 235, 60, 275]
	  SourceBlock		  "fixpt_lib_4/Logic & Comparison/Compare\nTo "
"Zero"
	  SourceType		  "Fixed-Point Compare To Zero"
	  relop			  "<="
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Examples"
	  Ports			  []
	  Position		  [100, 50, 160, 90]
	  BackgroundColor	  "yellow"
	  ShowName		  off
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  MaskDisplay		  "disp('Logic &\\nComparison\\nExamples')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Examples"
	    Location		    [374, 222, 863, 812]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Logic
	      Name		      "AND"
	      Ports		      [2, 1]
	      Position		      [20, 50, 60, 90]
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "Specify via dialog"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "Equal"
	      Position		      [340, 140, 380, 180]
	      Operator		      "=="
	      InputSameDT	      off
	      LogicOutDataTypeMode    "Specify via dialog"
	      ZeroCross		      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Equal To\nConstant"
	      Ports		      [1, 1]
	      Position		      [340, 320, 380, 360]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Compare"
"\nTo Constant"
	      SourceType	      "Fixed-Point Compare To Constant"
	      relop		      "<="
	      const		      "3.0"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Equals Zero"
	      Ports		      [1, 1]
	      Position		      [340, 230, 380, 270]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Compare"
"\nTo Zero"
	      SourceType	      "Fixed-Point Compare To Zero"
	      relop		      "=="
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "Greater Than"
	      Position		      [20, 140, 60, 180]
	      Operator		      ">"
	      InputSameDT	      off
	      LogicOutDataTypeMode    "Specify via dialog"
	      ZeroCross		      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Greater Than\nConstant"
	      Ports		      [1, 1]
	      Position		      [20, 320, 60, 360]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Compare"
"\nTo Constant"
	      SourceType	      "Fixed-Point Compare To Constant"
	      relop		      ">"
	      const		      "3.0"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "Greater Than\nOr Equal"
	      Position		      [100, 140, 140, 180]
	      InputSameDT	      off
	      LogicOutDataTypeMode    "Specify via dialog"
	      ZeroCross		      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Greater Than\nOr Equal To\nConstant"
	      Ports		      [1, 1]
	      Position		      [100, 320, 140, 360]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Compare"
"\nTo Constant"
	      SourceType	      "Fixed-Point Compare To Constant"
	      relop		      ">="
	      const		      "3.0"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Interval\nClosed"
	      Ports		      [1, 1]
	      Position		      [20, 410, 60, 450]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Interval"
" Test"
	      SourceType	      "Fixed-Point Interval Test"
	      IntervalClosedRight     "on"
	      uplimit		      "0.5"
	      IntervalClosedLeft      "on"
	      lowlimit		      "-0.5"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Interval\nClosed\nDynamic"
	      Ports		      [3, 1]
	      Position		      [20, 500, 60, 540]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Interval"
" Test\nDynamic"
	      SourceType	      "Fixed-Point Interval Test Dynamic"
	      IntervalClosedRight     "on"
	      IntervalClosedLeft      "on"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		3
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Interval\nOpen"
	      Ports		      [1, 1]
	      Position		      [100, 410, 140, 450]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Interval"
" Test"
	      SourceType	      "Fixed-Point Interval Test"
	      IntervalClosedRight     "off"
	      uplimit		      "0.5"
	      IntervalClosedLeft      "off"
	      lowlimit		      "-0.5"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Interval\nOpen\nDynamic"
	      Ports		      [3, 1]
	      Position		      [100, 500, 140, 540]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Interval"
" Test\nDynamic"
	      SourceType	      "Fixed-Point Interval Test Dynamic"
	      IntervalClosedRight     "off"
	      IntervalClosedLeft      "off"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		3
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Interval\nOpen Left"
	      Ports		      [1, 1]
	      Position		      [180, 410, 220, 450]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Interval"
" Test"
	      SourceType	      "Fixed-Point Interval Test"
	      IntervalClosedRight     "on"
	      uplimit		      "0.5"
	      IntervalClosedLeft      "off"
	      lowlimit		      "-0.5"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Interval\nOpen Left\nDynamic"
	      Ports		      [3, 1]
	      Position		      [180, 500, 220, 540]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Interval"
" Test\nDynamic"
	      SourceType	      "Fixed-Point Interval Test Dynamic"
	      IntervalClosedRight     "on"
	      IntervalClosedLeft      "off"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		3
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Interval\nOpen Right"
	      Ports		      [1, 1]
	      Position		      [260, 410, 300, 450]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Interval"
" Test"
	      SourceType	      "Fixed-Point Interval Test"
	      IntervalClosedRight     "off"
	      uplimit		      "0.5"
	      IntervalClosedLeft      "on"
	      lowlimit		      "-0.5"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Interval\nOpen Right\nDynamic"
	      Ports		      [3, 1]
	      Position		      [260, 500, 300, 540]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Interval"
" Test\nDynamic"
	      SourceType	      "Fixed-Point Interval Test Dynamic"
	      IntervalClosedRight     "off"
	      IntervalClosedLeft      "on"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		3
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "Less Than"
	      Position		      [180, 140, 220, 180]
	      Operator		      "<"
	      InputSameDT	      off
	      LogicOutDataTypeMode    "Specify via dialog"
	      ZeroCross		      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Less Than\nConstant"
	      Ports		      [1, 1]
	      Position		      [180, 320, 220, 360]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Compare"
"\nTo Constant"
	      SourceType	      "Fixed-Point Compare To Constant"
	      relop		      "<"
	      const		      "3.0"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "Less Than\nOr Equal"
	      Position		      [260, 140, 300, 180]
	      Operator		      "<="
	      InputSameDT	      off
	      LogicOutDataTypeMode    "Specify via dialog"
	      ZeroCross		      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Less Than\nOr Equal To\nConstant"
	      Ports		      [1, 1]
	      Position		      [260, 320, 300, 360]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Compare"
"\nTo Constant"
	      SourceType	      "Fixed-Point Compare To Constant"
	      relop		      "<="
	      const		      "3.0"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "NAND"
	      Ports		      [2, 1]
	      Position		      [180, 50, 220, 90]
	      Operator		      "NAND"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "Specify via dialog"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "NOR"
	      Ports		      [2, 1]
	      Position		      [260, 50, 300, 90]
	      Operator		      "NOR"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "Specify via dialog"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "NOT"
	      Ports		      [1, 1]
	      Position		      [420, 50, 460, 90]
	      Operator		      "NOT"
	      Inputs		      "1"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "Specify via dialog"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Negative"
	      Ports		      [1, 1]
	      Position		      [180, 230, 220, 270]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Compare"
"\nTo Zero"
	      SourceType	      "Fixed-Point Compare To Zero"
	      relop		      "<"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Nonnegative"
	      Ports		      [1, 1]
	      Position		      [100, 230, 140, 270]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Compare"
"\nTo Zero"
	      SourceType	      "Fixed-Point Compare To Zero"
	      relop		      ">="
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Nonpositive"
	      Ports		      [1, 1]
	      Position		      [260, 230, 300, 270]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Compare"
"\nTo Zero"
	      SourceType	      "Fixed-Point Compare To Zero"
	      relop		      "<="
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "Not Equal"
	      Position		      [420, 140, 460, 180]
	      Operator		      "~="
	      InputSameDT	      off
	      LogicOutDataTypeMode    "Specify via dialog"
	      ZeroCross		      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Not Equal To\nConstant"
	      Ports		      [1, 1]
	      Position		      [420, 320, 460, 360]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Compare"
"\nTo Constant"
	      SourceType	      "Fixed-Point Compare To Constant"
	      relop		      "<="
	      const		      "3.0"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Not Zero"
	      Ports		      [1, 1]
	      Position		      [420, 230, 460, 270]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Compare"
"\nTo Zero"
	      SourceType	      "Fixed-Point Compare To Zero"
	      relop		      "~="
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "OR"
	      Ports		      [2, 1]
	      Position		      [100, 50, 140, 90]
	      Operator		      "OR"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "Specify via dialog"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Positive"
	      Ports		      [1, 1]
	      Position		      [20, 230, 60, 270]
	      SourceBlock	      "fixpt_lib_4/Logic & Comparison/Compare"
"\nTo Zero"
	      SourceType	      "Fixed-Point Compare To Zero"
	      relop		      ">"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "XOR\nExclusive OR"
	      Ports		      [2, 1]
	      Position		      [340, 50, 380, 90]
	      Operator		      "XOR"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "Specify via dialog"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Annotation {
	      Name		      "Copyright 1994-2004 The MathWorks, Inc."
	      Position		      [269, 28]
	      FontName		      "Arial"
	    }
	    Annotation {
	      Name		      "Fixed-Point Library Version 3.1"
	      Position		      [267, 12]
	      FontName		      "Arial"
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Interval Test"
	  Ports			  [1, 1]
	  Position		  [20, 415, 60, 455]
	  SourceBlock		  "fixpt_lib_4/Logic & Comparison/Interval Tes"
"t"
	  SourceType		  "Fixed-Point Interval Test"
	  IntervalClosedRight	  "on"
	  uplimit		  "0.5"
	  IntervalClosedLeft	  "on"
	  lowlimit		  "-0.5"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Interval Test\nDynamic"
	  Ports			  [3, 1]
	  Position		  [20, 505, 60, 545]
	  SourceBlock		  "fixpt_lib_4/Logic & Comparison/Interval Tes"
"t\nDynamic"
	  SourceType		  "Fixed-Point Interval Test Dynamic"
	  IntervalClosedRight	  "on"
	  IntervalClosedLeft	  "on"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  Ports			  [2, 1]
	  Position		  [20, 55, 60, 95]
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "Specify via dialog"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  Position		  [20, 145, 60, 185]
	  Operator		  "<="
	  InputSameDT		  off
	  LogicOutDataTypeMode	  "Specify via dialog"
	  ZeroCross		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Annotation {
	  Name			  "Fixed-Point Library Version 3.1"
	  Position		  [157, 12]
	  FontName		  "Arial"
	}
	Annotation {
	  Name			  "Copyright 1994-2004 The MathWorks, Inc."
	  Position		  [159, 28]
	  FontName		  "Arial"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "LookUp"
      Ports		      []
      Position		      [15, 545, 95, 595]
      BackgroundColor	      "yellow"
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Look-Up Tables')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"LookUp"
	Location		[25, 49, 345, 256]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Cosine"
	  Ports			  [1, 1]
	  Position		  [135, 140, 215, 180]
	  SourceBlock		  "fixpt_lib_4/LookUp/Cosine"
	  SourceType		  "Fixed-Point Cosine"
	  NumDataPoints		  "(2^5)+1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Lookup
	  Name			  "Look-Up\nTable"
	  Position		  [15, 50, 55, 90]
	  DialogController	  "Simulink.DDGSource"
	  InputValues		  "-5:5"
	  OutputValues		  "tanh([-5:5])"
	  LookUpMeth		  "Interpolation-Use End Values"
	  OutDataTypeMode	  "Specify via dialog"
	  OutScaling		  "2^-10"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Look-Up\nTable\nDynamic"
	  Ports			  [3, 1]
	  Position		  [175, 50, 215, 90]
	  SourceBlock		  "fixpt_lib_4/LookUp/Look-Up\nTable\nDynamic"
	  SourceType		  "Fixed-Point Look-Up Table Dynamic"
	  LookUpMeth		  "Interpolation-Use End Values"
	  OutputDataTypeScalingMode "Specify via dialog"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  LockScale		  "off"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Lookup2D
	  Name			  "Look-Up\nTable (2-D)"
	  Position		  [90, 50, 130, 90]
	  DialogController	  "Simulink.DDGSource"
	  RowIndex		  "[1:3]"
	  ColumnIndex		  "[1:3]"
	  OutputValues		  "[4 5 6;16 19 20;10 18 23]"
	  LookUpMeth		  "Interpolation-Use End Values"
	  InputSameDT		  off
	  OutDataTypeMode	  "Specify via dialog"
	  OutScaling		  "2^-10"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sine"
	  Ports			  [1, 1]
	  Position		  [15, 140, 95, 180]
	  SourceBlock		  "fixpt_lib_4/LookUp/Sine"
	  SourceType		  "Fixed-Point Sine"
	  NumDataPoints		  "(2^5)+1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Annotation {
	  Name			  "Copyright 1994-2004 The MathWorks, Inc."
	  Position		  [159, 28]
	  FontName		  "Arial"
	}
	Annotation {
	  Name			  "Fixed-Point Library Version 3.1"
	  Position		  [157, 12]
	  FontName		  "Arial"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Math"
      Ports		      []
      Position		      [15, 455, 95, 505]
      BackgroundColor	      "yellow"
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Math')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Math"
	Location		[60, 25, 534, 530]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Abs
	  Name			  "Abs"
	  Position		  [345, 235, 385, 275]
	  SaturateOnIntegerOverflow off
	  ZeroCross		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  Ports			  [2, 1]
	  Position		  [105, 55, 145, 95]
	  InputSameDT		  off
	  OutDataTypeMode	  "Specify via dialog"
	  OutScaling		  "2^-10"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Decrement\nReal World"
	  Ports			  [1, 1]
	  Position		  [105, 325, 145, 365]
	  SourceBlock		  "fixpt_lib_4/Math/Decrement\nReal World"
	  SourceType		  "Fixed-Point Real World Value Decrement"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Decrement\nStored Integer"
	  Ports			  [1, 1]
	  Position		  [265, 325, 305, 365]
	  SourceBlock		  "fixpt_lib_4/Math/Decrement\nStored Integer"
	  SourceType		  "Fixed-Point Stored Integer Value Decrement"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Decrement\nTo Zero"
	  Ports			  [1, 1]
	  Position		  [25, 415, 105, 455]
	  SourceBlock		  "fixpt_lib_4/Math/Decrement\nTo Zero"
	  SourceType		  "Fixed-Point Decrement To Zero"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Decrement Time\nTo Zero"
	  Ports			  [1, 1]
	  Position		  [145, 415, 225, 455]
	  SourceBlock		  "fixpt_lib_4/Math/Decrement Time\nTo Zero"
	  SourceType		  "Fixed-Point Decrement Time To Zero"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide"
	  Ports			  [2, 1]
	  Position		  [185, 145, 225, 185]
	  Inputs		  "*/"
	  InputSameDT		  off
	  OutDataTypeMode	  "Specify via dialog"
	  OutScaling		  "2^-10"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Dot\nProduct"
	  Ports			  [2, 1]
	  Position		  [185, 235, 225, 275]
	  SourceBlock		  "fixpt_lib_4/Math/Dot\nProduct"
	  SourceType		  "Fixed-Point Dot Product"
	  OutputDataTypeScalingMode "Specify via dialog"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  LockScale		  "off"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  Position		  [25, 235, 65, 275]
	  Gain			  "1.0"
	  ParameterDataTypeMode	  "Specify via dialog"
	  ParameterScaling	  "2^-15"
	  OutDataTypeMode	  "Specify via dialog"
	  OutScaling		  "2^-10"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Increment\nReal World"
	  Ports			  [1, 1]
	  Position		  [25, 325, 65, 365]
	  SourceBlock		  "fixpt_lib_4/Math/Increment\nReal World"
	  SourceType		  "Fixed-Point Real World Value Increment"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Increment\nStored Integer"
	  Ports			  [1, 1]
	  Position		  [185, 325, 225, 365]
	  SourceBlock		  "fixpt_lib_4/Math/Increment\nStored Integer"
	  SourceType		  "Fixed-Point Stored Integer Value Increment"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Matrix\nGain"
	  Position		  [105, 235, 145, 275]
	  Gain			  "eye(3,3)"
	  Multiplication	  "Matrix(K*u) (u vector)"
	  ParameterDataTypeMode	  "Specify via dialog"
	  ParameterDataType	  "sfix( 16 )"
	  ParameterScaling	  "2^-10"
	  OutDataTypeMode	  "Specify via dialog"
	  OutScaling		  "2^-10"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "MinMax"
	  Ports			  [1, 1]
	  Position		  [265, 415, 305, 455]
	  SourceBlock		  "fixpt_lib_4/Math/MinMax"
	  SourceType		  "Fixed-Point MinMax"
	  Function		  "min"
	  Inputs		  "1"
	  OutputDataTypeScalingMode "Specify via dialog"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  LockScale		  "off"
	  RndMeth		  "Floor"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "MinMax\nRunning\nResettable"
	  Ports			  [2, 1]
	  Position		  [345, 415, 425, 455]
	  SourceBlock		  "fixpt_lib_4/Math/MinMax\nRunning\nResettabl"
"e"
	  SourceType		  "Fixed-Point MinMax Running Resettable"
	  Function		  "min"
	  vinit			  "0.0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Multiply"
	  Ports			  [2, 1]
	  Position		  [105, 145, 145, 185]
	  Inputs		  "**"
	  InputSameDT		  off
	  OutDataTypeMode	  "Specify via dialog"
	  OutScaling		  "2^-10"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Multiply\nMatrix"
	  Ports			  [2, 1]
	  Position		  [425, 145, 465, 185]
	  Multiplication	  "Matrix(*)"
	  InputSameDT		  off
	  OutDataTypeMode	  "Specify via dialog"
	  OutScaling		  "2^-10"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  Ports			  [3, 1]
	  Position		  [25, 145, 65, 185]
	  Inputs		  "*/*"
	  InputSameDT		  off
	  OutDataTypeMode	  "Specify via dialog"
	  OutScaling		  "2^-10"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product of\nElements"
	  Ports			  [1, 1]
	  Position		  [265, 145, 305, 185]
	  Inputs		  "*"
	  InputSameDT		  off
	  OutDataTypeMode	  "Specify via dialog"
	  OutScaling		  "2^-10"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product of\nElements\nInverted"
	  Ports			  [1, 1]
	  Position		  [345, 145, 385, 185]
	  Inputs		  "/"
	  InputSameDT		  off
	  OutDataTypeMode	  "Specify via dialog"
	  OutScaling		  "2^-10"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Subtract"
	  Ports			  [2, 1]
	  Position		  [185, 55, 225, 95]
	  Inputs		  "+-"
	  InputSameDT		  off
	  OutDataTypeMode	  "Specify via dialog"
	  OutScaling		  "2^-10"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  Ports			  [3, 1]
	  Position		  [25, 55, 65, 95]
	  Inputs		  "+-+"
	  InputSameDT		  off
	  OutDataTypeMode	  "Specify via dialog"
	  OutScaling		  "2^-10"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum of\nElements"
	  Ports			  [1, 1]
	  Position		  [265, 55, 305, 95]
	  Inputs		  "+"
	  InputSameDT		  off
	  OutDataTypeMode	  "Specify via dialog"
	  OutScaling		  "2^-10"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum of\nElements\nNegated"
	  Ports			  [1, 1]
	  Position		  [345, 55, 385, 95]
	  Inputs		  "-"
	  InputSameDT		  off
	  OutDataTypeMode	  "Specify via dialog"
	  OutScaling		  "2^-10"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unary Minus"
	  Ports			  [1, 1]
	  Position		  [265, 235, 305, 275]
	  SourceBlock		  "fixpt_lib_4/Math/Unary Minus"
	  SourceType		  "Fixed-Point Unary Minus"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Annotation {
	  Name			  "Fixed-Point Library Version 3.1"
	  Position		  [222, 12]
	  FontName		  "Arial"
	}
	Annotation {
	  Name			  "Copyright 1994-2004 The MathWorks, Inc."
	  Position		  [224, 28]
	  FontName		  "Arial"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Nonlinear"
      Ports		      []
      Position		      [375, 455, 455, 505]
      BackgroundColor	      "yellow"
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Nonlinear')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Nonlinear"
	Location		[94, 134, 407, 520]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Dead Zone"
	  Ports			  [1, 1]
	  Position		  [25, 140, 65, 180]
	  SourceBlock		  "fixpt_lib_4/Nonlinear/Dead Zone"
	  SourceType		  "Fixed-Point Dead Zone"
	  UpperValue		  "1"
	  LowerValue		  "-1"
	  DoSatur		  "off"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Dead Zone\nDynamic"
	  Ports			  [3, 1]
	  Position		  [105, 140, 185, 180]
	  SourceBlock		  "fixpt_lib_4/Nonlinear/Dead Zone\nDynamic"
	  SourceType		  "Fixed-Point Dead Zone Dynamic"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rate Limiter"
	  Ports			  [1, 1]
	  Position		  [25, 230, 65, 270]
	  SourceBlock		  "fixpt_lib_4/Nonlinear/Rate Limiter"
	  SourceType		  "Fixed-Point Rate Limiter"
	  riseLimit		  "2"
	  fallLimit		  "-2"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rate Limiter\nDynamic"
	  Ports			  [3, 1]
	  Position		  [105, 230, 185, 270]
	  SourceBlock		  "fixpt_lib_4/Nonlinear/Rate Limiter\nDynamic"
	  SourceType		  "Fixed-Point Rate Limiter Dynamic"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Relay
	  Name			  "Relay"
	  Position		  [25, 320, 65, 360]
	  OnSwitchValue		  "0"
	  OffSwitchValue	  "0"
	  OutputDataTypeScalingMode "Specify via dialog"
	  OutDataType		  "uint(8)"
	  OutScaling		  "2^-10"
	  ConRadixGroup		  "Best Precision: Vector-wise"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Saturation"
	  Ports			  [1, 1]
	  Position		  [25, 50, 65, 90]
	  SourceBlock		  "fixpt_lib_4/Nonlinear/Saturation"
	  SourceType		  "Fixed-Point Saturation"
	  uplimit		  "0.5"
	  lowlimit		  "-0.5"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Saturation\nDynamic"
	  Ports			  [3, 1]
	  Position		  [105, 50, 185, 90]
	  SourceBlock		  "fixpt_lib_4/Nonlinear/Saturation\nDynamic"
	  SourceType		  "Fixed-Point Saturation Dynamic"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Signum
	  Name			  "Sign"
	  Position		  [105, 320, 145, 360]
	  ZeroCross		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Wrap To Zero"
	  Ports			  [1, 1]
	  Position		  [185, 320, 225, 360]
	  SourceBlock		  "fixpt_lib_4/Nonlinear/Wrap To Zero"
	  SourceType		  "Fixed-Point Wrap To Zero"
	  Threshold		  "255"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Annotation {
	  Name			  "Fixed-Point Library Version 3.1"
	  Position		  [157, 12]
	  FontName		  "Arial"
	}
	Annotation {
	  Name			  "Copyright 1994-2004 The MathWorks, Inc."
	  Position		  [159, 28]
	  FontName		  "Arial"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Select"
      Ports		      []
      Position		      [375, 365, 455, 415]
      BackgroundColor	      "yellow"
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Select')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Select"
	Location		[17, 34, 337, 165]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  MultiPortSwitch
	  Name			  "Index\nVector"
	  Ports			  [2, 1]
	  Position		  [175, 55, 215, 95]
	  Inputs		  "1"
	  zeroidx		  on
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  MultiPortSwitch
	  Name			  "MultiPort\nSwitch"
	  Ports			  [4, 1]
	  Position		  [95, 55, 135, 95]
	  Inputs		  "3"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    4
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  Position		  [15, 55, 55, 95]
	  Threshold		  "1"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	  ZeroCross		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Annotation {
	  Name			  "Fixed-Point Library Version 3.1"
	  Position		  [157, 12]
	  FontName		  "Arial"
	}
	Annotation {
	  Name			  "Copyright 1994-2004 The MathWorks, Inc."
	  Position		  [159, 28]
	  FontName		  "Arial"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Sources"
      Ports		      []
      Position		      [135, 455, 215, 505]
      BackgroundColor	      "yellow"
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Sources')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Sources"
	Location		[305, 243, 634, 462]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [30, 50, 70, 90]
	  Value			  "0.0"
	  OutDataTypeMode	  "Specify via dialog"
	  ConRadixGroup		  "Best Precision: Vector-wise"
	  OutScaling		  "2^-10"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter\nFree"
	  Ports			  [0, 1]
	  Position		  [30, 140, 70, 180]
	  SourceBlock		  "fixpt_lib_4/Sources/Counter\nFree"
	  SourceType		  "Fixed-Point Counter Free"
	  NumBits		  "16"
	  tsamp			  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter\nLimited"
	  Ports			  [0, 1]
	  Position		  [110, 140, 150, 180]
	  SourceBlock		  "fixpt_lib_4/Sources/Counter\nLimited"
	  SourceType		  "Fixed-Point Counter Limited"
	  uplimit		  "7"
	  tsamp			  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Repeating\nSequence\nInterpolated"
	  Ports			  [0, 1]
	  Position		  [190, 50, 230, 90]
	  SourceBlock		  "fixpt_lib_4/Sources/Repeating\nSequence\nIn"
"terpolated"
	  SourceType		  "Fixed-Point Repeating Sequence Interpolated"
	  OutValues		  "[3 1 4 2 1].'"
	  TimeValues		  "[0 0.1 0.5 0.6 1].'"
	  LookUpMeth		  "Interpolation-Use End Values"
	  tsamp			  "0.01"
	  OutputDataTypeScalingMode "Specify via dialog"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  LockScale		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Repeating\nSequence\nStair"
	  Ports			  [0, 1]
	  Position		  [110, 50, 150, 90]
	  SourceBlock		  "fixpt_lib_4/Sources/Repeating\nSequence\nSt"
"air"
	  SourceType		  "Fixed-Point Repeating Sequence Stair"
	  OutValues		  "[3 1 4 2 1].'"
	  tsamp			  "-1"
	  OutputDataTypeScalingMode "Specify via dialog"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^-10"
	  LockScale		  "off"
	  ConRadixGroup		  "Best Precision: Vector-wise"
	}
	Annotation {
	  Name			  "Copyright 1994-2004 The MathWorks, Inc."
	  Position		  [159, 28]
	  FontName		  "Arial"
	}
	Annotation {
	  Name			  "Fixed-Point Library Version 3.1"
	  Position		  [157, 12]
	  FontName		  "Arial"
	}
      }
    }
  }
}
