INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sim_1/new/Seg_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Test
