#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 11 10:05:49 2023
# Process ID: 7196
# Current directory: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3888 C:\cygwin\home\alexandre\plasma\vhdl\plasma_hw\plasma_hw.xpr
# Log file: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/vivado.log
# Journal file: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1075.039 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.sim/sim_1/behav/xsim'
"xelab -wto 75a430b10357443cb9afbeab5cac88f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tbench_behav xil_defaultlib.tbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 75a430b10357443cb9afbeab5cac88f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tbench_behav xil_defaultlib.tbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbench_behav -key {Behavioral:sim_1:Functional:tbench} -tclbatch {tbench.tcl} -view {C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/simulation_odri.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/simulation_odri.wcfg
source tbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1075.023 ; gain = 0.000
set_property used_in_synthesis false [get_files  C:/cygwin/home/alexandre/plasma/vhdl/ram.vhd]
update_compile_order -fileset sources_1
add_files -norecurse C:/cygwin/home/alexandre/plasma/vhdl/ram_image.vhd
update_compile_order -fileset sources_1
set_property used_in_simulation false [get_files  C:/cygwin/home/alexandre/plasma/vhdl/ram_image.vhd]
file mkdir C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/new
close [ open C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/new/plasma_basys3.vhd w ]
add_files C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/new/plasma_basys3.vhd
update_compile_order -fileset sources_1
set_property top plasma_basys3 [current_fileset]
update_compile_order -fileset sources_1
close [ open C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/new/clk_div.vhd w ]
add_files C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.srcs/sources_1/new/clk_div.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/cygwin/home/alexandre/plasma/vhdl/Basys3_Master.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 11 11:07:35 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Tue Apr 11 11:07:36 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 11 11:10:36 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Tue Apr 11 11:10:36 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 11 11:13:42 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Tue Apr 11 11:13:42 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 11 11:16:19 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Tue Apr 11 11:16:19 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 11 11:18:01 2023] Launched synth_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/synth_1/runme.log
[Tue Apr 11 11:18:01 2023] Launched impl_1...
Run output will be captured here: C:/cygwin/home/alexandre/plasma/vhdl/plasma_hw/plasma_hw.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


ERROR: [Xicom 50-198] Cannot support out-of-date hw_server.  Update to the latest hw_server.
invalid stoi argument
ERROR: [Labtools 27-63] LTDHWServer: disconnect called with no connection
disconnect_hw_server localhost:3121
ERROR: [Labtools 27-63] LTDHWServer: disconnect called with no connection
disconnect_hw_server localhost:3121
ERROR: [Labtools 27-63] LTDHWServer: disconnect called with no connection
disconnect_hw_server localhost:3121
ERROR: [Labtools 27-63] LTDHWServer: disconnect called with no connection
disconnect_hw_server localhost:3121
ERROR: [Labtools 27-63] LTDHWServer: disconnect called with no connection
disconnect_hw_server localhost:3121
ERROR: [Labtools 27-63] LTDHWServer: disconnect called with no connection
disconnect_hw_server localhost:3121
ERROR: [Labtools 27-63] LTDHWServer: disconnect called with no connection
disconnect_hw_server localhost:3121
ERROR: [Labtools 27-63] LTDHWServer: disconnect called with no connection
disconnect_hw_server localhost:3121
ERROR: [Labtools 27-63] LTDHWServer: disconnect called with no connection
disconnect_hw_server localhost:3121
ERROR: [Labtools 27-63] LTDHWServer: disconnect called with no connection
disconnect_hw_server localhost:3121
ERROR: [Labtools 27-63] LTDHWServer: disconnect called with no connection
disconnect_hw_server localhost:3121
ERROR: [Labtools 27-63] LTDHWServer: disconnect called with no connection
disconnect_hw_server localhost:3121
ERROR: [Labtools 27-63] LTDHWServer: disconnect called with no connection
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 11 11:29:57 2023...
