Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 21 15:25:39 2025
| Host         : NPTEL007 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sequence_detection_timing_summary_routed.rpt -pb sequence_detection_timing_summary_routed.pb -rpx sequence_detection_timing_summary_routed.rpx -warn_on_violation
| Design       : sequence_detection
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
TIMING-18  Warning           Missing input or output delay   2           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: data_in (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_P_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_P_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.124        0.000                      0                   28        0.242        0.000                      0                   28        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
sysclk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              4.124        0.000                      0                   28        0.242        0.000                      0                   28        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sysclk                      
(none)                      sysclk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        4.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 2.091ns (54.374%)  route 1.755ns (45.625%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.058     6.132    Pclk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.894     7.481    counter[6]
    SLICE_X110Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.155 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[12]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[16]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.497    counter_reg[20]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.810 r  counter_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.861     9.671    counter0[24]
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.306     9.977 r  counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.977    p_0_in[24]
    SLICE_X111Y104       FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    H16                                               0.000     8.000 r  Pclk (IN)
                         net (fo=0)                   0.000     8.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860    13.625    Pclk_IBUF_BUFG
    SLICE_X111Y104       FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)        0.031    14.101    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 2.107ns (57.569%)  route 1.553ns (42.431%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.058     6.132    Pclk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.894     7.481    counter[6]
    SLICE_X110Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.155 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[12]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[16]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.497    counter_reg[20]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.611    counter_reg[24]_i_2_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.833 r  counter_reg[26]_i_5/O[0]
                         net (fo=1, routed)           0.659     9.493    counter0[25]
    SLICE_X111Y105       LUT6 (Prop_lut6_I5_O)        0.299     9.792 r  counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.792    p_0_in[25]
    SLICE_X111Y105       FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    H16                                               0.000     8.000 r  Pclk (IN)
                         net (fo=0)                   0.000     8.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860    13.625    Pclk_IBUF_BUFG
    SLICE_X111Y105       FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y105       FDCE (Setup_fdce_C_D)        0.031    14.101    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 2.223ns (61.415%)  route 1.397ns (38.585%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.058     6.132    Pclk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.894     7.481    counter[6]
    SLICE_X110Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.155 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[12]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[16]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.497    counter_reg[20]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.611    counter_reg[24]_i_2_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.945 r  counter_reg[26]_i_5/O[1]
                         net (fo=1, routed)           0.503     9.448    counter0[26]
    SLICE_X111Y105       LUT6 (Prop_lut6_I5_O)        0.303     9.751 r  counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.751    p_0_in[26]
    SLICE_X111Y105       FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    H16                                               0.000     8.000 r  Pclk (IN)
                         net (fo=0)                   0.000     8.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860    13.625    Pclk_IBUF_BUFG
    SLICE_X111Y105       FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y105       FDCE (Setup_fdce_C_D)        0.032    14.102    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 1.863ns (51.499%)  route 1.755ns (48.501%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.058     6.132    Pclk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.894     7.481    counter[6]
    SLICE_X110Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.155 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[12]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.582 r  counter_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.861     9.443    counter0[16]
    SLICE_X111Y102       LUT6 (Prop_lut6_I5_O)        0.306     9.749 r  counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.749    p_0_in[16]
    SLICE_X111Y102       FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    H16                                               0.000     8.000 r  Pclk (IN)
                         net (fo=0)                   0.000     8.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.861    13.626    Pclk_IBUF_BUFG
    SLICE_X111Y102       FDCE                                         r  counter_reg[16]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X111Y102       FDCE (Setup_fdce_C_D)        0.031    14.102    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 2.109ns (58.844%)  route 1.475ns (41.156%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.058     6.132    Pclk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.894     7.481    counter[6]
    SLICE_X110Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.155 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[12]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[16]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.497    counter_reg[20]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.831 r  counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.581     9.413    counter0[22]
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.303     9.716 r  counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.716    p_0_in[22]
    SLICE_X111Y104       FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    H16                                               0.000     8.000 r  Pclk (IN)
                         net (fo=0)                   0.000     8.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860    13.625    Pclk_IBUF_BUFG
    SLICE_X111Y104       FDCE                                         r  counter_reg[22]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)        0.031    14.101    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 2.013ns (56.702%)  route 1.537ns (43.298%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.058     6.132    Pclk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.894     7.481    counter[6]
    SLICE_X110Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.155 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[12]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[16]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.497    counter_reg[20]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.736 r  counter_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.644     9.380    counter0[23]
    SLICE_X111Y105       LUT6 (Prop_lut6_I5_O)        0.302     9.682 r  counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.682    p_0_in[23]
    SLICE_X111Y105       FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    H16                                               0.000     8.000 r  Pclk (IN)
                         net (fo=0)                   0.000     8.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860    13.625    Pclk_IBUF_BUFG
    SLICE_X111Y105       FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y105       FDCE (Setup_fdce_C_D)        0.031    14.101    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.704ns (21.590%)  route 2.557ns (78.410%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.057     6.131    Pclk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 f  counter_reg[18]/Q
                         net (fo=2, routed)           0.696     7.282    counter[18]
    SLICE_X111Y103       LUT3 (Prop_lut3_I1_O)        0.124     7.406 r  counter[26]_i_3/O
                         net (fo=28, routed)          1.861     9.267    counter[26]_i_3_n_0
    SLICE_X112Y99        LUT6 (Prop_lut6_I3_O)        0.124     9.391 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.391    p_0_in[0]
    SLICE_X112Y99        FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    H16                                               0.000     8.000 r  Pclk (IN)
                         net (fo=0)                   0.000     8.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.687    13.451    Pclk_IBUF_BUFG
    SLICE_X112Y99        FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X112Y99        FDCE (Setup_fdce_C_D)        0.077    13.816    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.816    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 1.993ns (56.745%)  route 1.519ns (43.255%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.058     6.132    Pclk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.894     7.481    counter[6]
    SLICE_X110Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.155 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[12]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[16]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.497    counter_reg[20]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.719 r  counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.626     9.345    counter0[21]
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.299     9.644 r  counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.644    p_0_in[21]
    SLICE_X111Y104       FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    H16                                               0.000     8.000 r  Pclk (IN)
                         net (fo=0)                   0.000     8.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860    13.625    Pclk_IBUF_BUFG
    SLICE_X111Y104       FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)        0.029    14.099    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.099    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 1.995ns (57.492%)  route 1.475ns (42.508%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.058     6.132    Pclk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.894     7.481    counter[6]
    SLICE_X110Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.155 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[12]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[16]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.717 r  counter_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.581     9.299    counter0[18]
    SLICE_X111Y103       LUT6 (Prop_lut6_I5_O)        0.303     9.602 r  counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.602    p_0_in[18]
    SLICE_X111Y103       FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    H16                                               0.000     8.000 r  Pclk (IN)
                         net (fo=0)                   0.000     8.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860    13.625    Pclk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.031    14.101    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sysclk rise@8.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 1.879ns (54.335%)  route 1.579ns (45.665%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.058     6.132    Pclk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.894     7.481    counter[6]
    SLICE_X110Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.155 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.155    counter_reg[8]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.269    counter_reg[12]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.383    counter_reg[16]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.605 r  counter_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.686     9.291    counter0[17]
    SLICE_X111Y103       LUT6 (Prop_lut6_I5_O)        0.299     9.590 r  counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.590    p_0_in[17]
    SLICE_X111Y103       FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     8.000     8.000 r  
    H16                                               0.000     8.000 r  Pclk (IN)
                         net (fo=0)                   0.000     8.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860    13.625    Pclk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.029    14.099    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.099    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  4.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.143%)  route 0.164ns (46.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    Pclk_IBUF_BUFG
    SLICE_X111Y105       FDCE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  counter_reg[25]/Q
                         net (fo=29, routed)          0.164     2.110    counter[25]
    SLICE_X111Y104       LUT6 (Prop_lut6_I1_O)        0.045     2.155 r  counter[22]_i_1/O
                         net (fo=1, routed)           0.000     2.155    p_0_in[22]
    SLICE_X111Y104       FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.336    Pclk_IBUF_BUFG
    SLICE_X111Y104       FDCE                                         r  counter_reg[22]/C
                         clock pessimism             -0.516     1.821    
    SLICE_X111Y104       FDCE (Hold_fdce_C_D)         0.092     1.913    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.991%)  route 0.165ns (47.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    Pclk_IBUF_BUFG
    SLICE_X111Y105       FDCE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  counter_reg[25]/Q
                         net (fo=29, routed)          0.165     2.111    counter[25]
    SLICE_X111Y104       LUT6 (Prop_lut6_I1_O)        0.045     2.156 r  counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.156    p_0_in[21]
    SLICE_X111Y104       FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.336    Pclk_IBUF_BUFG
    SLICE_X111Y104       FDCE                                         r  counter_reg[21]/C
                         clock pessimism             -0.516     1.821    
    SLICE_X111Y104       FDCE (Hold_fdce_C_D)         0.091     1.912    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.682%)  route 0.167ns (47.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    Pclk_IBUF_BUFG
    SLICE_X111Y105       FDCE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  counter_reg[25]/Q
                         net (fo=29, routed)          0.167     2.113    counter[25]
    SLICE_X111Y105       LUT6 (Prop_lut6_I1_O)        0.045     2.158 r  counter[25]_i_1/O
                         net (fo=1, routed)           0.000     2.158    p_0_in[25]
    SLICE_X111Y105       FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.336    Pclk_IBUF_BUFG
    SLICE_X111Y105       FDCE                                         r  counter_reg[25]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X111Y105       FDCE (Hold_fdce_C_D)         0.092     1.897    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.238%)  route 0.170ns (47.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    Pclk_IBUF_BUFG
    SLICE_X111Y105       FDCE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  counter_reg[25]/Q
                         net (fo=29, routed)          0.170     2.116    counter[25]
    SLICE_X111Y105       LUT6 (Prop_lut6_I1_O)        0.045     2.161 r  counter[26]_i_1/O
                         net (fo=1, routed)           0.000     2.161    p_0_in[26]
    SLICE_X111Y105       FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.336    Pclk_IBUF_BUFG
    SLICE_X111Y105       FDCE                                         r  counter_reg[26]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X111Y105       FDCE (Hold_fdce_C_D)         0.092     1.897    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.637     1.723    Pclk_IBUF_BUFG
    SLICE_X112Y99        FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.164     1.887 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.175     2.062    counter[0]
    SLICE_X112Y99        LUT6 (Prop_lut6_I5_O)        0.045     2.107 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.107    p_0_in[0]
    SLICE_X112Y99        FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.909     2.251    Pclk_IBUF_BUFG
    SLICE_X112Y99        FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.528     1.723    
    SLICE_X112Y99        FDCE (Hold_fdce_C_D)         0.120     1.843    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    Pclk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  Clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.164     1.969 r  Clk_out_reg/Q
                         net (fo=4, routed)           0.187     2.156    runindicate_OBUF
    SLICE_X112Y104       LUT6 (Prop_lut6_I5_O)        0.045     2.201 r  Clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.201    Clk_out_i_1_n_0
    SLICE_X112Y104       FDCE                                         r  Clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.336    Pclk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  Clk_out_reg/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y104       FDCE (Hold_fdce_C_D)         0.120     1.925    Clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.501ns (65.900%)  route 0.259ns (34.100%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.637     1.723    Pclk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.120     1.984    counter[4]
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.144 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.145    counter_reg[4]_i_2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.184 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    counter_reg[8]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.238 r  counter_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.139     2.376    counter0[9]
    SLICE_X112Y101       LUT6 (Prop_lut6_I5_O)        0.107     2.483 r  counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.483    p_0_in[9]
    SLICE_X112Y101       FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.995     2.337    Pclk_IBUF_BUFG
    SLICE_X112Y101       FDCE                                         r  counter_reg[9]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y101       FDCE (Hold_fdce_C_D)         0.121     2.197    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.474ns (64.576%)  route 0.260ns (35.424%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.637     1.723    Pclk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.120     1.984    counter[4]
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.144 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.145    counter_reg[4]_i_2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.210 r  counter_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.140     2.349    counter0[7]
    SLICE_X111Y100       LUT6 (Prop_lut6_I5_O)        0.108     2.457 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.457    p_0_in[7]
    SLICE_X111Y100       FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.995     2.337    Pclk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  counter_reg[7]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDCE (Hold_fdce_C_D)         0.092     2.168    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.538ns (70.058%)  route 0.230ns (29.942%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.637     1.723    Pclk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.120     1.984    counter[4]
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.144 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.145    counter_reg[4]_i_2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.184 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    counter_reg[8]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.275 r  counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.109     2.384    counter0[10]
    SLICE_X112Y101       LUT6 (Prop_lut6_I5_O)        0.107     2.491 r  counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.491    p_0_in[10]
    SLICE_X112Y101       FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.995     2.337    Pclk_IBUF_BUFG
    SLICE_X112Y101       FDCE                                         r  counter_reg[10]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y101       FDCE (Hold_fdce_C_D)         0.120     2.196    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.706%)  route 0.204ns (52.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    Pclk_IBUF_BUFG
    SLICE_X111Y105       FDCE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  counter_reg[26]/Q
                         net (fo=29, routed)          0.204     2.149    counter[26]
    SLICE_X111Y105       LUT6 (Prop_lut6_I0_O)        0.045     2.194 r  counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.194    p_0_in[20]
    SLICE_X111Y105       FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.336    Pclk_IBUF_BUFG
    SLICE_X111Y105       FDCE                                         r  counter_reg[20]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X111Y105       FDCE (Hold_fdce_C_D)         0.091     1.896    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Pclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  Pclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  Clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y99   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y101  counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y101  counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y101  counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y101  counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y102  counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y102  counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y102  counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  Clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  Clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  Clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  Clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y99   counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y101  counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y101  counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in
                            (input port)
  Destination:            found
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.003ns  (logic 5.368ns (53.661%)  route 4.635ns (46.339%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  data_in (IN)
                         net (fo=0)                   0.000     0.000    data_in
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  data_in_IBUF_inst/O
                         net (fo=4, routed)           2.501     3.965    data_in_IBUF
    SLICE_X112Y103       LUT3 (Prop_lut3_I2_O)        0.150     4.115 r  found_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.134     6.249    found_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.754    10.003 r  found_OBUF_inst/O
                         net (fo=0)                   0.000    10.003    found
    R14                                                               r  found (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in
                            (input port)
  Destination:            FSM_sequential_N_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.612ns  (logic 1.588ns (34.432%)  route 3.024ns (65.568%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  data_in (IN)
                         net (fo=0)                   0.000     0.000    data_in
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  data_in_IBUF_inst/O
                         net (fo=4, routed)           2.503     3.967    data_in_IBUF
    SLICE_X112Y103       LUT3 (Prop_lut3_I0_O)        0.124     4.091 r  FSM_sequential_N_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.521     4.612    N_state__0[1]
    SLICE_X112Y103       LDCE                                         r  FSM_sequential_N_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in
                            (input port)
  Destination:            FSM_sequential_N_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.115ns  (logic 1.612ns (39.170%)  route 2.503ns (60.830%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  data_in (IN)
                         net (fo=0)                   0.000     0.000    data_in
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  data_in_IBUF_inst/O
                         net (fo=4, routed)           2.503     3.967    data_in_IBUF
    SLICE_X112Y103       LUT3 (Prop_lut3_I1_O)        0.148     4.115 r  FSM_sequential_N_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.115    N_state__0[0]
    SLICE_X112Y103       LDCE                                         r  FSM_sequential_N_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_sequential_P_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.081ns  (logic 1.463ns (35.859%)  route 2.618ns (64.141%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          2.618     4.081    rst_n_IBUF
    SLICE_X113Y103       FDCE                                         f  FSM_sequential_P_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_sequential_P_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.081ns  (logic 1.463ns (35.859%)  route 2.618ns (64.141%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          2.618     4.081    rst_n_IBUF
    SLICE_X113Y103       FDCE                                         f  FSM_sequential_P_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_N_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_P_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.251ns  (logic 0.625ns (49.966%)  route 0.626ns (50.034%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       LDCE                         0.000     0.000 r  FSM_sequential_N_state_reg[0]/G
    SLICE_X112Y103       LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  FSM_sequential_N_state_reg[0]/Q
                         net (fo=1, routed)           0.626     1.251    N_state[0]
    SLICE_X113Y103       FDCE                                         r  FSM_sequential_P_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_N_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_P_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.144ns  (logic 0.625ns (54.620%)  route 0.519ns (45.380%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       LDCE                         0.000     0.000 r  FSM_sequential_N_state_reg[1]/G
    SLICE_X112Y103       LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  FSM_sequential_N_state_reg[1]/Q
                         net (fo=1, routed)           0.519     1.144    N_state[1]
    SLICE_X113Y103       FDCE                                         r  FSM_sequential_P_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_P_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_N_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDCE                         0.000     0.000 r  FSM_sequential_P_state_reg[0]/C
    SLICE_X113Y103       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_P_state_reg[0]/Q
                         net (fo=4, routed)           0.098     0.239    FSM_sequential_P_state_reg_n_0_[0]
    SLICE_X112Y103       LUT3 (Prop_lut3_I0_O)        0.048     0.287 r  FSM_sequential_N_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.287    N_state__0[0]
    SLICE_X112Y103       LDCE                                         r  FSM_sequential_N_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_N_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_P_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.178ns (51.109%)  route 0.170ns (48.891%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       LDCE                         0.000     0.000 r  FSM_sequential_N_state_reg[1]/G
    SLICE_X112Y103       LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_sequential_N_state_reg[1]/Q
                         net (fo=1, routed)           0.170     0.348    N_state[1]
    SLICE_X113Y103       FDCE                                         r  FSM_sequential_P_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_N_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_P_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.178ns (44.295%)  route 0.224ns (55.705%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       LDCE                         0.000     0.000 r  FSM_sequential_N_state_reg[0]/G
    SLICE_X112Y103       LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_sequential_N_state_reg[0]/Q
                         net (fo=1, routed)           0.224     0.402    N_state[0]
    SLICE_X113Y103       FDCE                                         r  FSM_sequential_P_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_P_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_N_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.186ns (40.898%)  route 0.269ns (59.102%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDCE                         0.000     0.000 r  FSM_sequential_P_state_reg[0]/C
    SLICE_X113Y103       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_P_state_reg[0]/Q
                         net (fo=4, routed)           0.098     0.239    FSM_sequential_P_state_reg_n_0_[0]
    SLICE_X112Y103       LUT3 (Prop_lut3_I1_O)        0.045     0.284 r  FSM_sequential_N_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.171     0.455    N_state__0[1]
    SLICE_X112Y103       LDCE                                         r  FSM_sequential_N_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_sequential_P_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.335ns  (logic 0.231ns (17.334%)  route 1.104ns (82.666%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.104     1.335    rst_n_IBUF
    SLICE_X113Y103       FDCE                                         f  FSM_sequential_P_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_sequential_P_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.335ns  (logic 0.231ns (17.334%)  route 1.104ns (82.666%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.104     1.335    rst_n_IBUF
    SLICE_X113Y103       FDCE                                         f  FSM_sequential_P_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_P_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            found
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.493ns (69.884%)  route 0.643ns (30.116%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDCE                         0.000     0.000 r  FSM_sequential_P_state_reg[0]/C
    SLICE_X113Y103       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_P_state_reg[0]/Q
                         net (fo=4, routed)           0.102     0.243    FSM_sequential_P_state_reg_n_0_[0]
    SLICE_X112Y103       LUT3 (Prop_lut3_I1_O)        0.048     0.291 r  found_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.541     0.832    found_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.304     2.136 r  found_OBUF_inst/O
                         net (fo=0)                   0.000     2.136    found
    R14                                                               r  found (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysclk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            runindicate
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 4.099ns (70.825%)  route 1.689ns (29.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.057     6.131    Pclk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  Clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.518     6.649 r  Clk_out_reg/Q
                         net (fo=4, routed)           1.689     8.337    runindicate_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581    11.918 r  runindicate_OBUF_inst/O
                         net (fo=0)                   0.000    11.918    runindicate
    M14                                                               r  runindicate (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            runindicate
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.445ns (80.258%)  route 0.356ns (19.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    Pclk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  Clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.164     1.969 r  Clk_out_reg/Q
                         net (fo=4, routed)           0.356     2.324    runindicate_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.605 r  runindicate_OBUF_inst/O
                         net (fo=0)                   0.000     3.605    runindicate
    M14                                                               r  runindicate (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysclk

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[12]/CLR
                            (recovery check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.726ns  (logic 1.463ns (30.966%)  route 3.262ns (69.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.262     4.726    rst_n_IBUF
    SLICE_X111Y101       FDCE                                         f  counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.861     5.626    Pclk_IBUF_BUFG
    SLICE_X111Y101       FDCE                                         r  counter_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[13]/CLR
                            (recovery check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.726ns  (logic 1.463ns (30.966%)  route 3.262ns (69.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.262     4.726    rst_n_IBUF
    SLICE_X111Y101       FDCE                                         f  counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.861     5.626    Pclk_IBUF_BUFG
    SLICE_X111Y101       FDCE                                         r  counter_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[1]/CLR
                            (recovery check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.463ns (31.169%)  route 3.232ns (68.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.232     4.695    rst_n_IBUF
    SLICE_X111Y99        FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.687     5.451    Pclk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[2]/CLR
                            (recovery check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.463ns (31.169%)  route 3.232ns (68.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.232     4.695    rst_n_IBUF
    SLICE_X111Y99        FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.687     5.451    Pclk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[3]/CLR
                            (recovery check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.463ns (31.169%)  route 3.232ns (68.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.232     4.695    rst_n_IBUF
    SLICE_X111Y99        FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.687     5.451    Pclk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[4]/CLR
                            (recovery check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.463ns (31.169%)  route 3.232ns (68.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.232     4.695    rst_n_IBUF
    SLICE_X111Y99        FDCE                                         f  counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.687     5.451    Pclk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  counter_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[5]/CLR
                            (recovery check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 1.463ns (31.246%)  route 3.220ns (68.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.220     4.683    rst_n_IBUF
    SLICE_X111Y100       FDCE                                         f  counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.861     5.626    Pclk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  counter_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[6]/CLR
                            (recovery check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 1.463ns (31.246%)  route 3.220ns (68.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.220     4.683    rst_n_IBUF
    SLICE_X111Y100       FDCE                                         f  counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.861     5.626    Pclk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  counter_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[7]/CLR
                            (recovery check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 1.463ns (31.246%)  route 3.220ns (68.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.220     4.683    rst_n_IBUF
    SLICE_X111Y100       FDCE                                         f  counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.861     5.626    Pclk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  counter_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[8]/CLR
                            (recovery check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 1.463ns (31.246%)  route 3.220ns (68.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.220     4.683    rst_n_IBUF
    SLICE_X111Y100       FDCE                                         f  counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.861     5.626    Pclk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  counter_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            Clk_out_reg/CLR
                            (removal check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.231ns (19.404%)  route 0.961ns (80.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          0.961     1.193    rst_n_IBUF
    SLICE_X112Y104       FDCE                                         f  Clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.336    Pclk_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  Clk_out_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[10]/CLR
                            (removal check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.231ns (16.581%)  route 1.164ns (83.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.164     1.396    rst_n_IBUF
    SLICE_X112Y101       FDCE                                         f  counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.995     2.337    Pclk_IBUF_BUFG
    SLICE_X112Y101       FDCE                                         r  counter_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[11]/CLR
                            (removal check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.231ns (16.581%)  route 1.164ns (83.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.164     1.396    rst_n_IBUF
    SLICE_X112Y101       FDCE                                         f  counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.995     2.337    Pclk_IBUF_BUFG
    SLICE_X112Y101       FDCE                                         r  counter_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[9]/CLR
                            (removal check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.231ns (16.581%)  route 1.164ns (83.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.164     1.396    rst_n_IBUF
    SLICE_X112Y101       FDCE                                         f  counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.995     2.337    Pclk_IBUF_BUFG
    SLICE_X112Y101       FDCE                                         r  counter_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[21]/CLR
                            (removal check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.231ns (16.057%)  route 1.210ns (83.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.210     1.441    rst_n_IBUF
    SLICE_X111Y104       FDCE                                         f  counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.336    Pclk_IBUF_BUFG
    SLICE_X111Y104       FDCE                                         r  counter_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[22]/CLR
                            (removal check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.231ns (16.057%)  route 1.210ns (83.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.210     1.441    rst_n_IBUF
    SLICE_X111Y104       FDCE                                         f  counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.336    Pclk_IBUF_BUFG
    SLICE_X111Y104       FDCE                                         r  counter_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[24]/CLR
                            (removal check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.231ns (16.057%)  route 1.210ns (83.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.210     1.441    rst_n_IBUF
    SLICE_X111Y104       FDCE                                         f  counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.336    Pclk_IBUF_BUFG
    SLICE_X111Y104       FDCE                                         r  counter_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[17]/CLR
                            (removal check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.231ns (16.021%)  route 1.213ns (83.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.213     1.444    rst_n_IBUF
    SLICE_X111Y103       FDCE                                         f  counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.336    Pclk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  counter_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[18]/CLR
                            (removal check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.231ns (16.021%)  route 1.213ns (83.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.213     1.444    rst_n_IBUF
    SLICE_X111Y103       FDCE                                         f  counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.336    Pclk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  counter_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            counter_reg[19]/CLR
                            (removal check against rising-edge clock sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.231ns (16.021%)  route 1.213ns (83.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.213     1.444    rst_n_IBUF
    SLICE_X111Y103       FDCE                                         f  counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  Pclk (IN)
                         net (fo=0)                   0.000     0.000    Pclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    Pclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  Pclk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.336    Pclk_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  counter_reg[19]/C





