// Seed: 451930616
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    input supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    output tri1 id_8,
    input tri id_9,
    input wand id_10
    , id_15,
    input supply1 id_11,
    input wand id_12,
    output wire id_13
);
  wire id_16;
  always @(posedge 1) begin
    id_15 = id_2;
  end
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    input  wand id_2,
    output wire id_3
);
  assign id_3 = id_1;
  module_0(
      id_3, id_2, id_0, id_2, id_3, id_1, id_2, id_1, id_3, id_0, id_1, id_1, id_1, id_3
  );
endmodule
