POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,LOCK,ADD,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,JO,LAHF,SBB,INT1,XOR,INT1,XOR,INT1,CMP,CMP,DB,DB,POP,XOR,INT1,DB,DB,POP,CMC,CMP,XOR,CMP,DB,DB,POP,LOCK,INT1,DB,DB,POP,INT1,XOR,POP,DEC,CMP,DB,DB,POP,HLT,CMP,INT1,DB,DB,POP,DB,XOR,POP,XOR,IMUL,ADD,ADD,ADD,ADD,PUSH,ADD,XCHG,ADD,ADD,ADD,ADD,ADD,LOCK,AND,ADD,OR,ROL,ADD,ADD,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,OR,ADD,OR,ADD,ADD,ADD,ADD,OR,ADD,ADD,PUSH,OR,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,FIMUL,ADD,FIMUL,ADD,ADD,ADD,MOV,ADD,PUSH,OR,ROR,ADD,ADD,ADD,ADD,ADD,ADD,RCR,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,ADD,ADD,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,ADD,OR,ADD,INT,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,ROL,ADD,ROL,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,JB,DB,JZ,ADD,MOV,SBB,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,JZ,ADD,ADD,DB,ADD,ADD,OR,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SHR,DB,DB,JZ,ADD,ROR,ADD,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,IMUL,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,JB,ADD,ADD,MOV,ADD,CALL,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,INS,OUTS,MOVSXD,ADD,OR,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD