`default_nettype none


module fft_chann_flag #(
    parameter STREAMS = 8,
    parameter FFT_SIZE = 1024,
    parameter DIN_WIDTH = 36
) (
    input wire clk,
    input wire sync_in,
    input wire [STREAMS*DIN_WIDTH-1:0] din,
    output wire sync_out,
    output wire [STREAMS*DIN_WIDTH-1:0] dout,

    //config
    input wire [31:0] config_flag,
    input wire [31:0] config_num,
    input wire config_en
);

localparam FFT_CYCLES = FFT_SIZE/STREAMS;
localparam FLAGS = FFT_SIZE/32;

reg [31:0] flags [FLAGS-1:0];
integer j;
initial begin
    for(j=0; j<FLAGS; j=j+1)
        flags[j] <= 32'h0;
end

always@(posedge clk)begin
    if(config_en)
        flags[config_num] <= config_flag;
end

reg [$clog2(FFT_CYCLES)-1:0] cycles_count=0;

reg [4:0] bit_count=0;
always@(posedge clk)begin
    if(sync_in)begin
        bit_count <=0;
        cycles_count <=0;
    end
    else begin
        bit_count <= bit_count+1;
        if(&bit_count)
            cycles_count <= cycles_count;
    end
end

integer i;

reg [31:0] flag_word=0;
reg [DIN_WIDTH*STREAMS-1:0] dout_r=0;
always@(posedge clk)begin
    flag_word <= flags[cycles_count];
    for(i=0; i<STREAMS; i=i+1)begin
        if(flags[cycles_count][i+STREAMS*bit_count])
            dout_r[DIN_WIDTH*i+:DIN_WIDTH] <= 0;
        else
            dout_r[DIN_WIDTH*i+:DIN_WIDTH] <= din[DIN_WIDTH*i+:DIN_WIDTH];
    end
end

wire debug = flag_word[STREAMS*bit_count];

reg sync_out_r=0;
assign sync_out = sync_out_r;

always@(posedge clk)
    sync_out_r <= sync_in;


endmodule
