{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 04:35:00 2019 " "Info: Processing started: Fri Oct 11 04:35:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 55 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clk " "Info: No valid register-to-register data paths exist for clock \"Clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Reg21\[18\] WriteReg\[2\] Clk 7.087 ns register " "Info: tsu for register \"Reg21\[18\]\" (data pin = \"WriteReg\[2\]\", clock pin = \"Clk\") is 7.087 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.458 ns + Longest pin register " "Info: + Longest pin to register delay is 9.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns WriteReg\[2\] 1 PIN PIN_AB16 32 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_AB16; Fanout = 32; PIN Node = 'WriteReg\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteReg[2] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.777 ns) + CELL(0.357 ns) 6.001 ns Mux95~9 2 COMB LCCOMB_X19_Y18_N2 32 " "Info: 2: + IC(4.777 ns) + CELL(0.357 ns) = 6.001 ns; Loc. = LCCOMB_X19_Y18_N2; Fanout = 32; COMB Node = 'Mux95~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.134 ns" { WriteReg[2] Mux95~9 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.711 ns) + CELL(0.746 ns) 9.458 ns Reg21\[18\] 3 REG LCFF_X15_Y15_N23 2 " "Info: 3: + IC(2.711 ns) + CELL(0.746 ns) = 9.458 ns; Loc. = LCFF_X15_Y15_N23; Fanout = 2; REG Node = 'Reg21\[18\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.457 ns" { Mux95~9 Reg21[18] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.970 ns ( 20.83 % ) " "Info: Total cell delay = 1.970 ns ( 20.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.488 ns ( 79.17 % ) " "Info: Total interconnect delay = 7.488 ns ( 79.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.458 ns" { WriteReg[2] Mux95~9 Reg21[18] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.458 ns" { WriteReg[2] {} WriteReg[2]~combout {} Mux95~9 {} Reg21[18] {} } { 0.000ns 0.000ns 4.777ns 2.711ns } { 0.000ns 0.867ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.461 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 1024 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1024; COMB Node = 'Clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns Reg21\[18\] 3 REG LCFF_X15_Y15_N23 2 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X15_Y15_N23; Fanout = 2; REG Node = 'Reg21\[18\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.264 ns" { Clk~clkctrl Reg21[18] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.461 ns" { Clk Clk~clkctrl Reg21[18] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.461 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Reg21[18] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.458 ns" { WriteReg[2] Mux95~9 Reg21[18] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.458 ns" { WriteReg[2] {} WriteReg[2]~combout {} Mux95~9 {} Reg21[18] {} } { 0.000ns 0.000ns 4.777ns 2.711ns } { 0.000ns 0.867ns 0.357ns 0.746ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.461 ns" { Clk Clk~clkctrl Reg21[18] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.461 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Reg21[18] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk ReadData1\[3\] Reg14\[3\] 10.562 ns register " "Info: tco from clock \"Clk\" to destination pin \"ReadData1\[3\]\" through register \"Reg14\[3\]\" is 10.562 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.458 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 1024 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1024; COMB Node = 'Clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 2.458 ns Reg14\[3\] 3 REG LCFF_X19_Y19_N9 2 " "Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X19_Y19_N9; Fanout = 2; REG Node = 'Reg14\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.261 ns" { Clk~clkctrl Reg14[3] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.89 % ) " "Info: Total cell delay = 1.472 ns ( 59.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 40.11 % ) " "Info: Total interconnect delay = 0.986 ns ( 40.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.458 ns" { Clk Clk~clkctrl Reg14[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.458 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Reg14[3] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.010 ns + Longest register pin " "Info: + Longest register to pin delay is 8.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg14\[3\] 1 REG LCFF_X19_Y19_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y19_N9; Fanout = 2; REG Node = 'Reg14\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg14[3] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.272 ns) 2.275 ns Mux28~7 2 COMB LCCOMB_X18_Y18_N18 1 " "Info: 2: + IC(2.003 ns) + CELL(0.272 ns) = 2.275 ns; Loc. = LCCOMB_X18_Y18_N18; Fanout = 1; COMB Node = 'Mux28~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.275 ns" { Reg14[3] Mux28~7 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.272 ns) 3.712 ns Mux28~9 3 COMB LCCOMB_X22_Y17_N4 1 " "Info: 3: + IC(1.165 ns) + CELL(0.272 ns) = 3.712 ns; Loc. = LCCOMB_X22_Y17_N4; Fanout = 1; COMB Node = 'Mux28~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.437 ns" { Mux28~7 Mux28~9 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.225 ns) 4.550 ns Mux28~10 4 COMB LCCOMB_X21_Y15_N16 1 " "Info: 4: + IC(0.613 ns) + CELL(0.225 ns) = 4.550 ns; Loc. = LCCOMB_X21_Y15_N16; Fanout = 1; COMB Node = 'Mux28~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.838 ns" { Mux28~9 Mux28~10 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(1.988 ns) 8.010 ns ReadData1\[3\] 5 PIN PIN_Y10 0 " "Info: 5: + IC(1.472 ns) + CELL(1.988 ns) = 8.010 ns; Loc. = PIN_Y10; Fanout = 0; PIN Node = 'ReadData1\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.460 ns" { Mux28~10 ReadData1[3] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.757 ns ( 34.42 % ) " "Info: Total cell delay = 2.757 ns ( 34.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.253 ns ( 65.58 % ) " "Info: Total interconnect delay = 5.253 ns ( 65.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.010 ns" { Reg14[3] Mux28~7 Mux28~9 Mux28~10 ReadData1[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.010 ns" { Reg14[3] {} Mux28~7 {} Mux28~9 {} Mux28~10 {} ReadData1[3] {} } { 0.000ns 2.003ns 1.165ns 0.613ns 1.472ns } { 0.000ns 0.272ns 0.272ns 0.225ns 1.988ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.458 ns" { Clk Clk~clkctrl Reg14[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.458 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Reg14[3] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.010 ns" { Reg14[3] Mux28~7 Mux28~9 Mux28~10 ReadData1[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.010 ns" { Reg14[3] {} Mux28~7 {} Mux28~9 {} Mux28~10 {} ReadData1[3] {} } { 0.000ns 2.003ns 1.165ns 0.613ns 1.472ns } { 0.000ns 0.272ns 0.272ns 0.225ns 1.988ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ReadReg1\[4\] ReadData1\[20\] 13.188 ns Longest " "Info: Longest tpd from source pin \"ReadReg1\[4\]\" to destination pin \"ReadData1\[20\]\" is 13.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns ReadReg1\[4\] 1 PIN PIN_E12 160 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E12; Fanout = 160; PIN Node = 'ReadReg1\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadReg1[4] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.177 ns) + CELL(0.272 ns) 7.276 ns Mux11~6 2 COMB LCCOMB_X19_Y10_N2 1 " "Info: 2: + IC(6.177 ns) + CELL(0.272 ns) = 7.276 ns; Loc. = LCCOMB_X19_Y10_N2; Fanout = 1; COMB Node = 'Mux11~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.449 ns" { ReadReg1[4] Mux11~6 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.272 ns) 8.481 ns Mux11~9 3 COMB LCCOMB_X22_Y14_N6 1 " "Info: 3: + IC(0.933 ns) + CELL(0.272 ns) = 8.481 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 1; COMB Node = 'Mux11~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.205 ns" { Mux11~6 Mux11~9 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.154 ns) 9.782 ns Mux11~10 4 COMB LCCOMB_X18_Y12_N8 1 " "Info: 4: + IC(1.147 ns) + CELL(0.154 ns) = 9.782 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 1; COMB Node = 'Mux11~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.301 ns" { Mux11~9 Mux11~10 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(1.982 ns) 13.188 ns ReadData1\[20\] 5 PIN PIN_AB15 0 " "Info: 5: + IC(1.424 ns) + CELL(1.982 ns) = 13.188 ns; Loc. = PIN_AB15; Fanout = 0; PIN Node = 'ReadData1\[20\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.406 ns" { Mux11~10 ReadData1[20] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.507 ns ( 26.59 % ) " "Info: Total cell delay = 3.507 ns ( 26.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.681 ns ( 73.41 % ) " "Info: Total interconnect delay = 9.681 ns ( 73.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.188 ns" { ReadReg1[4] Mux11~6 Mux11~9 Mux11~10 ReadData1[20] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.188 ns" { ReadReg1[4] {} ReadReg1[4]~combout {} Mux11~6 {} Mux11~9 {} Mux11~10 {} ReadData1[20] {} } { 0.000ns 0.000ns 6.177ns 0.933ns 1.147ns 1.424ns } { 0.000ns 0.827ns 0.272ns 0.272ns 0.154ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Reg0\[3\] WriteData\[3\] Clk -2.398 ns register " "Info: th for register \"Reg0\[3\]\" (data pin = \"WriteData\[3\]\", clock pin = \"Clk\") is -2.398 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.479 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 1024 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1024; COMB Node = 'Clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns Reg0\[3\] 3 REG LCFF_X26_Y20_N31 2 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y20_N31; Fanout = 2; REG Node = 'Reg0\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.282 ns" { Clk~clkctrl Reg0[3] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { Clk Clk~clkctrl Reg0[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Reg0[3] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.026 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns WriteData\[3\] 1 PIN PIN_D10 32 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 32; PIN Node = 'WriteData\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteData[3] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.955 ns) + CELL(0.309 ns) 5.026 ns Reg0\[3\] 2 REG LCFF_X26_Y20_N31 2 " "Info: 2: + IC(3.955 ns) + CELL(0.309 ns) = 5.026 ns; Loc. = LCFF_X26_Y20_N31; Fanout = 2; REG Node = 'Reg0\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.264 ns" { WriteData[3] Reg0[3] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.071 ns ( 21.31 % ) " "Info: Total cell delay = 1.071 ns ( 21.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.955 ns ( 78.69 % ) " "Info: Total interconnect delay = 3.955 ns ( 78.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.026 ns" { WriteData[3] Reg0[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.026 ns" { WriteData[3] {} WriteData[3]~combout {} Reg0[3] {} } { 0.000ns 0.000ns 3.955ns } { 0.000ns 0.762ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { Clk Clk~clkctrl Reg0[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Reg0[3] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.026 ns" { WriteData[3] Reg0[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.026 ns" { WriteData[3] {} WriteData[3]~combout {} Reg0[3] {} } { 0.000ns 0.000ns 3.955ns } { 0.000ns 0.762ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4383 " "Info: Peak virtual memory: 4383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 04:35:00 2019 " "Info: Processing ended: Fri Oct 11 04:35:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
