$date
	Tue Oct 17 19:21:20 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_b $end
$var wire 4 ! m1_out [3:0] $end
$var wire 4 " m2_out [3:0] $end
$var reg 1 # clk $end
$scope module m1 $end
$var wire 1 $ clk $end
$var wire 4 % inMsg [3:0] $end
$var reg 10 & cycles [9:0] $end
$var reg 4 ' outMsg [3:0] $end
$upscope $end
$scope module m2 $end
$var wire 1 ( clk $end
$var wire 4 ) inMsg [3:0] $end
$var reg 10 * cycles [9:0] $end
$var reg 4 + outMsg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 +
b0 *
bx )
1(
bx '
b0 &
b100 %
0$
0#
b100 "
bx !
$end
#5
b1 &
0(
1#
1$
#10
b1 *
1(
0#
0$
#15
b1 '
b1 !
b1 )
b0 &
0(
1#
1$
#20
b1001 +
b1001 "
b1001 %
b0 *
1(
0#
0$
#25
b1 &
0(
1#
1$
#30
b1 *
1(
0#
0$
#35
b11 '
b11 !
b11 )
b0 &
0(
1#
1$
#40
b1101 +
b1101 "
b1101 %
b0 *
1(
0#
0$
#45
b1 &
0(
1#
1$
#50
b1 *
1(
0#
0$
#55
b1101 '
b1101 !
b1101 )
b0 &
0(
1#
1$
#60
b101 +
b101 "
b101 %
b0 *
1(
0#
0$
#65
b1 &
0(
1#
1$
#70
b1 *
1(
0#
0$
#75
b10 '
b10 !
b10 )
b0 &
0(
1#
1$
#80
b1 +
b1 "
b1 %
b0 *
1(
0#
0$
#85
b1 &
0(
1#
1$
#90
b1 *
1(
0#
0$
#95
b1101 '
b1101 !
b1101 )
b0 &
0(
1#
1$
#100
b110 +
b110 "
b110 %
b0 *
1(
0#
0$
#105
b1 &
0(
1#
1$
#110
b1 *
1(
0#
0$
#115
b0 &
0(
1#
1$
#120
b1101 +
b1101 "
b1101 %
b0 *
1(
0#
0$
#125
b1 &
0(
1#
1$
#130
b1 *
1(
0#
0$
#135
b1100 '
b1100 !
b1100 )
b0 &
0(
1#
1$
#140
b1001 +
b1001 "
b1001 %
b0 *
1(
0#
0$
#145
b1 &
0(
1#
1$
#150
b1 *
1(
0#
0$
#155
b110 '
b110 !
b110 )
b0 &
0(
1#
1$
#160
b101 +
b101 "
b101 %
b0 *
1(
0#
0$
#165
b1 &
0(
1#
1$
#170
b1 *
1(
0#
0$
#175
b1010 '
b1010 !
b1010 )
b0 &
0(
1#
1$
#180
b0 *
1(
0#
0$
#185
b1 &
0(
1#
1$
#190
b1 *
1(
0#
0$
#195
b111 '
b111 !
b111 )
b0 &
0(
1#
1$
#200
b10 +
b10 "
b10 %
b0 *
1(
0#
0$
