// Seed: 2299849983
module module_0 (
    input  tri1 id_0,
    input  wire id_1,
    output tri1 module_0,
    input  wand id_3,
    output tri1 id_4
    , id_8, id_9,
    input  wor  id_5,
    input  tri  id_6
);
  wire id_10 = 1'b0 - 1 - id_1;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input wire id_2,
    output wor id_3
    , id_8, id_9,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6
);
  logic [7:0] id_10;
  tri id_11;
  id_12(
      .id_0(1'b0), .id_1(id_0), .id_2(id_3), .id_3(1'd0), .id_4(""), .id_5(1), .id_6(id_8), .id_7(1)
  ); module_0(
      id_4, id_2, id_3, id_4, id_1, id_4, id_4
  );
  assign id_10[""+1] = id_4;
  assign id_11 = id_2 - 1;
endmodule
