Analysis & Synthesis report for clock
Tue Jan 01 03:52:45 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Source assignments for hour:u1|lpm_counter:tmp_low_rtl_0
 11. Source assignments for hour:u1|lpm_counter:tmp_low_rtl_0|lpm_add_sub:add_sub|addcore:adder
 12. Source assignments for hour:u1|lpm_counter:tmp_low_rtl_0|lpm_add_sub:add_sub|addcore:adder|addcore:adder[0]
 13. Source assignments for second:u5|lpm_add_sub:Add0|addcore:adder
 14. Source assignments for second:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]
 15. Source assignments for hour:u1|lpm_add_sub:Add0|addcore:adder
 16. Source assignments for hour:u1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]
 17. Parameter Settings for Inferred Entity Instance: hour:u1|lpm_counter:tmp_low_rtl_0
 18. Parameter Settings for Inferred Entity Instance: second:u5|lpm_add_sub:Add0
 19. Parameter Settings for Inferred Entity Instance: hour:u1|lpm_add_sub:Add0
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Jan 01 03:52:45 2013    ;
; Quartus II Version          ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name               ; clock                                    ;
; Top-level Entity Name       ; clock                                    ;
; Family                      ; MAX7000S                                 ;
; Total macrocells            ; 120                                      ;
; Total pins                  ; 47                                       ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                                      ; clock           ; clock         ;
; Family name                                                                ; MAX7000S        ; Stratix II    ;
; Use Generated Physical Constraints File                                    ; Off             ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Parallel Synthesis                                                         ; Off             ; Off           ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Optimization Technique                                                     ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Auto Resource Sharing                                                      ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                         ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
+----------------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                               ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                  ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------+
; clock.vhd                        ; yes             ; User VHDL File  ; G:/latest_clock/clock/clock.vhd                               ;
; hour.vhd                         ; yes             ; User VHDL File  ; G:/latest_clock/clock/hour.vhd                                ;
; minute.vhd                       ; yes             ; User VHDL File  ; G:/latest_clock/clock/minute.vhd                              ;
; ring.vhd                         ; yes             ; User VHDL File  ; G:/latest_clock/clock/ring.vhd                                ;
; second.vhd                       ; yes             ; User VHDL File  ; G:/latest_clock/clock/second.vhd                              ;
; set_hour.vhd                     ; yes             ; User VHDL File  ; G:/latest_clock/clock/set_hour.vhd                            ;
; set_min.vhd                      ; yes             ; User VHDL File  ; G:/latest_clock/clock/set_min.vhd                             ;
; light.vhd                        ; yes             ; User VHDL File  ; G:/latest_clock/clock/light.vhd                               ;
; lpm_counter.tdf                  ; yes             ; Megafunction    ; c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf  ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction    ; c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf  ;
; addcore.tdf                      ; yes             ; Megafunction    ; c:/altera/91/quartus/libraries/megafunctions/addcore.tdf      ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction    ; c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf  ;
; altshift.tdf                     ; yes             ; Megafunction    ; c:/altera/91/quartus/libraries/megafunctions/altshift.tdf     ;
; lpm_constant.tdf                 ; yes             ; Megafunction    ; c:/altera/91/quartus/libraries/megafunctions/lpm_constant.tdf ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 120                  ;
; Total registers      ; 37                   ;
; I/O pins             ; 47                   ;
; Shareable expanders  ; 46                   ;
; Parallel expanders   ; 13                   ;
; Maximum fan-out node ; set                  ;
; Maximum fan-out      ; 92                   ;
; Total fan-out        ; 1023                 ;
; Average fan-out      ; 4.80                 ;
+----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                             ;
+-----------------------------------+------------+------+------------------------------------------+--------------+
; Compilation Hierarchy Node        ; Macrocells ; Pins ; Full Hierarchy Name                      ; Library Name ;
+-----------------------------------+------------+------+------------------------------------------+--------------+
; |clock                            ; 120        ; 47   ; |clock                                   ; work         ;
;    |hour:u1|                      ; 19         ; 0    ; |clock|hour:u1                           ; work         ;
;       |lpm_counter:tmp_low_rtl_0| ; 6          ; 0    ; |clock|hour:u1|lpm_counter:tmp_low_rtl_0 ; work         ;
;    |light:u4|                     ; 12         ; 0    ; |clock|light:u4                          ; work         ;
;    |minute:u0|                    ; 27         ; 0    ; |clock|minute:u0                         ; work         ;
;    |ring:u7|                      ; 3          ; 0    ; |clock|ring:u7                           ; work         ;
;    |second:u5|                    ; 26         ; 0    ; |clock|second:u5                         ; work         ;
;    |set_hour:u3|                  ; 17         ; 0    ; |clock|set_hour:u3                       ; work         ;
;    |set_min:u2|                   ; 15         ; 0    ; |clock|set_min:u2                        ; work         ;
+-----------------------------------+------------+------+------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+-----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal      ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------+------------------------+
; ring:u7|qout                                        ; ring:u7|process_0        ; yes                    ;
; set_hour:u3|tmp_low[0]                              ; hour:u1|process_0        ; yes                    ;
; set_hour:u3|tmp_low[1]                              ; hour:u1|process_0        ; yes                    ;
; set_hour:u3|tmp_low[2]                              ; hour:u1|process_0        ; yes                    ;
; set_hour:u3|tmp_low[3]                              ; hour:u1|process_0        ; yes                    ;
; set_hour:u3|tmp1_low[0]                             ; set_hour:u3|tmp1_high[3] ; yes                    ;
; set_hour:u3|tmp1_low[1]                             ; set_hour:u3|tmp1_high[3] ; yes                    ;
; set_hour:u3|tmp1_low[2]                             ; set_hour:u3|tmp1_high[3] ; yes                    ;
; set_hour:u3|tmp1_low[3]                             ; set_hour:u3|tmp1_high[3] ; yes                    ;
; set_hour:u3|tmp1_high[0]                            ; set_hour:u3|tmp1_high[3] ; yes                    ;
; set_hour:u3|tmp1_high[1]                            ; set_hour:u3|tmp1_high[3] ; yes                    ;
; set_hour:u3|tmp1_high[2]                            ; set_hour:u3|tmp1_high[3] ; yes                    ;
; set_hour:u3|tmp1_high[3]                            ; set_hour:u3|tmp1_high[3] ; yes                    ;
; set_min:u2|tmp1_low[0]                              ; set_min:u2|tmp1_high[3]  ; yes                    ;
; set_min:u2|tmp1_low[1]                              ; set_min:u2|tmp1_high[3]  ; yes                    ;
; set_min:u2|tmp1_low[2]                              ; set_min:u2|tmp1_high[3]  ; yes                    ;
; set_min:u2|tmp1_low[3]                              ; set_min:u2|tmp1_high[3]  ; yes                    ;
; set_min:u2|tmp1_high[0]                             ; set_min:u2|tmp1_high[3]  ; yes                    ;
; set_min:u2|tmp1_high[1]                             ; set_min:u2|tmp1_high[3]  ; yes                    ;
; set_min:u2|tmp1_high[2]                             ; set_min:u2|tmp1_high[3]  ; yes                    ;
; set_min:u2|tmp1_high[3]                             ; set_min:u2|tmp1_high[3]  ; yes                    ;
; set_hour:u3|tmp_high[0]                             ; hour:u1|process_0        ; yes                    ;
; set_hour:u3|tmp_high[1]                             ; hour:u1|process_0        ; yes                    ;
; set_min:u2|tmp_high[0]                              ; minute:u0|process_0      ; yes                    ;
; set_min:u2|tmp_high[1]                              ; minute:u0|process_0      ; yes                    ;
; set_min:u2|tmp_high[2]                              ; minute:u0|process_0      ; yes                    ;
; set_min:u2|tmp_low[0]                               ; minute:u0|process_0      ; yes                    ;
; set_min:u2|tmp_low[1]                               ; minute:u0|process_0      ; yes                    ;
; set_min:u2|tmp_low[2]                               ; minute:u0|process_0      ; yes                    ;
; set_min:u2|tmp_low[3]                               ; minute:u0|process_0      ; yes                    ;
; Number of user-specified and inferred latches = 30  ;                          ;                        ;
+-----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------+
; Registers Removed During Synthesis                                ;
+---------------------------------------+---------------------------+
; Register name                         ; Reason for Removal        ;
+---------------------------------------+---------------------------+
; minute:u0|flash                       ; Merged with hour:u1|flash ;
; Total Number of Removed Registers = 1 ;                           ;
+---------------------------------------+---------------------------+


+----------------------------------------------------------+
; Source assignments for hour:u1|lpm_counter:tmp_low_rtl_0 ;
+---------------------------+-------+------+---------------+
; Assignment                ; Value ; From ; To            ;
+---------------------------+-------+------+---------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -             ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -             ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -             ;
+---------------------------+-------+------+---------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for hour:u1|lpm_counter:tmp_low_rtl_0|lpm_add_sub:add_sub|addcore:adder ;
+---------------------------+-------+------+-------------------------------------------------+
; Assignment                ; Value ; From ; To                                              ;
+---------------------------+-------+------+-------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                               ;
+---------------------------+-------+------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for hour:u1|lpm_counter:tmp_low_rtl_0|lpm_add_sub:add_sub|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                               ;
+---------------------------+-------+------+------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                                ;
+---------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for second:u5|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+----------------------+
; Assignment                ; Value ; From ; To                   ;
+---------------------------+-------+------+----------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                    ;
+---------------------------+-------+------+----------------------+


+----------------------------------------------------------------------------------+
; Source assignments for second:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+---------------------------------------+
; Assignment                ; Value ; From ; To                                    ;
+---------------------------+-------+------+---------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                     ;
+---------------------------+-------+------+---------------------------------------+


+---------------------------------------------------------------+
; Source assignments for hour:u1|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+--------------------+
; Assignment                ; Value ; From ; To                 ;
+---------------------------+-------+------+--------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                  ;
+---------------------------+-------+------+--------------------+


+--------------------------------------------------------------------------------+
; Source assignments for hour:u1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+-------------------------------------+
; Assignment                ; Value ; From ; To                                  ;
+---------------------------+-------+------+-------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                   ;
+---------------------------+-------+------+-------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hour:u1|lpm_counter:tmp_low_rtl_0 ;
+------------------------+-------------------+---------------------------------------+
; Parameter Name         ; Value             ; Type                                  ;
+------------------------+-------------------+---------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                        ;
; LPM_WIDTH              ; 4                 ; Untyped                               ;
; LPM_DIRECTION          ; UP                ; Untyped                               ;
; LPM_MODULUS            ; 0                 ; Untyped                               ;
; LPM_AVALUE             ; UNUSED            ; Untyped                               ;
; LPM_SVALUE             ; UNUSED            ; Untyped                               ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                               ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                               ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                    ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                    ;
; CARRY_CNT_EN           ; SMART             ; Untyped                               ;
; LABWIDE_SCLR           ; ON                ; Untyped                               ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                               ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                               ;
+------------------------+-------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: second:u5|lpm_add_sub:Add0 ;
+------------------------+-------------+--------------------------------------+
; Parameter Name         ; Value       ; Type                                 ;
+------------------------+-------------+--------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                              ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                              ;
; LPM_PIPELINE           ; 0           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                   ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                              ;
; USE_WYS                ; OFF         ; Untyped                              ;
; STYLE                  ; FAST        ; Untyped                              ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                       ;
+------------------------+-------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hour:u1|lpm_add_sub:Add0 ;
+------------------------+-------------+------------------------------------+
; Parameter Name         ; Value       ; Type                               ;
+------------------------+-------------+------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                            ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                            ;
; LPM_PIPELINE           ; 0           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                 ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                            ;
; USE_WYS                ; OFF         ; Untyped                            ;
; STYLE                  ; FAST        ; Untyped                            ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                     ;
+------------------------+-------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue Jan 01 03:52:42 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file clock.vhd
    Info: Found design unit 1: clock-clk24
    Info: Found entity 1: clock
Info: Found 2 design units, including 1 entities, in source file hour.vhd
    Info: Found design unit 1: hour-func
    Info: Found entity 1: hour
Info: Found 2 design units, including 1 entities, in source file minute.vhd
    Info: Found design unit 1: minute-func
    Info: Found entity 1: minute
Info: Found 2 design units, including 1 entities, in source file ring.vhd
    Info: Found design unit 1: ring-func
    Info: Found entity 1: ring
Info: Found 2 design units, including 1 entities, in source file second.vhd
    Info: Found design unit 1: second-func
    Info: Found entity 1: second
Info: Found 2 design units, including 1 entities, in source file set_hour.vhd
    Info: Found design unit 1: set_hour-func
    Info: Found entity 1: set_hour
Info: Found 2 design units, including 1 entities, in source file set_min.vhd
    Info: Found design unit 1: set_min-func
    Info: Found entity 1: set_min
Info: Found 2 design units, including 1 entities, in source file light.vhd
    Info: Found design unit 1: light-func
    Info: Found entity 1: light
Info: Elaborating entity "clock" for the top level hierarchy
Info: Elaborating entity "minute" for hierarchy "minute:u0"
Warning (10492): VHDL Process Statement warning at minute.vhd(38): signal "in_low" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at minute.vhd(39): signal "in_high" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at minute.vhd(58): signal "tmp_low" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at minute.vhd(58): signal "alarm_low" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at minute.vhd(58): signal "tmp_high" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at minute.vhd(58): signal "alarm_high" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at minute.vhd(70): signal "tmp_low" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at minute.vhd(71): signal "tmp_high" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at minute.vhd(77): signal "tmp_low" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at minute.vhd(78): signal "tmp_high" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at minute.vhd(82): signal "tmp_low" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at minute.vhd(83): signal "tmp_high" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at minute.vhd(86): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at minute.vhd(32): inferring latch(es) for signal or variable "out_low", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at minute.vhd(32): inferring latch(es) for signal or variable "out_high", which holds its previous value in one or more paths through the process
Info: Elaborating entity "hour" for hierarchy "hour:u1"
Warning (10492): VHDL Process Statement warning at hour.vhd(36): signal "in_low" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hour.vhd(37): signal "in_high" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hour.vhd(52): signal "tmp_low" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hour.vhd(52): signal "alarm_low" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hour.vhd(52): signal "tmp_high" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hour.vhd(52): signal "alarm_high" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hour.vhd(64): signal "tmp_low" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hour.vhd(65): signal "tmp_high" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hour.vhd(71): signal "tmp_low" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hour.vhd(72): signal "tmp_high" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hour.vhd(76): signal "tmp_low" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hour.vhd(77): signal "tmp_high" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at hour.vhd(30): inferring latch(es) for signal or variable "out_low", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at hour.vhd(30): inferring latch(es) for signal or variable "out_high", which holds its previous value in one or more paths through the process
Info: Elaborating entity "set_min" for hierarchy "set_min:u2"
Warning (10492): VHDL Process Statement warning at set_min.vhd(29): signal "in_low_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at set_min.vhd(30): signal "in_high_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at set_min.vhd(31): signal "in_low_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at set_min.vhd(34): signal "in_high_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at set_min.vhd(38): signal "in_low_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at set_min.vhd(39): signal "in_high_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at set_min.vhd(26): inferring latch(es) for signal or variable "tmp_low", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at set_min.vhd(26): inferring latch(es) for signal or variable "tmp_high", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at set_min.vhd(26): inferring latch(es) for signal or variable "tmp1_low", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at set_min.vhd(26): inferring latch(es) for signal or variable "tmp1_high", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "tmp1_high[0]" at set_min.vhd(26)
Info (10041): Inferred latch for "tmp1_high[1]" at set_min.vhd(26)
Info (10041): Inferred latch for "tmp1_high[2]" at set_min.vhd(26)
Info (10041): Inferred latch for "tmp1_high[3]" at set_min.vhd(26)
Info (10041): Inferred latch for "tmp1_low[0]" at set_min.vhd(26)
Info (10041): Inferred latch for "tmp1_low[1]" at set_min.vhd(26)
Info (10041): Inferred latch for "tmp1_low[2]" at set_min.vhd(26)
Info (10041): Inferred latch for "tmp1_low[3]" at set_min.vhd(26)
Info (10041): Inferred latch for "tmp_high[0]" at set_min.vhd(26)
Info (10041): Inferred latch for "tmp_high[1]" at set_min.vhd(26)
Info (10041): Inferred latch for "tmp_high[2]" at set_min.vhd(26)
Info (10041): Inferred latch for "tmp_high[3]" at set_min.vhd(26)
Info (10041): Inferred latch for "tmp_low[0]" at set_min.vhd(26)
Info (10041): Inferred latch for "tmp_low[1]" at set_min.vhd(26)
Info (10041): Inferred latch for "tmp_low[2]" at set_min.vhd(26)
Info (10041): Inferred latch for "tmp_low[3]" at set_min.vhd(26)
Info: Elaborating entity "set_hour" for hierarchy "set_hour:u3"
Warning (10492): VHDL Process Statement warning at set_hour.vhd(35): signal "in_low_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at set_hour.vhd(36): signal "in_high_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at set_hour.vhd(37): signal "in_high_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at set_hour.vhd(40): signal "in_low_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at set_hour.vhd(40): signal "in_high_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at set_hour.vhd(43): signal "in_low_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at set_hour.vhd(47): signal "in_low_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at set_hour.vhd(48): signal "in_high_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at set_hour.vhd(28): inferring latch(es) for signal or variable "tmp_low", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at set_hour.vhd(28): inferring latch(es) for signal or variable "tmp_high", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at set_hour.vhd(28): inferring latch(es) for signal or variable "tmp1_low", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at set_hour.vhd(28): inferring latch(es) for signal or variable "tmp1_high", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "tmp1_high[0]" at set_hour.vhd(28)
Info (10041): Inferred latch for "tmp1_high[1]" at set_hour.vhd(28)
Info (10041): Inferred latch for "tmp1_high[2]" at set_hour.vhd(28)
Info (10041): Inferred latch for "tmp1_high[3]" at set_hour.vhd(28)
Info (10041): Inferred latch for "tmp1_low[0]" at set_hour.vhd(28)
Info (10041): Inferred latch for "tmp1_low[1]" at set_hour.vhd(28)
Info (10041): Inferred latch for "tmp1_low[2]" at set_hour.vhd(28)
Info (10041): Inferred latch for "tmp1_low[3]" at set_hour.vhd(28)
Info (10041): Inferred latch for "tmp_high[0]" at set_hour.vhd(28)
Info (10041): Inferred latch for "tmp_high[1]" at set_hour.vhd(28)
Info (10041): Inferred latch for "tmp_high[2]" at set_hour.vhd(28)
Info (10041): Inferred latch for "tmp_high[3]" at set_hour.vhd(28)
Info (10041): Inferred latch for "tmp_low[0]" at set_hour.vhd(28)
Info (10041): Inferred latch for "tmp_low[1]" at set_hour.vhd(28)
Info (10041): Inferred latch for "tmp_low[2]" at set_hour.vhd(28)
Info (10041): Inferred latch for "tmp_low[3]" at set_hour.vhd(28)
Info: Elaborating entity "light" for hierarchy "light:u4"
Info: Elaborating entity "second" for hierarchy "second:u5"
Warning (10492): VHDL Process Statement warning at second.vhd(28): signal "pause" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at second.vhd(61): signal "temp_cout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at second.vhd(62): signal "temp_cdf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at second.vhd(64): signal "tmp_digit0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at second.vhd(65): signal "tmp_digit1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at second.vhd(67): signal "cd_digit0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at second.vhd(68): signal "cd_digit1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "ring" for hierarchy "ring:u7"
Warning (10492): VHDL Process Statement warning at ring.vhd(30): signal "alarm_min" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ring.vhd(30): signal "alarm_hour" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ring.vhd(31): signal "hour" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ring.vhd(31): signal "ala" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ring.vhd(32): signal "flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ring.vhd(32): signal "cdf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ring.vhd(33): signal "out1_low" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ring.vhd(33): signal "out1_high" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at ring.vhd(27): inferring latch(es) for signal or variable "qout", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "qout" at ring.vhd(27)
Info: Inferred 1 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "hour:u1|tmp_low[0]~0"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "second:u5|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "hour:u1|Add0"
Info: Elaborated megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0"
Info: Instantiated megafunction "hour:u1|lpm_counter:tmp_low_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0|lpm_add_sub:add_sub", which is child of megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0"
Info: Elaborated megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0|lpm_add_sub:add_sub|addcore:adder", which is child of megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0"
Info: Elaborated megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0|lpm_add_sub:add_sub|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0"
Info: Elaborated megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0|lpm_add_sub:add_sub|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0"
Info: Elaborated megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0|lpm_add_sub:add_sub|addcore:adder|addcore:adder[0]", which is child of megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0"
Info: Elaborated megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0|lpm_add_sub:add_sub|addcore:adder|addcore:adder[0]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0"
Info: Elaborated megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0|lpm_add_sub:add_sub|addcore:adder|addcore:adder[0]|a_csnbuffer:result_node", which is child of megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0"
Info: Elaborated megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0|lpm_add_sub:add_sub|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0"
Info: Elaborated megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0|lpm_add_sub:add_sub|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0"
Info: Elaborated megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0|lpm_constant:scdw", which is child of megafunction instantiation "hour:u1|lpm_counter:tmp_low_rtl_0"
Info: Elaborated megafunction instantiation "second:u5|lpm_add_sub:Add0"
Info: Instantiated megafunction "second:u5|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "second:u5|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "second:u5|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "second:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]", which is child of megafunction instantiation "second:u5|lpm_add_sub:Add0"
Info: Ignored 11 buffer(s)
    Info: Ignored 11 SOFT buffer(s)
Info: Implemented 213 device resources after synthesis - the final resource count might be different
    Info: Implemented 19 input pins
    Info: Implemented 28 output pins
    Info: Implemented 120 macrocells
    Info: Implemented 46 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 216 megabytes
    Info: Processing ended: Tue Jan 01 03:52:45 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


