<?xml version="1.0" ?>
<testsuite errors="0" hostname="HORNET" failures="30" timestamp="2024-09-03T11:04:58" tests="41" time="0" name="vhdl-style-guide">
  <properties>
  </properties>
  <testcase name="./src/axi/vhdl/olo_axi_lite_slave.vhd" time="0">
    <failure type="Failure">
      constant_004: 100 : Format UnusedBits_g to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/axi/vhdl/olo_axi_master_full.vhd" time="0">
    <failure type="Failure">
      function_017: 133 : Format AlignedAddr_f into camelCase
      type_004: 142 : Format two_process_r to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/axi/vhdl/olo_axi_master_simple.vhd" time="0">
    <failure type="Failure">
      function_017: 139 : Format AddrMasked_f into camelCase
      type_004: 132 : Format WriteTfGen_s to match defined regex
      type_004: 133 : Format ReadTfGen_s to match defined regex
      type_004: 134 : Format AwFsm_s to match defined regex
      type_004: 135 : Format ArFsm_s to match defined regex
      type_004: 136 : Format WFsm_s to match defined regex
      type_004: 148 : Format two_process_r to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/axi/vhdl/olo_axi_pkg_protocol.vhd" time="0">
  </testcase>
  <testcase name="./src/axi/vhdl/olo_axi_pl_stage.vhd" time="0">
    <failure type="Failure">
      constant_004: 159 : Format AwLock_r to match defined regex
      constant_004: 220 : Format WLast_r to match defined regex
      constant_004: 298 : Format ArLock_r to match defined regex
      constant_004: 359 : Format RLast_r to match defined regex
      subtype_501: 157 : Format AwProt_r to match defined regex
      subtype_501: 158 : Format AwCache_r to match defined regex
      subtype_501: 160 : Format AwBurst_r to match defined regex
      subtype_501: 161 : Format AwSize_r to match defined regex
      subtype_501: 162 : Format AwLen_r to match defined regex
      subtype_501: 163 : Format AwAddr_r to match defined regex
      subtype_501: 164 : Format AwId_r to match defined regex
      subtype_501: 165 : Format AwQos_r to match defined regex
      subtype_501: 166 : Format AwUser_r to match defined regex
      subtype_501: 167 : Format AwRegion_r to match defined regex
      subtype_501: 218 : Format WData_r to match defined regex
      subtype_501: 219 : Format WStrb_r to match defined regex
      subtype_501: 221 : Format WUser_r to match defined regex
      subtype_501: 259 : Format BResp_r to match defined regex
      subtype_501: 260 : Format BId_r to match defined regex
      subtype_501: 261 : Format BUser_r to match defined regex
      subtype_501: 296 : Format ArProt_r to match defined regex
      subtype_501: 297 : Format ArCache_r to match defined regex
      subtype_501: 299 : Format ArBurst_r to match defined regex
      subtype_501: 300 : Format ArSize_r to match defined regex
      subtype_501: 301 : Format ArLen_r to match defined regex
      subtype_501: 302 : Format ArAddr_r to match defined regex
      subtype_501: 303 : Format ArId_r to match defined regex
      subtype_501: 304 : Format ArQos_r to match defined regex
      subtype_501: 305 : Format ArUser_r to match defined regex
      subtype_501: 306 : Format ArRegion_r to match defined regex
      subtype_501: 358 : Format RData_r to match defined regex
      subtype_501: 360 : Format RResp_r to match defined regex
      subtype_501: 361 : Format RId_r to match defined regex
      subtype_501: 362 : Format RUser_r to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_arb_prio.vhd" time="0">
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_arb_rr.vhd" time="0">
    <failure type="Failure">
      type_004: 45 : Format two_process_r to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_cc_bits.vhd" time="0">
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_cc_handshake.vhd" time="0">
    <failure type="Failure">
      process_024: 68 : Add 1 space(s) between p_in and :
      process_024: 130 : Add 1 space(s) between p_out and :
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_cc_n2xn.vhd" time="0">
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_cc_pulse.vhd" time="0">
    <failure type="Failure">
      process_017: 108 : Change &quot;PulseOut_p&quot; to &quot;pulseout_p&quot;
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_cc_reset.vhd" time="0">
    <failure type="Failure">
      process_017: 88 : Change &quot;ARstSync_p&quot; to &quot;arstsync_p&quot;
      process_017: 97 : Change &quot;ARst_p&quot; to &quot;arst_p&quot;
      process_017: 114 : Change &quot;BRstSync_p&quot; to &quot;brstsync_p&quot;
      process_017: 123 : Change &quot;BRst_p&quot; to &quot;brst_p&quot;
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_cc_simple.vhd" time="0">
    <failure type="Failure">
      process_017: 83 : Change &quot;DataA_p&quot; to &quot;dataa_p&quot;
      process_017: 93 : Change &quot;DataB_p&quot; to &quot;datab_p&quot;
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_cc_status.vhd" time="0">
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_cc_xn2n.vhd" time="0">
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_delay.vhd" time="0">
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_delay_cfg.vhd" time="0">
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_dyn_sft.vhd" time="0">
    <failure type="Failure">
      type_004: 62 : Format two_process_r to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_fifo_async.vhd" time="0">
    <failure type="Failure">
      type_004: 78 : Format two_process_in_r to match defined regex
      type_004: 84 : Format two_process_out_r to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_fifo_sync.vhd" time="0">
    <failure type="Failure">
      type_004: 66 : Format two_process_r to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_flowctrl_handler.vhd" time="0">
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_pkg_array.vhd" time="0">
    <failure type="Failure">
      type_004: 23 : Format t_aslv2 to match defined regex
      type_004: 24 : Format t_aslv3 to match defined regex
      type_004: 25 : Format t_aslv4 to match defined regex
      type_004: 26 : Format t_aslv5 to match defined regex
      type_004: 27 : Format t_aslv6 to match defined regex
      type_004: 28 : Format t_aslv7 to match defined regex
      type_004: 29 : Format t_aslv8 to match defined regex
      type_004: 30 : Format t_aslv9 to match defined regex
      type_004: 31 : Format t_aslv10 to match defined regex
      type_004: 32 : Format t_aslv11 to match defined regex
      type_004: 33 : Format t_aslv12 to match defined regex
      type_004: 34 : Format t_aslv13 to match defined regex
      type_004: 35 : Format t_aslv14 to match defined regex
      type_004: 36 : Format t_aslv15 to match defined regex
      type_004: 37 : Format t_aslv16 to match defined regex
      type_004: 38 : Format t_aslv17 to match defined regex
      type_004: 39 : Format t_aslv18 to match defined regex
      type_004: 40 : Format t_aslv19 to match defined regex
      type_004: 41 : Format t_aslv20 to match defined regex
      type_004: 42 : Format t_aslv21 to match defined regex
      type_004: 43 : Format t_aslv22 to match defined regex
      type_004: 44 : Format t_aslv23 to match defined regex
      type_004: 45 : Format t_aslv24 to match defined regex
      type_004: 46 : Format t_aslv25 to match defined regex
      type_004: 47 : Format t_aslv26 to match defined regex
      type_004: 48 : Format t_aslv27 to match defined regex
      type_004: 49 : Format t_aslv28 to match defined regex
      type_004: 50 : Format t_aslv29 to match defined regex
      type_004: 51 : Format t_aslv30 to match defined regex
      type_004: 52 : Format t_aslv32 to match defined regex
      type_004: 53 : Format t_aslv36 to match defined regex
      type_004: 54 : Format t_aslv48 to match defined regex
      type_004: 55 : Format t_aslv64 to match defined regex
      type_004: 56 : Format t_aslv512 to match defined regex
      type_004: 58 : Format t_ainteger to match defined regex
      type_004: 59 : Format t_areal to match defined regex
      type_004: 60 : Format t_abool to match defined regex
      variable_004: 74 : Format x to match defined regex
      variable_004: 83 : Format x to match defined regex
      variable_004: 92 : Format x to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_pkg_logic.vhd" time="0">
    <failure type="Failure">
      constant_004: 115 : Format c to match defined regex
      constant_004: 122 : Format c to match defined regex
      constant_004: 133 : Format argDt to match defined regex
      constant_004: 151 : Format argDt to match defined regex
      variable_004: 207 : Format tmp to match defined regex
      variable_004: 217 : Format tmp to match defined regex
      variable_004: 227 : Format tmp to match defined regex
      variable_004: 246 : Format tmp to match defined regex
      variable_004: 264 : Format tmp to match defined regex
      variable_004: 273 : Format inp_v to match defined regex
      variable_004: 274 : Format tmp to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_pkg_math.vhd" time="0">
    <failure type="Failure">
      function_017: 149 : Format count_array_str_elements into camelCase
      variable_004: 150 : Format count to match defined regex
      variable_004: 151 : Format idx to match defined regex
      variable_004: 169 : Format r to match defined regex
      variable_004: 351 : Format cnt_v to match defined regex
      variable_004: 365 : Format cnt_v to match defined regex
      variable_004: 379 : Format cnt_v to match defined regex
      variable_004: 515 : Format arr to match defined regex
      variable_004: 516 : Format aIdx to match defined regex
      variable_004: 517 : Format startIdx to match defined regex
      variable_004: 518 : Format endIdx to match defined regex
      variable_004: 519 : Format idx to match defined regex
      variable_004: 538 : Format max_v to match defined regex
      variable_004: 550 : Format max_v to match defined regex
      variable_004: 562 : Format min_v to match defined regex
      variable_004: 574 : Format min_v to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_pl_stage.vhd" time="0">
    <failure type="Failure">
      signal_004: 73 : Format data_s to match defined regex
      signal_004: 74 : Format valid_s to match defined regex
      signal_004: 75 : Format ready_s to match defined regex
      type_004: 155 : Format tp_r to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_prbs.vhd" time="0">
    <failure type="Failure">
      architecture_025: 53 : Architecture identifier must be from this list: rtl, struct, sim, mdl
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_ram_sdp.vhd" time="0">
    <failure type="Failure">
      signal_004: 63 : Format rd_pipe to match defined regex
      type_004: 59 : Format data_t to match defined regex
      variable_004: 60 : Format mem to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_ram_sp.vhd" time="0">
    <failure type="Failure">
      signal_004: 59 : Format rd_pipe to match defined regex
      type_004: 55 : Format data_t to match defined regex
      variable_004: 56 : Format mem to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_ram_tdp.vhd" time="0">
    <failure type="Failure">
      signal_004: 66 : Format a_rd_pipe to match defined regex
      signal_004: 66 : Format b_rd_pipe to match defined regex
      type_004: 62 : Format data_t to match defined regex
      variable_004: 63 : Format mem to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_reset_gen.vhd" time="0">
    <failure type="Failure">
      process_017: 58 : Change &quot;RstSync_p&quot; to &quot;rstsync_p&quot;
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_strobe_div.vhd" time="0">
    <failure type="Failure">
      type_004: 47 : Format two_process_r to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_strobe_gen.vhd" time="0">
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_tdm_mux.vhd" time="0">
    <failure type="Failure">
      process_036: 64 : Prefix proc_decod with one of the following: p_
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_wconv_n2xn.vhd" time="0">
    <failure type="Failure">
      type_004: 59 : Format two_process_r to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/base/vhdl/olo_base_wconv_xn2n.vhd" time="0">
    <failure type="Failure">
      type_004: 56 : Format two_process_r to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/intf/vhdl/olo_intf_clk_meas.vhd" time="0">
    <failure type="Failure">
      process_017: 78 : Change &quot;p_rstGen&quot; to &quot;p_rstgen&quot;
    </failure>
  </testcase>
  <testcase name="./src/intf/vhdl/olo_intf_debounce.vhd" time="0">
    <failure type="Failure">
      type_004: 70 : Format two_process_r to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/intf/vhdl/olo_intf_i2c_master.vhd" time="0">
    <failure type="Failure">
      type_008: 106 : Move closing parenthesis to the next line.
      type_009: 104 : Move enumerated type to the next line.
    </failure>
  </testcase>
  <testcase name="./src/intf/vhdl/olo_intf_spi_master.vhd" time="0">
    <failure type="Failure">
      function_017: 114 : Format GetClockLevel into camelCase
      generic_007: 34 : Format SpiCPOL_g to match defined regex
      generic_007: 35 : Format SpiCPHA_g to match defined regex
      procedure_501: 131 : Format ShiftReg into camelCase
      type_004: 76 : Format two_process_r to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/intf/vhdl/olo_intf_spi_slave.vhd" time="0">
    <failure type="Failure">
      generate_005: 277 : Change &quot;g_intTristate&quot; to &quot;g_inttristate&quot;
      generate_005: 280 : Change &quot;g_extTristate&quot; to &quot;g_exttristate&quot;
      generic_007: 29 : Format SpiCPOL_g to match defined regex
      generic_007: 30 : Format SpiCPHA_g to match defined regex
      type_004: 72 : Format two_process_r to match defined regex
    </failure>
  </testcase>
  <testcase name="./src/intf/vhdl/olo_intf_sync.vhd" time="0">
  </testcase>
  <system-out>
  </system-out>
  <system-err>
  </system-err>
</testsuite>
