{"Source Block": ["oh/src/common/hdl/oh_memory_sp.v@36:88@HdlStmIf", "    );\n\n   \n  \n   generate\n      if(ASIC)\n\tbegin : g0\n\t   asic_sram_sp #(.DW(DW),\n\t\t\t  .DEPTH(DEPTH),\n\t\t\t  .PROJ(PROJ),\n\t\t\t  .MCW(MCW))\t     \n\t   asic_sram_sp (// Outputs\n\t\t\t .dout       (dout[DW-1:0]),\n\t\t\t // Inputs\n\t\t\t .clk        (clk),\n\t\t\t .en         (en),\n\t\t\t .we         (we),\n\t\t\t .wem        (wem[DW-1:0]),\n\t\t\t .addr       (addr[AW-1:0]),\n\t\t\t .din        (din[DW-1:0]),\n\t\t\t .vdd        (vdd),\n\t\t\t .vddm       (vddm),\n\t\t\t .vss        (vss),\n\t\t\t .shutdown   (shutdown),\n\t\t\t .memconfig  (memconfig[MCW-1:0]),\n\t\t\t .memrepair  (memrepair[MCW-1:0]),\n\t\t\t .bist_en    (bist_en),\n\t\t\t .bist_we    (bist_we),\n\t\t\t .bist_wem   (bist_wem[DW-1:0]),\n\t\t\t .bist_addr  (bist_addr[AW-1:0]),\n\t\t\t .bist_din   (bist_din[DW-1:0]));\n\tend\n      else\n\tbegin : g0\n\t   oh_memory_ram #(.DW(DW),\n\t\t\t   .DEPTH(DEPTH))\t     \n\t   oh_memory_ram (//read port\n\t\t\t  .rd_dout (dout[DW-1:0]),\n\t\t\t  .rd_clk  (clk),\n\t\t\t  .rd_addr (addr[AW-1:0]),\n\t\t\t  .rd_en   (en & ~we),\n\t\t\t  //write port\n\t\t\t  .wr_clk  (clk),\n\t\t\t  .wr_en   (en & we),\n\t\t\t  .wr_addr (addr[AW-1:0]),\n\t\t\t  .wr_wem  (wem[DW-1:0]),\n\t\t\t  .wr_din  (din[DW-1:0]));\n\tend\n   endgenerate\n  \nendmodule // oh_memory_sp\n\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[47, "\t   asic_sram_sp (// Outputs\n"], [48, "\t\t\t .dout       (dout[DW-1:0]),\n"], [50, "\t\t\t .clk        (clk),\n"], [51, "\t\t\t .en         (en),\n"], [52, "\t\t\t .we         (we),\n"], [53, "\t\t\t .wem        (wem[DW-1:0]),\n"], [54, "\t\t\t .addr       (addr[AW-1:0]),\n"], [55, "\t\t\t .din        (din[DW-1:0]),\n"], [56, "\t\t\t .vdd        (vdd),\n"], [57, "\t\t\t .vddm       (vddm),\n"], [58, "\t\t\t .vss        (vss),\n"], [59, "\t\t\t .shutdown   (shutdown),\n"], [60, "\t\t\t .memconfig  (memconfig[MCW-1:0]),\n"], [61, "\t\t\t .memrepair  (memrepair[MCW-1:0]),\n"], [62, "\t\t\t .bist_en    (bist_en),\n"], [63, "\t\t\t .bist_we    (bist_we),\n"], [64, "\t\t\t .bist_wem   (bist_wem[DW-1:0]),\n"], [65, "\t\t\t .bist_addr  (bist_addr[AW-1:0]),\n"], [66, "\t\t\t .bist_din   (bist_din[DW-1:0]));\n"], [72, "\t   oh_memory_ram (//read port\n"], [73, "\t\t\t  .rd_dout (dout[DW-1:0]),\n"], [74, "\t\t\t  .rd_clk  (clk),\n"], [75, "\t\t\t  .rd_addr (addr[AW-1:0]),\n"], [76, "\t\t\t  .rd_en   (en & ~we),\n"], [78, "\t\t\t  .wr_clk  (clk),\n"], [79, "\t\t\t  .wr_en   (en & we),\n"], [80, "\t\t\t  .wr_addr (addr[AW-1:0]),\n"], [81, "\t\t\t  .wr_wem  (wem[DW-1:0]),\n"], [82, "\t\t\t  .wr_din  (din[DW-1:0]));\n"]], "Add": [[66, "\t   sram_sp (// Outputs\n"], [66, "\t\t    .dout       (dout[DW-1:0]),\n"], [66, "\t\t    .clk        (clk),\n"], [66, "\t\t    .en         (en),\n"], [66, "\t\t    .we         (we),\n"], [66, "\t\t    .wem        (wem[DW-1:0]),\n"], [66, "\t\t    .addr       (addr[AW-1:0]),\n"], [66, "\t\t    .din        (din[DW-1:0]),\n"], [66, "\t\t    .vdd        (vdd),\n"], [66, "\t\t    .vddm       (vddm),\n"], [66, "\t\t    .vss        (vss),\n"], [66, "\t\t    .shutdown   (shutdown),\n"], [66, "\t\t    .memconfig  (memconfig[MCW-1:0]),\n"], [66, "\t\t    .memrepair  (memrepair[MCW-1:0]),\n"], [66, "\t\t    .bist_en    (bist_en),\n"], [66, "\t\t    .bist_we    (bist_we),\n"], [66, "\t\t    .bist_wem   (bist_wem[DW-1:0]),\n"], [66, "\t\t    .bist_addr  (bist_addr[AW-1:0]),\n"], [66, "\t\t    .bist_din   (bist_din[DW-1:0]));\n"], [82, "\t   sram_sp (//read port\n"], [82, "\t\t    .rd_dout (dout[DW-1:0]),\n"], [82, "\t\t    .rd_clk  (clk),\n"], [82, "\t\t    .rd_addr (addr[AW-1:0]),\n"], [82, "\t\t    .rd_en   (en & ~we),\n"], [82, "\t\t    .wr_clk  (clk),\n"], [82, "\t\t    .wr_en   (en & we),\n"], [82, "\t\t    .wr_addr (addr[AW-1:0]),\n"], [82, "\t\t    .wr_wem  (wem[DW-1:0]),\n"], [82, "\t\t    .wr_din  (din[DW-1:0]));\n"]]}}