

================================================================
== Vitis HLS Report for 'compute_watermark'
================================================================
* Date:           Wed May  3 22:20:11 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        HLS_project_apply_watermark
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.131 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    31588|    31588|  0.316 ms|  0.316 ms|  31588|  31588|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_107_1  |    31586|    31586|        20|          1|          1|  31568|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 23 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %inStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %inStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %inStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %yStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %yStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %yStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %yStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %inStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln107 = store i15 0, i15 %idx" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:107]   --->   Operation 40 'store' 'store_ln107' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.body5.i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:107]   --->   Operation 41 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%idx_2 = load i15 %idx" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:107]   --->   Operation 42 'load' 'idx_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.31ns)   --->   "%icmp_ln107 = icmp_eq  i15 %idx_2, i15 31568" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:107]   --->   Operation 44 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.94ns)   --->   "%idx_3 = add i15 %idx_2, i15 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:107]   --->   Operation 45 'add' 'idx_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %for.body5.split.i, void %compute_watermark.exit" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:107]   --->   Operation 46 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln107 = store i15 %idx_3, i15 %idx" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:107]   --->   Operation 47 'store' 'store_ln107' <Predicate = (!icmp_ln107)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.13>
ST_2 : Operation 48 [1/1] (3.63ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %inStream" [/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'tmp' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data = trunc i512 %tmp" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:110]   --->   Operation 49 'trunc' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 32, i32 55" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:105]   --->   Operation 50 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 64, i32 87" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:110]   --->   Operation 51 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln110_s = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 96, i32 119" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:110]   --->   Operation 52 'partselect' 'trunc_ln110_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 128, i32 151" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:110]   --->   Operation 53 'partselect' 'trunc_ln110_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln110_2 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 160, i32 183" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:110]   --->   Operation 54 'partselect' 'trunc_ln110_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln110_3 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 192, i32 215" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:110]   --->   Operation 55 'partselect' 'trunc_ln110_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln110_4 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 224, i32 247" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:110]   --->   Operation 56 'partselect' 'trunc_ln110_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln110_5 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 256, i32 279" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:110]   --->   Operation 57 'partselect' 'trunc_ln110_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln110_6 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 288, i32 311" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:110]   --->   Operation 58 'partselect' 'trunc_ln110_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln110_7 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 320, i32 343" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:110]   --->   Operation 59 'partselect' 'trunc_ln110_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln110_8 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 352, i32 375" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:110]   --->   Operation 60 'partselect' 'trunc_ln110_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln110_9 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 384, i32 407" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:110]   --->   Operation 61 'partselect' 'trunc_ln110_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln110_10 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 416, i32 439" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:110]   --->   Operation 62 'partselect' 'trunc_ln110_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln110_11 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 448, i32 471" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:110]   --->   Operation 63 'partselect' 'trunc_ln110_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %tmp, i32 480, i32 503" [/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (3.63ns)   --->   "%tmp_21 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %xStream" [/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'read' 'tmp_21' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 66 [1/1] (3.63ns)   --->   "%tmp_22 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %yStream" [/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'read' 'tmp_22' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i32 %tmp_22" [/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 67 'trunc' 'trunc_ln155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln119 = icmp_ugt  i32 %tmp_21, i32 920" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 68 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.55ns)   --->   "%tmp_x_2 = add i32 %tmp_21, i32 4294966376" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120]   --->   Operation 69 'add' 'tmp_x_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.73ns)   --->   "%tmp_y_1 = add i4 %trunc_ln155, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121]   --->   Operation 70 'add' 'tmp_y_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.69ns)   --->   "%tmp_x_3 = select i1 %icmp_ln119, i32 %tmp_x_2, i32 %tmp_21" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 71 'select' 'tmp_x_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%w_idx = trunc i32 %tmp_x_3" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 72 'trunc' 'w_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.02ns)   --->   "%w_idy = select i1 %icmp_ln119, i4 %tmp_y_1, i4 %trunc_ln155" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 73 'select' 'w_idy' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.04>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy, i4 %w_idx" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 74 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i8 %tmp_3" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 75 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%watermark_addr = getelementptr i17 %watermark, i64 0, i64 %zext_ln126" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 76 'getelementptr' 'watermark_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%watermark_load = load i8 %watermark_addr" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 77 'load' 'watermark_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_3 : Operation 78 [1/1] (2.55ns)   --->   "%tmp_x_4 = add i32 %tmp_x_3, i32 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 78 'add' 'tmp_x_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (2.47ns)   --->   "%icmp_ln119_1 = icmp_ugt  i32 %tmp_x_4, i32 920" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 79 'icmp' 'icmp_ln119_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (2.55ns)   --->   "%tmp_x_5 = add i32 %tmp_x_3, i32 4294966377" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120]   --->   Operation 80 'add' 'tmp_x_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.73ns)   --->   "%tmp_y_3 = add i4 %w_idy, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121]   --->   Operation 81 'add' 'tmp_y_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.69ns)   --->   "%tmp_x_6 = select i1 %icmp_ln119_1, i32 %tmp_x_5, i32 %tmp_x_4" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 82 'select' 'tmp_x_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%w_idx_1 = trunc i32 %tmp_x_6" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 83 'trunc' 'w_idx_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.02ns)   --->   "%w_idy_1 = select i1 %icmp_ln119_1, i4 %tmp_y_3, i4 %w_idy" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 84 'select' 'w_idy_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%watermark_load = load i8 %watermark_addr" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 85 'load' 'watermark_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_4 : Operation 86 [1/1] (3.16ns)   --->   "%tmp_data_1 = call i24 @saturatedAdd, i24 %tmp_data, i17 %watermark_load" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 86 'call' 'tmp_data_1' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_1, i4 %w_idx_1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 87 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i8 %tmp_4" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 88 'zext' 'zext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%watermark_addr_1 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 89 'getelementptr' 'watermark_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%watermark_load_1 = load i8 %watermark_addr_1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 90 'load' 'watermark_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_4 : Operation 91 [1/1] (2.55ns)   --->   "%tmp_x_7 = add i32 %tmp_x_6, i32 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 91 'add' 'tmp_x_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (2.47ns)   --->   "%icmp_ln119_2 = icmp_ugt  i32 %tmp_x_7, i32 920" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 92 'icmp' 'icmp_ln119_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (2.55ns)   --->   "%tmp_x_8 = add i32 %tmp_x_6, i32 4294966377" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120]   --->   Operation 93 'add' 'tmp_x_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.73ns)   --->   "%tmp_y_5 = add i4 %w_idy_1, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121]   --->   Operation 94 'add' 'tmp_y_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.69ns)   --->   "%tmp_x_9 = select i1 %icmp_ln119_2, i32 %tmp_x_8, i32 %tmp_x_7" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 95 'select' 'tmp_x_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%w_idx_2 = trunc i32 %tmp_x_9" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 96 'trunc' 'w_idx_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.02ns)   --->   "%w_idy_2 = select i1 %icmp_ln119_2, i4 %tmp_y_5, i4 %w_idy_1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 97 'select' 'w_idy_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 98 [1/2] (3.25ns)   --->   "%watermark_load_1 = load i8 %watermark_addr_1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 98 'load' 'watermark_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_5 : Operation 99 [1/1] (3.16ns)   --->   "%tmp_data_2 = call i24 @saturatedAdd, i24 %trunc_ln4, i17 %watermark_load_1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 99 'call' 'tmp_data_2' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_2, i4 %w_idx_2" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 100 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i8 %tmp_5" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 101 'zext' 'zext_ln126_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%watermark_addr_2 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_2" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 102 'getelementptr' 'watermark_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [2/2] (3.25ns)   --->   "%watermark_load_2 = load i8 %watermark_addr_2" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 103 'load' 'watermark_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_5 : Operation 104 [1/1] (2.55ns)   --->   "%tmp_x_10 = add i32 %tmp_x_9, i32 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 104 'add' 'tmp_x_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (2.47ns)   --->   "%icmp_ln119_3 = icmp_ugt  i32 %tmp_x_10, i32 920" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 105 'icmp' 'icmp_ln119_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (2.55ns)   --->   "%tmp_x_11 = add i32 %tmp_x_9, i32 4294966377" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120]   --->   Operation 106 'add' 'tmp_x_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.73ns)   --->   "%tmp_y_7 = add i4 %w_idy_2, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121]   --->   Operation 107 'add' 'tmp_y_7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.69ns)   --->   "%tmp_x_12 = select i1 %icmp_ln119_3, i32 %tmp_x_11, i32 %tmp_x_10" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 108 'select' 'tmp_x_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%w_idx_3 = trunc i32 %tmp_x_12" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 109 'trunc' 'w_idx_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.02ns)   --->   "%w_idy_3 = select i1 %icmp_ln119_3, i4 %tmp_y_7, i4 %w_idy_2" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 110 'select' 'w_idy_3' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 111 [1/2] (3.25ns)   --->   "%watermark_load_2 = load i8 %watermark_addr_2" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 111 'load' 'watermark_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_6 : Operation 112 [1/1] (3.16ns)   --->   "%tmp_16_i = call i24 @saturatedAdd, i24 %trunc_ln, i17 %watermark_load_2" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 112 'call' 'tmp_16_i' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_3, i4 %w_idx_3" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 113 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i8 %tmp_6" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 114 'zext' 'zext_ln126_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%watermark_addr_3 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_3" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 115 'getelementptr' 'watermark_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [2/2] (3.25ns)   --->   "%watermark_load_3 = load i8 %watermark_addr_3" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 116 'load' 'watermark_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_6 : Operation 117 [1/1] (2.55ns)   --->   "%tmp_x_13 = add i32 %tmp_x_12, i32 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 117 'add' 'tmp_x_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (2.47ns)   --->   "%icmp_ln119_4 = icmp_ugt  i32 %tmp_x_13, i32 920" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 118 'icmp' 'icmp_ln119_4' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (2.55ns)   --->   "%tmp_x_14 = add i32 %tmp_x_12, i32 4294966377" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120]   --->   Operation 119 'add' 'tmp_x_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (1.73ns)   --->   "%tmp_y_9 = add i4 %w_idy_3, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121]   --->   Operation 120 'add' 'tmp_y_9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.69ns)   --->   "%tmp_x_15 = select i1 %icmp_ln119_4, i32 %tmp_x_14, i32 %tmp_x_13" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 121 'select' 'tmp_x_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%w_idx_4 = trunc i32 %tmp_x_15" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 122 'trunc' 'w_idx_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.02ns)   --->   "%w_idy_4 = select i1 %icmp_ln119_4, i4 %tmp_y_9, i4 %w_idy_3" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 123 'select' 'w_idy_4' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 124 [1/2] (3.25ns)   --->   "%watermark_load_3 = load i8 %watermark_addr_3" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 124 'load' 'watermark_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_7 : Operation 125 [1/1] (3.16ns)   --->   "%tmp_17_i = call i24 @saturatedAdd, i24 %trunc_ln110_s, i17 %watermark_load_3" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 125 'call' 'tmp_17_i' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_4, i4 %w_idx_4" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 126 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln126_4 = zext i8 %tmp_7" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 127 'zext' 'zext_ln126_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%watermark_addr_4 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_4" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 128 'getelementptr' 'watermark_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [2/2] (3.25ns)   --->   "%watermark_load_4 = load i8 %watermark_addr_4" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 129 'load' 'watermark_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_7 : Operation 130 [1/1] (2.55ns)   --->   "%tmp_x_16 = add i32 %tmp_x_15, i32 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 130 'add' 'tmp_x_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (2.47ns)   --->   "%icmp_ln119_5 = icmp_ugt  i32 %tmp_x_16, i32 920" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 131 'icmp' 'icmp_ln119_5' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (2.55ns)   --->   "%tmp_x_17 = add i32 %tmp_x_15, i32 4294966377" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120]   --->   Operation 132 'add' 'tmp_x_17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (1.73ns)   --->   "%tmp_y_11 = add i4 %w_idy_4, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121]   --->   Operation 133 'add' 'tmp_y_11' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.69ns)   --->   "%tmp_x_18 = select i1 %icmp_ln119_5, i32 %tmp_x_17, i32 %tmp_x_16" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 134 'select' 'tmp_x_18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%w_idx_5 = trunc i32 %tmp_x_18" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 135 'trunc' 'w_idx_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (1.02ns)   --->   "%w_idy_5 = select i1 %icmp_ln119_5, i4 %tmp_y_11, i4 %w_idy_4" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 136 'select' 'w_idy_5' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 137 [1/2] (3.25ns)   --->   "%watermark_load_4 = load i8 %watermark_addr_4" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 137 'load' 'watermark_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_8 : Operation 138 [1/1] (3.16ns)   --->   "%tmp_18_i = call i24 @saturatedAdd, i24 %trunc_ln110_1, i17 %watermark_load_4" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 138 'call' 'tmp_18_i' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_5, i4 %w_idx_5" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 139 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln126_5 = zext i8 %tmp_8" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 140 'zext' 'zext_ln126_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%watermark_addr_5 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_5" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 141 'getelementptr' 'watermark_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [2/2] (3.25ns)   --->   "%watermark_load_5 = load i8 %watermark_addr_5" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 142 'load' 'watermark_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_8 : Operation 143 [1/1] (2.55ns)   --->   "%tmp_x_19 = add i32 %tmp_x_18, i32 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 143 'add' 'tmp_x_19' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (2.47ns)   --->   "%icmp_ln119_6 = icmp_ugt  i32 %tmp_x_19, i32 920" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 144 'icmp' 'icmp_ln119_6' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (2.55ns)   --->   "%tmp_x_20 = add i32 %tmp_x_18, i32 4294966377" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120]   --->   Operation 145 'add' 'tmp_x_20' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (1.73ns)   --->   "%tmp_y_13 = add i4 %w_idy_5, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121]   --->   Operation 146 'add' 'tmp_y_13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.69ns)   --->   "%tmp_x_21 = select i1 %icmp_ln119_6, i32 %tmp_x_20, i32 %tmp_x_19" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 147 'select' 'tmp_x_21' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%w_idx_6 = trunc i32 %tmp_x_21" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 148 'trunc' 'w_idx_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (1.02ns)   --->   "%w_idy_6 = select i1 %icmp_ln119_6, i4 %tmp_y_13, i4 %w_idy_5" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 149 'select' 'w_idy_6' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 150 [1/2] (3.25ns)   --->   "%watermark_load_5 = load i8 %watermark_addr_5" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 150 'load' 'watermark_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_9 : Operation 151 [1/1] (3.16ns)   --->   "%tmp_19_i = call i24 @saturatedAdd, i24 %trunc_ln110_2, i17 %watermark_load_5" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 151 'call' 'tmp_19_i' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_6, i4 %w_idx_6" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 152 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln126_6 = zext i8 %tmp_9" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 153 'zext' 'zext_ln126_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%watermark_addr_6 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_6" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 154 'getelementptr' 'watermark_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [2/2] (3.25ns)   --->   "%watermark_load_6 = load i8 %watermark_addr_6" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 155 'load' 'watermark_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_9 : Operation 156 [1/1] (2.55ns)   --->   "%tmp_x_22 = add i32 %tmp_x_21, i32 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 156 'add' 'tmp_x_22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (2.47ns)   --->   "%icmp_ln119_7 = icmp_ugt  i32 %tmp_x_22, i32 920" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 157 'icmp' 'icmp_ln119_7' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (2.55ns)   --->   "%tmp_x_23 = add i32 %tmp_x_21, i32 4294966377" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120]   --->   Operation 158 'add' 'tmp_x_23' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (1.73ns)   --->   "%tmp_y_15 = add i4 %w_idy_6, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121]   --->   Operation 159 'add' 'tmp_y_15' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.69ns)   --->   "%tmp_x_24 = select i1 %icmp_ln119_7, i32 %tmp_x_23, i32 %tmp_x_22" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 160 'select' 'tmp_x_24' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%w_idx_7 = trunc i32 %tmp_x_24" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 161 'trunc' 'w_idx_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (1.02ns)   --->   "%w_idy_7 = select i1 %icmp_ln119_7, i4 %tmp_y_15, i4 %w_idy_6" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 162 'select' 'w_idy_7' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 163 [1/2] (3.25ns)   --->   "%watermark_load_6 = load i8 %watermark_addr_6" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 163 'load' 'watermark_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_10 : Operation 164 [1/1] (3.16ns)   --->   "%tmp_20_i = call i24 @saturatedAdd, i24 %trunc_ln110_3, i17 %watermark_load_6" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 164 'call' 'tmp_20_i' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_7, i4 %w_idx_7" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 165 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln126_7 = zext i8 %tmp_s" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 166 'zext' 'zext_ln126_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%watermark_addr_7 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_7" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 167 'getelementptr' 'watermark_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [2/2] (3.25ns)   --->   "%watermark_load_7 = load i8 %watermark_addr_7" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 168 'load' 'watermark_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_10 : Operation 169 [1/1] (2.55ns)   --->   "%tmp_x_25 = add i32 %tmp_x_24, i32 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 169 'add' 'tmp_x_25' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (2.47ns)   --->   "%icmp_ln119_8 = icmp_ugt  i32 %tmp_x_25, i32 920" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 170 'icmp' 'icmp_ln119_8' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (2.55ns)   --->   "%tmp_x_26 = add i32 %tmp_x_24, i32 4294966377" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120]   --->   Operation 171 'add' 'tmp_x_26' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (1.73ns)   --->   "%tmp_y_17 = add i4 %w_idy_7, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121]   --->   Operation 172 'add' 'tmp_y_17' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.69ns)   --->   "%tmp_x_27 = select i1 %icmp_ln119_8, i32 %tmp_x_26, i32 %tmp_x_25" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 173 'select' 'tmp_x_27' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%w_idx_8 = trunc i32 %tmp_x_27" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 174 'trunc' 'w_idx_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (1.02ns)   --->   "%w_idy_8 = select i1 %icmp_ln119_8, i4 %tmp_y_17, i4 %w_idy_7" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 175 'select' 'w_idy_8' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 176 [1/2] (3.25ns)   --->   "%watermark_load_7 = load i8 %watermark_addr_7" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 176 'load' 'watermark_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_11 : Operation 177 [1/1] (3.16ns)   --->   "%tmp_21_i = call i24 @saturatedAdd, i24 %trunc_ln110_4, i17 %watermark_load_7" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 177 'call' 'tmp_21_i' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_8, i4 %w_idx_8" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 178 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln126_8 = zext i8 %tmp_1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 179 'zext' 'zext_ln126_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%watermark_addr_8 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_8" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 180 'getelementptr' 'watermark_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [2/2] (3.25ns)   --->   "%watermark_load_8 = load i8 %watermark_addr_8" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 181 'load' 'watermark_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_11 : Operation 182 [1/1] (2.55ns)   --->   "%tmp_x_28 = add i32 %tmp_x_27, i32 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 182 'add' 'tmp_x_28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (2.47ns)   --->   "%icmp_ln119_9 = icmp_ugt  i32 %tmp_x_28, i32 920" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 183 'icmp' 'icmp_ln119_9' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (2.55ns)   --->   "%tmp_x_29 = add i32 %tmp_x_27, i32 4294966377" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120]   --->   Operation 184 'add' 'tmp_x_29' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (1.73ns)   --->   "%tmp_y_19 = add i4 %w_idy_8, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121]   --->   Operation 185 'add' 'tmp_y_19' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (0.69ns)   --->   "%tmp_x_30 = select i1 %icmp_ln119_9, i32 %tmp_x_29, i32 %tmp_x_28" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 186 'select' 'tmp_x_30' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%w_idx_9 = trunc i32 %tmp_x_30" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 187 'trunc' 'w_idx_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (1.02ns)   --->   "%w_idy_9 = select i1 %icmp_ln119_9, i4 %tmp_y_19, i4 %w_idy_8" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 188 'select' 'w_idy_9' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 189 [1/2] (3.25ns)   --->   "%watermark_load_8 = load i8 %watermark_addr_8" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 189 'load' 'watermark_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_12 : Operation 190 [1/1] (3.16ns)   --->   "%tmp_22_i = call i24 @saturatedAdd, i24 %trunc_ln110_5, i17 %watermark_load_8" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 190 'call' 'tmp_22_i' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_9, i4 %w_idx_9" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 191 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln126_9 = zext i8 %tmp_2" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 192 'zext' 'zext_ln126_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%watermark_addr_9 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_9" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 193 'getelementptr' 'watermark_addr_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [2/2] (3.25ns)   --->   "%watermark_load_9 = load i8 %watermark_addr_9" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 194 'load' 'watermark_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_12 : Operation 195 [1/1] (2.55ns)   --->   "%tmp_x_31 = add i32 %tmp_x_30, i32 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 195 'add' 'tmp_x_31' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (2.47ns)   --->   "%icmp_ln119_10 = icmp_ugt  i32 %tmp_x_31, i32 920" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 196 'icmp' 'icmp_ln119_10' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (2.55ns)   --->   "%tmp_x_32 = add i32 %tmp_x_30, i32 4294966377" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120]   --->   Operation 197 'add' 'tmp_x_32' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (1.73ns)   --->   "%tmp_y_21 = add i4 %w_idy_9, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121]   --->   Operation 198 'add' 'tmp_y_21' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.69ns)   --->   "%tmp_x_33 = select i1 %icmp_ln119_10, i32 %tmp_x_32, i32 %tmp_x_31" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 199 'select' 'tmp_x_33' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%w_idx_10 = trunc i32 %tmp_x_33" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 200 'trunc' 'w_idx_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (1.02ns)   --->   "%w_idy_10 = select i1 %icmp_ln119_10, i4 %tmp_y_21, i4 %w_idy_9" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 201 'select' 'w_idy_10' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 202 [1/2] (3.25ns)   --->   "%watermark_load_9 = load i8 %watermark_addr_9" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 202 'load' 'watermark_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_13 : Operation 203 [1/1] (3.16ns)   --->   "%tmp_23_i = call i24 @saturatedAdd, i24 %trunc_ln110_6, i17 %watermark_load_9" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 203 'call' 'tmp_23_i' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_10, i4 %w_idx_10" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 204 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln126_10 = zext i8 %tmp_10" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 205 'zext' 'zext_ln126_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%watermark_addr_10 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_10" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 206 'getelementptr' 'watermark_addr_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 207 [2/2] (3.25ns)   --->   "%watermark_load_10 = load i8 %watermark_addr_10" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 207 'load' 'watermark_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_13 : Operation 208 [1/1] (2.55ns)   --->   "%tmp_x_34 = add i32 %tmp_x_33, i32 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 208 'add' 'tmp_x_34' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (2.47ns)   --->   "%icmp_ln119_11 = icmp_ugt  i32 %tmp_x_34, i32 920" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 209 'icmp' 'icmp_ln119_11' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (2.55ns)   --->   "%tmp_x_35 = add i32 %tmp_x_33, i32 4294966377" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120]   --->   Operation 210 'add' 'tmp_x_35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (1.73ns)   --->   "%tmp_y_23 = add i4 %w_idy_10, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121]   --->   Operation 211 'add' 'tmp_y_23' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (0.69ns)   --->   "%tmp_x_36 = select i1 %icmp_ln119_11, i32 %tmp_x_35, i32 %tmp_x_34" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 212 'select' 'tmp_x_36' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%w_idx_11 = trunc i32 %tmp_x_36" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 213 'trunc' 'w_idx_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (1.02ns)   --->   "%w_idy_11 = select i1 %icmp_ln119_11, i4 %tmp_y_23, i4 %w_idy_10" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 214 'select' 'w_idy_11' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 215 [1/2] (3.25ns)   --->   "%watermark_load_10 = load i8 %watermark_addr_10" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 215 'load' 'watermark_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_14 : Operation 216 [1/1] (3.16ns)   --->   "%tmp_24_i = call i24 @saturatedAdd, i24 %trunc_ln110_7, i17 %watermark_load_10" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 216 'call' 'tmp_24_i' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_11, i4 %w_idx_11" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 217 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln126_11 = zext i8 %tmp_11" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 218 'zext' 'zext_ln126_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%watermark_addr_11 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_11" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 219 'getelementptr' 'watermark_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [2/2] (3.25ns)   --->   "%watermark_load_11 = load i8 %watermark_addr_11" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 220 'load' 'watermark_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_14 : Operation 221 [1/1] (2.55ns)   --->   "%tmp_x_37 = add i32 %tmp_x_36, i32 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 221 'add' 'tmp_x_37' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (2.47ns)   --->   "%icmp_ln119_12 = icmp_ugt  i32 %tmp_x_37, i32 920" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 222 'icmp' 'icmp_ln119_12' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (2.55ns)   --->   "%tmp_x_38 = add i32 %tmp_x_36, i32 4294966377" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120]   --->   Operation 223 'add' 'tmp_x_38' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (1.73ns)   --->   "%tmp_y_25 = add i4 %w_idy_11, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121]   --->   Operation 224 'add' 'tmp_y_25' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.69ns)   --->   "%tmp_x_39 = select i1 %icmp_ln119_12, i32 %tmp_x_38, i32 %tmp_x_37" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 225 'select' 'tmp_x_39' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%w_idx_12 = trunc i32 %tmp_x_39" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 226 'trunc' 'w_idx_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (1.02ns)   --->   "%w_idy_12 = select i1 %icmp_ln119_12, i4 %tmp_y_25, i4 %w_idy_11" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 227 'select' 'w_idy_12' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 228 [1/2] (3.25ns)   --->   "%watermark_load_11 = load i8 %watermark_addr_11" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 228 'load' 'watermark_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_15 : Operation 229 [1/1] (3.16ns)   --->   "%tmp_25_i = call i24 @saturatedAdd, i24 %trunc_ln110_8, i17 %watermark_load_11" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 229 'call' 'tmp_25_i' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_12, i4 %w_idx_12" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 230 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln126_12 = zext i8 %tmp_12" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 231 'zext' 'zext_ln126_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%watermark_addr_12 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_12" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 232 'getelementptr' 'watermark_addr_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 233 [2/2] (3.25ns)   --->   "%watermark_load_12 = load i8 %watermark_addr_12" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 233 'load' 'watermark_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_15 : Operation 234 [1/1] (2.55ns)   --->   "%tmp_x_40 = add i32 %tmp_x_39, i32 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 234 'add' 'tmp_x_40' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/1] (2.47ns)   --->   "%icmp_ln119_13 = icmp_ugt  i32 %tmp_x_40, i32 920" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 235 'icmp' 'icmp_ln119_13' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [1/1] (2.55ns)   --->   "%tmp_x_41 = add i32 %tmp_x_39, i32 4294966377" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120]   --->   Operation 236 'add' 'tmp_x_41' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [1/1] (1.73ns)   --->   "%tmp_y_27 = add i4 %w_idy_12, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121]   --->   Operation 237 'add' 'tmp_y_27' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 238 [1/1] (0.69ns)   --->   "%tmp_x_42 = select i1 %icmp_ln119_13, i32 %tmp_x_41, i32 %tmp_x_40" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 238 'select' 'tmp_x_42' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%w_idx_13 = trunc i32 %tmp_x_42" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 239 'trunc' 'w_idx_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (1.02ns)   --->   "%w_idy_13 = select i1 %icmp_ln119_13, i4 %tmp_y_27, i4 %w_idy_12" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 240 'select' 'w_idy_13' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.41>
ST_16 : Operation 241 [1/2] (3.25ns)   --->   "%watermark_load_12 = load i8 %watermark_addr_12" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 241 'load' 'watermark_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_16 : Operation 242 [1/1] (3.16ns)   --->   "%tmp_26_i = call i24 @saturatedAdd, i24 %trunc_ln110_9, i17 %watermark_load_12" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 242 'call' 'tmp_26_i' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_13, i4 %w_idx_13" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 243 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln126_13 = zext i8 %tmp_13" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 244 'zext' 'zext_ln126_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%watermark_addr_13 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_13" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 245 'getelementptr' 'watermark_addr_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 246 [2/2] (3.25ns)   --->   "%watermark_load_13 = load i8 %watermark_addr_13" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 246 'load' 'watermark_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_16 : Operation 247 [1/1] (2.55ns)   --->   "%tmp_x_43 = add i32 %tmp_x_42, i32 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 247 'add' 'tmp_x_43' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 248 [1/1] (2.47ns)   --->   "%icmp_ln119_14 = icmp_ugt  i32 %tmp_x_43, i32 920" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 248 'icmp' 'icmp_ln119_14' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 249 [1/1] (2.55ns)   --->   "%tmp_x_44 = add i32 %tmp_x_42, i32 4294966377" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:120]   --->   Operation 249 'add' 'tmp_x_44' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/1] (1.73ns)   --->   "%tmp_y_29 = add i4 %w_idy_13, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121]   --->   Operation 250 'add' 'tmp_y_29' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 251 [1/1] (0.69ns)   --->   "%tmp_x_45 = select i1 %icmp_ln119_14, i32 %tmp_x_44, i32 %tmp_x_43" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 251 'select' 'tmp_x_45' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%w_idx_14 = trunc i32 %tmp_x_45" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 252 'trunc' 'w_idx_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (1.02ns)   --->   "%w_idy_14 = select i1 %icmp_ln119_14, i4 %tmp_y_29, i4 %w_idy_13" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 253 'select' 'w_idy_14' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.76>
ST_17 : Operation 254 [1/2] (3.25ns)   --->   "%watermark_load_13 = load i8 %watermark_addr_13" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 254 'load' 'watermark_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_17 : Operation 255 [1/1] (3.16ns)   --->   "%tmp_27_i = call i24 @saturatedAdd, i24 %trunc_ln110_10, i17 %watermark_load_13" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 255 'call' 'tmp_27_i' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w_idy_14, i4 %w_idx_14" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 256 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln126_14 = zext i8 %tmp_14" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 257 'zext' 'zext_ln126_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%watermark_addr_14 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_14" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 258 'getelementptr' 'watermark_addr_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 259 [2/2] (3.25ns)   --->   "%watermark_load_14 = load i8 %watermark_addr_14" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 259 'load' 'watermark_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_17 : Operation 260 [1/1] (2.55ns)   --->   "%tmp_x_46 = add i32 %tmp_x_45, i32 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 260 'add' 'tmp_x_46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 261 [1/1] (2.47ns)   --->   "%icmp_ln119_15 = icmp_ugt  i32 %tmp_x_46, i32 920" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 261 'icmp' 'icmp_ln119_15' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 262 [1/1] (1.73ns)   --->   "%tmp_y_31 = add i4 %w_idy_14, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:121]   --->   Operation 262 'add' 'tmp_y_31' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node tmp_x)   --->   "%select_ln119 = select i1 %icmp_ln119_15, i4 9, i4 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 263 'select' 'select_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 264 [1/1] (1.73ns) (out node of the LUT)   --->   "%tmp_x = add i4 %w_idx_14, i4 %select_ln119" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 264 'add' 'tmp_x' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 265 [1/1] (1.02ns)   --->   "%select_ln119_31 = select i1 %icmp_ln119_15, i4 %tmp_y_31, i4 %w_idy_14" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119]   --->   Operation 265 'select' 'select_ln119_31' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.41>
ST_18 : Operation 266 [1/2] (3.25ns)   --->   "%watermark_load_14 = load i8 %watermark_addr_14" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 266 'load' 'watermark_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_18 : Operation 267 [1/1] (3.16ns)   --->   "%tmp_28_i = call i24 @saturatedAdd, i24 %trunc_ln110_11, i17 %watermark_load_14" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 267 'call' 'tmp_28_i' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln119_31, i4 %tmp_x" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 268 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln126_15 = zext i8 %tmp_15" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 269 'zext' 'zext_ln126_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%watermark_addr_15 = getelementptr i17 %watermark, i64 0, i64 %zext_ln126_15" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 270 'getelementptr' 'watermark_addr_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 271 [2/2] (3.25ns)   --->   "%watermark_load_15 = load i8 %watermark_addr_15" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 271 'load' 'watermark_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>

State 19 <SV = 18> <Delay = 6.41>
ST_19 : Operation 272 [1/2] (3.25ns)   --->   "%watermark_load_15 = load i8 %watermark_addr_15" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 272 'load' 'watermark_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 256> <ROM>
ST_19 : Operation 273 [1/1] (3.16ns)   --->   "%tmp_29_i = call i24 @saturatedAdd, i24 %trunc_ln1, i17 %watermark_load_15" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126]   --->   Operation 273 'call' 'tmp_29_i' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 295 'ret' 'ret_ln0' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 3.63>
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31568, i64 31568, i64 31568" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:109]   --->   Operation 274 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 275 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 275 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i24 %tmp_data_1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:105]   --->   Operation 276 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i24 %tmp_data_2" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:105]   --->   Operation 277 'zext' 'zext_ln105_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i24 %tmp_16_i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 278 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i24 %tmp_17_i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 279 'zext' 'zext_ln128_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln128_2 = zext i24 %tmp_18_i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 280 'zext' 'zext_ln128_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln128_3 = zext i24 %tmp_19_i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 281 'zext' 'zext_ln128_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln128_4 = zext i24 %tmp_20_i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 282 'zext' 'zext_ln128_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln128_5 = zext i24 %tmp_21_i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 283 'zext' 'zext_ln128_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln128_6 = zext i24 %tmp_22_i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 284 'zext' 'zext_ln128_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln128_7 = zext i24 %tmp_23_i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 285 'zext' 'zext_ln128_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln128_8 = zext i24 %tmp_24_i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 286 'zext' 'zext_ln128_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln128_9 = zext i24 %tmp_25_i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 287 'zext' 'zext_ln128_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln128_10 = zext i24 %tmp_26_i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 288 'zext' 'zext_ln128_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln128_11 = zext i24 %tmp_27_i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 289 'zext' 'zext_ln128_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln128_12 = zext i24 %tmp_28_i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128]   --->   Operation 290 'zext' 'zext_ln128_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 291 [1/1] (0.00ns)   --->   "%or_ln174_i = bitconcatenate i504 @_ssdm_op_BitConcatenate.i504.i24.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i24 %tmp_29_i, i32 %zext_ln128_12, i32 %zext_ln128_11, i32 %zext_ln128_10, i32 %zext_ln128_9, i32 %zext_ln128_8, i32 %zext_ln128_7, i32 %zext_ln128_6, i32 %zext_ln128_5, i32 %zext_ln128_4, i32 %zext_ln128_3, i32 %zext_ln128_2, i32 %zext_ln128_1, i32 %zext_ln128, i32 %zext_ln105_1, i32 %zext_ln105" [/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 291 'bitconcatenate' 'or_ln174_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i504 %or_ln174_i" [/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 292 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 293 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %outStream, i512 %zext_ln174" [/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 293 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_20 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.body5.i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:107]   --->   Operation 294 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.91ns
The critical path consists of the following:
	'alloca' operation ('idx') [6]  (0 ns)
	'load' operation ('idx', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:107) on local variable 'idx' [26]  (0 ns)
	'add' operation ('idx', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:107) [29]  (1.94 ns)
	'store' operation ('store_ln107', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:107) of variable 'idx', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:107 on local variable 'idx' [262]  (1.59 ns)
	blocking operation 0.375 ns on control path)

 <State 2>: 7.13ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'xStream' (/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [51]  (3.63 ns)
	'icmp' operation ('icmp_ln119', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119) [54]  (2.47 ns)
	'select' operation ('w_idy', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119) [59]  (1.02 ns)

 <State 3>: 6.05ns
The critical path consists of the following:
	'add' operation ('tmp_x', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128) [66]  (2.55 ns)
	'icmp' operation ('icmp_ln119_1', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119) [67]  (2.47 ns)
	'select' operation ('w_idy', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119) [72]  (1.02 ns)

 <State 4>: 6.42ns
The critical path consists of the following:
	'load' operation ('watermark_load', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) on array 'watermark' [63]  (3.25 ns)
	'call' operation ('tmp.data', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) to 'saturatedAdd' [64]  (3.16 ns)

 <State 5>: 6.42ns
The critical path consists of the following:
	'load' operation ('watermark_load_1', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) on array 'watermark' [76]  (3.25 ns)
	'call' operation ('tmp.data', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) to 'saturatedAdd' [77]  (3.16 ns)

 <State 6>: 6.42ns
The critical path consists of the following:
	'load' operation ('watermark_load_2', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) on array 'watermark' [89]  (3.25 ns)
	'call' operation ('tmp_16_i', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) to 'saturatedAdd' [90]  (3.16 ns)

 <State 7>: 6.42ns
The critical path consists of the following:
	'load' operation ('watermark_load_3', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) on array 'watermark' [102]  (3.25 ns)
	'call' operation ('tmp_17_i', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) to 'saturatedAdd' [103]  (3.16 ns)

 <State 8>: 6.42ns
The critical path consists of the following:
	'load' operation ('watermark_load_4', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) on array 'watermark' [115]  (3.25 ns)
	'call' operation ('tmp_18_i', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) to 'saturatedAdd' [116]  (3.16 ns)

 <State 9>: 6.42ns
The critical path consists of the following:
	'load' operation ('watermark_load_5', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) on array 'watermark' [128]  (3.25 ns)
	'call' operation ('tmp_19_i', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) to 'saturatedAdd' [129]  (3.16 ns)

 <State 10>: 6.42ns
The critical path consists of the following:
	'load' operation ('watermark_load_6', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) on array 'watermark' [141]  (3.25 ns)
	'call' operation ('tmp_20_i', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) to 'saturatedAdd' [142]  (3.16 ns)

 <State 11>: 6.42ns
The critical path consists of the following:
	'load' operation ('watermark_load_7', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) on array 'watermark' [154]  (3.25 ns)
	'call' operation ('tmp_21_i', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) to 'saturatedAdd' [155]  (3.16 ns)

 <State 12>: 6.42ns
The critical path consists of the following:
	'load' operation ('watermark_load_8', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) on array 'watermark' [167]  (3.25 ns)
	'call' operation ('tmp_22_i', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) to 'saturatedAdd' [168]  (3.16 ns)

 <State 13>: 6.42ns
The critical path consists of the following:
	'load' operation ('watermark_load_9', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) on array 'watermark' [180]  (3.25 ns)
	'call' operation ('tmp_23_i', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) to 'saturatedAdd' [181]  (3.16 ns)

 <State 14>: 6.42ns
The critical path consists of the following:
	'load' operation ('watermark_load_10', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) on array 'watermark' [193]  (3.25 ns)
	'call' operation ('tmp_24_i', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) to 'saturatedAdd' [194]  (3.16 ns)

 <State 15>: 6.42ns
The critical path consists of the following:
	'load' operation ('watermark_load_11', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) on array 'watermark' [206]  (3.25 ns)
	'call' operation ('tmp_25_i', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) to 'saturatedAdd' [207]  (3.16 ns)

 <State 16>: 6.42ns
The critical path consists of the following:
	'load' operation ('watermark_load_12', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) on array 'watermark' [219]  (3.25 ns)
	'call' operation ('tmp_26_i', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) to 'saturatedAdd' [220]  (3.16 ns)

 <State 17>: 6.76ns
The critical path consists of the following:
	'add' operation ('tmp_x', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:128) [248]  (2.55 ns)
	'icmp' operation ('icmp_ln119_15', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119) [249]  (2.47 ns)
	'select' operation ('select_ln119', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119) [251]  (0 ns)
	'add' operation ('tmp_x', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:119) [252]  (1.74 ns)

 <State 18>: 6.42ns
The critical path consists of the following:
	'load' operation ('watermark_load_14', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) on array 'watermark' [245]  (3.25 ns)
	'call' operation ('tmp_28_i', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) to 'saturatedAdd' [246]  (3.16 ns)

 <State 19>: 6.42ns
The critical path consists of the following:
	'load' operation ('watermark_load_15', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) on array 'watermark' [257]  (3.25 ns)
	'call' operation ('tmp_29_i', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:126) to 'saturatedAdd' [258]  (3.16 ns)

 <State 20>: 3.63ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'outStream' (/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [261]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
