Classic Timing Analyzer report for gestion_anemometre
Tue Sep 21 11:48:42 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_50M'
  7. Clock Setup: 'in_freq_anemometre'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                     ;
+-----------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+
; Type                              ; Slack ; Required Time ; Actual Time                                    ; From                                      ; To                                        ; From Clock         ; To Clock           ; Failed Paths ;
+-----------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+
; Worst-case tsu                    ; N/A   ; None          ; 1.837 ns                                       ; continu                                   ; choix_mode:inst4|tmp[1]                   ; --                 ; clk_50M            ; 0            ;
; Worst-case tco                    ; N/A   ; None          ; 8.335 ns                                       ; choix_mode:inst4|data_valid               ; data_valid                                ; clk_50M            ; --                 ; 0            ;
; Worst-case th                     ; N/A   ; None          ; 0.250 ns                                       ; start_stop                                ; choix_mode:inst4|data_anemometre[2]       ; --                 ; clk_50M            ; 0            ;
; Clock Setup: 'clk_50M'            ; N/A   ; None          ; 158.70 MHz ( period = 6.301 ns )               ; div_frq_1hz:inst1|cpt[0]                  ; div_frq_1hz:inst1|clk_1hz                 ; clk_50M            ; clk_50M            ; 0            ;
; Clock Setup: 'in_freq_anemometre' ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; 0            ;
; Total number of failed paths      ;       ;               ;                                                ;                                           ;                                           ;                    ;                    ; 0            ;
+-----------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                ;
+--------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name    ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+--------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_50M            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_freq_anemometre ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+--------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_50M'                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                      ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 158.70 MHz ( period = 6.301 ns )                    ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.091 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 161.94 MHz ( period = 6.175 ns )                    ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.960 ns                ;
; N/A                                     ; 162.34 MHz ( period = 6.160 ns )                    ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.950 ns                ;
; N/A                                     ; 162.76 MHz ( period = 6.144 ns )                    ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.929 ns                ;
; N/A                                     ; 164.23 MHz ( period = 6.089 ns )                    ; div_frq_1hz:inst1|cpt[3]  ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.879 ns                ;
; N/A                                     ; 164.66 MHz ( period = 6.073 ns )                    ; div_frq_1hz:inst1|cpt[3]  ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.858 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; div_frq_1hz:inst1|cpt[4]  ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.772 ns                ;
; N/A                                     ; 167.62 MHz ( period = 5.966 ns )                    ; div_frq_1hz:inst1|cpt[4]  ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.751 ns                ;
; N/A                                     ; 169.69 MHz ( period = 5.893 ns )                    ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|cpt[25] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.683 ns                ;
; N/A                                     ; 169.69 MHz ( period = 5.893 ns )                    ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|cpt[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.683 ns                ;
; N/A                                     ; 169.72 MHz ( period = 5.892 ns )                    ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|cpt[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.682 ns                ;
; N/A                                     ; 169.72 MHz ( period = 5.892 ns )                    ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|cpt[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.682 ns                ;
; N/A                                     ; 169.72 MHz ( period = 5.892 ns )                    ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|cpt[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.682 ns                ;
; N/A                                     ; 169.78 MHz ( period = 5.890 ns )                    ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|cpt[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.680 ns                ;
; N/A                                     ; 169.78 MHz ( period = 5.890 ns )                    ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|cpt[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.680 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|cpt[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|cpt[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 169.84 MHz ( period = 5.888 ns )                    ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|cpt[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.678 ns                ;
; N/A                                     ; 169.92 MHz ( period = 5.885 ns )                    ; div_frq_1hz:inst1|cpt[0]  ; div_frq_1hz:inst1|cpt[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.675 ns                ;
; N/A                                     ; 170.68 MHz ( period = 5.859 ns )                    ; div_frq_1hz:inst1|cpt[7]  ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 170.74 MHz ( period = 5.857 ns )                    ; div_frq_1hz:inst1|cpt[5]  ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.647 ns                ;
; N/A                                     ; 171.14 MHz ( period = 5.843 ns )                    ; div_frq_1hz:inst1|cpt[7]  ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; div_frq_1hz:inst1|cpt[5]  ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.626 ns                ;
; N/A                                     ; 171.79 MHz ( period = 5.821 ns )                    ; div_frq_1hz:inst1|cpt[8]  ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.611 ns                ;
; N/A                                     ; 172.18 MHz ( period = 5.808 ns )                    ; div_frq_1hz:inst1|cpt[12] ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.594 ns                ;
; N/A                                     ; 172.27 MHz ( period = 5.805 ns )                    ; div_frq_1hz:inst1|cpt[8]  ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.590 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; div_frq_1hz:inst1|cpt[12] ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 172.92 MHz ( period = 5.783 ns )                    ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|cpt[25] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 172.92 MHz ( period = 5.783 ns )                    ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|cpt[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 172.95 MHz ( period = 5.782 ns )                    ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|cpt[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.572 ns                ;
; N/A                                     ; 172.95 MHz ( period = 5.782 ns )                    ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|cpt[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.572 ns                ;
; N/A                                     ; 172.95 MHz ( period = 5.782 ns )                    ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|cpt[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.572 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|cpt[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.570 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|cpt[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.570 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|cpt[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.569 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|cpt[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.569 ns                ;
; N/A                                     ; 173.07 MHz ( period = 5.778 ns )                    ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|cpt[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.568 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; div_frq_1hz:inst1|cpt[1]  ; div_frq_1hz:inst1|cpt[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.565 ns                ;
; N/A                                     ; 173.85 MHz ( period = 5.752 ns )                    ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|cpt[25] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 173.85 MHz ( period = 5.752 ns )                    ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|cpt[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 173.88 MHz ( period = 5.751 ns )                    ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|cpt[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 173.88 MHz ( period = 5.751 ns )                    ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|cpt[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 173.88 MHz ( period = 5.751 ns )                    ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|cpt[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 173.88 MHz ( period = 5.751 ns )                    ; div_frq_1hz:inst1|cpt[6]  ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 173.94 MHz ( period = 5.749 ns )                    ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|cpt[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 173.94 MHz ( period = 5.749 ns )                    ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|cpt[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|cpt[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.538 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|cpt[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.538 ns                ;
; N/A                                     ; 174.00 MHz ( period = 5.747 ns )                    ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|cpt[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; div_frq_1hz:inst1|cpt[2]  ; div_frq_1hz:inst1|cpt[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; div_frq_1hz:inst1|cpt[6]  ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 174.89 MHz ( period = 5.718 ns )                    ; div_frq_1hz:inst1|cpt[9]  ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.508 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; div_frq_1hz:inst1|cpt[9]  ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.487 ns                ;
; N/A                                     ; 176.03 MHz ( period = 5.681 ns )                    ; div_frq_1hz:inst1|cpt[3]  ; div_frq_1hz:inst1|cpt[25] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.471 ns                ;
; N/A                                     ; 176.03 MHz ( period = 5.681 ns )                    ; div_frq_1hz:inst1|cpt[3]  ; div_frq_1hz:inst1|cpt[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.471 ns                ;
; N/A                                     ; 176.06 MHz ( period = 5.680 ns )                    ; div_frq_1hz:inst1|cpt[3]  ; div_frq_1hz:inst1|cpt[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 176.06 MHz ( period = 5.680 ns )                    ; div_frq_1hz:inst1|cpt[3]  ; div_frq_1hz:inst1|cpt[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 176.06 MHz ( period = 5.680 ns )                    ; div_frq_1hz:inst1|cpt[3]  ; div_frq_1hz:inst1|cpt[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 176.09 MHz ( period = 5.679 ns )                    ; div_frq_1hz:inst1|cpt[10] ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 176.12 MHz ( period = 5.678 ns )                    ; div_frq_1hz:inst1|cpt[3]  ; div_frq_1hz:inst1|cpt[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.468 ns                ;
; N/A                                     ; 176.12 MHz ( period = 5.678 ns )                    ; div_frq_1hz:inst1|cpt[3]  ; div_frq_1hz:inst1|cpt[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.468 ns                ;
; N/A                                     ; 176.15 MHz ( period = 5.677 ns )                    ; div_frq_1hz:inst1|cpt[3]  ; div_frq_1hz:inst1|cpt[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.467 ns                ;
; N/A                                     ; 176.15 MHz ( period = 5.677 ns )                    ; div_frq_1hz:inst1|cpt[3]  ; div_frq_1hz:inst1|cpt[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.467 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; div_frq_1hz:inst1|cpt[3]  ; div_frq_1hz:inst1|cpt[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.466 ns                ;
; N/A                                     ; 176.27 MHz ( period = 5.673 ns )                    ; div_frq_1hz:inst1|cpt[3]  ; div_frq_1hz:inst1|cpt[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.463 ns                ;
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; div_frq_1hz:inst1|cpt[10] ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.448 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; div_frq_1hz:inst1|cpt[4]  ; div_frq_1hz:inst1|cpt[25] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; div_frq_1hz:inst1|cpt[4]  ; div_frq_1hz:inst1|cpt[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 179.44 MHz ( period = 5.573 ns )                    ; div_frq_1hz:inst1|cpt[4]  ; div_frq_1hz:inst1|cpt[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.363 ns                ;
; N/A                                     ; 179.44 MHz ( period = 5.573 ns )                    ; div_frq_1hz:inst1|cpt[4]  ; div_frq_1hz:inst1|cpt[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.363 ns                ;
; N/A                                     ; 179.44 MHz ( period = 5.573 ns )                    ; div_frq_1hz:inst1|cpt[4]  ; div_frq_1hz:inst1|cpt[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.363 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; div_frq_1hz:inst1|cpt[4]  ; div_frq_1hz:inst1|cpt[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.361 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; div_frq_1hz:inst1|cpt[4]  ; div_frq_1hz:inst1|cpt[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.361 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; div_frq_1hz:inst1|cpt[4]  ; div_frq_1hz:inst1|cpt[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.360 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; div_frq_1hz:inst1|cpt[4]  ; div_frq_1hz:inst1|cpt[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.360 ns                ;
; N/A                                     ; 179.57 MHz ( period = 5.569 ns )                    ; div_frq_1hz:inst1|cpt[4]  ; div_frq_1hz:inst1|cpt[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.359 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; div_frq_1hz:inst1|cpt[4]  ; div_frq_1hz:inst1|cpt[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.356 ns                ;
; N/A                                     ; 183.45 MHz ( period = 5.451 ns )                    ; div_frq_1hz:inst1|cpt[7]  ; div_frq_1hz:inst1|cpt[25] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.242 ns                ;
; N/A                                     ; 183.45 MHz ( period = 5.451 ns )                    ; div_frq_1hz:inst1|cpt[7]  ; div_frq_1hz:inst1|cpt[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.242 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; div_frq_1hz:inst1|cpt[7]  ; div_frq_1hz:inst1|cpt[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.241 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; div_frq_1hz:inst1|cpt[7]  ; div_frq_1hz:inst1|cpt[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.241 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; div_frq_1hz:inst1|cpt[7]  ; div_frq_1hz:inst1|cpt[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.241 ns                ;
; N/A                                     ; 183.52 MHz ( period = 5.449 ns )                    ; div_frq_1hz:inst1|cpt[5]  ; div_frq_1hz:inst1|cpt[25] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.239 ns                ;
; N/A                                     ; 183.52 MHz ( period = 5.449 ns )                    ; div_frq_1hz:inst1|cpt[5]  ; div_frq_1hz:inst1|cpt[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.239 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; div_frq_1hz:inst1|cpt[7]  ; div_frq_1hz:inst1|cpt[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.239 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; div_frq_1hz:inst1|cpt[5]  ; div_frq_1hz:inst1|cpt[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.238 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; div_frq_1hz:inst1|cpt[5]  ; div_frq_1hz:inst1|cpt[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.238 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; div_frq_1hz:inst1|cpt[5]  ; div_frq_1hz:inst1|cpt[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.238 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; div_frq_1hz:inst1|cpt[7]  ; div_frq_1hz:inst1|cpt[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.239 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; div_frq_1hz:inst1|cpt[7]  ; div_frq_1hz:inst1|cpt[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.238 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; div_frq_1hz:inst1|cpt[7]  ; div_frq_1hz:inst1|cpt[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.238 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; div_frq_1hz:inst1|cpt[5]  ; div_frq_1hz:inst1|cpt[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.236 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; div_frq_1hz:inst1|cpt[7]  ; div_frq_1hz:inst1|cpt[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.237 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; div_frq_1hz:inst1|cpt[5]  ; div_frq_1hz:inst1|cpt[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.236 ns                ;
; N/A                                     ; 183.65 MHz ( period = 5.445 ns )                    ; div_frq_1hz:inst1|cpt[5]  ; div_frq_1hz:inst1|cpt[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.235 ns                ;
; N/A                                     ; 183.65 MHz ( period = 5.445 ns )                    ; div_frq_1hz:inst1|cpt[5]  ; div_frq_1hz:inst1|cpt[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.235 ns                ;
; N/A                                     ; 183.69 MHz ( period = 5.444 ns )                    ; div_frq_1hz:inst1|cpt[5]  ; div_frq_1hz:inst1|cpt[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.234 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; div_frq_1hz:inst1|cpt[7]  ; div_frq_1hz:inst1|cpt[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.234 ns                ;
; N/A                                     ; 183.79 MHz ( period = 5.441 ns )                    ; div_frq_1hz:inst1|cpt[5]  ; div_frq_1hz:inst1|cpt[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.231 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; div_frq_1hz:inst1|cpt[8]  ; div_frq_1hz:inst1|cpt[25] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; div_frq_1hz:inst1|cpt[8]  ; div_frq_1hz:inst1|cpt[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 184.77 MHz ( period = 5.412 ns )                    ; div_frq_1hz:inst1|cpt[8]  ; div_frq_1hz:inst1|cpt[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.202 ns                ;
; N/A                                     ; 184.77 MHz ( period = 5.412 ns )                    ; div_frq_1hz:inst1|cpt[8]  ; div_frq_1hz:inst1|cpt[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.202 ns                ;
; N/A                                     ; 184.77 MHz ( period = 5.412 ns )                    ; div_frq_1hz:inst1|cpt[8]  ; div_frq_1hz:inst1|cpt[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.202 ns                ;
; N/A                                     ; 184.84 MHz ( period = 5.410 ns )                    ; div_frq_1hz:inst1|cpt[8]  ; div_frq_1hz:inst1|cpt[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 184.84 MHz ( period = 5.410 ns )                    ; div_frq_1hz:inst1|cpt[8]  ; div_frq_1hz:inst1|cpt[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; div_frq_1hz:inst1|cpt[8]  ; div_frq_1hz:inst1|cpt[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; div_frq_1hz:inst1|cpt[8]  ; div_frq_1hz:inst1|cpt[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 184.91 MHz ( period = 5.408 ns )                    ; div_frq_1hz:inst1|cpt[8]  ; div_frq_1hz:inst1|cpt[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 185.01 MHz ( period = 5.405 ns )                    ; div_frq_1hz:inst1|cpt[8]  ; div_frq_1hz:inst1|cpt[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.195 ns                ;
; N/A                                     ; 185.19 MHz ( period = 5.400 ns )                    ; div_frq_1hz:inst1|cpt[12] ; div_frq_1hz:inst1|cpt[25] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.186 ns                ;
; N/A                                     ; 185.19 MHz ( period = 5.400 ns )                    ; div_frq_1hz:inst1|cpt[12] ; div_frq_1hz:inst1|cpt[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.186 ns                ;
; N/A                                     ; 185.22 MHz ( period = 5.399 ns )                    ; div_frq_1hz:inst1|cpt[12] ; div_frq_1hz:inst1|cpt[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 185.22 MHz ( period = 5.399 ns )                    ; div_frq_1hz:inst1|cpt[12] ; div_frq_1hz:inst1|cpt[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 185.22 MHz ( period = 5.399 ns )                    ; div_frq_1hz:inst1|cpt[12] ; div_frq_1hz:inst1|cpt[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 185.29 MHz ( period = 5.397 ns )                    ; div_frq_1hz:inst1|cpt[12] ; div_frq_1hz:inst1|cpt[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 185.29 MHz ( period = 5.397 ns )                    ; div_frq_1hz:inst1|cpt[12] ; div_frq_1hz:inst1|cpt[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 185.32 MHz ( period = 5.396 ns )                    ; div_frq_1hz:inst1|cpt[12] ; div_frq_1hz:inst1|cpt[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.182 ns                ;
; N/A                                     ; 185.32 MHz ( period = 5.396 ns )                    ; div_frq_1hz:inst1|cpt[12] ; div_frq_1hz:inst1|cpt[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.182 ns                ;
; N/A                                     ; 185.36 MHz ( period = 5.395 ns )                    ; div_frq_1hz:inst1|cpt[12] ; div_frq_1hz:inst1|cpt[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; div_frq_1hz:inst1|cpt[12] ; div_frq_1hz:inst1|cpt[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.178 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; div_frq_1hz:inst1|cpt[11] ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.182 ns                ;
; N/A                                     ; 186.01 MHz ( period = 5.376 ns )                    ; div_frq_1hz:inst1|cpt[11] ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.161 ns                ;
; N/A                                     ; 186.32 MHz ( period = 5.367 ns )                    ; div_frq_1hz:inst1|cpt[13] ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.153 ns                ;
; N/A                                     ; 186.88 MHz ( period = 5.351 ns )                    ; div_frq_1hz:inst1|cpt[13] ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.132 ns                ;
; N/A                                     ; 187.16 MHz ( period = 5.343 ns )                    ; div_frq_1hz:inst1|cpt[6]  ; div_frq_1hz:inst1|cpt[25] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.133 ns                ;
; N/A                                     ; 187.16 MHz ( period = 5.343 ns )                    ; div_frq_1hz:inst1|cpt[6]  ; div_frq_1hz:inst1|cpt[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.133 ns                ;
; N/A                                     ; 187.20 MHz ( period = 5.342 ns )                    ; div_frq_1hz:inst1|cpt[6]  ; div_frq_1hz:inst1|cpt[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.132 ns                ;
; N/A                                     ; 187.20 MHz ( period = 5.342 ns )                    ; div_frq_1hz:inst1|cpt[6]  ; div_frq_1hz:inst1|cpt[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.132 ns                ;
; N/A                                     ; 187.20 MHz ( period = 5.342 ns )                    ; div_frq_1hz:inst1|cpt[6]  ; div_frq_1hz:inst1|cpt[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.132 ns                ;
; N/A                                     ; 187.27 MHz ( period = 5.340 ns )                    ; div_frq_1hz:inst1|cpt[6]  ; div_frq_1hz:inst1|cpt[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.130 ns                ;
; N/A                                     ; 187.27 MHz ( period = 5.340 ns )                    ; div_frq_1hz:inst1|cpt[6]  ; div_frq_1hz:inst1|cpt[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.130 ns                ;
; N/A                                     ; 187.30 MHz ( period = 5.339 ns )                    ; div_frq_1hz:inst1|cpt[6]  ; div_frq_1hz:inst1|cpt[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; 187.30 MHz ( period = 5.339 ns )                    ; div_frq_1hz:inst1|cpt[6]  ; div_frq_1hz:inst1|cpt[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; 187.34 MHz ( period = 5.338 ns )                    ; div_frq_1hz:inst1|cpt[6]  ; div_frq_1hz:inst1|cpt[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; div_frq_1hz:inst1|cpt[6]  ; div_frq_1hz:inst1|cpt[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 188.32 MHz ( period = 5.310 ns )                    ; div_frq_1hz:inst1|cpt[9]  ; div_frq_1hz:inst1|cpt[25] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 188.32 MHz ( period = 5.310 ns )                    ; div_frq_1hz:inst1|cpt[9]  ; div_frq_1hz:inst1|cpt[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 188.36 MHz ( period = 5.309 ns )                    ; div_frq_1hz:inst1|cpt[9]  ; div_frq_1hz:inst1|cpt[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.099 ns                ;
; N/A                                     ; 188.36 MHz ( period = 5.309 ns )                    ; div_frq_1hz:inst1|cpt[9]  ; div_frq_1hz:inst1|cpt[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.099 ns                ;
; N/A                                     ; 188.36 MHz ( period = 5.309 ns )                    ; div_frq_1hz:inst1|cpt[9]  ; div_frq_1hz:inst1|cpt[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.099 ns                ;
; N/A                                     ; 188.43 MHz ( period = 5.307 ns )                    ; div_frq_1hz:inst1|cpt[9]  ; div_frq_1hz:inst1|cpt[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.097 ns                ;
; N/A                                     ; 188.43 MHz ( period = 5.307 ns )                    ; div_frq_1hz:inst1|cpt[9]  ; div_frq_1hz:inst1|cpt[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.097 ns                ;
; N/A                                     ; 188.47 MHz ( period = 5.306 ns )                    ; div_frq_1hz:inst1|cpt[9]  ; div_frq_1hz:inst1|cpt[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 188.47 MHz ( period = 5.306 ns )                    ; div_frq_1hz:inst1|cpt[9]  ; div_frq_1hz:inst1|cpt[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 188.50 MHz ( period = 5.305 ns )                    ; div_frq_1hz:inst1|cpt[9]  ; div_frq_1hz:inst1|cpt[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 188.61 MHz ( period = 5.302 ns )                    ; div_frq_1hz:inst1|cpt[9]  ; div_frq_1hz:inst1|cpt[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.092 ns                ;
; N/A                                     ; 188.79 MHz ( period = 5.297 ns )                    ; div_frq_1hz:inst1|cpt[14] ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; 189.36 MHz ( period = 5.281 ns )                    ; div_frq_1hz:inst1|cpt[14] ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; div_frq_1hz:inst1|cpt[10] ; div_frq_1hz:inst1|cpt[25] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.061 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; div_frq_1hz:inst1|cpt[10] ; div_frq_1hz:inst1|cpt[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.061 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; div_frq_1hz:inst1|cpt[10] ; div_frq_1hz:inst1|cpt[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.060 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; div_frq_1hz:inst1|cpt[10] ; div_frq_1hz:inst1|cpt[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.060 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; div_frq_1hz:inst1|cpt[10] ; div_frq_1hz:inst1|cpt[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.060 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; div_frq_1hz:inst1|cpt[10] ; div_frq_1hz:inst1|cpt[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.058 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; div_frq_1hz:inst1|cpt[10] ; div_frq_1hz:inst1|cpt[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.058 ns                ;
; N/A                                     ; 189.86 MHz ( period = 5.267 ns )                    ; div_frq_1hz:inst1|cpt[10] ; div_frq_1hz:inst1|cpt[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.057 ns                ;
; N/A                                     ; 189.86 MHz ( period = 5.267 ns )                    ; div_frq_1hz:inst1|cpt[10] ; div_frq_1hz:inst1|cpt[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.057 ns                ;
; N/A                                     ; 189.90 MHz ( period = 5.266 ns )                    ; div_frq_1hz:inst1|cpt[10] ; div_frq_1hz:inst1|cpt[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.056 ns                ;
; N/A                                     ; 190.01 MHz ( period = 5.263 ns )                    ; div_frq_1hz:inst1|cpt[10] ; div_frq_1hz:inst1|cpt[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.053 ns                ;
; N/A                                     ; 191.39 MHz ( period = 5.225 ns )                    ; div_frq_1hz:inst1|cpt[15] ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 5.011 ns                ;
; N/A                                     ; 191.98 MHz ( period = 5.209 ns )                    ; div_frq_1hz:inst1|cpt[15] ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.990 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; div_frq_1hz:inst1|cpt[16] ; div_frq_1hz:inst1|clk_1hz ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; div_frq_1hz:inst1|cpt[16] ; div_frq_1hz:inst1|cpt[7]  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; div_frq_1hz:inst1|cpt[11] ; div_frq_1hz:inst1|cpt[25] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.774 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; div_frq_1hz:inst1|cpt[11] ; div_frq_1hz:inst1|cpt[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.774 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; div_frq_1hz:inst1|cpt[11] ; div_frq_1hz:inst1|cpt[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.773 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; div_frq_1hz:inst1|cpt[11] ; div_frq_1hz:inst1|cpt[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.773 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; div_frq_1hz:inst1|cpt[11] ; div_frq_1hz:inst1|cpt[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.773 ns                ;
; N/A                                     ; 200.76 MHz ( period = 4.981 ns )                    ; div_frq_1hz:inst1|cpt[11] ; div_frq_1hz:inst1|cpt[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.771 ns                ;
; N/A                                     ; 200.76 MHz ( period = 4.981 ns )                    ; div_frq_1hz:inst1|cpt[11] ; div_frq_1hz:inst1|cpt[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.771 ns                ;
; N/A                                     ; 200.80 MHz ( period = 4.980 ns )                    ; div_frq_1hz:inst1|cpt[11] ; div_frq_1hz:inst1|cpt[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.80 MHz ( period = 4.980 ns )                    ; div_frq_1hz:inst1|cpt[11] ; div_frq_1hz:inst1|cpt[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.84 MHz ( period = 4.979 ns )                    ; div_frq_1hz:inst1|cpt[11] ; div_frq_1hz:inst1|cpt[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.769 ns                ;
; N/A                                     ; 200.96 MHz ( period = 4.976 ns )                    ; div_frq_1hz:inst1|cpt[11] ; div_frq_1hz:inst1|cpt[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.766 ns                ;
; N/A                                     ; 201.65 MHz ( period = 4.959 ns )                    ; div_frq_1hz:inst1|cpt[13] ; div_frq_1hz:inst1|cpt[25] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.745 ns                ;
; N/A                                     ; 201.65 MHz ( period = 4.959 ns )                    ; div_frq_1hz:inst1|cpt[13] ; div_frq_1hz:inst1|cpt[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.745 ns                ;
; N/A                                     ; 201.69 MHz ( period = 4.958 ns )                    ; div_frq_1hz:inst1|cpt[13] ; div_frq_1hz:inst1|cpt[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.744 ns                ;
; N/A                                     ; 201.69 MHz ( period = 4.958 ns )                    ; div_frq_1hz:inst1|cpt[13] ; div_frq_1hz:inst1|cpt[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.744 ns                ;
; N/A                                     ; 201.69 MHz ( period = 4.958 ns )                    ; div_frq_1hz:inst1|cpt[13] ; div_frq_1hz:inst1|cpt[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.744 ns                ;
; N/A                                     ; 201.78 MHz ( period = 4.956 ns )                    ; div_frq_1hz:inst1|cpt[13] ; div_frq_1hz:inst1|cpt[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.742 ns                ;
; N/A                                     ; 201.78 MHz ( period = 4.956 ns )                    ; div_frq_1hz:inst1|cpt[13] ; div_frq_1hz:inst1|cpt[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.742 ns                ;
; N/A                                     ; 201.82 MHz ( period = 4.955 ns )                    ; div_frq_1hz:inst1|cpt[13] ; div_frq_1hz:inst1|cpt[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 201.82 MHz ( period = 4.955 ns )                    ; div_frq_1hz:inst1|cpt[13] ; div_frq_1hz:inst1|cpt[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; div_frq_1hz:inst1|cpt[13] ; div_frq_1hz:inst1|cpt[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.740 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; div_frq_1hz:inst1|cpt[13] ; div_frq_1hz:inst1|cpt[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.737 ns                ;
; N/A                                     ; 204.54 MHz ( period = 4.889 ns )                    ; div_frq_1hz:inst1|cpt[14] ; div_frq_1hz:inst1|cpt[25] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.675 ns                ;
; N/A                                     ; 204.54 MHz ( period = 4.889 ns )                    ; div_frq_1hz:inst1|cpt[14] ; div_frq_1hz:inst1|cpt[13] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.675 ns                ;
; N/A                                     ; 204.58 MHz ( period = 4.888 ns )                    ; div_frq_1hz:inst1|cpt[14] ; div_frq_1hz:inst1|cpt[21] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.674 ns                ;
; N/A                                     ; 204.58 MHz ( period = 4.888 ns )                    ; div_frq_1hz:inst1|cpt[14] ; div_frq_1hz:inst1|cpt[20] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.674 ns                ;
; N/A                                     ; 204.58 MHz ( period = 4.888 ns )                    ; div_frq_1hz:inst1|cpt[14] ; div_frq_1hz:inst1|cpt[22] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.674 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; div_frq_1hz:inst1|cpt[14] ; div_frq_1hz:inst1|cpt[15] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.672 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; div_frq_1hz:inst1|cpt[14] ; div_frq_1hz:inst1|cpt[17] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.672 ns                ;
; N/A                                     ; 204.71 MHz ( period = 4.885 ns )                    ; div_frq_1hz:inst1|cpt[14] ; div_frq_1hz:inst1|cpt[23] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.671 ns                ;
; N/A                                     ; 204.71 MHz ( period = 4.885 ns )                    ; div_frq_1hz:inst1|cpt[14] ; div_frq_1hz:inst1|cpt[14] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.671 ns                ;
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; div_frq_1hz:inst1|cpt[14] ; div_frq_1hz:inst1|cpt[12] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.670 ns                ;
; N/A                                     ; 204.88 MHz ( period = 4.881 ns )                    ; div_frq_1hz:inst1|cpt[14] ; div_frq_1hz:inst1|cpt[19] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 207.60 MHz ( period = 4.817 ns )                    ; div_frq_1hz:inst1|cpt[15] ; div_frq_1hz:inst1|cpt[25] ; clk_50M    ; clk_50M  ; None                        ; None                      ; 4.603 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'in_freq_anemometre'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                      ; To                                        ; From Clock         ; To Clock           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[1] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[6] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.527 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[2] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[1] ; counter:inst|\p_asynchronous_reset:cpt[6] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[5] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.456 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[2] ; counter:inst|\p_asynchronous_reset:cpt[6] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[3] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[1] ; counter:inst|\p_asynchronous_reset:cpt[5] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[4] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.385 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[4] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.385 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[2] ; counter:inst|\p_asynchronous_reset:cpt[5] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[3] ; counter:inst|\p_asynchronous_reset:cpt[6] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[1] ; counter:inst|\p_asynchronous_reset:cpt[4] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[4] ; counter:inst|\p_asynchronous_reset:cpt[6] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.314 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[3] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.314 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[2] ; counter:inst|\p_asynchronous_reset:cpt[4] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[5] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.290 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[3] ; counter:inst|\p_asynchronous_reset:cpt[5] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[1] ; counter:inst|\p_asynchronous_reset:cpt[3] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[4] ; counter:inst|\p_asynchronous_reset:cpt[5] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[2] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[2] ; counter:inst|\p_asynchronous_reset:cpt[3] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[6] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[5] ; counter:inst|\p_asynchronous_reset:cpt[6] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[3] ; counter:inst|\p_asynchronous_reset:cpt[4] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[1] ; counter:inst|\p_asynchronous_reset:cpt[2] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[4] ; counter:inst|\p_asynchronous_reset:cpt[4] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 0.857 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[1] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 0.856 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[2] ; counter:inst|\p_asynchronous_reset:cpt[2] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[6] ; counter:inst|\p_asynchronous_reset:cpt[6] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 0.836 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[5] ; counter:inst|\p_asynchronous_reset:cpt[5] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 0.836 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[3] ; counter:inst|\p_asynchronous_reset:cpt[3] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[1] ; counter:inst|\p_asynchronous_reset:cpt[1] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[7] ; counter:inst|\p_asynchronous_reset:cpt[7] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 0.561 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; counter:inst|\p_asynchronous_reset:cpt[0] ; counter:inst|\p_asynchronous_reset:cpt[0] ; in_freq_anemometre ; in_freq_anemometre ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; tsu                                                                                             ;
+-------+--------------+------------+------------+-------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                  ; To Clock ;
+-------+--------------+------------+------------+-------------------------------------+----------+
; N/A   ; None         ; 1.837 ns   ; continu    ; choix_mode:inst4|tmp[7]             ; clk_50M  ;
; N/A   ; None         ; 1.837 ns   ; continu    ; choix_mode:inst4|tmp[6]             ; clk_50M  ;
; N/A   ; None         ; 1.837 ns   ; continu    ; choix_mode:inst4|tmp[1]             ; clk_50M  ;
; N/A   ; None         ; 1.560 ns   ; continu    ; choix_mode:inst4|tmp1[7]            ; clk_50M  ;
; N/A   ; None         ; 1.560 ns   ; continu    ; choix_mode:inst4|tmp1[6]            ; clk_50M  ;
; N/A   ; None         ; 1.560 ns   ; continu    ; choix_mode:inst4|tmp1[5]            ; clk_50M  ;
; N/A   ; None         ; 1.560 ns   ; continu    ; choix_mode:inst4|tmp1[4]            ; clk_50M  ;
; N/A   ; None         ; 1.560 ns   ; continu    ; choix_mode:inst4|tmp1[3]            ; clk_50M  ;
; N/A   ; None         ; 1.560 ns   ; continu    ; choix_mode:inst4|tmp1[2]            ; clk_50M  ;
; N/A   ; None         ; 1.560 ns   ; continu    ; choix_mode:inst4|tmp1[1]            ; clk_50M  ;
; N/A   ; None         ; 1.560 ns   ; continu    ; choix_mode:inst4|tmp1[0]            ; clk_50M  ;
; N/A   ; None         ; 1.495 ns   ; start_stop ; choix_mode:inst4|tmp[7]             ; clk_50M  ;
; N/A   ; None         ; 1.495 ns   ; start_stop ; choix_mode:inst4|tmp[6]             ; clk_50M  ;
; N/A   ; None         ; 1.495 ns   ; start_stop ; choix_mode:inst4|tmp[1]             ; clk_50M  ;
; N/A   ; None         ; 1.441 ns   ; continu    ; choix_mode:inst4|tmp[5]             ; clk_50M  ;
; N/A   ; None         ; 1.441 ns   ; continu    ; choix_mode:inst4|tmp[4]             ; clk_50M  ;
; N/A   ; None         ; 1.441 ns   ; continu    ; choix_mode:inst4|tmp[3]             ; clk_50M  ;
; N/A   ; None         ; 1.441 ns   ; continu    ; choix_mode:inst4|tmp[2]             ; clk_50M  ;
; N/A   ; None         ; 1.441 ns   ; continu    ; choix_mode:inst4|tmp[0]             ; clk_50M  ;
; N/A   ; None         ; 1.414 ns   ; continu    ; choix_mode:inst4|data_anemometre[7] ; clk_50M  ;
; N/A   ; None         ; 1.414 ns   ; continu    ; choix_mode:inst4|data_anemometre[6] ; clk_50M  ;
; N/A   ; None         ; 1.414 ns   ; continu    ; choix_mode:inst4|data_anemometre[5] ; clk_50M  ;
; N/A   ; None         ; 1.414 ns   ; continu    ; choix_mode:inst4|data_anemometre[4] ; clk_50M  ;
; N/A   ; None         ; 1.414 ns   ; continu    ; choix_mode:inst4|data_anemometre[3] ; clk_50M  ;
; N/A   ; None         ; 1.414 ns   ; continu    ; choix_mode:inst4|data_anemometre[2] ; clk_50M  ;
; N/A   ; None         ; 1.414 ns   ; continu    ; choix_mode:inst4|data_anemometre[1] ; clk_50M  ;
; N/A   ; None         ; 1.414 ns   ; continu    ; choix_mode:inst4|data_anemometre[0] ; clk_50M  ;
; N/A   ; None         ; 1.246 ns   ; start_stop ; choix_mode:inst4|tmp1[7]            ; clk_50M  ;
; N/A   ; None         ; 1.246 ns   ; start_stop ; choix_mode:inst4|tmp1[6]            ; clk_50M  ;
; N/A   ; None         ; 1.246 ns   ; start_stop ; choix_mode:inst4|tmp1[5]            ; clk_50M  ;
; N/A   ; None         ; 1.246 ns   ; start_stop ; choix_mode:inst4|tmp1[4]            ; clk_50M  ;
; N/A   ; None         ; 1.246 ns   ; start_stop ; choix_mode:inst4|tmp1[3]            ; clk_50M  ;
; N/A   ; None         ; 1.246 ns   ; start_stop ; choix_mode:inst4|tmp1[2]            ; clk_50M  ;
; N/A   ; None         ; 1.246 ns   ; start_stop ; choix_mode:inst4|tmp1[1]            ; clk_50M  ;
; N/A   ; None         ; 1.246 ns   ; start_stop ; choix_mode:inst4|tmp1[0]            ; clk_50M  ;
; N/A   ; None         ; 1.099 ns   ; start_stop ; choix_mode:inst4|tmp[5]             ; clk_50M  ;
; N/A   ; None         ; 1.099 ns   ; start_stop ; choix_mode:inst4|tmp[4]             ; clk_50M  ;
; N/A   ; None         ; 1.099 ns   ; start_stop ; choix_mode:inst4|tmp[3]             ; clk_50M  ;
; N/A   ; None         ; 1.099 ns   ; start_stop ; choix_mode:inst4|tmp[2]             ; clk_50M  ;
; N/A   ; None         ; 1.099 ns   ; start_stop ; choix_mode:inst4|tmp[0]             ; clk_50M  ;
; N/A   ; None         ; 0.516 ns   ; continu    ; choix_mode:inst4|data_valid         ; clk_50M  ;
; N/A   ; None         ; 0.254 ns   ; start_stop ; choix_mode:inst4|data_valid         ; clk_50M  ;
; N/A   ; None         ; -0.007 ns  ; start_stop ; choix_mode:inst4|data_anemometre[3] ; clk_50M  ;
; N/A   ; None         ; -0.008 ns  ; start_stop ; choix_mode:inst4|data_anemometre[0] ; clk_50M  ;
; N/A   ; None         ; -0.009 ns  ; start_stop ; choix_mode:inst4|data_anemometre[6] ; clk_50M  ;
; N/A   ; None         ; -0.010 ns  ; start_stop ; choix_mode:inst4|data_anemometre[5] ; clk_50M  ;
; N/A   ; None         ; -0.012 ns  ; start_stop ; choix_mode:inst4|data_anemometre[4] ; clk_50M  ;
; N/A   ; None         ; -0.016 ns  ; start_stop ; choix_mode:inst4|data_anemometre[7] ; clk_50M  ;
; N/A   ; None         ; -0.019 ns  ; start_stop ; choix_mode:inst4|data_anemometre[1] ; clk_50M  ;
; N/A   ; None         ; -0.020 ns  ; start_stop ; choix_mode:inst4|data_anemometre[2] ; clk_50M  ;
+-------+--------------+------------+------------+-------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------+
; tco                                                                                                       ;
+-------+--------------+------------+-------------------------------------+--------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                ; To                 ; From Clock ;
+-------+--------------+------------+-------------------------------------+--------------------+------------+
; N/A   ; None         ; 8.335 ns   ; choix_mode:inst4|data_valid         ; data_valid         ; clk_50M    ;
; N/A   ; None         ; 7.003 ns   ; edge_detect:inst6|reset             ; internal_reset     ; clk_50M    ;
; N/A   ; None         ; 6.615 ns   ; choix_mode:inst4|data_anemometre[6] ; data_anemometre[6] ; clk_50M    ;
; N/A   ; None         ; 6.614 ns   ; choix_mode:inst4|data_anemometre[7] ; data_anemometre[7] ; clk_50M    ;
; N/A   ; None         ; 6.427 ns   ; choix_mode:inst4|data_anemometre[1] ; data_anemometre[1] ; clk_50M    ;
; N/A   ; None         ; 6.426 ns   ; choix_mode:inst4|data_anemometre[4] ; data_anemometre[4] ; clk_50M    ;
; N/A   ; None         ; 6.421 ns   ; choix_mode:inst4|data_anemometre[0] ; data_anemometre[0] ; clk_50M    ;
; N/A   ; None         ; 6.410 ns   ; choix_mode:inst4|data_anemometre[5] ; data_anemometre[5] ; clk_50M    ;
; N/A   ; None         ; 6.391 ns   ; choix_mode:inst4|data_anemometre[2] ; data_anemometre[2] ; clk_50M    ;
; N/A   ; None         ; 6.389 ns   ; choix_mode:inst4|data_anemometre[3] ; data_anemometre[3] ; clk_50M    ;
+-------+--------------+------------+-------------------------------------+--------------------+------------+


+-------------------------------------------------------------------------------------------------------+
; th                                                                                                    ;
+---------------+-------------+-----------+------------+-------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                  ; To Clock ;
+---------------+-------------+-----------+------------+-------------------------------------+----------+
; N/A           ; None        ; 0.250 ns  ; start_stop ; choix_mode:inst4|data_anemometre[2] ; clk_50M  ;
; N/A           ; None        ; 0.249 ns  ; start_stop ; choix_mode:inst4|data_anemometre[1] ; clk_50M  ;
; N/A           ; None        ; 0.246 ns  ; start_stop ; choix_mode:inst4|data_anemometre[7] ; clk_50M  ;
; N/A           ; None        ; 0.242 ns  ; start_stop ; choix_mode:inst4|data_anemometre[4] ; clk_50M  ;
; N/A           ; None        ; 0.240 ns  ; start_stop ; choix_mode:inst4|data_anemometre[5] ; clk_50M  ;
; N/A           ; None        ; 0.239 ns  ; start_stop ; choix_mode:inst4|data_anemometre[6] ; clk_50M  ;
; N/A           ; None        ; 0.238 ns  ; start_stop ; choix_mode:inst4|data_anemometre[0] ; clk_50M  ;
; N/A           ; None        ; 0.237 ns  ; start_stop ; choix_mode:inst4|data_anemometre[3] ; clk_50M  ;
; N/A           ; None        ; -0.009 ns ; continu    ; choix_mode:inst4|tmp[7]             ; clk_50M  ;
; N/A           ; None        ; -0.009 ns ; continu    ; choix_mode:inst4|tmp[6]             ; clk_50M  ;
; N/A           ; None        ; -0.010 ns ; continu    ; choix_mode:inst4|tmp[1]             ; clk_50M  ;
; N/A           ; None        ; -0.024 ns ; start_stop ; choix_mode:inst4|data_valid         ; clk_50M  ;
; N/A           ; None        ; -0.225 ns ; continu    ; choix_mode:inst4|tmp[5]             ; clk_50M  ;
; N/A           ; None        ; -0.225 ns ; continu    ; choix_mode:inst4|data_anemometre[3] ; clk_50M  ;
; N/A           ; None        ; -0.230 ns ; continu    ; choix_mode:inst4|data_anemometre[0] ; clk_50M  ;
; N/A           ; None        ; -0.234 ns ; continu    ; choix_mode:inst4|data_anemometre[6] ; clk_50M  ;
; N/A           ; None        ; -0.234 ns ; continu    ; choix_mode:inst4|data_anemometre[5] ; clk_50M  ;
; N/A           ; None        ; -0.240 ns ; continu    ; choix_mode:inst4|tmp[3]             ; clk_50M  ;
; N/A           ; None        ; -0.241 ns ; continu    ; choix_mode:inst4|data_anemometre[4] ; clk_50M  ;
; N/A           ; None        ; -0.243 ns ; continu    ; choix_mode:inst4|data_anemometre[7] ; clk_50M  ;
; N/A           ; None        ; -0.243 ns ; continu    ; choix_mode:inst4|tmp[0]             ; clk_50M  ;
; N/A           ; None        ; -0.245 ns ; continu    ; choix_mode:inst4|data_anemometre[2] ; clk_50M  ;
; N/A           ; None        ; -0.245 ns ; continu    ; choix_mode:inst4|tmp[2]             ; clk_50M  ;
; N/A           ; None        ; -0.286 ns ; continu    ; choix_mode:inst4|data_valid         ; clk_50M  ;
; N/A           ; None        ; -0.390 ns ; continu    ; choix_mode:inst4|tmp[4]             ; clk_50M  ;
; N/A           ; None        ; -0.418 ns ; continu    ; choix_mode:inst4|data_anemometre[1] ; clk_50M  ;
; N/A           ; None        ; -0.869 ns ; start_stop ; choix_mode:inst4|tmp[5]             ; clk_50M  ;
; N/A           ; None        ; -0.869 ns ; start_stop ; choix_mode:inst4|tmp[4]             ; clk_50M  ;
; N/A           ; None        ; -0.869 ns ; start_stop ; choix_mode:inst4|tmp[3]             ; clk_50M  ;
; N/A           ; None        ; -0.869 ns ; start_stop ; choix_mode:inst4|tmp[2]             ; clk_50M  ;
; N/A           ; None        ; -0.869 ns ; start_stop ; choix_mode:inst4|tmp[0]             ; clk_50M  ;
; N/A           ; None        ; -1.016 ns ; start_stop ; choix_mode:inst4|tmp1[7]            ; clk_50M  ;
; N/A           ; None        ; -1.016 ns ; start_stop ; choix_mode:inst4|tmp1[6]            ; clk_50M  ;
; N/A           ; None        ; -1.016 ns ; start_stop ; choix_mode:inst4|tmp1[5]            ; clk_50M  ;
; N/A           ; None        ; -1.016 ns ; start_stop ; choix_mode:inst4|tmp1[4]            ; clk_50M  ;
; N/A           ; None        ; -1.016 ns ; start_stop ; choix_mode:inst4|tmp1[3]            ; clk_50M  ;
; N/A           ; None        ; -1.016 ns ; start_stop ; choix_mode:inst4|tmp1[2]            ; clk_50M  ;
; N/A           ; None        ; -1.016 ns ; start_stop ; choix_mode:inst4|tmp1[1]            ; clk_50M  ;
; N/A           ; None        ; -1.016 ns ; start_stop ; choix_mode:inst4|tmp1[0]            ; clk_50M  ;
; N/A           ; None        ; -1.265 ns ; start_stop ; choix_mode:inst4|tmp[7]             ; clk_50M  ;
; N/A           ; None        ; -1.265 ns ; start_stop ; choix_mode:inst4|tmp[6]             ; clk_50M  ;
; N/A           ; None        ; -1.265 ns ; start_stop ; choix_mode:inst4|tmp[1]             ; clk_50M  ;
; N/A           ; None        ; -1.330 ns ; continu    ; choix_mode:inst4|tmp1[7]            ; clk_50M  ;
; N/A           ; None        ; -1.330 ns ; continu    ; choix_mode:inst4|tmp1[6]            ; clk_50M  ;
; N/A           ; None        ; -1.330 ns ; continu    ; choix_mode:inst4|tmp1[5]            ; clk_50M  ;
; N/A           ; None        ; -1.330 ns ; continu    ; choix_mode:inst4|tmp1[4]            ; clk_50M  ;
; N/A           ; None        ; -1.330 ns ; continu    ; choix_mode:inst4|tmp1[3]            ; clk_50M  ;
; N/A           ; None        ; -1.330 ns ; continu    ; choix_mode:inst4|tmp1[2]            ; clk_50M  ;
; N/A           ; None        ; -1.330 ns ; continu    ; choix_mode:inst4|tmp1[1]            ; clk_50M  ;
; N/A           ; None        ; -1.330 ns ; continu    ; choix_mode:inst4|tmp1[0]            ; clk_50M  ;
+---------------+-------------+-----------+------------+-------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 21 11:48:42 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off gestion_anemometre -c gestion_anemometre --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_50M" is an undefined clock
    Info: Assuming node "in_freq_anemometre" is an undefined clock
Info: Clock "clk_50M" has Internal fmax of 158.7 MHz between source register "div_frq_1hz:inst1|cpt[0]" and destination register "div_frq_1hz:inst1|clk_1hz" (period= 6.301 ns)
    Info: + Longest register to register delay is 6.091 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y24_N7; Fanout = 2; REG Node = 'div_frq_1hz:inst1|cpt[0]'
        Info: 2: + IC(0.325 ns) + CELL(0.414 ns) = 0.739 ns; Loc. = LCCOMB_X24_Y24_N6; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.810 ns; Loc. = LCCOMB_X24_Y24_N8; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.881 ns; Loc. = LCCOMB_X24_Y24_N10; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.952 ns; Loc. = LCCOMB_X24_Y24_N12; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.111 ns; Loc. = LCCOMB_X24_Y24_N14; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.182 ns; Loc. = LCCOMB_X24_Y24_N16; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.253 ns; Loc. = LCCOMB_X24_Y24_N18; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.324 ns; Loc. = LCCOMB_X24_Y24_N20; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.395 ns; Loc. = LCCOMB_X24_Y24_N22; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.466 ns; Loc. = LCCOMB_X24_Y24_N24; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~19'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.537 ns; Loc. = LCCOMB_X24_Y24_N26; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~21'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.608 ns; Loc. = LCCOMB_X24_Y24_N28; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~23'
        Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 1.754 ns; Loc. = LCCOMB_X24_Y24_N30; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~25'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.825 ns; Loc. = LCCOMB_X24_Y23_N0; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~27'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.896 ns; Loc. = LCCOMB_X24_Y23_N2; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~29'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.967 ns; Loc. = LCCOMB_X24_Y23_N4; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~31'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.038 ns; Loc. = LCCOMB_X24_Y23_N6; Fanout = 2; COMB Node = 'div_frq_1hz:inst1|Add0~33'
        Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 2.448 ns; Loc. = LCCOMB_X24_Y23_N8; Fanout = 5; COMB Node = 'div_frq_1hz:inst1|Add0~34'
        Info: 20: + IC(0.722 ns) + CELL(0.275 ns) = 3.445 ns; Loc. = LCCOMB_X24_Y24_N2; Fanout = 1; COMB Node = 'div_frq_1hz:inst1|LessThan2~0'
        Info: 21: + IC(0.253 ns) + CELL(0.420 ns) = 4.118 ns; Loc. = LCCOMB_X24_Y24_N4; Fanout = 1; COMB Node = 'div_frq_1hz:inst1|LessThan2~1'
        Info: 22: + IC(0.729 ns) + CELL(0.275 ns) = 5.122 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 13; COMB Node = 'div_frq_1hz:inst1|LessThan2~2'
        Info: 23: + IC(0.326 ns) + CELL(0.150 ns) = 5.598 ns; Loc. = LCCOMB_X23_Y23_N12; Fanout = 1; COMB Node = 'div_frq_1hz:inst1|clk_1hz~2'
        Info: 24: + IC(0.260 ns) + CELL(0.149 ns) = 6.007 ns; Loc. = LCCOMB_X23_Y23_N0; Fanout = 1; COMB Node = 'div_frq_1hz:inst1|clk_1hz~3'
        Info: 25: + IC(0.000 ns) + CELL(0.084 ns) = 6.091 ns; Loc. = LCFF_X23_Y23_N1; Fanout = 3; REG Node = 'div_frq_1hz:inst1|clk_1hz'
        Info: Total cell delay = 3.476 ns ( 57.07 % )
        Info: Total interconnect delay = 2.615 ns ( 42.93 % )
    Info: - Smallest clock skew is 0.004 ns
        Info: + Shortest clock path from clock "clk_50M" to destination register is 2.680 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50M'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 54; COMB Node = 'clk_50M~clkctrl'
            Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X23_Y23_N1; Fanout = 3; REG Node = 'div_frq_1hz:inst1|clk_1hz'
            Info: Total cell delay = 1.536 ns ( 57.31 % )
            Info: Total interconnect delay = 1.144 ns ( 42.69 % )
        Info: - Longest clock path from clock "clk_50M" to source register is 2.676 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50M'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 54; COMB Node = 'clk_50M~clkctrl'
            Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X24_Y24_N7; Fanout = 2; REG Node = 'div_frq_1hz:inst1|cpt[0]'
            Info: Total cell delay = 1.536 ns ( 57.40 % )
            Info: Total interconnect delay = 1.140 ns ( 42.60 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "in_freq_anemometre" Internal fmax is restricted to 450.05 MHz between source register "counter:inst|\p_asynchronous_reset:cpt[0]" and destination register "counter:inst|\p_asynchronous_reset:cpt[7]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.598 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y2_N7; Fanout = 5; REG Node = 'counter:inst|\p_asynchronous_reset:cpt[0]'
            Info: 2: + IC(0.335 ns) + CELL(0.414 ns) = 0.749 ns; Loc. = LCCOMB_X62_Y2_N18; Fanout = 2; COMB Node = 'counter:inst|\p_asynchronous_reset:cpt[1]~2'
            Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.820 ns; Loc. = LCCOMB_X62_Y2_N20; Fanout = 2; COMB Node = 'counter:inst|\p_asynchronous_reset:cpt[2]~2'
            Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.891 ns; Loc. = LCCOMB_X62_Y2_N22; Fanout = 2; COMB Node = 'counter:inst|\p_asynchronous_reset:cpt[3]~2'
            Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.962 ns; Loc. = LCCOMB_X62_Y2_N24; Fanout = 2; COMB Node = 'counter:inst|\p_asynchronous_reset:cpt[4]~2'
            Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.033 ns; Loc. = LCCOMB_X62_Y2_N26; Fanout = 2; COMB Node = 'counter:inst|\p_asynchronous_reset:cpt[5]~2'
            Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.104 ns; Loc. = LCCOMB_X62_Y2_N28; Fanout = 1; COMB Node = 'counter:inst|\p_asynchronous_reset:cpt[6]~2'
            Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.514 ns; Loc. = LCCOMB_X62_Y2_N30; Fanout = 1; COMB Node = 'counter:inst|\p_asynchronous_reset:cpt[7]~1'
            Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 1.598 ns; Loc. = LCFF_X62_Y2_N31; Fanout = 3; REG Node = 'counter:inst|\p_asynchronous_reset:cpt[7]'
            Info: Total cell delay = 1.263 ns ( 79.04 % )
            Info: Total interconnect delay = 0.335 ns ( 20.96 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "in_freq_anemometre" to destination register is 3.901 ns
                Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 8; CLK Node = 'in_freq_anemometre'
                Info: 2: + IC(2.492 ns) + CELL(0.537 ns) = 3.901 ns; Loc. = LCFF_X62_Y2_N31; Fanout = 3; REG Node = 'counter:inst|\p_asynchronous_reset:cpt[7]'
                Info: Total cell delay = 1.409 ns ( 36.12 % )
                Info: Total interconnect delay = 2.492 ns ( 63.88 % )
            Info: - Longest clock path from clock "in_freq_anemometre" to source register is 3.901 ns
                Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 8; CLK Node = 'in_freq_anemometre'
                Info: 2: + IC(2.492 ns) + CELL(0.537 ns) = 3.901 ns; Loc. = LCFF_X62_Y2_N7; Fanout = 5; REG Node = 'counter:inst|\p_asynchronous_reset:cpt[0]'
                Info: Total cell delay = 1.409 ns ( 36.12 % )
                Info: Total interconnect delay = 2.492 ns ( 63.88 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "choix_mode:inst4|tmp[7]" (data pin = "continu", clock pin = "clk_50M") is 1.837 ns
    Info: + Longest pin to register delay is 4.574 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 20; PIN Node = 'continu'
        Info: 2: + IC(1.845 ns) + CELL(0.438 ns) = 3.282 ns; Loc. = LCCOMB_X63_Y2_N20; Fanout = 8; COMB Node = 'choix_mode:inst4|tmp[7]~33'
        Info: 3: + IC(0.632 ns) + CELL(0.660 ns) = 4.574 ns; Loc. = LCFF_X61_Y2_N19; Fanout = 1; REG Node = 'choix_mode:inst4|tmp[7]'
        Info: Total cell delay = 2.097 ns ( 45.85 % )
        Info: Total interconnect delay = 2.477 ns ( 54.15 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_50M" to destination register is 2.701 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50M'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 54; COMB Node = 'clk_50M~clkctrl'
        Info: 3: + IC(1.047 ns) + CELL(0.537 ns) = 2.701 ns; Loc. = LCFF_X61_Y2_N19; Fanout = 1; REG Node = 'choix_mode:inst4|tmp[7]'
        Info: Total cell delay = 1.536 ns ( 56.87 % )
        Info: Total interconnect delay = 1.165 ns ( 43.13 % )
Info: tco from clock "clk_50M" to destination pin "data_valid" through register "choix_mode:inst4|data_valid" is 8.335 ns
    Info: + Longest clock path from clock "clk_50M" to source register is 2.701 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50M'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 54; COMB Node = 'clk_50M~clkctrl'
        Info: 3: + IC(1.047 ns) + CELL(0.537 ns) = 2.701 ns; Loc. = LCFF_X61_Y2_N9; Fanout = 1; REG Node = 'choix_mode:inst4|data_valid'
        Info: Total cell delay = 1.536 ns ( 56.87 % )
        Info: Total interconnect delay = 1.165 ns ( 43.13 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.384 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y2_N9; Fanout = 1; REG Node = 'choix_mode:inst4|data_valid'
        Info: 2: + IC(2.586 ns) + CELL(2.798 ns) = 5.384 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'data_valid'
        Info: Total cell delay = 2.798 ns ( 51.97 % )
        Info: Total interconnect delay = 2.586 ns ( 48.03 % )
Info: th for register "choix_mode:inst4|data_anemometre[2]" (data pin = "start_stop", clock pin = "clk_50M") is 0.250 ns
    Info: + Longest clock path from clock "clk_50M" to destination register is 2.701 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50M'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 54; COMB Node = 'clk_50M~clkctrl'
        Info: 3: + IC(1.047 ns) + CELL(0.537 ns) = 2.701 ns; Loc. = LCFF_X63_Y2_N3; Fanout = 1; REG Node = 'choix_mode:inst4|data_anemometre[2]'
        Info: Total cell delay = 1.536 ns ( 56.87 % )
        Info: Total interconnect delay = 1.165 ns ( 43.13 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.717 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 11; PIN Node = 'start_stop'
        Info: 2: + IC(1.484 ns) + CELL(0.150 ns) = 2.633 ns; Loc. = LCCOMB_X63_Y2_N2; Fanout = 1; COMB Node = 'choix_mode:inst4|data_anemometre~30'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.717 ns; Loc. = LCFF_X63_Y2_N3; Fanout = 1; REG Node = 'choix_mode:inst4|data_anemometre[2]'
        Info: Total cell delay = 1.233 ns ( 45.38 % )
        Info: Total interconnect delay = 1.484 ns ( 54.62 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Tue Sep 21 11:48:42 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


