This is a simplified integer instruction only version of the MIPS R3000 CPU in VHDL, done for my computer architecture class.
