
MechanumMC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d964  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000560  0800db08  0800db08  0000eb08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e068  0800e068  0001027c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e068  0800e068  0000f068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e070  0800e070  0001027c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e070  0800e070  0000f070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e074  0800e074  0000f074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000027c  20000000  0800e078  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000125e8  20000280  0800e2f4  00010280  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20012868  0800e2f4  00010868  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001027c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013255  00000000  00000000  000102ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002af6  00000000  00000000  00023501  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001198  00000000  00000000  00025ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dbe  00000000  00000000  00027190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019e90  00000000  00000000  00027f4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000155b5  00000000  00000000  00041dde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f616  00000000  00000000  00057393  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f69a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006054  00000000  00000000  000f69ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000fca40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000280 	.word	0x20000280
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800daec 	.word	0x0800daec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000284 	.word	0x20000284
 80001dc:	0800daec 	.word	0x0800daec

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADCEx_InjectedConvCpltCallback (ADC_HandleTypeDef* hadc)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	adcCh1Acc += HAL_ADCEx_InjectedGetValue(hadc,ADC_INJECTED_RANK_1);
 8001038:	2101      	movs	r1, #1
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f004 fef2 	bl	8005e24 <HAL_ADCEx_InjectedGetValue>
 8001040:	4602      	mov	r2, r0
 8001042:	4b16      	ldr	r3, [pc, #88]	@ (800109c <HAL_ADCEx_InjectedConvCpltCallback+0x6c>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4413      	add	r3, r2
 8001048:	4a14      	ldr	r2, [pc, #80]	@ (800109c <HAL_ADCEx_InjectedConvCpltCallback+0x6c>)
 800104a:	6013      	str	r3, [r2, #0]
	adcCh1Cnt++;
 800104c:	4b14      	ldr	r3, [pc, #80]	@ (80010a0 <HAL_ADCEx_InjectedConvCpltCallback+0x70>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	3301      	adds	r3, #1
 8001052:	4a13      	ldr	r2, [pc, #76]	@ (80010a0 <HAL_ADCEx_InjectedConvCpltCallback+0x70>)
 8001054:	6013      	str	r3, [r2, #0]
	adcCh2Acc += HAL_ADCEx_InjectedGetValue(hadc,ADC_INJECTED_RANK_2);
 8001056:	2102      	movs	r1, #2
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f004 fee3 	bl	8005e24 <HAL_ADCEx_InjectedGetValue>
 800105e:	4602      	mov	r2, r0
 8001060:	4b10      	ldr	r3, [pc, #64]	@ (80010a4 <HAL_ADCEx_InjectedConvCpltCallback+0x74>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4413      	add	r3, r2
 8001066:	4a0f      	ldr	r2, [pc, #60]	@ (80010a4 <HAL_ADCEx_InjectedConvCpltCallback+0x74>)
 8001068:	6013      	str	r3, [r2, #0]
	adcCh2Cnt++;
 800106a:	4b0f      	ldr	r3, [pc, #60]	@ (80010a8 <HAL_ADCEx_InjectedConvCpltCallback+0x78>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	3301      	adds	r3, #1
 8001070:	4a0d      	ldr	r2, [pc, #52]	@ (80010a8 <HAL_ADCEx_InjectedConvCpltCallback+0x78>)
 8001072:	6013      	str	r3, [r2, #0]
	adcCh3Acc += HAL_ADCEx_InjectedGetValue(hadc,ADC_INJECTED_RANK_3);
 8001074:	2103      	movs	r1, #3
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f004 fed4 	bl	8005e24 <HAL_ADCEx_InjectedGetValue>
 800107c:	4602      	mov	r2, r0
 800107e:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <HAL_ADCEx_InjectedConvCpltCallback+0x7c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4413      	add	r3, r2
 8001084:	4a09      	ldr	r2, [pc, #36]	@ (80010ac <HAL_ADCEx_InjectedConvCpltCallback+0x7c>)
 8001086:	6013      	str	r3, [r2, #0]
	adcCh3Cnt++;
 8001088:	4b09      	ldr	r3, [pc, #36]	@ (80010b0 <HAL_ADCEx_InjectedConvCpltCallback+0x80>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	3301      	adds	r3, #1
 800108e:	4a08      	ldr	r2, [pc, #32]	@ (80010b0 <HAL_ADCEx_InjectedConvCpltCallback+0x80>)
 8001090:	6013      	str	r3, [r2, #0]
	//	adcCh4Acc += HAL_ADCEx_InjectedGetValue(hadc,ADC_INJECTED_RANK_4);
	//	adcCh4Cnt++;
}
 8001092:	bf00      	nop
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	2000029c 	.word	0x2000029c
 80010a0:	200002a0 	.word	0x200002a0
 80010a4:	200002a4 	.word	0x200002a4
 80010a8:	200002a8 	.word	0x200002a8
 80010ac:	200002ac 	.word	0x200002ac
 80010b0:	200002b0 	.word	0x200002b0

080010b4 <InitADCmodule>:
  * @param  none
  * @retval none
  */

void InitADCmodule ()
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
	adcCh1Acc = 0;
 80010b8:	4b0b      	ldr	r3, [pc, #44]	@ (80010e8 <InitADCmodule+0x34>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	601a      	str	r2, [r3, #0]
	adcCh1Cnt = 0;
 80010be:	4b0b      	ldr	r3, [pc, #44]	@ (80010ec <InitADCmodule+0x38>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
	adcCh2Acc = 0;
 80010c4:	4b0a      	ldr	r3, [pc, #40]	@ (80010f0 <InitADCmodule+0x3c>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
	adcCh2Cnt = 0;
 80010ca:	4b0a      	ldr	r3, [pc, #40]	@ (80010f4 <InitADCmodule+0x40>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
	adcCh3Acc = 0;
 80010d0:	4b09      	ldr	r3, [pc, #36]	@ (80010f8 <InitADCmodule+0x44>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
	adcCh3Cnt = 0;
 80010d6:	4b09      	ldr	r3, [pc, #36]	@ (80010fc <InitADCmodule+0x48>)
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
//	adcCh4Acc = 0;
//  adcCh4Cnt = 0;
   HAL_ADCEx_InjectedStart_IT(&hadc1);
 80010dc:	4808      	ldr	r0, [pc, #32]	@ (8001100 <InitADCmodule+0x4c>)
 80010de:	f004 fdcf 	bl	8005c80 <HAL_ADCEx_InjectedStart_IT>
}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	2000029c 	.word	0x2000029c
 80010ec:	200002a0 	.word	0x200002a0
 80010f0:	200002a4 	.word	0x200002a4
 80010f4:	200002a8 	.word	0x200002a8
 80010f8:	200002ac 	.word	0x200002ac
 80010fc:	200002b0 	.word	0x200002b0
 8001100:	200002b4 	.word	0x200002b4

08001104 <CheckADCChannelForDataAvailable>:
  *
  * @retval 1 if measurement is available, 0 otherwise
  */

int CheckADCChannelForDataAvailable(uint8_t ch)
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	71fb      	strb	r3, [r7, #7]
  int status = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	60fb      	str	r3, [r7, #12]

	switch (ch)
 8001112:	79fb      	ldrb	r3, [r7, #7]
 8001114:	2b03      	cmp	r3, #3
 8001116:	d014      	beq.n	8001142 <CheckADCChannelForDataAvailable+0x3e>
 8001118:	2b03      	cmp	r3, #3
 800111a:	dc1e      	bgt.n	800115a <CheckADCChannelForDataAvailable+0x56>
 800111c:	2b01      	cmp	r3, #1
 800111e:	d002      	beq.n	8001126 <CheckADCChannelForDataAvailable+0x22>
 8001120:	2b02      	cmp	r3, #2
 8001122:	d007      	beq.n	8001134 <CheckADCChannelForDataAvailable+0x30>
 8001124:	e019      	b.n	800115a <CheckADCChannelForDataAvailable+0x56>
	  {
		case ADCH_R1:
			if (adcCh1Cnt > 0) status = 1;
 8001126:	4b10      	ldr	r3, [pc, #64]	@ (8001168 <CheckADCChannelForDataAvailable+0x64>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d010      	beq.n	8001150 <CheckADCChannelForDataAvailable+0x4c>
 800112e:	2301      	movs	r3, #1
 8001130:	60fb      	str	r3, [r7, #12]
			break;
 8001132:	e00d      	b.n	8001150 <CheckADCChannelForDataAvailable+0x4c>
		case ADCH_R2:
			if (adcCh2Cnt > 0) status = 1;
 8001134:	4b0d      	ldr	r3, [pc, #52]	@ (800116c <CheckADCChannelForDataAvailable+0x68>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d00b      	beq.n	8001154 <CheckADCChannelForDataAvailable+0x50>
 800113c:	2301      	movs	r3, #1
 800113e:	60fb      	str	r3, [r7, #12]
			break;
 8001140:	e008      	b.n	8001154 <CheckADCChannelForDataAvailable+0x50>
		case ADCH_R3:
			if (adcCh3Cnt > 0) status = 1;
 8001142:	4b0b      	ldr	r3, [pc, #44]	@ (8001170 <CheckADCChannelForDataAvailable+0x6c>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d006      	beq.n	8001158 <CheckADCChannelForDataAvailable+0x54>
 800114a:	2301      	movs	r3, #1
 800114c:	60fb      	str	r3, [r7, #12]
			break;
 800114e:	e003      	b.n	8001158 <CheckADCChannelForDataAvailable+0x54>
			break;
 8001150:	bf00      	nop
 8001152:	e002      	b.n	800115a <CheckADCChannelForDataAvailable+0x56>
			break;
 8001154:	bf00      	nop
 8001156:	e000      	b.n	800115a <CheckADCChannelForDataAvailable+0x56>
			break;
 8001158:	bf00      	nop
			if (adcCh4Cnt > 0) status = 1;
			break;
*/
		default:;
	  }
	return(status);
 800115a:	68fb      	ldr	r3, [r7, #12]
}
 800115c:	4618      	mov	r0, r3
 800115e:	3714      	adds	r7, #20
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr
 8001168:	200002a0 	.word	0x200002a0
 800116c:	200002a8 	.word	0x200002a8
 8001170:	200002b0 	.word	0x200002b0

08001174 <GetADCChannelData>:
  *
  * @retval 1 if measurement is available, 0 otherwise
  */

int GetADCChannelData(uint8_t ch, uint16_t *value)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b088      	sub	sp, #32
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	6039      	str	r1, [r7, #0]
 800117e:	71fb      	strb	r3, [r7, #7]
  int status = 0;
 8001180:	2300      	movs	r3, #0
 8001182:	61fb      	str	r3, [r7, #28]
  float n;
  uint32_t prim;

	switch (ch)
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	2b03      	cmp	r3, #3
 8001188:	f000 808b 	beq.w	80012a2 <GetADCChannelData+0x12e>
 800118c:	2b03      	cmp	r3, #3
 800118e:	f300 80b9 	bgt.w	8001304 <GetADCChannelData+0x190>
 8001192:	2b01      	cmp	r3, #1
 8001194:	d002      	beq.n	800119c <GetADCChannelData+0x28>
 8001196:	2b02      	cmp	r3, #2
 8001198:	d042      	beq.n	8001220 <GetADCChannelData+0xac>
 800119a:	e0b3      	b.n	8001304 <GetADCChannelData+0x190>
	  {
		case ADCH_R1:
			if (adcCh1Cnt > 0)
 800119c:	4b5c      	ldr	r3, [pc, #368]	@ (8001310 <GetADCChannelData+0x19c>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	f000 80aa 	beq.w	80012fa <GetADCChannelData+0x186>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80011a6:	f3ef 8310 	mrs	r3, PRIMASK
 80011aa:	613b      	str	r3, [r7, #16]
  return(result);
 80011ac:	693b      	ldr	r3, [r7, #16]
			  {
				// Disabling Global Interrupt
				prim = __get_PRIMASK();
 80011ae:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 80011b0:	b672      	cpsid	i
}
 80011b2:	bf00      	nop
			    __disable_irq();
				n = (float)adcCh1Cnt / 8.0;
 80011b4:	4b56      	ldr	r3, [pc, #344]	@ (8001310 <GetADCChannelData+0x19c>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	ee07 3a90 	vmov	s15, r3
 80011bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011c0:	ee17 0a90 	vmov	r0, s15
 80011c4:	f7ff f9c8 	bl	8000558 <__aeabi_f2d>
 80011c8:	f04f 0200 	mov.w	r2, #0
 80011cc:	4b51      	ldr	r3, [pc, #324]	@ (8001314 <GetADCChannelData+0x1a0>)
 80011ce:	f7ff fb45 	bl	800085c <__aeabi_ddiv>
 80011d2:	4602      	mov	r2, r0
 80011d4:	460b      	mov	r3, r1
 80011d6:	4610      	mov	r0, r2
 80011d8:	4619      	mov	r1, r3
 80011da:	f7ff fd0d 	bl	8000bf8 <__aeabi_d2f>
 80011de:	4603      	mov	r3, r0
 80011e0:	617b      	str	r3, [r7, #20]
				*value = (uint16_t)((float)adcCh1Acc / n);
 80011e2:	4b4d      	ldr	r3, [pc, #308]	@ (8001318 <GetADCChannelData+0x1a4>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	ee07 3a90 	vmov	s15, r3
 80011ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80011ee:	ed97 7a05 	vldr	s14, [r7, #20]
 80011f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011fa:	ee17 3a90 	vmov	r3, s15
 80011fe:	b29a      	uxth	r2, r3
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	801a      	strh	r2, [r3, #0]
				adcCh1Acc = 0;
 8001204:	4b44      	ldr	r3, [pc, #272]	@ (8001318 <GetADCChannelData+0x1a4>)
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
				adcCh1Cnt = 0;
 800120a:	4b41      	ldr	r3, [pc, #260]	@ (8001310 <GetADCChannelData+0x19c>)
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
				status = 1;
 8001210:	2301      	movs	r3, #1
 8001212:	61fb      	str	r3, [r7, #28]
				// Enabling Global Interrupt
				if (!prim) __enable_irq();
 8001214:	69bb      	ldr	r3, [r7, #24]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d16f      	bne.n	80012fa <GetADCChannelData+0x186>
  __ASM volatile ("cpsie i" : : : "memory");
 800121a:	b662      	cpsie	i
}
 800121c:	bf00      	nop
			  }
			break;
 800121e:	e06c      	b.n	80012fa <GetADCChannelData+0x186>
		case ADCH_R2:
			if (adcCh2Cnt > 0)
 8001220:	4b3e      	ldr	r3, [pc, #248]	@ (800131c <GetADCChannelData+0x1a8>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d06a      	beq.n	80012fe <GetADCChannelData+0x18a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001228:	f3ef 8310 	mrs	r3, PRIMASK
 800122c:	60fb      	str	r3, [r7, #12]
  return(result);
 800122e:	68fb      	ldr	r3, [r7, #12]
			  {
				// Disabling Global Interrupt
				prim = __get_PRIMASK();
 8001230:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8001232:	b672      	cpsid	i
}
 8001234:	bf00      	nop
			    __disable_irq();
				n = (float)adcCh2Cnt / 8.0;
 8001236:	4b39      	ldr	r3, [pc, #228]	@ (800131c <GetADCChannelData+0x1a8>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	ee07 3a90 	vmov	s15, r3
 800123e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001242:	ee17 0a90 	vmov	r0, s15
 8001246:	f7ff f987 	bl	8000558 <__aeabi_f2d>
 800124a:	f04f 0200 	mov.w	r2, #0
 800124e:	4b31      	ldr	r3, [pc, #196]	@ (8001314 <GetADCChannelData+0x1a0>)
 8001250:	f7ff fb04 	bl	800085c <__aeabi_ddiv>
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	4610      	mov	r0, r2
 800125a:	4619      	mov	r1, r3
 800125c:	f7ff fccc 	bl	8000bf8 <__aeabi_d2f>
 8001260:	4603      	mov	r3, r0
 8001262:	617b      	str	r3, [r7, #20]
				*value = (uint16_t)((float)adcCh2Acc / n);
 8001264:	4b2e      	ldr	r3, [pc, #184]	@ (8001320 <GetADCChannelData+0x1ac>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	ee07 3a90 	vmov	s15, r3
 800126c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001270:	ed97 7a05 	vldr	s14, [r7, #20]
 8001274:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001278:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800127c:	ee17 3a90 	vmov	r3, s15
 8001280:	b29a      	uxth	r2, r3
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	801a      	strh	r2, [r3, #0]
				adcCh2Acc = 0;
 8001286:	4b26      	ldr	r3, [pc, #152]	@ (8001320 <GetADCChannelData+0x1ac>)
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
				adcCh2Cnt = 0;
 800128c:	4b23      	ldr	r3, [pc, #140]	@ (800131c <GetADCChannelData+0x1a8>)
 800128e:	2200      	movs	r2, #0
 8001290:	601a      	str	r2, [r3, #0]
				status = 1;
 8001292:	2301      	movs	r3, #1
 8001294:	61fb      	str	r3, [r7, #28]
				// Enabling Global Interrupt
				if (!prim) __enable_irq();
 8001296:	69bb      	ldr	r3, [r7, #24]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d130      	bne.n	80012fe <GetADCChannelData+0x18a>
  __ASM volatile ("cpsie i" : : : "memory");
 800129c:	b662      	cpsie	i
}
 800129e:	bf00      	nop
			  }
			break;
 80012a0:	e02d      	b.n	80012fe <GetADCChannelData+0x18a>
		case ADCH_R3:
			if (adcCh3Cnt > 0)
 80012a2:	4b20      	ldr	r3, [pc, #128]	@ (8001324 <GetADCChannelData+0x1b0>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d02b      	beq.n	8001302 <GetADCChannelData+0x18e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80012aa:	f3ef 8310 	mrs	r3, PRIMASK
 80012ae:	60bb      	str	r3, [r7, #8]
  return(result);
 80012b0:	68bb      	ldr	r3, [r7, #8]
			  {
				// Disabling Global Interrupt
				prim = __get_PRIMASK();
 80012b2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 80012b4:	b672      	cpsid	i
}
 80012b6:	bf00      	nop
			    __disable_irq();
				if (adcCh3Cnt > 1)
 80012b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001324 <GetADCChannelData+0x1b0>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d909      	bls.n	80012d4 <GetADCChannelData+0x160>
					*value = (uint16_t)(adcCh3Acc / adcCh3Cnt);
 80012c0:	4b19      	ldr	r3, [pc, #100]	@ (8001328 <GetADCChannelData+0x1b4>)
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	4b17      	ldr	r3, [pc, #92]	@ (8001324 <GetADCChannelData+0x1b0>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80012cc:	b29a      	uxth	r2, r3
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	801a      	strh	r2, [r3, #0]
 80012d2:	e004      	b.n	80012de <GetADCChannelData+0x16a>
				else
					*value = (uint16_t)adcCh3Acc;
 80012d4:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <GetADCChannelData+0x1b4>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	b29a      	uxth	r2, r3
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	801a      	strh	r2, [r3, #0]
				adcCh3Acc = 0;
 80012de:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <GetADCChannelData+0x1b4>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
				adcCh3Cnt = 0;
 80012e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001324 <GetADCChannelData+0x1b0>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
				status = 1;
 80012ea:	2301      	movs	r3, #1
 80012ec:	61fb      	str	r3, [r7, #28]
				// Enabling Global Interrupt
				if (!prim) __enable_irq();
 80012ee:	69bb      	ldr	r3, [r7, #24]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d106      	bne.n	8001302 <GetADCChannelData+0x18e>
  __ASM volatile ("cpsie i" : : : "memory");
 80012f4:	b662      	cpsie	i
}
 80012f6:	bf00      	nop
			  }
			break;
 80012f8:	e003      	b.n	8001302 <GetADCChannelData+0x18e>
			break;
 80012fa:	bf00      	nop
 80012fc:	e002      	b.n	8001304 <GetADCChannelData+0x190>
			break;
 80012fe:	bf00      	nop
 8001300:	e000      	b.n	8001304 <GetADCChannelData+0x190>
			break;
 8001302:	bf00      	nop
	  	  	  }
			break;
*/
		default:;
	  }
	return(status);
 8001304:	69fb      	ldr	r3, [r7, #28]
}
 8001306:	4618      	mov	r0, r3
 8001308:	3720      	adds	r7, #32
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	200002a0 	.word	0x200002a0
 8001314:	40200000 	.word	0x40200000
 8001318:	2000029c 	.word	0x2000029c
 800131c:	200002a8 	.word	0x200002a8
 8001320:	200002a4 	.word	0x200002a4
 8001324:	200002b0 	.word	0x200002b0
 8001328:	200002ac 	.word	0x200002ac

0800132c <WizFi_ClearBuf>:
// Buffer for WizFi response checking
char wizFiBuf[128];
uint16_t wizFiIdx = 0;

// Function to clear internal response buffer
void WizFi_ClearBuf() {
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
    wizFiIdx = 0;
 8001330:	4b04      	ldr	r3, [pc, #16]	@ (8001344 <WizFi_ClearBuf+0x18>)
 8001332:	2200      	movs	r2, #0
 8001334:	801a      	strh	r2, [r3, #0]
    memset(wizFiBuf, 0, sizeof(wizFiBuf));
 8001336:	2280      	movs	r2, #128	@ 0x80
 8001338:	2100      	movs	r1, #0
 800133a:	4803      	ldr	r0, [pc, #12]	@ (8001348 <WizFi_ClearBuf+0x1c>)
 800133c:	f009 f88d 	bl	800a45a <memset>
}
 8001340:	bf00      	nop
 8001342:	bd80      	pop	{r7, pc}
 8001344:	200106f8 	.word	0x200106f8
 8001348:	20010678 	.word	0x20010678

0800134c <WizFi_SendCmd>:

// Function to send command and wait for expected response (Blocking)
int WizFi_SendCmd(char *cmd, char *expected_resp, uint32_t timeout) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b086      	sub	sp, #24
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
    char ch;
    uint32_t startTick = HAL_GetTick();
 8001358:	f004 f8d2 	bl	8005500 <HAL_GetTick>
 800135c:	6178      	str	r0, [r7, #20]

    // Clear buffer and Send Command
    WizFi_ClearBuf();
 800135e:	f7ff ffe5 	bl	800132c <WizFi_ClearBuf>
    PutsUART2TxData((uint8_t *)cmd, strlen(cmd));
 8001362:	68f8      	ldr	r0, [r7, #12]
 8001364:	f7fe ff3c 	bl	80001e0 <strlen>
 8001368:	4603      	mov	r3, r0
 800136a:	4619      	mov	r1, r3
 800136c:	68f8      	ldr	r0, [r7, #12]
 800136e:	f004 f80d 	bl	800538c <PutsUART2TxData>
    PutsUART2TxData((uint8_t *)"\r\n", 2);
 8001372:	2102      	movs	r1, #2
 8001374:	481b      	ldr	r0, [pc, #108]	@ (80013e4 <WizFi_SendCmd+0x98>)
 8001376:	f004 f809 	bl	800538c <PutsUART2TxData>

    // Wait for response
    while ((HAL_GetTick() - startTick) < timeout) {
 800137a:	e025      	b.n	80013c8 <WizFi_SendCmd+0x7c>
        // Check if data is available in your circular buffer
        if (TestUART2RxData() == SET) {
 800137c:	f003 ff48 	bl	8005210 <TestUART2RxData>
 8001380:	4603      	mov	r3, r0
 8001382:	2b01      	cmp	r3, #1
 8001384:	d120      	bne.n	80013c8 <WizFi_SendCmd+0x7c>
            ch = GetcUART2RxData(); // Use your existing driver function
 8001386:	f003 ff53 	bl	8005230 <GetcUART2RxData>
 800138a:	4603      	mov	r3, r0
 800138c:	74fb      	strb	r3, [r7, #19]

            // Add char to local buffer for string comparison
            if (wizFiIdx < sizeof(wizFiBuf) - 1) {
 800138e:	4b16      	ldr	r3, [pc, #88]	@ (80013e8 <WizFi_SendCmd+0x9c>)
 8001390:	881b      	ldrh	r3, [r3, #0]
 8001392:	2b7e      	cmp	r3, #126	@ 0x7e
 8001394:	d80f      	bhi.n	80013b6 <WizFi_SendCmd+0x6a>
                wizFiBuf[wizFiIdx++] = ch;
 8001396:	4b14      	ldr	r3, [pc, #80]	@ (80013e8 <WizFi_SendCmd+0x9c>)
 8001398:	881b      	ldrh	r3, [r3, #0]
 800139a:	1c5a      	adds	r2, r3, #1
 800139c:	b291      	uxth	r1, r2
 800139e:	4a12      	ldr	r2, [pc, #72]	@ (80013e8 <WizFi_SendCmd+0x9c>)
 80013a0:	8011      	strh	r1, [r2, #0]
 80013a2:	4619      	mov	r1, r3
 80013a4:	4a11      	ldr	r2, [pc, #68]	@ (80013ec <WizFi_SendCmd+0xa0>)
 80013a6:	7cfb      	ldrb	r3, [r7, #19]
 80013a8:	5453      	strb	r3, [r2, r1]
                wizFiBuf[wizFiIdx] = '\0'; // Null terminate
 80013aa:	4b0f      	ldr	r3, [pc, #60]	@ (80013e8 <WizFi_SendCmd+0x9c>)
 80013ac:	881b      	ldrh	r3, [r3, #0]
 80013ae:	461a      	mov	r2, r3
 80013b0:	4b0e      	ldr	r3, [pc, #56]	@ (80013ec <WizFi_SendCmd+0xa0>)
 80013b2:	2100      	movs	r1, #0
 80013b4:	5499      	strb	r1, [r3, r2]
            }

            // Check if expected response is inside the buffer
            if (strstr(wizFiBuf, expected_resp) != NULL) {
 80013b6:	68b9      	ldr	r1, [r7, #8]
 80013b8:	480c      	ldr	r0, [pc, #48]	@ (80013ec <WizFi_SendCmd+0xa0>)
 80013ba:	f009 f856 	bl	800a46a <strstr>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <WizFi_SendCmd+0x7c>
                return 1; // Success
 80013c4:	2301      	movs	r3, #1
 80013c6:	e008      	b.n	80013da <WizFi_SendCmd+0x8e>
    while ((HAL_GetTick() - startTick) < timeout) {
 80013c8:	f004 f89a 	bl	8005500 <HAL_GetTick>
 80013cc:	4602      	mov	r2, r0
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	687a      	ldr	r2, [r7, #4]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d8d1      	bhi.n	800137c <WizFi_SendCmd+0x30>
            }
        }
    }
    return 0; // Timeout
 80013d8:	2300      	movs	r3, #0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3718      	adds	r7, #24
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	0800db08 	.word	0x0800db08
 80013e8:	200106f8 	.word	0x200106f8
 80013ec:	20010678 	.word	0x20010678

080013f0 <WizFi_Setup>:

// The initialization sequence
void WizFi_Setup() {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
    // 1. Test AT
    if(!WizFi_SendCmd("AT", "OK", 1000)) SendErrorSignal(0xDEAD, 1);
 80013f4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80013f8:	4921      	ldr	r1, [pc, #132]	@ (8001480 <WizFi_Setup+0x90>)
 80013fa:	4822      	ldr	r0, [pc, #136]	@ (8001484 <WizFi_Setup+0x94>)
 80013fc:	f7ff ffa6 	bl	800134c <WizFi_SendCmd>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d104      	bne.n	8001410 <WizFi_Setup+0x20>
 8001406:	2101      	movs	r1, #1
 8001408:	f64d 60ad 	movw	r0, #57005	@ 0xdead
 800140c:	f003 fa78 	bl	8004900 <SendErrorSignal>

    // 2. Set Station Mode
    if(!WizFi_SendCmd("AT+CWMODE=1", "OK", 1000)) SendErrorSignal(0xDEAD, 2);
 8001410:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001414:	491a      	ldr	r1, [pc, #104]	@ (8001480 <WizFi_Setup+0x90>)
 8001416:	481c      	ldr	r0, [pc, #112]	@ (8001488 <WizFi_Setup+0x98>)
 8001418:	f7ff ff98 	bl	800134c <WizFi_SendCmd>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d104      	bne.n	800142c <WizFi_Setup+0x3c>
 8001422:	2102      	movs	r1, #2
 8001424:	f64d 60ad 	movw	r0, #57005	@ 0xdead
 8001428:	f003 fa6a 	bl	8004900 <SendErrorSignal>

    // 3. Connect to Wi-Fi (REPLACE SSID AND PASS)
    // Note: Connection takes longer, so timeout is increased to 10000ms
    if(!WizFi_SendCmd("AT+CWJAP=\"YourSSID\",\"YourPass\"", "OK", 10000))
 800142c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001430:	4913      	ldr	r1, [pc, #76]	@ (8001480 <WizFi_Setup+0x90>)
 8001432:	4816      	ldr	r0, [pc, #88]	@ (800148c <WizFi_Setup+0x9c>)
 8001434:	f7ff ff8a 	bl	800134c <WizFi_SendCmd>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d104      	bne.n	8001448 <WizFi_Setup+0x58>
        SendErrorSignal(0xDEAD, 3);
 800143e:	2103      	movs	r1, #3
 8001440:	f64d 60ad 	movw	r0, #57005	@ 0xdead
 8001444:	f003 fa5c 	bl	8004900 <SendErrorSignal>

    // 4. Connect to TCP Server (REPLACE IP AND PORT)
    // Example: 192.168.1.100 port 8080
    if(!WizFi_SendCmd("AT+CIPSTART=\"TCP\",\"192.168.1.100\",8080", "OK", 5000))
 8001448:	f241 3288 	movw	r2, #5000	@ 0x1388
 800144c:	490c      	ldr	r1, [pc, #48]	@ (8001480 <WizFi_Setup+0x90>)
 800144e:	4810      	ldr	r0, [pc, #64]	@ (8001490 <WizFi_Setup+0xa0>)
 8001450:	f7ff ff7c 	bl	800134c <WizFi_SendCmd>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d104      	bne.n	8001464 <WizFi_Setup+0x74>
        SendErrorSignal(0xDEAD, 4);
 800145a:	2104      	movs	r1, #4
 800145c:	f64d 60ad 	movw	r0, #57005	@ 0xdead
 8001460:	f003 fa4e 	bl	8004900 <SendErrorSignal>

    // 5. Enter Transparent Mode (Optional but recommended for your setup)
    // This allows your existing PutsUART2TxData calls to go straight to the server
    WizFi_SendCmd("AT+CIPMODE=1", "OK", 1000);
 8001464:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001468:	4905      	ldr	r1, [pc, #20]	@ (8001480 <WizFi_Setup+0x90>)
 800146a:	480a      	ldr	r0, [pc, #40]	@ (8001494 <WizFi_Setup+0xa4>)
 800146c:	f7ff ff6e 	bl	800134c <WizFi_SendCmd>
    WizFi_SendCmd("AT+CIPSEND", ">", 1000);
 8001470:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001474:	4908      	ldr	r1, [pc, #32]	@ (8001498 <WizFi_Setup+0xa8>)
 8001476:	4809      	ldr	r0, [pc, #36]	@ (800149c <WizFi_Setup+0xac>)
 8001478:	f7ff ff68 	bl	800134c <WizFi_SendCmd>
}
 800147c:	bf00      	nop
 800147e:	bd80      	pop	{r7, pc}
 8001480:	0800db0c 	.word	0x0800db0c
 8001484:	0800db10 	.word	0x0800db10
 8001488:	0800db14 	.word	0x0800db14
 800148c:	0800db20 	.word	0x0800db20
 8001490:	0800db40 	.word	0x0800db40
 8001494:	0800db68 	.word	0x0800db68
 8001498:	0800db78 	.word	0x0800db78
 800149c:	0800db7c 	.word	0x0800db7c

080014a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80014a4:	b0ae      	sub	sp, #184	@ 0xb8
 80014a6:	af04      	add	r7, sp, #16
  int32_t i32arg;
  uint16_t u16arg, k;
  uint32_t prim;
  uint16_t regdata;
  uint16_t pulse;
  float npaval = 0.0;
 80014a8:	f04f 0300 	mov.w	r3, #0
 80014ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014b0:	f003 ffc0 	bl	8005434 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014b4:	f002 fa66 	bl	8003984 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014b8:	f002 fd24 	bl	8003f04 <MX_GPIO_Init>
  MX_ADC1_Init();
 80014bc:	f002 facc 	bl	8003a58 <MX_ADC1_Init>
  MX_TIM4_Init();
 80014c0:	f002 fc86 	bl	8003dd0 <MX_TIM4_Init>
  MX_TIM10_Init();
 80014c4:	f002 fcd0 	bl	8003e68 <MX_TIM10_Init>
  MX_SPI2_Init();
 80014c8:	f002 fb5a 	bl	8003b80 <MX_SPI2_Init>
  MX_TIM2_Init();
 80014cc:	f002 fb8e 	bl	8003bec <MX_TIM2_Init>
  MX_TIM3_Init();
 80014d0:	f002 fbfc 	bl	8003ccc <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80014d4:	f002 fcec 	bl	8003eb0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  for (k = 0; k < TESTSIGN_SIZE; k++) testSignal[k] = 0;
 80014d8:	2300      	movs	r3, #0
 80014da:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 80014de:	e00a      	b.n	80014f6 <main+0x56>
 80014e0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80014e4:	4ab1      	ldr	r2, [pc, #708]	@ (80017ac <main+0x30c>)
 80014e6:	2100      	movs	r1, #0
 80014e8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80014ec:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80014f0:	3301      	adds	r3, #1
 80014f2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 80014f6:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	daf0      	bge.n	80014e0 <main+0x40>

  /******	Initializing Virtual COM Port *************************************/

	StartUART2Communication();
 80014fe:	f003 fe57 	bl	80051b0 <StartUART2Communication>
	WizFi_Setup();
 8001502:	f7ff ff75 	bl	80013f0 <WizFi_Setup>
	/******	Salutation ********************************************************/

	HAL_GPIO_WritePin(YEL3_LED_GPIO_Port,YEL3_LED_Pin,GPIO_PIN_SET);
 8001506:	2201      	movs	r2, #1
 8001508:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800150c:	48a8      	ldr	r0, [pc, #672]	@ (80017b0 <main+0x310>)
 800150e:	f005 f99d 	bl	800684c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001512:	2064      	movs	r0, #100	@ 0x64
 8001514:	f004 f800 	bl	8005518 <HAL_Delay>
	HAL_GPIO_WritePin(YEL4_LED_GPIO_Port,YEL4_LED_Pin,GPIO_PIN_SET);
 8001518:	2201      	movs	r2, #1
 800151a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800151e:	48a5      	ldr	r0, [pc, #660]	@ (80017b4 <main+0x314>)
 8001520:	f005 f994 	bl	800684c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001524:	2064      	movs	r0, #100	@ 0x64
 8001526:	f003 fff7 	bl	8005518 <HAL_Delay>
	HAL_GPIO_WritePin(YEL5_LED_GPIO_Port,YEL5_LED_Pin,GPIO_PIN_SET);
 800152a:	2201      	movs	r2, #1
 800152c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001530:	489f      	ldr	r0, [pc, #636]	@ (80017b0 <main+0x310>)
 8001532:	f005 f98b 	bl	800684c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001536:	2064      	movs	r0, #100	@ 0x64
 8001538:	f003 ffee 	bl	8005518 <HAL_Delay>
	HAL_GPIO_WritePin(YEL6_LED_GPIO_Port,YEL6_LED_Pin,GPIO_PIN_SET);
 800153c:	2201      	movs	r2, #1
 800153e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001542:	489b      	ldr	r0, [pc, #620]	@ (80017b0 <main+0x310>)
 8001544:	f005 f982 	bl	800684c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001548:	2064      	movs	r0, #100	@ 0x64
 800154a:	f003 ffe5 	bl	8005518 <HAL_Delay>
	HAL_GPIO_WritePin(YEL7_LED_GPIO_Port,YEL7_LED_Pin,GPIO_PIN_SET);
 800154e:	2201      	movs	r2, #1
 8001550:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001554:	4897      	ldr	r0, [pc, #604]	@ (80017b4 <main+0x314>)
 8001556:	f005 f979 	bl	800684c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800155a:	2064      	movs	r0, #100	@ 0x64
 800155c:	f003 ffdc 	bl	8005518 <HAL_Delay>
	SendMessageLine ((char *)horLine28);
 8001560:	4895      	ldr	r0, [pc, #596]	@ (80017b8 <main+0x318>)
 8001562:	f003 fa1d 	bl	80049a0 <SendMessageLine>
	SendMessageLine ((char *)programId);
 8001566:	4895      	ldr	r0, [pc, #596]	@ (80017bc <main+0x31c>)
 8001568:	f003 fa1a 	bl	80049a0 <SendMessageLine>
	SendMessageLine ((char *)horLine28);
 800156c:	4892      	ldr	r0, [pc, #584]	@ (80017b8 <main+0x318>)
 800156e:	f003 fa17 	bl	80049a0 <SendMessageLine>
	strcpy(message,"$I\r");
 8001572:	f107 0314 	add.w	r3, r7, #20
 8001576:	4a92      	ldr	r2, [pc, #584]	@ (80017c0 <main+0x320>)
 8001578:	601a      	str	r2, [r3, #0]
	PutsUART2TxData((uint8_t *)message,strlen(message));
 800157a:	f107 0314 	add.w	r3, r7, #20
 800157e:	4618      	mov	r0, r3
 8001580:	f7fe fe2e 	bl	80001e0 <strlen>
 8001584:	4603      	mov	r3, r0
 8001586:	461a      	mov	r2, r3
 8001588:	f107 0314 	add.w	r3, r7, #20
 800158c:	4611      	mov	r1, r2
 800158e:	4618      	mov	r0, r3
 8001590:	f003 fefc 	bl	800538c <PutsUART2TxData>
	HAL_GPIO_WritePin(YEL7_LED_GPIO_Port,YEL7_LED_Pin,GPIO_PIN_RESET);
 8001594:	2200      	movs	r2, #0
 8001596:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800159a:	4886      	ldr	r0, [pc, #536]	@ (80017b4 <main+0x314>)
 800159c:	f005 f956 	bl	800684c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80015a0:	2064      	movs	r0, #100	@ 0x64
 80015a2:	f003 ffb9 	bl	8005518 <HAL_Delay>
	HAL_GPIO_WritePin(YEL6_LED_GPIO_Port,YEL6_LED_Pin,GPIO_PIN_RESET);
 80015a6:	2200      	movs	r2, #0
 80015a8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015ac:	4880      	ldr	r0, [pc, #512]	@ (80017b0 <main+0x310>)
 80015ae:	f005 f94d 	bl	800684c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80015b2:	2064      	movs	r0, #100	@ 0x64
 80015b4:	f003 ffb0 	bl	8005518 <HAL_Delay>
	HAL_GPIO_WritePin(YEL5_LED_GPIO_Port,YEL5_LED_Pin,GPIO_PIN_RESET);
 80015b8:	2200      	movs	r2, #0
 80015ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015be:	487c      	ldr	r0, [pc, #496]	@ (80017b0 <main+0x310>)
 80015c0:	f005 f944 	bl	800684c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80015c4:	2064      	movs	r0, #100	@ 0x64
 80015c6:	f003 ffa7 	bl	8005518 <HAL_Delay>
	HAL_GPIO_WritePin(YEL4_LED_GPIO_Port,YEL4_LED_Pin,GPIO_PIN_RESET);
 80015ca:	2200      	movs	r2, #0
 80015cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015d0:	4878      	ldr	r0, [pc, #480]	@ (80017b4 <main+0x314>)
 80015d2:	f005 f93b 	bl	800684c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80015d6:	2064      	movs	r0, #100	@ 0x64
 80015d8:	f003 ff9e 	bl	8005518 <HAL_Delay>
	HAL_GPIO_WritePin(YEL3_LED_GPIO_Port,YEL3_LED_Pin,GPIO_PIN_RESET);
 80015dc:	2200      	movs	r2, #0
 80015de:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015e2:	4873      	ldr	r0, [pc, #460]	@ (80017b0 <main+0x310>)
 80015e4:	f005 f932 	bl	800684c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(YEL1_LED_GPIO_Port,YEL1_LED_Pin,GPIO_PIN_SET);
 80015e8:	2201      	movs	r2, #1
 80015ea:	2102      	movs	r1, #2
 80015ec:	4875      	ldr	r0, [pc, #468]	@ (80017c4 <main+0x324>)
 80015ee:	f005 f92d 	bl	800684c <HAL_GPIO_WritePin>
	ledState |= LEDY1_STATE;
 80015f2:	4b75      	ldr	r3, [pc, #468]	@ (80017c8 <main+0x328>)
 80015f4:	881b      	ldrh	r3, [r3, #0]
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	f043 0301 	orr.w	r3, r3, #1
 80015fc:	b29a      	uxth	r2, r3
 80015fe:	4b72      	ldr	r3, [pc, #456]	@ (80017c8 <main+0x328>)
 8001600:	801a      	strh	r2, [r3, #0]

	/****** Initializing ADC **************************************************/

	InitADCmodule ();
 8001602:	f7ff fd57 	bl	80010b4 <InitADCmodule>

	/****** Initializing AS ANGLE Sensor *****************************************/

	regdata = ASREG_ANGLEUNC | 0x4000;
 8001606:	f647 73fe 	movw	r3, #32766	@ 0x7ffe
 800160a:	823b      	strh	r3, [r7, #16]
	outSPIdata[0] = ((uint8_t *)&regdata)[1];
 800160c:	7c7b      	ldrb	r3, [r7, #17]
 800160e:	713b      	strb	r3, [r7, #4]
	outSPIdata[1] = ((uint8_t *)&regdata)[0];
 8001610:	f107 0310 	add.w	r3, r7, #16
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	717b      	strb	r3, [r7, #5]
	HAL_GPIO_WritePin(ANGS_NSS_GPIO_Port,ANGS_NSS_Pin,GPIO_PIN_RESET);
 8001618:	2200      	movs	r2, #0
 800161a:	2140      	movs	r1, #64	@ 0x40
 800161c:	4864      	ldr	r0, [pc, #400]	@ (80017b0 <main+0x310>)
 800161e:	f005 f915 	bl	800684c <HAL_GPIO_WritePin>
	status =  HAL_SPI_TransmitReceive (&hspi2, outSPIdata, inSPIdata, 2, 100);
 8001622:	f107 0208 	add.w	r2, r7, #8
 8001626:	1d39      	adds	r1, r7, #4
 8001628:	2364      	movs	r3, #100	@ 0x64
 800162a:	9300      	str	r3, [sp, #0]
 800162c:	2302      	movs	r3, #2
 800162e:	4867      	ldr	r0, [pc, #412]	@ (80017cc <main+0x32c>)
 8001630:	f005 fe5f 	bl	80072f2 <HAL_SPI_TransmitReceive>
 8001634:	4603      	mov	r3, r0
 8001636:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	HAL_GPIO_WritePin(ANGS_NSS_GPIO_Port,ANGS_NSS_Pin,GPIO_PIN_SET);
 800163a:	2201      	movs	r2, #1
 800163c:	2140      	movs	r1, #64	@ 0x40
 800163e:	485c      	ldr	r0, [pc, #368]	@ (80017b0 <main+0x310>)
 8001640:	f005 f904 	bl	800684c <HAL_GPIO_WritePin>
	if (status == 0)
 8001644:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001648:	2b00      	cmp	r3, #0
 800164a:	d12a      	bne.n	80016a2 <main+0x202>
	  {
		asANGsensErr = ((inSPIdata[0] & 0xC0) >> 6) & 0x03;
 800164c:	7a3b      	ldrb	r3, [r7, #8]
 800164e:	099b      	lsrs	r3, r3, #6
 8001650:	b2da      	uxtb	r2, r3
 8001652:	4b5f      	ldr	r3, [pc, #380]	@ (80017d0 <main+0x330>)
 8001654:	701a      	strb	r2, [r3, #0]
		((uint8_t *)&u16arg)[1] = inSPIdata[0] & 0x3F;
 8001656:	7a3a      	ldrb	r2, [r7, #8]
 8001658:	f107 0312 	add.w	r3, r7, #18
 800165c:	3301      	adds	r3, #1
 800165e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8001662:	b2d2      	uxtb	r2, r2
 8001664:	701a      	strb	r2, [r3, #0]
		((uint8_t *)&u16arg)[0] = inSPIdata[1];
 8001666:	f107 0312 	add.w	r3, r7, #18
 800166a:	7a7a      	ldrb	r2, [r7, #9]
 800166c:	701a      	strb	r2, [r3, #0]
		asSensANG = (int16_t)u16arg - 8192;
 800166e:	8a7b      	ldrh	r3, [r7, #18]
 8001670:	f5a3 5300 	sub.w	r3, r3, #8192	@ 0x2000
 8001674:	b29b      	uxth	r3, r3
 8001676:	b21a      	sxth	r2, r3
 8001678:	4b56      	ldr	r3, [pc, #344]	@ (80017d4 <main+0x334>)
 800167a:	801a      	strh	r2, [r3, #0]
		asSensANGbk = asSensANG;
 800167c:	4b55      	ldr	r3, [pc, #340]	@ (80017d4 <main+0x334>)
 800167e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001682:	4b55      	ldr	r3, [pc, #340]	@ (80017d8 <main+0x338>)
 8001684:	801a      	strh	r2, [r3, #0]
		motorAngle = asSensANG;
 8001686:	4b53      	ldr	r3, [pc, #332]	@ (80017d4 <main+0x334>)
 8001688:	f9b3 2000 	ldrsh.w	r2, [r3]
 800168c:	4b53      	ldr	r3, [pc, #332]	@ (80017dc <main+0x33c>)
 800168e:	801a      	strh	r2, [r3, #0]
		motorExtAngle = motorAngle;
 8001690:	4b52      	ldr	r3, [pc, #328]	@ (80017dc <main+0x33c>)
 8001692:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001696:	4b52      	ldr	r3, [pc, #328]	@ (80017e0 <main+0x340>)
 8001698:	801a      	strh	r2, [r3, #0]
		angTurnsNbr = 0;
 800169a:	4b52      	ldr	r3, [pc, #328]	@ (80017e4 <main+0x344>)
 800169c:	2200      	movs	r2, #0
 800169e:	801a      	strh	r2, [r3, #0]
 80016a0:	e005      	b.n	80016ae <main+0x20e>
	  }
	else
	  {
		SendErrorSignal(ERR_SPI1, status);
 80016a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016a6:	4619      	mov	r1, r3
 80016a8:	2008      	movs	r0, #8
 80016aa:	f003 f929 	bl	8004900 <SendErrorSignal>
	  }

	/******	Initializing Motor PWM ********************************************/

	if (htim3.Init.Period != MPWMPER_MAX - 1)
 80016ae:	4b4e      	ldr	r3, [pc, #312]	@ (80017e8 <main+0x348>)
 80016b0:	68db      	ldr	r3, [r3, #12]
 80016b2:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d00b      	beq.n	80016d2 <main+0x232>
	  {
		htim3.Init.Period = MPWMPER_MAX - 1;
 80016ba:	4b4b      	ldr	r3, [pc, #300]	@ (80017e8 <main+0x348>)
 80016bc:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80016c0:	60da      	str	r2, [r3, #12]
		if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) Error_Handler();
 80016c2:	4849      	ldr	r0, [pc, #292]	@ (80017e8 <main+0x348>)
 80016c4:	f006 f9a6 	bl	8007a14 <HAL_TIM_PWM_Init>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <main+0x232>
 80016ce:	f003 f989 	bl	80049e4 <Error_Handler>
	  }
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80016d2:	4b45      	ldr	r3, [pc, #276]	@ (80017e8 <main+0x348>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2200      	movs	r2, #0
 80016d8:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 80016da:	4b43      	ldr	r3, [pc, #268]	@ (80017e8 <main+0x348>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2200      	movs	r2, #0
 80016e0:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80016e2:	2100      	movs	r1, #0
 80016e4:	4840      	ldr	r0, [pc, #256]	@ (80017e8 <main+0x348>)
 80016e6:	f006 f9ef 	bl	8007ac8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80016ea:	2104      	movs	r1, #4
 80016ec:	483e      	ldr	r0, [pc, #248]	@ (80017e8 <main+0x348>)
 80016ee:	f006 f9eb 	bl	8007ac8 <HAL_TIM_PWM_Start>


	/****** Initializing TIMERs ***********************************************/

	HAL_TIM_Base_Start_IT(&htim10);
 80016f2:	483e      	ldr	r0, [pc, #248]	@ (80017ec <main+0x34c>)
 80016f4:	f006 f92c 	bl	8007950 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_1);
 80016f8:	2100      	movs	r1, #0
 80016fa:	483d      	ldr	r0, [pc, #244]	@ (80017f0 <main+0x350>)
 80016fc:	f006 faee 	bl	8007cdc <HAL_TIM_IC_Start_IT>
	HAL_TIM_Base_Start(&htim4);
 8001700:	483c      	ldr	r0, [pc, #240]	@ (80017f4 <main+0x354>)
 8001702:	f006 f8cb 	bl	800789c <HAL_TIM_Base_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   mloopTick = 0;
 8001706:	4b3c      	ldr	r3, [pc, #240]	@ (80017f8 <main+0x358>)
 8001708:	2200      	movs	r2, #0
 800170a:	801a      	strh	r2, [r3, #0]
  while (1)
  {
	while (mloopTick == 0) continue;
 800170c:	e000      	b.n	8001710 <main+0x270>
 800170e:	bf00      	nop
 8001710:	4b39      	ldr	r3, [pc, #228]	@ (80017f8 <main+0x358>)
 8001712:	881b      	ldrh	r3, [r3, #0]
 8001714:	b29b      	uxth	r3, r3
 8001716:	2b00      	cmp	r3, #0
 8001718:	d0f9      	beq.n	800170e <main+0x26e>
	if (mloopTick > 1)
 800171a:	4b37      	ldr	r3, [pc, #220]	@ (80017f8 <main+0x358>)
 800171c:	881b      	ldrh	r3, [r3, #0]
 800171e:	b29b      	uxth	r3, r3
 8001720:	2b01      	cmp	r3, #1
 8001722:	d904      	bls.n	800172e <main+0x28e>
		SendErrorSignal(ERR_MCOVR,0);
 8001724:	2100      	movs	r1, #0
 8001726:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800172a:	f003 f8e9 	bl	8004900 <SendErrorSignal>
	mloopTick = 0;
 800172e:	4b32      	ldr	r3, [pc, #200]	@ (80017f8 <main+0x358>)
 8001730:	2200      	movs	r2, #0
 8001732:	801a      	strh	r2, [r3, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	ctrlLoopCnt++;
 8001734:	4b31      	ldr	r3, [pc, #196]	@ (80017fc <main+0x35c>)
 8001736:	881b      	ldrh	r3, [r3, #0]
 8001738:	3301      	adds	r3, #1
 800173a:	b29a      	uxth	r2, r3
 800173c:	4b2f      	ldr	r3, [pc, #188]	@ (80017fc <main+0x35c>)
 800173e:	801a      	strh	r2, [r3, #0]
	if (ctrlLoopCnt >= samplePeriod)
 8001740:	4b2e      	ldr	r3, [pc, #184]	@ (80017fc <main+0x35c>)
 8001742:	881a      	ldrh	r2, [r3, #0]
 8001744:	4b2e      	ldr	r3, [pc, #184]	@ (8001800 <main+0x360>)
 8001746:	881b      	ldrh	r3, [r3, #0]
 8001748:	429a      	cmp	r2, r3
 800174a:	f0c0 87bf 	bcc.w	80026cc <main+0x122c>
	  {
		/*****  Sampling RPM measurement *****************************************/

		// RPM Sampling
		if (nperCnt > 0)
 800174e:	4b2d      	ldr	r3, [pc, #180]	@ (8001804 <main+0x364>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d079      	beq.n	800184a <main+0x3aa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001756:	f3ef 8310 	mrs	r3, PRIMASK
 800175a:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 800175c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
		  {
			// Disabling Global Interrupt
			prim = __get_PRIMASK();
 800175e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  __ASM volatile ("cpsid i" : : : "memory");
 8001762:	b672      	cpsid	i
}
 8001764:	bf00      	nop
		    __disable_irq();
		    npercnt = nperCnt;
 8001766:	4b27      	ldr	r3, [pc, #156]	@ (8001804 <main+0x364>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		    nperacc = nperAcc;
 800176e:	4b26      	ldr	r3, [pc, #152]	@ (8001808 <main+0x368>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
			nperAcc = 0;
 8001776:	4b24      	ldr	r3, [pc, #144]	@ (8001808 <main+0x368>)
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
			nperCnt = 0;
 800177c:	4b21      	ldr	r3, [pc, #132]	@ (8001804 <main+0x364>)
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
			if (npercnt > 1)
 8001782:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001786:	2b01      	cmp	r3, #1
 8001788:	d942      	bls.n	8001810 <main+0x370>
				npaval = (float)nperacc / (float)npercnt;
 800178a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800178e:	ee07 3a90 	vmov	s15, r3
 8001792:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001796:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800179a:	ee07 3a90 	vmov	s15, r3
 800179e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017a6:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
 80017aa:	e039      	b.n	8001820 <main+0x380>
 80017ac:	2000066c 	.word	0x2000066c
 80017b0:	40020000 	.word	0x40020000
 80017b4:	40020800 	.word	0x40020800
 80017b8:	0800dc58 	.word	0x0800dc58
 80017bc:	0800dc48 	.word	0x0800dc48
 80017c0:	000d4924 	.word	0x000d4924
 80017c4:	40020400 	.word	0x40020400
 80017c8:	200004d2 	.word	0x200004d2
 80017cc:	200002fc 	.word	0x200002fc
 80017d0:	200004e6 	.word	0x200004e6
 80017d4:	200004e0 	.word	0x200004e0
 80017d8:	200004e2 	.word	0x200004e2
 80017dc:	20000528 	.word	0x20000528
 80017e0:	2000052a 	.word	0x2000052a
 80017e4:	200004e4 	.word	0x200004e4
 80017e8:	2000039c 	.word	0x2000039c
 80017ec:	2000042c 	.word	0x2000042c
 80017f0:	20000354 	.word	0x20000354
 80017f4:	200003e4 	.word	0x200003e4
 80017f8:	200004c0 	.word	0x200004c0
 80017fc:	200004c2 	.word	0x200004c2
 8001800:	20000014 	.word	0x20000014
 8001804:	200004f4 	.word	0x200004f4
 8001808:	200004f0 	.word	0x200004f0
 800180c:	4b4d1400 	.word	0x4b4d1400
			else
				npaval = (float)nperacc;
 8001810:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001814:	ee07 3a90 	vmov	s15, r3
 8001818:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800181c:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
			rpsmVal = (int32_t)(RPS_FACTOR / npaval);
 8001820:	ed5f 6a06 	vldr	s13, [pc, #-24]	@ 800180c <main+0x36c>
 8001824:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8001828:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800182c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001830:	ee17 2a90 	vmov	r2, s15
 8001834:	4b97      	ldr	r3, [pc, #604]	@ (8001a94 <main+0x5f4>)
 8001836:	601a      	str	r2, [r3, #0]
			rpsNoPulse = 0;
 8001838:	4b97      	ldr	r3, [pc, #604]	@ (8001a98 <main+0x5f8>)
 800183a:	2200      	movs	r2, #0
 800183c:	801a      	strh	r2, [r3, #0]
			// Enabling Global Interrupt
			if (!prim) __enable_irq();
 800183e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001842:	2b00      	cmp	r3, #0
 8001844:	d11b      	bne.n	800187e <main+0x3de>
  __ASM volatile ("cpsie i" : : : "memory");
 8001846:	b662      	cpsie	i
}
 8001848:	e019      	b.n	800187e <main+0x3de>
		  }
		else
		  {
			if (rpsmVal != 0)
 800184a:	4b92      	ldr	r3, [pc, #584]	@ (8001a94 <main+0x5f4>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d015      	beq.n	800187e <main+0x3de>
			  {
				rpsNoPulse++;
 8001852:	4b91      	ldr	r3, [pc, #580]	@ (8001a98 <main+0x5f8>)
 8001854:	881b      	ldrh	r3, [r3, #0]
 8001856:	b21b      	sxth	r3, r3
 8001858:	b29b      	uxth	r3, r3
 800185a:	3301      	adds	r3, #1
 800185c:	b29b      	uxth	r3, r3
 800185e:	b21a      	sxth	r2, r3
 8001860:	4b8d      	ldr	r3, [pc, #564]	@ (8001a98 <main+0x5f8>)
 8001862:	801a      	strh	r2, [r3, #0]
				if (rpsNoPulse > 2)
 8001864:	4b8c      	ldr	r3, [pc, #560]	@ (8001a98 <main+0x5f8>)
 8001866:	881b      	ldrh	r3, [r3, #0]
 8001868:	b21b      	sxth	r3, r3
 800186a:	2b02      	cmp	r3, #2
 800186c:	dd07      	ble.n	800187e <main+0x3de>
					rpsmVal = rpsmVal / 2;
 800186e:	4b89      	ldr	r3, [pc, #548]	@ (8001a94 <main+0x5f4>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	0fda      	lsrs	r2, r3, #31
 8001874:	4413      	add	r3, r2
 8001876:	105b      	asrs	r3, r3, #1
 8001878:	461a      	mov	r2, r3
 800187a:	4b86      	ldr	r3, [pc, #536]	@ (8001a94 <main+0x5f4>)
 800187c:	601a      	str	r2, [r3, #0]
			  }
		  }
		motorSpeed = (int16_t)rpsmVal;
 800187e:	4b85      	ldr	r3, [pc, #532]	@ (8001a94 <main+0x5f4>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	b21a      	sxth	r2, r3
 8001884:	4b85      	ldr	r3, [pc, #532]	@ (8001a9c <main+0x5fc>)
 8001886:	801a      	strh	r2, [r3, #0]

		/******	AS5047U Angle measurement ***************************************/

		regdata = ASREG_ANGLEUNC | 0x4000;
 8001888:	f647 73fe 	movw	r3, #32766	@ 0x7ffe
 800188c:	823b      	strh	r3, [r7, #16]
		outSPIdata[0] = ((uint8_t *)&regdata)[1];
 800188e:	7c7b      	ldrb	r3, [r7, #17]
 8001890:	713b      	strb	r3, [r7, #4]
		outSPIdata[1] = ((uint8_t *)&regdata)[0];
 8001892:	f107 0310 	add.w	r3, r7, #16
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	717b      	strb	r3, [r7, #5]
		HAL_GPIO_WritePin(ANGS_NSS_GPIO_Port,ANGS_NSS_Pin,GPIO_PIN_RESET);
 800189a:	2200      	movs	r2, #0
 800189c:	2140      	movs	r1, #64	@ 0x40
 800189e:	4880      	ldr	r0, [pc, #512]	@ (8001aa0 <main+0x600>)
 80018a0:	f004 ffd4 	bl	800684c <HAL_GPIO_WritePin>
		status =  HAL_SPI_TransmitReceive (&hspi2, outSPIdata, inSPIdata, 2, 100);
 80018a4:	f107 0208 	add.w	r2, r7, #8
 80018a8:	1d39      	adds	r1, r7, #4
 80018aa:	2364      	movs	r3, #100	@ 0x64
 80018ac:	9300      	str	r3, [sp, #0]
 80018ae:	2302      	movs	r3, #2
 80018b0:	487c      	ldr	r0, [pc, #496]	@ (8001aa4 <main+0x604>)
 80018b2:	f005 fd1e 	bl	80072f2 <HAL_SPI_TransmitReceive>
 80018b6:	4603      	mov	r3, r0
 80018b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		HAL_GPIO_WritePin(ANGS_NSS_GPIO_Port,ANGS_NSS_Pin,GPIO_PIN_SET);
 80018bc:	2201      	movs	r2, #1
 80018be:	2140      	movs	r1, #64	@ 0x40
 80018c0:	4877      	ldr	r0, [pc, #476]	@ (8001aa0 <main+0x600>)
 80018c2:	f004 ffc3 	bl	800684c <HAL_GPIO_WritePin>
		if (status == 0)
 80018c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d179      	bne.n	80019c2 <main+0x522>
		  {
			asANGsensErr = ((inSPIdata[0] & 0xC0) >> 6) & 0x03;
 80018ce:	7a3b      	ldrb	r3, [r7, #8]
 80018d0:	099b      	lsrs	r3, r3, #6
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	4b74      	ldr	r3, [pc, #464]	@ (8001aa8 <main+0x608>)
 80018d6:	701a      	strb	r2, [r3, #0]
			((uint8_t *)&u16arg)[1] = inSPIdata[0] & 0x3F;
 80018d8:	7a3a      	ldrb	r2, [r7, #8]
 80018da:	f107 0312 	add.w	r3, r7, #18
 80018de:	3301      	adds	r3, #1
 80018e0:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80018e4:	b2d2      	uxtb	r2, r2
 80018e6:	701a      	strb	r2, [r3, #0]
			((uint8_t *)&u16arg)[0] = inSPIdata[1];
 80018e8:	f107 0312 	add.w	r3, r7, #18
 80018ec:	7a7a      	ldrb	r2, [r7, #9]
 80018ee:	701a      	strb	r2, [r3, #0]
			asSensANG = (int16_t)u16arg - 8192;
 80018f0:	8a7b      	ldrh	r3, [r7, #18]
 80018f2:	f5a3 5300 	sub.w	r3, r3, #8192	@ 0x2000
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	b21a      	sxth	r2, r3
 80018fa:	4b6c      	ldr	r3, [pc, #432]	@ (8001aac <main+0x60c>)
 80018fc:	801a      	strh	r2, [r3, #0]
			if (abs(asSensANG - asSensANGbk) > 4096)
 80018fe:	4b6b      	ldr	r3, [pc, #428]	@ (8001aac <main+0x60c>)
 8001900:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001904:	461a      	mov	r2, r3
 8001906:	4b6a      	ldr	r3, [pc, #424]	@ (8001ab0 <main+0x610>)
 8001908:	f9b3 3000 	ldrsh.w	r3, [r3]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b00      	cmp	r3, #0
 8001910:	bfb8      	it	lt
 8001912:	425b      	neglt	r3, r3
 8001914:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001918:	dd17      	ble.n	800194a <main+0x4aa>
			  {
				if (asSensANG >= 0)
 800191a:	4b64      	ldr	r3, [pc, #400]	@ (8001aac <main+0x60c>)
 800191c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001920:	2b00      	cmp	r3, #0
 8001922:	db09      	blt.n	8001938 <main+0x498>
					angTurnsNbr++;
 8001924:	4b63      	ldr	r3, [pc, #396]	@ (8001ab4 <main+0x614>)
 8001926:	f9b3 3000 	ldrsh.w	r3, [r3]
 800192a:	b29b      	uxth	r3, r3
 800192c:	3301      	adds	r3, #1
 800192e:	b29b      	uxth	r3, r3
 8001930:	b21a      	sxth	r2, r3
 8001932:	4b60      	ldr	r3, [pc, #384]	@ (8001ab4 <main+0x614>)
 8001934:	801a      	strh	r2, [r3, #0]
 8001936:	e008      	b.n	800194a <main+0x4aa>
				else
					angTurnsNbr--;
 8001938:	4b5e      	ldr	r3, [pc, #376]	@ (8001ab4 <main+0x614>)
 800193a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800193e:	b29b      	uxth	r3, r3
 8001940:	3b01      	subs	r3, #1
 8001942:	b29b      	uxth	r3, r3
 8001944:	b21a      	sxth	r2, r3
 8001946:	4b5b      	ldr	r3, [pc, #364]	@ (8001ab4 <main+0x614>)
 8001948:	801a      	strh	r2, [r3, #0]
			  }
			switch (angTurnsNbr)
 800194a:	4b5a      	ldr	r3, [pc, #360]	@ (8001ab4 <main+0x614>)
 800194c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001950:	2b01      	cmp	r3, #1
 8001952:	d007      	beq.n	8001964 <main+0x4c4>
 8001954:	2b01      	cmp	r3, #1
 8001956:	dc21      	bgt.n	800199c <main+0x4fc>
 8001958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800195c:	d013      	beq.n	8001986 <main+0x4e6>
 800195e:	2b00      	cmp	r3, #0
 8001960:	d00b      	beq.n	800197a <main+0x4da>
 8001962:	e01b      	b.n	800199c <main+0x4fc>
			  {
				case 1:
					motorExtAngle = (asSensANG - 16384);
 8001964:	4b51      	ldr	r3, [pc, #324]	@ (8001aac <main+0x60c>)
 8001966:	f9b3 3000 	ldrsh.w	r3, [r3]
 800196a:	b29b      	uxth	r3, r3
 800196c:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8001970:	b29b      	uxth	r3, r3
 8001972:	b21a      	sxth	r2, r3
 8001974:	4b50      	ldr	r3, [pc, #320]	@ (8001ab8 <main+0x618>)
 8001976:	801a      	strh	r2, [r3, #0]
					break;
 8001978:	e018      	b.n	80019ac <main+0x50c>
				case 0:
					motorExtAngle = asSensANG;
 800197a:	4b4c      	ldr	r3, [pc, #304]	@ (8001aac <main+0x60c>)
 800197c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001980:	4b4d      	ldr	r3, [pc, #308]	@ (8001ab8 <main+0x618>)
 8001982:	801a      	strh	r2, [r3, #0]
					break;
 8001984:	e012      	b.n	80019ac <main+0x50c>
				case -1:
					motorExtAngle = (asSensANG + 16384);
 8001986:	4b49      	ldr	r3, [pc, #292]	@ (8001aac <main+0x60c>)
 8001988:	f9b3 3000 	ldrsh.w	r3, [r3]
 800198c:	b29b      	uxth	r3, r3
 800198e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001992:	b29b      	uxth	r3, r3
 8001994:	b21a      	sxth	r2, r3
 8001996:	4b48      	ldr	r3, [pc, #288]	@ (8001ab8 <main+0x618>)
 8001998:	801a      	strh	r2, [r3, #0]
					break;
 800199a:	e007      	b.n	80019ac <main+0x50c>
				default:
					motorExtAngle = asSensANG;
 800199c:	4b43      	ldr	r3, [pc, #268]	@ (8001aac <main+0x60c>)
 800199e:	f9b3 2000 	ldrsh.w	r2, [r3]
 80019a2:	4b45      	ldr	r3, [pc, #276]	@ (8001ab8 <main+0x618>)
 80019a4:	801a      	strh	r2, [r3, #0]
					angTurnsNbr = 0;
 80019a6:	4b43      	ldr	r3, [pc, #268]	@ (8001ab4 <main+0x614>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	801a      	strh	r2, [r3, #0]
			  }
			motorAngle = asSensANG;
 80019ac:	4b3f      	ldr	r3, [pc, #252]	@ (8001aac <main+0x60c>)
 80019ae:	f9b3 2000 	ldrsh.w	r2, [r3]
 80019b2:	4b42      	ldr	r3, [pc, #264]	@ (8001abc <main+0x61c>)
 80019b4:	801a      	strh	r2, [r3, #0]
			asSensANGbk = asSensANG;
 80019b6:	4b3d      	ldr	r3, [pc, #244]	@ (8001aac <main+0x60c>)
 80019b8:	f9b3 2000 	ldrsh.w	r2, [r3]
 80019bc:	4b3c      	ldr	r3, [pc, #240]	@ (8001ab0 <main+0x610>)
 80019be:	801a      	strh	r2, [r3, #0]
 80019c0:	e005      	b.n	80019ce <main+0x52e>
		  }
		else
		  {
			SendErrorSignal(ERR_SPI1, status);
 80019c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80019c6:	4619      	mov	r1, r3
 80019c8:	2008      	movs	r0, #8
 80019ca:	f002 ff99 	bl	8004900 <SendErrorSignal>
		  }

		/***** ADC measurements: Potentiometer 1 and 2 *************************/

		if (CheckADCChannelForDataAvailable(ADCH_POT1) > 0 &&
 80019ce:	2001      	movs	r0, #1
 80019d0:	f7ff fb98 	bl	8001104 <CheckADCChannelForDataAvailable>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	dd31      	ble.n	8001a3e <main+0x59e>
			CheckADCChannelForDataAvailable(ADCH_POT2) > 0)
 80019da:	2002      	movs	r0, #2
 80019dc:	f7ff fb92 	bl	8001104 <CheckADCChannelForDataAvailable>
 80019e0:	4603      	mov	r3, r0
		if (CheckADCChannelForDataAvailable(ADCH_POT1) > 0 &&
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	dd2b      	ble.n	8001a3e <main+0x59e>
		  {
			GetADCChannelData(ADCH_POT1, &u16arg);
 80019e6:	f107 0312 	add.w	r3, r7, #18
 80019ea:	4619      	mov	r1, r3
 80019ec:	2001      	movs	r0, #1
 80019ee:	f7ff fbc1 	bl	8001174 <GetADCChannelData>
			pot1Val = 16384 - (int16_t)u16arg;
 80019f2:	8a7b      	ldrh	r3, [r7, #18]
 80019f4:	f5c3 4380 	rsb	r3, r3, #16384	@ 0x4000
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	b21a      	sxth	r2, r3
 80019fc:	4b30      	ldr	r3, [pc, #192]	@ (8001ac0 <main+0x620>)
 80019fe:	801a      	strh	r2, [r3, #0]
			GetADCChannelData(ADCH_POT2, &u16arg);
 8001a00:	f107 0312 	add.w	r3, r7, #18
 8001a04:	4619      	mov	r1, r3
 8001a06:	2002      	movs	r0, #2
 8001a08:	f7ff fbb4 	bl	8001174 <GetADCChannelData>
			pot2Val = 16384 - (int16_t)u16arg;
 8001a0c:	8a7b      	ldrh	r3, [r7, #18]
 8001a0e:	f5c3 4380 	rsb	r3, r3, #16384	@ 0x4000
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	b21a      	sxth	r2, r3
 8001a16:	4b2b      	ldr	r3, [pc, #172]	@ (8001ac4 <main+0x624>)
 8001a18:	801a      	strh	r2, [r3, #0]
			// Setting Potentiometer to serve as setpoint
			if ((potSel & POTSEL_ST) == 0)
 8001a1a:	4b2b      	ldr	r3, [pc, #172]	@ (8001ac8 <main+0x628>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d105      	bne.n	8001a34 <main+0x594>
				potSVal = pot1Val;
 8001a28:	4b25      	ldr	r3, [pc, #148]	@ (8001ac0 <main+0x620>)
 8001a2a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001a2e:	4b27      	ldr	r3, [pc, #156]	@ (8001acc <main+0x62c>)
 8001a30:	801a      	strh	r2, [r3, #0]
 8001a32:	e004      	b.n	8001a3e <main+0x59e>
			else
				potSVal = pot2Val;
 8001a34:	4b23      	ldr	r3, [pc, #140]	@ (8001ac4 <main+0x624>)
 8001a36:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001a3a:	4b24      	ldr	r3, [pc, #144]	@ (8001acc <main+0x62c>)
 8001a3c:	801a      	strh	r2, [r3, #0]
		  }

		/****** Motor Control SetPoint Value selection ************************/

		if ((testMode & AUTOTEST_MODE) != 0)
 8001a3e:	4b24      	ldr	r3, [pc, #144]	@ (8001ad0 <main+0x630>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	b2db      	uxtb	r3, r3
 8001a44:	f003 0304 	and.w	r3, r3, #4
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d06f      	beq.n	8001b2c <main+0x68c>
		  { // Automatic Test Sequence mode
			if (testSigOutPnt < testSigInPnt)
 8001a4c:	4b21      	ldr	r3, [pc, #132]	@ (8001ad4 <main+0x634>)
 8001a4e:	881a      	ldrh	r2, [r3, #0]
 8001a50:	4b21      	ldr	r3, [pc, #132]	@ (8001ad8 <main+0x638>)
 8001a52:	881b      	ldrh	r3, [r3, #0]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d249      	bcs.n	8001aec <main+0x64c>
			  {
				dcmCtrlSetp = testSignal[testSigOutPnt];
 8001a58:	4b1e      	ldr	r3, [pc, #120]	@ (8001ad4 <main+0x634>)
 8001a5a:	881b      	ldrh	r3, [r3, #0]
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	4b1f      	ldr	r3, [pc, #124]	@ (8001adc <main+0x63c>)
 8001a60:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001a64:	b21a      	sxth	r2, r3
 8001a66:	4b1e      	ldr	r3, [pc, #120]	@ (8001ae0 <main+0x640>)
 8001a68:	801a      	strh	r2, [r3, #0]
				remTstamp = testSigOutPnt | AUTOTEST_TSMASK;
 8001a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad4 <main+0x634>)
 8001a6c:	881b      	ldrh	r3, [r3, #0]
 8001a6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001a72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae4 <main+0x644>)
 8001a7a:	801a      	strh	r2, [r3, #0]
				testSigOutPnt++;
 8001a7c:	4b15      	ldr	r3, [pc, #84]	@ (8001ad4 <main+0x634>)
 8001a7e:	881b      	ldrh	r3, [r3, #0]
 8001a80:	3301      	adds	r3, #1
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	4b13      	ldr	r3, [pc, #76]	@ (8001ad4 <main+0x634>)
 8001a86:	801a      	strh	r2, [r3, #0]
				ctrlTstamp = testSigOutPnt;
 8001a88:	4b12      	ldr	r3, [pc, #72]	@ (8001ad4 <main+0x634>)
 8001a8a:	881a      	ldrh	r2, [r3, #0]
 8001a8c:	4b16      	ldr	r3, [pc, #88]	@ (8001ae8 <main+0x648>)
 8001a8e:	801a      	strh	r2, [r3, #0]
 8001a90:	e04c      	b.n	8001b2c <main+0x68c>
 8001a92:	bf00      	nop
 8001a94:	200004ec 	.word	0x200004ec
 8001a98:	200004f8 	.word	0x200004f8
 8001a9c:	20000526 	.word	0x20000526
 8001aa0:	40020000 	.word	0x40020000
 8001aa4:	200002fc 	.word	0x200002fc
 8001aa8:	200004e6 	.word	0x200004e6
 8001aac:	200004e0 	.word	0x200004e0
 8001ab0:	200004e2 	.word	0x200004e2
 8001ab4:	200004e4 	.word	0x200004e4
 8001ab8:	2000052a 	.word	0x2000052a
 8001abc:	20000528 	.word	0x20000528
 8001ac0:	200004d8 	.word	0x200004d8
 8001ac4:	200004da 	.word	0x200004da
 8001ac8:	200004d6 	.word	0x200004d6
 8001acc:	200004dc 	.word	0x200004dc
 8001ad0:	20000668 	.word	0x20000668
 8001ad4:	2001066e 	.word	0x2001066e
 8001ad8:	2001066c 	.word	0x2001066c
 8001adc:	2000066c 	.word	0x2000066c
 8001ae0:	20000524 	.word	0x20000524
 8001ae4:	2000051c 	.word	0x2000051c
 8001ae8:	2000051a 	.word	0x2000051a
			  }
			else
			  {
				testMode &= ~AUTOTEST_MODE;
 8001aec:	4b55      	ldr	r3, [pc, #340]	@ (8001c44 <main+0x7a4>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	f023 0304 	bic.w	r3, r3, #4
 8001af6:	b2da      	uxtb	r2, r3
 8001af8:	4b52      	ldr	r3, [pc, #328]	@ (8001c44 <main+0x7a4>)
 8001afa:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(YEL6_LED_GPIO_Port,YEL6_LED_Pin,GPIO_PIN_RESET);
 8001afc:	2200      	movs	r2, #0
 8001afe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b02:	4851      	ldr	r0, [pc, #324]	@ (8001c48 <main+0x7a8>)
 8001b04:	f004 fea2 	bl	800684c <HAL_GPIO_WritePin>
				ledState &= ~LEDY6_STATE;
 8001b08:	4b50      	ldr	r3, [pc, #320]	@ (8001c4c <main+0x7ac>)
 8001b0a:	881b      	ldrh	r3, [r3, #0]
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	f023 0320 	bic.w	r3, r3, #32
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	4b4d      	ldr	r3, [pc, #308]	@ (8001c4c <main+0x7ac>)
 8001b16:	801a      	strh	r2, [r3, #0]
				testStop = ON;
 8001b18:	4b4d      	ldr	r3, [pc, #308]	@ (8001c50 <main+0x7b0>)
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	801a      	strh	r2, [r3, #0]
				ctrlTstamp = 0;
 8001b1e:	4b4d      	ldr	r3, [pc, #308]	@ (8001c54 <main+0x7b4>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	801a      	strh	r2, [r3, #0]
				remTstamp = ctrlTstamp;
 8001b24:	4b4b      	ldr	r3, [pc, #300]	@ (8001c54 <main+0x7b4>)
 8001b26:	881a      	ldrh	r2, [r3, #0]
 8001b28:	4b4b      	ldr	r3, [pc, #300]	@ (8001c58 <main+0x7b8>)
 8001b2a:	801a      	strh	r2, [r3, #0]
			  }
		  }
		if ((testMode & AUTOTEST_MODE) == 0)
 8001b2c:	4b45      	ldr	r3, [pc, #276]	@ (8001c44 <main+0x7a4>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	f003 0304 	and.w	r3, r3, #4
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d142      	bne.n	8001bc0 <main+0x720>
		  {
			if ((testMode & REMOTE_MODE) != 0)
 8001b3a:	4b42      	ldr	r3, [pc, #264]	@ (8001c44 <main+0x7a4>)
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	f003 0301 	and.w	r3, r3, #1
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d017      	beq.n	8001b78 <main+0x6d8>
			  { // Remote mode
				dcmCtrlSetp = remCtrlVal;
 8001b48:	4b44      	ldr	r3, [pc, #272]	@ (8001c5c <main+0x7bc>)
 8001b4a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001b4e:	4b44      	ldr	r3, [pc, #272]	@ (8001c60 <main+0x7c0>)
 8001b50:	801a      	strh	r2, [r3, #0]
				remTstamp = ctrlTstamp;
 8001b52:	4b40      	ldr	r3, [pc, #256]	@ (8001c54 <main+0x7b4>)
 8001b54:	881a      	ldrh	r2, [r3, #0]
 8001b56:	4b40      	ldr	r3, [pc, #256]	@ (8001c58 <main+0x7b8>)
 8001b58:	801a      	strh	r2, [r3, #0]
				ctrlTstamp++;
 8001b5a:	4b3e      	ldr	r3, [pc, #248]	@ (8001c54 <main+0x7b4>)
 8001b5c:	881b      	ldrh	r3, [r3, #0]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	b29a      	uxth	r2, r3
 8001b62:	4b3c      	ldr	r3, [pc, #240]	@ (8001c54 <main+0x7b4>)
 8001b64:	801a      	strh	r2, [r3, #0]
				if (ctrlTstamp >= TSTAMP_MAX) ctrlTstamp = 0;
 8001b66:	4b3b      	ldr	r3, [pc, #236]	@ (8001c54 <main+0x7b4>)
 8001b68:	881b      	ldrh	r3, [r3, #0]
 8001b6a:	b21b      	sxth	r3, r3
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	da27      	bge.n	8001bc0 <main+0x720>
 8001b70:	4b38      	ldr	r3, [pc, #224]	@ (8001c54 <main+0x7b4>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	801a      	strh	r2, [r3, #0]
 8001b76:	e023      	b.n	8001bc0 <main+0x720>
			  }
			else
			  { // Local mode
				if (potSVal != potSValBk)
 8001b78:	4b3a      	ldr	r3, [pc, #232]	@ (8001c64 <main+0x7c4>)
 8001b7a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001b7e:	4b3a      	ldr	r3, [pc, #232]	@ (8001c68 <main+0x7c8>)
 8001b80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d009      	beq.n	8001b9c <main+0x6fc>
				  {
					dcmCtrlSetp = potSVal;
 8001b88:	4b36      	ldr	r3, [pc, #216]	@ (8001c64 <main+0x7c4>)
 8001b8a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001b8e:	4b34      	ldr	r3, [pc, #208]	@ (8001c60 <main+0x7c0>)
 8001b90:	801a      	strh	r2, [r3, #0]
					potSValBk = potSVal;
 8001b92:	4b34      	ldr	r3, [pc, #208]	@ (8001c64 <main+0x7c4>)
 8001b94:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001b98:	4b33      	ldr	r3, [pc, #204]	@ (8001c68 <main+0x7c8>)
 8001b9a:	801a      	strh	r2, [r3, #0]
				  }
				remTstamp = ctrlTstamp;
 8001b9c:	4b2d      	ldr	r3, [pc, #180]	@ (8001c54 <main+0x7b4>)
 8001b9e:	881a      	ldrh	r2, [r3, #0]
 8001ba0:	4b2d      	ldr	r3, [pc, #180]	@ (8001c58 <main+0x7b8>)
 8001ba2:	801a      	strh	r2, [r3, #0]
				ctrlTstamp++;
 8001ba4:	4b2b      	ldr	r3, [pc, #172]	@ (8001c54 <main+0x7b4>)
 8001ba6:	881b      	ldrh	r3, [r3, #0]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	b29a      	uxth	r2, r3
 8001bac:	4b29      	ldr	r3, [pc, #164]	@ (8001c54 <main+0x7b4>)
 8001bae:	801a      	strh	r2, [r3, #0]
				if (ctrlTstamp >= TSTAMP_MAX) ctrlTstamp = 0;
 8001bb0:	4b28      	ldr	r3, [pc, #160]	@ (8001c54 <main+0x7b4>)
 8001bb2:	881b      	ldrh	r3, [r3, #0]
 8001bb4:	b21b      	sxth	r3, r3
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	da02      	bge.n	8001bc0 <main+0x720>
 8001bba:	4b26      	ldr	r3, [pc, #152]	@ (8001c54 <main+0x7b4>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	801a      	strh	r2, [r3, #0]
			  }
		  }

		/****** Motor Control Action ******************************************/

		if ((motorCtrlSt & DCMCTST_IGN) > 0)
 8001bc0:	4b2a      	ldr	r3, [pc, #168]	@ (8001c6c <main+0x7cc>)
 8001bc2:	881b      	ldrh	r3, [r3, #0]
 8001bc4:	f003 0301 	and.w	r3, r3, #1
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	f340 84d8 	ble.w	800257e <main+0x10de>
		  { // Ignition ON
			HAL_GPIO_WritePin(DCMC_EN_B_GPIO_Port,DCMC_EN_B_Pin,GPIO_PIN_SET);
 8001bce:	2201      	movs	r2, #1
 8001bd0:	2102      	movs	r1, #2
 8001bd2:	4827      	ldr	r0, [pc, #156]	@ (8001c70 <main+0x7d0>)
 8001bd4:	f004 fe3a 	bl	800684c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DCMC_EN_A_GPIO_Port,DCMC_EN_A_Pin,GPIO_PIN_SET);
 8001bd8:	2201      	movs	r2, #1
 8001bda:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bde:	481a      	ldr	r0, [pc, #104]	@ (8001c48 <main+0x7a8>)
 8001be0:	f004 fe34 	bl	800684c <HAL_GPIO_WritePin>
			if ((motorCtrlSt & DCMCTST_BRAKE) == 0)
 8001be4:	4b21      	ldr	r3, [pc, #132]	@ (8001c6c <main+0x7cc>)
 8001be6:	881b      	ldrh	r3, [r3, #0]
 8001be8:	f003 0302 	and.w	r3, r3, #2
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	f040 849d 	bne.w	800252c <main+0x108c>
			  { // Ignition ON; Brake OFF
				// Motor Speed Controller
				switch (motorCtrlType)
 8001bf2:	4b20      	ldr	r3, [pc, #128]	@ (8001c74 <main+0x7d4>)
 8001bf4:	881b      	ldrh	r3, [r3, #0]
 8001bf6:	3b01      	subs	r3, #1
 8001bf8:	2b04      	cmp	r3, #4
 8001bfa:	f200 8402 	bhi.w	8002402 <main+0xf62>
 8001bfe:	a201      	add	r2, pc, #4	@ (adr r2, 8001c04 <main+0x764>)
 8001c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c04:	080022e3 	.word	0x080022e3
 8001c08:	080021b9 	.word	0x080021b9
 8001c0c:	080020d9 	.word	0x080020d9
 8001c10:	08001f15 	.word	0x08001f15
 8001c14:	08001c19 	.word	0x08001c19
				  {
					case MSERVO_LQG:
						if (dcmCtrlSetp > SANGLE_MAX)
 8001c18:	4b11      	ldr	r3, [pc, #68]	@ (8001c60 <main+0x7c0>)
 8001c1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c22:	dd04      	ble.n	8001c2e <main+0x78e>
							i16arg = SANGLE_MAX;
 8001c24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c28:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
 8001c2c:	e028      	b.n	8001c80 <main+0x7e0>
						else if (dcmCtrlSetp < SANGLE_MIN)
 8001c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c60 <main+0x7c0>)
 8001c30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c34:	f513 5f00 	cmn.w	r3, #8192	@ 0x2000
 8001c38:	da1e      	bge.n	8001c78 <main+0x7d8>
							i16arg = SANGLE_MIN;
 8001c3a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001c3e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
 8001c42:	e01d      	b.n	8001c80 <main+0x7e0>
 8001c44:	20000668 	.word	0x20000668
 8001c48:	40020000 	.word	0x40020000
 8001c4c:	200004d2 	.word	0x200004d2
 8001c50:	20010674 	.word	0x20010674
 8001c54:	2000051a 	.word	0x2000051a
 8001c58:	2000051c 	.word	0x2000051c
 8001c5c:	200004de 	.word	0x200004de
 8001c60:	20000524 	.word	0x20000524
 8001c64:	200004dc 	.word	0x200004dc
 8001c68:	20000006 	.word	0x20000006
 8001c6c:	20000518 	.word	0x20000518
 8001c70:	40020800 	.word	0x40020800
 8001c74:	2000052c 	.word	0x2000052c
						else
							i16arg = dcmCtrlSetp;
 8001c78:	4bb1      	ldr	r3, [pc, #708]	@ (8001f40 <main+0xaa0>)
 8001c7a:	881b      	ldrh	r3, [r3, #0]
 8001c7c:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
						u = - (double)(i16arg - motorExtAngle);
 8001c80:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8001c84:	4aaf      	ldr	r2, [pc, #700]	@ (8001f44 <main+0xaa4>)
 8001c86:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001c8a:	1a9b      	subs	r3, r3, r2
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7fe fc51 	bl	8000534 <__aeabi_i2d>
 8001c92:	4602      	mov	r2, r0
 8001c94:	460b      	mov	r3, r1
 8001c96:	4611      	mov	r1, r2
 8001c98:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001c9a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001c9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
						x0 = mcglAc[0][0] * mcglPx0 + mcglAc[0][1] * mcglPx1 + mcglAc[0][2] * mcglPx2 + mcglBc[0] * u;
 8001ca0:	4ba9      	ldr	r3, [pc, #676]	@ (8001f48 <main+0xaa8>)
 8001ca2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ca6:	4ba9      	ldr	r3, [pc, #676]	@ (8001f4c <main+0xaac>)
 8001ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cac:	f7fe fcac 	bl	8000608 <__aeabi_dmul>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	4614      	mov	r4, r2
 8001cb6:	461d      	mov	r5, r3
 8001cb8:	4ba3      	ldr	r3, [pc, #652]	@ (8001f48 <main+0xaa8>)
 8001cba:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001cbe:	4ba4      	ldr	r3, [pc, #656]	@ (8001f50 <main+0xab0>)
 8001cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cc4:	f7fe fca0 	bl	8000608 <__aeabi_dmul>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	460b      	mov	r3, r1
 8001ccc:	4620      	mov	r0, r4
 8001cce:	4629      	mov	r1, r5
 8001cd0:	f7fe fae4 	bl	800029c <__adddf3>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	4614      	mov	r4, r2
 8001cda:	461d      	mov	r5, r3
 8001cdc:	4b9a      	ldr	r3, [pc, #616]	@ (8001f48 <main+0xaa8>)
 8001cde:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001ce2:	4b9c      	ldr	r3, [pc, #624]	@ (8001f54 <main+0xab4>)
 8001ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce8:	f7fe fc8e 	bl	8000608 <__aeabi_dmul>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	4620      	mov	r0, r4
 8001cf2:	4629      	mov	r1, r5
 8001cf4:	f7fe fad2 	bl	800029c <__adddf3>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	4614      	mov	r4, r2
 8001cfe:	461d      	mov	r5, r3
 8001d00:	4b95      	ldr	r3, [pc, #596]	@ (8001f58 <main+0xab8>)
 8001d02:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d06:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001d0a:	f7fe fc7d 	bl	8000608 <__aeabi_dmul>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	460b      	mov	r3, r1
 8001d12:	4620      	mov	r0, r4
 8001d14:	4629      	mov	r1, r5
 8001d16:	f7fe fac1 	bl	800029c <__adddf3>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
						x1 = mcglAc[1][0] * mcglPx0 + mcglAc[1][1] * mcglPx1 + mcglAc[1][2] * mcglPx2 + mcglBc[1] * u;
 8001d22:	4b89      	ldr	r3, [pc, #548]	@ (8001f48 <main+0xaa8>)
 8001d24:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001d28:	4b88      	ldr	r3, [pc, #544]	@ (8001f4c <main+0xaac>)
 8001d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d2e:	f7fe fc6b 	bl	8000608 <__aeabi_dmul>
 8001d32:	4602      	mov	r2, r0
 8001d34:	460b      	mov	r3, r1
 8001d36:	4614      	mov	r4, r2
 8001d38:	461d      	mov	r5, r3
 8001d3a:	4b83      	ldr	r3, [pc, #524]	@ (8001f48 <main+0xaa8>)
 8001d3c:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8001d40:	4b83      	ldr	r3, [pc, #524]	@ (8001f50 <main+0xab0>)
 8001d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d46:	f7fe fc5f 	bl	8000608 <__aeabi_dmul>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	4620      	mov	r0, r4
 8001d50:	4629      	mov	r1, r5
 8001d52:	f7fe faa3 	bl	800029c <__adddf3>
 8001d56:	4602      	mov	r2, r0
 8001d58:	460b      	mov	r3, r1
 8001d5a:	4614      	mov	r4, r2
 8001d5c:	461d      	mov	r5, r3
 8001d5e:	4b7a      	ldr	r3, [pc, #488]	@ (8001f48 <main+0xaa8>)
 8001d60:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001d64:	4b7b      	ldr	r3, [pc, #492]	@ (8001f54 <main+0xab4>)
 8001d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d6a:	f7fe fc4d 	bl	8000608 <__aeabi_dmul>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	460b      	mov	r3, r1
 8001d72:	4620      	mov	r0, r4
 8001d74:	4629      	mov	r1, r5
 8001d76:	f7fe fa91 	bl	800029c <__adddf3>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	4614      	mov	r4, r2
 8001d80:	461d      	mov	r5, r3
 8001d82:	4b75      	ldr	r3, [pc, #468]	@ (8001f58 <main+0xab8>)
 8001d84:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001d88:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001d8c:	f7fe fc3c 	bl	8000608 <__aeabi_dmul>
 8001d90:	4602      	mov	r2, r0
 8001d92:	460b      	mov	r3, r1
 8001d94:	4620      	mov	r0, r4
 8001d96:	4629      	mov	r1, r5
 8001d98:	f7fe fa80 	bl	800029c <__adddf3>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	460b      	mov	r3, r1
 8001da0:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
						x2 = mcglAc[2][0] * mcglPx0 + mcglAc[2][1] * mcglPx1 + mcglAc[2][2] * mcglPx2 + mcglBc[2] * u;
 8001da4:	4b68      	ldr	r3, [pc, #416]	@ (8001f48 <main+0xaa8>)
 8001da6:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8001daa:	4b68      	ldr	r3, [pc, #416]	@ (8001f4c <main+0xaac>)
 8001dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db0:	f7fe fc2a 	bl	8000608 <__aeabi_dmul>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	4614      	mov	r4, r2
 8001dba:	461d      	mov	r5, r3
 8001dbc:	4b62      	ldr	r3, [pc, #392]	@ (8001f48 <main+0xaa8>)
 8001dbe:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8001dc2:	4b63      	ldr	r3, [pc, #396]	@ (8001f50 <main+0xab0>)
 8001dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc8:	f7fe fc1e 	bl	8000608 <__aeabi_dmul>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	460b      	mov	r3, r1
 8001dd0:	4620      	mov	r0, r4
 8001dd2:	4629      	mov	r1, r5
 8001dd4:	f7fe fa62 	bl	800029c <__adddf3>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	4614      	mov	r4, r2
 8001dde:	461d      	mov	r5, r3
 8001de0:	4b59      	ldr	r3, [pc, #356]	@ (8001f48 <main+0xaa8>)
 8001de2:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001de6:	4b5b      	ldr	r3, [pc, #364]	@ (8001f54 <main+0xab4>)
 8001de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dec:	f7fe fc0c 	bl	8000608 <__aeabi_dmul>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	4620      	mov	r0, r4
 8001df6:	4629      	mov	r1, r5
 8001df8:	f7fe fa50 	bl	800029c <__adddf3>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	460b      	mov	r3, r1
 8001e00:	4614      	mov	r4, r2
 8001e02:	461d      	mov	r5, r3
 8001e04:	4b54      	ldr	r3, [pc, #336]	@ (8001f58 <main+0xab8>)
 8001e06:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001e0a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001e0e:	f7fe fbfb 	bl	8000608 <__aeabi_dmul>
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	4620      	mov	r0, r4
 8001e18:	4629      	mov	r1, r5
 8001e1a:	f7fe fa3f 	bl	800029c <__adddf3>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	460b      	mov	r3, r1
 8001e22:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
						y = mcglCc[0] * mcglPx0 + mcglCc[1] * mcglPx1 + mcglCc[2] * mcglPx2 + mcglDc * u;
 8001e26:	4b4d      	ldr	r3, [pc, #308]	@ (8001f5c <main+0xabc>)
 8001e28:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e2c:	4b47      	ldr	r3, [pc, #284]	@ (8001f4c <main+0xaac>)
 8001e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e32:	f7fe fbe9 	bl	8000608 <__aeabi_dmul>
 8001e36:	4602      	mov	r2, r0
 8001e38:	460b      	mov	r3, r1
 8001e3a:	4614      	mov	r4, r2
 8001e3c:	461d      	mov	r5, r3
 8001e3e:	4b47      	ldr	r3, [pc, #284]	@ (8001f5c <main+0xabc>)
 8001e40:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001e44:	4b42      	ldr	r3, [pc, #264]	@ (8001f50 <main+0xab0>)
 8001e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e4a:	f7fe fbdd 	bl	8000608 <__aeabi_dmul>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	460b      	mov	r3, r1
 8001e52:	4620      	mov	r0, r4
 8001e54:	4629      	mov	r1, r5
 8001e56:	f7fe fa21 	bl	800029c <__adddf3>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	4614      	mov	r4, r2
 8001e60:	461d      	mov	r5, r3
 8001e62:	4b3e      	ldr	r3, [pc, #248]	@ (8001f5c <main+0xabc>)
 8001e64:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001e68:	4b3a      	ldr	r3, [pc, #232]	@ (8001f54 <main+0xab4>)
 8001e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e6e:	f7fe fbcb 	bl	8000608 <__aeabi_dmul>
 8001e72:	4602      	mov	r2, r0
 8001e74:	460b      	mov	r3, r1
 8001e76:	4620      	mov	r0, r4
 8001e78:	4629      	mov	r1, r5
 8001e7a:	f7fe fa0f 	bl	800029c <__adddf3>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	4614      	mov	r4, r2
 8001e84:	461d      	mov	r5, r3
 8001e86:	4b36      	ldr	r3, [pc, #216]	@ (8001f60 <main+0xac0>)
 8001e88:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e8c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001e90:	f7fe fbba 	bl	8000608 <__aeabi_dmul>
 8001e94:	4602      	mov	r2, r0
 8001e96:	460b      	mov	r3, r1
 8001e98:	4620      	mov	r0, r4
 8001e9a:	4629      	mov	r1, r5
 8001e9c:	f7fe f9fe 	bl	800029c <__adddf3>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
						if (y > (double)ACTVAL_MAX)
 8001ea8:	a321      	add	r3, pc, #132	@ (adr r3, 8001f30 <main+0xa90>)
 8001eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eae:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001eb2:	f7fe fe39 	bl	8000b28 <__aeabi_dcmpgt>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d004      	beq.n	8001ec6 <main+0xa26>
							motorSpeed = ACTVAL_MAX;
 8001ebc:	4b29      	ldr	r3, [pc, #164]	@ (8001f64 <main+0xac4>)
 8001ebe:	f643 72f0 	movw	r2, #16368	@ 0x3ff0
 8001ec2:	801a      	strh	r2, [r3, #0]
 8001ec4:	e016      	b.n	8001ef4 <main+0xa54>
						else if (y < (double)ACTVAL_MIN)
 8001ec6:	a31c      	add	r3, pc, #112	@ (adr r3, 8001f38 <main+0xa98>)
 8001ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ecc:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001ed0:	f7fe fe0c 	bl	8000aec <__aeabi_dcmplt>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d004      	beq.n	8001ee4 <main+0xa44>
							motorSpeed = ACTVAL_MIN;
 8001eda:	4b22      	ldr	r3, [pc, #136]	@ (8001f64 <main+0xac4>)
 8001edc:	f24c 0210 	movw	r2, #49168	@ 0xc010
 8001ee0:	801a      	strh	r2, [r3, #0]
 8001ee2:	e007      	b.n	8001ef4 <main+0xa54>
						else
							motorSpeed = (int16_t)y;
 8001ee4:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001ee8:	f7fe fe3e 	bl	8000b68 <__aeabi_d2iz>
 8001eec:	4603      	mov	r3, r0
 8001eee:	b21a      	sxth	r2, r3
 8001ef0:	4b1c      	ldr	r3, [pc, #112]	@ (8001f64 <main+0xac4>)
 8001ef2:	801a      	strh	r2, [r3, #0]
						mcglPx0 = x0;
 8001ef4:	4915      	ldr	r1, [pc, #84]	@ (8001f4c <main+0xaac>)
 8001ef6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001efa:	e9c1 2300 	strd	r2, r3, [r1]
						mcglPx1 = x1;
 8001efe:	4914      	ldr	r1, [pc, #80]	@ (8001f50 <main+0xab0>)
 8001f00:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001f04:	e9c1 2300 	strd	r2, r3, [r1]
						mcglPx2 = x2;
 8001f08:	4912      	ldr	r1, [pc, #72]	@ (8001f54 <main+0xab4>)
 8001f0a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001f0e:	e9c1 2300 	strd	r2, r3, [r1]
						break;
 8001f12:	e2b8      	b.n	8002486 <main+0xfe6>
					case MSERVO_PIPROP:
						if (dcmCtrlSetp > SANGLE_MAX)
 8001f14:	4b0a      	ldr	r3, [pc, #40]	@ (8001f40 <main+0xaa0>)
 8001f16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f1e:	dd23      	ble.n	8001f68 <main+0xac8>
							i16arg = SANGLE_MAX;
 8001f20:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f24:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
 8001f28:	e02d      	b.n	8001f86 <main+0xae6>
 8001f2a:	bf00      	nop
 8001f2c:	f3af 8000 	nop.w
 8001f30:	00000000 	.word	0x00000000
 8001f34:	40cff800 	.word	0x40cff800
 8001f38:	00000000 	.word	0x00000000
 8001f3c:	c0cff800 	.word	0xc0cff800
 8001f40:	20000524 	.word	0x20000524
 8001f44:	2000052a 	.word	0x2000052a
 8001f48:	20000030 	.word	0x20000030
 8001f4c:	20000640 	.word	0x20000640
 8001f50:	20000648 	.word	0x20000648
 8001f54:	20000650 	.word	0x20000650
 8001f58:	20000078 	.word	0x20000078
 8001f5c:	20000090 	.word	0x20000090
 8001f60:	20000638 	.word	0x20000638
 8001f64:	20000526 	.word	0x20000526
						else if (dcmCtrlSetp < SANGLE_MIN)
 8001f68:	4b89      	ldr	r3, [pc, #548]	@ (8002190 <main+0xcf0>)
 8001f6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f6e:	f513 5f00 	cmn.w	r3, #8192	@ 0x2000
 8001f72:	da04      	bge.n	8001f7e <main+0xade>
							i16arg = SANGLE_MIN;
 8001f74:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001f78:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
 8001f7c:	e003      	b.n	8001f86 <main+0xae6>
						else
							i16arg = dcmCtrlSetp;
 8001f7e:	4b84      	ldr	r3, [pc, #528]	@ (8002190 <main+0xcf0>)
 8001f80:	881b      	ldrh	r3, [r3, #0]
 8001f82:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
						i32arg = (int32_t)(mcServoPropGain * (float)(i16arg - motorExtAngle));
 8001f86:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8001f8a:	4a82      	ldr	r2, [pc, #520]	@ (8002194 <main+0xcf4>)
 8001f8c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001f90:	1a9b      	subs	r3, r3, r2
 8001f92:	ee07 3a90 	vmov	s15, r3
 8001f96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f9a:	4b7f      	ldr	r3, [pc, #508]	@ (8002198 <main+0xcf8>)
 8001f9c:	edd3 7a00 	vldr	s15, [r3]
 8001fa0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fa4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fa8:	ee17 3a90 	vmov	r3, s15
 8001fac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
						xval = (double)(i32arg - motorSpeed);
 8001fb0:	4b7a      	ldr	r3, [pc, #488]	@ (800219c <main+0xcfc>)
 8001fb2:	881b      	ldrh	r3, [r3, #0]
 8001fb4:	b21b      	sxth	r3, r3
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001fbc:	1a9b      	subs	r3, r3, r2
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7fe fab8 	bl	8000534 <__aeabi_i2d>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
						xtmp = xval + xval / mcServoPIRPMTi - xvalPI;
 8001fcc:	4b74      	ldr	r3, [pc, #464]	@ (80021a0 <main+0xd00>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7fe fac1 	bl	8000558 <__aeabi_f2d>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	460b      	mov	r3, r1
 8001fda:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001fde:	f7fe fc3d 	bl	800085c <__aeabi_ddiv>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	4610      	mov	r0, r2
 8001fe8:	4619      	mov	r1, r3
 8001fea:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001fee:	f7fe f955 	bl	800029c <__adddf3>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	4610      	mov	r0, r2
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4b6a      	ldr	r3, [pc, #424]	@ (80021a4 <main+0xd04>)
 8001ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002000:	f7fe f94a 	bl	8000298 <__aeabi_dsub>
 8002004:	4602      	mov	r2, r0
 8002006:	460b      	mov	r3, r1
 8002008:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
						yval = yvalPI + mcServoPIRPMGain * xtmp;
 800200c:	4b66      	ldr	r3, [pc, #408]	@ (80021a8 <main+0xd08>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4618      	mov	r0, r3
 8002012:	f7fe faa1 	bl	8000558 <__aeabi_f2d>
 8002016:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800201a:	f7fe faf5 	bl	8000608 <__aeabi_dmul>
 800201e:	4602      	mov	r2, r0
 8002020:	460b      	mov	r3, r1
 8002022:	4610      	mov	r0, r2
 8002024:	4619      	mov	r1, r3
 8002026:	4b61      	ldr	r3, [pc, #388]	@ (80021ac <main+0xd0c>)
 8002028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202c:	f7fe f936 	bl	800029c <__adddf3>
 8002030:	4602      	mov	r2, r0
 8002032:	460b      	mov	r3, r1
 8002034:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
						if (yval > WINDUP_MAX)
 8002038:	a34d      	add	r3, pc, #308	@ (adr r3, 8002170 <main+0xcd0>)
 800203a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800203e:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8002042:	f7fe fd71 	bl	8000b28 <__aeabi_dcmpgt>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d005      	beq.n	8002058 <main+0xbb8>
							yval = WINDUP_MAX;
 800204c:	a348      	add	r3, pc, #288	@ (adr r3, 8002170 <main+0xcd0>)
 800204e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002052:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
 8002056:	e00e      	b.n	8002076 <main+0xbd6>
						else if (yval < WINDUP_MIN)
 8002058:	a347      	add	r3, pc, #284	@ (adr r3, 8002178 <main+0xcd8>)
 800205a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800205e:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8002062:	f7fe fd43 	bl	8000aec <__aeabi_dcmplt>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d004      	beq.n	8002076 <main+0xbd6>
							yval = WINDUP_MIN;
 800206c:	a342      	add	r3, pc, #264	@ (adr r3, 8002178 <main+0xcd8>)
 800206e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002072:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
						if (yval > (double)ACTVAL_MAX)
 8002076:	a342      	add	r3, pc, #264	@ (adr r3, 8002180 <main+0xce0>)
 8002078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207c:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8002080:	f7fe fd52 	bl	8000b28 <__aeabi_dcmpgt>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d004      	beq.n	8002094 <main+0xbf4>
							motorActVal = ACTVAL_MAX;
 800208a:	4b49      	ldr	r3, [pc, #292]	@ (80021b0 <main+0xd10>)
 800208c:	f643 72f0 	movw	r2, #16368	@ 0x3ff0
 8002090:	801a      	strh	r2, [r3, #0]
 8002092:	e016      	b.n	80020c2 <main+0xc22>
						else if (yval < (double)ACTVAL_MIN)
 8002094:	a33c      	add	r3, pc, #240	@ (adr r3, 8002188 <main+0xce8>)
 8002096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800209a:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 800209e:	f7fe fd25 	bl	8000aec <__aeabi_dcmplt>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d004      	beq.n	80020b2 <main+0xc12>
							motorActVal = ACTVAL_MIN;
 80020a8:	4b41      	ldr	r3, [pc, #260]	@ (80021b0 <main+0xd10>)
 80020aa:	f24c 0210 	movw	r2, #49168	@ 0xc010
 80020ae:	801a      	strh	r2, [r3, #0]
 80020b0:	e007      	b.n	80020c2 <main+0xc22>
						else
							motorActVal = (int16_t)yval;
 80020b2:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 80020b6:	f7fe fd57 	bl	8000b68 <__aeabi_d2iz>
 80020ba:	4603      	mov	r3, r0
 80020bc:	b21a      	sxth	r2, r3
 80020be:	4b3c      	ldr	r3, [pc, #240]	@ (80021b0 <main+0xd10>)
 80020c0:	801a      	strh	r2, [r3, #0]
						yvalPI = yval;
 80020c2:	493a      	ldr	r1, [pc, #232]	@ (80021ac <main+0xd0c>)
 80020c4:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 80020c8:	e9c1 2300 	strd	r2, r3, [r1]
						xvalPI = xval;
 80020cc:	4935      	ldr	r1, [pc, #212]	@ (80021a4 <main+0xd04>)
 80020ce:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80020d2:	e9c1 2300 	strd	r2, r3, [r1]
						break;
 80020d6:	e1d6      	b.n	8002486 <main+0xfe6>
					case MSERVO_PROP:
						if (dcmCtrlSetp > SANGLE_MAX)
 80020d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002190 <main+0xcf0>)
 80020da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020e2:	dd04      	ble.n	80020ee <main+0xc4e>
							i16arg = SANGLE_MAX;
 80020e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020e8:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
 80020ec:	e00e      	b.n	800210c <main+0xc6c>
						else if (dcmCtrlSetp < SANGLE_MIN)
 80020ee:	4b28      	ldr	r3, [pc, #160]	@ (8002190 <main+0xcf0>)
 80020f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020f4:	f513 5f00 	cmn.w	r3, #8192	@ 0x2000
 80020f8:	da04      	bge.n	8002104 <main+0xc64>
							i16arg = SANGLE_MIN;
 80020fa:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80020fe:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
 8002102:	e003      	b.n	800210c <main+0xc6c>
						else
							i16arg = dcmCtrlSetp;
 8002104:	4b22      	ldr	r3, [pc, #136]	@ (8002190 <main+0xcf0>)
 8002106:	881b      	ldrh	r3, [r3, #0]
 8002108:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
						i32arg = (int32_t)(mcServoPropGain * (float)(i16arg - motorExtAngle));
 800210c:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8002110:	4a20      	ldr	r2, [pc, #128]	@ (8002194 <main+0xcf4>)
 8002112:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002116:	1a9b      	subs	r3, r3, r2
 8002118:	ee07 3a90 	vmov	s15, r3
 800211c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002120:	4b1d      	ldr	r3, [pc, #116]	@ (8002198 <main+0xcf8>)
 8002122:	edd3 7a00 	vldr	s15, [r3]
 8002126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800212a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800212e:	ee17 3a90 	vmov	r3, s15
 8002132:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
						if (i32arg > ACTVAL_MAX)
 8002136:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800213a:	f643 72f0 	movw	r2, #16368	@ 0x3ff0
 800213e:	4293      	cmp	r3, r2
 8002140:	dd04      	ble.n	800214c <main+0xcac>
							motorActVal = ACTVAL_MAX;
 8002142:	4b1b      	ldr	r3, [pc, #108]	@ (80021b0 <main+0xd10>)
 8002144:	f643 72f0 	movw	r2, #16368	@ 0x3ff0
 8002148:	801a      	strh	r2, [r3, #0]
						else if (i32arg < ACTVAL_MIN)
							motorActVal = ACTVAL_MIN;
						else
							motorActVal = (int16_t)i32arg;
						break;
 800214a:	e19c      	b.n	8002486 <main+0xfe6>
						else if (i32arg < ACTVAL_MIN)
 800214c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002150:	4a18      	ldr	r2, [pc, #96]	@ (80021b4 <main+0xd14>)
 8002152:	4293      	cmp	r3, r2
 8002154:	da04      	bge.n	8002160 <main+0xcc0>
							motorActVal = ACTVAL_MIN;
 8002156:	4b16      	ldr	r3, [pc, #88]	@ (80021b0 <main+0xd10>)
 8002158:	f24c 0210 	movw	r2, #49168	@ 0xc010
 800215c:	801a      	strh	r2, [r3, #0]
						break;
 800215e:	e192      	b.n	8002486 <main+0xfe6>
							motorActVal = (int16_t)i32arg;
 8002160:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002164:	b21a      	sxth	r2, r3
 8002166:	4b12      	ldr	r3, [pc, #72]	@ (80021b0 <main+0xd10>)
 8002168:	801a      	strh	r2, [r3, #0]
						break;
 800216a:	e18c      	b.n	8002486 <main+0xfe6>
 800216c:	f3af 8000 	nop.w
 8002170:	00000000 	.word	0x00000000
 8002174:	40dfffc0 	.word	0x40dfffc0
 8002178:	00000000 	.word	0x00000000
 800217c:	c0dfffc0 	.word	0xc0dfffc0
 8002180:	00000000 	.word	0x00000000
 8002184:	40cff800 	.word	0x40cff800
 8002188:	00000000 	.word	0x00000000
 800218c:	c0cff800 	.word	0xc0cff800
 8002190:	20000524 	.word	0x20000524
 8002194:	2000052a 	.word	0x2000052a
 8002198:	20000024 	.word	0x20000024
 800219c:	20000526 	.word	0x20000526
 80021a0:	2000002c 	.word	0x2000002c
 80021a4:	20000658 	.word	0x20000658
 80021a8:	20000028 	.word	0x20000028
 80021ac:	20000660 	.word	0x20000660
 80021b0:	20000520 	.word	0x20000520
 80021b4:	ffffc010 	.word	0xffffc010
					case MCTRL_PI:
						xval = (double)(dcmCtrlSetp - motorSpeed);
 80021b8:	4ba5      	ldr	r3, [pc, #660]	@ (8002450 <main+0xfb0>)
 80021ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021be:	461a      	mov	r2, r3
 80021c0:	4ba4      	ldr	r3, [pc, #656]	@ (8002454 <main+0xfb4>)
 80021c2:	881b      	ldrh	r3, [r3, #0]
 80021c4:	b21b      	sxth	r3, r3
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7fe f9b3 	bl	8000534 <__aeabi_i2d>
 80021ce:	4602      	mov	r2, r0
 80021d0:	460b      	mov	r3, r1
 80021d2:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
						xtmp = xval + xval / mcRPMPITi - xvalPI;
 80021d6:	4ba0      	ldr	r3, [pc, #640]	@ (8002458 <main+0xfb8>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4618      	mov	r0, r3
 80021dc:	f7fe f9bc 	bl	8000558 <__aeabi_f2d>
 80021e0:	4602      	mov	r2, r0
 80021e2:	460b      	mov	r3, r1
 80021e4:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80021e8:	f7fe fb38 	bl	800085c <__aeabi_ddiv>
 80021ec:	4602      	mov	r2, r0
 80021ee:	460b      	mov	r3, r1
 80021f0:	4610      	mov	r0, r2
 80021f2:	4619      	mov	r1, r3
 80021f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80021f8:	f7fe f850 	bl	800029c <__adddf3>
 80021fc:	4602      	mov	r2, r0
 80021fe:	460b      	mov	r3, r1
 8002200:	4610      	mov	r0, r2
 8002202:	4619      	mov	r1, r3
 8002204:	4b95      	ldr	r3, [pc, #596]	@ (800245c <main+0xfbc>)
 8002206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800220a:	f7fe f845 	bl	8000298 <__aeabi_dsub>
 800220e:	4602      	mov	r2, r0
 8002210:	460b      	mov	r3, r1
 8002212:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
						yval = yvalPI + mcRPMPIGain * xtmp;
 8002216:	4b92      	ldr	r3, [pc, #584]	@ (8002460 <main+0xfc0>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4618      	mov	r0, r3
 800221c:	f7fe f99c 	bl	8000558 <__aeabi_f2d>
 8002220:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002224:	f7fe f9f0 	bl	8000608 <__aeabi_dmul>
 8002228:	4602      	mov	r2, r0
 800222a:	460b      	mov	r3, r1
 800222c:	4610      	mov	r0, r2
 800222e:	4619      	mov	r1, r3
 8002230:	4b8c      	ldr	r3, [pc, #560]	@ (8002464 <main+0xfc4>)
 8002232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002236:	f7fe f831 	bl	800029c <__adddf3>
 800223a:	4602      	mov	r2, r0
 800223c:	460b      	mov	r3, r1
 800223e:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
						if (yval > WINDUP_MAX)
 8002242:	a37b      	add	r3, pc, #492	@ (adr r3, 8002430 <main+0xf90>)
 8002244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002248:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 800224c:	f7fe fc6c 	bl	8000b28 <__aeabi_dcmpgt>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d005      	beq.n	8002262 <main+0xdc2>
							yval = WINDUP_MAX;
 8002256:	a376      	add	r3, pc, #472	@ (adr r3, 8002430 <main+0xf90>)
 8002258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800225c:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
 8002260:	e00e      	b.n	8002280 <main+0xde0>
						else if (yval < WINDUP_MIN)
 8002262:	a375      	add	r3, pc, #468	@ (adr r3, 8002438 <main+0xf98>)
 8002264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002268:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 800226c:	f7fe fc3e 	bl	8000aec <__aeabi_dcmplt>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d004      	beq.n	8002280 <main+0xde0>
							yval = WINDUP_MIN;
 8002276:	a370      	add	r3, pc, #448	@ (adr r3, 8002438 <main+0xf98>)
 8002278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800227c:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
						if (yval > (double)ACTVAL_MAX)
 8002280:	a36f      	add	r3, pc, #444	@ (adr r3, 8002440 <main+0xfa0>)
 8002282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002286:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 800228a:	f7fe fc4d 	bl	8000b28 <__aeabi_dcmpgt>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d004      	beq.n	800229e <main+0xdfe>
							motorActVal = ACTVAL_MAX;
 8002294:	4b74      	ldr	r3, [pc, #464]	@ (8002468 <main+0xfc8>)
 8002296:	f643 72f0 	movw	r2, #16368	@ 0x3ff0
 800229a:	801a      	strh	r2, [r3, #0]
 800229c:	e016      	b.n	80022cc <main+0xe2c>
						else if (yval < (double)ACTVAL_MIN)
 800229e:	a36a      	add	r3, pc, #424	@ (adr r3, 8002448 <main+0xfa8>)
 80022a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a4:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 80022a8:	f7fe fc20 	bl	8000aec <__aeabi_dcmplt>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d004      	beq.n	80022bc <main+0xe1c>
							motorActVal = ACTVAL_MIN;
 80022b2:	4b6d      	ldr	r3, [pc, #436]	@ (8002468 <main+0xfc8>)
 80022b4:	f24c 0210 	movw	r2, #49168	@ 0xc010
 80022b8:	801a      	strh	r2, [r3, #0]
 80022ba:	e007      	b.n	80022cc <main+0xe2c>
						else
							motorActVal = (int16_t)yval;
 80022bc:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 80022c0:	f7fe fc52 	bl	8000b68 <__aeabi_d2iz>
 80022c4:	4603      	mov	r3, r0
 80022c6:	b21a      	sxth	r2, r3
 80022c8:	4b67      	ldr	r3, [pc, #412]	@ (8002468 <main+0xfc8>)
 80022ca:	801a      	strh	r2, [r3, #0]
						yvalPI = yval;
 80022cc:	4965      	ldr	r1, [pc, #404]	@ (8002464 <main+0xfc4>)
 80022ce:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 80022d2:	e9c1 2300 	strd	r2, r3, [r1]
						xvalPI = xval;
 80022d6:	4961      	ldr	r1, [pc, #388]	@ (800245c <main+0xfbc>)
 80022d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80022dc:	e9c1 2300 	strd	r2, r3, [r1]
						break;
 80022e0:	e0d1      	b.n	8002486 <main+0xfe6>
					case MCTRL_PROP:
						if (mcRPMPropGainCorr == OFF)
 80022e2:	4b62      	ldr	r3, [pc, #392]	@ (800246c <main+0xfcc>)
 80022e4:	881b      	ldrh	r3, [r3, #0]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d117      	bne.n	800231a <main+0xe7a>
							i32arg = (int32_t)(mcRPMPropGain * (float)(dcmCtrlSetp - motorSpeed));
 80022ea:	4b59      	ldr	r3, [pc, #356]	@ (8002450 <main+0xfb0>)
 80022ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022f0:	461a      	mov	r2, r3
 80022f2:	4b58      	ldr	r3, [pc, #352]	@ (8002454 <main+0xfb4>)
 80022f4:	881b      	ldrh	r3, [r3, #0]
 80022f6:	b21b      	sxth	r3, r3
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	ee07 3a90 	vmov	s15, r3
 80022fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002302:	4b5b      	ldr	r3, [pc, #364]	@ (8002470 <main+0xfd0>)
 8002304:	edd3 7a00 	vldr	s15, [r3]
 8002308:	ee67 7a27 	vmul.f32	s15, s14, s15
 800230c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002310:	ee17 3a90 	vmov	r3, s15
 8002314:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002318:	e058      	b.n	80023cc <main+0xf2c>
						else
							i32arg = (int32_t)(mcRPMPropGain *
 800231a:	4b55      	ldr	r3, [pc, #340]	@ (8002470 <main+0xfd0>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4618      	mov	r0, r3
 8002320:	f7fe f91a 	bl	8000558 <__aeabi_f2d>
 8002324:	4604      	mov	r4, r0
 8002326:	460d      	mov	r5, r1
											   ((mcRPMPropGain + 1.0) *
 8002328:	4b51      	ldr	r3, [pc, #324]	@ (8002470 <main+0xfd0>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4618      	mov	r0, r3
 800232e:	f7fe f913 	bl	8000558 <__aeabi_f2d>
 8002332:	f04f 0200 	mov.w	r2, #0
 8002336:	4b4f      	ldr	r3, [pc, #316]	@ (8002474 <main+0xfd4>)
 8002338:	f7fd ffb0 	bl	800029c <__adddf3>
 800233c:	4602      	mov	r2, r0
 800233e:	460b      	mov	r3, r1
 8002340:	4690      	mov	r8, r2
 8002342:	4699      	mov	r9, r3
											    (float)dcmCtrlSetp / mcRPMPropGain - (float)motorSpeed));
 8002344:	4b42      	ldr	r3, [pc, #264]	@ (8002450 <main+0xfb0>)
 8002346:	f9b3 3000 	ldrsh.w	r3, [r3]
 800234a:	ee07 3a90 	vmov	s15, r3
 800234e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002352:	ee17 0a90 	vmov	r0, s15
 8002356:	f7fe f8ff 	bl	8000558 <__aeabi_f2d>
 800235a:	4602      	mov	r2, r0
 800235c:	460b      	mov	r3, r1
											   ((mcRPMPropGain + 1.0) *
 800235e:	4640      	mov	r0, r8
 8002360:	4649      	mov	r1, r9
 8002362:	f7fe f951 	bl	8000608 <__aeabi_dmul>
 8002366:	4602      	mov	r2, r0
 8002368:	460b      	mov	r3, r1
 800236a:	4690      	mov	r8, r2
 800236c:	4699      	mov	r9, r3
											    (float)dcmCtrlSetp / mcRPMPropGain - (float)motorSpeed));
 800236e:	4b40      	ldr	r3, [pc, #256]	@ (8002470 <main+0xfd0>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4618      	mov	r0, r3
 8002374:	f7fe f8f0 	bl	8000558 <__aeabi_f2d>
 8002378:	4602      	mov	r2, r0
 800237a:	460b      	mov	r3, r1
 800237c:	4640      	mov	r0, r8
 800237e:	4649      	mov	r1, r9
 8002380:	f7fe fa6c 	bl	800085c <__aeabi_ddiv>
 8002384:	4602      	mov	r2, r0
 8002386:	460b      	mov	r3, r1
 8002388:	4690      	mov	r8, r2
 800238a:	4699      	mov	r9, r3
 800238c:	4b31      	ldr	r3, [pc, #196]	@ (8002454 <main+0xfb4>)
 800238e:	881b      	ldrh	r3, [r3, #0]
 8002390:	b21b      	sxth	r3, r3
 8002392:	ee07 3a90 	vmov	s15, r3
 8002396:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800239a:	ee17 0a90 	vmov	r0, s15
 800239e:	f7fe f8db 	bl	8000558 <__aeabi_f2d>
 80023a2:	4602      	mov	r2, r0
 80023a4:	460b      	mov	r3, r1
 80023a6:	4640      	mov	r0, r8
 80023a8:	4649      	mov	r1, r9
 80023aa:	f7fd ff75 	bl	8000298 <__aeabi_dsub>
 80023ae:	4602      	mov	r2, r0
 80023b0:	460b      	mov	r3, r1
							i32arg = (int32_t)(mcRPMPropGain *
 80023b2:	4620      	mov	r0, r4
 80023b4:	4629      	mov	r1, r5
 80023b6:	f7fe f927 	bl	8000608 <__aeabi_dmul>
 80023ba:	4602      	mov	r2, r0
 80023bc:	460b      	mov	r3, r1
 80023be:	4610      	mov	r0, r2
 80023c0:	4619      	mov	r1, r3
 80023c2:	f7fe fbd1 	bl	8000b68 <__aeabi_d2iz>
 80023c6:	4603      	mov	r3, r0
 80023c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
						if (i32arg > ACTVAL_MAX)
 80023cc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80023d0:	f643 72f0 	movw	r2, #16368	@ 0x3ff0
 80023d4:	4293      	cmp	r3, r2
 80023d6:	dd04      	ble.n	80023e2 <main+0xf42>
							motorActVal = ACTVAL_MAX;
 80023d8:	4b23      	ldr	r3, [pc, #140]	@ (8002468 <main+0xfc8>)
 80023da:	f643 72f0 	movw	r2, #16368	@ 0x3ff0
 80023de:	801a      	strh	r2, [r3, #0]
						else if (i32arg < ACTVAL_MIN)
							motorActVal = ACTVAL_MIN;
						else
							motorActVal = (int16_t)i32arg;
						break;
 80023e0:	e051      	b.n	8002486 <main+0xfe6>
						else if (i32arg < ACTVAL_MIN)
 80023e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80023e6:	4a24      	ldr	r2, [pc, #144]	@ (8002478 <main+0xfd8>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	da04      	bge.n	80023f6 <main+0xf56>
							motorActVal = ACTVAL_MIN;
 80023ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002468 <main+0xfc8>)
 80023ee:	f24c 0210 	movw	r2, #49168	@ 0xc010
 80023f2:	801a      	strh	r2, [r3, #0]
						break;
 80023f4:	e047      	b.n	8002486 <main+0xfe6>
							motorActVal = (int16_t)i32arg;
 80023f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80023fa:	b21a      	sxth	r2, r3
 80023fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002468 <main+0xfc8>)
 80023fe:	801a      	strh	r2, [r3, #0]
						break;
 8002400:	e041      	b.n	8002486 <main+0xfe6>
					case MCTRL_DIRECT:
					default:
						if (dcmCtrlSetp > ACTVAL_MAX)
 8002402:	4b13      	ldr	r3, [pc, #76]	@ (8002450 <main+0xfb0>)
 8002404:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002408:	f643 72f0 	movw	r2, #16368	@ 0x3ff0
 800240c:	4293      	cmp	r3, r2
 800240e:	dd04      	ble.n	800241a <main+0xf7a>
							motorActVal = ACTVAL_MAX;
 8002410:	4b15      	ldr	r3, [pc, #84]	@ (8002468 <main+0xfc8>)
 8002412:	f643 72f0 	movw	r2, #16368	@ 0x3ff0
 8002416:	801a      	strh	r2, [r3, #0]
 8002418:	e035      	b.n	8002486 <main+0xfe6>
						else if (dcmCtrlSetp < ACTVAL_MIN)
 800241a:	4b0d      	ldr	r3, [pc, #52]	@ (8002450 <main+0xfb0>)
 800241c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002420:	4a15      	ldr	r2, [pc, #84]	@ (8002478 <main+0xfd8>)
 8002422:	4293      	cmp	r3, r2
 8002424:	da2a      	bge.n	800247c <main+0xfdc>
							motorActVal = ACTVAL_MIN;
 8002426:	4b10      	ldr	r3, [pc, #64]	@ (8002468 <main+0xfc8>)
 8002428:	f24c 0210 	movw	r2, #49168	@ 0xc010
 800242c:	801a      	strh	r2, [r3, #0]
 800242e:	e02a      	b.n	8002486 <main+0xfe6>
 8002430:	00000000 	.word	0x00000000
 8002434:	40dfffc0 	.word	0x40dfffc0
 8002438:	00000000 	.word	0x00000000
 800243c:	c0dfffc0 	.word	0xc0dfffc0
 8002440:	00000000 	.word	0x00000000
 8002444:	40cff800 	.word	0x40cff800
 8002448:	00000000 	.word	0x00000000
 800244c:	c0cff800 	.word	0xc0cff800
 8002450:	20000524 	.word	0x20000524
 8002454:	20000526 	.word	0x20000526
 8002458:	20000020 	.word	0x20000020
 800245c:	20000658 	.word	0x20000658
 8002460:	2000001c 	.word	0x2000001c
 8002464:	20000660 	.word	0x20000660
 8002468:	20000520 	.word	0x20000520
 800246c:	20000634 	.word	0x20000634
 8002470:	20000018 	.word	0x20000018
 8002474:	3ff00000 	.word	0x3ff00000
 8002478:	ffffc010 	.word	0xffffc010
						else
							motorActVal = dcmCtrlSetp;
 800247c:	4b6c      	ldr	r3, [pc, #432]	@ (8002630 <main+0x1190>)
 800247e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002482:	4b6c      	ldr	r3, [pc, #432]	@ (8002634 <main+0x1194>)
 8002484:	801a      	strh	r2, [r3, #0]
				  }
				if (motorActVal != motorActValBk)
 8002486:	4b6b      	ldr	r3, [pc, #428]	@ (8002634 <main+0x1194>)
 8002488:	f9b3 2000 	ldrsh.w	r2, [r3]
 800248c:	4b6a      	ldr	r3, [pc, #424]	@ (8002638 <main+0x1198>)
 800248e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002492:	429a      	cmp	r2, r3
 8002494:	f000 80aa 	beq.w	80025ec <main+0x114c>
				  {
					motorActValPW = motorActVal / MPWMRED_FACT;
 8002498:	4b66      	ldr	r3, [pc, #408]	@ (8002634 <main+0x1194>)
 800249a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	da00      	bge.n	80024a4 <main+0x1004>
 80024a2:	3307      	adds	r3, #7
 80024a4:	10db      	asrs	r3, r3, #3
 80024a6:	b21a      	sxth	r2, r3
 80024a8:	4b64      	ldr	r3, [pc, #400]	@ (800263c <main+0x119c>)
 80024aa:	801a      	strh	r2, [r3, #0]
					if (motorPWMtop != motorPWMtopBk)
 80024ac:	4b64      	ldr	r3, [pc, #400]	@ (8002640 <main+0x11a0>)
 80024ae:	881a      	ldrh	r2, [r3, #0]
 80024b0:	4b64      	ldr	r3, [pc, #400]	@ (8002644 <main+0x11a4>)
 80024b2:	881b      	ldrh	r3, [r3, #0]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d00f      	beq.n	80024d8 <main+0x1038>
					  { // Action for PS Voltage correction
						__HAL_TIM_SET_AUTORELOAD(&htim3, motorPWMtop - 1);
 80024b8:	4b61      	ldr	r3, [pc, #388]	@ (8002640 <main+0x11a0>)
 80024ba:	881b      	ldrh	r3, [r3, #0]
 80024bc:	1e5a      	subs	r2, r3, #1
 80024be:	4b62      	ldr	r3, [pc, #392]	@ (8002648 <main+0x11a8>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80024c4:	4b5e      	ldr	r3, [pc, #376]	@ (8002640 <main+0x11a0>)
 80024c6:	881b      	ldrh	r3, [r3, #0]
 80024c8:	3b01      	subs	r3, #1
 80024ca:	461a      	mov	r2, r3
 80024cc:	4b5e      	ldr	r3, [pc, #376]	@ (8002648 <main+0x11a8>)
 80024ce:	60da      	str	r2, [r3, #12]
						motorPWMtopBk = motorPWMtop;
 80024d0:	4b5b      	ldr	r3, [pc, #364]	@ (8002640 <main+0x11a0>)
 80024d2:	881a      	ldrh	r2, [r3, #0]
 80024d4:	4b5b      	ldr	r3, [pc, #364]	@ (8002644 <main+0x11a4>)
 80024d6:	801a      	strh	r2, [r3, #0]
					  }
					if (motorActValPW >= 0)
 80024d8:	4b58      	ldr	r3, [pc, #352]	@ (800263c <main+0x119c>)
 80024da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	db0e      	blt.n	8002500 <main+0x1060>
					  {
						pulse = (uint16_t)motorActValPW;
 80024e2:	4b56      	ldr	r3, [pc, #344]	@ (800263c <main+0x119c>)
 80024e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024e8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
						__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pulse);
 80024ec:	4b56      	ldr	r3, [pc, #344]	@ (8002648 <main+0x11a8>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80024f4:	635a      	str	r2, [r3, #52]	@ 0x34
						__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 80024f6:	4b54      	ldr	r3, [pc, #336]	@ (8002648 <main+0x11a8>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	2200      	movs	r2, #0
 80024fc:	639a      	str	r2, [r3, #56]	@ 0x38
 80024fe:	e00f      	b.n	8002520 <main+0x1080>
					  }
					else
					  {
						pulse = (uint16_t)(-motorActValPW);
 8002500:	4b4e      	ldr	r3, [pc, #312]	@ (800263c <main+0x119c>)
 8002502:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002506:	b29b      	uxth	r3, r3
 8002508:	425b      	negs	r3, r3
 800250a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
						__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800250e:	4b4e      	ldr	r3, [pc, #312]	@ (8002648 <main+0x11a8>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2200      	movs	r2, #0
 8002514:	635a      	str	r2, [r3, #52]	@ 0x34
						__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pulse);
 8002516:	4b4c      	ldr	r3, [pc, #304]	@ (8002648 <main+0x11a8>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800251e:	639a      	str	r2, [r3, #56]	@ 0x38
					  }
					motorActValBk = motorActVal;
 8002520:	4b44      	ldr	r3, [pc, #272]	@ (8002634 <main+0x1194>)
 8002522:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002526:	4b44      	ldr	r3, [pc, #272]	@ (8002638 <main+0x1198>)
 8002528:	801a      	strh	r2, [r3, #0]
 800252a:	e05f      	b.n	80025ec <main+0x114c>
				  }
			  }
			else
			  { // Ignition ON; Brake ON
				speedPWMconf.Pulse = 0;
 800252c:	4b47      	ldr	r3, [pc, #284]	@ (800264c <main+0x11ac>)
 800252e:	2200      	movs	r2, #0
 8002530:	605a      	str	r2, [r3, #4]
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8002532:	4b45      	ldr	r3, [pc, #276]	@ (8002648 <main+0x11a8>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2200      	movs	r2, #0
 8002538:	635a      	str	r2, [r3, #52]	@ 0x34
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 800253a:	4b43      	ldr	r3, [pc, #268]	@ (8002648 <main+0x11a8>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2200      	movs	r2, #0
 8002540:	639a      	str	r2, [r3, #56]	@ 0x38
				if (motorActVal != 0)
 8002542:	4b3c      	ldr	r3, [pc, #240]	@ (8002634 <main+0x1194>)
 8002544:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d04f      	beq.n	80025ec <main+0x114c>
				  {
					motorActVal = 0;
 800254c:	4b39      	ldr	r3, [pc, #228]	@ (8002634 <main+0x1194>)
 800254e:	2200      	movs	r2, #0
 8002550:	801a      	strh	r2, [r3, #0]
					motorActValBk = 0x7FFF;
 8002552:	4b39      	ldr	r3, [pc, #228]	@ (8002638 <main+0x1198>)
 8002554:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8002558:	801a      	strh	r2, [r3, #0]
					motorActValPW = 0;
 800255a:	4b38      	ldr	r3, [pc, #224]	@ (800263c <main+0x119c>)
 800255c:	2200      	movs	r2, #0
 800255e:	801a      	strh	r2, [r3, #0]
					xvalPI = 0.0;
 8002560:	493b      	ldr	r1, [pc, #236]	@ (8002650 <main+0x11b0>)
 8002562:	f04f 0200 	mov.w	r2, #0
 8002566:	f04f 0300 	mov.w	r3, #0
 800256a:	e9c1 2300 	strd	r2, r3, [r1]
					yvalPI = 0.0;
 800256e:	4939      	ldr	r1, [pc, #228]	@ (8002654 <main+0x11b4>)
 8002570:	f04f 0200 	mov.w	r2, #0
 8002574:	f04f 0300 	mov.w	r3, #0
 8002578:	e9c1 2300 	strd	r2, r3, [r1]
 800257c:	e036      	b.n	80025ec <main+0x114c>
				  }
			  }
		  }
		else
		  { // Ignition OFF
			HAL_GPIO_WritePin(DCMC_EN_B_GPIO_Port,DCMC_EN_B_Pin,GPIO_PIN_RESET);
 800257e:	2200      	movs	r2, #0
 8002580:	2102      	movs	r1, #2
 8002582:	4835      	ldr	r0, [pc, #212]	@ (8002658 <main+0x11b8>)
 8002584:	f004 f962 	bl	800684c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DCMC_EN_A_GPIO_Port,DCMC_EN_A_Pin,GPIO_PIN_RESET);
 8002588:	2200      	movs	r2, #0
 800258a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800258e:	4833      	ldr	r0, [pc, #204]	@ (800265c <main+0x11bc>)
 8002590:	f004 f95c 	bl	800684c <HAL_GPIO_WritePin>
			if (motorActVal != 0)
 8002594:	4b27      	ldr	r3, [pc, #156]	@ (8002634 <main+0x1194>)
 8002596:	f9b3 3000 	ldrsh.w	r3, [r3]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d01f      	beq.n	80025de <main+0x113e>
			  {
				motorActVal = 0;
 800259e:	4b25      	ldr	r3, [pc, #148]	@ (8002634 <main+0x1194>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	801a      	strh	r2, [r3, #0]
				motorActValBk = 0x7FFF;
 80025a4:	4b24      	ldr	r3, [pc, #144]	@ (8002638 <main+0x1198>)
 80025a6:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80025aa:	801a      	strh	r2, [r3, #0]
				motorActValPW = 0;
 80025ac:	4b23      	ldr	r3, [pc, #140]	@ (800263c <main+0x119c>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	801a      	strh	r2, [r3, #0]
				xvalPI = 0.0;
 80025b2:	4927      	ldr	r1, [pc, #156]	@ (8002650 <main+0x11b0>)
 80025b4:	f04f 0200 	mov.w	r2, #0
 80025b8:	f04f 0300 	mov.w	r3, #0
 80025bc:	e9c1 2300 	strd	r2, r3, [r1]
				yvalPI = 0.0;
 80025c0:	4924      	ldr	r1, [pc, #144]	@ (8002654 <main+0x11b4>)
 80025c2:	f04f 0200 	mov.w	r2, #0
 80025c6:	f04f 0300 	mov.w	r3, #0
 80025ca:	e9c1 2300 	strd	r2, r3, [r1]
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80025ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002648 <main+0x11a8>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	2200      	movs	r2, #0
 80025d4:	635a      	str	r2, [r3, #52]	@ 0x34
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 80025d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002648 <main+0x11a8>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	2200      	movs	r2, #0
 80025dc:	639a      	str	r2, [r3, #56]	@ 0x38
			  }
			if (motorCtrlSt != 0)
 80025de:	4b20      	ldr	r3, [pc, #128]	@ (8002660 <main+0x11c0>)
 80025e0:	881b      	ldrh	r3, [r3, #0]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d002      	beq.n	80025ec <main+0x114c>
			  {
				motorCtrlSt = 0;
 80025e6:	4b1e      	ldr	r3, [pc, #120]	@ (8002660 <main+0x11c0>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	801a      	strh	r2, [r3, #0]
			  }
		  }
		// Sending Motor Control State to VCP
		if (lockDataTrf == OFF)
 80025ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002664 <main+0x11c4>)
 80025ee:	881b      	ldrh	r3, [r3, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d168      	bne.n	80026c6 <main+0x1226>
		  {
			switch (motorCtrlType)
 80025f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002668 <main+0x11c8>)
 80025f6:	881b      	ldrh	r3, [r3, #0]
 80025f8:	3b03      	subs	r3, #3
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d83e      	bhi.n	800267c <main+0x11dc>
			  {
				case MSERVO_PROP:
				case MSERVO_PIPROP:
				case MSERVO_LQG:
					sprintf(message,"$CD%04X%04X%04X%04X%04X\r",
							*(uint16_t *)&dcmCtrlSetp,*(uint16_t *)&motorSpeed,
 80025fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002630 <main+0x1190>)
 8002600:	881b      	ldrh	r3, [r3, #0]
					sprintf(message,"$CD%04X%04X%04X%04X%04X\r",
 8002602:	461c      	mov	r4, r3
							*(uint16_t *)&dcmCtrlSetp,*(uint16_t *)&motorSpeed,
 8002604:	4b19      	ldr	r3, [pc, #100]	@ (800266c <main+0x11cc>)
 8002606:	881b      	ldrh	r3, [r3, #0]
					sprintf(message,"$CD%04X%04X%04X%04X%04X\r",
 8002608:	461d      	mov	r5, r3
							*(uint16_t *)&motorExtAngle,*(uint16_t *)&motorActVal,
 800260a:	4b19      	ldr	r3, [pc, #100]	@ (8002670 <main+0x11d0>)
 800260c:	881b      	ldrh	r3, [r3, #0]
					sprintf(message,"$CD%04X%04X%04X%04X%04X\r",
 800260e:	461a      	mov	r2, r3
							*(uint16_t *)&motorExtAngle,*(uint16_t *)&motorActVal,
 8002610:	4b08      	ldr	r3, [pc, #32]	@ (8002634 <main+0x1194>)
 8002612:	881b      	ldrh	r3, [r3, #0]
					sprintf(message,"$CD%04X%04X%04X%04X%04X\r",
 8002614:	4619      	mov	r1, r3
 8002616:	4b17      	ldr	r3, [pc, #92]	@ (8002674 <main+0x11d4>)
 8002618:	881b      	ldrh	r3, [r3, #0]
 800261a:	f107 0014 	add.w	r0, r7, #20
 800261e:	9302      	str	r3, [sp, #8]
 8002620:	9101      	str	r1, [sp, #4]
 8002622:	9200      	str	r2, [sp, #0]
 8002624:	462b      	mov	r3, r5
 8002626:	4622      	mov	r2, r4
 8002628:	4913      	ldr	r1, [pc, #76]	@ (8002678 <main+0x11d8>)
 800262a:	f007 fe83 	bl	800a334 <siprintf>
							remTstamp);
					break;
 800262e:	e03d      	b.n	80026ac <main+0x120c>
 8002630:	20000524 	.word	0x20000524
 8002634:	20000520 	.word	0x20000520
 8002638:	2000000e 	.word	0x2000000e
 800263c:	20000522 	.word	0x20000522
 8002640:	20000010 	.word	0x20000010
 8002644:	20000012 	.word	0x20000012
 8002648:	2000039c 	.word	0x2000039c
 800264c:	200004fc 	.word	0x200004fc
 8002650:	20000658 	.word	0x20000658
 8002654:	20000660 	.word	0x20000660
 8002658:	40020800 	.word	0x40020800
 800265c:	40020000 	.word	0x40020000
 8002660:	20000518 	.word	0x20000518
 8002664:	2000051e 	.word	0x2000051e
 8002668:	2000052c 	.word	0x2000052c
 800266c:	20000526 	.word	0x20000526
 8002670:	2000052a 	.word	0x2000052a
 8002674:	2000051c 	.word	0x2000051c
 8002678:	0800db88 	.word	0x0800db88
				case MCTRL_DIRECT:
				case MCTRL_PROP:
				case MCTRL_PI:
				default:
					sprintf(message,"$CD%04X%04X%04X%04X%04X\r",
							*(uint16_t *)&dcmCtrlSetp,*(uint16_t *)&motorSpeed,
 800267c:	4bb4      	ldr	r3, [pc, #720]	@ (8002950 <main+0x14b0>)
 800267e:	881b      	ldrh	r3, [r3, #0]
					sprintf(message,"$CD%04X%04X%04X%04X%04X\r",
 8002680:	461c      	mov	r4, r3
							*(uint16_t *)&dcmCtrlSetp,*(uint16_t *)&motorSpeed,
 8002682:	4bb4      	ldr	r3, [pc, #720]	@ (8002954 <main+0x14b4>)
 8002684:	881b      	ldrh	r3, [r3, #0]
					sprintf(message,"$CD%04X%04X%04X%04X%04X\r",
 8002686:	461d      	mov	r5, r3
							*(uint16_t *)&motorExtAngle,*(uint16_t *)&motorActVal,
 8002688:	4bb3      	ldr	r3, [pc, #716]	@ (8002958 <main+0x14b8>)
 800268a:	881b      	ldrh	r3, [r3, #0]
					sprintf(message,"$CD%04X%04X%04X%04X%04X\r",
 800268c:	461a      	mov	r2, r3
							*(uint16_t *)&motorExtAngle,*(uint16_t *)&motorActVal,
 800268e:	4bb3      	ldr	r3, [pc, #716]	@ (800295c <main+0x14bc>)
 8002690:	881b      	ldrh	r3, [r3, #0]
					sprintf(message,"$CD%04X%04X%04X%04X%04X\r",
 8002692:	4619      	mov	r1, r3
 8002694:	4bb2      	ldr	r3, [pc, #712]	@ (8002960 <main+0x14c0>)
 8002696:	881b      	ldrh	r3, [r3, #0]
 8002698:	f107 0014 	add.w	r0, r7, #20
 800269c:	9302      	str	r3, [sp, #8]
 800269e:	9101      	str	r1, [sp, #4]
 80026a0:	9200      	str	r2, [sp, #0]
 80026a2:	462b      	mov	r3, r5
 80026a4:	4622      	mov	r2, r4
 80026a6:	49af      	ldr	r1, [pc, #700]	@ (8002964 <main+0x14c4>)
 80026a8:	f007 fe44 	bl	800a334 <siprintf>
							remTstamp);
			  }
			PutsUART2TxData((uint8_t *)message,strlen(message));
 80026ac:	f107 0314 	add.w	r3, r7, #20
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7fd fd95 	bl	80001e0 <strlen>
 80026b6:	4603      	mov	r3, r0
 80026b8:	461a      	mov	r2, r3
 80026ba:	f107 0314 	add.w	r3, r7, #20
 80026be:	4611      	mov	r1, r2
 80026c0:	4618      	mov	r0, r3
 80026c2:	f002 fe63 	bl	800538c <PutsUART2TxData>
		  }
		ctrlLoopCnt = 0;
 80026c6:	4ba8      	ldr	r3, [pc, #672]	@ (8002968 <main+0x14c8>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	801a      	strh	r2, [r3, #0]
	  }

	/****** Handling Test Start ************************************************/

	if (testStart == ON)
 80026cc:	4ba7      	ldr	r3, [pc, #668]	@ (800296c <main+0x14cc>)
 80026ce:	881b      	ldrh	r3, [r3, #0]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d117      	bne.n	8002704 <main+0x1264>
	  {
		strcpy(message,"$TS\r");
 80026d4:	f107 0314 	add.w	r3, r7, #20
 80026d8:	4aa5      	ldr	r2, [pc, #660]	@ (8002970 <main+0x14d0>)
 80026da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80026de:	6018      	str	r0, [r3, #0]
 80026e0:	3304      	adds	r3, #4
 80026e2:	7019      	strb	r1, [r3, #0]
		PutsUART2TxData((uint8_t *)message,strlen(message));
 80026e4:	f107 0314 	add.w	r3, r7, #20
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7fd fd79 	bl	80001e0 <strlen>
 80026ee:	4603      	mov	r3, r0
 80026f0:	461a      	mov	r2, r3
 80026f2:	f107 0314 	add.w	r3, r7, #20
 80026f6:	4611      	mov	r1, r2
 80026f8:	4618      	mov	r0, r3
 80026fa:	f002 fe47 	bl	800538c <PutsUART2TxData>
		testStart = OFF;
 80026fe:	4b9b      	ldr	r3, [pc, #620]	@ (800296c <main+0x14cc>)
 8002700:	2200      	movs	r2, #0
 8002702:	801a      	strh	r2, [r3, #0]
	  }

	/****** Handling Test Stop *************************************************/

	if (testStop == ON)
 8002704:	4b9b      	ldr	r3, [pc, #620]	@ (8002974 <main+0x14d4>)
 8002706:	881b      	ldrh	r3, [r3, #0]
 8002708:	2b01      	cmp	r3, #1
 800270a:	d117      	bne.n	800273c <main+0x129c>
	  {
		strcpy(message,"$TE\r");
 800270c:	f107 0314 	add.w	r3, r7, #20
 8002710:	4a99      	ldr	r2, [pc, #612]	@ (8002978 <main+0x14d8>)
 8002712:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002716:	6018      	str	r0, [r3, #0]
 8002718:	3304      	adds	r3, #4
 800271a:	7019      	strb	r1, [r3, #0]
		PutsUART2TxData((uint8_t *)message,strlen(message));
 800271c:	f107 0314 	add.w	r3, r7, #20
 8002720:	4618      	mov	r0, r3
 8002722:	f7fd fd5d 	bl	80001e0 <strlen>
 8002726:	4603      	mov	r3, r0
 8002728:	461a      	mov	r2, r3
 800272a:	f107 0314 	add.w	r3, r7, #20
 800272e:	4611      	mov	r1, r2
 8002730:	4618      	mov	r0, r3
 8002732:	f002 fe2b 	bl	800538c <PutsUART2TxData>
		testStop = OFF;
 8002736:	4b8f      	ldr	r3, [pc, #572]	@ (8002974 <main+0x14d4>)
 8002738:	2200      	movs	r2, #0
 800273a:	801a      	strh	r2, [r3, #0]
	  }

	/******	1s Cycle ***********************************************************/

	if (secTick > 0)
 800273c:	4b8f      	ldr	r3, [pc, #572]	@ (800297c <main+0x14dc>)
 800273e:	881b      	ldrh	r3, [r3, #0]
 8002740:	b29b      	uxth	r3, r3
 8002742:	2b00      	cmp	r3, #0
 8002744:	f000 8140 	beq.w	80029c8 <main+0x1528>
	  { //-----	1s Cycle -------------------------------------------------------
		//-----	Reading Power Supply Voltage -----------------------------------
		vbatSmpCnt++;
 8002748:	4b8d      	ldr	r3, [pc, #564]	@ (8002980 <main+0x14e0>)
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	3301      	adds	r3, #1
 800274e:	b2da      	uxtb	r2, r3
 8002750:	4b8b      	ldr	r3, [pc, #556]	@ (8002980 <main+0x14e0>)
 8002752:	701a      	strb	r2, [r3, #0]
		if (vbatSmpCnt >= VBAT_SMP_PER)
 8002754:	4b8a      	ldr	r3, [pc, #552]	@ (8002980 <main+0x14e0>)
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	2b01      	cmp	r3, #1
 800275a:	f240 8132 	bls.w	80029c2 <main+0x1522>
		  {
			if (CheckADCChannelForDataAvailable(ADCH_VBAT) > 0)
 800275e:	2003      	movs	r0, #3
 8002760:	f7fe fcd0 	bl	8001104 <CheckADCChannelForDataAvailable>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	f340 8128 	ble.w	80029bc <main+0x151c>
			  {
				GetADCChannelData(ADCH_VBAT, &vbatVal);
 800276c:	4985      	ldr	r1, [pc, #532]	@ (8002984 <main+0x14e4>)
 800276e:	2003      	movs	r0, #3
 8002770:	f7fe fd00 	bl	8001174 <GetADCChannelData>
				if (vbatVal != vbatValBk)
 8002774:	4b83      	ldr	r3, [pc, #524]	@ (8002984 <main+0x14e4>)
 8002776:	881a      	ldrh	r2, [r3, #0]
 8002778:	4b83      	ldr	r3, [pc, #524]	@ (8002988 <main+0x14e8>)
 800277a:	881b      	ldrh	r3, [r3, #0]
 800277c:	429a      	cmp	r2, r3
 800277e:	f000 811d 	beq.w	80029bc <main+0x151c>
				  {
					// Updating Motor PWM TOP value for correcting PS Voltage change
					motorPWMtop = (uint16_t)roundf((float)vbatVal * MPWMPER_CTRF);
 8002782:	4b80      	ldr	r3, [pc, #512]	@ (8002984 <main+0x14e4>)
 8002784:	881b      	ldrh	r3, [r3, #0]
 8002786:	ee07 3a90 	vmov	s15, r3
 800278a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800278e:	ee17 0a90 	vmov	r0, s15
 8002792:	f7fd fee1 	bl	8000558 <__aeabi_f2d>
 8002796:	a362      	add	r3, pc, #392	@ (adr r3, 8002920 <main+0x1480>)
 8002798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800279c:	f7fd ff34 	bl	8000608 <__aeabi_dmul>
 80027a0:	4602      	mov	r2, r0
 80027a2:	460b      	mov	r3, r1
 80027a4:	4610      	mov	r0, r2
 80027a6:	4619      	mov	r1, r3
 80027a8:	f7fe fa26 	bl	8000bf8 <__aeabi_d2f>
 80027ac:	4603      	mov	r3, r0
 80027ae:	ee00 3a10 	vmov	s0, r3
 80027b2:	f00b f977 	bl	800daa4 <roundf>
 80027b6:	eef0 7a40 	vmov.f32	s15, s0
 80027ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027be:	ee17 3a90 	vmov	r3, s15
 80027c2:	b29a      	uxth	r2, r3
 80027c4:	4b71      	ldr	r3, [pc, #452]	@ (800298c <main+0x14ec>)
 80027c6:	801a      	strh	r2, [r3, #0]
					if (motorPWMtop < MPWMPER_MIN) motorPWMtop = MPWMPER_MIN;
 80027c8:	4b70      	ldr	r3, [pc, #448]	@ (800298c <main+0x14ec>)
 80027ca:	881b      	ldrh	r3, [r3, #0]
 80027cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80027d0:	d203      	bcs.n	80027da <main+0x133a>
 80027d2:	4b6e      	ldr	r3, [pc, #440]	@ (800298c <main+0x14ec>)
 80027d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80027d8:	801a      	strh	r2, [r3, #0]
					if (motorPWMtop > MPWMPER_MAX) motorPWMtop = MPWMPER_MAX;
 80027da:	4b6c      	ldr	r3, [pc, #432]	@ (800298c <main+0x14ec>)
 80027dc:	881b      	ldrh	r3, [r3, #0]
 80027de:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d903      	bls.n	80027ee <main+0x134e>
 80027e6:	4b69      	ldr	r3, [pc, #420]	@ (800298c <main+0x14ec>)
 80027e8:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80027ec:	801a      	strh	r2, [r3, #0]
					vbat_volt = (float)vbatVal / 4096.0 * 3.3 * 9.3 / 1.8;
 80027ee:	4b65      	ldr	r3, [pc, #404]	@ (8002984 <main+0x14e4>)
 80027f0:	881b      	ldrh	r3, [r3, #0]
 80027f2:	ee07 3a90 	vmov	s15, r3
 80027f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027fa:	ee17 0a90 	vmov	r0, s15
 80027fe:	f7fd feab 	bl	8000558 <__aeabi_f2d>
 8002802:	f04f 0200 	mov.w	r2, #0
 8002806:	4b62      	ldr	r3, [pc, #392]	@ (8002990 <main+0x14f0>)
 8002808:	f7fe f828 	bl	800085c <__aeabi_ddiv>
 800280c:	4602      	mov	r2, r0
 800280e:	460b      	mov	r3, r1
 8002810:	4610      	mov	r0, r2
 8002812:	4619      	mov	r1, r3
 8002814:	a344      	add	r3, pc, #272	@ (adr r3, 8002928 <main+0x1488>)
 8002816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800281a:	f7fd fef5 	bl	8000608 <__aeabi_dmul>
 800281e:	4602      	mov	r2, r0
 8002820:	460b      	mov	r3, r1
 8002822:	4610      	mov	r0, r2
 8002824:	4619      	mov	r1, r3
 8002826:	a342      	add	r3, pc, #264	@ (adr r3, 8002930 <main+0x1490>)
 8002828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800282c:	f7fd feec 	bl	8000608 <__aeabi_dmul>
 8002830:	4602      	mov	r2, r0
 8002832:	460b      	mov	r3, r1
 8002834:	4610      	mov	r0, r2
 8002836:	4619      	mov	r1, r3
 8002838:	a33f      	add	r3, pc, #252	@ (adr r3, 8002938 <main+0x1498>)
 800283a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800283e:	f7fe f80d 	bl	800085c <__aeabi_ddiv>
 8002842:	4602      	mov	r2, r0
 8002844:	460b      	mov	r3, r1
 8002846:	4610      	mov	r0, r2
 8002848:	4619      	mov	r1, r3
 800284a:	f7fe f9d5 	bl	8000bf8 <__aeabi_d2f>
 800284e:	4603      	mov	r3, r0
 8002850:	643b      	str	r3, [r7, #64]	@ 0x40
					// Sending PS Voltage level to VCP
					u16arg = (uint16_t)(vbat_volt * 100.0);
 8002852:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8002854:	f7fd fe80 	bl	8000558 <__aeabi_f2d>
 8002858:	f04f 0200 	mov.w	r2, #0
 800285c:	4b4d      	ldr	r3, [pc, #308]	@ (8002994 <main+0x14f4>)
 800285e:	f7fd fed3 	bl	8000608 <__aeabi_dmul>
 8002862:	4602      	mov	r2, r0
 8002864:	460b      	mov	r3, r1
 8002866:	4610      	mov	r0, r2
 8002868:	4619      	mov	r1, r3
 800286a:	f7fe f9a5 	bl	8000bb8 <__aeabi_d2uiz>
 800286e:	4603      	mov	r3, r0
 8002870:	b29b      	uxth	r3, r3
 8002872:	827b      	strh	r3, [r7, #18]
					sprintf(message,"$BV%04X\r",u16arg);
 8002874:	8a7b      	ldrh	r3, [r7, #18]
 8002876:	461a      	mov	r2, r3
 8002878:	f107 0314 	add.w	r3, r7, #20
 800287c:	4946      	ldr	r1, [pc, #280]	@ (8002998 <main+0x14f8>)
 800287e:	4618      	mov	r0, r3
 8002880:	f007 fd58 	bl	800a334 <siprintf>
					PutsUART2TxData((uint8_t *)message,strlen(message));
 8002884:	f107 0314 	add.w	r3, r7, #20
 8002888:	4618      	mov	r0, r3
 800288a:	f7fd fca9 	bl	80001e0 <strlen>
 800288e:	4603      	mov	r3, r0
 8002890:	461a      	mov	r2, r3
 8002892:	f107 0314 	add.w	r3, r7, #20
 8002896:	4611      	mov	r1, r2
 8002898:	4618      	mov	r0, r3
 800289a:	f002 fd77 	bl	800538c <PutsUART2TxData>
					// Indicating PS Voltage State on 3Color LED
					if (vbat_volt > BATST_OK)
 800289e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80028a0:	f7fd fe5a 	bl	8000558 <__aeabi_f2d>
 80028a4:	a326      	add	r3, pc, #152	@ (adr r3, 8002940 <main+0x14a0>)
 80028a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028aa:	f7fe f93d 	bl	8000b28 <__aeabi_dcmpgt>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d00a      	beq.n	80028ca <main+0x142a>
					  { // Overcharged
						HAL_GPIO_WritePin(PS_LED_R_GPIO_Port,PS_LED_R_Pin,GPIO_PIN_SET);
 80028b4:	2201      	movs	r2, #1
 80028b6:	2101      	movs	r1, #1
 80028b8:	4838      	ldr	r0, [pc, #224]	@ (800299c <main+0x14fc>)
 80028ba:	f003 ffc7 	bl	800684c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(PS_LED_G_GPIO_Port,PS_LED_G_Pin,GPIO_PIN_SET);
 80028be:	2201      	movs	r2, #1
 80028c0:	2108      	movs	r1, #8
 80028c2:	4836      	ldr	r0, [pc, #216]	@ (800299c <main+0x14fc>)
 80028c4:	f003 ffc2 	bl	800684c <HAL_GPIO_WritePin>
 80028c8:	e074      	b.n	80029b4 <main+0x1514>
					  }
					else if (vbat_volt > BATST_DISCH)
 80028ca:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80028cc:	f7fd fe44 	bl	8000558 <__aeabi_f2d>
 80028d0:	a31d      	add	r3, pc, #116	@ (adr r3, 8002948 <main+0x14a8>)
 80028d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d6:	f7fe f927 	bl	8000b28 <__aeabi_dcmpgt>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d00a      	beq.n	80028f6 <main+0x1456>
					  { // Battery OK
						HAL_GPIO_WritePin(PS_LED_R_GPIO_Port,PS_LED_R_Pin,GPIO_PIN_RESET);
 80028e0:	2200      	movs	r2, #0
 80028e2:	2101      	movs	r1, #1
 80028e4:	482d      	ldr	r0, [pc, #180]	@ (800299c <main+0x14fc>)
 80028e6:	f003 ffb1 	bl	800684c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(PS_LED_G_GPIO_Port,PS_LED_G_Pin,GPIO_PIN_SET);
 80028ea:	2201      	movs	r2, #1
 80028ec:	2108      	movs	r1, #8
 80028ee:	482b      	ldr	r0, [pc, #172]	@ (800299c <main+0x14fc>)
 80028f0:	f003 ffac 	bl	800684c <HAL_GPIO_WritePin>
 80028f4:	e05e      	b.n	80029b4 <main+0x1514>
					  }
					else if (vbat_volt > BATST_DDISCH)
 80028f6:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80028fa:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80028fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002906:	dd4b      	ble.n	80029a0 <main+0x1500>
					  { // Discharged
						HAL_GPIO_WritePin(PS_LED_R_GPIO_Port,PS_LED_R_Pin,GPIO_PIN_SET);
 8002908:	2201      	movs	r2, #1
 800290a:	2101      	movs	r1, #1
 800290c:	4823      	ldr	r0, [pc, #140]	@ (800299c <main+0x14fc>)
 800290e:	f003 ff9d 	bl	800684c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(PS_LED_G_GPIO_Port,PS_LED_G_Pin,GPIO_PIN_RESET);
 8002912:	2200      	movs	r2, #0
 8002914:	2108      	movs	r1, #8
 8002916:	4821      	ldr	r0, [pc, #132]	@ (800299c <main+0x14fc>)
 8002918:	f003 ff98 	bl	800684c <HAL_GPIO_WritePin>
 800291c:	e04a      	b.n	80029b4 <main+0x1514>
 800291e:	bf00      	nop
 8002920:	bbbbbbbc 	.word	0xbbbbbbbc
 8002924:	3fe6bbbb 	.word	0x3fe6bbbb
 8002928:	66666666 	.word	0x66666666
 800292c:	400a6666 	.word	0x400a6666
 8002930:	9999999a 	.word	0x9999999a
 8002934:	40229999 	.word	0x40229999
 8002938:	cccccccd 	.word	0xcccccccd
 800293c:	3ffccccc 	.word	0x3ffccccc
 8002940:	cccccccd 	.word	0xcccccccd
 8002944:	4030cccc 	.word	0x4030cccc
 8002948:	33333333 	.word	0x33333333
 800294c:	402b3333 	.word	0x402b3333
 8002950:	20000524 	.word	0x20000524
 8002954:	20000526 	.word	0x20000526
 8002958:	2000052a 	.word	0x2000052a
 800295c:	20000520 	.word	0x20000520
 8002960:	2000051c 	.word	0x2000051c
 8002964:	0800db88 	.word	0x0800db88
 8002968:	200004c2 	.word	0x200004c2
 800296c:	20010672 	.word	0x20010672
 8002970:	0800dba4 	.word	0x0800dba4
 8002974:	20010674 	.word	0x20010674
 8002978:	0800dbac 	.word	0x0800dbac
 800297c:	200004be 	.word	0x200004be
 8002980:	2000000c 	.word	0x2000000c
 8002984:	200004fa 	.word	0x200004fa
 8002988:	2000000a 	.word	0x2000000a
 800298c:	20000010 	.word	0x20000010
 8002990:	40b00000 	.word	0x40b00000
 8002994:	40590000 	.word	0x40590000
 8002998:	0800dbb4 	.word	0x0800dbb4
 800299c:	40020400 	.word	0x40020400
					  }
					else
					  { // Deep discharged
						HAL_GPIO_WritePin(PS_LED_R_GPIO_Port,PS_LED_R_Pin,GPIO_PIN_RESET);
 80029a0:	2200      	movs	r2, #0
 80029a2:	2101      	movs	r1, #1
 80029a4:	48bb      	ldr	r0, [pc, #748]	@ (8002c94 <main+0x17f4>)
 80029a6:	f003 ff51 	bl	800684c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(PS_LED_G_GPIO_Port,PS_LED_G_Pin,GPIO_PIN_RESET);
 80029aa:	2200      	movs	r2, #0
 80029ac:	2108      	movs	r1, #8
 80029ae:	48b9      	ldr	r0, [pc, #740]	@ (8002c94 <main+0x17f4>)
 80029b0:	f003 ff4c 	bl	800684c <HAL_GPIO_WritePin>
					  }
					vbatValBk = vbatVal;
 80029b4:	4bb8      	ldr	r3, [pc, #736]	@ (8002c98 <main+0x17f8>)
 80029b6:	881a      	ldrh	r2, [r3, #0]
 80029b8:	4bb8      	ldr	r3, [pc, #736]	@ (8002c9c <main+0x17fc>)
 80029ba:	801a      	strh	r2, [r3, #0]
				  }
			  }
			vbatSmpCnt = 0;
 80029bc:	4bb8      	ldr	r3, [pc, #736]	@ (8002ca0 <main+0x1800>)
 80029be:	2200      	movs	r2, #0
 80029c0:	701a      	strb	r2, [r3, #0]
		  }
		//------	End of 1s Cycle --------------------------------------------
		secTick = 0;
 80029c2:	4bb8      	ldr	r3, [pc, #736]	@ (8002ca4 <main+0x1804>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	801a      	strh	r2, [r3, #0]
	  }

	/******	Messaging Test Reset to VCP ***************************************/

	if (testSigReset == ON)
 80029c8:	4bb7      	ldr	r3, [pc, #732]	@ (8002ca8 <main+0x1808>)
 80029ca:	881b      	ldrh	r3, [r3, #0]
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d117      	bne.n	8002a00 <main+0x1560>
	  {
		strcpy(message,"$TR\r");
 80029d0:	f107 0314 	add.w	r3, r7, #20
 80029d4:	4ab5      	ldr	r2, [pc, #724]	@ (8002cac <main+0x180c>)
 80029d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80029da:	6018      	str	r0, [r3, #0]
 80029dc:	3304      	adds	r3, #4
 80029de:	7019      	strb	r1, [r3, #0]
		PutsUART2TxData((uint8_t *)message,strlen(message));
 80029e0:	f107 0314 	add.w	r3, r7, #20
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7fd fbfb 	bl	80001e0 <strlen>
 80029ea:	4603      	mov	r3, r0
 80029ec:	461a      	mov	r2, r3
 80029ee:	f107 0314 	add.w	r3, r7, #20
 80029f2:	4611      	mov	r1, r2
 80029f4:	4618      	mov	r0, r3
 80029f6:	f002 fcc9 	bl	800538c <PutsUART2TxData>
		testSigReset = OFF;
 80029fa:	4bab      	ldr	r3, [pc, #684]	@ (8002ca8 <main+0x1808>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	801a      	strh	r2, [r3, #0]
	  }

	/******	Sending Device State to VCP ***************************************/

	statTrfCnt++;
 8002a00:	4bab      	ldr	r3, [pc, #684]	@ (8002cb0 <main+0x1810>)
 8002a02:	881b      	ldrh	r3, [r3, #0]
 8002a04:	3301      	adds	r3, #1
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	4ba9      	ldr	r3, [pc, #676]	@ (8002cb0 <main+0x1810>)
 8002a0a:	801a      	strh	r2, [r3, #0]
	if (statTrfCnt >= STATTRF_PER)
 8002a0c:	4ba8      	ldr	r3, [pc, #672]	@ (8002cb0 <main+0x1810>)
 8002a0e:	881b      	ldrh	r3, [r3, #0]
 8002a10:	2b31      	cmp	r3, #49	@ 0x31
 8002a12:	f240 87a5 	bls.w	8003960 <main+0x24c0>
	  {
		if (lockDataTrf == OFF)
 8002a16:	4ba7      	ldr	r3, [pc, #668]	@ (8002cb4 <main+0x1814>)
 8002a18:	881b      	ldrh	r3, [r3, #0]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	f040 80ae 	bne.w	8002b7c <main+0x16dc>
		  {
			// Sending Potentiometer 1 Voltage
			if (pot1Val != pot1ValBk)
 8002a20:	4ba5      	ldr	r3, [pc, #660]	@ (8002cb8 <main+0x1818>)
 8002a22:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002a26:	4ba5      	ldr	r3, [pc, #660]	@ (8002cbc <main+0x181c>)
 8002a28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d01a      	beq.n	8002a66 <main+0x15c6>
			  {
				sprintf(message,"$DP1,%04X\r",*(uint16_t *)&pot1Val);
 8002a30:	4ba1      	ldr	r3, [pc, #644]	@ (8002cb8 <main+0x1818>)
 8002a32:	881b      	ldrh	r3, [r3, #0]
 8002a34:	461a      	mov	r2, r3
 8002a36:	f107 0314 	add.w	r3, r7, #20
 8002a3a:	49a1      	ldr	r1, [pc, #644]	@ (8002cc0 <main+0x1820>)
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f007 fc79 	bl	800a334 <siprintf>
				PutsUART2TxData((uint8_t *)message,strlen(message));
 8002a42:	f107 0314 	add.w	r3, r7, #20
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7fd fbca 	bl	80001e0 <strlen>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	461a      	mov	r2, r3
 8002a50:	f107 0314 	add.w	r3, r7, #20
 8002a54:	4611      	mov	r1, r2
 8002a56:	4618      	mov	r0, r3
 8002a58:	f002 fc98 	bl	800538c <PutsUART2TxData>
				pot1ValBk = pot1Val;
 8002a5c:	4b96      	ldr	r3, [pc, #600]	@ (8002cb8 <main+0x1818>)
 8002a5e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002a62:	4b96      	ldr	r3, [pc, #600]	@ (8002cbc <main+0x181c>)
 8002a64:	801a      	strh	r2, [r3, #0]
			  }
			// Sending Potentiometer 2 Voltage
			if (pot2Val != pot2ValBk)
 8002a66:	4b97      	ldr	r3, [pc, #604]	@ (8002cc4 <main+0x1824>)
 8002a68:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002a6c:	4b96      	ldr	r3, [pc, #600]	@ (8002cc8 <main+0x1828>)
 8002a6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d01a      	beq.n	8002aac <main+0x160c>
			  {
				sprintf(message,"$DP2,%04X\r",*(uint16_t *)&pot2Val);
 8002a76:	4b93      	ldr	r3, [pc, #588]	@ (8002cc4 <main+0x1824>)
 8002a78:	881b      	ldrh	r3, [r3, #0]
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	f107 0314 	add.w	r3, r7, #20
 8002a80:	4992      	ldr	r1, [pc, #584]	@ (8002ccc <main+0x182c>)
 8002a82:	4618      	mov	r0, r3
 8002a84:	f007 fc56 	bl	800a334 <siprintf>
				PutsUART2TxData((uint8_t *)message,strlen(message));
 8002a88:	f107 0314 	add.w	r3, r7, #20
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7fd fba7 	bl	80001e0 <strlen>
 8002a92:	4603      	mov	r3, r0
 8002a94:	461a      	mov	r2, r3
 8002a96:	f107 0314 	add.w	r3, r7, #20
 8002a9a:	4611      	mov	r1, r2
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f002 fc75 	bl	800538c <PutsUART2TxData>
				pot2ValBk = pot2Val;
 8002aa2:	4b88      	ldr	r3, [pc, #544]	@ (8002cc4 <main+0x1824>)
 8002aa4:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002aa8:	4b87      	ldr	r3, [pc, #540]	@ (8002cc8 <main+0x1828>)
 8002aaa:	801a      	strh	r2, [r3, #0]
			  }
			// Sending switches' state
			if (swsState != swsStateBk)
 8002aac:	4b88      	ldr	r3, [pc, #544]	@ (8002cd0 <main+0x1830>)
 8002aae:	881b      	ldrh	r3, [r3, #0]
 8002ab0:	b29a      	uxth	r2, r3
 8002ab2:	4b88      	ldr	r3, [pc, #544]	@ (8002cd4 <main+0x1834>)
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d01b      	beq.n	8002af4 <main+0x1654>
			  {
				sprintf(message,"$DS%04X\r",swsState);
 8002abc:	4b84      	ldr	r3, [pc, #528]	@ (8002cd0 <main+0x1830>)
 8002abe:	881b      	ldrh	r3, [r3, #0]
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	f107 0314 	add.w	r3, r7, #20
 8002ac8:	4983      	ldr	r1, [pc, #524]	@ (8002cd8 <main+0x1838>)
 8002aca:	4618      	mov	r0, r3
 8002acc:	f007 fc32 	bl	800a334 <siprintf>
				PutsUART2TxData((uint8_t *)message,strlen(message));
 8002ad0:	f107 0314 	add.w	r3, r7, #20
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7fd fb83 	bl	80001e0 <strlen>
 8002ada:	4603      	mov	r3, r0
 8002adc:	461a      	mov	r2, r3
 8002ade:	f107 0314 	add.w	r3, r7, #20
 8002ae2:	4611      	mov	r1, r2
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f002 fc51 	bl	800538c <PutsUART2TxData>
				swsStateBk = swsState;
 8002aea:	4b79      	ldr	r3, [pc, #484]	@ (8002cd0 <main+0x1830>)
 8002aec:	881b      	ldrh	r3, [r3, #0]
 8002aee:	b29a      	uxth	r2, r3
 8002af0:	4b78      	ldr	r3, [pc, #480]	@ (8002cd4 <main+0x1834>)
 8002af2:	801a      	strh	r2, [r3, #0]
			  }
			//	Sending LEDs' state
			if (ledState != ledStateBk)
 8002af4:	4b79      	ldr	r3, [pc, #484]	@ (8002cdc <main+0x183c>)
 8002af6:	881b      	ldrh	r3, [r3, #0]
 8002af8:	b29a      	uxth	r2, r3
 8002afa:	4b79      	ldr	r3, [pc, #484]	@ (8002ce0 <main+0x1840>)
 8002afc:	881b      	ldrh	r3, [r3, #0]
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d01b      	beq.n	8002b3c <main+0x169c>
			  {
				sprintf(message,"$DL%04X\r",ledState);
 8002b04:	4b75      	ldr	r3, [pc, #468]	@ (8002cdc <main+0x183c>)
 8002b06:	881b      	ldrh	r3, [r3, #0]
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	f107 0314 	add.w	r3, r7, #20
 8002b10:	4974      	ldr	r1, [pc, #464]	@ (8002ce4 <main+0x1844>)
 8002b12:	4618      	mov	r0, r3
 8002b14:	f007 fc0e 	bl	800a334 <siprintf>
				PutsUART2TxData((uint8_t *)message,strlen(message));
 8002b18:	f107 0314 	add.w	r3, r7, #20
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7fd fb5f 	bl	80001e0 <strlen>
 8002b22:	4603      	mov	r3, r0
 8002b24:	461a      	mov	r2, r3
 8002b26:	f107 0314 	add.w	r3, r7, #20
 8002b2a:	4611      	mov	r1, r2
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f002 fc2d 	bl	800538c <PutsUART2TxData>
				ledStateBk = ledState;
 8002b32:	4b6a      	ldr	r3, [pc, #424]	@ (8002cdc <main+0x183c>)
 8002b34:	881b      	ldrh	r3, [r3, #0]
 8002b36:	b29a      	uxth	r2, r3
 8002b38:	4b69      	ldr	r3, [pc, #420]	@ (8002ce0 <main+0x1840>)
 8002b3a:	801a      	strh	r2, [r3, #0]
			  }
			// Sending AS5047U ANG sensor error state
			if (asANGsensErr != asANGsensErrBk)
 8002b3c:	4b6a      	ldr	r3, [pc, #424]	@ (8002ce8 <main+0x1848>)
 8002b3e:	781a      	ldrb	r2, [r3, #0]
 8002b40:	4b6a      	ldr	r3, [pc, #424]	@ (8002cec <main+0x184c>)
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d019      	beq.n	8002b7c <main+0x16dc>
			  {
				sprintf(message,"$SA%02X\r",asANGsensErr);
 8002b48:	4b67      	ldr	r3, [pc, #412]	@ (8002ce8 <main+0x1848>)
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	f107 0314 	add.w	r3, r7, #20
 8002b52:	4967      	ldr	r1, [pc, #412]	@ (8002cf0 <main+0x1850>)
 8002b54:	4618      	mov	r0, r3
 8002b56:	f007 fbed 	bl	800a334 <siprintf>
				PutsUART2TxData((uint8_t *)message,strlen(message));
 8002b5a:	f107 0314 	add.w	r3, r7, #20
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7fd fb3e 	bl	80001e0 <strlen>
 8002b64:	4603      	mov	r3, r0
 8002b66:	461a      	mov	r2, r3
 8002b68:	f107 0314 	add.w	r3, r7, #20
 8002b6c:	4611      	mov	r1, r2
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f002 fc0c 	bl	800538c <PutsUART2TxData>
				asANGsensErrBk = asANGsensErr;
 8002b74:	4b5c      	ldr	r3, [pc, #368]	@ (8002ce8 <main+0x1848>)
 8002b76:	781a      	ldrb	r2, [r3, #0]
 8002b78:	4b5c      	ldr	r3, [pc, #368]	@ (8002cec <main+0x184c>)
 8002b7a:	701a      	strb	r2, [r3, #0]
			  }
		  }
		statTrfCnt = 0;
 8002b7c:	4b4c      	ldr	r3, [pc, #304]	@ (8002cb0 <main+0x1810>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	801a      	strh	r2, [r3, #0]
	  }

	/******	Receiving Control Messages from VCP *******************************/

	while (TestUART2RxData() == SET)
 8002b82:	f000 beed 	b.w	8003960 <main+0x24c0>
	  {
		rch = GetcUART2RxData();
 8002b86:	f002 fb53 	bl	8005230 <GetcUART2RxData>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if (inmsgPnt > 0)
 8002b90:	4b58      	ldr	r3, [pc, #352]	@ (8002cf4 <main+0x1854>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	f000 86d6 	beq.w	8003946 <main+0x24a6>
		  {
			if (rch == CR_C)
 8002b9a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002b9e:	2b0d      	cmp	r3, #13
 8002ba0:	f040 86ba 	bne.w	8003918 <main+0x2478>
			  {
				// A complete command is in the buffer
				inmsgBuf[inmsgPnt] = NUL_C;
 8002ba4:	4b53      	ldr	r3, [pc, #332]	@ (8002cf4 <main+0x1854>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a53      	ldr	r2, [pc, #332]	@ (8002cf8 <main+0x1858>)
 8002baa:	2100      	movs	r1, #0
 8002bac:	54d1      	strb	r1, [r2, r3]
				// Processing the received command
				switch (inmsgBuf[1])
 8002bae:	4b52      	ldr	r3, [pc, #328]	@ (8002cf8 <main+0x1858>)
 8002bb0:	785b      	ldrb	r3, [r3, #1]
 8002bb2:	3b43      	subs	r3, #67	@ 0x43
 8002bb4:	2b11      	cmp	r3, #17
 8002bb6:	f200 86a7 	bhi.w	8003908 <main+0x2468>
 8002bba:	a201      	add	r2, pc, #4	@ (adr r2, 8002bc0 <main+0x1720>)
 8002bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bc0:	080030eb 	.word	0x080030eb
 8002bc4:	08002c09 	.word	0x08002c09
 8002bc8:	08003909 	.word	0x08003909
 8002bcc:	08003909 	.word	0x08003909
 8002bd0:	08003909 	.word	0x08003909
 8002bd4:	08003909 	.word	0x08003909
 8002bd8:	08003909 	.word	0x08003909
 8002bdc:	08003909 	.word	0x08003909
 8002be0:	08003909 	.word	0x08003909
 8002be4:	08003909 	.word	0x08003909
 8002be8:	08003909 	.word	0x08003909
 8002bec:	08003909 	.word	0x08003909
 8002bf0:	08003909 	.word	0x08003909
 8002bf4:	08003909 	.word	0x08003909
 8002bf8:	08003909 	.word	0x08003909
 8002bfc:	08002e45 	.word	0x08002e45
 8002c00:	08003909 	.word	0x08003909
 8002c04:	08002e8f 	.word	0x08002e8f
				  {
					case 'D':
						switch (inmsgBuf[2])
 8002c08:	4b3b      	ldr	r3, [pc, #236]	@ (8002cf8 <main+0x1858>)
 8002c0a:	789b      	ldrb	r3, [r3, #2]
 8002c0c:	3b42      	subs	r3, #66	@ 0x42
 8002c0e:	2b11      	cmp	r3, #17
 8002c10:	f200 8110 	bhi.w	8002e34 <main+0x1994>
 8002c14:	a201      	add	r2, pc, #4	@ (adr r2, 8002c1c <main+0x177c>)
 8002c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c1a:	bf00      	nop
 8002c1c:	08002da3 	.word	0x08002da3
 8002c20:	08002e35 	.word	0x08002e35
 8002c24:	08002e35 	.word	0x08002e35
 8002c28:	08002e35 	.word	0x08002e35
 8002c2c:	08002e35 	.word	0x08002e35
 8002c30:	08002e35 	.word	0x08002e35
 8002c34:	08002e35 	.word	0x08002e35
 8002c38:	08002e35 	.word	0x08002e35
 8002c3c:	08002e35 	.word	0x08002e35
 8002c40:	08002e35 	.word	0x08002e35
 8002c44:	08002c65 	.word	0x08002c65
 8002c48:	08002e35 	.word	0x08002e35
 8002c4c:	08002e35 	.word	0x08002e35
 8002c50:	08002e35 	.word	0x08002e35
 8002c54:	08002d2d 	.word	0x08002d2d
 8002c58:	08002e35 	.word	0x08002e35
 8002c5c:	08002e35 	.word	0x08002e35
 8002c60:	08002cfd 	.word	0x08002cfd
						  {
							case 'L':	// $DL LEDs State Zequest
								sprintf(message,"$DL%04X\r",ledState);
 8002c64:	4b1d      	ldr	r3, [pc, #116]	@ (8002cdc <main+0x183c>)
 8002c66:	881b      	ldrh	r3, [r3, #0]
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	f107 0314 	add.w	r3, r7, #20
 8002c70:	491c      	ldr	r1, [pc, #112]	@ (8002ce4 <main+0x1844>)
 8002c72:	4618      	mov	r0, r3
 8002c74:	f007 fb5e 	bl	800a334 <siprintf>
								PutsUART2TxData((uint8_t *)message,strlen(message));
 8002c78:	f107 0314 	add.w	r3, r7, #20
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7fd faaf 	bl	80001e0 <strlen>
 8002c82:	4603      	mov	r3, r0
 8002c84:	461a      	mov	r2, r3
 8002c86:	f107 0314 	add.w	r3, r7, #20
 8002c8a:	4611      	mov	r1, r2
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f002 fb7d 	bl	800538c <PutsUART2TxData>
								break;
 8002c92:	e0d5      	b.n	8002e40 <main+0x19a0>
 8002c94:	40020400 	.word	0x40020400
 8002c98:	200004fa 	.word	0x200004fa
 8002c9c:	2000000a 	.word	0x2000000a
 8002ca0:	2000000c 	.word	0x2000000c
 8002ca4:	200004be 	.word	0x200004be
 8002ca8:	20010670 	.word	0x20010670
 8002cac:	0800dbc0 	.word	0x0800dbc0
 8002cb0:	20000000 	.word	0x20000000
 8002cb4:	2000051e 	.word	0x2000051e
 8002cb8:	200004d8 	.word	0x200004d8
 8002cbc:	20000002 	.word	0x20000002
 8002cc0:	0800dbc8 	.word	0x0800dbc8
 8002cc4:	200004da 	.word	0x200004da
 8002cc8:	20000004 	.word	0x20000004
 8002ccc:	0800dbd4 	.word	0x0800dbd4
 8002cd0:	200004ce 	.word	0x200004ce
 8002cd4:	200004d0 	.word	0x200004d0
 8002cd8:	0800dbe0 	.word	0x0800dbe0
 8002cdc:	200004d2 	.word	0x200004d2
 8002ce0:	200004d4 	.word	0x200004d4
 8002ce4:	0800dbec 	.word	0x0800dbec
 8002ce8:	200004e6 	.word	0x200004e6
 8002cec:	20000008 	.word	0x20000008
 8002cf0:	0800dbf8 	.word	0x0800dbf8
 8002cf4:	20000630 	.word	0x20000630
 8002cf8:	20000530 	.word	0x20000530
							case 'S':	// $DS Switches State Request
								sprintf(message,"$DS%04X\r",swsState);
 8002cfc:	4bb2      	ldr	r3, [pc, #712]	@ (8002fc8 <main+0x1b28>)
 8002cfe:	881b      	ldrh	r3, [r3, #0]
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	461a      	mov	r2, r3
 8002d04:	f107 0314 	add.w	r3, r7, #20
 8002d08:	49b0      	ldr	r1, [pc, #704]	@ (8002fcc <main+0x1b2c>)
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f007 fb12 	bl	800a334 <siprintf>
								PutsUART2TxData((uint8_t *)message,strlen(message));
 8002d10:	f107 0314 	add.w	r3, r7, #20
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7fd fa63 	bl	80001e0 <strlen>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	f107 0314 	add.w	r3, r7, #20
 8002d22:	4611      	mov	r1, r2
 8002d24:	4618      	mov	r0, r3
 8002d26:	f002 fb31 	bl	800538c <PutsUART2TxData>
								break;
 8002d2a:	e089      	b.n	8002e40 <main+0x19a0>
							case 'P':	// $DP Potentiometer Measurement Value Request
								switch (inmsgBuf[2])
 8002d2c:	4ba8      	ldr	r3, [pc, #672]	@ (8002fd0 <main+0x1b30>)
 8002d2e:	789b      	ldrb	r3, [r3, #2]
 8002d30:	2b31      	cmp	r3, #49	@ 0x31
 8002d32:	d002      	beq.n	8002d3a <main+0x189a>
 8002d34:	2b32      	cmp	r3, #50	@ 0x32
 8002d36:	d017      	beq.n	8002d68 <main+0x18c8>
 8002d38:	e02d      	b.n	8002d96 <main+0x18f6>
								  {
									case '1':	// $DP1 Potentiometer 1 Value Request
										sprintf(message,"$DP1%04X\r",*(uint16_t *)&pot1Val);
 8002d3a:	4ba6      	ldr	r3, [pc, #664]	@ (8002fd4 <main+0x1b34>)
 8002d3c:	881b      	ldrh	r3, [r3, #0]
 8002d3e:	461a      	mov	r2, r3
 8002d40:	f107 0314 	add.w	r3, r7, #20
 8002d44:	49a4      	ldr	r1, [pc, #656]	@ (8002fd8 <main+0x1b38>)
 8002d46:	4618      	mov	r0, r3
 8002d48:	f007 faf4 	bl	800a334 <siprintf>
										PutsUART2TxData((uint8_t *)message,strlen(message));
 8002d4c:	f107 0314 	add.w	r3, r7, #20
 8002d50:	4618      	mov	r0, r3
 8002d52:	f7fd fa45 	bl	80001e0 <strlen>
 8002d56:	4603      	mov	r3, r0
 8002d58:	461a      	mov	r2, r3
 8002d5a:	f107 0314 	add.w	r3, r7, #20
 8002d5e:	4611      	mov	r1, r2
 8002d60:	4618      	mov	r0, r3
 8002d62:	f002 fb13 	bl	800538c <PutsUART2TxData>
										break;
 8002d66:	e01b      	b.n	8002da0 <main+0x1900>
									case '2':	// $DP2 Potentiometer 2 Value Request
										sprintf(message,"$DP2%04X\r",*(uint16_t *)&pot2Val);
 8002d68:	4b9c      	ldr	r3, [pc, #624]	@ (8002fdc <main+0x1b3c>)
 8002d6a:	881b      	ldrh	r3, [r3, #0]
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	f107 0314 	add.w	r3, r7, #20
 8002d72:	499b      	ldr	r1, [pc, #620]	@ (8002fe0 <main+0x1b40>)
 8002d74:	4618      	mov	r0, r3
 8002d76:	f007 fadd 	bl	800a334 <siprintf>
										PutsUART2TxData((uint8_t *)message,strlen(message));
 8002d7a:	f107 0314 	add.w	r3, r7, #20
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7fd fa2e 	bl	80001e0 <strlen>
 8002d84:	4603      	mov	r3, r0
 8002d86:	461a      	mov	r2, r3
 8002d88:	f107 0314 	add.w	r3, r7, #20
 8002d8c:	4611      	mov	r1, r2
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f002 fafc 	bl	800538c <PutsUART2TxData>
										break;
 8002d94:	e004      	b.n	8002da0 <main+0x1900>
									default:
										// Unknown Command
										SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 8002d96:	2101      	movs	r1, #1
 8002d98:	2002      	movs	r0, #2
 8002d9a:	f001 fdb1 	bl	8004900 <SendErrorSignal>
								  }
								break;
 8002d9e:	e04f      	b.n	8002e40 <main+0x19a0>
 8002da0:	e04e      	b.n	8002e40 <main+0x19a0>
							case 'B': // 'DB' Battery Voltage Request
								u16arg = (uint16_t)((float)vbatVal / 4096.0 * 330.0 * 9.3 / 1.8);
 8002da2:	4b90      	ldr	r3, [pc, #576]	@ (8002fe4 <main+0x1b44>)
 8002da4:	881b      	ldrh	r3, [r3, #0]
 8002da6:	ee07 3a90 	vmov	s15, r3
 8002daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dae:	ee17 0a90 	vmov	r0, s15
 8002db2:	f7fd fbd1 	bl	8000558 <__aeabi_f2d>
 8002db6:	f04f 0200 	mov.w	r2, #0
 8002dba:	4b8b      	ldr	r3, [pc, #556]	@ (8002fe8 <main+0x1b48>)
 8002dbc:	f7fd fd4e 	bl	800085c <__aeabi_ddiv>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	4610      	mov	r0, r2
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	a379      	add	r3, pc, #484	@ (adr r3, 8002fb0 <main+0x1b10>)
 8002dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dce:	f7fd fc1b 	bl	8000608 <__aeabi_dmul>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	460b      	mov	r3, r1
 8002dd6:	4610      	mov	r0, r2
 8002dd8:	4619      	mov	r1, r3
 8002dda:	a377      	add	r3, pc, #476	@ (adr r3, 8002fb8 <main+0x1b18>)
 8002ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002de0:	f7fd fc12 	bl	8000608 <__aeabi_dmul>
 8002de4:	4602      	mov	r2, r0
 8002de6:	460b      	mov	r3, r1
 8002de8:	4610      	mov	r0, r2
 8002dea:	4619      	mov	r1, r3
 8002dec:	a374      	add	r3, pc, #464	@ (adr r3, 8002fc0 <main+0x1b20>)
 8002dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002df2:	f7fd fd33 	bl	800085c <__aeabi_ddiv>
 8002df6:	4602      	mov	r2, r0
 8002df8:	460b      	mov	r3, r1
 8002dfa:	4610      	mov	r0, r2
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	f7fd fedb 	bl	8000bb8 <__aeabi_d2uiz>
 8002e02:	4603      	mov	r3, r0
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	827b      	strh	r3, [r7, #18]
								sprintf(message,"$BV%04X\r",u16arg);
 8002e08:	8a7b      	ldrh	r3, [r7, #18]
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	f107 0314 	add.w	r3, r7, #20
 8002e10:	4976      	ldr	r1, [pc, #472]	@ (8002fec <main+0x1b4c>)
 8002e12:	4618      	mov	r0, r3
 8002e14:	f007 fa8e 	bl	800a334 <siprintf>
								PutsUART2TxData((uint8_t *)message,strlen(message));
 8002e18:	f107 0314 	add.w	r3, r7, #20
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7fd f9df 	bl	80001e0 <strlen>
 8002e22:	4603      	mov	r3, r0
 8002e24:	461a      	mov	r2, r3
 8002e26:	f107 0314 	add.w	r3, r7, #20
 8002e2a:	4611      	mov	r1, r2
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f002 faad 	bl	800538c <PutsUART2TxData>
								break;
 8002e32:	e005      	b.n	8002e40 <main+0x19a0>
							default:
								// Unknown Command
								SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 8002e34:	2101      	movs	r1, #1
 8002e36:	2002      	movs	r0, #2
 8002e38:	f001 fd62 	bl	8004900 <SendErrorSignal>
						  }
						break;
 8002e3c:	f000 bd68 	b.w	8003910 <main+0x2470>
 8002e40:	f000 bd66 	b.w	8003910 <main+0x2470>
					case 'R':	// Remote Potentiometer Value
						if (inmsgBuf[2] == 'P')
 8002e44:	4b62      	ldr	r3, [pc, #392]	@ (8002fd0 <main+0x1b30>)
 8002e46:	789b      	ldrb	r3, [r3, #2]
 8002e48:	2b50      	cmp	r3, #80	@ 0x50
 8002e4a:	d11a      	bne.n	8002e82 <main+0x19e2>
						  {
							status = sscanf ((char *)(inmsgBuf + 3),"%hx",&u16arg);
 8002e4c:	4868      	ldr	r0, [pc, #416]	@ (8002ff0 <main+0x1b50>)
 8002e4e:	f107 0312 	add.w	r3, r7, #18
 8002e52:	461a      	mov	r2, r3
 8002e54:	4967      	ldr	r1, [pc, #412]	@ (8002ff4 <main+0x1b54>)
 8002e56:	f007 fa8f 	bl	800a378 <siscanf>
 8002e5a:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
							if (status == 1)
 8002e5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d107      	bne.n	8002e76 <main+0x19d6>
							  {
								remCtrlVal = *(int16_t *)&u16arg;
 8002e66:	f107 0312 	add.w	r3, r7, #18
 8002e6a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002e6e:	4b62      	ldr	r3, [pc, #392]	@ (8002ff8 <main+0x1b58>)
 8002e70:	801a      	strh	r2, [r3, #0]
							else
								SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
						  }
						else
							SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
						break;
 8002e72:	f000 bd4d 	b.w	8003910 <main+0x2470>
								SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 8002e76:	2104      	movs	r1, #4
 8002e78:	2002      	movs	r0, #2
 8002e7a:	f001 fd41 	bl	8004900 <SendErrorSignal>
						break;
 8002e7e:	f000 bd47 	b.w	8003910 <main+0x2470>
							SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 8002e82:	2101      	movs	r1, #1
 8002e84:	2002      	movs	r0, #2
 8002e86:	f001 fd3b 	bl	8004900 <SendErrorSignal>
						break;
 8002e8a:	f000 bd41 	b.w	8003910 <main+0x2470>
					case 'T':	// $T - Test Input Handling
						switch (inmsgBuf[2])
 8002e8e:	4b50      	ldr	r3, [pc, #320]	@ (8002fd0 <main+0x1b30>)
 8002e90:	789b      	ldrb	r3, [r3, #2]
 8002e92:	2b52      	cmp	r3, #82	@ 0x52
 8002e94:	d008      	beq.n	8002ea8 <main+0x1a08>
 8002e96:	2b52      	cmp	r3, #82	@ 0x52
 8002e98:	f300 811e 	bgt.w	80030d8 <main+0x1c38>
 8002e9c:	2b45      	cmp	r3, #69	@ 0x45
 8002e9e:	f000 80db 	beq.w	8003058 <main+0x1bb8>
 8002ea2:	2b4c      	cmp	r3, #76	@ 0x4c
 8002ea4:	d026      	beq.n	8002ef4 <main+0x1a54>
 8002ea6:	e117      	b.n	80030d8 <main+0x1c38>
						  {
							case 'R':	// $TR - Reset Test Signal Storage
								lockDataTrf = OFF;
 8002ea8:	4b54      	ldr	r3, [pc, #336]	@ (8002ffc <main+0x1b5c>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	801a      	strh	r2, [r3, #0]
								testSigInPnt = 0;
 8002eae:	4b54      	ldr	r3, [pc, #336]	@ (8003000 <main+0x1b60>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	801a      	strh	r2, [r3, #0]
								testSigOutPnt = 0;
 8002eb4:	4b53      	ldr	r3, [pc, #332]	@ (8003004 <main+0x1b64>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	801a      	strh	r2, [r3, #0]
								HAL_GPIO_WritePin(YEL7_LED_GPIO_Port,YEL7_LED_Pin,GPIO_PIN_RESET);
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002ec0:	4851      	ldr	r0, [pc, #324]	@ (8003008 <main+0x1b68>)
 8002ec2:	f003 fcc3 	bl	800684c <HAL_GPIO_WritePin>
								ledState &= ~LEDY7_STATE;
 8002ec6:	4b51      	ldr	r3, [pc, #324]	@ (800300c <main+0x1b6c>)
 8002ec8:	881b      	ldrh	r3, [r3, #0]
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ed0:	b29a      	uxth	r2, r3
 8002ed2:	4b4e      	ldr	r3, [pc, #312]	@ (800300c <main+0x1b6c>)
 8002ed4:	801a      	strh	r2, [r3, #0]
								HAL_GPIO_WritePin(YEL6_LED_GPIO_Port,YEL6_LED_Pin,GPIO_PIN_RESET);
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002edc:	484c      	ldr	r0, [pc, #304]	@ (8003010 <main+0x1b70>)
 8002ede:	f003 fcb5 	bl	800684c <HAL_GPIO_WritePin>
								ledState &= ~LEDY6_STATE;
 8002ee2:	4b4a      	ldr	r3, [pc, #296]	@ (800300c <main+0x1b6c>)
 8002ee4:	881b      	ldrh	r3, [r3, #0]
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	f023 0320 	bic.w	r3, r3, #32
 8002eec:	b29a      	uxth	r2, r3
 8002eee:	4b47      	ldr	r3, [pc, #284]	@ (800300c <main+0x1b6c>)
 8002ef0:	801a      	strh	r2, [r3, #0]
								break;
 8002ef2:	e0f8      	b.n	80030e6 <main+0x1c46>
							case 'L':	// $TL - Receive Single Signal Datum
								status = sscanf ((char *)(inmsgBuf + 3),"%hx",&u16arg);
 8002ef4:	483e      	ldr	r0, [pc, #248]	@ (8002ff0 <main+0x1b50>)
 8002ef6:	f107 0312 	add.w	r3, r7, #18
 8002efa:	461a      	mov	r2, r3
 8002efc:	493d      	ldr	r1, [pc, #244]	@ (8002ff4 <main+0x1b54>)
 8002efe:	f007 fa3b 	bl	800a378 <siscanf>
 8002f02:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
								if (status == 1)
 8002f06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	f040 809f 	bne.w	800304e <main+0x1bae>
								  {
									if (testSigInPnt < TESTSIGN_SIZE)
 8002f10:	4b3b      	ldr	r3, [pc, #236]	@ (8003000 <main+0x1b60>)
 8002f12:	881b      	ldrh	r3, [r3, #0]
 8002f14:	b21b      	sxth	r3, r3
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	f2c0 80e4 	blt.w	80030e4 <main+0x1c44>
									  {
										lockDataTrf = ON;
 8002f1c:	4b37      	ldr	r3, [pc, #220]	@ (8002ffc <main+0x1b5c>)
 8002f1e:	2201      	movs	r2, #1
 8002f20:	801a      	strh	r2, [r3, #0]
										testSignal[testSigInPnt] = *(int16_t *)&u16arg;
 8002f22:	f107 0312 	add.w	r3, r7, #18
 8002f26:	4a36      	ldr	r2, [pc, #216]	@ (8003000 <main+0x1b60>)
 8002f28:	8812      	ldrh	r2, [r2, #0]
 8002f2a:	f9b3 1000 	ldrsh.w	r1, [r3]
 8002f2e:	4b39      	ldr	r3, [pc, #228]	@ (8003014 <main+0x1b74>)
 8002f30:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
										testSigInPnt++;
 8002f34:	4b32      	ldr	r3, [pc, #200]	@ (8003000 <main+0x1b60>)
 8002f36:	881b      	ldrh	r3, [r3, #0]
 8002f38:	3301      	adds	r3, #1
 8002f3a:	b29a      	uxth	r2, r3
 8002f3c:	4b30      	ldr	r3, [pc, #192]	@ (8003000 <main+0x1b60>)
 8002f3e:	801a      	strh	r2, [r3, #0]
										if (ledY6sign == 0)
 8002f40:	4b35      	ldr	r3, [pc, #212]	@ (8003018 <main+0x1b78>)
 8002f42:	881b      	ldrh	r3, [r3, #0]
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d115      	bne.n	8002f76 <main+0x1ad6>
										  {
											HAL_GPIO_WritePin(YEL7_LED_GPIO_Port,YEL7_LED_Pin,GPIO_PIN_SET);
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002f50:	482d      	ldr	r0, [pc, #180]	@ (8003008 <main+0x1b68>)
 8002f52:	f003 fc7b 	bl	800684c <HAL_GPIO_WritePin>
											ledState |= LEDY7_STATE;
 8002f56:	4b2d      	ldr	r3, [pc, #180]	@ (800300c <main+0x1b6c>)
 8002f58:	881b      	ldrh	r3, [r3, #0]
 8002f5a:	b29b      	uxth	r3, r3
 8002f5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	4b2a      	ldr	r3, [pc, #168]	@ (800300c <main+0x1b6c>)
 8002f64:	801a      	strh	r2, [r3, #0]
											ledY6sign++;
 8002f66:	4b2c      	ldr	r3, [pc, #176]	@ (8003018 <main+0x1b78>)
 8002f68:	881b      	ldrh	r3, [r3, #0]
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	b29a      	uxth	r2, r3
 8002f70:	4b29      	ldr	r3, [pc, #164]	@ (8003018 <main+0x1b78>)
 8002f72:	801a      	strh	r2, [r3, #0]
										  }
									  }
								  }
								else
									SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
								break;
 8002f74:	e0b6      	b.n	80030e4 <main+0x1c44>
											if (ledY6sign > TESTDNLD_BLRATE)
 8002f76:	4b28      	ldr	r3, [pc, #160]	@ (8003018 <main+0x1b78>)
 8002f78:	881b      	ldrh	r3, [r3, #0]
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	2b64      	cmp	r3, #100	@ 0x64
 8002f7e:	d95e      	bls.n	800303e <main+0x1b9e>
												if ((ledState & LEDY7_STATE) == 0)
 8002f80:	4b22      	ldr	r3, [pc, #136]	@ (800300c <main+0x1b6c>)
 8002f82:	881b      	ldrh	r3, [r3, #0]
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d146      	bne.n	800301c <main+0x1b7c>
													HAL_GPIO_WritePin(YEL7_LED_GPIO_Port,YEL7_LED_Pin,GPIO_PIN_SET);
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002f94:	481c      	ldr	r0, [pc, #112]	@ (8003008 <main+0x1b68>)
 8002f96:	f003 fc59 	bl	800684c <HAL_GPIO_WritePin>
													ledState |= LEDY7_STATE;
 8002f9a:	4b1c      	ldr	r3, [pc, #112]	@ (800300c <main+0x1b6c>)
 8002f9c:	881b      	ldrh	r3, [r3, #0]
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002fa4:	b29a      	uxth	r2, r3
 8002fa6:	4b19      	ldr	r3, [pc, #100]	@ (800300c <main+0x1b6c>)
 8002fa8:	801a      	strh	r2, [r3, #0]
 8002faa:	e045      	b.n	8003038 <main+0x1b98>
 8002fac:	f3af 8000 	nop.w
 8002fb0:	00000000 	.word	0x00000000
 8002fb4:	4074a000 	.word	0x4074a000
 8002fb8:	9999999a 	.word	0x9999999a
 8002fbc:	40229999 	.word	0x40229999
 8002fc0:	cccccccd 	.word	0xcccccccd
 8002fc4:	3ffccccc 	.word	0x3ffccccc
 8002fc8:	200004ce 	.word	0x200004ce
 8002fcc:	0800dbe0 	.word	0x0800dbe0
 8002fd0:	20000530 	.word	0x20000530
 8002fd4:	200004d8 	.word	0x200004d8
 8002fd8:	0800dc04 	.word	0x0800dc04
 8002fdc:	200004da 	.word	0x200004da
 8002fe0:	0800dc10 	.word	0x0800dc10
 8002fe4:	200004fa 	.word	0x200004fa
 8002fe8:	40b00000 	.word	0x40b00000
 8002fec:	0800dbb4 	.word	0x0800dbb4
 8002ff0:	20000533 	.word	0x20000533
 8002ff4:	0800dc1c 	.word	0x0800dc1c
 8002ff8:	200004de 	.word	0x200004de
 8002ffc:	2000051e 	.word	0x2000051e
 8003000:	2001066c 	.word	0x2001066c
 8003004:	2001066e 	.word	0x2001066e
 8003008:	40020800 	.word	0x40020800
 800300c:	200004d2 	.word	0x200004d2
 8003010:	40020000 	.word	0x40020000
 8003014:	2000066c 	.word	0x2000066c
 8003018:	200004c4 	.word	0x200004c4
													HAL_GPIO_WritePin(YEL7_LED_GPIO_Port,YEL7_LED_Pin,GPIO_PIN_RESET);
 800301c:	2200      	movs	r2, #0
 800301e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003022:	48af      	ldr	r0, [pc, #700]	@ (80032e0 <main+0x1e40>)
 8003024:	f003 fc12 	bl	800684c <HAL_GPIO_WritePin>
													ledState &= ~LEDY7_STATE;
 8003028:	4bae      	ldr	r3, [pc, #696]	@ (80032e4 <main+0x1e44>)
 800302a:	881b      	ldrh	r3, [r3, #0]
 800302c:	b29b      	uxth	r3, r3
 800302e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003032:	b29a      	uxth	r2, r3
 8003034:	4bab      	ldr	r3, [pc, #684]	@ (80032e4 <main+0x1e44>)
 8003036:	801a      	strh	r2, [r3, #0]
												ledY6sign = 0;
 8003038:	4bab      	ldr	r3, [pc, #684]	@ (80032e8 <main+0x1e48>)
 800303a:	2200      	movs	r2, #0
 800303c:	801a      	strh	r2, [r3, #0]
											ledY6sign++;
 800303e:	4baa      	ldr	r3, [pc, #680]	@ (80032e8 <main+0x1e48>)
 8003040:	881b      	ldrh	r3, [r3, #0]
 8003042:	b29b      	uxth	r3, r3
 8003044:	3301      	adds	r3, #1
 8003046:	b29a      	uxth	r2, r3
 8003048:	4ba7      	ldr	r3, [pc, #668]	@ (80032e8 <main+0x1e48>)
 800304a:	801a      	strh	r2, [r3, #0]
								break;
 800304c:	e04a      	b.n	80030e4 <main+0x1c44>
									SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 800304e:	2104      	movs	r1, #4
 8003050:	2002      	movs	r0, #2
 8003052:	f001 fc55 	bl	8004900 <SendErrorSignal>
								break;
 8003056:	e045      	b.n	80030e4 <main+0x1c44>
							case 'E':	// $TE - End of Signal Load
								lockDataTrf = OFF;
 8003058:	4ba4      	ldr	r3, [pc, #656]	@ (80032ec <main+0x1e4c>)
 800305a:	2200      	movs	r2, #0
 800305c:	801a      	strh	r2, [r3, #0]
								status = sscanf ((char *)(inmsgBuf + 3),"%hx",&u16arg);
 800305e:	48a4      	ldr	r0, [pc, #656]	@ (80032f0 <main+0x1e50>)
 8003060:	f107 0312 	add.w	r3, r7, #18
 8003064:	461a      	mov	r2, r3
 8003066:	49a3      	ldr	r1, [pc, #652]	@ (80032f4 <main+0x1e54>)
 8003068:	f007 f986 	bl	800a378 <siscanf>
 800306c:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
								if (status == 1)
 8003070:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003074:	2b01      	cmp	r3, #1
 8003076:	d109      	bne.n	800308c <main+0x1bec>
								  {
									if (u16arg != testSigInPnt)
 8003078:	8a7a      	ldrh	r2, [r7, #18]
 800307a:	4b9f      	ldr	r3, [pc, #636]	@ (80032f8 <main+0x1e58>)
 800307c:	881b      	ldrh	r3, [r3, #0]
 800307e:	429a      	cmp	r2, r3
 8003080:	d008      	beq.n	8003094 <main+0x1bf4>
									  { // Error in download data
										SendErrorSignal(ERR_DNLD,ERI_DNLD_SIZE);
 8003082:	2101      	movs	r1, #1
 8003084:	2004      	movs	r0, #4
 8003086:	f001 fc3b 	bl	8004900 <SendErrorSignal>
 800308a:	e003      	b.n	8003094 <main+0x1bf4>
									  }
								  }
								else
									SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 800308c:	2104      	movs	r1, #4
 800308e:	2002      	movs	r0, #2
 8003090:	f001 fc36 	bl	8004900 <SendErrorSignal>
								if (testSigInPnt > 0)
 8003094:	4b98      	ldr	r3, [pc, #608]	@ (80032f8 <main+0x1e58>)
 8003096:	881b      	ldrh	r3, [r3, #0]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d00e      	beq.n	80030ba <main+0x1c1a>
						  	  	  {
									HAL_GPIO_WritePin(YEL7_LED_GPIO_Port,YEL7_LED_Pin,GPIO_PIN_SET);
 800309c:	2201      	movs	r2, #1
 800309e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80030a2:	488f      	ldr	r0, [pc, #572]	@ (80032e0 <main+0x1e40>)
 80030a4:	f003 fbd2 	bl	800684c <HAL_GPIO_WritePin>
									ledState |= LEDY7_STATE;
 80030a8:	4b8e      	ldr	r3, [pc, #568]	@ (80032e4 <main+0x1e44>)
 80030aa:	881b      	ldrh	r3, [r3, #0]
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	4b8b      	ldr	r3, [pc, #556]	@ (80032e4 <main+0x1e44>)
 80030b6:	801a      	strh	r2, [r3, #0]
								else
						  	  	  {
									HAL_GPIO_WritePin(YEL7_LED_GPIO_Port,YEL7_LED_Pin,GPIO_PIN_RESET);
									ledState &= ~LEDY7_STATE;
						  	  	  }
								break;
 80030b8:	e015      	b.n	80030e6 <main+0x1c46>
									HAL_GPIO_WritePin(YEL7_LED_GPIO_Port,YEL7_LED_Pin,GPIO_PIN_RESET);
 80030ba:	2200      	movs	r2, #0
 80030bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80030c0:	4887      	ldr	r0, [pc, #540]	@ (80032e0 <main+0x1e40>)
 80030c2:	f003 fbc3 	bl	800684c <HAL_GPIO_WritePin>
									ledState &= ~LEDY7_STATE;
 80030c6:	4b87      	ldr	r3, [pc, #540]	@ (80032e4 <main+0x1e44>)
 80030c8:	881b      	ldrh	r3, [r3, #0]
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80030d0:	b29a      	uxth	r2, r3
 80030d2:	4b84      	ldr	r3, [pc, #528]	@ (80032e4 <main+0x1e44>)
 80030d4:	801a      	strh	r2, [r3, #0]
								break;
 80030d6:	e006      	b.n	80030e6 <main+0x1c46>
							default:
								// Unknown Command
								SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 80030d8:	2101      	movs	r1, #1
 80030da:	2002      	movs	r0, #2
 80030dc:	f001 fc10 	bl	8004900 <SendErrorSignal>
						  }

						break;
 80030e0:	f000 bc16 	b.w	8003910 <main+0x2470>
								break;
 80030e4:	bf00      	nop
						break;
 80030e6:	f000 bc13 	b.w	8003910 <main+0x2470>
					case 'C':	// Control Parameters
						switch (inmsgBuf[2])
 80030ea:	4b84      	ldr	r3, [pc, #528]	@ (80032fc <main+0x1e5c>)
 80030ec:	789b      	ldrb	r3, [r3, #2]
 80030ee:	3b43      	subs	r3, #67	@ 0x43
 80030f0:	2b10      	cmp	r3, #16
 80030f2:	f200 8403 	bhi.w	80038fc <main+0x245c>
 80030f6:	a201      	add	r2, pc, #4	@ (adr r2, 80030fc <main+0x1c5c>)
 80030f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030fc:	08003141 	.word	0x08003141
 8003100:	080038fd 	.word	0x080038fd
 8003104:	080038fd 	.word	0x080038fd
 8003108:	080038fd 	.word	0x080038fd
 800310c:	080038fd 	.word	0x080038fd
 8003110:	080038fd 	.word	0x080038fd
 8003114:	080038fd 	.word	0x080038fd
 8003118:	080038fd 	.word	0x080038fd
 800311c:	080038fd 	.word	0x080038fd
 8003120:	0800343d 	.word	0x0800343d
 8003124:	080038fd 	.word	0x080038fd
 8003128:	080038fd 	.word	0x080038fd
 800312c:	080038fd 	.word	0x080038fd
 8003130:	080038fd 	.word	0x080038fd
 8003134:	080038fd 	.word	0x080038fd
 8003138:	080031b7 	.word	0x080031b7
 800313c:	0800332b 	.word	0x0800332b
						  {
							case 'C':	// $CC Control Type and Sample Time
								switch (inmsgBuf[3])
 8003140:	4b6e      	ldr	r3, [pc, #440]	@ (80032fc <main+0x1e5c>)
 8003142:	78db      	ldrb	r3, [r3, #3]
 8003144:	2b50      	cmp	r3, #80	@ 0x50
 8003146:	d017      	beq.n	8003178 <main+0x1cd8>
 8003148:	2b54      	cmp	r3, #84	@ 0x54
 800314a:	d12e      	bne.n	80031aa <main+0x1d0a>
								  {
									case 'T': // $CCT Select Control Type
										status = sscanf ((char *)(inmsgBuf + 4),"%hx",&u16arg);
 800314c:	486c      	ldr	r0, [pc, #432]	@ (8003300 <main+0x1e60>)
 800314e:	f107 0312 	add.w	r3, r7, #18
 8003152:	461a      	mov	r2, r3
 8003154:	4967      	ldr	r1, [pc, #412]	@ (80032f4 <main+0x1e54>)
 8003156:	f007 f90f 	bl	800a378 <siscanf>
 800315a:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
										if (status == 1)
 800315e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003162:	2b01      	cmp	r3, #1
 8003164:	d103      	bne.n	800316e <main+0x1cce>
										  {
											motorCtrlType = u16arg;
 8003166:	8a7a      	ldrh	r2, [r7, #18]
 8003168:	4b66      	ldr	r3, [pc, #408]	@ (8003304 <main+0x1e64>)
 800316a:	801a      	strh	r2, [r3, #0]
										  }
										else
											SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
										break;
 800316c:	e022      	b.n	80031b4 <main+0x1d14>
											SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 800316e:	2104      	movs	r1, #4
 8003170:	2002      	movs	r0, #2
 8003172:	f001 fbc5 	bl	8004900 <SendErrorSignal>
										break;
 8003176:	e01d      	b.n	80031b4 <main+0x1d14>
									case 'P': // $CCP Set Control Sample Period
										status = sscanf ((char *)(inmsgBuf + 4),"%hx",&u16arg);
 8003178:	4861      	ldr	r0, [pc, #388]	@ (8003300 <main+0x1e60>)
 800317a:	f107 0312 	add.w	r3, r7, #18
 800317e:	461a      	mov	r2, r3
 8003180:	495c      	ldr	r1, [pc, #368]	@ (80032f4 <main+0x1e54>)
 8003182:	f007 f8f9 	bl	800a378 <siscanf>
 8003186:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
										if (status == 1)
 800318a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800318e:	2b01      	cmp	r3, #1
 8003190:	d106      	bne.n	80031a0 <main+0x1d00>
										  {
											samplePeriod = u16arg;
 8003192:	8a7a      	ldrh	r2, [r7, #18]
 8003194:	4b5c      	ldr	r3, [pc, #368]	@ (8003308 <main+0x1e68>)
 8003196:	801a      	strh	r2, [r3, #0]
											ctrlTstamp = 0;
 8003198:	4b5c      	ldr	r3, [pc, #368]	@ (800330c <main+0x1e6c>)
 800319a:	2200      	movs	r2, #0
 800319c:	801a      	strh	r2, [r3, #0]
										  }
										else
											SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
										break;
 800319e:	e009      	b.n	80031b4 <main+0x1d14>
											SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 80031a0:	2104      	movs	r1, #4
 80031a2:	2002      	movs	r0, #2
 80031a4:	f001 fbac 	bl	8004900 <SendErrorSignal>
										break;
 80031a8:	e004      	b.n	80031b4 <main+0x1d14>
									default:
										// Unknown Command
										SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 80031aa:	2101      	movs	r1, #1
 80031ac:	2002      	movs	r0, #2
 80031ae:	f001 fba7 	bl	8004900 <SendErrorSignal>
								  }
								break;
 80031b2:	e3a8      	b.n	8003906 <main+0x2466>
 80031b4:	e3a7      	b.n	8003906 <main+0x2466>
							case 'R':	// $CR Motor RPM Control
								switch (inmsgBuf[3])
 80031b6:	4b51      	ldr	r3, [pc, #324]	@ (80032fc <main+0x1e5c>)
 80031b8:	78db      	ldrb	r3, [r3, #3]
 80031ba:	2b50      	cmp	r3, #80	@ 0x50
 80031bc:	f040 808a 	bne.w	80032d4 <main+0x1e34>
								  {
									case 'P': // $CRP
										switch (inmsgBuf[4])
 80031c0:	4b4e      	ldr	r3, [pc, #312]	@ (80032fc <main+0x1e5c>)
 80031c2:	791b      	ldrb	r3, [r3, #4]
 80031c4:	2b50      	cmp	r3, #80	@ 0x50
 80031c6:	d006      	beq.n	80031d6 <main+0x1d36>
 80031c8:	2b50      	cmp	r3, #80	@ 0x50
 80031ca:	dc7d      	bgt.n	80032c8 <main+0x1e28>
 80031cc:	2b43      	cmp	r3, #67	@ 0x43
 80031ce:	d022      	beq.n	8003216 <main+0x1d76>
 80031d0:	2b49      	cmp	r3, #73	@ 0x49
 80031d2:	d040      	beq.n	8003256 <main+0x1db6>
 80031d4:	e078      	b.n	80032c8 <main+0x1e28>
										  {
											case 'P': // $CRPP
												switch (inmsgBuf[5])
 80031d6:	4b49      	ldr	r3, [pc, #292]	@ (80032fc <main+0x1e5c>)
 80031d8:	795b      	ldrb	r3, [r3, #5]
 80031da:	2b47      	cmp	r3, #71	@ 0x47
 80031dc:	d115      	bne.n	800320a <main+0x1d6a>
												  {
													case 'G': // $CRPPG  Set Proportional Gain
														status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 80031de:	484c      	ldr	r0, [pc, #304]	@ (8003310 <main+0x1e70>)
 80031e0:	f107 030c 	add.w	r3, r7, #12
 80031e4:	461a      	mov	r2, r3
 80031e6:	494b      	ldr	r1, [pc, #300]	@ (8003314 <main+0x1e74>)
 80031e8:	f007 f8c6 	bl	800a378 <siscanf>
 80031ec:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 80031f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d103      	bne.n	8003200 <main+0x1d60>
														  {
															mcRPMPropGain = ctrl_par;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	4a47      	ldr	r2, [pc, #284]	@ (8003318 <main+0x1e78>)
 80031fc:	6013      	str	r3, [r2, #0]
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 80031fe:	e009      	b.n	8003214 <main+0x1d74>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 8003200:	2104      	movs	r1, #4
 8003202:	2002      	movs	r0, #2
 8003204:	f001 fb7c 	bl	8004900 <SendErrorSignal>
														break;
 8003208:	e004      	b.n	8003214 <main+0x1d74>
													default:
														// Unknown Command
														SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 800320a:	2101      	movs	r1, #1
 800320c:	2002      	movs	r0, #2
 800320e:	f001 fb77 	bl	8004900 <SendErrorSignal>
												  }
												break;
 8003212:	e05e      	b.n	80032d2 <main+0x1e32>
 8003214:	e05d      	b.n	80032d2 <main+0x1e32>
											case 'C': // $CRPC
												switch (inmsgBuf[5])
 8003216:	4b39      	ldr	r3, [pc, #228]	@ (80032fc <main+0x1e5c>)
 8003218:	795b      	ldrb	r3, [r3, #5]
 800321a:	2b45      	cmp	r3, #69	@ 0x45
 800321c:	d115      	bne.n	800324a <main+0x1daa>
												  {
													case 'E': // $CRPCE  Set Proportional Gain Correction
														status = sscanf ((char *)(inmsgBuf + 6),"%hx",&u16arg);
 800321e:	483c      	ldr	r0, [pc, #240]	@ (8003310 <main+0x1e70>)
 8003220:	f107 0312 	add.w	r3, r7, #18
 8003224:	461a      	mov	r2, r3
 8003226:	4933      	ldr	r1, [pc, #204]	@ (80032f4 <main+0x1e54>)
 8003228:	f007 f8a6 	bl	800a378 <siscanf>
 800322c:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 8003230:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003234:	2b01      	cmp	r3, #1
 8003236:	d103      	bne.n	8003240 <main+0x1da0>
														  {
															mcRPMPropGainCorr = u16arg;
 8003238:	8a7a      	ldrh	r2, [r7, #18]
 800323a:	4b38      	ldr	r3, [pc, #224]	@ (800331c <main+0x1e7c>)
 800323c:	801a      	strh	r2, [r3, #0]
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 800323e:	e009      	b.n	8003254 <main+0x1db4>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 8003240:	2104      	movs	r1, #4
 8003242:	2002      	movs	r0, #2
 8003244:	f001 fb5c 	bl	8004900 <SendErrorSignal>
														break;
 8003248:	e004      	b.n	8003254 <main+0x1db4>
													default:
														// Unknown Command
														SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 800324a:	2101      	movs	r1, #1
 800324c:	2002      	movs	r0, #2
 800324e:	f001 fb57 	bl	8004900 <SendErrorSignal>
												  }
												break;
 8003252:	e03e      	b.n	80032d2 <main+0x1e32>
 8003254:	e03d      	b.n	80032d2 <main+0x1e32>
											case 'I':
												switch (inmsgBuf[5])
 8003256:	4b29      	ldr	r3, [pc, #164]	@ (80032fc <main+0x1e5c>)
 8003258:	795b      	ldrb	r3, [r3, #5]
 800325a:	2b47      	cmp	r3, #71	@ 0x47
 800325c:	d002      	beq.n	8003264 <main+0x1dc4>
 800325e:	2b49      	cmp	r3, #73	@ 0x49
 8003260:	d016      	beq.n	8003290 <main+0x1df0>
 8003262:	e02b      	b.n	80032bc <main+0x1e1c>
												  {
													case 'G': // $CRPIG Set PI Gain
														status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 8003264:	482a      	ldr	r0, [pc, #168]	@ (8003310 <main+0x1e70>)
 8003266:	f107 030c 	add.w	r3, r7, #12
 800326a:	461a      	mov	r2, r3
 800326c:	4929      	ldr	r1, [pc, #164]	@ (8003314 <main+0x1e74>)
 800326e:	f007 f883 	bl	800a378 <siscanf>
 8003272:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 8003276:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800327a:	2b01      	cmp	r3, #1
 800327c:	d103      	bne.n	8003286 <main+0x1de6>
														  {
															mcRPMPIGain = ctrl_par;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	4a27      	ldr	r2, [pc, #156]	@ (8003320 <main+0x1e80>)
 8003282:	6013      	str	r3, [r2, #0]
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 8003284:	e01f      	b.n	80032c6 <main+0x1e26>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 8003286:	2104      	movs	r1, #4
 8003288:	2002      	movs	r0, #2
 800328a:	f001 fb39 	bl	8004900 <SendErrorSignal>
														break;
 800328e:	e01a      	b.n	80032c6 <main+0x1e26>
													case 'I': // $CRPII Set PI Integration Time
														status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 8003290:	481f      	ldr	r0, [pc, #124]	@ (8003310 <main+0x1e70>)
 8003292:	f107 030c 	add.w	r3, r7, #12
 8003296:	461a      	mov	r2, r3
 8003298:	491e      	ldr	r1, [pc, #120]	@ (8003314 <main+0x1e74>)
 800329a:	f007 f86d 	bl	800a378 <siscanf>
 800329e:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 80032a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d103      	bne.n	80032b2 <main+0x1e12>
														  {
															mcRPMPITi = ctrl_par;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	4a1d      	ldr	r2, [pc, #116]	@ (8003324 <main+0x1e84>)
 80032ae:	6013      	str	r3, [r2, #0]
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 80032b0:	e009      	b.n	80032c6 <main+0x1e26>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 80032b2:	2104      	movs	r1, #4
 80032b4:	2002      	movs	r0, #2
 80032b6:	f001 fb23 	bl	8004900 <SendErrorSignal>
														break;
 80032ba:	e004      	b.n	80032c6 <main+0x1e26>
													default:
														// Unknown Command
														SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 80032bc:	2101      	movs	r1, #1
 80032be:	2002      	movs	r0, #2
 80032c0:	f001 fb1e 	bl	8004900 <SendErrorSignal>
												  }
												break;
 80032c4:	e005      	b.n	80032d2 <main+0x1e32>
 80032c6:	e004      	b.n	80032d2 <main+0x1e32>
											default:
												// Unknown Command
												SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 80032c8:	2101      	movs	r1, #1
 80032ca:	2002      	movs	r0, #2
 80032cc:	f001 fb18 	bl	8004900 <SendErrorSignal>
										  }
										break;
 80032d0:	e02a      	b.n	8003328 <main+0x1e88>
 80032d2:	e029      	b.n	8003328 <main+0x1e88>
									default:
										// Unknown Command
										SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 80032d4:	2101      	movs	r1, #1
 80032d6:	2002      	movs	r0, #2
 80032d8:	f001 fb12 	bl	8004900 <SendErrorSignal>
								  }
								break;
 80032dc:	e313      	b.n	8003906 <main+0x2466>
 80032de:	bf00      	nop
 80032e0:	40020800 	.word	0x40020800
 80032e4:	200004d2 	.word	0x200004d2
 80032e8:	200004c4 	.word	0x200004c4
 80032ec:	2000051e 	.word	0x2000051e
 80032f0:	20000533 	.word	0x20000533
 80032f4:	0800dc1c 	.word	0x0800dc1c
 80032f8:	2001066c 	.word	0x2001066c
 80032fc:	20000530 	.word	0x20000530
 8003300:	20000534 	.word	0x20000534
 8003304:	2000052c 	.word	0x2000052c
 8003308:	20000014 	.word	0x20000014
 800330c:	2000051a 	.word	0x2000051a
 8003310:	20000536 	.word	0x20000536
 8003314:	0800dc20 	.word	0x0800dc20
 8003318:	20000018 	.word	0x20000018
 800331c:	20000634 	.word	0x20000634
 8003320:	2000001c 	.word	0x2000001c
 8003324:	20000020 	.word	0x20000020
 8003328:	e2ed      	b.n	8003906 <main+0x2466>
							case 'S':	// Motor Servo Control
								switch (inmsgBuf[3])
 800332a:	4ba8      	ldr	r3, [pc, #672]	@ (80035cc <main+0x212c>)
 800332c:	78db      	ldrb	r3, [r3, #3]
 800332e:	2b50      	cmp	r3, #80	@ 0x50
 8003330:	d17e      	bne.n	8003430 <main+0x1f90>
								  {
									case 'P':
										switch (inmsgBuf[4])
 8003332:	4ba6      	ldr	r3, [pc, #664]	@ (80035cc <main+0x212c>)
 8003334:	791b      	ldrb	r3, [r3, #4]
 8003336:	2b49      	cmp	r3, #73	@ 0x49
 8003338:	d021      	beq.n	800337e <main+0x1ede>
 800333a:	2b50      	cmp	r3, #80	@ 0x50
 800333c:	d172      	bne.n	8003424 <main+0x1f84>
										  {
											case 'P':
												switch (inmsgBuf[5])
 800333e:	4ba3      	ldr	r3, [pc, #652]	@ (80035cc <main+0x212c>)
 8003340:	795b      	ldrb	r3, [r3, #5]
 8003342:	2b47      	cmp	r3, #71	@ 0x47
 8003344:	d115      	bne.n	8003372 <main+0x1ed2>
												  {
													case 'G': // $CSPPG  Set Proportional Gain
														status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 8003346:	48a2      	ldr	r0, [pc, #648]	@ (80035d0 <main+0x2130>)
 8003348:	f107 030c 	add.w	r3, r7, #12
 800334c:	461a      	mov	r2, r3
 800334e:	49a1      	ldr	r1, [pc, #644]	@ (80035d4 <main+0x2134>)
 8003350:	f007 f812 	bl	800a378 <siscanf>
 8003354:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 8003358:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800335c:	2b01      	cmp	r3, #1
 800335e:	d103      	bne.n	8003368 <main+0x1ec8>
														  {
															mcServoPropGain = ctrl_par;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	4a9d      	ldr	r2, [pc, #628]	@ (80035d8 <main+0x2138>)
 8003364:	6013      	str	r3, [r2, #0]
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 8003366:	e009      	b.n	800337c <main+0x1edc>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 8003368:	2104      	movs	r1, #4
 800336a:	2002      	movs	r0, #2
 800336c:	f001 fac8 	bl	8004900 <SendErrorSignal>
														break;
 8003370:	e004      	b.n	800337c <main+0x1edc>
													default:
														// Illegal Command
														SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 8003372:	2101      	movs	r1, #1
 8003374:	2002      	movs	r0, #2
 8003376:	f001 fac3 	bl	8004900 <SendErrorSignal>
												  }
												break;
 800337a:	e058      	b.n	800342e <main+0x1f8e>
 800337c:	e057      	b.n	800342e <main+0x1f8e>
											case 'I':
												switch (inmsgBuf[5])
 800337e:	4b93      	ldr	r3, [pc, #588]	@ (80035cc <main+0x212c>)
 8003380:	795b      	ldrb	r3, [r3, #5]
 8003382:	2b49      	cmp	r3, #73	@ 0x49
 8003384:	d032      	beq.n	80033ec <main+0x1f4c>
 8003386:	2b49      	cmp	r3, #73	@ 0x49
 8003388:	dc46      	bgt.n	8003418 <main+0x1f78>
 800338a:	2b45      	cmp	r3, #69	@ 0x45
 800338c:	d002      	beq.n	8003394 <main+0x1ef4>
 800338e:	2b47      	cmp	r3, #71	@ 0x47
 8003390:	d016      	beq.n	80033c0 <main+0x1f20>
 8003392:	e041      	b.n	8003418 <main+0x1f78>
												  {
													case 'E': // $CSPIE PIRPM On/Off
														status = sscanf ((char *)(inmsgBuf + 6),"%hx",&u16arg);
 8003394:	488e      	ldr	r0, [pc, #568]	@ (80035d0 <main+0x2130>)
 8003396:	f107 0312 	add.w	r3, r7, #18
 800339a:	461a      	mov	r2, r3
 800339c:	498f      	ldr	r1, [pc, #572]	@ (80035dc <main+0x213c>)
 800339e:	f006 ffeb 	bl	800a378 <siscanf>
 80033a2:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 80033a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d103      	bne.n	80033b6 <main+0x1f16>
														  {
															mcServoEmbPIRPM = u16arg;
 80033ae:	8a7a      	ldrh	r2, [r7, #18]
 80033b0:	4b8b      	ldr	r3, [pc, #556]	@ (80035e0 <main+0x2140>)
 80033b2:	801a      	strh	r2, [r3, #0]
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 80033b4:	e035      	b.n	8003422 <main+0x1f82>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 80033b6:	2104      	movs	r1, #4
 80033b8:	2002      	movs	r0, #2
 80033ba:	f001 faa1 	bl	8004900 <SendErrorSignal>
														break;
 80033be:	e030      	b.n	8003422 <main+0x1f82>
													case 'G': // $CSPIG PIRPM Gain
														status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 80033c0:	4883      	ldr	r0, [pc, #524]	@ (80035d0 <main+0x2130>)
 80033c2:	f107 030c 	add.w	r3, r7, #12
 80033c6:	461a      	mov	r2, r3
 80033c8:	4982      	ldr	r1, [pc, #520]	@ (80035d4 <main+0x2134>)
 80033ca:	f006 ffd5 	bl	800a378 <siscanf>
 80033ce:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 80033d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d103      	bne.n	80033e2 <main+0x1f42>
														  {
															mcServoPIRPMGain = ctrl_par;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	4a81      	ldr	r2, [pc, #516]	@ (80035e4 <main+0x2144>)
 80033de:	6013      	str	r3, [r2, #0]
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 80033e0:	e01f      	b.n	8003422 <main+0x1f82>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 80033e2:	2104      	movs	r1, #4
 80033e4:	2002      	movs	r0, #2
 80033e6:	f001 fa8b 	bl	8004900 <SendErrorSignal>
														break;
 80033ea:	e01a      	b.n	8003422 <main+0x1f82>
													case 'I': // $CSPII PIRPM Integration Time
														status = sscanf ((char *)(inmsgBuf + 6),"%hx",&u16arg);
 80033ec:	4878      	ldr	r0, [pc, #480]	@ (80035d0 <main+0x2130>)
 80033ee:	f107 0312 	add.w	r3, r7, #18
 80033f2:	461a      	mov	r2, r3
 80033f4:	4979      	ldr	r1, [pc, #484]	@ (80035dc <main+0x213c>)
 80033f6:	f006 ffbf 	bl	800a378 <siscanf>
 80033fa:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 80033fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003402:	2b01      	cmp	r3, #1
 8003404:	d103      	bne.n	800340e <main+0x1f6e>
														  {
															mcServoPIRPMTi = ctrl_par;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	4a77      	ldr	r2, [pc, #476]	@ (80035e8 <main+0x2148>)
 800340a:	6013      	str	r3, [r2, #0]
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 800340c:	e009      	b.n	8003422 <main+0x1f82>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 800340e:	2104      	movs	r1, #4
 8003410:	2002      	movs	r0, #2
 8003412:	f001 fa75 	bl	8004900 <SendErrorSignal>
														break;
 8003416:	e004      	b.n	8003422 <main+0x1f82>
													default:
														// Unknown Command
														SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 8003418:	2101      	movs	r1, #1
 800341a:	2002      	movs	r0, #2
 800341c:	f001 fa70 	bl	8004900 <SendErrorSignal>
												  }
												break;
 8003420:	e005      	b.n	800342e <main+0x1f8e>
 8003422:	e004      	b.n	800342e <main+0x1f8e>
											default:
												// Unknown Command
												SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 8003424:	2101      	movs	r1, #1
 8003426:	2002      	movs	r0, #2
 8003428:	f001 fa6a 	bl	8004900 <SendErrorSignal>
										  }
										break;
 800342c:	e005      	b.n	800343a <main+0x1f9a>
 800342e:	e004      	b.n	800343a <main+0x1f9a>
									default:
										// Unknown Command
										SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 8003430:	2101      	movs	r1, #1
 8003432:	2002      	movs	r0, #2
 8003434:	f001 fa64 	bl	8004900 <SendErrorSignal>
								  }
								break;
 8003438:	e265      	b.n	8003906 <main+0x2466>
 800343a:	e264      	b.n	8003906 <main+0x2466>
							case 'L': // $CL General Linear Control
								switch (inmsgBuf[3])
 800343c:	4b63      	ldr	r3, [pc, #396]	@ (80035cc <main+0x212c>)
 800343e:	78db      	ldrb	r3, [r3, #3]
 8003440:	3b41      	subs	r3, #65	@ 0x41
 8003442:	2b03      	cmp	r3, #3
 8003444:	f200 8254 	bhi.w	80038f0 <main+0x2450>
 8003448:	a201      	add	r2, pc, #4	@ (adr r2, 8003450 <main+0x1fb0>)
 800344a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800344e:	bf00      	nop
 8003450:	08003461 	.word	0x08003461
 8003454:	0800370b 	.word	0x0800370b
 8003458:	080037d5 	.word	0x080037d5
 800345c:	080038b9 	.word	0x080038b9
								  {
									case 'A': // $CLA	Ac matrix
										switch (inmsgBuf[4])
 8003460:	4b5a      	ldr	r3, [pc, #360]	@ (80035cc <main+0x212c>)
 8003462:	791b      	ldrb	r3, [r3, #4]
 8003464:	2b32      	cmp	r3, #50	@ 0x32
 8003466:	f000 80e5 	beq.w	8003634 <main+0x2194>
 800346a:	2b32      	cmp	r3, #50	@ 0x32
 800346c:	f300 8147 	bgt.w	80036fe <main+0x225e>
 8003470:	2b30      	cmp	r3, #48	@ 0x30
 8003472:	d002      	beq.n	800347a <main+0x1fda>
 8003474:	2b31      	cmp	r3, #49	@ 0x31
 8003476:	d065      	beq.n	8003544 <main+0x20a4>
 8003478:	e141      	b.n	80036fe <main+0x225e>
										  {
											case '0': // $CLA0	Ac matrix row 0
												switch (inmsgBuf[5])
 800347a:	4b54      	ldr	r3, [pc, #336]	@ (80035cc <main+0x212c>)
 800347c:	795b      	ldrb	r3, [r3, #5]
 800347e:	2b32      	cmp	r3, #50	@ 0x32
 8003480:	d03e      	beq.n	8003500 <main+0x2060>
 8003482:	2b32      	cmp	r3, #50	@ 0x32
 8003484:	dc58      	bgt.n	8003538 <main+0x2098>
 8003486:	2b30      	cmp	r3, #48	@ 0x30
 8003488:	d002      	beq.n	8003490 <main+0x1ff0>
 800348a:	2b31      	cmp	r3, #49	@ 0x31
 800348c:	d01c      	beq.n	80034c8 <main+0x2028>
 800348e:	e053      	b.n	8003538 <main+0x2098>
												  {
													case '0': // $CLA00	Ac(0,0)
														status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 8003490:	484f      	ldr	r0, [pc, #316]	@ (80035d0 <main+0x2130>)
 8003492:	f107 030c 	add.w	r3, r7, #12
 8003496:	461a      	mov	r2, r3
 8003498:	494e      	ldr	r1, [pc, #312]	@ (80035d4 <main+0x2134>)
 800349a:	f006 ff6d 	bl	800a378 <siscanf>
 800349e:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 80034a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d109      	bne.n	80034be <main+0x201e>
														  {
															mcglAc[0][0] = ctrl_par;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	4618      	mov	r0, r3
 80034ae:	f7fd f853 	bl	8000558 <__aeabi_f2d>
 80034b2:	4602      	mov	r2, r0
 80034b4:	460b      	mov	r3, r1
 80034b6:	494d      	ldr	r1, [pc, #308]	@ (80035ec <main+0x214c>)
 80034b8:	e9c1 2300 	strd	r2, r3, [r1]
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 80034bc:	e041      	b.n	8003542 <main+0x20a2>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 80034be:	2104      	movs	r1, #4
 80034c0:	2002      	movs	r0, #2
 80034c2:	f001 fa1d 	bl	8004900 <SendErrorSignal>
														break;
 80034c6:	e03c      	b.n	8003542 <main+0x20a2>
													case '1': // $CLA01	Ac(0,1)
														status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 80034c8:	4841      	ldr	r0, [pc, #260]	@ (80035d0 <main+0x2130>)
 80034ca:	f107 030c 	add.w	r3, r7, #12
 80034ce:	461a      	mov	r2, r3
 80034d0:	4940      	ldr	r1, [pc, #256]	@ (80035d4 <main+0x2134>)
 80034d2:	f006 ff51 	bl	800a378 <siscanf>
 80034d6:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 80034da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d109      	bne.n	80034f6 <main+0x2056>
														  {
															mcglAc[0][1] = ctrl_par;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7fd f837 	bl	8000558 <__aeabi_f2d>
 80034ea:	4602      	mov	r2, r0
 80034ec:	460b      	mov	r3, r1
 80034ee:	493f      	ldr	r1, [pc, #252]	@ (80035ec <main+0x214c>)
 80034f0:	e9c1 2302 	strd	r2, r3, [r1, #8]
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 80034f4:	e025      	b.n	8003542 <main+0x20a2>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 80034f6:	2104      	movs	r1, #4
 80034f8:	2002      	movs	r0, #2
 80034fa:	f001 fa01 	bl	8004900 <SendErrorSignal>
														break;
 80034fe:	e020      	b.n	8003542 <main+0x20a2>
													case '2': // $CLA02	Ac(0,2)
														status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 8003500:	4833      	ldr	r0, [pc, #204]	@ (80035d0 <main+0x2130>)
 8003502:	f107 030c 	add.w	r3, r7, #12
 8003506:	461a      	mov	r2, r3
 8003508:	4932      	ldr	r1, [pc, #200]	@ (80035d4 <main+0x2134>)
 800350a:	f006 ff35 	bl	800a378 <siscanf>
 800350e:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 8003512:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003516:	2b01      	cmp	r3, #1
 8003518:	d109      	bne.n	800352e <main+0x208e>
														  {
															mcglAc[0][2] = ctrl_par;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	4618      	mov	r0, r3
 800351e:	f7fd f81b 	bl	8000558 <__aeabi_f2d>
 8003522:	4602      	mov	r2, r0
 8003524:	460b      	mov	r3, r1
 8003526:	4931      	ldr	r1, [pc, #196]	@ (80035ec <main+0x214c>)
 8003528:	e9c1 2304 	strd	r2, r3, [r1, #16]
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 800352c:	e009      	b.n	8003542 <main+0x20a2>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 800352e:	2104      	movs	r1, #4
 8003530:	2002      	movs	r0, #2
 8003532:	f001 f9e5 	bl	8004900 <SendErrorSignal>
														break;
 8003536:	e004      	b.n	8003542 <main+0x20a2>
													default:
														// Unknown Command
														SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 8003538:	2101      	movs	r1, #1
 800353a:	2002      	movs	r0, #2
 800353c:	f001 f9e0 	bl	8004900 <SendErrorSignal>
												  }
												break;
 8003540:	e0e2      	b.n	8003708 <main+0x2268>
 8003542:	e0e1      	b.n	8003708 <main+0x2268>
											case '1': // $CLA1	Ac matrix row 1
												switch (inmsgBuf[5])
 8003544:	4b21      	ldr	r3, [pc, #132]	@ (80035cc <main+0x212c>)
 8003546:	795b      	ldrb	r3, [r3, #5]
 8003548:	2b32      	cmp	r3, #50	@ 0x32
 800354a:	d051      	beq.n	80035f0 <main+0x2150>
 800354c:	2b32      	cmp	r3, #50	@ 0x32
 800354e:	dc6b      	bgt.n	8003628 <main+0x2188>
 8003550:	2b30      	cmp	r3, #48	@ 0x30
 8003552:	d002      	beq.n	800355a <main+0x20ba>
 8003554:	2b31      	cmp	r3, #49	@ 0x31
 8003556:	d01c      	beq.n	8003592 <main+0x20f2>
 8003558:	e066      	b.n	8003628 <main+0x2188>
												  {
													case '0': // $CLA10	Ac(1,0)
														status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 800355a:	481d      	ldr	r0, [pc, #116]	@ (80035d0 <main+0x2130>)
 800355c:	f107 030c 	add.w	r3, r7, #12
 8003560:	461a      	mov	r2, r3
 8003562:	491c      	ldr	r1, [pc, #112]	@ (80035d4 <main+0x2134>)
 8003564:	f006 ff08 	bl	800a378 <siscanf>
 8003568:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 800356c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003570:	2b01      	cmp	r3, #1
 8003572:	d109      	bne.n	8003588 <main+0x20e8>
														  {
															mcglAc[1][0] = ctrl_par;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	4618      	mov	r0, r3
 8003578:	f7fc ffee 	bl	8000558 <__aeabi_f2d>
 800357c:	4602      	mov	r2, r0
 800357e:	460b      	mov	r3, r1
 8003580:	491a      	ldr	r1, [pc, #104]	@ (80035ec <main+0x214c>)
 8003582:	e9c1 2306 	strd	r2, r3, [r1, #24]
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 8003586:	e054      	b.n	8003632 <main+0x2192>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 8003588:	2104      	movs	r1, #4
 800358a:	2002      	movs	r0, #2
 800358c:	f001 f9b8 	bl	8004900 <SendErrorSignal>
														break;
 8003590:	e04f      	b.n	8003632 <main+0x2192>
													case '1': // $CLA11	Ac(1,1)
														status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 8003592:	480f      	ldr	r0, [pc, #60]	@ (80035d0 <main+0x2130>)
 8003594:	f107 030c 	add.w	r3, r7, #12
 8003598:	461a      	mov	r2, r3
 800359a:	490e      	ldr	r1, [pc, #56]	@ (80035d4 <main+0x2134>)
 800359c:	f006 feec 	bl	800a378 <siscanf>
 80035a0:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 80035a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d109      	bne.n	80035c0 <main+0x2120>
														  {
															mcglAc[1][1] = ctrl_par;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7fc ffd2 	bl	8000558 <__aeabi_f2d>
 80035b4:	4602      	mov	r2, r0
 80035b6:	460b      	mov	r3, r1
 80035b8:	490c      	ldr	r1, [pc, #48]	@ (80035ec <main+0x214c>)
 80035ba:	e9c1 2308 	strd	r2, r3, [r1, #32]
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 80035be:	e038      	b.n	8003632 <main+0x2192>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 80035c0:	2104      	movs	r1, #4
 80035c2:	2002      	movs	r0, #2
 80035c4:	f001 f99c 	bl	8004900 <SendErrorSignal>
														break;
 80035c8:	e033      	b.n	8003632 <main+0x2192>
 80035ca:	bf00      	nop
 80035cc:	20000530 	.word	0x20000530
 80035d0:	20000536 	.word	0x20000536
 80035d4:	0800dc20 	.word	0x0800dc20
 80035d8:	20000024 	.word	0x20000024
 80035dc:	0800dc1c 	.word	0x0800dc1c
 80035e0:	20000636 	.word	0x20000636
 80035e4:	20000028 	.word	0x20000028
 80035e8:	2000002c 	.word	0x2000002c
 80035ec:	20000030 	.word	0x20000030
													case '2': // $CLA12	Ac(1,2)
														status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 80035f0:	48ab      	ldr	r0, [pc, #684]	@ (80038a0 <main+0x2400>)
 80035f2:	f107 030c 	add.w	r3, r7, #12
 80035f6:	461a      	mov	r2, r3
 80035f8:	49aa      	ldr	r1, [pc, #680]	@ (80038a4 <main+0x2404>)
 80035fa:	f006 febd 	bl	800a378 <siscanf>
 80035fe:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 8003602:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003606:	2b01      	cmp	r3, #1
 8003608:	d109      	bne.n	800361e <main+0x217e>
														  {
															mcglAc[1][2] = ctrl_par;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	4618      	mov	r0, r3
 800360e:	f7fc ffa3 	bl	8000558 <__aeabi_f2d>
 8003612:	4602      	mov	r2, r0
 8003614:	460b      	mov	r3, r1
 8003616:	49a4      	ldr	r1, [pc, #656]	@ (80038a8 <main+0x2408>)
 8003618:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 800361c:	e009      	b.n	8003632 <main+0x2192>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 800361e:	2104      	movs	r1, #4
 8003620:	2002      	movs	r0, #2
 8003622:	f001 f96d 	bl	8004900 <SendErrorSignal>
														break;
 8003626:	e004      	b.n	8003632 <main+0x2192>
													default:
														// Unknown Command
														SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 8003628:	2101      	movs	r1, #1
 800362a:	2002      	movs	r0, #2
 800362c:	f001 f968 	bl	8004900 <SendErrorSignal>
												  }
												break;
 8003630:	e06a      	b.n	8003708 <main+0x2268>
 8003632:	e069      	b.n	8003708 <main+0x2268>
											case '2': // $CLA2	Ac matrix row 2
												switch (inmsgBuf[5])
 8003634:	4b9d      	ldr	r3, [pc, #628]	@ (80038ac <main+0x240c>)
 8003636:	795b      	ldrb	r3, [r3, #5]
 8003638:	2b32      	cmp	r3, #50	@ 0x32
 800363a:	d03e      	beq.n	80036ba <main+0x221a>
 800363c:	2b32      	cmp	r3, #50	@ 0x32
 800363e:	dc58      	bgt.n	80036f2 <main+0x2252>
 8003640:	2b30      	cmp	r3, #48	@ 0x30
 8003642:	d002      	beq.n	800364a <main+0x21aa>
 8003644:	2b31      	cmp	r3, #49	@ 0x31
 8003646:	d01c      	beq.n	8003682 <main+0x21e2>
 8003648:	e053      	b.n	80036f2 <main+0x2252>
												  {
													case '0': // $CLA20	Ac(2,0)
														status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 800364a:	4895      	ldr	r0, [pc, #596]	@ (80038a0 <main+0x2400>)
 800364c:	f107 030c 	add.w	r3, r7, #12
 8003650:	461a      	mov	r2, r3
 8003652:	4994      	ldr	r1, [pc, #592]	@ (80038a4 <main+0x2404>)
 8003654:	f006 fe90 	bl	800a378 <siscanf>
 8003658:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 800365c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003660:	2b01      	cmp	r3, #1
 8003662:	d109      	bne.n	8003678 <main+0x21d8>
														  {
															mcglAc[2][0] = ctrl_par;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	4618      	mov	r0, r3
 8003668:	f7fc ff76 	bl	8000558 <__aeabi_f2d>
 800366c:	4602      	mov	r2, r0
 800366e:	460b      	mov	r3, r1
 8003670:	498d      	ldr	r1, [pc, #564]	@ (80038a8 <main+0x2408>)
 8003672:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 8003676:	e041      	b.n	80036fc <main+0x225c>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 8003678:	2104      	movs	r1, #4
 800367a:	2002      	movs	r0, #2
 800367c:	f001 f940 	bl	8004900 <SendErrorSignal>
														break;
 8003680:	e03c      	b.n	80036fc <main+0x225c>
													case '1': // $CLA21	Ac(2,1)
														status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 8003682:	4887      	ldr	r0, [pc, #540]	@ (80038a0 <main+0x2400>)
 8003684:	f107 030c 	add.w	r3, r7, #12
 8003688:	461a      	mov	r2, r3
 800368a:	4986      	ldr	r1, [pc, #536]	@ (80038a4 <main+0x2404>)
 800368c:	f006 fe74 	bl	800a378 <siscanf>
 8003690:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 8003694:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003698:	2b01      	cmp	r3, #1
 800369a:	d109      	bne.n	80036b0 <main+0x2210>
														  {
															mcglAc[2][1] = ctrl_par;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	4618      	mov	r0, r3
 80036a0:	f7fc ff5a 	bl	8000558 <__aeabi_f2d>
 80036a4:	4602      	mov	r2, r0
 80036a6:	460b      	mov	r3, r1
 80036a8:	497f      	ldr	r1, [pc, #508]	@ (80038a8 <main+0x2408>)
 80036aa:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 80036ae:	e025      	b.n	80036fc <main+0x225c>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 80036b0:	2104      	movs	r1, #4
 80036b2:	2002      	movs	r0, #2
 80036b4:	f001 f924 	bl	8004900 <SendErrorSignal>
														break;
 80036b8:	e020      	b.n	80036fc <main+0x225c>
													case '2': // $CLA22	Ac(2,2)
														status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 80036ba:	4879      	ldr	r0, [pc, #484]	@ (80038a0 <main+0x2400>)
 80036bc:	f107 030c 	add.w	r3, r7, #12
 80036c0:	461a      	mov	r2, r3
 80036c2:	4978      	ldr	r1, [pc, #480]	@ (80038a4 <main+0x2404>)
 80036c4:	f006 fe58 	bl	800a378 <siscanf>
 80036c8:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
														if (status == 1)
 80036cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d109      	bne.n	80036e8 <main+0x2248>
														  {
															mcglAc[2][2] = ctrl_par;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7fc ff3e 	bl	8000558 <__aeabi_f2d>
 80036dc:	4602      	mov	r2, r0
 80036de:	460b      	mov	r3, r1
 80036e0:	4971      	ldr	r1, [pc, #452]	@ (80038a8 <main+0x2408>)
 80036e2:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
														  }
														else
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
														break;
 80036e6:	e009      	b.n	80036fc <main+0x225c>
															SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 80036e8:	2104      	movs	r1, #4
 80036ea:	2002      	movs	r0, #2
 80036ec:	f001 f908 	bl	8004900 <SendErrorSignal>
														break;
 80036f0:	e004      	b.n	80036fc <main+0x225c>
													default:
														// Unknown Command
														SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 80036f2:	2101      	movs	r1, #1
 80036f4:	2002      	movs	r0, #2
 80036f6:	f001 f903 	bl	8004900 <SendErrorSignal>
												  }
												break;
 80036fa:	e005      	b.n	8003708 <main+0x2268>
 80036fc:	e004      	b.n	8003708 <main+0x2268>
											default:
												// Unknown Command
												SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 80036fe:	2101      	movs	r1, #1
 8003700:	2002      	movs	r0, #2
 8003702:	f001 f8fd 	bl	8004900 <SendErrorSignal>
										  }
										break;
 8003706:	e0f8      	b.n	80038fa <main+0x245a>
 8003708:	e0f7      	b.n	80038fa <main+0x245a>
									case 'B': // $CLB	Bc vector
										switch (inmsgBuf[4])
 800370a:	4b68      	ldr	r3, [pc, #416]	@ (80038ac <main+0x240c>)
 800370c:	791b      	ldrb	r3, [r3, #4]
 800370e:	2b32      	cmp	r3, #50	@ 0x32
 8003710:	d03e      	beq.n	8003790 <main+0x22f0>
 8003712:	2b32      	cmp	r3, #50	@ 0x32
 8003714:	dc58      	bgt.n	80037c8 <main+0x2328>
 8003716:	2b30      	cmp	r3, #48	@ 0x30
 8003718:	d002      	beq.n	8003720 <main+0x2280>
 800371a:	2b31      	cmp	r3, #49	@ 0x31
 800371c:	d01c      	beq.n	8003758 <main+0x22b8>
 800371e:	e053      	b.n	80037c8 <main+0x2328>
										  {
											case '0': // $CLB0
												status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 8003720:	485f      	ldr	r0, [pc, #380]	@ (80038a0 <main+0x2400>)
 8003722:	f107 030c 	add.w	r3, r7, #12
 8003726:	461a      	mov	r2, r3
 8003728:	495e      	ldr	r1, [pc, #376]	@ (80038a4 <main+0x2404>)
 800372a:	f006 fe25 	bl	800a378 <siscanf>
 800372e:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
												if (status == 1)
 8003732:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003736:	2b01      	cmp	r3, #1
 8003738:	d109      	bne.n	800374e <main+0x22ae>
												  {
													mcglBc[0] = ctrl_par;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	4618      	mov	r0, r3
 800373e:	f7fc ff0b 	bl	8000558 <__aeabi_f2d>
 8003742:	4602      	mov	r2, r0
 8003744:	460b      	mov	r3, r1
 8003746:	495a      	ldr	r1, [pc, #360]	@ (80038b0 <main+0x2410>)
 8003748:	e9c1 2300 	strd	r2, r3, [r1]
												  }
												else
													SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
												break;
 800374c:	e041      	b.n	80037d2 <main+0x2332>
													SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 800374e:	2104      	movs	r1, #4
 8003750:	2002      	movs	r0, #2
 8003752:	f001 f8d5 	bl	8004900 <SendErrorSignal>
												break;
 8003756:	e03c      	b.n	80037d2 <main+0x2332>
											case '1': // $CLB1
												status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 8003758:	4851      	ldr	r0, [pc, #324]	@ (80038a0 <main+0x2400>)
 800375a:	f107 030c 	add.w	r3, r7, #12
 800375e:	461a      	mov	r2, r3
 8003760:	4950      	ldr	r1, [pc, #320]	@ (80038a4 <main+0x2404>)
 8003762:	f006 fe09 	bl	800a378 <siscanf>
 8003766:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
												if (status == 1)
 800376a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800376e:	2b01      	cmp	r3, #1
 8003770:	d109      	bne.n	8003786 <main+0x22e6>
												  {
													mcglBc[1] = ctrl_par;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	4618      	mov	r0, r3
 8003776:	f7fc feef 	bl	8000558 <__aeabi_f2d>
 800377a:	4602      	mov	r2, r0
 800377c:	460b      	mov	r3, r1
 800377e:	494c      	ldr	r1, [pc, #304]	@ (80038b0 <main+0x2410>)
 8003780:	e9c1 2302 	strd	r2, r3, [r1, #8]
												  }
												else
													SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
												break;
 8003784:	e025      	b.n	80037d2 <main+0x2332>
													SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 8003786:	2104      	movs	r1, #4
 8003788:	2002      	movs	r0, #2
 800378a:	f001 f8b9 	bl	8004900 <SendErrorSignal>
												break;
 800378e:	e020      	b.n	80037d2 <main+0x2332>
											case '2': // $CLB2
												status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 8003790:	4843      	ldr	r0, [pc, #268]	@ (80038a0 <main+0x2400>)
 8003792:	f107 030c 	add.w	r3, r7, #12
 8003796:	461a      	mov	r2, r3
 8003798:	4942      	ldr	r1, [pc, #264]	@ (80038a4 <main+0x2404>)
 800379a:	f006 fded 	bl	800a378 <siscanf>
 800379e:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
												if (status == 1)
 80037a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d109      	bne.n	80037be <main+0x231e>
												  {
													mcglBc[2] = ctrl_par;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f7fc fed3 	bl	8000558 <__aeabi_f2d>
 80037b2:	4602      	mov	r2, r0
 80037b4:	460b      	mov	r3, r1
 80037b6:	493e      	ldr	r1, [pc, #248]	@ (80038b0 <main+0x2410>)
 80037b8:	e9c1 2304 	strd	r2, r3, [r1, #16]
												  }
												else
													SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
												break;
 80037bc:	e009      	b.n	80037d2 <main+0x2332>
													SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 80037be:	2104      	movs	r1, #4
 80037c0:	2002      	movs	r0, #2
 80037c2:	f001 f89d 	bl	8004900 <SendErrorSignal>
												break;
 80037c6:	e004      	b.n	80037d2 <main+0x2332>
											default:
												// Unknown Command
												SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 80037c8:	2101      	movs	r1, #1
 80037ca:	2002      	movs	r0, #2
 80037cc:	f001 f898 	bl	8004900 <SendErrorSignal>
										  }
										break;
 80037d0:	e093      	b.n	80038fa <main+0x245a>
 80037d2:	e092      	b.n	80038fa <main+0x245a>
									case 'C': // $CLC	Cc vector
										switch (inmsgBuf[4])
 80037d4:	4b35      	ldr	r3, [pc, #212]	@ (80038ac <main+0x240c>)
 80037d6:	791b      	ldrb	r3, [r3, #4]
 80037d8:	2b32      	cmp	r3, #50	@ 0x32
 80037da:	d03e      	beq.n	800385a <main+0x23ba>
 80037dc:	2b32      	cmp	r3, #50	@ 0x32
 80037de:	dc58      	bgt.n	8003892 <main+0x23f2>
 80037e0:	2b30      	cmp	r3, #48	@ 0x30
 80037e2:	d002      	beq.n	80037ea <main+0x234a>
 80037e4:	2b31      	cmp	r3, #49	@ 0x31
 80037e6:	d01c      	beq.n	8003822 <main+0x2382>
 80037e8:	e053      	b.n	8003892 <main+0x23f2>
										  {
											case '0': // $CLC0
												status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 80037ea:	482d      	ldr	r0, [pc, #180]	@ (80038a0 <main+0x2400>)
 80037ec:	f107 030c 	add.w	r3, r7, #12
 80037f0:	461a      	mov	r2, r3
 80037f2:	492c      	ldr	r1, [pc, #176]	@ (80038a4 <main+0x2404>)
 80037f4:	f006 fdc0 	bl	800a378 <siscanf>
 80037f8:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
												if (status == 1)
 80037fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003800:	2b01      	cmp	r3, #1
 8003802:	d109      	bne.n	8003818 <main+0x2378>
												  {
													mcglCc[0] = ctrl_par;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	4618      	mov	r0, r3
 8003808:	f7fc fea6 	bl	8000558 <__aeabi_f2d>
 800380c:	4602      	mov	r2, r0
 800380e:	460b      	mov	r3, r1
 8003810:	4928      	ldr	r1, [pc, #160]	@ (80038b4 <main+0x2414>)
 8003812:	e9c1 2300 	strd	r2, r3, [r1]
												  }
												else
													SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
												break;
 8003816:	e041      	b.n	800389c <main+0x23fc>
													SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 8003818:	2104      	movs	r1, #4
 800381a:	2002      	movs	r0, #2
 800381c:	f001 f870 	bl	8004900 <SendErrorSignal>
												break;
 8003820:	e03c      	b.n	800389c <main+0x23fc>
											case '1': // $CLC1
												status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 8003822:	481f      	ldr	r0, [pc, #124]	@ (80038a0 <main+0x2400>)
 8003824:	f107 030c 	add.w	r3, r7, #12
 8003828:	461a      	mov	r2, r3
 800382a:	491e      	ldr	r1, [pc, #120]	@ (80038a4 <main+0x2404>)
 800382c:	f006 fda4 	bl	800a378 <siscanf>
 8003830:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
												if (status == 1)
 8003834:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003838:	2b01      	cmp	r3, #1
 800383a:	d109      	bne.n	8003850 <main+0x23b0>
												  {
													mcglCc[1] = ctrl_par;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	4618      	mov	r0, r3
 8003840:	f7fc fe8a 	bl	8000558 <__aeabi_f2d>
 8003844:	4602      	mov	r2, r0
 8003846:	460b      	mov	r3, r1
 8003848:	491a      	ldr	r1, [pc, #104]	@ (80038b4 <main+0x2414>)
 800384a:	e9c1 2302 	strd	r2, r3, [r1, #8]
												  }
												else
													SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
												break;
 800384e:	e025      	b.n	800389c <main+0x23fc>
													SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 8003850:	2104      	movs	r1, #4
 8003852:	2002      	movs	r0, #2
 8003854:	f001 f854 	bl	8004900 <SendErrorSignal>
												break;
 8003858:	e020      	b.n	800389c <main+0x23fc>
											case '2': // $CLC2
												status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 800385a:	4811      	ldr	r0, [pc, #68]	@ (80038a0 <main+0x2400>)
 800385c:	f107 030c 	add.w	r3, r7, #12
 8003860:	461a      	mov	r2, r3
 8003862:	4910      	ldr	r1, [pc, #64]	@ (80038a4 <main+0x2404>)
 8003864:	f006 fd88 	bl	800a378 <siscanf>
 8003868:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
												if (status == 1)
 800386c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003870:	2b01      	cmp	r3, #1
 8003872:	d109      	bne.n	8003888 <main+0x23e8>
												  {
													mcglCc[2] = ctrl_par;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	4618      	mov	r0, r3
 8003878:	f7fc fe6e 	bl	8000558 <__aeabi_f2d>
 800387c:	4602      	mov	r2, r0
 800387e:	460b      	mov	r3, r1
 8003880:	490c      	ldr	r1, [pc, #48]	@ (80038b4 <main+0x2414>)
 8003882:	e9c1 2304 	strd	r2, r3, [r1, #16]
												  }
												else
													SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
												break;
 8003886:	e009      	b.n	800389c <main+0x23fc>
													SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 8003888:	2104      	movs	r1, #4
 800388a:	2002      	movs	r0, #2
 800388c:	f001 f838 	bl	8004900 <SendErrorSignal>
												break;
 8003890:	e004      	b.n	800389c <main+0x23fc>
											default:
												// Unknown Command
												SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 8003892:	2101      	movs	r1, #1
 8003894:	2002      	movs	r0, #2
 8003896:	f001 f833 	bl	8004900 <SendErrorSignal>
										  }
										break;
 800389a:	e02e      	b.n	80038fa <main+0x245a>
 800389c:	e02d      	b.n	80038fa <main+0x245a>
 800389e:	bf00      	nop
 80038a0:	20000536 	.word	0x20000536
 80038a4:	0800dc20 	.word	0x0800dc20
 80038a8:	20000030 	.word	0x20000030
 80038ac:	20000530 	.word	0x20000530
 80038b0:	20000078 	.word	0x20000078
 80038b4:	20000090 	.word	0x20000090
									case 'D': // $CLD	Dc value
										status = sscanf ((char *)(inmsgBuf + 6),"%f",&ctrl_par);
 80038b8:	482d      	ldr	r0, [pc, #180]	@ (8003970 <main+0x24d0>)
 80038ba:	f107 030c 	add.w	r3, r7, #12
 80038be:	461a      	mov	r2, r3
 80038c0:	492c      	ldr	r1, [pc, #176]	@ (8003974 <main+0x24d4>)
 80038c2:	f006 fd59 	bl	800a378 <siscanf>
 80038c6:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
										if (status == 1)
 80038ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d109      	bne.n	80038e6 <main+0x2446>
										  {
											mcglDc = ctrl_par;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7fc fe3f 	bl	8000558 <__aeabi_f2d>
 80038da:	4602      	mov	r2, r0
 80038dc:	460b      	mov	r3, r1
 80038de:	4926      	ldr	r1, [pc, #152]	@ (8003978 <main+0x24d8>)
 80038e0:	e9c1 2300 	strd	r2, r3, [r1]
										  }
										else
											SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
										break;
 80038e4:	e009      	b.n	80038fa <main+0x245a>
											SendErrorSignal(ERR_ICMD,ERI_ICMD_ARN);
 80038e6:	2104      	movs	r1, #4
 80038e8:	2002      	movs	r0, #2
 80038ea:	f001 f809 	bl	8004900 <SendErrorSignal>
										break;
 80038ee:	e004      	b.n	80038fa <main+0x245a>
									default:
										// Unknown Command
										SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 80038f0:	2101      	movs	r1, #1
 80038f2:	2002      	movs	r0, #2
 80038f4:	f001 f804 	bl	8004900 <SendErrorSignal>
								  }
								break;
 80038f8:	e005      	b.n	8003906 <main+0x2466>
 80038fa:	e004      	b.n	8003906 <main+0x2466>
							default:
								// Unknown Command
								SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 80038fc:	2101      	movs	r1, #1
 80038fe:	2002      	movs	r0, #2
 8003900:	f000 fffe 	bl	8004900 <SendErrorSignal>
						  }
						break;
 8003904:	e004      	b.n	8003910 <main+0x2470>
 8003906:	e003      	b.n	8003910 <main+0x2470>
					default:
						// Unknown Command
						SendErrorSignal(ERR_ICMD,ERI_ICMD_UNN);
 8003908:	2101      	movs	r1, #1
 800390a:	2002      	movs	r0, #2
 800390c:	f000 fff8 	bl	8004900 <SendErrorSignal>
				  }
				inmsgPnt = 0;
 8003910:	4b1a      	ldr	r3, [pc, #104]	@ (800397c <main+0x24dc>)
 8003912:	2200      	movs	r2, #0
 8003914:	601a      	str	r2, [r3, #0]
				break;
 8003916:	e029      	b.n	800396c <main+0x24cc>
			  }
			else
			  {
				// Character belonging to Command
				inmsgBuf[inmsgPnt] = rch;
 8003918:	4b18      	ldr	r3, [pc, #96]	@ (800397c <main+0x24dc>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4918      	ldr	r1, [pc, #96]	@ (8003980 <main+0x24e0>)
 800391e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8003922:	54ca      	strb	r2, [r1, r3]
				inmsgPnt++;
 8003924:	4b15      	ldr	r3, [pc, #84]	@ (800397c <main+0x24dc>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	3301      	adds	r3, #1
 800392a:	4a14      	ldr	r2, [pc, #80]	@ (800397c <main+0x24dc>)
 800392c:	6013      	str	r3, [r2, #0]
				if (inmsgPnt >= INMSG_SIZE)
 800392e:	4b13      	ldr	r3, [pc, #76]	@ (800397c <main+0x24dc>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2bff      	cmp	r3, #255	@ 0xff
 8003934:	d914      	bls.n	8003960 <main+0x24c0>
				  {
					// Invalid command: too long
					inmsgPnt = 0;
 8003936:	4b11      	ldr	r3, [pc, #68]	@ (800397c <main+0x24dc>)
 8003938:	2200      	movs	r2, #0
 800393a:	601a      	str	r2, [r3, #0]
					SendErrorSignal(ERR_ICMD,ERI_ICMD_ILL);
 800393c:	2102      	movs	r1, #2
 800393e:	2002      	movs	r0, #2
 8003940:	f000 ffde 	bl	8004900 <SendErrorSignal>
 8003944:	e00c      	b.n	8003960 <main+0x24c0>
				  }
			  }
		  }
		else
		  { // Waiting for Command Start character
			if (rch == '$')
 8003946:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800394a:	2b24      	cmp	r3, #36	@ 0x24
 800394c:	d108      	bne.n	8003960 <main+0x24c0>
			  {
				// Command Start character found
				inmsgBuf[0] = rch;
 800394e:	4a0c      	ldr	r2, [pc, #48]	@ (8003980 <main+0x24e0>)
 8003950:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003954:	7013      	strb	r3, [r2, #0]
				inmsgPnt++;
 8003956:	4b09      	ldr	r3, [pc, #36]	@ (800397c <main+0x24dc>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	3301      	adds	r3, #1
 800395c:	4a07      	ldr	r2, [pc, #28]	@ (800397c <main+0x24dc>)
 800395e:	6013      	str	r3, [r2, #0]
	while (TestUART2RxData() == SET)
 8003960:	f001 fc56 	bl	8005210 <TestUART2RxData>
 8003964:	4603      	mov	r3, r0
 8003966:	2b01      	cmp	r3, #1
 8003968:	f43f a90d 	beq.w	8002b86 <main+0x16e6>
	while (mloopTick == 0) continue;
 800396c:	f7fd bed0 	b.w	8001710 <main+0x270>
 8003970:	20000536 	.word	0x20000536
 8003974:	0800dc20 	.word	0x0800dc20
 8003978:	20000638 	.word	0x20000638
 800397c:	20000630 	.word	0x20000630
 8003980:	20000530 	.word	0x20000530

08003984 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b094      	sub	sp, #80	@ 0x50
 8003988:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800398a:	f107 0320 	add.w	r3, r7, #32
 800398e:	2230      	movs	r2, #48	@ 0x30
 8003990:	2100      	movs	r1, #0
 8003992:	4618      	mov	r0, r3
 8003994:	f006 fd61 	bl	800a45a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003998:	f107 030c 	add.w	r3, r7, #12
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]
 80039a0:	605a      	str	r2, [r3, #4]
 80039a2:	609a      	str	r2, [r3, #8]
 80039a4:	60da      	str	r2, [r3, #12]
 80039a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80039a8:	2300      	movs	r3, #0
 80039aa:	60bb      	str	r3, [r7, #8]
 80039ac:	4b28      	ldr	r3, [pc, #160]	@ (8003a50 <SystemClock_Config+0xcc>)
 80039ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b0:	4a27      	ldr	r2, [pc, #156]	@ (8003a50 <SystemClock_Config+0xcc>)
 80039b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80039b8:	4b25      	ldr	r3, [pc, #148]	@ (8003a50 <SystemClock_Config+0xcc>)
 80039ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039c0:	60bb      	str	r3, [r7, #8]
 80039c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80039c4:	2300      	movs	r3, #0
 80039c6:	607b      	str	r3, [r7, #4]
 80039c8:	4b22      	ldr	r3, [pc, #136]	@ (8003a54 <SystemClock_Config+0xd0>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80039d0:	4a20      	ldr	r2, [pc, #128]	@ (8003a54 <SystemClock_Config+0xd0>)
 80039d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039d6:	6013      	str	r3, [r2, #0]
 80039d8:	4b1e      	ldr	r3, [pc, #120]	@ (8003a54 <SystemClock_Config+0xd0>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80039e0:	607b      	str	r3, [r7, #4]
 80039e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80039e4:	2301      	movs	r3, #1
 80039e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80039e8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80039ec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80039ee:	2302      	movs	r3, #2
 80039f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80039f2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80039f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80039f8:	2304      	movs	r3, #4
 80039fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80039fc:	2354      	movs	r3, #84	@ 0x54
 80039fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003a00:	2302      	movs	r3, #2
 8003a02:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003a04:	2307      	movs	r3, #7
 8003a06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a08:	f107 0320 	add.w	r3, r7, #32
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f002 ff4f 	bl	80068b0 <HAL_RCC_OscConfig>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d001      	beq.n	8003a1c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003a18:	f000 ffe4 	bl	80049e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003a1c:	230f      	movs	r3, #15
 8003a1e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a20:	2302      	movs	r3, #2
 8003a22:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003a28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a2c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003a32:	f107 030c 	add.w	r3, r7, #12
 8003a36:	2102      	movs	r1, #2
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f003 f9b1 	bl	8006da0 <HAL_RCC_ClockConfig>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d001      	beq.n	8003a48 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8003a44:	f000 ffce 	bl	80049e4 <Error_Handler>
  }
}
 8003a48:	bf00      	nop
 8003a4a:	3750      	adds	r7, #80	@ 0x50
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	40023800 	.word	0x40023800
 8003a54:	40007000 	.word	0x40007000

08003a58 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b08c      	sub	sp, #48	@ 0x30
 8003a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003a5e:	f107 0320 	add.w	r3, r7, #32
 8003a62:	2200      	movs	r2, #0
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	605a      	str	r2, [r3, #4]
 8003a68:	609a      	str	r2, [r3, #8]
 8003a6a:	60da      	str	r2, [r3, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8003a6c:	463b      	mov	r3, r7
 8003a6e:	2220      	movs	r2, #32
 8003a70:	2100      	movs	r1, #0
 8003a72:	4618      	mov	r0, r3
 8003a74:	f006 fcf1 	bl	800a45a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003a78:	4b3e      	ldr	r3, [pc, #248]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003a7a:	4a3f      	ldr	r2, [pc, #252]	@ (8003b78 <MX_ADC1_Init+0x120>)
 8003a7c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003a7e:	4b3d      	ldr	r3, [pc, #244]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003a80:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003a84:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003a86:	4b3b      	ldr	r3, [pc, #236]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003a88:	2200      	movs	r2, #0
 8003a8a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8003a8c:	4b39      	ldr	r3, [pc, #228]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003a8e:	2201      	movs	r2, #1
 8003a90:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003a92:	4b38      	ldr	r3, [pc, #224]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003a98:	4b36      	ldr	r3, [pc, #216]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003aa0:	4b34      	ldr	r3, [pc, #208]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003aa6:	4b33      	ldr	r3, [pc, #204]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003aa8:	4a34      	ldr	r2, [pc, #208]	@ (8003b7c <MX_ADC1_Init+0x124>)
 8003aaa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003aac:	4b31      	ldr	r3, [pc, #196]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003ab2:	4b30      	ldr	r3, [pc, #192]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003ab8:	4b2e      	ldr	r3, [pc, #184]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003ac0:	4b2c      	ldr	r3, [pc, #176]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003ac6:	482b      	ldr	r0, [pc, #172]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003ac8:	f001 fd4a 	bl	8005560 <HAL_ADC_Init>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d001      	beq.n	8003ad6 <MX_ADC1_Init+0x7e>
  {
    Error_Handler();
 8003ad2:	f000 ff87 	bl	80049e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8003ad6:	230f      	movs	r3, #15
 8003ad8:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 1;
 8003ada:	2301      	movs	r3, #1
 8003adc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003ae2:	f107 0320 	add.w	r3, r7, #32
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	4822      	ldr	r0, [pc, #136]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003aea:	f001 feab 	bl	8005844 <HAL_ADC_ConfigChannel>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d001      	beq.n	8003af8 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8003af4:	f000 ff76 	bl	80049e4 <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 8003af8:	230e      	movs	r3, #14
 8003afa:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 1;
 8003afc:	2301      	movs	r3, #1
 8003afe:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8003b00:	2303      	movs	r3, #3
 8003b02:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_28CYCLES;
 8003b04:	2302      	movs	r3, #2
 8003b06:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_RISING;
 8003b08:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003b0c:	61fb      	str	r3, [r7, #28]
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T4_TRGO;
 8003b0e:	f44f 2310 	mov.w	r3, #589824	@ 0x90000
 8003b12:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8003b14:	2300      	movs	r3, #0
 8003b16:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8003b20:	463b      	mov	r3, r7
 8003b22:	4619      	mov	r1, r3
 8003b24:	4813      	ldr	r0, [pc, #76]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003b26:	f002 f9b5 	bl	8005e94 <HAL_ADCEx_InjectedConfigChannel>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d001      	beq.n	8003b34 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8003b30:	f000 ff58 	bl	80049e4 <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_15;
 8003b34:	230f      	movs	r3, #15
 8003b36:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 2;
 8003b38:	2302      	movs	r3, #2
 8003b3a:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8003b3c:	463b      	mov	r3, r7
 8003b3e:	4619      	mov	r1, r3
 8003b40:	480c      	ldr	r0, [pc, #48]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003b42:	f002 f9a7 	bl	8005e94 <HAL_ADCEx_InjectedConfigChannel>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d001      	beq.n	8003b50 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8003b4c:	f000 ff4a 	bl	80049e4 <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 8003b50:	2307      	movs	r3, #7
 8003b52:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 3;
 8003b54:	2303      	movs	r3, #3
 8003b56:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8003b58:	463b      	mov	r3, r7
 8003b5a:	4619      	mov	r1, r3
 8003b5c:	4805      	ldr	r0, [pc, #20]	@ (8003b74 <MX_ADC1_Init+0x11c>)
 8003b5e:	f002 f999 	bl	8005e94 <HAL_ADCEx_InjectedConfigChannel>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d001      	beq.n	8003b6c <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 8003b68:	f000 ff3c 	bl	80049e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003b6c:	bf00      	nop
 8003b6e:	3730      	adds	r7, #48	@ 0x30
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	200002b4 	.word	0x200002b4
 8003b78:	40012000 	.word	0x40012000
 8003b7c:	0f000001 	.word	0x0f000001

08003b80 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003b84:	4b17      	ldr	r3, [pc, #92]	@ (8003be4 <MX_SPI2_Init+0x64>)
 8003b86:	4a18      	ldr	r2, [pc, #96]	@ (8003be8 <MX_SPI2_Init+0x68>)
 8003b88:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003b8a:	4b16      	ldr	r3, [pc, #88]	@ (8003be4 <MX_SPI2_Init+0x64>)
 8003b8c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003b90:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003b92:	4b14      	ldr	r3, [pc, #80]	@ (8003be4 <MX_SPI2_Init+0x64>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003b98:	4b12      	ldr	r3, [pc, #72]	@ (8003be4 <MX_SPI2_Init+0x64>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b9e:	4b11      	ldr	r3, [pc, #68]	@ (8003be4 <MX_SPI2_Init+0x64>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8003be4 <MX_SPI2_Init+0x64>)
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003baa:	4b0e      	ldr	r3, [pc, #56]	@ (8003be4 <MX_SPI2_Init+0x64>)
 8003bac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003bb0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003bb2:	4b0c      	ldr	r3, [pc, #48]	@ (8003be4 <MX_SPI2_Init+0x64>)
 8003bb4:	2210      	movs	r2, #16
 8003bb6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8003be4 <MX_SPI2_Init+0x64>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003bbe:	4b09      	ldr	r3, [pc, #36]	@ (8003be4 <MX_SPI2_Init+0x64>)
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bc4:	4b07      	ldr	r3, [pc, #28]	@ (8003be4 <MX_SPI2_Init+0x64>)
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003bca:	4b06      	ldr	r3, [pc, #24]	@ (8003be4 <MX_SPI2_Init+0x64>)
 8003bcc:	220a      	movs	r2, #10
 8003bce:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003bd0:	4804      	ldr	r0, [pc, #16]	@ (8003be4 <MX_SPI2_Init+0x64>)
 8003bd2:	f003 fb05 	bl	80071e0 <HAL_SPI_Init>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d001      	beq.n	8003be0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003bdc:	f000 ff02 	bl	80049e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003be0:	bf00      	nop
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	200002fc 	.word	0x200002fc
 8003be8:	40003800 	.word	0x40003800

08003bec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b08a      	sub	sp, #40	@ 0x28
 8003bf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003bf2:	f107 0318 	add.w	r3, r7, #24
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	601a      	str	r2, [r3, #0]
 8003bfa:	605a      	str	r2, [r3, #4]
 8003bfc:	609a      	str	r2, [r3, #8]
 8003bfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c00:	f107 0310 	add.w	r3, r7, #16
 8003c04:	2200      	movs	r2, #0
 8003c06:	601a      	str	r2, [r3, #0]
 8003c08:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003c0a:	463b      	mov	r3, r7
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	601a      	str	r2, [r3, #0]
 8003c10:	605a      	str	r2, [r3, #4]
 8003c12:	609a      	str	r2, [r3, #8]
 8003c14:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003c16:	4b2c      	ldr	r3, [pc, #176]	@ (8003cc8 <MX_TIM2_Init+0xdc>)
 8003c18:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003c1c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003c1e:	4b2a      	ldr	r3, [pc, #168]	@ (8003cc8 <MX_TIM2_Init+0xdc>)
 8003c20:	2200      	movs	r2, #0
 8003c22:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c24:	4b28      	ldr	r3, [pc, #160]	@ (8003cc8 <MX_TIM2_Init+0xdc>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003c2a:	4b27      	ldr	r3, [pc, #156]	@ (8003cc8 <MX_TIM2_Init+0xdc>)
 8003c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8003c30:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c32:	4b25      	ldr	r3, [pc, #148]	@ (8003cc8 <MX_TIM2_Init+0xdc>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c38:	4b23      	ldr	r3, [pc, #140]	@ (8003cc8 <MX_TIM2_Init+0xdc>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003c3e:	4822      	ldr	r0, [pc, #136]	@ (8003cc8 <MX_TIM2_Init+0xdc>)
 8003c40:	f003 fddc 	bl	80077fc <HAL_TIM_Base_Init>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8003c4a:	f000 fecb 	bl	80049e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003c52:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003c54:	f107 0318 	add.w	r3, r7, #24
 8003c58:	4619      	mov	r1, r3
 8003c5a:	481b      	ldr	r0, [pc, #108]	@ (8003cc8 <MX_TIM2_Init+0xdc>)
 8003c5c:	f004 fba6 	bl	80083ac <HAL_TIM_ConfigClockSource>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8003c66:	f000 febd 	bl	80049e4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8003c6a:	4817      	ldr	r0, [pc, #92]	@ (8003cc8 <MX_TIM2_Init+0xdc>)
 8003c6c:	f003 ffdc 	bl	8007c28 <HAL_TIM_IC_Init>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d001      	beq.n	8003c7a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003c76:	f000 feb5 	bl	80049e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003c82:	f107 0310 	add.w	r3, r7, #16
 8003c86:	4619      	mov	r1, r3
 8003c88:	480f      	ldr	r0, [pc, #60]	@ (8003cc8 <MX_TIM2_Init+0xdc>)
 8003c8a:	f005 f86b 	bl	8008d64 <HAL_TIMEx_MasterConfigSynchronization>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8003c94:	f000 fea6 	bl	80049e4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 4;
 8003ca4:	2304      	movs	r3, #4
 8003ca6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003ca8:	463b      	mov	r3, r7
 8003caa:	2200      	movs	r2, #0
 8003cac:	4619      	mov	r1, r3
 8003cae:	4806      	ldr	r0, [pc, #24]	@ (8003cc8 <MX_TIM2_Init+0xdc>)
 8003cb0:	f004 fa1e 	bl	80080f0 <HAL_TIM_IC_ConfigChannel>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d001      	beq.n	8003cbe <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8003cba:	f000 fe93 	bl	80049e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003cbe:	bf00      	nop
 8003cc0:	3728      	adds	r7, #40	@ 0x28
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	20000354 	.word	0x20000354

08003ccc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b08e      	sub	sp, #56	@ 0x38
 8003cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003cd2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	601a      	str	r2, [r3, #0]
 8003cda:	605a      	str	r2, [r3, #4]
 8003cdc:	609a      	str	r2, [r3, #8]
 8003cde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ce0:	f107 0320 	add.w	r3, r7, #32
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	601a      	str	r2, [r3, #0]
 8003ce8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003cea:	1d3b      	adds	r3, r7, #4
 8003cec:	2200      	movs	r2, #0
 8003cee:	601a      	str	r2, [r3, #0]
 8003cf0:	605a      	str	r2, [r3, #4]
 8003cf2:	609a      	str	r2, [r3, #8]
 8003cf4:	60da      	str	r2, [r3, #12]
 8003cf6:	611a      	str	r2, [r3, #16]
 8003cf8:	615a      	str	r2, [r3, #20]
 8003cfa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003cfc:	4b32      	ldr	r3, [pc, #200]	@ (8003dc8 <MX_TIM3_Init+0xfc>)
 8003cfe:	4a33      	ldr	r2, [pc, #204]	@ (8003dcc <MX_TIM3_Init+0x100>)
 8003d00:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003d02:	4b31      	ldr	r3, [pc, #196]	@ (8003dc8 <MX_TIM3_Init+0xfc>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8003d08:	4b2f      	ldr	r3, [pc, #188]	@ (8003dc8 <MX_TIM3_Init+0xfc>)
 8003d0a:	2220      	movs	r2, #32
 8003d0c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2048;
 8003d0e:	4b2e      	ldr	r3, [pc, #184]	@ (8003dc8 <MX_TIM3_Init+0xfc>)
 8003d10:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003d14:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d16:	4b2c      	ldr	r3, [pc, #176]	@ (8003dc8 <MX_TIM3_Init+0xfc>)
 8003d18:	2200      	movs	r2, #0
 8003d1a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d1c:	4b2a      	ldr	r3, [pc, #168]	@ (8003dc8 <MX_TIM3_Init+0xfc>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003d22:	4829      	ldr	r0, [pc, #164]	@ (8003dc8 <MX_TIM3_Init+0xfc>)
 8003d24:	f003 fd6a 	bl	80077fc <HAL_TIM_Base_Init>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8003d2e:	f000 fe59 	bl	80049e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d36:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003d38:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	4822      	ldr	r0, [pc, #136]	@ (8003dc8 <MX_TIM3_Init+0xfc>)
 8003d40:	f004 fb34 	bl	80083ac <HAL_TIM_ConfigClockSource>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d001      	beq.n	8003d4e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8003d4a:	f000 fe4b 	bl	80049e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003d4e:	481e      	ldr	r0, [pc, #120]	@ (8003dc8 <MX_TIM3_Init+0xfc>)
 8003d50:	f003 fe60 	bl	8007a14 <HAL_TIM_PWM_Init>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d001      	beq.n	8003d5e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8003d5a:	f000 fe43 	bl	80049e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d62:	2300      	movs	r3, #0
 8003d64:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003d66:	f107 0320 	add.w	r3, r7, #32
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	4816      	ldr	r0, [pc, #88]	@ (8003dc8 <MX_TIM3_Init+0xfc>)
 8003d6e:	f004 fff9 	bl	8008d64 <HAL_TIMEx_MasterConfigSynchronization>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d001      	beq.n	8003d7c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8003d78:	f000 fe34 	bl	80049e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003d7c:	2360      	movs	r3, #96	@ 0x60
 8003d7e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003d80:	2300      	movs	r3, #0
 8003d82:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d84:	2300      	movs	r3, #0
 8003d86:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003d8c:	1d3b      	adds	r3, r7, #4
 8003d8e:	2200      	movs	r2, #0
 8003d90:	4619      	mov	r1, r3
 8003d92:	480d      	ldr	r0, [pc, #52]	@ (8003dc8 <MX_TIM3_Init+0xfc>)
 8003d94:	f004 fa48 	bl	8008228 <HAL_TIM_PWM_ConfigChannel>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d001      	beq.n	8003da2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8003d9e:	f000 fe21 	bl	80049e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003da2:	1d3b      	adds	r3, r7, #4
 8003da4:	2204      	movs	r2, #4
 8003da6:	4619      	mov	r1, r3
 8003da8:	4807      	ldr	r0, [pc, #28]	@ (8003dc8 <MX_TIM3_Init+0xfc>)
 8003daa:	f004 fa3d 	bl	8008228 <HAL_TIM_PWM_ConfigChannel>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8003db4:	f000 fe16 	bl	80049e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003db8:	4803      	ldr	r0, [pc, #12]	@ (8003dc8 <MX_TIM3_Init+0xfc>)
 8003dba:	f000 ffa9 	bl	8004d10 <HAL_TIM_MspPostInit>

}
 8003dbe:	bf00      	nop
 8003dc0:	3738      	adds	r7, #56	@ 0x38
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	2000039c 	.word	0x2000039c
 8003dcc:	40000400 	.word	0x40000400

08003dd0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b086      	sub	sp, #24
 8003dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003dd6:	f107 0308 	add.w	r3, r7, #8
 8003dda:	2200      	movs	r2, #0
 8003ddc:	601a      	str	r2, [r3, #0]
 8003dde:	605a      	str	r2, [r3, #4]
 8003de0:	609a      	str	r2, [r3, #8]
 8003de2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003de4:	463b      	mov	r3, r7
 8003de6:	2200      	movs	r2, #0
 8003de8:	601a      	str	r2, [r3, #0]
 8003dea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003dec:	4b1c      	ldr	r3, [pc, #112]	@ (8003e60 <MX_TIM4_Init+0x90>)
 8003dee:	4a1d      	ldr	r2, [pc, #116]	@ (8003e64 <MX_TIM4_Init+0x94>)
 8003df0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 8003df2:	4b1b      	ldr	r3, [pc, #108]	@ (8003e60 <MX_TIM4_Init+0x90>)
 8003df4:	2253      	movs	r2, #83	@ 0x53
 8003df6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003df8:	4b19      	ldr	r3, [pc, #100]	@ (8003e60 <MX_TIM4_Init+0x90>)
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8003dfe:	4b18      	ldr	r3, [pc, #96]	@ (8003e60 <MX_TIM4_Init+0x90>)
 8003e00:	2263      	movs	r2, #99	@ 0x63
 8003e02:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e04:	4b16      	ldr	r3, [pc, #88]	@ (8003e60 <MX_TIM4_Init+0x90>)
 8003e06:	2200      	movs	r2, #0
 8003e08:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e0a:	4b15      	ldr	r3, [pc, #84]	@ (8003e60 <MX_TIM4_Init+0x90>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003e10:	4813      	ldr	r0, [pc, #76]	@ (8003e60 <MX_TIM4_Init+0x90>)
 8003e12:	f003 fcf3 	bl	80077fc <HAL_TIM_Base_Init>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d001      	beq.n	8003e20 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8003e1c:	f000 fde2 	bl	80049e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003e20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e24:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003e26:	f107 0308 	add.w	r3, r7, #8
 8003e2a:	4619      	mov	r1, r3
 8003e2c:	480c      	ldr	r0, [pc, #48]	@ (8003e60 <MX_TIM4_Init+0x90>)
 8003e2e:	f004 fabd 	bl	80083ac <HAL_TIM_ConfigClockSource>
 8003e32:	4603      	mov	r3, r0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d001      	beq.n	8003e3c <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8003e38:	f000 fdd4 	bl	80049e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003e3c:	2320      	movs	r3, #32
 8003e3e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e40:	2300      	movs	r3, #0
 8003e42:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003e44:	463b      	mov	r3, r7
 8003e46:	4619      	mov	r1, r3
 8003e48:	4805      	ldr	r0, [pc, #20]	@ (8003e60 <MX_TIM4_Init+0x90>)
 8003e4a:	f004 ff8b 	bl	8008d64 <HAL_TIMEx_MasterConfigSynchronization>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d001      	beq.n	8003e58 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8003e54:	f000 fdc6 	bl	80049e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003e58:	bf00      	nop
 8003e5a:	3718      	adds	r7, #24
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	200003e4 	.word	0x200003e4
 8003e64:	40000800 	.word	0x40000800

08003e68 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8003e6c:	4b0e      	ldr	r3, [pc, #56]	@ (8003ea8 <MX_TIM10_Init+0x40>)
 8003e6e:	4a0f      	ldr	r2, [pc, #60]	@ (8003eac <MX_TIM10_Init+0x44>)
 8003e70:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 84-1;
 8003e72:	4b0d      	ldr	r3, [pc, #52]	@ (8003ea8 <MX_TIM10_Init+0x40>)
 8003e74:	2253      	movs	r2, #83	@ 0x53
 8003e76:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e78:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea8 <MX_TIM10_Init+0x40>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000-1;
 8003e7e:	4b0a      	ldr	r3, [pc, #40]	@ (8003ea8 <MX_TIM10_Init+0x40>)
 8003e80:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003e84:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e86:	4b08      	ldr	r3, [pc, #32]	@ (8003ea8 <MX_TIM10_Init+0x40>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e8c:	4b06      	ldr	r3, [pc, #24]	@ (8003ea8 <MX_TIM10_Init+0x40>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8003e92:	4805      	ldr	r0, [pc, #20]	@ (8003ea8 <MX_TIM10_Init+0x40>)
 8003e94:	f003 fcb2 	bl	80077fc <HAL_TIM_Base_Init>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d001      	beq.n	8003ea2 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8003e9e:	f000 fda1 	bl	80049e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8003ea2:	bf00      	nop
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	2000042c 	.word	0x2000042c
 8003eac:	40014400 	.word	0x40014400

08003eb0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003eb4:	4b11      	ldr	r3, [pc, #68]	@ (8003efc <MX_USART2_UART_Init+0x4c>)
 8003eb6:	4a12      	ldr	r2, [pc, #72]	@ (8003f00 <MX_USART2_UART_Init+0x50>)
 8003eb8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003eba:	4b10      	ldr	r3, [pc, #64]	@ (8003efc <MX_USART2_UART_Init+0x4c>)
 8003ebc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003ec0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8003efc <MX_USART2_UART_Init+0x4c>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8003efc <MX_USART2_UART_Init+0x4c>)
 8003eca:	2200      	movs	r2, #0
 8003ecc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003ece:	4b0b      	ldr	r3, [pc, #44]	@ (8003efc <MX_USART2_UART_Init+0x4c>)
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003ed4:	4b09      	ldr	r3, [pc, #36]	@ (8003efc <MX_USART2_UART_Init+0x4c>)
 8003ed6:	220c      	movs	r2, #12
 8003ed8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003eda:	4b08      	ldr	r3, [pc, #32]	@ (8003efc <MX_USART2_UART_Init+0x4c>)
 8003edc:	2200      	movs	r2, #0
 8003ede:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ee0:	4b06      	ldr	r3, [pc, #24]	@ (8003efc <MX_USART2_UART_Init+0x4c>)
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003ee6:	4805      	ldr	r0, [pc, #20]	@ (8003efc <MX_USART2_UART_Init+0x4c>)
 8003ee8:	f004 ffbe 	bl	8008e68 <HAL_UART_Init>
 8003eec:	4603      	mov	r3, r0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d001      	beq.n	8003ef6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003ef2:	f000 fd77 	bl	80049e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003ef6:	bf00      	nop
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	20000474 	.word	0x20000474
 8003f00:	40004400 	.word	0x40004400

08003f04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b08a      	sub	sp, #40	@ 0x28
 8003f08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f0a:	f107 0314 	add.w	r3, r7, #20
 8003f0e:	2200      	movs	r2, #0
 8003f10:	601a      	str	r2, [r3, #0]
 8003f12:	605a      	str	r2, [r3, #4]
 8003f14:	609a      	str	r2, [r3, #8]
 8003f16:	60da      	str	r2, [r3, #12]
 8003f18:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	613b      	str	r3, [r7, #16]
 8003f1e:	4b6f      	ldr	r3, [pc, #444]	@ (80040dc <MX_GPIO_Init+0x1d8>)
 8003f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f22:	4a6e      	ldr	r2, [pc, #440]	@ (80040dc <MX_GPIO_Init+0x1d8>)
 8003f24:	f043 0304 	orr.w	r3, r3, #4
 8003f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f2a:	4b6c      	ldr	r3, [pc, #432]	@ (80040dc <MX_GPIO_Init+0x1d8>)
 8003f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f2e:	f003 0304 	and.w	r3, r3, #4
 8003f32:	613b      	str	r3, [r7, #16]
 8003f34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003f36:	2300      	movs	r3, #0
 8003f38:	60fb      	str	r3, [r7, #12]
 8003f3a:	4b68      	ldr	r3, [pc, #416]	@ (80040dc <MX_GPIO_Init+0x1d8>)
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3e:	4a67      	ldr	r2, [pc, #412]	@ (80040dc <MX_GPIO_Init+0x1d8>)
 8003f40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f46:	4b65      	ldr	r3, [pc, #404]	@ (80040dc <MX_GPIO_Init+0x1d8>)
 8003f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f4e:	60fb      	str	r3, [r7, #12]
 8003f50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f52:	2300      	movs	r3, #0
 8003f54:	60bb      	str	r3, [r7, #8]
 8003f56:	4b61      	ldr	r3, [pc, #388]	@ (80040dc <MX_GPIO_Init+0x1d8>)
 8003f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f5a:	4a60      	ldr	r2, [pc, #384]	@ (80040dc <MX_GPIO_Init+0x1d8>)
 8003f5c:	f043 0301 	orr.w	r3, r3, #1
 8003f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f62:	4b5e      	ldr	r3, [pc, #376]	@ (80040dc <MX_GPIO_Init+0x1d8>)
 8003f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	60bb      	str	r3, [r7, #8]
 8003f6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f6e:	2300      	movs	r3, #0
 8003f70:	607b      	str	r3, [r7, #4]
 8003f72:	4b5a      	ldr	r3, [pc, #360]	@ (80040dc <MX_GPIO_Init+0x1d8>)
 8003f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f76:	4a59      	ldr	r2, [pc, #356]	@ (80040dc <MX_GPIO_Init+0x1d8>)
 8003f78:	f043 0302 	orr.w	r3, r3, #2
 8003f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f7e:	4b57      	ldr	r3, [pc, #348]	@ (80040dc <MX_GPIO_Init+0x1d8>)
 8003f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f82:	f003 0302 	and.w	r3, r3, #2
 8003f86:	607b      	str	r3, [r7, #4]
 8003f88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, YEL4_LED_Pin|DCMC_EN_B_Pin|RED_LED_Pin|GREEN_LED_Pin
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f242 11c2 	movw	r1, #8642	@ 0x21c2
 8003f90:	4853      	ldr	r0, [pc, #332]	@ (80040e0 <MX_GPIO_Init+0x1dc>)
 8003f92:	f002 fc5b 	bl	800684c <HAL_GPIO_WritePin>
                          |YEL7_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RPMS_NSS_GPIO_Port, RPMS_NSS_Pin, GPIO_PIN_SET);
 8003f96:	2201      	movs	r2, #1
 8003f98:	2101      	movs	r1, #1
 8003f9a:	4851      	ldr	r0, [pc, #324]	@ (80040e0 <MX_GPIO_Init+0x1dc>)
 8003f9c:	f002 fc56 	bl	800684c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ANGS_NSS_Pin|YEL5_LED_Pin|YEL6_LED_Pin|DCMC_EN_A_Pin
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f44f 51ba 	mov.w	r1, #5952	@ 0x1740
 8003fa6:	484f      	ldr	r0, [pc, #316]	@ (80040e4 <MX_GPIO_Init+0x1e0>)
 8003fa8:	f002 fc50 	bl	800684c <HAL_GPIO_WritePin>
                          |YEL3_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PS_LED_R_Pin|YEL1_LED_Pin|YEL2_LED_Pin|PS_LED_G_Pin, GPIO_PIN_RESET);
 8003fac:	2200      	movs	r2, #0
 8003fae:	210f      	movs	r1, #15
 8003fb0:	484d      	ldr	r0, [pc, #308]	@ (80040e8 <MX_GPIO_Init+0x1e4>)
 8003fb2:	f002 fc4b 	bl	800684c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : YEL4_LED_Pin DCMC_EN_B_Pin RED_LED_Pin GREEN_LED_Pin
                           YEL7_LED_Pin */
  GPIO_InitStruct.Pin = YEL4_LED_Pin|DCMC_EN_B_Pin|RED_LED_Pin|GREEN_LED_Pin
 8003fb6:	f242 13c2 	movw	r3, #8642	@ 0x21c2
 8003fba:	617b      	str	r3, [r7, #20]
                          |YEL7_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fc8:	f107 0314 	add.w	r3, r7, #20
 8003fcc:	4619      	mov	r1, r3
 8003fce:	4844      	ldr	r0, [pc, #272]	@ (80040e0 <MX_GPIO_Init+0x1dc>)
 8003fd0:	f002 faa0 	bl	8006514 <HAL_GPIO_Init>

  /*Configure GPIO pin : RPMS_NSS_Pin */
  GPIO_InitStruct.Pin = RPMS_NSS_Pin;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003fe0:	2302      	movs	r3, #2
 8003fe2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RPMS_NSS_GPIO_Port, &GPIO_InitStruct);
 8003fe4:	f107 0314 	add.w	r3, r7, #20
 8003fe8:	4619      	mov	r1, r3
 8003fea:	483d      	ldr	r0, [pc, #244]	@ (80040e0 <MX_GPIO_Init+0x1dc>)
 8003fec:	f002 fa92 	bl	8006514 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMC_IN1_B_Pin DCMC_IN2_B_Pin RPSM_QB_Pin */
  GPIO_InitStruct.Pin = DCMC_IN1_B_Pin|DCMC_IN2_B_Pin|RPSM_QB_Pin;
 8003ff0:	2313      	movs	r3, #19
 8003ff2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ffc:	f107 0314 	add.w	r3, r7, #20
 8004000:	4619      	mov	r1, r3
 8004002:	4838      	ldr	r0, [pc, #224]	@ (80040e4 <MX_GPIO_Init+0x1e0>)
 8004004:	f002 fa86 	bl	8006514 <HAL_GPIO_Init>

  /*Configure GPIO pin : ANGS_NSS_Pin */
  GPIO_InitStruct.Pin = ANGS_NSS_Pin;
 8004008:	2340      	movs	r3, #64	@ 0x40
 800400a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800400c:	2301      	movs	r3, #1
 800400e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004010:	2300      	movs	r3, #0
 8004012:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004014:	2302      	movs	r3, #2
 8004016:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ANGS_NSS_GPIO_Port, &GPIO_InitStruct);
 8004018:	f107 0314 	add.w	r3, r7, #20
 800401c:	4619      	mov	r1, r3
 800401e:	4831      	ldr	r0, [pc, #196]	@ (80040e4 <MX_GPIO_Init+0x1e0>)
 8004020:	f002 fa78 	bl	8006514 <HAL_GPIO_Init>

  /*Configure GPIO pins : PS_LED_R_Pin YEL1_LED_Pin YEL2_LED_Pin PS_LED_G_Pin */
  GPIO_InitStruct.Pin = PS_LED_R_Pin|YEL1_LED_Pin|YEL2_LED_Pin|PS_LED_G_Pin;
 8004024:	230f      	movs	r3, #15
 8004026:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004028:	2301      	movs	r3, #1
 800402a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800402c:	2300      	movs	r3, #0
 800402e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004030:	2300      	movs	r3, #0
 8004032:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004034:	f107 0314 	add.w	r3, r7, #20
 8004038:	4619      	mov	r1, r3
 800403a:	482b      	ldr	r0, [pc, #172]	@ (80040e8 <MX_GPIO_Init+0x1e4>)
 800403c:	f002 fa6a 	bl	8006514 <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_SW3_Pin USR_SW6_Pin USR_SW5_Pin USR_SW4_Pin */
  GPIO_InitStruct.Pin = USR_SW3_Pin|USR_SW6_Pin|USR_SW5_Pin|USR_SW4_Pin;
 8004040:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8004044:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004046:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800404a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800404c:	2300      	movs	r3, #0
 800404e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004050:	f107 0314 	add.w	r3, r7, #20
 8004054:	4619      	mov	r1, r3
 8004056:	4824      	ldr	r0, [pc, #144]	@ (80040e8 <MX_GPIO_Init+0x1e4>)
 8004058:	f002 fa5c 	bl	8006514 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_SW1_Pin */
  GPIO_InitStruct.Pin = USR_SW1_Pin;
 800405c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004060:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004062:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8004066:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004068:	2300      	movs	r3, #0
 800406a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_SW1_GPIO_Port, &GPIO_InitStruct);
 800406c:	f107 0314 	add.w	r3, r7, #20
 8004070:	4619      	mov	r1, r3
 8004072:	481b      	ldr	r0, [pc, #108]	@ (80040e0 <MX_GPIO_Init+0x1dc>)
 8004074:	f002 fa4e 	bl	8006514 <HAL_GPIO_Init>

  /*Configure GPIO pins : YEL5_LED_Pin YEL6_LED_Pin DCMC_EN_A_Pin YEL3_LED_Pin */
  GPIO_InitStruct.Pin = YEL5_LED_Pin|YEL6_LED_Pin|DCMC_EN_A_Pin|YEL3_LED_Pin;
 8004078:	f44f 53b8 	mov.w	r3, #5888	@ 0x1700
 800407c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800407e:	2301      	movs	r3, #1
 8004080:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004082:	2300      	movs	r3, #0
 8004084:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004086:	2300      	movs	r3, #0
 8004088:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800408a:	f107 0314 	add.w	r3, r7, #20
 800408e:	4619      	mov	r1, r3
 8004090:	4814      	ldr	r0, [pc, #80]	@ (80040e4 <MX_GPIO_Init+0x1e0>)
 8004092:	f002 fa3f 	bl	8006514 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_SW2_Pin */
  GPIO_InitStruct.Pin = USR_SW2_Pin;
 8004096:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800409a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800409c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80040a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a2:	2300      	movs	r3, #0
 80040a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_SW2_GPIO_Port, &GPIO_InitStruct);
 80040a6:	f107 0314 	add.w	r3, r7, #20
 80040aa:	4619      	mov	r1, r3
 80040ac:	480d      	ldr	r0, [pc, #52]	@ (80040e4 <MX_GPIO_Init+0x1e0>)
 80040ae:	f002 fa31 	bl	8006514 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 8, 0);
 80040b2:	2200      	movs	r2, #0
 80040b4:	2108      	movs	r1, #8
 80040b6:	2017      	movs	r0, #23
 80040b8:	f002 f95d 	bl	8006376 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80040bc:	2017      	movs	r0, #23
 80040be:	f002 f976 	bl	80063ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 8, 0);
 80040c2:	2200      	movs	r2, #0
 80040c4:	2108      	movs	r1, #8
 80040c6:	2028      	movs	r0, #40	@ 0x28
 80040c8:	f002 f955 	bl	8006376 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80040cc:	2028      	movs	r0, #40	@ 0x28
 80040ce:	f002 f96e 	bl	80063ae <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80040d2:	bf00      	nop
 80040d4:	3728      	adds	r7, #40	@ 0x28
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop
 80040dc:	40023800 	.word	0x40023800
 80040e0:	40020800 	.word	0x40020800
 80040e4:	40020000 	.word	0x40020000
 80040e8:	40020400 	.word	0x40020400

080040ec <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
void HAL_SYSTICK_Callback(void)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	af00      	add	r7, sp, #0
	secCnt++;
 80040f0:	4b8a      	ldr	r3, [pc, #552]	@ (800431c <HAL_SYSTICK_Callback+0x230>)
 80040f2:	881b      	ldrh	r3, [r3, #0]
 80040f4:	b29b      	uxth	r3, r3
 80040f6:	3301      	adds	r3, #1
 80040f8:	b29a      	uxth	r2, r3
 80040fa:	4b88      	ldr	r3, [pc, #544]	@ (800431c <HAL_SYSTICK_Callback+0x230>)
 80040fc:	801a      	strh	r2, [r3, #0]
	if (secCnt == 500)
 80040fe:	4b87      	ldr	r3, [pc, #540]	@ (800431c <HAL_SYSTICK_Callback+0x230>)
 8004100:	881b      	ldrh	r3, [r3, #0]
 8004102:	b29b      	uxth	r3, r3
 8004104:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004108:	d10c      	bne.n	8004124 <HAL_SYSTICK_Callback+0x38>
	  {
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port,GREEN_LED_Pin,GPIO_PIN_SET);
 800410a:	2201      	movs	r2, #1
 800410c:	2180      	movs	r1, #128	@ 0x80
 800410e:	4884      	ldr	r0, [pc, #528]	@ (8004320 <HAL_SYSTICK_Callback+0x234>)
 8004110:	f002 fb9c 	bl	800684c <HAL_GPIO_WritePin>
		ledState |= LEDG_STATE;
 8004114:	4b83      	ldr	r3, [pc, #524]	@ (8004324 <HAL_SYSTICK_Callback+0x238>)
 8004116:	881b      	ldrh	r3, [r3, #0]
 8004118:	b29b      	uxth	r3, r3
 800411a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800411e:	b29a      	uxth	r2, r3
 8004120:	4b80      	ldr	r3, [pc, #512]	@ (8004324 <HAL_SYSTICK_Callback+0x238>)
 8004122:	801a      	strh	r2, [r3, #0]
	  }
	if (secCnt >= 1000)
 8004124:	4b7d      	ldr	r3, [pc, #500]	@ (800431c <HAL_SYSTICK_Callback+0x230>)
 8004126:	881b      	ldrh	r3, [r3, #0]
 8004128:	b29b      	uxth	r3, r3
 800412a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800412e:	d316      	bcc.n	800415e <HAL_SYSTICK_Callback+0x72>
	  {
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port,GREEN_LED_Pin,GPIO_PIN_RESET);
 8004130:	2200      	movs	r2, #0
 8004132:	2180      	movs	r1, #128	@ 0x80
 8004134:	487a      	ldr	r0, [pc, #488]	@ (8004320 <HAL_SYSTICK_Callback+0x234>)
 8004136:	f002 fb89 	bl	800684c <HAL_GPIO_WritePin>
		ledState &= ~LEDG_STATE;
 800413a:	4b7a      	ldr	r3, [pc, #488]	@ (8004324 <HAL_SYSTICK_Callback+0x238>)
 800413c:	881b      	ldrh	r3, [r3, #0]
 800413e:	b29b      	uxth	r3, r3
 8004140:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004144:	b29a      	uxth	r2, r3
 8004146:	4b77      	ldr	r3, [pc, #476]	@ (8004324 <HAL_SYSTICK_Callback+0x238>)
 8004148:	801a      	strh	r2, [r3, #0]
		secTick++;
 800414a:	4b77      	ldr	r3, [pc, #476]	@ (8004328 <HAL_SYSTICK_Callback+0x23c>)
 800414c:	881b      	ldrh	r3, [r3, #0]
 800414e:	b29b      	uxth	r3, r3
 8004150:	3301      	adds	r3, #1
 8004152:	b29a      	uxth	r2, r3
 8004154:	4b74      	ldr	r3, [pc, #464]	@ (8004328 <HAL_SYSTICK_Callback+0x23c>)
 8004156:	801a      	strh	r2, [r3, #0]
		secCnt = 0;
 8004158:	4b70      	ldr	r3, [pc, #448]	@ (800431c <HAL_SYSTICK_Callback+0x230>)
 800415a:	2200      	movs	r2, #0
 800415c:	801a      	strh	r2, [r3, #0]
	  }
	// Handling LED Signals
	if (ledRsign > 0)
 800415e:	4b73      	ldr	r3, [pc, #460]	@ (800432c <HAL_SYSTICK_Callback+0x240>)
 8004160:	881b      	ldrh	r3, [r3, #0]
 8004162:	b29b      	uxth	r3, r3
 8004164:	2b00      	cmp	r3, #0
 8004166:	d018      	beq.n	800419a <HAL_SYSTICK_Callback+0xae>
	  {
		if (ledRsign == 1)
 8004168:	4b70      	ldr	r3, [pc, #448]	@ (800432c <HAL_SYSTICK_Callback+0x240>)
 800416a:	881b      	ldrh	r3, [r3, #0]
 800416c:	b29b      	uxth	r3, r3
 800416e:	2b01      	cmp	r3, #1
 8004170:	d10c      	bne.n	800418c <HAL_SYSTICK_Callback+0xa0>
		  {
			HAL_GPIO_WritePin(RED_LED_GPIO_Port,RED_LED_Pin,GPIO_PIN_RESET);
 8004172:	2200      	movs	r2, #0
 8004174:	2140      	movs	r1, #64	@ 0x40
 8004176:	486a      	ldr	r0, [pc, #424]	@ (8004320 <HAL_SYSTICK_Callback+0x234>)
 8004178:	f002 fb68 	bl	800684c <HAL_GPIO_WritePin>
			ledState &= ~LEDR_STATE;
 800417c:	4b69      	ldr	r3, [pc, #420]	@ (8004324 <HAL_SYSTICK_Callback+0x238>)
 800417e:	881b      	ldrh	r3, [r3, #0]
 8004180:	b29b      	uxth	r3, r3
 8004182:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004186:	b29a      	uxth	r2, r3
 8004188:	4b66      	ldr	r3, [pc, #408]	@ (8004324 <HAL_SYSTICK_Callback+0x238>)
 800418a:	801a      	strh	r2, [r3, #0]
		  }
		ledRsign--;
 800418c:	4b67      	ldr	r3, [pc, #412]	@ (800432c <HAL_SYSTICK_Callback+0x240>)
 800418e:	881b      	ldrh	r3, [r3, #0]
 8004190:	b29b      	uxth	r3, r3
 8004192:	3b01      	subs	r3, #1
 8004194:	b29a      	uxth	r2, r3
 8004196:	4b65      	ldr	r3, [pc, #404]	@ (800432c <HAL_SYSTICK_Callback+0x240>)
 8004198:	801a      	strh	r2, [r3, #0]
	  }
	// Handling Switch (pushbutton) actions
	if (usrSw1Block > 0)
 800419a:	4b65      	ldr	r3, [pc, #404]	@ (8004330 <HAL_SYSTICK_Callback+0x244>)
 800419c:	781b      	ldrb	r3, [r3, #0]
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d06d      	beq.n	8004280 <HAL_SYSTICK_Callback+0x194>
	  {
		if (usrSw1Block == 1)
 80041a4:	4b62      	ldr	r3, [pc, #392]	@ (8004330 <HAL_SYSTICK_Callback+0x244>)
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d161      	bne.n	8004272 <HAL_SYSTICK_Callback+0x186>
		  {
			// Function: Select Potentiometer 1 or 2
			if (HAL_GPIO_ReadPin(USR_SW1_GPIO_Port,USR_SW1_Pin))
 80041ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80041b2:	485b      	ldr	r0, [pc, #364]	@ (8004320 <HAL_SYSTICK_Callback+0x234>)
 80041b4:	f002 fb32 	bl	800681c <HAL_GPIO_ReadPin>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d008      	beq.n	80041d0 <HAL_SYSTICK_Callback+0xe4>
			  {
				// Pushbutton released
				swsState &= ~SW1_STATE;
 80041be:	4b5d      	ldr	r3, [pc, #372]	@ (8004334 <HAL_SYSTICK_Callback+0x248>)
 80041c0:	881b      	ldrh	r3, [r3, #0]
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	f023 0302 	bic.w	r3, r3, #2
 80041c8:	b29a      	uxth	r2, r3
 80041ca:	4b5a      	ldr	r3, [pc, #360]	@ (8004334 <HAL_SYSTICK_Callback+0x248>)
 80041cc:	801a      	strh	r2, [r3, #0]
 80041ce:	e050      	b.n	8004272 <HAL_SYSTICK_Callback+0x186>
			  }
			else
			  {
				// Pushbutton pressed
				swsState |= SW1_STATE;
 80041d0:	4b58      	ldr	r3, [pc, #352]	@ (8004334 <HAL_SYSTICK_Callback+0x248>)
 80041d2:	881b      	ldrh	r3, [r3, #0]
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	f043 0302 	orr.w	r3, r3, #2
 80041da:	b29a      	uxth	r2, r3
 80041dc:	4b55      	ldr	r3, [pc, #340]	@ (8004334 <HAL_SYSTICK_Callback+0x248>)
 80041de:	801a      	strh	r2, [r3, #0]
				potSel++;
 80041e0:	4b55      	ldr	r3, [pc, #340]	@ (8004338 <HAL_SYSTICK_Callback+0x24c>)
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	3301      	adds	r3, #1
 80041e8:	b2da      	uxtb	r2, r3
 80041ea:	4b53      	ldr	r3, [pc, #332]	@ (8004338 <HAL_SYSTICK_Callback+0x24c>)
 80041ec:	701a      	strb	r2, [r3, #0]
				potSel = potSel & 0x01;
 80041ee:	4b52      	ldr	r3, [pc, #328]	@ (8004338 <HAL_SYSTICK_Callback+0x24c>)
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	b2da      	uxtb	r2, r3
 80041fa:	4b4f      	ldr	r3, [pc, #316]	@ (8004338 <HAL_SYSTICK_Callback+0x24c>)
 80041fc:	701a      	strb	r2, [r3, #0]
				if (potSel == 1)
 80041fe:	4b4e      	ldr	r3, [pc, #312]	@ (8004338 <HAL_SYSTICK_Callback+0x24c>)
 8004200:	781b      	ldrb	r3, [r3, #0]
 8004202:	b2db      	uxtb	r3, r3
 8004204:	2b01      	cmp	r3, #1
 8004206:	d11a      	bne.n	800423e <HAL_SYSTICK_Callback+0x152>
				  {
					HAL_GPIO_WritePin(YEL1_LED_GPIO_Port,YEL1_LED_Pin,GPIO_PIN_RESET);
 8004208:	2200      	movs	r2, #0
 800420a:	2102      	movs	r1, #2
 800420c:	484b      	ldr	r0, [pc, #300]	@ (800433c <HAL_SYSTICK_Callback+0x250>)
 800420e:	f002 fb1d 	bl	800684c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(YEL2_LED_GPIO_Port,YEL2_LED_Pin,GPIO_PIN_SET);
 8004212:	2201      	movs	r2, #1
 8004214:	2104      	movs	r1, #4
 8004216:	4849      	ldr	r0, [pc, #292]	@ (800433c <HAL_SYSTICK_Callback+0x250>)
 8004218:	f002 fb18 	bl	800684c <HAL_GPIO_WritePin>
					ledState &= ~LEDY1_STATE;
 800421c:	4b41      	ldr	r3, [pc, #260]	@ (8004324 <HAL_SYSTICK_Callback+0x238>)
 800421e:	881b      	ldrh	r3, [r3, #0]
 8004220:	b29b      	uxth	r3, r3
 8004222:	f023 0301 	bic.w	r3, r3, #1
 8004226:	b29a      	uxth	r2, r3
 8004228:	4b3e      	ldr	r3, [pc, #248]	@ (8004324 <HAL_SYSTICK_Callback+0x238>)
 800422a:	801a      	strh	r2, [r3, #0]
					ledState |= LEDY2_STATE;
 800422c:	4b3d      	ldr	r3, [pc, #244]	@ (8004324 <HAL_SYSTICK_Callback+0x238>)
 800422e:	881b      	ldrh	r3, [r3, #0]
 8004230:	b29b      	uxth	r3, r3
 8004232:	f043 0302 	orr.w	r3, r3, #2
 8004236:	b29a      	uxth	r2, r3
 8004238:	4b3a      	ldr	r3, [pc, #232]	@ (8004324 <HAL_SYSTICK_Callback+0x238>)
 800423a:	801a      	strh	r2, [r3, #0]
 800423c:	e019      	b.n	8004272 <HAL_SYSTICK_Callback+0x186>
				  }
				else
				  {
					HAL_GPIO_WritePin(YEL2_LED_GPIO_Port,YEL2_LED_Pin,GPIO_PIN_RESET);
 800423e:	2200      	movs	r2, #0
 8004240:	2104      	movs	r1, #4
 8004242:	483e      	ldr	r0, [pc, #248]	@ (800433c <HAL_SYSTICK_Callback+0x250>)
 8004244:	f002 fb02 	bl	800684c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(YEL1_LED_GPIO_Port,YEL1_LED_Pin,GPIO_PIN_SET);
 8004248:	2201      	movs	r2, #1
 800424a:	2102      	movs	r1, #2
 800424c:	483b      	ldr	r0, [pc, #236]	@ (800433c <HAL_SYSTICK_Callback+0x250>)
 800424e:	f002 fafd 	bl	800684c <HAL_GPIO_WritePin>
					ledState &= ~LEDY2_STATE;
 8004252:	4b34      	ldr	r3, [pc, #208]	@ (8004324 <HAL_SYSTICK_Callback+0x238>)
 8004254:	881b      	ldrh	r3, [r3, #0]
 8004256:	b29b      	uxth	r3, r3
 8004258:	f023 0302 	bic.w	r3, r3, #2
 800425c:	b29a      	uxth	r2, r3
 800425e:	4b31      	ldr	r3, [pc, #196]	@ (8004324 <HAL_SYSTICK_Callback+0x238>)
 8004260:	801a      	strh	r2, [r3, #0]
					ledState |= LEDY1_STATE;
 8004262:	4b30      	ldr	r3, [pc, #192]	@ (8004324 <HAL_SYSTICK_Callback+0x238>)
 8004264:	881b      	ldrh	r3, [r3, #0]
 8004266:	b29b      	uxth	r3, r3
 8004268:	f043 0301 	orr.w	r3, r3, #1
 800426c:	b29a      	uxth	r2, r3
 800426e:	4b2d      	ldr	r3, [pc, #180]	@ (8004324 <HAL_SYSTICK_Callback+0x238>)
 8004270:	801a      	strh	r2, [r3, #0]
				  }
			  }
		  }
		usrSw1Block--;
 8004272:	4b2f      	ldr	r3, [pc, #188]	@ (8004330 <HAL_SYSTICK_Callback+0x244>)
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	b2db      	uxtb	r3, r3
 8004278:	3b01      	subs	r3, #1
 800427a:	b2da      	uxtb	r2, r3
 800427c:	4b2c      	ldr	r3, [pc, #176]	@ (8004330 <HAL_SYSTICK_Callback+0x244>)
 800427e:	701a      	strb	r2, [r3, #0]
	  }
	if (usrSw2Block > 0)
 8004280:	4b2f      	ldr	r3, [pc, #188]	@ (8004340 <HAL_SYSTICK_Callback+0x254>)
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b00      	cmp	r3, #0
 8004288:	d07c      	beq.n	8004384 <HAL_SYSTICK_Callback+0x298>
	  {
		// Function: Motor Ignition On/Off
		if (usrSw2Block == 1)
 800428a:	4b2d      	ldr	r3, [pc, #180]	@ (8004340 <HAL_SYSTICK_Callback+0x254>)
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	b2db      	uxtb	r3, r3
 8004290:	2b01      	cmp	r3, #1
 8004292:	d170      	bne.n	8004376 <HAL_SYSTICK_Callback+0x28a>
		  {
			if (HAL_GPIO_ReadPin(USR_SW2_GPIO_Port,USR_SW2_Pin))
 8004294:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004298:	482a      	ldr	r0, [pc, #168]	@ (8004344 <HAL_SYSTICK_Callback+0x258>)
 800429a:	f002 fabf 	bl	800681c <HAL_GPIO_ReadPin>
 800429e:	4603      	mov	r3, r0
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d008      	beq.n	80042b6 <HAL_SYSTICK_Callback+0x1ca>
			  {
				// Pushbutton released
				swsState &= ~SW2_STATE;
 80042a4:	4b23      	ldr	r3, [pc, #140]	@ (8004334 <HAL_SYSTICK_Callback+0x248>)
 80042a6:	881b      	ldrh	r3, [r3, #0]
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	f023 0304 	bic.w	r3, r3, #4
 80042ae:	b29a      	uxth	r2, r3
 80042b0:	4b20      	ldr	r3, [pc, #128]	@ (8004334 <HAL_SYSTICK_Callback+0x248>)
 80042b2:	801a      	strh	r2, [r3, #0]
 80042b4:	e05f      	b.n	8004376 <HAL_SYSTICK_Callback+0x28a>
			  }
			else
			  {
				// Pushbutton pressed
				swsState |= SW2_STATE;
 80042b6:	4b1f      	ldr	r3, [pc, #124]	@ (8004334 <HAL_SYSTICK_Callback+0x248>)
 80042b8:	881b      	ldrh	r3, [r3, #0]
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	f043 0304 	orr.w	r3, r3, #4
 80042c0:	b29a      	uxth	r2, r3
 80042c2:	4b1c      	ldr	r3, [pc, #112]	@ (8004334 <HAL_SYSTICK_Callback+0x248>)
 80042c4:	801a      	strh	r2, [r3, #0]
				if ((motorCtrlSt & DCMCTST_IGN) == 0)
 80042c6:	4b20      	ldr	r3, [pc, #128]	@ (8004348 <HAL_SYSTICK_Callback+0x25c>)
 80042c8:	881b      	ldrh	r3, [r3, #0]
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d140      	bne.n	8004354 <HAL_SYSTICK_Callback+0x268>
				  {
					motorCtrlSt |= DCMCTST_IGN;
 80042d2:	4b1d      	ldr	r3, [pc, #116]	@ (8004348 <HAL_SYSTICK_Callback+0x25c>)
 80042d4:	881b      	ldrh	r3, [r3, #0]
 80042d6:	f043 0301 	orr.w	r3, r3, #1
 80042da:	b29a      	uxth	r2, r3
 80042dc:	4b1a      	ldr	r3, [pc, #104]	@ (8004348 <HAL_SYSTICK_Callback+0x25c>)
 80042de:	801a      	strh	r2, [r3, #0]
					xvalPI = 0.0;
 80042e0:	491a      	ldr	r1, [pc, #104]	@ (800434c <HAL_SYSTICK_Callback+0x260>)
 80042e2:	f04f 0200 	mov.w	r2, #0
 80042e6:	f04f 0300 	mov.w	r3, #0
 80042ea:	e9c1 2300 	strd	r2, r3, [r1]
					yvalPI = 0.0;
 80042ee:	4918      	ldr	r1, [pc, #96]	@ (8004350 <HAL_SYSTICK_Callback+0x264>)
 80042f0:	f04f 0200 	mov.w	r2, #0
 80042f4:	f04f 0300 	mov.w	r3, #0
 80042f8:	e9c1 2300 	strd	r2, r3, [r1]
					HAL_GPIO_WritePin(YEL3_LED_GPIO_Port,YEL3_LED_Pin,GPIO_PIN_SET);
 80042fc:	2201      	movs	r2, #1
 80042fe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004302:	4810      	ldr	r0, [pc, #64]	@ (8004344 <HAL_SYSTICK_Callback+0x258>)
 8004304:	f002 faa2 	bl	800684c <HAL_GPIO_WritePin>
					ledState |= LEDY3_STATE;
 8004308:	4b06      	ldr	r3, [pc, #24]	@ (8004324 <HAL_SYSTICK_Callback+0x238>)
 800430a:	881b      	ldrh	r3, [r3, #0]
 800430c:	b29b      	uxth	r3, r3
 800430e:	f043 0304 	orr.w	r3, r3, #4
 8004312:	b29a      	uxth	r2, r3
 8004314:	4b03      	ldr	r3, [pc, #12]	@ (8004324 <HAL_SYSTICK_Callback+0x238>)
 8004316:	801a      	strh	r2, [r3, #0]
 8004318:	e02d      	b.n	8004376 <HAL_SYSTICK_Callback+0x28a>
 800431a:	bf00      	nop
 800431c:	200004bc 	.word	0x200004bc
 8004320:	40020800 	.word	0x40020800
 8004324:	200004d2 	.word	0x200004d2
 8004328:	200004be 	.word	0x200004be
 800432c:	200004c6 	.word	0x200004c6
 8004330:	200004c8 	.word	0x200004c8
 8004334:	200004ce 	.word	0x200004ce
 8004338:	200004d6 	.word	0x200004d6
 800433c:	40020400 	.word	0x40020400
 8004340:	200004c9 	.word	0x200004c9
 8004344:	40020000 	.word	0x40020000
 8004348:	20000518 	.word	0x20000518
 800434c:	20000658 	.word	0x20000658
 8004350:	20000660 	.word	0x20000660
				  }
				else
				  {
					motorCtrlSt = DCMCTST_IDLE;
 8004354:	4b93      	ldr	r3, [pc, #588]	@ (80045a4 <HAL_SYSTICK_Callback+0x4b8>)
 8004356:	2200      	movs	r2, #0
 8004358:	801a      	strh	r2, [r3, #0]
					HAL_GPIO_WritePin(YEL3_LED_GPIO_Port,YEL3_LED_Pin,GPIO_PIN_RESET);
 800435a:	2200      	movs	r2, #0
 800435c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004360:	4891      	ldr	r0, [pc, #580]	@ (80045a8 <HAL_SYSTICK_Callback+0x4bc>)
 8004362:	f002 fa73 	bl	800684c <HAL_GPIO_WritePin>
					ledState &= ~LEDY3_STATE;
 8004366:	4b91      	ldr	r3, [pc, #580]	@ (80045ac <HAL_SYSTICK_Callback+0x4c0>)
 8004368:	881b      	ldrh	r3, [r3, #0]
 800436a:	b29b      	uxth	r3, r3
 800436c:	f023 0304 	bic.w	r3, r3, #4
 8004370:	b29a      	uxth	r2, r3
 8004372:	4b8e      	ldr	r3, [pc, #568]	@ (80045ac <HAL_SYSTICK_Callback+0x4c0>)
 8004374:	801a      	strh	r2, [r3, #0]
				  }
			  }
		  }
		usrSw2Block--;
 8004376:	4b8e      	ldr	r3, [pc, #568]	@ (80045b0 <HAL_SYSTICK_Callback+0x4c4>)
 8004378:	781b      	ldrb	r3, [r3, #0]
 800437a:	b2db      	uxtb	r3, r3
 800437c:	3b01      	subs	r3, #1
 800437e:	b2da      	uxtb	r2, r3
 8004380:	4b8b      	ldr	r3, [pc, #556]	@ (80045b0 <HAL_SYSTICK_Callback+0x4c4>)
 8004382:	701a      	strb	r2, [r3, #0]
	  }
	if (usrSw3Block > 0)
 8004384:	4b8b      	ldr	r3, [pc, #556]	@ (80045b4 <HAL_SYSTICK_Callback+0x4c8>)
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	b2db      	uxtb	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d058      	beq.n	8004440 <HAL_SYSTICK_Callback+0x354>
	  {
		// Function: Motor Brake On/Off
		if (usrSw3Block == 1)
 800438e:	4b89      	ldr	r3, [pc, #548]	@ (80045b4 <HAL_SYSTICK_Callback+0x4c8>)
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	b2db      	uxtb	r3, r3
 8004394:	2b01      	cmp	r3, #1
 8004396:	d14c      	bne.n	8004432 <HAL_SYSTICK_Callback+0x346>
		  {
			if (HAL_GPIO_ReadPin(USR_SW3_GPIO_Port,USR_SW3_Pin))
 8004398:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800439c:	4886      	ldr	r0, [pc, #536]	@ (80045b8 <HAL_SYSTICK_Callback+0x4cc>)
 800439e:	f002 fa3d 	bl	800681c <HAL_GPIO_ReadPin>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d027      	beq.n	80043f8 <HAL_SYSTICK_Callback+0x30c>
			  {
				// Pushbutton released
				swsState &= ~SW3_STATE;
 80043a8:	4b84      	ldr	r3, [pc, #528]	@ (80045bc <HAL_SYSTICK_Callback+0x4d0>)
 80043aa:	881b      	ldrh	r3, [r3, #0]
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	f023 0308 	bic.w	r3, r3, #8
 80043b2:	b29a      	uxth	r2, r3
 80043b4:	4b81      	ldr	r3, [pc, #516]	@ (80045bc <HAL_SYSTICK_Callback+0x4d0>)
 80043b6:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(YEL4_LED_GPIO_Port,YEL4_LED_Pin,GPIO_PIN_RESET);
 80043b8:	2200      	movs	r2, #0
 80043ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80043be:	4880      	ldr	r0, [pc, #512]	@ (80045c0 <HAL_SYSTICK_Callback+0x4d4>)
 80043c0:	f002 fa44 	bl	800684c <HAL_GPIO_WritePin>
				ledState &= ~LEDY4_STATE;
 80043c4:	4b79      	ldr	r3, [pc, #484]	@ (80045ac <HAL_SYSTICK_Callback+0x4c0>)
 80043c6:	881b      	ldrh	r3, [r3, #0]
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	f023 0308 	bic.w	r3, r3, #8
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	4b76      	ldr	r3, [pc, #472]	@ (80045ac <HAL_SYSTICK_Callback+0x4c0>)
 80043d2:	801a      	strh	r2, [r3, #0]
				// Motor Control: Setting Brake State OFF
				motorCtrlSt = DCMCTST_IDLE;
 80043d4:	4b73      	ldr	r3, [pc, #460]	@ (80045a4 <HAL_SYSTICK_Callback+0x4b8>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(YEL3_LED_GPIO_Port,YEL3_LED_Pin,GPIO_PIN_RESET);
 80043da:	2200      	movs	r2, #0
 80043dc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80043e0:	4871      	ldr	r0, [pc, #452]	@ (80045a8 <HAL_SYSTICK_Callback+0x4bc>)
 80043e2:	f002 fa33 	bl	800684c <HAL_GPIO_WritePin>
				ledState &= ~LEDY3_STATE;
 80043e6:	4b71      	ldr	r3, [pc, #452]	@ (80045ac <HAL_SYSTICK_Callback+0x4c0>)
 80043e8:	881b      	ldrh	r3, [r3, #0]
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	f023 0304 	bic.w	r3, r3, #4
 80043f0:	b29a      	uxth	r2, r3
 80043f2:	4b6e      	ldr	r3, [pc, #440]	@ (80045ac <HAL_SYSTICK_Callback+0x4c0>)
 80043f4:	801a      	strh	r2, [r3, #0]
 80043f6:	e01c      	b.n	8004432 <HAL_SYSTICK_Callback+0x346>
			  }
			else
			  {
				// Pushbutton pressed
				swsState |= SW3_STATE;
 80043f8:	4b70      	ldr	r3, [pc, #448]	@ (80045bc <HAL_SYSTICK_Callback+0x4d0>)
 80043fa:	881b      	ldrh	r3, [r3, #0]
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	f043 0308 	orr.w	r3, r3, #8
 8004402:	b29a      	uxth	r2, r3
 8004404:	4b6d      	ldr	r3, [pc, #436]	@ (80045bc <HAL_SYSTICK_Callback+0x4d0>)
 8004406:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(YEL4_LED_GPIO_Port,YEL4_LED_Pin,GPIO_PIN_SET);
 8004408:	2201      	movs	r2, #1
 800440a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800440e:	486c      	ldr	r0, [pc, #432]	@ (80045c0 <HAL_SYSTICK_Callback+0x4d4>)
 8004410:	f002 fa1c 	bl	800684c <HAL_GPIO_WritePin>
				ledState |= LEDY4_STATE;
 8004414:	4b65      	ldr	r3, [pc, #404]	@ (80045ac <HAL_SYSTICK_Callback+0x4c0>)
 8004416:	881b      	ldrh	r3, [r3, #0]
 8004418:	b29b      	uxth	r3, r3
 800441a:	f043 0308 	orr.w	r3, r3, #8
 800441e:	b29a      	uxth	r2, r3
 8004420:	4b62      	ldr	r3, [pc, #392]	@ (80045ac <HAL_SYSTICK_Callback+0x4c0>)
 8004422:	801a      	strh	r2, [r3, #0]
				// Motor Control: Setting Brake State ON
				motorCtrlSt |= DCMCTST_BRAKE;
 8004424:	4b5f      	ldr	r3, [pc, #380]	@ (80045a4 <HAL_SYSTICK_Callback+0x4b8>)
 8004426:	881b      	ldrh	r3, [r3, #0]
 8004428:	f043 0302 	orr.w	r3, r3, #2
 800442c:	b29a      	uxth	r2, r3
 800442e:	4b5d      	ldr	r3, [pc, #372]	@ (80045a4 <HAL_SYSTICK_Callback+0x4b8>)
 8004430:	801a      	strh	r2, [r3, #0]
			  }
		  }
		usrSw3Block--;
 8004432:	4b60      	ldr	r3, [pc, #384]	@ (80045b4 <HAL_SYSTICK_Callback+0x4c8>)
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	b2db      	uxtb	r3, r3
 8004438:	3b01      	subs	r3, #1
 800443a:	b2da      	uxtb	r2, r3
 800443c:	4b5d      	ldr	r3, [pc, #372]	@ (80045b4 <HAL_SYSTICK_Callback+0x4c8>)
 800443e:	701a      	strb	r2, [r3, #0]
	  }
	if (usrSw4Block > 0)
 8004440:	4b60      	ldr	r3, [pc, #384]	@ (80045c4 <HAL_SYSTICK_Callback+0x4d8>)
 8004442:	781b      	ldrb	r3, [r3, #0]
 8004444:	b2db      	uxtb	r3, r3
 8004446:	2b00      	cmp	r3, #0
 8004448:	d05c      	beq.n	8004504 <HAL_SYSTICK_Callback+0x418>
	  {
		// Function: Remote Operation Mode On/Off
		if (usrSw4Block == 1)
 800444a:	4b5e      	ldr	r3, [pc, #376]	@ (80045c4 <HAL_SYSTICK_Callback+0x4d8>)
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	b2db      	uxtb	r3, r3
 8004450:	2b01      	cmp	r3, #1
 8004452:	d150      	bne.n	80044f6 <HAL_SYSTICK_Callback+0x40a>
		  {
			if (HAL_GPIO_ReadPin(USR_SW4_GPIO_Port,USR_SW4_Pin))
 8004454:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004458:	4857      	ldr	r0, [pc, #348]	@ (80045b8 <HAL_SYSTICK_Callback+0x4cc>)
 800445a:	f002 f9df 	bl	800681c <HAL_GPIO_ReadPin>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d008      	beq.n	8004476 <HAL_SYSTICK_Callback+0x38a>
			  {
				// Pushbutton released
				swsState &= ~SW4_STATE;
 8004464:	4b55      	ldr	r3, [pc, #340]	@ (80045bc <HAL_SYSTICK_Callback+0x4d0>)
 8004466:	881b      	ldrh	r3, [r3, #0]
 8004468:	b29b      	uxth	r3, r3
 800446a:	f023 0310 	bic.w	r3, r3, #16
 800446e:	b29a      	uxth	r2, r3
 8004470:	4b52      	ldr	r3, [pc, #328]	@ (80045bc <HAL_SYSTICK_Callback+0x4d0>)
 8004472:	801a      	strh	r2, [r3, #0]
 8004474:	e03f      	b.n	80044f6 <HAL_SYSTICK_Callback+0x40a>
			  }
			else
			  {
				// Pushbutton pressed
				swsState |= SW4_STATE;
 8004476:	4b51      	ldr	r3, [pc, #324]	@ (80045bc <HAL_SYSTICK_Callback+0x4d0>)
 8004478:	881b      	ldrh	r3, [r3, #0]
 800447a:	b29b      	uxth	r3, r3
 800447c:	f043 0310 	orr.w	r3, r3, #16
 8004480:	b29a      	uxth	r2, r3
 8004482:	4b4e      	ldr	r3, [pc, #312]	@ (80045bc <HAL_SYSTICK_Callback+0x4d0>)
 8004484:	801a      	strh	r2, [r3, #0]
				// Remote Mode ON / OFF
				if ((testMode & REMOTE_MODE) == 0)
 8004486:	4b50      	ldr	r3, [pc, #320]	@ (80045c8 <HAL_SYSTICK_Callback+0x4dc>)
 8004488:	781b      	ldrb	r3, [r3, #0]
 800448a:	b2db      	uxtb	r3, r3
 800448c:	f003 0301 	and.w	r3, r3, #1
 8004490:	2b00      	cmp	r3, #0
 8004492:	d11f      	bne.n	80044d4 <HAL_SYSTICK_Callback+0x3e8>
				  {
					// Set Remote Mode - simultaneously clear Automatic Test
					testMode = REMOTE_MODE;
 8004494:	4b4c      	ldr	r3, [pc, #304]	@ (80045c8 <HAL_SYSTICK_Callback+0x4dc>)
 8004496:	2201      	movs	r2, #1
 8004498:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(YEL5_LED_GPIO_Port,YEL5_LED_Pin,GPIO_PIN_SET);
 800449a:	2201      	movs	r2, #1
 800449c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80044a0:	4841      	ldr	r0, [pc, #260]	@ (80045a8 <HAL_SYSTICK_Callback+0x4bc>)
 80044a2:	f002 f9d3 	bl	800684c <HAL_GPIO_WritePin>
					ledState |= LEDY5_STATE;
 80044a6:	4b41      	ldr	r3, [pc, #260]	@ (80045ac <HAL_SYSTICK_Callback+0x4c0>)
 80044a8:	881b      	ldrh	r3, [r3, #0]
 80044aa:	b29b      	uxth	r3, r3
 80044ac:	f043 0310 	orr.w	r3, r3, #16
 80044b0:	b29a      	uxth	r2, r3
 80044b2:	4b3e      	ldr	r3, [pc, #248]	@ (80045ac <HAL_SYSTICK_Callback+0x4c0>)
 80044b4:	801a      	strh	r2, [r3, #0]
					HAL_GPIO_WritePin(YEL6_LED_GPIO_Port,YEL6_LED_Pin,GPIO_PIN_RESET);
 80044b6:	2200      	movs	r2, #0
 80044b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80044bc:	483a      	ldr	r0, [pc, #232]	@ (80045a8 <HAL_SYSTICK_Callback+0x4bc>)
 80044be:	f002 f9c5 	bl	800684c <HAL_GPIO_WritePin>
					ledState &= ~LEDY6_STATE;
 80044c2:	4b3a      	ldr	r3, [pc, #232]	@ (80045ac <HAL_SYSTICK_Callback+0x4c0>)
 80044c4:	881b      	ldrh	r3, [r3, #0]
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	f023 0320 	bic.w	r3, r3, #32
 80044cc:	b29a      	uxth	r2, r3
 80044ce:	4b37      	ldr	r3, [pc, #220]	@ (80045ac <HAL_SYSTICK_Callback+0x4c0>)
 80044d0:	801a      	strh	r2, [r3, #0]
 80044d2:	e010      	b.n	80044f6 <HAL_SYSTICK_Callback+0x40a>
				  }
				else
				  {
					// Clear Remote Mode - setting Local Mode
					testMode = LOCAL_MODE;
 80044d4:	4b3c      	ldr	r3, [pc, #240]	@ (80045c8 <HAL_SYSTICK_Callback+0x4dc>)
 80044d6:	2200      	movs	r2, #0
 80044d8:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(YEL5_LED_GPIO_Port,YEL5_LED_Pin,GPIO_PIN_RESET);
 80044da:	2200      	movs	r2, #0
 80044dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80044e0:	4831      	ldr	r0, [pc, #196]	@ (80045a8 <HAL_SYSTICK_Callback+0x4bc>)
 80044e2:	f002 f9b3 	bl	800684c <HAL_GPIO_WritePin>
					ledState &= ~LEDY5_STATE;
 80044e6:	4b31      	ldr	r3, [pc, #196]	@ (80045ac <HAL_SYSTICK_Callback+0x4c0>)
 80044e8:	881b      	ldrh	r3, [r3, #0]
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	f023 0310 	bic.w	r3, r3, #16
 80044f0:	b29a      	uxth	r2, r3
 80044f2:	4b2e      	ldr	r3, [pc, #184]	@ (80045ac <HAL_SYSTICK_Callback+0x4c0>)
 80044f4:	801a      	strh	r2, [r3, #0]
				  }
			  }
		  }
		usrSw4Block--;
 80044f6:	4b33      	ldr	r3, [pc, #204]	@ (80045c4 <HAL_SYSTICK_Callback+0x4d8>)
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	3b01      	subs	r3, #1
 80044fe:	b2da      	uxtb	r2, r3
 8004500:	4b30      	ldr	r3, [pc, #192]	@ (80045c4 <HAL_SYSTICK_Callback+0x4d8>)
 8004502:	701a      	strb	r2, [r3, #0]
	  }
	if (usrSw5Block > 0)
 8004504:	4b31      	ldr	r3, [pc, #196]	@ (80045cc <HAL_SYSTICK_Callback+0x4e0>)
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	f000 8086 	beq.w	800461c <HAL_SYSTICK_Callback+0x530>
	  {
		// Function: Automatic Test Operation Mode On/Off
		if (usrSw5Block == 1)
 8004510:	4b2e      	ldr	r3, [pc, #184]	@ (80045cc <HAL_SYSTICK_Callback+0x4e0>)
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	b2db      	uxtb	r3, r3
 8004516:	2b01      	cmp	r3, #1
 8004518:	d179      	bne.n	800460e <HAL_SYSTICK_Callback+0x522>
		  {
			if (HAL_GPIO_ReadPin(USR_SW5_GPIO_Port,USR_SW5_Pin))
 800451a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800451e:	4826      	ldr	r0, [pc, #152]	@ (80045b8 <HAL_SYSTICK_Callback+0x4cc>)
 8004520:	f002 f97c 	bl	800681c <HAL_GPIO_ReadPin>
 8004524:	4603      	mov	r3, r0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d008      	beq.n	800453c <HAL_SYSTICK_Callback+0x450>
			  {
				// Pushbutton released
				swsState &= ~SW5_STATE;
 800452a:	4b24      	ldr	r3, [pc, #144]	@ (80045bc <HAL_SYSTICK_Callback+0x4d0>)
 800452c:	881b      	ldrh	r3, [r3, #0]
 800452e:	b29b      	uxth	r3, r3
 8004530:	f023 0320 	bic.w	r3, r3, #32
 8004534:	b29a      	uxth	r2, r3
 8004536:	4b21      	ldr	r3, [pc, #132]	@ (80045bc <HAL_SYSTICK_Callback+0x4d0>)
 8004538:	801a      	strh	r2, [r3, #0]
 800453a:	e068      	b.n	800460e <HAL_SYSTICK_Callback+0x522>
			  }
			else
			  {
				// Pushbutton pressed
				swsState |= SW5_STATE;
 800453c:	4b1f      	ldr	r3, [pc, #124]	@ (80045bc <HAL_SYSTICK_Callback+0x4d0>)
 800453e:	881b      	ldrh	r3, [r3, #0]
 8004540:	b29b      	uxth	r3, r3
 8004542:	f043 0320 	orr.w	r3, r3, #32
 8004546:	b29a      	uxth	r2, r3
 8004548:	4b1c      	ldr	r3, [pc, #112]	@ (80045bc <HAL_SYSTICK_Callback+0x4d0>)
 800454a:	801a      	strh	r2, [r3, #0]
				if ((testMode & AUTOTEST_MODE) == 0)
 800454c:	4b1e      	ldr	r3, [pc, #120]	@ (80045c8 <HAL_SYSTICK_Callback+0x4dc>)
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	b2db      	uxtb	r3, r3
 8004552:	f003 0304 	and.w	r3, r3, #4
 8004556:	2b00      	cmp	r3, #0
 8004558:	d140      	bne.n	80045dc <HAL_SYSTICK_Callback+0x4f0>
				  {
					// Set Automatic Test Mode if a valid Test sequence is available
					//		otherwise Error signal is sent
					if (testSigInPnt > 1)
 800455a:	4b1d      	ldr	r3, [pc, #116]	@ (80045d0 <HAL_SYSTICK_Callback+0x4e4>)
 800455c:	881b      	ldrh	r3, [r3, #0]
 800455e:	2b01      	cmp	r3, #1
 8004560:	d91c      	bls.n	800459c <HAL_SYSTICK_Callback+0x4b0>
					  {
						testMode |= AUTOTEST_MODE;
 8004562:	4b19      	ldr	r3, [pc, #100]	@ (80045c8 <HAL_SYSTICK_Callback+0x4dc>)
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	b2db      	uxtb	r3, r3
 8004568:	f043 0304 	orr.w	r3, r3, #4
 800456c:	b2da      	uxtb	r2, r3
 800456e:	4b16      	ldr	r3, [pc, #88]	@ (80045c8 <HAL_SYSTICK_Callback+0x4dc>)
 8004570:	701a      	strb	r2, [r3, #0]
						testSigOutPnt = 0;
 8004572:	4b18      	ldr	r3, [pc, #96]	@ (80045d4 <HAL_SYSTICK_Callback+0x4e8>)
 8004574:	2200      	movs	r2, #0
 8004576:	801a      	strh	r2, [r3, #0]
						HAL_GPIO_WritePin(YEL6_LED_GPIO_Port,YEL6_LED_Pin,GPIO_PIN_SET);
 8004578:	2201      	movs	r2, #1
 800457a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800457e:	480a      	ldr	r0, [pc, #40]	@ (80045a8 <HAL_SYSTICK_Callback+0x4bc>)
 8004580:	f002 f964 	bl	800684c <HAL_GPIO_WritePin>
						ledState |= LEDY6_STATE;
 8004584:	4b09      	ldr	r3, [pc, #36]	@ (80045ac <HAL_SYSTICK_Callback+0x4c0>)
 8004586:	881b      	ldrh	r3, [r3, #0]
 8004588:	b29b      	uxth	r3, r3
 800458a:	f043 0320 	orr.w	r3, r3, #32
 800458e:	b29a      	uxth	r2, r3
 8004590:	4b06      	ldr	r3, [pc, #24]	@ (80045ac <HAL_SYSTICK_Callback+0x4c0>)
 8004592:	801a      	strh	r2, [r3, #0]
						testStart = ON;
 8004594:	4b10      	ldr	r3, [pc, #64]	@ (80045d8 <HAL_SYSTICK_Callback+0x4ec>)
 8004596:	2201      	movs	r2, #1
 8004598:	801a      	strh	r2, [r3, #0]
 800459a:	e038      	b.n	800460e <HAL_SYSTICK_Callback+0x522>
					  }
					else
					  {
						SendErrorLEDSignal();
 800459c:	f000 f9e6 	bl	800496c <SendErrorLEDSignal>
 80045a0:	e035      	b.n	800460e <HAL_SYSTICK_Callback+0x522>
 80045a2:	bf00      	nop
 80045a4:	20000518 	.word	0x20000518
 80045a8:	40020000 	.word	0x40020000
 80045ac:	200004d2 	.word	0x200004d2
 80045b0:	200004c9 	.word	0x200004c9
 80045b4:	200004ca 	.word	0x200004ca
 80045b8:	40020400 	.word	0x40020400
 80045bc:	200004ce 	.word	0x200004ce
 80045c0:	40020800 	.word	0x40020800
 80045c4:	200004cb 	.word	0x200004cb
 80045c8:	20000668 	.word	0x20000668
 80045cc:	200004cc 	.word	0x200004cc
 80045d0:	2001066c 	.word	0x2001066c
 80045d4:	2001066e 	.word	0x2001066e
 80045d8:	20010672 	.word	0x20010672
					  }
				  }
				else
				  {
					testMode &= ~AUTOTEST_MODE;
 80045dc:	4b3c      	ldr	r3, [pc, #240]	@ (80046d0 <HAL_SYSTICK_Callback+0x5e4>)
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	f023 0304 	bic.w	r3, r3, #4
 80045e6:	b2da      	uxtb	r2, r3
 80045e8:	4b39      	ldr	r3, [pc, #228]	@ (80046d0 <HAL_SYSTICK_Callback+0x5e4>)
 80045ea:	701a      	strb	r2, [r3, #0]
					testStop = ON;
 80045ec:	4b39      	ldr	r3, [pc, #228]	@ (80046d4 <HAL_SYSTICK_Callback+0x5e8>)
 80045ee:	2201      	movs	r2, #1
 80045f0:	801a      	strh	r2, [r3, #0]
					HAL_GPIO_WritePin(YEL6_LED_GPIO_Port,YEL6_LED_Pin,GPIO_PIN_RESET);
 80045f2:	2200      	movs	r2, #0
 80045f4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80045f8:	4837      	ldr	r0, [pc, #220]	@ (80046d8 <HAL_SYSTICK_Callback+0x5ec>)
 80045fa:	f002 f927 	bl	800684c <HAL_GPIO_WritePin>
					ledState &= ~LEDY6_STATE;
 80045fe:	4b37      	ldr	r3, [pc, #220]	@ (80046dc <HAL_SYSTICK_Callback+0x5f0>)
 8004600:	881b      	ldrh	r3, [r3, #0]
 8004602:	b29b      	uxth	r3, r3
 8004604:	f023 0320 	bic.w	r3, r3, #32
 8004608:	b29a      	uxth	r2, r3
 800460a:	4b34      	ldr	r3, [pc, #208]	@ (80046dc <HAL_SYSTICK_Callback+0x5f0>)
 800460c:	801a      	strh	r2, [r3, #0]
				  }
			  }
		  }
		usrSw5Block--;
 800460e:	4b34      	ldr	r3, [pc, #208]	@ (80046e0 <HAL_SYSTICK_Callback+0x5f4>)
 8004610:	781b      	ldrb	r3, [r3, #0]
 8004612:	b2db      	uxtb	r3, r3
 8004614:	3b01      	subs	r3, #1
 8004616:	b2da      	uxtb	r2, r3
 8004618:	4b31      	ldr	r3, [pc, #196]	@ (80046e0 <HAL_SYSTICK_Callback+0x5f4>)
 800461a:	701a      	strb	r2, [r3, #0]
	  }
	if (usrSw6Block > 0)
 800461c:	4b31      	ldr	r3, [pc, #196]	@ (80046e4 <HAL_SYSTICK_Callback+0x5f8>)
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	b2db      	uxtb	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	d051      	beq.n	80046ca <HAL_SYSTICK_Callback+0x5de>
	  {
		if (usrSw6Block == 1)
 8004626:	4b2f      	ldr	r3, [pc, #188]	@ (80046e4 <HAL_SYSTICK_Callback+0x5f8>)
 8004628:	781b      	ldrb	r3, [r3, #0]
 800462a:	b2db      	uxtb	r3, r3
 800462c:	2b01      	cmp	r3, #1
 800462e:	d145      	bne.n	80046bc <HAL_SYSTICK_Callback+0x5d0>
		  {
			if (HAL_GPIO_ReadPin(USR_SW6_GPIO_Port,USR_SW6_Pin))
 8004630:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004634:	482c      	ldr	r0, [pc, #176]	@ (80046e8 <HAL_SYSTICK_Callback+0x5fc>)
 8004636:	f002 f8f1 	bl	800681c <HAL_GPIO_ReadPin>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d008      	beq.n	8004652 <HAL_SYSTICK_Callback+0x566>
			  {
				// Pushbutton released
				swsState &= ~SW6_STATE;
 8004640:	4b2a      	ldr	r3, [pc, #168]	@ (80046ec <HAL_SYSTICK_Callback+0x600>)
 8004642:	881b      	ldrh	r3, [r3, #0]
 8004644:	b29b      	uxth	r3, r3
 8004646:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800464a:	b29a      	uxth	r2, r3
 800464c:	4b27      	ldr	r3, [pc, #156]	@ (80046ec <HAL_SYSTICK_Callback+0x600>)
 800464e:	801a      	strh	r2, [r3, #0]
 8004650:	e034      	b.n	80046bc <HAL_SYSTICK_Callback+0x5d0>
			  }
			else
			  {
				// Pushbutton pressed
				swsState |= SW6_STATE;
 8004652:	4b26      	ldr	r3, [pc, #152]	@ (80046ec <HAL_SYSTICK_Callback+0x600>)
 8004654:	881b      	ldrh	r3, [r3, #0]
 8004656:	b29b      	uxth	r3, r3
 8004658:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800465c:	b29a      	uxth	r2, r3
 800465e:	4b23      	ldr	r3, [pc, #140]	@ (80046ec <HAL_SYSTICK_Callback+0x600>)
 8004660:	801a      	strh	r2, [r3, #0]
				// Deleting Test signal
				testMode &= ~AUTOTEST_MODE;
 8004662:	4b1b      	ldr	r3, [pc, #108]	@ (80046d0 <HAL_SYSTICK_Callback+0x5e4>)
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	b2db      	uxtb	r3, r3
 8004668:	f023 0304 	bic.w	r3, r3, #4
 800466c:	b2da      	uxtb	r2, r3
 800466e:	4b18      	ldr	r3, [pc, #96]	@ (80046d0 <HAL_SYSTICK_Callback+0x5e4>)
 8004670:	701a      	strb	r2, [r3, #0]
				testSigInPnt = 0;
 8004672:	4b1f      	ldr	r3, [pc, #124]	@ (80046f0 <HAL_SYSTICK_Callback+0x604>)
 8004674:	2200      	movs	r2, #0
 8004676:	801a      	strh	r2, [r3, #0]
				testSigOutPnt = 0;
 8004678:	4b1e      	ldr	r3, [pc, #120]	@ (80046f4 <HAL_SYSTICK_Callback+0x608>)
 800467a:	2200      	movs	r2, #0
 800467c:	801a      	strh	r2, [r3, #0]
				testSigReset = ON;
 800467e:	4b1e      	ldr	r3, [pc, #120]	@ (80046f8 <HAL_SYSTICK_Callback+0x60c>)
 8004680:	2201      	movs	r2, #1
 8004682:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(YEL7_LED_GPIO_Port,YEL7_LED_Pin,GPIO_PIN_RESET);
 8004684:	2200      	movs	r2, #0
 8004686:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800468a:	481c      	ldr	r0, [pc, #112]	@ (80046fc <HAL_SYSTICK_Callback+0x610>)
 800468c:	f002 f8de 	bl	800684c <HAL_GPIO_WritePin>
				ledState &= ~LEDY7_STATE;
 8004690:	4b12      	ldr	r3, [pc, #72]	@ (80046dc <HAL_SYSTICK_Callback+0x5f0>)
 8004692:	881b      	ldrh	r3, [r3, #0]
 8004694:	b29b      	uxth	r3, r3
 8004696:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800469a:	b29a      	uxth	r2, r3
 800469c:	4b0f      	ldr	r3, [pc, #60]	@ (80046dc <HAL_SYSTICK_Callback+0x5f0>)
 800469e:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(YEL6_LED_GPIO_Port,YEL6_LED_Pin,GPIO_PIN_RESET);
 80046a0:	2200      	movs	r2, #0
 80046a2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80046a6:	480c      	ldr	r0, [pc, #48]	@ (80046d8 <HAL_SYSTICK_Callback+0x5ec>)
 80046a8:	f002 f8d0 	bl	800684c <HAL_GPIO_WritePin>
				ledState &= ~LEDY6_STATE;
 80046ac:	4b0b      	ldr	r3, [pc, #44]	@ (80046dc <HAL_SYSTICK_Callback+0x5f0>)
 80046ae:	881b      	ldrh	r3, [r3, #0]
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	f023 0320 	bic.w	r3, r3, #32
 80046b6:	b29a      	uxth	r2, r3
 80046b8:	4b08      	ldr	r3, [pc, #32]	@ (80046dc <HAL_SYSTICK_Callback+0x5f0>)
 80046ba:	801a      	strh	r2, [r3, #0]
			  }
		  }
		usrSw6Block--;
 80046bc:	4b09      	ldr	r3, [pc, #36]	@ (80046e4 <HAL_SYSTICK_Callback+0x5f8>)
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	3b01      	subs	r3, #1
 80046c4:	b2da      	uxtb	r2, r3
 80046c6:	4b07      	ldr	r3, [pc, #28]	@ (80046e4 <HAL_SYSTICK_Callback+0x5f8>)
 80046c8:	701a      	strb	r2, [r3, #0]
			  }
		  }
		blueSwBlock--;
	  }
*/
}
 80046ca:	bf00      	nop
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	20000668 	.word	0x20000668
 80046d4:	20010674 	.word	0x20010674
 80046d8:	40020000 	.word	0x40020000
 80046dc:	200004d2 	.word	0x200004d2
 80046e0:	200004cc 	.word	0x200004cc
 80046e4:	200004cd 	.word	0x200004cd
 80046e8:	40020400 	.word	0x40020400
 80046ec:	200004ce 	.word	0x200004ce
 80046f0:	2001066c 	.word	0x2001066c
 80046f4:	2001066e 	.word	0x2001066e
 80046f8:	20010670 	.word	0x20010670
 80046fc:	40020800 	.word	0x40020800

08004700 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	4603      	mov	r3, r0
 8004708:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin)
 800470a:	88fb      	ldrh	r3, [r7, #6]
 800470c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004710:	d027      	beq.n	8004762 <HAL_GPIO_EXTI_Callback+0x62>
 8004712:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004716:	dc30      	bgt.n	800477a <HAL_GPIO_EXTI_Callback+0x7a>
 8004718:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800471c:	d025      	beq.n	800476a <HAL_GPIO_EXTI_Callback+0x6a>
 800471e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004722:	dc2a      	bgt.n	800477a <HAL_GPIO_EXTI_Callback+0x7a>
 8004724:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004728:	d023      	beq.n	8004772 <HAL_GPIO_EXTI_Callback+0x72>
 800472a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800472e:	dc24      	bgt.n	800477a <HAL_GPIO_EXTI_Callback+0x7a>
 8004730:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004734:	d011      	beq.n	800475a <HAL_GPIO_EXTI_Callback+0x5a>
 8004736:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800473a:	dc1e      	bgt.n	800477a <HAL_GPIO_EXTI_Callback+0x7a>
 800473c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004740:	d003      	beq.n	800474a <HAL_GPIO_EXTI_Callback+0x4a>
 8004742:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004746:	d004      	beq.n	8004752 <HAL_GPIO_EXTI_Callback+0x52>
			blueSwBlock = SWBLOCK_PER;
			break;
*/
		default:;
	  }
}
 8004748:	e017      	b.n	800477a <HAL_GPIO_EXTI_Callback+0x7a>
			usrSw1Block = SWBLOCK_PER;
 800474a:	4b0f      	ldr	r3, [pc, #60]	@ (8004788 <HAL_GPIO_EXTI_Callback+0x88>)
 800474c:	2232      	movs	r2, #50	@ 0x32
 800474e:	701a      	strb	r2, [r3, #0]
			break;
 8004750:	e013      	b.n	800477a <HAL_GPIO_EXTI_Callback+0x7a>
			usrSw2Block = SWBLOCK_PER;
 8004752:	4b0e      	ldr	r3, [pc, #56]	@ (800478c <HAL_GPIO_EXTI_Callback+0x8c>)
 8004754:	2232      	movs	r2, #50	@ 0x32
 8004756:	701a      	strb	r2, [r3, #0]
			break;
 8004758:	e00f      	b.n	800477a <HAL_GPIO_EXTI_Callback+0x7a>
			usrSw3Block = SWBLOCK_PER;
 800475a:	4b0d      	ldr	r3, [pc, #52]	@ (8004790 <HAL_GPIO_EXTI_Callback+0x90>)
 800475c:	2232      	movs	r2, #50	@ 0x32
 800475e:	701a      	strb	r2, [r3, #0]
			break;
 8004760:	e00b      	b.n	800477a <HAL_GPIO_EXTI_Callback+0x7a>
			usrSw4Block = SWBLOCK_PER;
 8004762:	4b0c      	ldr	r3, [pc, #48]	@ (8004794 <HAL_GPIO_EXTI_Callback+0x94>)
 8004764:	2232      	movs	r2, #50	@ 0x32
 8004766:	701a      	strb	r2, [r3, #0]
			break;
 8004768:	e007      	b.n	800477a <HAL_GPIO_EXTI_Callback+0x7a>
			usrSw5Block = SWBLOCK_PER;
 800476a:	4b0b      	ldr	r3, [pc, #44]	@ (8004798 <HAL_GPIO_EXTI_Callback+0x98>)
 800476c:	2232      	movs	r2, #50	@ 0x32
 800476e:	701a      	strb	r2, [r3, #0]
			break;
 8004770:	e003      	b.n	800477a <HAL_GPIO_EXTI_Callback+0x7a>
			usrSw6Block = SWBLOCK_PER;
 8004772:	4b0a      	ldr	r3, [pc, #40]	@ (800479c <HAL_GPIO_EXTI_Callback+0x9c>)
 8004774:	2232      	movs	r2, #50	@ 0x32
 8004776:	701a      	strb	r2, [r3, #0]
			break;
 8004778:	bf00      	nop
}
 800477a:	bf00      	nop
 800477c:	370c      	adds	r7, #12
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	200004c8 	.word	0x200004c8
 800478c:	200004c9 	.word	0x200004c9
 8004790:	200004ca 	.word	0x200004ca
 8004794:	200004cb 	.word	0x200004cb
 8004798:	200004cc 	.word	0x200004cc
 800479c:	200004cd 	.word	0x200004cd

080047a0 <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM10)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a07      	ldr	r2, [pc, #28]	@ (80047cc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d106      	bne.n	80047c0 <HAL_TIM_PeriodElapsedCallback+0x20>
	  {
		mloopTick++;
 80047b2:	4b07      	ldr	r3, [pc, #28]	@ (80047d0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80047b4:	881b      	ldrh	r3, [r3, #0]
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	3301      	adds	r3, #1
 80047ba:	b29a      	uxth	r2, r3
 80047bc:	4b04      	ldr	r3, [pc, #16]	@ (80047d0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80047be:	801a      	strh	r2, [r3, #0]
	  }
}
 80047c0:	bf00      	nop
 80047c2:	370c      	adds	r7, #12
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr
 80047cc:	40014400 	.word	0x40014400
 80047d0:	200004c0 	.word	0x200004c0

080047d4 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b088      	sub	sp, #32
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  uint32_t captval;
  int32_t npincr;
  uint8_t rpsmdir;
  uint32_t prim;

	if (htim->Instance == TIM2)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047e4:	d141      	bne.n	800486a <HAL_TIM_IC_CaptureCallback+0x96>
	  {
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	7f1b      	ldrb	r3, [r3, #28]
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d13d      	bne.n	800486a <HAL_TIM_IC_CaptureCallback+0x96>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80047ee:	f3ef 8310 	mrs	r3, PRIMASK
 80047f2:	60fb      	str	r3, [r7, #12]
  return(result);
 80047f4:	68fb      	ldr	r3, [r7, #12]
		  {
			prim = __get_PRIMASK();
 80047f6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 80047f8:	b672      	cpsid	i
}
 80047fa:	bf00      	nop
		    __disable_irq();
			captval = __HAL_TIM_GET_COMPARE (htim, TIM_CHANNEL_1);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004802:	617b      	str	r3, [r7, #20]
			rpsmdir = (uint8_t)HAL_GPIO_ReadPin(RPSM_QB_GPIO_Port,RPSM_QB_Pin);
 8004804:	2110      	movs	r1, #16
 8004806:	481b      	ldr	r0, [pc, #108]	@ (8004874 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8004808:	f002 f808 	bl	800681c <HAL_GPIO_ReadPin>
 800480c:	4603      	mov	r3, r0
 800480e:	74fb      	strb	r3, [r7, #19]
			if (captval < rpsmCapt)
 8004810:	4b19      	ldr	r3, [pc, #100]	@ (8004878 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	697a      	ldr	r2, [r7, #20]
 8004816:	429a      	cmp	r2, r3
 8004818:	d205      	bcs.n	8004826 <HAL_TIM_IC_CaptureCallback+0x52>
				npincr = (int32_t)(0xFFFFFFFF - rpsmCapt + captval + 1);
 800481a:	4b17      	ldr	r3, [pc, #92]	@ (8004878 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	61fb      	str	r3, [r7, #28]
 8004824:	e004      	b.n	8004830 <HAL_TIM_IC_CaptureCallback+0x5c>
			else
				npincr = (int32_t)(captval - rpsmCapt);
 8004826:	4b14      	ldr	r3, [pc, #80]	@ (8004878 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	697a      	ldr	r2, [r7, #20]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	61fb      	str	r3, [r7, #28]
			if (rpsmdir == 0)
 8004830:	7cfb      	ldrb	r3, [r7, #19]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d106      	bne.n	8004844 <HAL_TIM_IC_CaptureCallback+0x70>
				nperAcc = nperAcc + npincr;
 8004836:	4b11      	ldr	r3, [pc, #68]	@ (800487c <HAL_TIM_IC_CaptureCallback+0xa8>)
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	69fb      	ldr	r3, [r7, #28]
 800483c:	4413      	add	r3, r2
 800483e:	4a0f      	ldr	r2, [pc, #60]	@ (800487c <HAL_TIM_IC_CaptureCallback+0xa8>)
 8004840:	6013      	str	r3, [r2, #0]
 8004842:	e005      	b.n	8004850 <HAL_TIM_IC_CaptureCallback+0x7c>
			else
				nperAcc = nperAcc - npincr;
 8004844:	4b0d      	ldr	r3, [pc, #52]	@ (800487c <HAL_TIM_IC_CaptureCallback+0xa8>)
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	1ad3      	subs	r3, r2, r3
 800484c:	4a0b      	ldr	r2, [pc, #44]	@ (800487c <HAL_TIM_IC_CaptureCallback+0xa8>)
 800484e:	6013      	str	r3, [r2, #0]
			nperCnt++;
 8004850:	4b0b      	ldr	r3, [pc, #44]	@ (8004880 <HAL_TIM_IC_CaptureCallback+0xac>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	3301      	adds	r3, #1
 8004856:	4a0a      	ldr	r2, [pc, #40]	@ (8004880 <HAL_TIM_IC_CaptureCallback+0xac>)
 8004858:	6013      	str	r3, [r2, #0]
			rpsmCapt = captval;
 800485a:	4a07      	ldr	r2, [pc, #28]	@ (8004878 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	6013      	str	r3, [r2, #0]
			if (!prim) __enable_irq();
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d101      	bne.n	800486a <HAL_TIM_IC_CaptureCallback+0x96>
  __ASM volatile ("cpsie i" : : : "memory");
 8004866:	b662      	cpsie	i
}
 8004868:	bf00      	nop
		  }
	  }
}
 800486a:	bf00      	nop
 800486c:	3720      	adds	r7, #32
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	40020000 	.word	0x40020000
 8004878:	200004e8 	.word	0x200004e8
 800487c:	200004f0 	.word	0x200004f0
 8004880:	200004f4 	.word	0x200004f4

08004884 <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a04      	ldr	r2, [pc, #16]	@ (80048a4 <HAL_UART_RxCpltCallback+0x20>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d101      	bne.n	800489a <HAL_UART_RxCpltCallback+0x16>
		UART2_RxCpltCallback();
 8004896:	f000 fc27 	bl	80050e8 <UART2_RxCpltCallback>
}
 800489a:	bf00      	nop
 800489c:	3708      	adds	r7, #8
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	40004400 	.word	0x40004400

080048a8 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b082      	sub	sp, #8
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a04      	ldr	r2, [pc, #16]	@ (80048c8 <HAL_UART_TxCpltCallback+0x20>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d101      	bne.n	80048be <HAL_UART_TxCpltCallback+0x16>
		UART2_TxCpltCallback();
 80048ba:	f000 fc49 	bl	8005150 <UART2_TxCpltCallback>
}
 80048be:	bf00      	nop
 80048c0:	3708      	adds	r7, #8
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	40004400 	.word	0x40004400

080048cc <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b082      	sub	sp, #8
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a08      	ldr	r2, [pc, #32]	@ (80048fc <HAL_UART_ErrorCallback+0x30>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d104      	bne.n	80048e8 <HAL_UART_ErrorCallback+0x1c>
		SendErrorSignal(ERR_UART2,ERI_UART_HAL);
 80048de:	2101      	movs	r1, #1
 80048e0:	2001      	movs	r0, #1
 80048e2:	f000 f80d 	bl	8004900 <SendErrorSignal>
	else
		SendErrorSignal(ERR_HAL,0);
}
 80048e6:	e004      	b.n	80048f2 <HAL_UART_ErrorCallback+0x26>
		SendErrorSignal(ERR_HAL,0);
 80048e8:	2100      	movs	r1, #0
 80048ea:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80048ee:	f000 f807 	bl	8004900 <SendErrorSignal>
}
 80048f2:	bf00      	nop
 80048f4:	3708      	adds	r7, #8
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	40004400 	.word	0x40004400

08004900 <SendErrorSignal>:
  * @param  info	 auxiliary information
  *
  * @retval None
  */
void SendErrorSignal(uint16_t sigid, uint32_t info)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b08a      	sub	sp, #40	@ 0x28
 8004904:	af00      	add	r7, sp, #0
 8004906:	4603      	mov	r3, r0
 8004908:	6039      	str	r1, [r7, #0]
 800490a:	80fb      	strh	r3, [r7, #6]
  char message[32];

	HAL_GPIO_WritePin(RED_LED_GPIO_Port,RED_LED_Pin,GPIO_PIN_SET);
 800490c:	2201      	movs	r2, #1
 800490e:	2140      	movs	r1, #64	@ 0x40
 8004910:	4812      	ldr	r0, [pc, #72]	@ (800495c <SendErrorSignal+0x5c>)
 8004912:	f001 ff9b 	bl	800684c <HAL_GPIO_WritePin>
	ledState |= LEDR_STATE;
 8004916:	4b12      	ldr	r3, [pc, #72]	@ (8004960 <SendErrorSignal+0x60>)
 8004918:	881b      	ldrh	r3, [r3, #0]
 800491a:	b29b      	uxth	r3, r3
 800491c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004920:	b29a      	uxth	r2, r3
 8004922:	4b0f      	ldr	r3, [pc, #60]	@ (8004960 <SendErrorSignal+0x60>)
 8004924:	801a      	strh	r2, [r3, #0]
	ledRsign = LEDSIGN_PER;
 8004926:	4b0f      	ldr	r3, [pc, #60]	@ (8004964 <SendErrorSignal+0x64>)
 8004928:	22c8      	movs	r2, #200	@ 0xc8
 800492a:	801a      	strh	r2, [r3, #0]
	sprintf(message,"$DE%04X,%08lX\r",sigid,info);
 800492c:	88fa      	ldrh	r2, [r7, #6]
 800492e:	f107 0008 	add.w	r0, r7, #8
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	490c      	ldr	r1, [pc, #48]	@ (8004968 <SendErrorSignal+0x68>)
 8004936:	f005 fcfd 	bl	800a334 <siprintf>
	PutsUART2TxData((uint8_t *)message,strlen(message));
 800493a:	f107 0308 	add.w	r3, r7, #8
 800493e:	4618      	mov	r0, r3
 8004940:	f7fb fc4e 	bl	80001e0 <strlen>
 8004944:	4603      	mov	r3, r0
 8004946:	461a      	mov	r2, r3
 8004948:	f107 0308 	add.w	r3, r7, #8
 800494c:	4611      	mov	r1, r2
 800494e:	4618      	mov	r0, r3
 8004950:	f000 fd1c 	bl	800538c <PutsUART2TxData>
}
 8004954:	bf00      	nop
 8004956:	3728      	adds	r7, #40	@ 0x28
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}
 800495c:	40020800 	.word	0x40020800
 8004960:	200004d2 	.word	0x200004d2
 8004964:	200004c6 	.word	0x200004c6
 8004968:	0800dc24 	.word	0x0800dc24

0800496c <SendErrorLEDSignal>:
  * @param  noine
  *
  * @retval None
  */
void SendErrorLEDSignal()
{
 800496c:	b580      	push	{r7, lr}
 800496e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_LED_GPIO_Port,RED_LED_Pin,GPIO_PIN_SET);
 8004970:	2201      	movs	r2, #1
 8004972:	2140      	movs	r1, #64	@ 0x40
 8004974:	4807      	ldr	r0, [pc, #28]	@ (8004994 <SendErrorLEDSignal+0x28>)
 8004976:	f001 ff69 	bl	800684c <HAL_GPIO_WritePin>
	ledState |= LEDR_STATE;
 800497a:	4b07      	ldr	r3, [pc, #28]	@ (8004998 <SendErrorLEDSignal+0x2c>)
 800497c:	881b      	ldrh	r3, [r3, #0]
 800497e:	b29b      	uxth	r3, r3
 8004980:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004984:	b29a      	uxth	r2, r3
 8004986:	4b04      	ldr	r3, [pc, #16]	@ (8004998 <SendErrorLEDSignal+0x2c>)
 8004988:	801a      	strh	r2, [r3, #0]
	ledRsign = LEDSIGN_PER;
 800498a:	4b04      	ldr	r3, [pc, #16]	@ (800499c <SendErrorLEDSignal+0x30>)
 800498c:	22c8      	movs	r2, #200	@ 0xc8
 800498e:	801a      	strh	r2, [r3, #0]
}
 8004990:	bf00      	nop
 8004992:	bd80      	pop	{r7, pc}
 8004994:	40020800 	.word	0x40020800
 8004998:	200004d2 	.word	0x200004d2
 800499c:	200004c6 	.word	0x200004c6

080049a0 <SendMessageLine>:
  * @brief	Sending a Message Line to VCP.
  * @param  message		a NUL terminated string
  * @retval None
  */
void SendMessageLine (char *message)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b094      	sub	sp, #80	@ 0x50
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  char outmsg[68];

    sprintf(outmsg,"$DM%s\r",message);
 80049a8:	f107 030c 	add.w	r3, r7, #12
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	490c      	ldr	r1, [pc, #48]	@ (80049e0 <SendMessageLine+0x40>)
 80049b0:	4618      	mov	r0, r3
 80049b2:	f005 fcbf 	bl	800a334 <siprintf>
    PutsUART2TxData((uint8_t *)outmsg,strlen(outmsg));
 80049b6:	f107 030c 	add.w	r3, r7, #12
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7fb fc10 	bl	80001e0 <strlen>
 80049c0:	4603      	mov	r3, r0
 80049c2:	461a      	mov	r2, r3
 80049c4:	f107 030c 	add.w	r3, r7, #12
 80049c8:	4611      	mov	r1, r2
 80049ca:	4618      	mov	r0, r3
 80049cc:	f000 fcde 	bl	800538c <PutsUART2TxData>
    PutcUART2TxData('\0');
 80049d0:	2000      	movs	r0, #0
 80049d2:	f000 fc89 	bl	80052e8 <PutcUART2TxData>
}
 80049d6:	bf00      	nop
 80049d8:	3750      	adds	r7, #80	@ 0x50
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	bf00      	nop
 80049e0:	0800dc34 	.word	0x0800dc34

080049e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80049e4:	b480      	push	{r7}
 80049e6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80049e8:	b672      	cpsid	i
}
 80049ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80049ec:	bf00      	nop
 80049ee:	e7fd      	b.n	80049ec <Error_Handler+0x8>

080049f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049f6:	2300      	movs	r3, #0
 80049f8:	607b      	str	r3, [r7, #4]
 80049fa:	4b10      	ldr	r3, [pc, #64]	@ (8004a3c <HAL_MspInit+0x4c>)
 80049fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049fe:	4a0f      	ldr	r2, [pc, #60]	@ (8004a3c <HAL_MspInit+0x4c>)
 8004a00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a04:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a06:	4b0d      	ldr	r3, [pc, #52]	@ (8004a3c <HAL_MspInit+0x4c>)
 8004a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a0e:	607b      	str	r3, [r7, #4]
 8004a10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a12:	2300      	movs	r3, #0
 8004a14:	603b      	str	r3, [r7, #0]
 8004a16:	4b09      	ldr	r3, [pc, #36]	@ (8004a3c <HAL_MspInit+0x4c>)
 8004a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a1a:	4a08      	ldr	r2, [pc, #32]	@ (8004a3c <HAL_MspInit+0x4c>)
 8004a1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a20:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a22:	4b06      	ldr	r3, [pc, #24]	@ (8004a3c <HAL_MspInit+0x4c>)
 8004a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a2a:	603b      	str	r3, [r7, #0]
 8004a2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a2e:	bf00      	nop
 8004a30:	370c      	adds	r7, #12
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr
 8004a3a:	bf00      	nop
 8004a3c:	40023800 	.word	0x40023800

08004a40 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b08a      	sub	sp, #40	@ 0x28
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a48:	f107 0314 	add.w	r3, r7, #20
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	601a      	str	r2, [r3, #0]
 8004a50:	605a      	str	r2, [r3, #4]
 8004a52:	609a      	str	r2, [r3, #8]
 8004a54:	60da      	str	r2, [r3, #12]
 8004a56:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a28      	ldr	r2, [pc, #160]	@ (8004b00 <HAL_ADC_MspInit+0xc0>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d149      	bne.n	8004af6 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004a62:	2300      	movs	r3, #0
 8004a64:	613b      	str	r3, [r7, #16]
 8004a66:	4b27      	ldr	r3, [pc, #156]	@ (8004b04 <HAL_ADC_MspInit+0xc4>)
 8004a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a6a:	4a26      	ldr	r2, [pc, #152]	@ (8004b04 <HAL_ADC_MspInit+0xc4>)
 8004a6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a70:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a72:	4b24      	ldr	r3, [pc, #144]	@ (8004b04 <HAL_ADC_MspInit+0xc4>)
 8004a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a7a:	613b      	str	r3, [r7, #16]
 8004a7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a7e:	2300      	movs	r3, #0
 8004a80:	60fb      	str	r3, [r7, #12]
 8004a82:	4b20      	ldr	r3, [pc, #128]	@ (8004b04 <HAL_ADC_MspInit+0xc4>)
 8004a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a86:	4a1f      	ldr	r2, [pc, #124]	@ (8004b04 <HAL_ADC_MspInit+0xc4>)
 8004a88:	f043 0301 	orr.w	r3, r3, #1
 8004a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a8e:	4b1d      	ldr	r3, [pc, #116]	@ (8004b04 <HAL_ADC_MspInit+0xc4>)
 8004a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a92:	f003 0301 	and.w	r3, r3, #1
 8004a96:	60fb      	str	r3, [r7, #12]
 8004a98:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	60bb      	str	r3, [r7, #8]
 8004a9e:	4b19      	ldr	r3, [pc, #100]	@ (8004b04 <HAL_ADC_MspInit+0xc4>)
 8004aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aa2:	4a18      	ldr	r2, [pc, #96]	@ (8004b04 <HAL_ADC_MspInit+0xc4>)
 8004aa4:	f043 0304 	orr.w	r3, r3, #4
 8004aa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004aaa:	4b16      	ldr	r3, [pc, #88]	@ (8004b04 <HAL_ADC_MspInit+0xc4>)
 8004aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aae:	f003 0304 	and.w	r3, r3, #4
 8004ab2:	60bb      	str	r3, [r7, #8]
 8004ab4:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = PSENSE_AIN_Pin;
 8004ab6:	2380      	movs	r3, #128	@ 0x80
 8004ab8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004aba:	2303      	movs	r3, #3
 8004abc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PSENSE_AIN_GPIO_Port, &GPIO_InitStruct);
 8004ac2:	f107 0314 	add.w	r3, r7, #20
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	480f      	ldr	r0, [pc, #60]	@ (8004b08 <HAL_ADC_MspInit+0xc8>)
 8004aca:	f001 fd23 	bl	8006514 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VPOT1_AIN_Pin|VPOT2_AIN_Pin;
 8004ace:	2330      	movs	r3, #48	@ 0x30
 8004ad0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ada:	f107 0314 	add.w	r3, r7, #20
 8004ade:	4619      	mov	r1, r3
 8004ae0:	480a      	ldr	r0, [pc, #40]	@ (8004b0c <HAL_ADC_MspInit+0xcc>)
 8004ae2:	f001 fd17 	bl	8006514 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 3, 0);
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	2103      	movs	r1, #3
 8004aea:	2012      	movs	r0, #18
 8004aec:	f001 fc43 	bl	8006376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8004af0:	2012      	movs	r0, #18
 8004af2:	f001 fc5c 	bl	80063ae <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004af6:	bf00      	nop
 8004af8:	3728      	adds	r7, #40	@ 0x28
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	bf00      	nop
 8004b00:	40012000 	.word	0x40012000
 8004b04:	40023800 	.word	0x40023800
 8004b08:	40020000 	.word	0x40020000
 8004b0c:	40020800 	.word	0x40020800

08004b10 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b08a      	sub	sp, #40	@ 0x28
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b18:	f107 0314 	add.w	r3, r7, #20
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	601a      	str	r2, [r3, #0]
 8004b20:	605a      	str	r2, [r3, #4]
 8004b22:	609a      	str	r2, [r3, #8]
 8004b24:	60da      	str	r2, [r3, #12]
 8004b26:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a28      	ldr	r2, [pc, #160]	@ (8004bd0 <HAL_SPI_MspInit+0xc0>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d14a      	bne.n	8004bc8 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004b32:	2300      	movs	r3, #0
 8004b34:	613b      	str	r3, [r7, #16]
 8004b36:	4b27      	ldr	r3, [pc, #156]	@ (8004bd4 <HAL_SPI_MspInit+0xc4>)
 8004b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b3a:	4a26      	ldr	r2, [pc, #152]	@ (8004bd4 <HAL_SPI_MspInit+0xc4>)
 8004b3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b40:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b42:	4b24      	ldr	r3, [pc, #144]	@ (8004bd4 <HAL_SPI_MspInit+0xc4>)
 8004b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b4a:	613b      	str	r3, [r7, #16]
 8004b4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b4e:	2300      	movs	r3, #0
 8004b50:	60fb      	str	r3, [r7, #12]
 8004b52:	4b20      	ldr	r3, [pc, #128]	@ (8004bd4 <HAL_SPI_MspInit+0xc4>)
 8004b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b56:	4a1f      	ldr	r2, [pc, #124]	@ (8004bd4 <HAL_SPI_MspInit+0xc4>)
 8004b58:	f043 0304 	orr.w	r3, r3, #4
 8004b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8004bd4 <HAL_SPI_MspInit+0xc4>)
 8004b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b62:	f003 0304 	and.w	r3, r3, #4
 8004b66:	60fb      	str	r3, [r7, #12]
 8004b68:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	60bb      	str	r3, [r7, #8]
 8004b6e:	4b19      	ldr	r3, [pc, #100]	@ (8004bd4 <HAL_SPI_MspInit+0xc4>)
 8004b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b72:	4a18      	ldr	r2, [pc, #96]	@ (8004bd4 <HAL_SPI_MspInit+0xc4>)
 8004b74:	f043 0302 	orr.w	r3, r3, #2
 8004b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b7a:	4b16      	ldr	r3, [pc, #88]	@ (8004bd4 <HAL_SPI_MspInit+0xc4>)
 8004b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7e:	f003 0302 	and.w	r3, r3, #2
 8004b82:	60bb      	str	r3, [r7, #8]
 8004b84:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = ANGS_MISO_Pin|ANGS_MOSI_Pin;
 8004b86:	230c      	movs	r3, #12
 8004b88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b8a:	2302      	movs	r3, #2
 8004b8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b92:	2303      	movs	r3, #3
 8004b94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004b96:	2305      	movs	r3, #5
 8004b98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b9a:	f107 0314 	add.w	r3, r7, #20
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	480d      	ldr	r0, [pc, #52]	@ (8004bd8 <HAL_SPI_MspInit+0xc8>)
 8004ba2:	f001 fcb7 	bl	8006514 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ASENS_SCK_Pin;
 8004ba6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004baa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bac:	2302      	movs	r3, #2
 8004bae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004bb8:	2305      	movs	r3, #5
 8004bba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ASENS_SCK_GPIO_Port, &GPIO_InitStruct);
 8004bbc:	f107 0314 	add.w	r3, r7, #20
 8004bc0:	4619      	mov	r1, r3
 8004bc2:	4806      	ldr	r0, [pc, #24]	@ (8004bdc <HAL_SPI_MspInit+0xcc>)
 8004bc4:	f001 fca6 	bl	8006514 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004bc8:	bf00      	nop
 8004bca:	3728      	adds	r7, #40	@ 0x28
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	40003800 	.word	0x40003800
 8004bd4:	40023800 	.word	0x40023800
 8004bd8:	40020800 	.word	0x40020800
 8004bdc:	40020400 	.word	0x40020400

08004be0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b08c      	sub	sp, #48	@ 0x30
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004be8:	f107 031c 	add.w	r3, r7, #28
 8004bec:	2200      	movs	r2, #0
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	605a      	str	r2, [r3, #4]
 8004bf2:	609a      	str	r2, [r3, #8]
 8004bf4:	60da      	str	r2, [r3, #12]
 8004bf6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c00:	d135      	bne.n	8004c6e <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004c02:	2300      	movs	r3, #0
 8004c04:	61bb      	str	r3, [r7, #24]
 8004c06:	4b3d      	ldr	r3, [pc, #244]	@ (8004cfc <HAL_TIM_Base_MspInit+0x11c>)
 8004c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c0a:	4a3c      	ldr	r2, [pc, #240]	@ (8004cfc <HAL_TIM_Base_MspInit+0x11c>)
 8004c0c:	f043 0301 	orr.w	r3, r3, #1
 8004c10:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c12:	4b3a      	ldr	r3, [pc, #232]	@ (8004cfc <HAL_TIM_Base_MspInit+0x11c>)
 8004c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c16:	f003 0301 	and.w	r3, r3, #1
 8004c1a:	61bb      	str	r3, [r7, #24]
 8004c1c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c1e:	2300      	movs	r3, #0
 8004c20:	617b      	str	r3, [r7, #20]
 8004c22:	4b36      	ldr	r3, [pc, #216]	@ (8004cfc <HAL_TIM_Base_MspInit+0x11c>)
 8004c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c26:	4a35      	ldr	r2, [pc, #212]	@ (8004cfc <HAL_TIM_Base_MspInit+0x11c>)
 8004c28:	f043 0301 	orr.w	r3, r3, #1
 8004c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c2e:	4b33      	ldr	r3, [pc, #204]	@ (8004cfc <HAL_TIM_Base_MspInit+0x11c>)
 8004c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	617b      	str	r3, [r7, #20]
 8004c38:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = RPSM_QA_Pin;
 8004c3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c40:	2302      	movs	r3, #2
 8004c42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c44:	2300      	movs	r3, #0
 8004c46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(RPSM_QA_GPIO_Port, &GPIO_InitStruct);
 8004c50:	f107 031c 	add.w	r3, r7, #28
 8004c54:	4619      	mov	r1, r3
 8004c56:	482a      	ldr	r0, [pc, #168]	@ (8004d00 <HAL_TIM_Base_MspInit+0x120>)
 8004c58:	f001 fc5c 	bl	8006514 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	2101      	movs	r1, #1
 8004c60:	201c      	movs	r0, #28
 8004c62:	f001 fb88 	bl	8006376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004c66:	201c      	movs	r0, #28
 8004c68:	f001 fba1 	bl	80063ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8004c6c:	e042      	b.n	8004cf4 <HAL_TIM_Base_MspInit+0x114>
  else if(htim_base->Instance==TIM3)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a24      	ldr	r2, [pc, #144]	@ (8004d04 <HAL_TIM_Base_MspInit+0x124>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d10e      	bne.n	8004c96 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004c78:	2300      	movs	r3, #0
 8004c7a:	613b      	str	r3, [r7, #16]
 8004c7c:	4b1f      	ldr	r3, [pc, #124]	@ (8004cfc <HAL_TIM_Base_MspInit+0x11c>)
 8004c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c80:	4a1e      	ldr	r2, [pc, #120]	@ (8004cfc <HAL_TIM_Base_MspInit+0x11c>)
 8004c82:	f043 0302 	orr.w	r3, r3, #2
 8004c86:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c88:	4b1c      	ldr	r3, [pc, #112]	@ (8004cfc <HAL_TIM_Base_MspInit+0x11c>)
 8004c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8c:	f003 0302 	and.w	r3, r3, #2
 8004c90:	613b      	str	r3, [r7, #16]
 8004c92:	693b      	ldr	r3, [r7, #16]
}
 8004c94:	e02e      	b.n	8004cf4 <HAL_TIM_Base_MspInit+0x114>
  else if(htim_base->Instance==TIM4)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a1b      	ldr	r2, [pc, #108]	@ (8004d08 <HAL_TIM_Base_MspInit+0x128>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d10e      	bne.n	8004cbe <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	60fb      	str	r3, [r7, #12]
 8004ca4:	4b15      	ldr	r3, [pc, #84]	@ (8004cfc <HAL_TIM_Base_MspInit+0x11c>)
 8004ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca8:	4a14      	ldr	r2, [pc, #80]	@ (8004cfc <HAL_TIM_Base_MspInit+0x11c>)
 8004caa:	f043 0304 	orr.w	r3, r3, #4
 8004cae:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cb0:	4b12      	ldr	r3, [pc, #72]	@ (8004cfc <HAL_TIM_Base_MspInit+0x11c>)
 8004cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb4:	f003 0304 	and.w	r3, r3, #4
 8004cb8:	60fb      	str	r3, [r7, #12]
 8004cba:	68fb      	ldr	r3, [r7, #12]
}
 8004cbc:	e01a      	b.n	8004cf4 <HAL_TIM_Base_MspInit+0x114>
  else if(htim_base->Instance==TIM10)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a12      	ldr	r2, [pc, #72]	@ (8004d0c <HAL_TIM_Base_MspInit+0x12c>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d115      	bne.n	8004cf4 <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8004cc8:	2300      	movs	r3, #0
 8004cca:	60bb      	str	r3, [r7, #8]
 8004ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8004cfc <HAL_TIM_Base_MspInit+0x11c>)
 8004cce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cd0:	4a0a      	ldr	r2, [pc, #40]	@ (8004cfc <HAL_TIM_Base_MspInit+0x11c>)
 8004cd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cd6:	6453      	str	r3, [r2, #68]	@ 0x44
 8004cd8:	4b08      	ldr	r3, [pc, #32]	@ (8004cfc <HAL_TIM_Base_MspInit+0x11c>)
 8004cda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ce0:	60bb      	str	r3, [r7, #8]
 8004ce2:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 2, 0);
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	2102      	movs	r1, #2
 8004ce8:	2019      	movs	r0, #25
 8004cea:	f001 fb44 	bl	8006376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004cee:	2019      	movs	r0, #25
 8004cf0:	f001 fb5d 	bl	80063ae <HAL_NVIC_EnableIRQ>
}
 8004cf4:	bf00      	nop
 8004cf6:	3730      	adds	r7, #48	@ 0x30
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	40023800 	.word	0x40023800
 8004d00:	40020000 	.word	0x40020000
 8004d04:	40000400 	.word	0x40000400
 8004d08:	40000800 	.word	0x40000800
 8004d0c:	40014400 	.word	0x40014400

08004d10 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b088      	sub	sp, #32
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d18:	f107 030c 	add.w	r3, r7, #12
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	601a      	str	r2, [r3, #0]
 8004d20:	605a      	str	r2, [r3, #4]
 8004d22:	609a      	str	r2, [r3, #8]
 8004d24:	60da      	str	r2, [r3, #12]
 8004d26:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a1a      	ldr	r2, [pc, #104]	@ (8004d98 <HAL_TIM_MspPostInit+0x88>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d12d      	bne.n	8004d8e <HAL_TIM_MspPostInit+0x7e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d32:	2300      	movs	r3, #0
 8004d34:	60bb      	str	r3, [r7, #8]
 8004d36:	4b19      	ldr	r3, [pc, #100]	@ (8004d9c <HAL_TIM_MspPostInit+0x8c>)
 8004d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d3a:	4a18      	ldr	r2, [pc, #96]	@ (8004d9c <HAL_TIM_MspPostInit+0x8c>)
 8004d3c:	f043 0302 	orr.w	r3, r3, #2
 8004d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d42:	4b16      	ldr	r3, [pc, #88]	@ (8004d9c <HAL_TIM_MspPostInit+0x8c>)
 8004d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d46:	f003 0302 	and.w	r3, r3, #2
 8004d4a:	60bb      	str	r3, [r7, #8]
 8004d4c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = DCMC_IN1_A_Pin;
 8004d4e:	2310      	movs	r3, #16
 8004d50:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d52:	2302      	movs	r3, #2
 8004d54:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d56:	2300      	movs	r3, #0
 8004d58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d5a:	2302      	movs	r3, #2
 8004d5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004d5e:	2302      	movs	r3, #2
 8004d60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DCMC_IN1_A_GPIO_Port, &GPIO_InitStruct);
 8004d62:	f107 030c 	add.w	r3, r7, #12
 8004d66:	4619      	mov	r1, r3
 8004d68:	480d      	ldr	r0, [pc, #52]	@ (8004da0 <HAL_TIM_MspPostInit+0x90>)
 8004d6a:	f001 fbd3 	bl	8006514 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMC_IN2_A_Pin;
 8004d6e:	2320      	movs	r3, #32
 8004d70:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d72:	2302      	movs	r3, #2
 8004d74:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d76:	2300      	movs	r3, #0
 8004d78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004d7e:	2302      	movs	r3, #2
 8004d80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DCMC_IN2_A_GPIO_Port, &GPIO_InitStruct);
 8004d82:	f107 030c 	add.w	r3, r7, #12
 8004d86:	4619      	mov	r1, r3
 8004d88:	4805      	ldr	r0, [pc, #20]	@ (8004da0 <HAL_TIM_MspPostInit+0x90>)
 8004d8a:	f001 fbc3 	bl	8006514 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004d8e:	bf00      	nop
 8004d90:	3720      	adds	r7, #32
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	40000400 	.word	0x40000400
 8004d9c:	40023800 	.word	0x40023800
 8004da0:	40020400 	.word	0x40020400

08004da4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b08a      	sub	sp, #40	@ 0x28
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dac:	f107 0314 	add.w	r3, r7, #20
 8004db0:	2200      	movs	r2, #0
 8004db2:	601a      	str	r2, [r3, #0]
 8004db4:	605a      	str	r2, [r3, #4]
 8004db6:	609a      	str	r2, [r3, #8]
 8004db8:	60da      	str	r2, [r3, #12]
 8004dba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a1d      	ldr	r2, [pc, #116]	@ (8004e38 <HAL_UART_MspInit+0x94>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d133      	bne.n	8004e2e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	613b      	str	r3, [r7, #16]
 8004dca:	4b1c      	ldr	r3, [pc, #112]	@ (8004e3c <HAL_UART_MspInit+0x98>)
 8004dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dce:	4a1b      	ldr	r2, [pc, #108]	@ (8004e3c <HAL_UART_MspInit+0x98>)
 8004dd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004dd6:	4b19      	ldr	r3, [pc, #100]	@ (8004e3c <HAL_UART_MspInit+0x98>)
 8004dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dde:	613b      	str	r3, [r7, #16]
 8004de0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004de2:	2300      	movs	r3, #0
 8004de4:	60fb      	str	r3, [r7, #12]
 8004de6:	4b15      	ldr	r3, [pc, #84]	@ (8004e3c <HAL_UART_MspInit+0x98>)
 8004de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dea:	4a14      	ldr	r2, [pc, #80]	@ (8004e3c <HAL_UART_MspInit+0x98>)
 8004dec:	f043 0301 	orr.w	r3, r3, #1
 8004df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004df2:	4b12      	ldr	r3, [pc, #72]	@ (8004e3c <HAL_UART_MspInit+0x98>)
 8004df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df6:	f003 0301 	and.w	r3, r3, #1
 8004dfa:	60fb      	str	r3, [r7, #12]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8004dfe:	230c      	movs	r3, #12
 8004e00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e02:	2302      	movs	r3, #2
 8004e04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e06:	2300      	movs	r3, #0
 8004e08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e0a:	2303      	movs	r3, #3
 8004e0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004e0e:	2307      	movs	r3, #7
 8004e10:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e12:	f107 0314 	add.w	r3, r7, #20
 8004e16:	4619      	mov	r1, r3
 8004e18:	4809      	ldr	r0, [pc, #36]	@ (8004e40 <HAL_UART_MspInit+0x9c>)
 8004e1a:	f001 fb7b 	bl	8006514 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004e1e:	2200      	movs	r2, #0
 8004e20:	2100      	movs	r1, #0
 8004e22:	2026      	movs	r0, #38	@ 0x26
 8004e24:	f001 faa7 	bl	8006376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004e28:	2026      	movs	r0, #38	@ 0x26
 8004e2a:	f001 fac0 	bl	80063ae <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8004e2e:	bf00      	nop
 8004e30:	3728      	adds	r7, #40	@ 0x28
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	40004400 	.word	0x40004400
 8004e3c:	40023800 	.word	0x40023800
 8004e40:	40020000 	.word	0x40020000

08004e44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e44:	b480      	push	{r7}
 8004e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004e48:	bf00      	nop
 8004e4a:	e7fd      	b.n	8004e48 <NMI_Handler+0x4>

08004e4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e50:	bf00      	nop
 8004e52:	e7fd      	b.n	8004e50 <HardFault_Handler+0x4>

08004e54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e54:	b480      	push	{r7}
 8004e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e58:	bf00      	nop
 8004e5a:	e7fd      	b.n	8004e58 <MemManage_Handler+0x4>

08004e5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e60:	bf00      	nop
 8004e62:	e7fd      	b.n	8004e60 <BusFault_Handler+0x4>

08004e64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e64:	b480      	push	{r7}
 8004e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e68:	bf00      	nop
 8004e6a:	e7fd      	b.n	8004e68 <UsageFault_Handler+0x4>

08004e6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004e70:	bf00      	nop
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr

08004e7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e7a:	b480      	push	{r7}
 8004e7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e7e:	bf00      	nop
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004e8c:	bf00      	nop
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr

08004e96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004e96:	b580      	push	{r7, lr}
 8004e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e9a:	f000 fb1d 	bl	80054d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8004e9e:	f001 faa0 	bl	80063e2 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8004ea2:	bf00      	nop
 8004ea4:	bd80      	pop	{r7, pc}
	...

08004ea8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004eac:	4802      	ldr	r0, [pc, #8]	@ (8004eb8 <ADC_IRQHandler+0x10>)
 8004eae:	f000 fb9a 	bl	80055e6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8004eb2:	bf00      	nop
 8004eb4:	bd80      	pop	{r7, pc}
 8004eb6:	bf00      	nop
 8004eb8:	200002b4 	.word	0x200002b4

08004ebc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_SW1_Pin);
 8004ec0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004ec4:	f001 fcdc 	bl	8006880 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004ec8:	bf00      	nop
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8004ed0:	4802      	ldr	r0, [pc, #8]	@ (8004edc <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004ed2:	f003 f81d 	bl	8007f10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004ed6:	bf00      	nop
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	2000042c 	.word	0x2000042c

08004ee0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004ee4:	4802      	ldr	r0, [pc, #8]	@ (8004ef0 <TIM2_IRQHandler+0x10>)
 8004ee6:	f003 f813 	bl	8007f10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004eea:	bf00      	nop
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	20000354 	.word	0x20000354

08004ef4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004ef8:	4802      	ldr	r0, [pc, #8]	@ (8004f04 <USART2_IRQHandler+0x10>)
 8004efa:	f004 f861 	bl	8008fc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004efe:	bf00      	nop
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	20000474 	.word	0x20000474

08004f08 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_SW2_Pin);
 8004f0c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004f10:	f001 fcb6 	bl	8006880 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USR_SW3_Pin);
 8004f14:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004f18:	f001 fcb2 	bl	8006880 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USR_SW6_Pin);
 8004f1c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004f20:	f001 fcae 	bl	8006880 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USR_SW5_Pin);
 8004f24:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8004f28:	f001 fcaa 	bl	8006880 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USR_SW4_Pin);
 8004f2c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004f30:	f001 fca6 	bl	8006880 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004f34:	bf00      	nop
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	af00      	add	r7, sp, #0
  return 1;
 8004f3c:	2301      	movs	r3, #1
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr

08004f48 <_kill>:

int _kill(int pid, int sig)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004f52:	f005 fae7 	bl	800a524 <__errno>
 8004f56:	4603      	mov	r3, r0
 8004f58:	2216      	movs	r2, #22
 8004f5a:	601a      	str	r2, [r3, #0]
  return -1;
 8004f5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3708      	adds	r7, #8
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <_exit>:

void _exit (int status)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004f70:	f04f 31ff 	mov.w	r1, #4294967295
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	f7ff ffe7 	bl	8004f48 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004f7a:	bf00      	nop
 8004f7c:	e7fd      	b.n	8004f7a <_exit+0x12>

08004f7e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004f7e:	b580      	push	{r7, lr}
 8004f80:	b086      	sub	sp, #24
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	60f8      	str	r0, [r7, #12]
 8004f86:	60b9      	str	r1, [r7, #8]
 8004f88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	617b      	str	r3, [r7, #20]
 8004f8e:	e00a      	b.n	8004fa6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004f90:	f3af 8000 	nop.w
 8004f94:	4601      	mov	r1, r0
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	1c5a      	adds	r2, r3, #1
 8004f9a:	60ba      	str	r2, [r7, #8]
 8004f9c:	b2ca      	uxtb	r2, r1
 8004f9e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	617b      	str	r3, [r7, #20]
 8004fa6:	697a      	ldr	r2, [r7, #20]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	dbf0      	blt.n	8004f90 <_read+0x12>
  }

  return len;
 8004fae:	687b      	ldr	r3, [r7, #4]
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3718      	adds	r7, #24
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}

08004fb8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b086      	sub	sp, #24
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	60b9      	str	r1, [r7, #8]
 8004fc2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	617b      	str	r3, [r7, #20]
 8004fc8:	e009      	b.n	8004fde <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	1c5a      	adds	r2, r3, #1
 8004fce:	60ba      	str	r2, [r7, #8]
 8004fd0:	781b      	ldrb	r3, [r3, #0]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	3301      	adds	r3, #1
 8004fdc:	617b      	str	r3, [r7, #20]
 8004fde:	697a      	ldr	r2, [r7, #20]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	dbf1      	blt.n	8004fca <_write+0x12>
  }
  return len;
 8004fe6:	687b      	ldr	r3, [r7, #4]
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	3718      	adds	r7, #24
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <_close>:

int _close(int file)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b083      	sub	sp, #12
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004ff8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	370c      	adds	r7, #12
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr

08005008 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005008:	b480      	push	{r7}
 800500a:	b083      	sub	sp, #12
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005018:	605a      	str	r2, [r3, #4]
  return 0;
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	370c      	adds	r7, #12
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <_isatty>:

int _isatty(int file)
{
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005030:	2301      	movs	r3, #1
}
 8005032:	4618      	mov	r0, r3
 8005034:	370c      	adds	r7, #12
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr

0800503e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800503e:	b480      	push	{r7}
 8005040:	b085      	sub	sp, #20
 8005042:	af00      	add	r7, sp, #0
 8005044:	60f8      	str	r0, [r7, #12]
 8005046:	60b9      	str	r1, [r7, #8]
 8005048:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800504a:	2300      	movs	r3, #0
}
 800504c:	4618      	mov	r0, r3
 800504e:	3714      	adds	r7, #20
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr

08005058 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b086      	sub	sp, #24
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005060:	4a14      	ldr	r2, [pc, #80]	@ (80050b4 <_sbrk+0x5c>)
 8005062:	4b15      	ldr	r3, [pc, #84]	@ (80050b8 <_sbrk+0x60>)
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800506c:	4b13      	ldr	r3, [pc, #76]	@ (80050bc <_sbrk+0x64>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d102      	bne.n	800507a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005074:	4b11      	ldr	r3, [pc, #68]	@ (80050bc <_sbrk+0x64>)
 8005076:	4a12      	ldr	r2, [pc, #72]	@ (80050c0 <_sbrk+0x68>)
 8005078:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800507a:	4b10      	ldr	r3, [pc, #64]	@ (80050bc <_sbrk+0x64>)
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4413      	add	r3, r2
 8005082:	693a      	ldr	r2, [r7, #16]
 8005084:	429a      	cmp	r2, r3
 8005086:	d207      	bcs.n	8005098 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005088:	f005 fa4c 	bl	800a524 <__errno>
 800508c:	4603      	mov	r3, r0
 800508e:	220c      	movs	r2, #12
 8005090:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005092:	f04f 33ff 	mov.w	r3, #4294967295
 8005096:	e009      	b.n	80050ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005098:	4b08      	ldr	r3, [pc, #32]	@ (80050bc <_sbrk+0x64>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800509e:	4b07      	ldr	r3, [pc, #28]	@ (80050bc <_sbrk+0x64>)
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4413      	add	r3, r2
 80050a6:	4a05      	ldr	r2, [pc, #20]	@ (80050bc <_sbrk+0x64>)
 80050a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80050aa:	68fb      	ldr	r3, [r7, #12]
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	3718      	adds	r7, #24
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}
 80050b4:	20018000 	.word	0x20018000
 80050b8:	00000400 	.word	0x00000400
 80050bc:	200106fc 	.word	0x200106fc
 80050c0:	20012868 	.word	0x20012868

080050c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80050c4:	b480      	push	{r7}
 80050c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80050c8:	4b06      	ldr	r3, [pc, #24]	@ (80050e4 <SystemInit+0x20>)
 80050ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ce:	4a05      	ldr	r2, [pc, #20]	@ (80050e4 <SystemInit+0x20>)
 80050d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80050d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80050d8:	bf00      	nop
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	e000ed00 	.word	0xe000ed00

080050e8 <UART2_RxCpltCallback>:
/**
  * @brief  UART2 Rx Transfer completed callback.
  * @retval None
  */
void UART2_RxCpltCallback()
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	af00      	add	r7, sp, #0
	// New data in the RxBuf + RxIpnt position
	RxCnt++;
 80050ec:	4b14      	ldr	r3, [pc, #80]	@ (8005140 <UART2_RxCpltCallback+0x58>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	3301      	adds	r3, #1
 80050f2:	4a13      	ldr	r2, [pc, #76]	@ (8005140 <UART2_RxCpltCallback+0x58>)
 80050f4:	6013      	str	r3, [r2, #0]
	if (RxCnt < RXBUF2_SIZE)
 80050f6:	4b12      	ldr	r3, [pc, #72]	@ (8005140 <UART2_RxCpltCallback+0x58>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050fe:	d21b      	bcs.n	8005138 <UART2_RxCpltCallback+0x50>
	  {
		RxIpnt++;
 8005100:	4b10      	ldr	r3, [pc, #64]	@ (8005144 <UART2_RxCpltCallback+0x5c>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	3301      	adds	r3, #1
 8005106:	4a0f      	ldr	r2, [pc, #60]	@ (8005144 <UART2_RxCpltCallback+0x5c>)
 8005108:	6013      	str	r3, [r2, #0]
		if (RxIpnt >= RXBUF2_SIZE) RxIpnt = 0;
 800510a:	4b0e      	ldr	r3, [pc, #56]	@ (8005144 <UART2_RxCpltCallback+0x5c>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005112:	d302      	bcc.n	800511a <UART2_RxCpltCallback+0x32>
 8005114:	4b0b      	ldr	r3, [pc, #44]	@ (8005144 <UART2_RxCpltCallback+0x5c>)
 8005116:	2200      	movs	r2, #0
 8005118:	601a      	str	r2, [r3, #0]
		if (HAL_UART_Receive_IT(&huart2,RxBuf + RxIpnt,1) != HAL_OK)
 800511a:	4b0a      	ldr	r3, [pc, #40]	@ (8005144 <UART2_RxCpltCallback+0x5c>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a0a      	ldr	r2, [pc, #40]	@ (8005148 <UART2_RxCpltCallback+0x60>)
 8005120:	4413      	add	r3, r2
 8005122:	2201      	movs	r2, #1
 8005124:	4619      	mov	r1, r3
 8005126:	4809      	ldr	r0, [pc, #36]	@ (800514c <UART2_RxCpltCallback+0x64>)
 8005128:	f003 ff24 	bl	8008f74 <HAL_UART_Receive_IT>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d004      	beq.n	800513c <UART2_RxCpltCallback+0x54>
		  {
		    Error_Handler();
 8005132:	f7ff fc57 	bl	80049e4 <Error_Handler>
	else
	  {
		// Receive process blocked
		SendErrorLEDSignal();
	  }
}
 8005136:	e001      	b.n	800513c <UART2_RxCpltCallback+0x54>
		SendErrorLEDSignal();
 8005138:	f7ff fc18 	bl	800496c <SendErrorLEDSignal>
}
 800513c:	bf00      	nop
 800513e:	bd80      	pop	{r7, pc}
 8005140:	20011708 	.word	0x20011708
 8005144:	20011700 	.word	0x20011700
 8005148:	20010700 	.word	0x20010700
 800514c:	20000474 	.word	0x20000474

08005150 <UART2_TxCpltCallback>:
/**
  * @brief  UART2 Tx Transfer completed callback.
  * @retval None
  */
 void UART2_TxCpltCallback()
{
 8005150:	b580      	push	{r7, lr}
 8005152:	af00      	add	r7, sp, #0
	// Transmission of 1 character is completed
	TxCnt--;
 8005154:	4b12      	ldr	r3, [pc, #72]	@ (80051a0 <UART2_TxCpltCallback+0x50>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	3b01      	subs	r3, #1
 800515a:	4a11      	ldr	r2, [pc, #68]	@ (80051a0 <UART2_TxCpltCallback+0x50>)
 800515c:	6013      	str	r3, [r2, #0]
	TxOpnt++;
 800515e:	4b11      	ldr	r3, [pc, #68]	@ (80051a4 <UART2_TxCpltCallback+0x54>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	3301      	adds	r3, #1
 8005164:	4a0f      	ldr	r2, [pc, #60]	@ (80051a4 <UART2_TxCpltCallback+0x54>)
 8005166:	6013      	str	r3, [r2, #0]
	if (TxOpnt >= TXBUF2_SIZE) TxOpnt = 0;
 8005168:	4b0e      	ldr	r3, [pc, #56]	@ (80051a4 <UART2_TxCpltCallback+0x54>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005170:	d302      	bcc.n	8005178 <UART2_TxCpltCallback+0x28>
 8005172:	4b0c      	ldr	r3, [pc, #48]	@ (80051a4 <UART2_TxCpltCallback+0x54>)
 8005174:	2200      	movs	r2, #0
 8005176:	601a      	str	r2, [r3, #0]
	if (TxCnt > 0)
 8005178:	4b09      	ldr	r3, [pc, #36]	@ (80051a0 <UART2_TxCpltCallback+0x50>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d00d      	beq.n	800519c <UART2_TxCpltCallback+0x4c>
	  {
		// Initiating new transmission: next character in the Buffer
		if (HAL_UART_Transmit_IT(&huart2,TxBuf + TxOpnt, 1) != HAL_OK)
 8005180:	4b08      	ldr	r3, [pc, #32]	@ (80051a4 <UART2_TxCpltCallback+0x54>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a08      	ldr	r2, [pc, #32]	@ (80051a8 <UART2_TxCpltCallback+0x58>)
 8005186:	4413      	add	r3, r2
 8005188:	2201      	movs	r2, #1
 800518a:	4619      	mov	r1, r3
 800518c:	4807      	ldr	r0, [pc, #28]	@ (80051ac <UART2_TxCpltCallback+0x5c>)
 800518e:	f003 febb 	bl	8008f08 <HAL_UART_Transmit_IT>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d001      	beq.n	800519c <UART2_TxCpltCallback+0x4c>
		  {
		    Error_Handler();
 8005198:	f7ff fc24 	bl	80049e4 <Error_Handler>
		  }
	  }
}
 800519c:	bf00      	nop
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	20012714 	.word	0x20012714
 80051a4:	20012710 	.word	0x20012710
 80051a8:	2001170c 	.word	0x2001170c
 80051ac:	20000474 	.word	0x20000474

080051b0 <StartUART2Communication>:
  * @brief  Starting UART2 Receive Process.
  * @param  None
  * @retval None
  */
void StartUART2Communication()
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	af00      	add	r7, sp, #0
	RxIpnt = 0;
 80051b4:	4b0e      	ldr	r3, [pc, #56]	@ (80051f0 <StartUART2Communication+0x40>)
 80051b6:	2200      	movs	r2, #0
 80051b8:	601a      	str	r2, [r3, #0]
	RxOpnt = 0;
 80051ba:	4b0e      	ldr	r3, [pc, #56]	@ (80051f4 <StartUART2Communication+0x44>)
 80051bc:	2200      	movs	r2, #0
 80051be:	601a      	str	r2, [r3, #0]
	RxCnt = 0;
 80051c0:	4b0d      	ldr	r3, [pc, #52]	@ (80051f8 <StartUART2Communication+0x48>)
 80051c2:	2200      	movs	r2, #0
 80051c4:	601a      	str	r2, [r3, #0]
	if (HAL_UART_Receive_IT(&huart2,RxBuf,1) != HAL_OK)
 80051c6:	2201      	movs	r2, #1
 80051c8:	490c      	ldr	r1, [pc, #48]	@ (80051fc <StartUART2Communication+0x4c>)
 80051ca:	480d      	ldr	r0, [pc, #52]	@ (8005200 <StartUART2Communication+0x50>)
 80051cc:	f003 fed2 	bl	8008f74 <HAL_UART_Receive_IT>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d001      	beq.n	80051da <StartUART2Communication+0x2a>
	  {
	    Error_Handler();
 80051d6:	f7ff fc05 	bl	80049e4 <Error_Handler>
	  }
	TxIpnt = 0;
 80051da:	4b0a      	ldr	r3, [pc, #40]	@ (8005204 <StartUART2Communication+0x54>)
 80051dc:	2200      	movs	r2, #0
 80051de:	601a      	str	r2, [r3, #0]
	TxOpnt = 0;
 80051e0:	4b09      	ldr	r3, [pc, #36]	@ (8005208 <StartUART2Communication+0x58>)
 80051e2:	2200      	movs	r2, #0
 80051e4:	601a      	str	r2, [r3, #0]
	TxCnt = 0;
 80051e6:	4b09      	ldr	r3, [pc, #36]	@ (800520c <StartUART2Communication+0x5c>)
 80051e8:	2200      	movs	r2, #0
 80051ea:	601a      	str	r2, [r3, #0]
}
 80051ec:	bf00      	nop
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	20011700 	.word	0x20011700
 80051f4:	20011704 	.word	0x20011704
 80051f8:	20011708 	.word	0x20011708
 80051fc:	20010700 	.word	0x20010700
 8005200:	20000474 	.word	0x20000474
 8005204:	2001270c 	.word	0x2001270c
 8005208:	20012710 	.word	0x20012710
 800520c:	20012714 	.word	0x20012714

08005210 <TestUART2RxData>:
  * @brief  Testing whether there is any character in the UART2 Receive Buffer.
  * @param  None
  * @retval RESET - empty, SET - there is at least one character in the buffer
  */
uint32_t TestUART2RxData()
{
 8005210:	b480      	push	{r7}
 8005212:	af00      	add	r7, sp, #0
	if (RxCnt > 0) return(SET);
 8005214:	4b05      	ldr	r3, [pc, #20]	@ (800522c <TestUART2RxData+0x1c>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d001      	beq.n	8005220 <TestUART2RxData+0x10>
 800521c:	2301      	movs	r3, #1
 800521e:	e000      	b.n	8005222 <TestUART2RxData+0x12>
	return(RESET);
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr
 800522c:	20011708 	.word	0x20011708

08005230 <GetcUART2RxData>:
  * @brief  Getting a character from the UART2 Receive Buffer.
  * @param  None
  * @retval character (null if there is no character in the buffer)
  */
uint8_t GetcUART2RxData()
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
  uint8_t data = 0;
 8005236:	2300      	movs	r3, #0
 8005238:	73fb      	strb	r3, [r7, #15]
  uint32_t prim;

	if (RxCnt > 0)
 800523a:	4b26      	ldr	r3, [pc, #152]	@ (80052d4 <GetcUART2RxData+0xa4>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d042      	beq.n	80052c8 <GetcUART2RxData+0x98>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005242:	f3ef 8310 	mrs	r3, PRIMASK
 8005246:	607b      	str	r3, [r7, #4]
  return(result);
 8005248:	687b      	ldr	r3, [r7, #4]
	  {
	  	prim = __get_PRIMASK();
 800524a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsid i" : : : "memory");
 800524c:	b672      	cpsid	i
}
 800524e:	bf00      	nop
	    __disable_irq();
		data = RxBuf[RxOpnt];
 8005250:	4b21      	ldr	r3, [pc, #132]	@ (80052d8 <GetcUART2RxData+0xa8>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a21      	ldr	r2, [pc, #132]	@ (80052dc <GetcUART2RxData+0xac>)
 8005256:	5cd3      	ldrb	r3, [r2, r3]
 8005258:	73fb      	strb	r3, [r7, #15]
		RxOpnt++;
 800525a:	4b1f      	ldr	r3, [pc, #124]	@ (80052d8 <GetcUART2RxData+0xa8>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	3301      	adds	r3, #1
 8005260:	4a1d      	ldr	r2, [pc, #116]	@ (80052d8 <GetcUART2RxData+0xa8>)
 8005262:	6013      	str	r3, [r2, #0]
		if (RxOpnt >= RXBUF2_SIZE) RxOpnt = 0;
 8005264:	4b1c      	ldr	r3, [pc, #112]	@ (80052d8 <GetcUART2RxData+0xa8>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800526c:	d302      	bcc.n	8005274 <GetcUART2RxData+0x44>
 800526e:	4b1a      	ldr	r3, [pc, #104]	@ (80052d8 <GetcUART2RxData+0xa8>)
 8005270:	2200      	movs	r2, #0
 8005272:	601a      	str	r2, [r3, #0]
		if (RxCnt >= RXBUF2_SIZE)
 8005274:	4b17      	ldr	r3, [pc, #92]	@ (80052d4 <GetcUART2RxData+0xa4>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800527c:	d31a      	bcc.n	80052b4 <GetcUART2RxData+0x84>
		  {
			// Restarting receive process
			RxIpnt++;
 800527e:	4b18      	ldr	r3, [pc, #96]	@ (80052e0 <GetcUART2RxData+0xb0>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	3301      	adds	r3, #1
 8005284:	4a16      	ldr	r2, [pc, #88]	@ (80052e0 <GetcUART2RxData+0xb0>)
 8005286:	6013      	str	r3, [r2, #0]
			if (RxIpnt >= RXBUF2_SIZE) RxIpnt = 0;
 8005288:	4b15      	ldr	r3, [pc, #84]	@ (80052e0 <GetcUART2RxData+0xb0>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005290:	d302      	bcc.n	8005298 <GetcUART2RxData+0x68>
 8005292:	4b13      	ldr	r3, [pc, #76]	@ (80052e0 <GetcUART2RxData+0xb0>)
 8005294:	2200      	movs	r2, #0
 8005296:	601a      	str	r2, [r3, #0]
			if (HAL_UART_Receive_IT(&huart2,RxBuf + RxIpnt,1) != HAL_OK)
 8005298:	4b11      	ldr	r3, [pc, #68]	@ (80052e0 <GetcUART2RxData+0xb0>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a0f      	ldr	r2, [pc, #60]	@ (80052dc <GetcUART2RxData+0xac>)
 800529e:	4413      	add	r3, r2
 80052a0:	2201      	movs	r2, #1
 80052a2:	4619      	mov	r1, r3
 80052a4:	480f      	ldr	r0, [pc, #60]	@ (80052e4 <GetcUART2RxData+0xb4>)
 80052a6:	f003 fe65 	bl	8008f74 <HAL_UART_Receive_IT>
 80052aa:	4603      	mov	r3, r0
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d001      	beq.n	80052b4 <GetcUART2RxData+0x84>
			  {
			    Error_Handler();
 80052b0:	f7ff fb98 	bl	80049e4 <Error_Handler>
			  }
		  }
		RxCnt--;
 80052b4:	4b07      	ldr	r3, [pc, #28]	@ (80052d4 <GetcUART2RxData+0xa4>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	3b01      	subs	r3, #1
 80052ba:	4a06      	ldr	r2, [pc, #24]	@ (80052d4 <GetcUART2RxData+0xa4>)
 80052bc:	6013      	str	r3, [r2, #0]
	    if (!prim) __enable_irq();
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d101      	bne.n	80052c8 <GetcUART2RxData+0x98>
  __ASM volatile ("cpsie i" : : : "memory");
 80052c4:	b662      	cpsie	i
}
 80052c6:	bf00      	nop
	  }
	return(data);
 80052c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3710      	adds	r7, #16
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	20011708 	.word	0x20011708
 80052d8:	20011704 	.word	0x20011704
 80052dc:	20010700 	.word	0x20010700
 80052e0:	20011700 	.word	0x20011700
 80052e4:	20000474 	.word	0x20000474

080052e8 <PutcUART2TxData>:
  * @brief  Putting a character to the UART2 Transmit Buffer.
  * @param  data	the character to be transferred
  * @retval SUCCESS / ERROR
  */
uint32_t PutcUART2TxData(uint8_t data)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	4603      	mov	r3, r0
 80052f0:	71fb      	strb	r3, [r7, #7]
  uint32_t prim;

	if (TxCnt < TXBUF2_SIZE)
 80052f2:	4b21      	ldr	r3, [pc, #132]	@ (8005378 <PutcUART2TxData+0x90>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052fa:	d236      	bcs.n	800536a <PutcUART2TxData+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80052fc:	f3ef 8310 	mrs	r3, PRIMASK
 8005300:	60bb      	str	r3, [r7, #8]
  return(result);
 8005302:	68bb      	ldr	r3, [r7, #8]
	  {
	  	prim = __get_PRIMASK();
 8005304:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8005306:	b672      	cpsid	i
}
 8005308:	bf00      	nop
	    __disable_irq();
		TxBuf[TxIpnt] = data;
 800530a:	4b1c      	ldr	r3, [pc, #112]	@ (800537c <PutcUART2TxData+0x94>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	491c      	ldr	r1, [pc, #112]	@ (8005380 <PutcUART2TxData+0x98>)
 8005310:	79fa      	ldrb	r2, [r7, #7]
 8005312:	54ca      	strb	r2, [r1, r3]
		TxIpnt++;
 8005314:	4b19      	ldr	r3, [pc, #100]	@ (800537c <PutcUART2TxData+0x94>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	3301      	adds	r3, #1
 800531a:	4a18      	ldr	r2, [pc, #96]	@ (800537c <PutcUART2TxData+0x94>)
 800531c:	6013      	str	r3, [r2, #0]
		if (TxIpnt >= TXBUF2_SIZE) TxIpnt = 0;
 800531e:	4b17      	ldr	r3, [pc, #92]	@ (800537c <PutcUART2TxData+0x94>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005326:	d302      	bcc.n	800532e <PutcUART2TxData+0x46>
 8005328:	4b14      	ldr	r3, [pc, #80]	@ (800537c <PutcUART2TxData+0x94>)
 800532a:	2200      	movs	r2, #0
 800532c:	601a      	str	r2, [r3, #0]
		TxCnt++;
 800532e:	4b12      	ldr	r3, [pc, #72]	@ (8005378 <PutcUART2TxData+0x90>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	3301      	adds	r3, #1
 8005334:	4a10      	ldr	r2, [pc, #64]	@ (8005378 <PutcUART2TxData+0x90>)
 8005336:	6013      	str	r3, [r2, #0]
		if (TxCnt == 1)
 8005338:	4b0f      	ldr	r3, [pc, #60]	@ (8005378 <PutcUART2TxData+0x90>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2b01      	cmp	r3, #1
 800533e:	d10d      	bne.n	800535c <PutcUART2TxData+0x74>
		  {
			// Starting Transmit process
			if (HAL_UART_Transmit_IT(&huart2,TxBuf + TxOpnt,1) != HAL_OK)
 8005340:	4b10      	ldr	r3, [pc, #64]	@ (8005384 <PutcUART2TxData+0x9c>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a0e      	ldr	r2, [pc, #56]	@ (8005380 <PutcUART2TxData+0x98>)
 8005346:	4413      	add	r3, r2
 8005348:	2201      	movs	r2, #1
 800534a:	4619      	mov	r1, r3
 800534c:	480e      	ldr	r0, [pc, #56]	@ (8005388 <PutcUART2TxData+0xa0>)
 800534e:	f003 fddb 	bl	8008f08 <HAL_UART_Transmit_IT>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	d001      	beq.n	800535c <PutcUART2TxData+0x74>
			  {
			    Error_Handler();
 8005358:	f7ff fb44 	bl	80049e4 <Error_Handler>
			  }
		  }
		if (!prim) __enable_irq();
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d101      	bne.n	8005366 <PutcUART2TxData+0x7e>
  __ASM volatile ("cpsie i" : : : "memory");
 8005362:	b662      	cpsie	i
}
 8005364:	bf00      	nop
		return(SUCCESS);
 8005366:	2300      	movs	r3, #0
 8005368:	e002      	b.n	8005370 <PutcUART2TxData+0x88>
	  }
	else
	  {
		// TX Buffer full: character is discarded
		SendErrorLEDSignal();
 800536a:	f7ff faff 	bl	800496c <SendErrorLEDSignal>
		return(ERROR);
 800536e:	2301      	movs	r3, #1
	  }
}
 8005370:	4618      	mov	r0, r3
 8005372:	3710      	adds	r7, #16
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}
 8005378:	20012714 	.word	0x20012714
 800537c:	2001270c 	.word	0x2001270c
 8005380:	2001170c 	.word	0x2001170c
 8005384:	20012710 	.word	0x20012710
 8005388:	20000474 	.word	0x20000474

0800538c <PutsUART2TxData>:
  * @param  message	the string to be transferred
  * @param  maxsize	maximal size of the message buffer
  * @retval SUCCESS / ERROR
  */
uint32_t PutsUART2TxData(uint8_t *message, int maxsize)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
	uint32_t index = 0, status = SUCCESS;
 8005396:	2300      	movs	r3, #0
 8005398:	60fb      	str	r3, [r7, #12]
 800539a:	2300      	movs	r3, #0
 800539c:	60bb      	str	r3, [r7, #8]

	while (index < maxsize && message[index] != NUL_C)
 800539e:	e00d      	b.n	80053bc <PutsUART2TxData+0x30>
	  {
		status = PutcUART2TxData(message[index]);
 80053a0:	687a      	ldr	r2, [r7, #4]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	4413      	add	r3, r2
 80053a6:	781b      	ldrb	r3, [r3, #0]
 80053a8:	4618      	mov	r0, r3
 80053aa:	f7ff ff9d 	bl	80052e8 <PutcUART2TxData>
 80053ae:	60b8      	str	r0, [r7, #8]
		if (status != SUCCESS) break;
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d10d      	bne.n	80053d2 <PutsUART2TxData+0x46>
		index++;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	3301      	adds	r3, #1
 80053ba:	60fb      	str	r3, [r7, #12]
	while (index < maxsize && message[index] != NUL_C)
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	68fa      	ldr	r2, [r7, #12]
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d207      	bcs.n	80053d4 <PutsUART2TxData+0x48>
 80053c4:	687a      	ldr	r2, [r7, #4]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	4413      	add	r3, r2
 80053ca:	781b      	ldrb	r3, [r3, #0]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d1e7      	bne.n	80053a0 <PutsUART2TxData+0x14>
 80053d0:	e000      	b.n	80053d4 <PutsUART2TxData+0x48>
		if (status != SUCCESS) break;
 80053d2:	bf00      	nop
	  }
	return(status);
 80053d4:	68bb      	ldr	r3, [r7, #8]
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3710      	adds	r7, #16
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
	...

080053e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80053e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005418 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80053e4:	f7ff fe6e 	bl	80050c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80053e8:	480c      	ldr	r0, [pc, #48]	@ (800541c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80053ea:	490d      	ldr	r1, [pc, #52]	@ (8005420 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80053ec:	4a0d      	ldr	r2, [pc, #52]	@ (8005424 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80053ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80053f0:	e002      	b.n	80053f8 <LoopCopyDataInit>

080053f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80053f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80053f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80053f6:	3304      	adds	r3, #4

080053f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80053f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80053fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80053fc:	d3f9      	bcc.n	80053f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80053fe:	4a0a      	ldr	r2, [pc, #40]	@ (8005428 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005400:	4c0a      	ldr	r4, [pc, #40]	@ (800542c <LoopFillZerobss+0x22>)
  movs r3, #0
 8005402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005404:	e001      	b.n	800540a <LoopFillZerobss>

08005406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005408:	3204      	adds	r2, #4

0800540a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800540a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800540c:	d3fb      	bcc.n	8005406 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800540e:	f005 f88f 	bl	800a530 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005412:	f7fc f845 	bl	80014a0 <main>
  bx  lr    
 8005416:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005418:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800541c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005420:	2000027c 	.word	0x2000027c
  ldr r2, =_sidata
 8005424:	0800e078 	.word	0x0800e078
  ldr r2, =_sbss
 8005428:	20000280 	.word	0x20000280
  ldr r4, =_ebss
 800542c:	20012868 	.word	0x20012868

08005430 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005430:	e7fe      	b.n	8005430 <DMA1_Stream0_IRQHandler>
	...

08005434 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005438:	4b0e      	ldr	r3, [pc, #56]	@ (8005474 <HAL_Init+0x40>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a0d      	ldr	r2, [pc, #52]	@ (8005474 <HAL_Init+0x40>)
 800543e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005442:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005444:	4b0b      	ldr	r3, [pc, #44]	@ (8005474 <HAL_Init+0x40>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a0a      	ldr	r2, [pc, #40]	@ (8005474 <HAL_Init+0x40>)
 800544a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800544e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005450:	4b08      	ldr	r3, [pc, #32]	@ (8005474 <HAL_Init+0x40>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a07      	ldr	r2, [pc, #28]	@ (8005474 <HAL_Init+0x40>)
 8005456:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800545a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800545c:	2003      	movs	r0, #3
 800545e:	f000 ff7f 	bl	8006360 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005462:	2000      	movs	r0, #0
 8005464:	f000 f808 	bl	8005478 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005468:	f7ff fac2 	bl	80049f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	bd80      	pop	{r7, pc}
 8005472:	bf00      	nop
 8005474:	40023c00 	.word	0x40023c00

08005478 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b082      	sub	sp, #8
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005480:	4b12      	ldr	r3, [pc, #72]	@ (80054cc <HAL_InitTick+0x54>)
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	4b12      	ldr	r3, [pc, #72]	@ (80054d0 <HAL_InitTick+0x58>)
 8005486:	781b      	ldrb	r3, [r3, #0]
 8005488:	4619      	mov	r1, r3
 800548a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800548e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005492:	fbb2 f3f3 	udiv	r3, r2, r3
 8005496:	4618      	mov	r0, r3
 8005498:	f000 ff97 	bl	80063ca <HAL_SYSTICK_Config>
 800549c:	4603      	mov	r3, r0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d001      	beq.n	80054a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e00e      	b.n	80054c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2b0f      	cmp	r3, #15
 80054aa:	d80a      	bhi.n	80054c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80054ac:	2200      	movs	r2, #0
 80054ae:	6879      	ldr	r1, [r7, #4]
 80054b0:	f04f 30ff 	mov.w	r0, #4294967295
 80054b4:	f000 ff5f 	bl	8006376 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80054b8:	4a06      	ldr	r2, [pc, #24]	@ (80054d4 <HAL_InitTick+0x5c>)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80054be:	2300      	movs	r3, #0
 80054c0:	e000      	b.n	80054c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3708      	adds	r7, #8
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	200000a8 	.word	0x200000a8
 80054d0:	200000b0 	.word	0x200000b0
 80054d4:	200000ac 	.word	0x200000ac

080054d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80054d8:	b480      	push	{r7}
 80054da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80054dc:	4b06      	ldr	r3, [pc, #24]	@ (80054f8 <HAL_IncTick+0x20>)
 80054de:	781b      	ldrb	r3, [r3, #0]
 80054e0:	461a      	mov	r2, r3
 80054e2:	4b06      	ldr	r3, [pc, #24]	@ (80054fc <HAL_IncTick+0x24>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4413      	add	r3, r2
 80054e8:	4a04      	ldr	r2, [pc, #16]	@ (80054fc <HAL_IncTick+0x24>)
 80054ea:	6013      	str	r3, [r2, #0]
}
 80054ec:	bf00      	nop
 80054ee:	46bd      	mov	sp, r7
 80054f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f4:	4770      	bx	lr
 80054f6:	bf00      	nop
 80054f8:	200000b0 	.word	0x200000b0
 80054fc:	20012718 	.word	0x20012718

08005500 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005500:	b480      	push	{r7}
 8005502:	af00      	add	r7, sp, #0
  return uwTick;
 8005504:	4b03      	ldr	r3, [pc, #12]	@ (8005514 <HAL_GetTick+0x14>)
 8005506:	681b      	ldr	r3, [r3, #0]
}
 8005508:	4618      	mov	r0, r3
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr
 8005512:	bf00      	nop
 8005514:	20012718 	.word	0x20012718

08005518 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b084      	sub	sp, #16
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005520:	f7ff ffee 	bl	8005500 <HAL_GetTick>
 8005524:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005530:	d005      	beq.n	800553e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005532:	4b0a      	ldr	r3, [pc, #40]	@ (800555c <HAL_Delay+0x44>)
 8005534:	781b      	ldrb	r3, [r3, #0]
 8005536:	461a      	mov	r2, r3
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	4413      	add	r3, r2
 800553c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800553e:	bf00      	nop
 8005540:	f7ff ffde 	bl	8005500 <HAL_GetTick>
 8005544:	4602      	mov	r2, r0
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	1ad3      	subs	r3, r2, r3
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	429a      	cmp	r2, r3
 800554e:	d8f7      	bhi.n	8005540 <HAL_Delay+0x28>
  {
  }
}
 8005550:	bf00      	nop
 8005552:	bf00      	nop
 8005554:	3710      	adds	r7, #16
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	200000b0 	.word	0x200000b0

08005560 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b084      	sub	sp, #16
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005568:	2300      	movs	r3, #0
 800556a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d101      	bne.n	8005576 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e033      	b.n	80055de <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557a:	2b00      	cmp	r3, #0
 800557c:	d109      	bne.n	8005592 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f7ff fa5e 	bl	8004a40 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005596:	f003 0310 	and.w	r3, r3, #16
 800559a:	2b00      	cmp	r3, #0
 800559c:	d118      	bne.n	80055d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80055a6:	f023 0302 	bic.w	r3, r3, #2
 80055aa:	f043 0202 	orr.w	r2, r3, #2
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 fa68 	bl	8005a88 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c2:	f023 0303 	bic.w	r3, r3, #3
 80055c6:	f043 0201 	orr.w	r2, r3, #1
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	641a      	str	r2, [r3, #64]	@ 0x40
 80055ce:	e001      	b.n	80055d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2200      	movs	r2, #0
 80055d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80055dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3710      	adds	r7, #16
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}

080055e6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b086      	sub	sp, #24
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80055ee:	2300      	movs	r3, #0
 80055f0:	617b      	str	r3, [r7, #20]
 80055f2:	2300      	movs	r3, #0
 80055f4:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f003 0302 	and.w	r3, r3, #2
 800560c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	f003 0320 	and.w	r3, r3, #32
 8005614:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d049      	beq.n	80056b0 <HAL_ADC_IRQHandler+0xca>
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d046      	beq.n	80056b0 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005626:	f003 0310 	and.w	r3, r3, #16
 800562a:	2b00      	cmp	r3, #0
 800562c:	d105      	bne.n	800563a <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005632:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d12b      	bne.n	80056a0 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800564c:	2b00      	cmp	r3, #0
 800564e:	d127      	bne.n	80056a0 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005656:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800565a:	2b00      	cmp	r3, #0
 800565c:	d006      	beq.n	800566c <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005668:	2b00      	cmp	r3, #0
 800566a:	d119      	bne.n	80056a0 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	685a      	ldr	r2, [r3, #4]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f022 0220 	bic.w	r2, r2, #32
 800567a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005680:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d105      	bne.n	80056a0 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005698:	f043 0201 	orr.w	r2, r3, #1
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f000 f8b0 	bl	8005806 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f06f 0212 	mvn.w	r2, #18
 80056ae:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f003 0304 	and.w	r3, r3, #4
 80056b6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056be:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d057      	beq.n	8005776 <HAL_ADC_IRQHandler+0x190>
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d054      	beq.n	8005776 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d0:	f003 0310 	and.w	r3, r3, #16
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d105      	bne.n	80056e4 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056dc:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d139      	bne.n	8005766 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056f8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d006      	beq.n	800570e <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800570a:	2b00      	cmp	r3, #0
 800570c:	d12b      	bne.n	8005766 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005718:	2b00      	cmp	r3, #0
 800571a:	d124      	bne.n	8005766 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005726:	2b00      	cmp	r3, #0
 8005728:	d11d      	bne.n	8005766 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800572e:	2b00      	cmp	r3, #0
 8005730:	d119      	bne.n	8005766 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	685a      	ldr	r2, [r3, #4]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005740:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005746:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005752:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005756:	2b00      	cmp	r3, #0
 8005758:	d105      	bne.n	8005766 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800575e:	f043 0201 	orr.w	r2, r3, #1
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f7fb fc62 	bl	8001030 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f06f 020c 	mvn.w	r2, #12
 8005774:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005784:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d017      	beq.n	80057bc <HAL_ADC_IRQHandler+0x1d6>
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d014      	beq.n	80057bc <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0301 	and.w	r3, r3, #1
 800579c:	2b01      	cmp	r3, #1
 800579e:	d10d      	bne.n	80057bc <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f000 f834 	bl	800581a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f06f 0201 	mvn.w	r2, #1
 80057ba:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f003 0320 	and.w	r3, r3, #32
 80057c2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80057ca:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d015      	beq.n	80057fe <HAL_ADC_IRQHandler+0x218>
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d012      	beq.n	80057fe <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057dc:	f043 0202 	orr.w	r2, r3, #2
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f06f 0220 	mvn.w	r2, #32
 80057ec:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 f81d 	bl	800582e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f06f 0220 	mvn.w	r2, #32
 80057fc:	601a      	str	r2, [r3, #0]
  }
}
 80057fe:	bf00      	nop
 8005800:	3718      	adds	r7, #24
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}

08005806 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005806:	b480      	push	{r7}
 8005808:	b083      	sub	sp, #12
 800580a:	af00      	add	r7, sp, #0
 800580c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800580e:	bf00      	nop
 8005810:	370c      	adds	r7, #12
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr

0800581a <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800581a:	b480      	push	{r7}
 800581c:	b083      	sub	sp, #12
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8005822:	bf00      	nop
 8005824:	370c      	adds	r7, #12
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr

0800582e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800582e:	b480      	push	{r7}
 8005830:	b083      	sub	sp, #12
 8005832:	af00      	add	r7, sp, #0
 8005834:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005836:	bf00      	nop
 8005838:	370c      	adds	r7, #12
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr
	...

08005844 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005844:	b480      	push	{r7}
 8005846:	b085      	sub	sp, #20
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800584e:	2300      	movs	r3, #0
 8005850:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005858:	2b01      	cmp	r3, #1
 800585a:	d101      	bne.n	8005860 <HAL_ADC_ConfigChannel+0x1c>
 800585c:	2302      	movs	r3, #2
 800585e:	e105      	b.n	8005a6c <HAL_ADC_ConfigChannel+0x228>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	2b09      	cmp	r3, #9
 800586e:	d925      	bls.n	80058bc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68d9      	ldr	r1, [r3, #12]
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	b29b      	uxth	r3, r3
 800587c:	461a      	mov	r2, r3
 800587e:	4613      	mov	r3, r2
 8005880:	005b      	lsls	r3, r3, #1
 8005882:	4413      	add	r3, r2
 8005884:	3b1e      	subs	r3, #30
 8005886:	2207      	movs	r2, #7
 8005888:	fa02 f303 	lsl.w	r3, r2, r3
 800588c:	43da      	mvns	r2, r3
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	400a      	ands	r2, r1
 8005894:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	68d9      	ldr	r1, [r3, #12]
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	689a      	ldr	r2, [r3, #8]
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	4618      	mov	r0, r3
 80058a8:	4603      	mov	r3, r0
 80058aa:	005b      	lsls	r3, r3, #1
 80058ac:	4403      	add	r3, r0
 80058ae:	3b1e      	subs	r3, #30
 80058b0:	409a      	lsls	r2, r3
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	430a      	orrs	r2, r1
 80058b8:	60da      	str	r2, [r3, #12]
 80058ba:	e022      	b.n	8005902 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	6919      	ldr	r1, [r3, #16]
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	461a      	mov	r2, r3
 80058ca:	4613      	mov	r3, r2
 80058cc:	005b      	lsls	r3, r3, #1
 80058ce:	4413      	add	r3, r2
 80058d0:	2207      	movs	r2, #7
 80058d2:	fa02 f303 	lsl.w	r3, r2, r3
 80058d6:	43da      	mvns	r2, r3
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	400a      	ands	r2, r1
 80058de:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	6919      	ldr	r1, [r3, #16]
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	689a      	ldr	r2, [r3, #8]
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	b29b      	uxth	r3, r3
 80058f0:	4618      	mov	r0, r3
 80058f2:	4603      	mov	r3, r0
 80058f4:	005b      	lsls	r3, r3, #1
 80058f6:	4403      	add	r3, r0
 80058f8:	409a      	lsls	r2, r3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	430a      	orrs	r2, r1
 8005900:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	2b06      	cmp	r3, #6
 8005908:	d824      	bhi.n	8005954 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	685a      	ldr	r2, [r3, #4]
 8005914:	4613      	mov	r3, r2
 8005916:	009b      	lsls	r3, r3, #2
 8005918:	4413      	add	r3, r2
 800591a:	3b05      	subs	r3, #5
 800591c:	221f      	movs	r2, #31
 800591e:	fa02 f303 	lsl.w	r3, r2, r3
 8005922:	43da      	mvns	r2, r3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	400a      	ands	r2, r1
 800592a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	b29b      	uxth	r3, r3
 8005938:	4618      	mov	r0, r3
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	685a      	ldr	r2, [r3, #4]
 800593e:	4613      	mov	r3, r2
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	4413      	add	r3, r2
 8005944:	3b05      	subs	r3, #5
 8005946:	fa00 f203 	lsl.w	r2, r0, r3
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	430a      	orrs	r2, r1
 8005950:	635a      	str	r2, [r3, #52]	@ 0x34
 8005952:	e04c      	b.n	80059ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	2b0c      	cmp	r3, #12
 800595a:	d824      	bhi.n	80059a6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	685a      	ldr	r2, [r3, #4]
 8005966:	4613      	mov	r3, r2
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	4413      	add	r3, r2
 800596c:	3b23      	subs	r3, #35	@ 0x23
 800596e:	221f      	movs	r2, #31
 8005970:	fa02 f303 	lsl.w	r3, r2, r3
 8005974:	43da      	mvns	r2, r3
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	400a      	ands	r2, r1
 800597c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	b29b      	uxth	r3, r3
 800598a:	4618      	mov	r0, r3
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	685a      	ldr	r2, [r3, #4]
 8005990:	4613      	mov	r3, r2
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	4413      	add	r3, r2
 8005996:	3b23      	subs	r3, #35	@ 0x23
 8005998:	fa00 f203 	lsl.w	r2, r0, r3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	430a      	orrs	r2, r1
 80059a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80059a4:	e023      	b.n	80059ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	685a      	ldr	r2, [r3, #4]
 80059b0:	4613      	mov	r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	4413      	add	r3, r2
 80059b6:	3b41      	subs	r3, #65	@ 0x41
 80059b8:	221f      	movs	r2, #31
 80059ba:	fa02 f303 	lsl.w	r3, r2, r3
 80059be:	43da      	mvns	r2, r3
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	400a      	ands	r2, r1
 80059c6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	b29b      	uxth	r3, r3
 80059d4:	4618      	mov	r0, r3
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	685a      	ldr	r2, [r3, #4]
 80059da:	4613      	mov	r3, r2
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	4413      	add	r3, r2
 80059e0:	3b41      	subs	r3, #65	@ 0x41
 80059e2:	fa00 f203 	lsl.w	r2, r0, r3
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	430a      	orrs	r2, r1
 80059ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80059ee:	4b22      	ldr	r3, [pc, #136]	@ (8005a78 <HAL_ADC_ConfigChannel+0x234>)
 80059f0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a21      	ldr	r2, [pc, #132]	@ (8005a7c <HAL_ADC_ConfigChannel+0x238>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d109      	bne.n	8005a10 <HAL_ADC_ConfigChannel+0x1cc>
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	2b12      	cmp	r3, #18
 8005a02:	d105      	bne.n	8005a10 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a19      	ldr	r2, [pc, #100]	@ (8005a7c <HAL_ADC_ConfigChannel+0x238>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d123      	bne.n	8005a62 <HAL_ADC_ConfigChannel+0x21e>
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	2b10      	cmp	r3, #16
 8005a20:	d003      	beq.n	8005a2a <HAL_ADC_ConfigChannel+0x1e6>
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	2b11      	cmp	r3, #17
 8005a28:	d11b      	bne.n	8005a62 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	2b10      	cmp	r3, #16
 8005a3c:	d111      	bne.n	8005a62 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005a3e:	4b10      	ldr	r3, [pc, #64]	@ (8005a80 <HAL_ADC_ConfigChannel+0x23c>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a10      	ldr	r2, [pc, #64]	@ (8005a84 <HAL_ADC_ConfigChannel+0x240>)
 8005a44:	fba2 2303 	umull	r2, r3, r2, r3
 8005a48:	0c9a      	lsrs	r2, r3, #18
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	4413      	add	r3, r2
 8005a50:	005b      	lsls	r3, r3, #1
 8005a52:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005a54:	e002      	b.n	8005a5c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	3b01      	subs	r3, #1
 8005a5a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1f9      	bne.n	8005a56 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2200      	movs	r2, #0
 8005a66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005a6a:	2300      	movs	r3, #0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3714      	adds	r7, #20
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr
 8005a78:	40012300 	.word	0x40012300
 8005a7c:	40012000 	.word	0x40012000
 8005a80:	200000a8 	.word	0x200000a8
 8005a84:	431bde83 	.word	0x431bde83

08005a88 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b085      	sub	sp, #20
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a90:	4b79      	ldr	r3, [pc, #484]	@ (8005c78 <ADC_Init+0x1f0>)
 8005a92:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	685a      	ldr	r2, [r3, #4]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	431a      	orrs	r2, r3
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	685a      	ldr	r2, [r3, #4]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005abc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	6859      	ldr	r1, [r3, #4]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	691b      	ldr	r3, [r3, #16]
 8005ac8:	021a      	lsls	r2, r3, #8
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	430a      	orrs	r2, r1
 8005ad0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005ae0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	6859      	ldr	r1, [r3, #4]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	689a      	ldr	r2, [r3, #8]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	430a      	orrs	r2, r1
 8005af2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	689a      	ldr	r2, [r3, #8]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	6899      	ldr	r1, [r3, #8]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	68da      	ldr	r2, [r3, #12]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	430a      	orrs	r2, r1
 8005b14:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b1a:	4a58      	ldr	r2, [pc, #352]	@ (8005c7c <ADC_Init+0x1f4>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d022      	beq.n	8005b66 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	689a      	ldr	r2, [r3, #8]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005b2e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	6899      	ldr	r1, [r3, #8]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	689a      	ldr	r2, [r3, #8]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005b50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	6899      	ldr	r1, [r3, #8]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	430a      	orrs	r2, r1
 8005b62:	609a      	str	r2, [r3, #8]
 8005b64:	e00f      	b.n	8005b86 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	689a      	ldr	r2, [r3, #8]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005b74:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	689a      	ldr	r2, [r3, #8]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005b84:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	689a      	ldr	r2, [r3, #8]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f022 0202 	bic.w	r2, r2, #2
 8005b94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	6899      	ldr	r1, [r3, #8]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	7e1b      	ldrb	r3, [r3, #24]
 8005ba0:	005a      	lsls	r2, r3, #1
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	430a      	orrs	r2, r1
 8005ba8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d01b      	beq.n	8005bec <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	685a      	ldr	r2, [r3, #4]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005bc2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	685a      	ldr	r2, [r3, #4]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005bd2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	6859      	ldr	r1, [r3, #4]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bde:	3b01      	subs	r3, #1
 8005be0:	035a      	lsls	r2, r3, #13
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	430a      	orrs	r2, r1
 8005be8:	605a      	str	r2, [r3, #4]
 8005bea:	e007      	b.n	8005bfc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	685a      	ldr	r2, [r3, #4]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005bfa:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005c0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	69db      	ldr	r3, [r3, #28]
 8005c16:	3b01      	subs	r3, #1
 8005c18:	051a      	lsls	r2, r3, #20
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	430a      	orrs	r2, r1
 8005c20:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	689a      	ldr	r2, [r3, #8]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005c30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	6899      	ldr	r1, [r3, #8]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005c3e:	025a      	lsls	r2, r3, #9
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	430a      	orrs	r2, r1
 8005c46:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	689a      	ldr	r2, [r3, #8]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6899      	ldr	r1, [r3, #8]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	695b      	ldr	r3, [r3, #20]
 8005c62:	029a      	lsls	r2, r3, #10
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	609a      	str	r2, [r3, #8]
}
 8005c6c:	bf00      	nop
 8005c6e:	3714      	adds	r7, #20
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr
 8005c78:	40012300 	.word	0x40012300
 8005c7c:	0f000001 	.word	0x0f000001

08005c80 <HAL_ADCEx_InjectedStart_IT>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b087      	sub	sp, #28
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	617b      	str	r3, [r7, #20]
 8005c90:	2300      	movs	r3, #0
 8005c92:	613b      	str	r3, [r7, #16]
  ADC_Common_TypeDef *tmpADC_Common;

  /* Process locked */
  __HAL_LOCK(hadc);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d101      	bne.n	8005ca2 <HAL_ADCEx_InjectedStart_IT+0x22>
 8005c9e:	2302      	movs	r3, #2
 8005ca0:	e0b2      	b.n	8005e08 <HAL_ADCEx_InjectedStart_IT+0x188>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */

  /* Check if ADC peripheral is disabled in order to enable it and wait during
     Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	f003 0301 	and.w	r3, r3, #1
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d018      	beq.n	8005cea <HAL_ADCEx_InjectedStart_IT+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	689a      	ldr	r2, [r3, #8]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f042 0201 	orr.w	r2, r2, #1
 8005cc6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005cc8:	4b52      	ldr	r3, [pc, #328]	@ (8005e14 <HAL_ADCEx_InjectedStart_IT+0x194>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a52      	ldr	r2, [pc, #328]	@ (8005e18 <HAL_ADCEx_InjectedStart_IT+0x198>)
 8005cce:	fba2 2303 	umull	r2, r3, r2, r3
 8005cd2:	0c9a      	lsrs	r2, r3, #18
 8005cd4:	4613      	mov	r3, r2
 8005cd6:	005b      	lsls	r3, r3, #1
 8005cd8:	4413      	add	r3, r2
 8005cda:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005cdc:	e002      	b.n	8005ce4 <HAL_ADCEx_InjectedStart_IT+0x64>
    {
      counter--;
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d1f9      	bne.n	8005cde <HAL_ADCEx_InjectedStart_IT+0x5e>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	689b      	ldr	r3, [r3, #8]
 8005cf0:	f003 0301 	and.w	r3, r3, #1
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d17a      	bne.n	8005dee <HAL_ADCEx_InjectedStart_IT+0x16e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cfc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005d00:	f023 0301 	bic.w	r3, r3, #1
 8005d04:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d102      	bne.n	8005d1e <HAL_ADCEx_InjectedStart_IT+0x9e>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f06f 0204 	mvn.w	r2, #4
 8005d2e:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for injected channels */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	685a      	ldr	r2, [r3, #4]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005d3e:	605a      	str	r2, [r3, #4]

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005d40:	4b36      	ldr	r3, [pc, #216]	@ (8005e1c <HAL_ADCEx_InjectedStart_IT+0x19c>)
 8005d42:	60fb      	str	r3, [r7, #12]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	f003 031f 	and.w	r3, r3, #31
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d124      	bne.n	8005d9a <HAL_ADCEx_InjectedStart_IT+0x11a>
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	bf0c      	ite	eq
 8005d5e:	2301      	moveq	r3, #1
 8005d60:	2300      	movne	r3, #0
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	bf0c      	ite	eq
 8005d74:	2301      	moveq	r3, #1
 8005d76:	2300      	movne	r3, #0
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	613b      	str	r3, [r7, #16]
      if (tmp1 && tmp2)
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d041      	beq.n	8005e06 <HAL_ADCEx_InjectedStart_IT+0x186>
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d03e      	beq.n	8005e06 <HAL_ADCEx_InjectedStart_IT+0x186>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	689a      	ldr	r2, [r3, #8]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8005d96:	609a      	str	r2, [r3, #8]
 8005d98:	e035      	b.n	8005e06 <HAL_ADCEx_InjectedStart_IT+0x186>
      }
    }
    else
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	bf0c      	ite	eq
 8005da8:	2301      	moveq	r3, #1
 8005daa:	2300      	movne	r3, #0
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	bf0c      	ite	eq
 8005dbe:	2301      	moveq	r3, #1
 8005dc0:	2300      	movne	r3, #0
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	613b      	str	r3, [r7, #16]
      if ((hadc->Instance == ADC1) && tmp1 && tmp2)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a15      	ldr	r2, [pc, #84]	@ (8005e20 <HAL_ADCEx_InjectedStart_IT+0x1a0>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d11a      	bne.n	8005e06 <HAL_ADCEx_InjectedStart_IT+0x186>
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d017      	beq.n	8005e06 <HAL_ADCEx_InjectedStart_IT+0x186>
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d014      	beq.n	8005e06 <HAL_ADCEx_InjectedStart_IT+0x186>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	689a      	ldr	r2, [r3, #8]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8005dea:	609a      	str	r2, [r3, #8]
 8005dec:	e00b      	b.n	8005e06 <HAL_ADCEx_InjectedStart_IT+0x186>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005df2:	f043 0210 	orr.w	r2, r3, #16
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dfe:	f043 0201 	orr.w	r2, r3, #1
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	371c      	adds	r7, #28
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr
 8005e14:	200000a8 	.word	0x200000a8
 8005e18:	431bde83 	.word	0x431bde83
 8005e1c:	40012300 	.word	0x40012300
 8005e20:	40012000 	.word	0x40012000

08005e24 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval None
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0U;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Clear injected group conversion flag to have similar behaviour as        */
  /* regular group: reading data register also clears end of conversion flag. */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f06f 0204 	mvn.w	r2, #4
 8005e3a:	601a      	str	r2, [r3, #0]

  /* Return the selected ADC converted value */
  switch (InjectedRank)
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	3b01      	subs	r3, #1
 8005e40:	2b03      	cmp	r3, #3
 8005e42:	d81f      	bhi.n	8005e84 <HAL_ADCEx_InjectedGetValue+0x60>
 8005e44:	a201      	add	r2, pc, #4	@ (adr r2, 8005e4c <HAL_ADCEx_InjectedGetValue+0x28>)
 8005e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e4a:	bf00      	nop
 8005e4c:	08005e7b 	.word	0x08005e7b
 8005e50:	08005e71 	.word	0x08005e71
 8005e54:	08005e67 	.word	0x08005e67
 8005e58:	08005e5d 	.word	0x08005e5d
  {
    case ADC_INJECTED_RANK_4:
    {
      tmp =  hadc->Instance->JDR4;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e62:	60fb      	str	r3, [r7, #12]
    }
    break;
 8005e64:	e00f      	b.n	8005e86 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3:
    {
      tmp =  hadc->Instance->JDR3;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e6c:	60fb      	str	r3, [r7, #12]
    }
    break;
 8005e6e:	e00a      	b.n	8005e86 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2:
    {
      tmp =  hadc->Instance->JDR2;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e76:	60fb      	str	r3, [r7, #12]
    }
    break;
 8005e78:	e005      	b.n	8005e86 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    {
      tmp =  hadc->Instance->JDR1;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e80:	60fb      	str	r3, [r7, #12]
    }
    break;
 8005e82:	e000      	b.n	8005e86 <HAL_ADCEx_InjectedGetValue+0x62>
    default:
      break;
 8005e84:	bf00      	nop
  }
  return tmp;
 8005e86:	68fb      	ldr	r3, [r7, #12]
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3714      	adds	r7, #20
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr

08005e94 <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b085      	sub	sp, #20
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d101      	bne.n	8005eac <HAL_ADCEx_InjectedConfigChannel+0x18>
 8005ea8:	2302      	movs	r3, #2
 8005eaa:	e17d      	b.n	80061a8 <HAL_ADCEx_InjectedConfigChannel+0x314>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	2b09      	cmp	r3, #9
 8005eba:	d925      	bls.n	8005f08 <HAL_ADCEx_InjectedConfigChannel+0x74>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68d9      	ldr	r1, [r3, #12]
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	461a      	mov	r2, r3
 8005eca:	4613      	mov	r3, r2
 8005ecc:	005b      	lsls	r3, r3, #1
 8005ece:	4413      	add	r3, r2
 8005ed0:	3b1e      	subs	r3, #30
 8005ed2:	2207      	movs	r2, #7
 8005ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed8:	43da      	mvns	r2, r3
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	400a      	ands	r2, r1
 8005ee0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68d9      	ldr	r1, [r3, #12]
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	689a      	ldr	r2, [r3, #8]
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	005b      	lsls	r3, r3, #1
 8005ef8:	4403      	add	r3, r0
 8005efa:	3b1e      	subs	r3, #30
 8005efc:	409a      	lsls	r2, r3
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	430a      	orrs	r2, r1
 8005f04:	60da      	str	r2, [r3, #12]
 8005f06:	e022      	b.n	8005f4e <HAL_ADCEx_InjectedConfigChannel+0xba>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	6919      	ldr	r1, [r3, #16]
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	461a      	mov	r2, r3
 8005f16:	4613      	mov	r3, r2
 8005f18:	005b      	lsls	r3, r3, #1
 8005f1a:	4413      	add	r3, r2
 8005f1c:	2207      	movs	r2, #7
 8005f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f22:	43da      	mvns	r2, r3
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	400a      	ands	r2, r1
 8005f2a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	6919      	ldr	r1, [r3, #16]
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	689a      	ldr	r2, [r3, #8]
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	4603      	mov	r3, r0
 8005f40:	005b      	lsls	r3, r3, #1
 8005f42:	4403      	add	r3, r0
 8005f44:	409a      	lsls	r2, r3
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	430a      	orrs	r2, r1
 8005f4c:	611a      	str	r2, [r3, #16]
  }

  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8005f5c:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	691b      	ldr	r3, [r3, #16]
 8005f68:	3b01      	subs	r3, #1
 8005f6a:	051a      	lsls	r2, r3, #20
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	430a      	orrs	r2, r1
 8005f72:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Rank configuration */

  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank, sConfigInjected->InjectedNbrOfConversion);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	b2da      	uxtb	r2, r3
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	b2db      	uxtb	r3, r3
 8005f86:	1ad3      	subs	r3, r2, r3
 8005f88:	b2db      	uxtb	r3, r3
 8005f8a:	3303      	adds	r3, #3
 8005f8c:	b2db      	uxtb	r3, r3
 8005f8e:	461a      	mov	r2, r3
 8005f90:	4613      	mov	r3, r2
 8005f92:	009b      	lsls	r3, r3, #2
 8005f94:	4413      	add	r3, r2
 8005f96:	221f      	movs	r2, #31
 8005f98:	fa02 f303 	lsl.w	r3, r2, r3
 8005f9c:	43da      	mvns	r2, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	400a      	ands	r2, r1
 8005fa4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank, sConfigInjected->InjectedNbrOfConversion);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	b2da      	uxtb	r2, r3
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	691b      	ldr	r3, [r3, #16]
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	1ad3      	subs	r3, r2, r3
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	3303      	adds	r3, #3
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	461a      	mov	r2, r3
 8005fca:	4613      	mov	r3, r2
 8005fcc:	009b      	lsls	r3, r3, #2
 8005fce:	4413      	add	r3, r2
 8005fd0:	fa00 f203 	lsl.w	r2, r0, r3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	430a      	orrs	r2, r1
 8005fda:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	699b      	ldr	r3, [r3, #24]
 8005fe0:	4a74      	ldr	r2, [pc, #464]	@ (80061b4 <HAL_ADCEx_InjectedConfigChannel+0x320>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d022      	beq.n	800602c <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	689a      	ldr	r2, [r3, #8]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 8005ff4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	6899      	ldr	r1, [r3, #8]
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	699a      	ldr	r2, [r3, #24]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	430a      	orrs	r2, r1
 8006006:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	689a      	ldr	r2, [r3, #8]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8006016:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	6899      	ldr	r1, [r3, #8]
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	69da      	ldr	r2, [r3, #28]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	430a      	orrs	r2, r1
 8006028:	609a      	str	r2, [r3, #8]
 800602a:	e00f      	b.n	800604c <HAL_ADCEx_InjectedConfigChannel+0x1b8>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	689a      	ldr	r2, [r3, #8]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 800603a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	689a      	ldr	r2, [r3, #8]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 800604a:	609a      	str	r2, [r3, #8]
  }

  if (sConfigInjected->AutoInjectedConv != DISABLE)
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	7d5b      	ldrb	r3, [r3, #21]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d008      	beq.n	8006066 <HAL_ADCEx_InjectedConfigChannel+0x1d2>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	685a      	ldr	r2, [r3, #4]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006062:	605a      	str	r2, [r3, #4]
 8006064:	e007      	b.n	8006076 <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	685a      	ldr	r2, [r3, #4]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006074:	605a      	str	r2, [r3, #4]
  }

  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	7d1b      	ldrb	r3, [r3, #20]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d008      	beq.n	8006090 <HAL_ADCEx_InjectedConfigChannel+0x1fc>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	685a      	ldr	r2, [r3, #4]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800608c:	605a      	str	r2, [r3, #4]
 800608e:	e007      	b.n	80060a0 <HAL_ADCEx_InjectedConfigChannel+0x20c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	685a      	ldr	r2, [r3, #4]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800609e:	605a      	str	r2, [r3, #4]
  }

  switch (sConfigInjected->InjectedRank)
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	2b03      	cmp	r3, #3
 80060a6:	d02e      	beq.n	8006106 <HAL_ADCEx_InjectedConfigChannel+0x272>
 80060a8:	2b03      	cmp	r3, #3
 80060aa:	d840      	bhi.n	800612e <HAL_ADCEx_InjectedConfigChannel+0x29a>
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d002      	beq.n	80060b6 <HAL_ADCEx_InjectedConfigChannel+0x222>
 80060b0:	2b02      	cmp	r3, #2
 80060b2:	d014      	beq.n	80060de <HAL_ADCEx_InjectedConfigChannel+0x24a>
 80060b4:	e03b      	b.n	800612e <HAL_ADCEx_InjectedConfigChannel+0x29a>
  {
    case 1U:
      /* Set injected channel 1 offset */
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	695b      	ldr	r3, [r3, #20]
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	6812      	ldr	r2, [r2, #0]
 80060c0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80060c4:	f023 030f 	bic.w	r3, r3, #15
 80060c8:	6153      	str	r3, [r2, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	6959      	ldr	r1, [r3, #20]
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	68da      	ldr	r2, [r3, #12]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	430a      	orrs	r2, r1
 80060da:	615a      	str	r2, [r3, #20]
      break;
 80060dc:	e03b      	b.n	8006156 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 2U:
      /* Set injected channel 2 offset */
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	699b      	ldr	r3, [r3, #24]
 80060e4:	687a      	ldr	r2, [r7, #4]
 80060e6:	6812      	ldr	r2, [r2, #0]
 80060e8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80060ec:	f023 030f 	bic.w	r3, r3, #15
 80060f0:	6193      	str	r3, [r2, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	6999      	ldr	r1, [r3, #24]
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	68da      	ldr	r2, [r3, #12]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	430a      	orrs	r2, r1
 8006102:	619a      	str	r2, [r3, #24]
      break;
 8006104:	e027      	b.n	8006156 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 3U:
      /* Set injected channel 3 offset */
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	69db      	ldr	r3, [r3, #28]
 800610c:	687a      	ldr	r2, [r7, #4]
 800610e:	6812      	ldr	r2, [r2, #0]
 8006110:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8006114:	f023 030f 	bic.w	r3, r3, #15
 8006118:	61d3      	str	r3, [r2, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	69d9      	ldr	r1, [r3, #28]
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	68da      	ldr	r2, [r3, #12]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	430a      	orrs	r2, r1
 800612a:	61da      	str	r2, [r3, #28]
      break;
 800612c:	e013      	b.n	8006156 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	6a1b      	ldr	r3, [r3, #32]
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	6812      	ldr	r2, [r2, #0]
 8006138:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800613c:	f023 030f 	bic.w	r3, r3, #15
 8006140:	6213      	str	r3, [r2, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	6a19      	ldr	r1, [r3, #32]
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	68da      	ldr	r2, [r3, #12]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	430a      	orrs	r2, r1
 8006152:	621a      	str	r2, [r3, #32]
      break;
 8006154:	bf00      	nop
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006156:	4b18      	ldr	r3, [pc, #96]	@ (80061b8 <HAL_ADCEx_InjectedConfigChannel+0x324>)
 8006158:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a17      	ldr	r2, [pc, #92]	@ (80061bc <HAL_ADCEx_InjectedConfigChannel+0x328>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d109      	bne.n	8006178 <HAL_ADCEx_InjectedConfigChannel+0x2e4>
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	2b12      	cmp	r3, #18
 800616a:	d105      	bne.n	8006178 <HAL_ADCEx_InjectedConfigChannel+0x2e4>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a0f      	ldr	r2, [pc, #60]	@ (80061bc <HAL_ADCEx_InjectedConfigChannel+0x328>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d10d      	bne.n	800619e <HAL_ADCEx_InjectedConfigChannel+0x30a>
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2b10      	cmp	r3, #16
 8006188:	d003      	beq.n	8006192 <HAL_ADCEx_InjectedConfigChannel+0x2fe>
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	2b11      	cmp	r3, #17
 8006190:	d105      	bne.n	800619e <HAL_ADCEx_InjectedConfigChannel+0x30a>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	605a      	str	r2, [r3, #4]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80061a6:	2300      	movs	r3, #0
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3714      	adds	r7, #20
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr
 80061b4:	000f0001 	.word	0x000f0001
 80061b8:	40012300 	.word	0x40012300
 80061bc:	40012000 	.word	0x40012000

080061c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b085      	sub	sp, #20
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f003 0307 	and.w	r3, r3, #7
 80061ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80061d0:	4b0c      	ldr	r3, [pc, #48]	@ (8006204 <__NVIC_SetPriorityGrouping+0x44>)
 80061d2:	68db      	ldr	r3, [r3, #12]
 80061d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80061d6:	68ba      	ldr	r2, [r7, #8]
 80061d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80061dc:	4013      	ands	r3, r2
 80061de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80061e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80061ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80061f2:	4a04      	ldr	r2, [pc, #16]	@ (8006204 <__NVIC_SetPriorityGrouping+0x44>)
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	60d3      	str	r3, [r2, #12]
}
 80061f8:	bf00      	nop
 80061fa:	3714      	adds	r7, #20
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr
 8006204:	e000ed00 	.word	0xe000ed00

08006208 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006208:	b480      	push	{r7}
 800620a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800620c:	4b04      	ldr	r3, [pc, #16]	@ (8006220 <__NVIC_GetPriorityGrouping+0x18>)
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	0a1b      	lsrs	r3, r3, #8
 8006212:	f003 0307 	and.w	r3, r3, #7
}
 8006216:	4618      	mov	r0, r3
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr
 8006220:	e000ed00 	.word	0xe000ed00

08006224 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006224:	b480      	push	{r7}
 8006226:	b083      	sub	sp, #12
 8006228:	af00      	add	r7, sp, #0
 800622a:	4603      	mov	r3, r0
 800622c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800622e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006232:	2b00      	cmp	r3, #0
 8006234:	db0b      	blt.n	800624e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006236:	79fb      	ldrb	r3, [r7, #7]
 8006238:	f003 021f 	and.w	r2, r3, #31
 800623c:	4907      	ldr	r1, [pc, #28]	@ (800625c <__NVIC_EnableIRQ+0x38>)
 800623e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006242:	095b      	lsrs	r3, r3, #5
 8006244:	2001      	movs	r0, #1
 8006246:	fa00 f202 	lsl.w	r2, r0, r2
 800624a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800624e:	bf00      	nop
 8006250:	370c      	adds	r7, #12
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr
 800625a:	bf00      	nop
 800625c:	e000e100 	.word	0xe000e100

08006260 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006260:	b480      	push	{r7}
 8006262:	b083      	sub	sp, #12
 8006264:	af00      	add	r7, sp, #0
 8006266:	4603      	mov	r3, r0
 8006268:	6039      	str	r1, [r7, #0]
 800626a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800626c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006270:	2b00      	cmp	r3, #0
 8006272:	db0a      	blt.n	800628a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	b2da      	uxtb	r2, r3
 8006278:	490c      	ldr	r1, [pc, #48]	@ (80062ac <__NVIC_SetPriority+0x4c>)
 800627a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800627e:	0112      	lsls	r2, r2, #4
 8006280:	b2d2      	uxtb	r2, r2
 8006282:	440b      	add	r3, r1
 8006284:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006288:	e00a      	b.n	80062a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	b2da      	uxtb	r2, r3
 800628e:	4908      	ldr	r1, [pc, #32]	@ (80062b0 <__NVIC_SetPriority+0x50>)
 8006290:	79fb      	ldrb	r3, [r7, #7]
 8006292:	f003 030f 	and.w	r3, r3, #15
 8006296:	3b04      	subs	r3, #4
 8006298:	0112      	lsls	r2, r2, #4
 800629a:	b2d2      	uxtb	r2, r2
 800629c:	440b      	add	r3, r1
 800629e:	761a      	strb	r2, [r3, #24]
}
 80062a0:	bf00      	nop
 80062a2:	370c      	adds	r7, #12
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr
 80062ac:	e000e100 	.word	0xe000e100
 80062b0:	e000ed00 	.word	0xe000ed00

080062b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b089      	sub	sp, #36	@ 0x24
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	60f8      	str	r0, [r7, #12]
 80062bc:	60b9      	str	r1, [r7, #8]
 80062be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f003 0307 	and.w	r3, r3, #7
 80062c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	f1c3 0307 	rsb	r3, r3, #7
 80062ce:	2b04      	cmp	r3, #4
 80062d0:	bf28      	it	cs
 80062d2:	2304      	movcs	r3, #4
 80062d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	3304      	adds	r3, #4
 80062da:	2b06      	cmp	r3, #6
 80062dc:	d902      	bls.n	80062e4 <NVIC_EncodePriority+0x30>
 80062de:	69fb      	ldr	r3, [r7, #28]
 80062e0:	3b03      	subs	r3, #3
 80062e2:	e000      	b.n	80062e6 <NVIC_EncodePriority+0x32>
 80062e4:	2300      	movs	r3, #0
 80062e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80062e8:	f04f 32ff 	mov.w	r2, #4294967295
 80062ec:	69bb      	ldr	r3, [r7, #24]
 80062ee:	fa02 f303 	lsl.w	r3, r2, r3
 80062f2:	43da      	mvns	r2, r3
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	401a      	ands	r2, r3
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80062fc:	f04f 31ff 	mov.w	r1, #4294967295
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	fa01 f303 	lsl.w	r3, r1, r3
 8006306:	43d9      	mvns	r1, r3
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800630c:	4313      	orrs	r3, r2
         );
}
 800630e:	4618      	mov	r0, r3
 8006310:	3724      	adds	r7, #36	@ 0x24
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
	...

0800631c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	3b01      	subs	r3, #1
 8006328:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800632c:	d301      	bcc.n	8006332 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800632e:	2301      	movs	r3, #1
 8006330:	e00f      	b.n	8006352 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006332:	4a0a      	ldr	r2, [pc, #40]	@ (800635c <SysTick_Config+0x40>)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	3b01      	subs	r3, #1
 8006338:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800633a:	210f      	movs	r1, #15
 800633c:	f04f 30ff 	mov.w	r0, #4294967295
 8006340:	f7ff ff8e 	bl	8006260 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006344:	4b05      	ldr	r3, [pc, #20]	@ (800635c <SysTick_Config+0x40>)
 8006346:	2200      	movs	r2, #0
 8006348:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800634a:	4b04      	ldr	r3, [pc, #16]	@ (800635c <SysTick_Config+0x40>)
 800634c:	2207      	movs	r2, #7
 800634e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	3708      	adds	r7, #8
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}
 800635a:	bf00      	nop
 800635c:	e000e010 	.word	0xe000e010

08006360 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b082      	sub	sp, #8
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f7ff ff29 	bl	80061c0 <__NVIC_SetPriorityGrouping>
}
 800636e:	bf00      	nop
 8006370:	3708      	adds	r7, #8
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}

08006376 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006376:	b580      	push	{r7, lr}
 8006378:	b086      	sub	sp, #24
 800637a:	af00      	add	r7, sp, #0
 800637c:	4603      	mov	r3, r0
 800637e:	60b9      	str	r1, [r7, #8]
 8006380:	607a      	str	r2, [r7, #4]
 8006382:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006384:	2300      	movs	r3, #0
 8006386:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006388:	f7ff ff3e 	bl	8006208 <__NVIC_GetPriorityGrouping>
 800638c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	68b9      	ldr	r1, [r7, #8]
 8006392:	6978      	ldr	r0, [r7, #20]
 8006394:	f7ff ff8e 	bl	80062b4 <NVIC_EncodePriority>
 8006398:	4602      	mov	r2, r0
 800639a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800639e:	4611      	mov	r1, r2
 80063a0:	4618      	mov	r0, r3
 80063a2:	f7ff ff5d 	bl	8006260 <__NVIC_SetPriority>
}
 80063a6:	bf00      	nop
 80063a8:	3718      	adds	r7, #24
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}

080063ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063ae:	b580      	push	{r7, lr}
 80063b0:	b082      	sub	sp, #8
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	4603      	mov	r3, r0
 80063b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80063b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063bc:	4618      	mov	r0, r3
 80063be:	f7ff ff31 	bl	8006224 <__NVIC_EnableIRQ>
}
 80063c2:	bf00      	nop
 80063c4:	3708      	adds	r7, #8
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}

080063ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80063ca:	b580      	push	{r7, lr}
 80063cc:	b082      	sub	sp, #8
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f7ff ffa2 	bl	800631c <SysTick_Config>
 80063d8:	4603      	mov	r3, r0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3708      	adds	r7, #8
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}

080063e2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80063e2:	b580      	push	{r7, lr}
 80063e4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80063e6:	f7fd fe81 	bl	80040ec <HAL_SYSTICK_Callback>
}
 80063ea:	bf00      	nop
 80063ec:	bd80      	pop	{r7, pc}

080063ee <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80063ee:	b580      	push	{r7, lr}
 80063f0:	b084      	sub	sp, #16
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063fa:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80063fc:	f7ff f880 	bl	8005500 <HAL_GetTick>
 8006400:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006408:	b2db      	uxtb	r3, r3
 800640a:	2b02      	cmp	r3, #2
 800640c:	d008      	beq.n	8006420 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2280      	movs	r2, #128	@ 0x80
 8006412:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	e052      	b.n	80064c6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f022 0216 	bic.w	r2, r2, #22
 800642e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	695a      	ldr	r2, [r3, #20]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800643e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006444:	2b00      	cmp	r3, #0
 8006446:	d103      	bne.n	8006450 <HAL_DMA_Abort+0x62>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800644c:	2b00      	cmp	r3, #0
 800644e:	d007      	beq.n	8006460 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f022 0208 	bic.w	r2, r2, #8
 800645e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f022 0201 	bic.w	r2, r2, #1
 800646e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006470:	e013      	b.n	800649a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006472:	f7ff f845 	bl	8005500 <HAL_GetTick>
 8006476:	4602      	mov	r2, r0
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	1ad3      	subs	r3, r2, r3
 800647c:	2b05      	cmp	r3, #5
 800647e:	d90c      	bls.n	800649a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2220      	movs	r2, #32
 8006484:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2203      	movs	r2, #3
 800648a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006496:	2303      	movs	r3, #3
 8006498:	e015      	b.n	80064c6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 0301 	and.w	r3, r3, #1
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d1e4      	bne.n	8006472 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064ac:	223f      	movs	r2, #63	@ 0x3f
 80064ae:	409a      	lsls	r2, r3
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2201      	movs	r2, #1
 80064b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80064c4:	2300      	movs	r3, #0
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3710      	adds	r7, #16
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}

080064ce <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80064ce:	b480      	push	{r7}
 80064d0:	b083      	sub	sp, #12
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	2b02      	cmp	r3, #2
 80064e0:	d004      	beq.n	80064ec <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2280      	movs	r2, #128	@ 0x80
 80064e6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80064e8:	2301      	movs	r3, #1
 80064ea:	e00c      	b.n	8006506 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2205      	movs	r2, #5
 80064f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681a      	ldr	r2, [r3, #0]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f022 0201 	bic.w	r2, r2, #1
 8006502:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006504:	2300      	movs	r3, #0
}
 8006506:	4618      	mov	r0, r3
 8006508:	370c      	adds	r7, #12
 800650a:	46bd      	mov	sp, r7
 800650c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006510:	4770      	bx	lr
	...

08006514 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006514:	b480      	push	{r7}
 8006516:	b089      	sub	sp, #36	@ 0x24
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
 800651c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800651e:	2300      	movs	r3, #0
 8006520:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006522:	2300      	movs	r3, #0
 8006524:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006526:	2300      	movs	r3, #0
 8006528:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800652a:	2300      	movs	r3, #0
 800652c:	61fb      	str	r3, [r7, #28]
 800652e:	e159      	b.n	80067e4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006530:	2201      	movs	r2, #1
 8006532:	69fb      	ldr	r3, [r7, #28]
 8006534:	fa02 f303 	lsl.w	r3, r2, r3
 8006538:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	697a      	ldr	r2, [r7, #20]
 8006540:	4013      	ands	r3, r2
 8006542:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006544:	693a      	ldr	r2, [r7, #16]
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	429a      	cmp	r2, r3
 800654a:	f040 8148 	bne.w	80067de <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	f003 0303 	and.w	r3, r3, #3
 8006556:	2b01      	cmp	r3, #1
 8006558:	d005      	beq.n	8006566 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006562:	2b02      	cmp	r3, #2
 8006564:	d130      	bne.n	80065c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	005b      	lsls	r3, r3, #1
 8006570:	2203      	movs	r2, #3
 8006572:	fa02 f303 	lsl.w	r3, r2, r3
 8006576:	43db      	mvns	r3, r3
 8006578:	69ba      	ldr	r2, [r7, #24]
 800657a:	4013      	ands	r3, r2
 800657c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	68da      	ldr	r2, [r3, #12]
 8006582:	69fb      	ldr	r3, [r7, #28]
 8006584:	005b      	lsls	r3, r3, #1
 8006586:	fa02 f303 	lsl.w	r3, r2, r3
 800658a:	69ba      	ldr	r2, [r7, #24]
 800658c:	4313      	orrs	r3, r2
 800658e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	69ba      	ldr	r2, [r7, #24]
 8006594:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800659c:	2201      	movs	r2, #1
 800659e:	69fb      	ldr	r3, [r7, #28]
 80065a0:	fa02 f303 	lsl.w	r3, r2, r3
 80065a4:	43db      	mvns	r3, r3
 80065a6:	69ba      	ldr	r2, [r7, #24]
 80065a8:	4013      	ands	r3, r2
 80065aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	091b      	lsrs	r3, r3, #4
 80065b2:	f003 0201 	and.w	r2, r3, #1
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	fa02 f303 	lsl.w	r3, r2, r3
 80065bc:	69ba      	ldr	r2, [r7, #24]
 80065be:	4313      	orrs	r3, r2
 80065c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	69ba      	ldr	r2, [r7, #24]
 80065c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	f003 0303 	and.w	r3, r3, #3
 80065d0:	2b03      	cmp	r3, #3
 80065d2:	d017      	beq.n	8006604 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	68db      	ldr	r3, [r3, #12]
 80065d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80065da:	69fb      	ldr	r3, [r7, #28]
 80065dc:	005b      	lsls	r3, r3, #1
 80065de:	2203      	movs	r2, #3
 80065e0:	fa02 f303 	lsl.w	r3, r2, r3
 80065e4:	43db      	mvns	r3, r3
 80065e6:	69ba      	ldr	r2, [r7, #24]
 80065e8:	4013      	ands	r3, r2
 80065ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	689a      	ldr	r2, [r3, #8]
 80065f0:	69fb      	ldr	r3, [r7, #28]
 80065f2:	005b      	lsls	r3, r3, #1
 80065f4:	fa02 f303 	lsl.w	r3, r2, r3
 80065f8:	69ba      	ldr	r2, [r7, #24]
 80065fa:	4313      	orrs	r3, r2
 80065fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	69ba      	ldr	r2, [r7, #24]
 8006602:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	f003 0303 	and.w	r3, r3, #3
 800660c:	2b02      	cmp	r3, #2
 800660e:	d123      	bne.n	8006658 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	08da      	lsrs	r2, r3, #3
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	3208      	adds	r2, #8
 8006618:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800661c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800661e:	69fb      	ldr	r3, [r7, #28]
 8006620:	f003 0307 	and.w	r3, r3, #7
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	220f      	movs	r2, #15
 8006628:	fa02 f303 	lsl.w	r3, r2, r3
 800662c:	43db      	mvns	r3, r3
 800662e:	69ba      	ldr	r2, [r7, #24]
 8006630:	4013      	ands	r3, r2
 8006632:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	691a      	ldr	r2, [r3, #16]
 8006638:	69fb      	ldr	r3, [r7, #28]
 800663a:	f003 0307 	and.w	r3, r3, #7
 800663e:	009b      	lsls	r3, r3, #2
 8006640:	fa02 f303 	lsl.w	r3, r2, r3
 8006644:	69ba      	ldr	r2, [r7, #24]
 8006646:	4313      	orrs	r3, r2
 8006648:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800664a:	69fb      	ldr	r3, [r7, #28]
 800664c:	08da      	lsrs	r2, r3, #3
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	3208      	adds	r2, #8
 8006652:	69b9      	ldr	r1, [r7, #24]
 8006654:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800665e:	69fb      	ldr	r3, [r7, #28]
 8006660:	005b      	lsls	r3, r3, #1
 8006662:	2203      	movs	r2, #3
 8006664:	fa02 f303 	lsl.w	r3, r2, r3
 8006668:	43db      	mvns	r3, r3
 800666a:	69ba      	ldr	r2, [r7, #24]
 800666c:	4013      	ands	r3, r2
 800666e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	f003 0203 	and.w	r2, r3, #3
 8006678:	69fb      	ldr	r3, [r7, #28]
 800667a:	005b      	lsls	r3, r3, #1
 800667c:	fa02 f303 	lsl.w	r3, r2, r3
 8006680:	69ba      	ldr	r2, [r7, #24]
 8006682:	4313      	orrs	r3, r2
 8006684:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	69ba      	ldr	r2, [r7, #24]
 800668a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006694:	2b00      	cmp	r3, #0
 8006696:	f000 80a2 	beq.w	80067de <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800669a:	2300      	movs	r3, #0
 800669c:	60fb      	str	r3, [r7, #12]
 800669e:	4b57      	ldr	r3, [pc, #348]	@ (80067fc <HAL_GPIO_Init+0x2e8>)
 80066a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066a2:	4a56      	ldr	r2, [pc, #344]	@ (80067fc <HAL_GPIO_Init+0x2e8>)
 80066a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80066a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80066aa:	4b54      	ldr	r3, [pc, #336]	@ (80067fc <HAL_GPIO_Init+0x2e8>)
 80066ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80066b2:	60fb      	str	r3, [r7, #12]
 80066b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80066b6:	4a52      	ldr	r2, [pc, #328]	@ (8006800 <HAL_GPIO_Init+0x2ec>)
 80066b8:	69fb      	ldr	r3, [r7, #28]
 80066ba:	089b      	lsrs	r3, r3, #2
 80066bc:	3302      	adds	r3, #2
 80066be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	f003 0303 	and.w	r3, r3, #3
 80066ca:	009b      	lsls	r3, r3, #2
 80066cc:	220f      	movs	r2, #15
 80066ce:	fa02 f303 	lsl.w	r3, r2, r3
 80066d2:	43db      	mvns	r3, r3
 80066d4:	69ba      	ldr	r2, [r7, #24]
 80066d6:	4013      	ands	r3, r2
 80066d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	4a49      	ldr	r2, [pc, #292]	@ (8006804 <HAL_GPIO_Init+0x2f0>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d019      	beq.n	8006716 <HAL_GPIO_Init+0x202>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	4a48      	ldr	r2, [pc, #288]	@ (8006808 <HAL_GPIO_Init+0x2f4>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d013      	beq.n	8006712 <HAL_GPIO_Init+0x1fe>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	4a47      	ldr	r2, [pc, #284]	@ (800680c <HAL_GPIO_Init+0x2f8>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d00d      	beq.n	800670e <HAL_GPIO_Init+0x1fa>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	4a46      	ldr	r2, [pc, #280]	@ (8006810 <HAL_GPIO_Init+0x2fc>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d007      	beq.n	800670a <HAL_GPIO_Init+0x1f6>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a45      	ldr	r2, [pc, #276]	@ (8006814 <HAL_GPIO_Init+0x300>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d101      	bne.n	8006706 <HAL_GPIO_Init+0x1f2>
 8006702:	2304      	movs	r3, #4
 8006704:	e008      	b.n	8006718 <HAL_GPIO_Init+0x204>
 8006706:	2307      	movs	r3, #7
 8006708:	e006      	b.n	8006718 <HAL_GPIO_Init+0x204>
 800670a:	2303      	movs	r3, #3
 800670c:	e004      	b.n	8006718 <HAL_GPIO_Init+0x204>
 800670e:	2302      	movs	r3, #2
 8006710:	e002      	b.n	8006718 <HAL_GPIO_Init+0x204>
 8006712:	2301      	movs	r3, #1
 8006714:	e000      	b.n	8006718 <HAL_GPIO_Init+0x204>
 8006716:	2300      	movs	r3, #0
 8006718:	69fa      	ldr	r2, [r7, #28]
 800671a:	f002 0203 	and.w	r2, r2, #3
 800671e:	0092      	lsls	r2, r2, #2
 8006720:	4093      	lsls	r3, r2
 8006722:	69ba      	ldr	r2, [r7, #24]
 8006724:	4313      	orrs	r3, r2
 8006726:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006728:	4935      	ldr	r1, [pc, #212]	@ (8006800 <HAL_GPIO_Init+0x2ec>)
 800672a:	69fb      	ldr	r3, [r7, #28]
 800672c:	089b      	lsrs	r3, r3, #2
 800672e:	3302      	adds	r3, #2
 8006730:	69ba      	ldr	r2, [r7, #24]
 8006732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006736:	4b38      	ldr	r3, [pc, #224]	@ (8006818 <HAL_GPIO_Init+0x304>)
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	43db      	mvns	r3, r3
 8006740:	69ba      	ldr	r2, [r7, #24]
 8006742:	4013      	ands	r3, r2
 8006744:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800674e:	2b00      	cmp	r3, #0
 8006750:	d003      	beq.n	800675a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006752:	69ba      	ldr	r2, [r7, #24]
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	4313      	orrs	r3, r2
 8006758:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800675a:	4a2f      	ldr	r2, [pc, #188]	@ (8006818 <HAL_GPIO_Init+0x304>)
 800675c:	69bb      	ldr	r3, [r7, #24]
 800675e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006760:	4b2d      	ldr	r3, [pc, #180]	@ (8006818 <HAL_GPIO_Init+0x304>)
 8006762:	68db      	ldr	r3, [r3, #12]
 8006764:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	43db      	mvns	r3, r3
 800676a:	69ba      	ldr	r2, [r7, #24]
 800676c:	4013      	ands	r3, r2
 800676e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006778:	2b00      	cmp	r3, #0
 800677a:	d003      	beq.n	8006784 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800677c:	69ba      	ldr	r2, [r7, #24]
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	4313      	orrs	r3, r2
 8006782:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006784:	4a24      	ldr	r2, [pc, #144]	@ (8006818 <HAL_GPIO_Init+0x304>)
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800678a:	4b23      	ldr	r3, [pc, #140]	@ (8006818 <HAL_GPIO_Init+0x304>)
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	43db      	mvns	r3, r3
 8006794:	69ba      	ldr	r2, [r7, #24]
 8006796:	4013      	ands	r3, r2
 8006798:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d003      	beq.n	80067ae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80067a6:	69ba      	ldr	r2, [r7, #24]
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	4313      	orrs	r3, r2
 80067ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80067ae:	4a1a      	ldr	r2, [pc, #104]	@ (8006818 <HAL_GPIO_Init+0x304>)
 80067b0:	69bb      	ldr	r3, [r7, #24]
 80067b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80067b4:	4b18      	ldr	r3, [pc, #96]	@ (8006818 <HAL_GPIO_Init+0x304>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	43db      	mvns	r3, r3
 80067be:	69ba      	ldr	r2, [r7, #24]
 80067c0:	4013      	ands	r3, r2
 80067c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d003      	beq.n	80067d8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80067d0:	69ba      	ldr	r2, [r7, #24]
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80067d8:	4a0f      	ldr	r2, [pc, #60]	@ (8006818 <HAL_GPIO_Init+0x304>)
 80067da:	69bb      	ldr	r3, [r7, #24]
 80067dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80067de:	69fb      	ldr	r3, [r7, #28]
 80067e0:	3301      	adds	r3, #1
 80067e2:	61fb      	str	r3, [r7, #28]
 80067e4:	69fb      	ldr	r3, [r7, #28]
 80067e6:	2b0f      	cmp	r3, #15
 80067e8:	f67f aea2 	bls.w	8006530 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80067ec:	bf00      	nop
 80067ee:	bf00      	nop
 80067f0:	3724      	adds	r7, #36	@ 0x24
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr
 80067fa:	bf00      	nop
 80067fc:	40023800 	.word	0x40023800
 8006800:	40013800 	.word	0x40013800
 8006804:	40020000 	.word	0x40020000
 8006808:	40020400 	.word	0x40020400
 800680c:	40020800 	.word	0x40020800
 8006810:	40020c00 	.word	0x40020c00
 8006814:	40021000 	.word	0x40021000
 8006818:	40013c00 	.word	0x40013c00

0800681c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800681c:	b480      	push	{r7}
 800681e:	b085      	sub	sp, #20
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	460b      	mov	r3, r1
 8006826:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	691a      	ldr	r2, [r3, #16]
 800682c:	887b      	ldrh	r3, [r7, #2]
 800682e:	4013      	ands	r3, r2
 8006830:	2b00      	cmp	r3, #0
 8006832:	d002      	beq.n	800683a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006834:	2301      	movs	r3, #1
 8006836:	73fb      	strb	r3, [r7, #15]
 8006838:	e001      	b.n	800683e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800683a:	2300      	movs	r3, #0
 800683c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800683e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006840:	4618      	mov	r0, r3
 8006842:	3714      	adds	r7, #20
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr

0800684c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800684c:	b480      	push	{r7}
 800684e:	b083      	sub	sp, #12
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
 8006854:	460b      	mov	r3, r1
 8006856:	807b      	strh	r3, [r7, #2]
 8006858:	4613      	mov	r3, r2
 800685a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800685c:	787b      	ldrb	r3, [r7, #1]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d003      	beq.n	800686a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006862:	887a      	ldrh	r2, [r7, #2]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006868:	e003      	b.n	8006872 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800686a:	887b      	ldrh	r3, [r7, #2]
 800686c:	041a      	lsls	r2, r3, #16
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	619a      	str	r2, [r3, #24]
}
 8006872:	bf00      	nop
 8006874:	370c      	adds	r7, #12
 8006876:	46bd      	mov	sp, r7
 8006878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687c:	4770      	bx	lr
	...

08006880 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b082      	sub	sp, #8
 8006884:	af00      	add	r7, sp, #0
 8006886:	4603      	mov	r3, r0
 8006888:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800688a:	4b08      	ldr	r3, [pc, #32]	@ (80068ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800688c:	695a      	ldr	r2, [r3, #20]
 800688e:	88fb      	ldrh	r3, [r7, #6]
 8006890:	4013      	ands	r3, r2
 8006892:	2b00      	cmp	r3, #0
 8006894:	d006      	beq.n	80068a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006896:	4a05      	ldr	r2, [pc, #20]	@ (80068ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006898:	88fb      	ldrh	r3, [r7, #6]
 800689a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800689c:	88fb      	ldrh	r3, [r7, #6]
 800689e:	4618      	mov	r0, r3
 80068a0:	f7fd ff2e 	bl	8004700 <HAL_GPIO_EXTI_Callback>
  }
}
 80068a4:	bf00      	nop
 80068a6:	3708      	adds	r7, #8
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}
 80068ac:	40013c00 	.word	0x40013c00

080068b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b086      	sub	sp, #24
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d101      	bne.n	80068c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	e267      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f003 0301 	and.w	r3, r3, #1
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d075      	beq.n	80069ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80068ce:	4b88      	ldr	r3, [pc, #544]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 80068d0:	689b      	ldr	r3, [r3, #8]
 80068d2:	f003 030c 	and.w	r3, r3, #12
 80068d6:	2b04      	cmp	r3, #4
 80068d8:	d00c      	beq.n	80068f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80068da:	4b85      	ldr	r3, [pc, #532]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80068e2:	2b08      	cmp	r3, #8
 80068e4:	d112      	bne.n	800690c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80068e6:	4b82      	ldr	r3, [pc, #520]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80068ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80068f2:	d10b      	bne.n	800690c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068f4:	4b7e      	ldr	r3, [pc, #504]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d05b      	beq.n	80069b8 <HAL_RCC_OscConfig+0x108>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d157      	bne.n	80069b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006908:	2301      	movs	r3, #1
 800690a:	e242      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006914:	d106      	bne.n	8006924 <HAL_RCC_OscConfig+0x74>
 8006916:	4b76      	ldr	r3, [pc, #472]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a75      	ldr	r2, [pc, #468]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 800691c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006920:	6013      	str	r3, [r2, #0]
 8006922:	e01d      	b.n	8006960 <HAL_RCC_OscConfig+0xb0>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800692c:	d10c      	bne.n	8006948 <HAL_RCC_OscConfig+0x98>
 800692e:	4b70      	ldr	r3, [pc, #448]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a6f      	ldr	r2, [pc, #444]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 8006934:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006938:	6013      	str	r3, [r2, #0]
 800693a:	4b6d      	ldr	r3, [pc, #436]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a6c      	ldr	r2, [pc, #432]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 8006940:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006944:	6013      	str	r3, [r2, #0]
 8006946:	e00b      	b.n	8006960 <HAL_RCC_OscConfig+0xb0>
 8006948:	4b69      	ldr	r3, [pc, #420]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a68      	ldr	r2, [pc, #416]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 800694e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006952:	6013      	str	r3, [r2, #0]
 8006954:	4b66      	ldr	r3, [pc, #408]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a65      	ldr	r2, [pc, #404]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 800695a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800695e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d013      	beq.n	8006990 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006968:	f7fe fdca 	bl	8005500 <HAL_GetTick>
 800696c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800696e:	e008      	b.n	8006982 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006970:	f7fe fdc6 	bl	8005500 <HAL_GetTick>
 8006974:	4602      	mov	r2, r0
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	2b64      	cmp	r3, #100	@ 0x64
 800697c:	d901      	bls.n	8006982 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800697e:	2303      	movs	r3, #3
 8006980:	e207      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006982:	4b5b      	ldr	r3, [pc, #364]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800698a:	2b00      	cmp	r3, #0
 800698c:	d0f0      	beq.n	8006970 <HAL_RCC_OscConfig+0xc0>
 800698e:	e014      	b.n	80069ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006990:	f7fe fdb6 	bl	8005500 <HAL_GetTick>
 8006994:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006996:	e008      	b.n	80069aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006998:	f7fe fdb2 	bl	8005500 <HAL_GetTick>
 800699c:	4602      	mov	r2, r0
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	1ad3      	subs	r3, r2, r3
 80069a2:	2b64      	cmp	r3, #100	@ 0x64
 80069a4:	d901      	bls.n	80069aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80069a6:	2303      	movs	r3, #3
 80069a8:	e1f3      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80069aa:	4b51      	ldr	r3, [pc, #324]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1f0      	bne.n	8006998 <HAL_RCC_OscConfig+0xe8>
 80069b6:	e000      	b.n	80069ba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 0302 	and.w	r3, r3, #2
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d063      	beq.n	8006a8e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80069c6:	4b4a      	ldr	r3, [pc, #296]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	f003 030c 	and.w	r3, r3, #12
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d00b      	beq.n	80069ea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80069d2:	4b47      	ldr	r3, [pc, #284]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80069da:	2b08      	cmp	r3, #8
 80069dc:	d11c      	bne.n	8006a18 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80069de:	4b44      	ldr	r3, [pc, #272]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d116      	bne.n	8006a18 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80069ea:	4b41      	ldr	r3, [pc, #260]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f003 0302 	and.w	r3, r3, #2
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d005      	beq.n	8006a02 <HAL_RCC_OscConfig+0x152>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d001      	beq.n	8006a02 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80069fe:	2301      	movs	r3, #1
 8006a00:	e1c7      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a02:	4b3b      	ldr	r3, [pc, #236]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	691b      	ldr	r3, [r3, #16]
 8006a0e:	00db      	lsls	r3, r3, #3
 8006a10:	4937      	ldr	r1, [pc, #220]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 8006a12:	4313      	orrs	r3, r2
 8006a14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a16:	e03a      	b.n	8006a8e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	68db      	ldr	r3, [r3, #12]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d020      	beq.n	8006a62 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006a20:	4b34      	ldr	r3, [pc, #208]	@ (8006af4 <HAL_RCC_OscConfig+0x244>)
 8006a22:	2201      	movs	r2, #1
 8006a24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a26:	f7fe fd6b 	bl	8005500 <HAL_GetTick>
 8006a2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a2c:	e008      	b.n	8006a40 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a2e:	f7fe fd67 	bl	8005500 <HAL_GetTick>
 8006a32:	4602      	mov	r2, r0
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	1ad3      	subs	r3, r2, r3
 8006a38:	2b02      	cmp	r3, #2
 8006a3a:	d901      	bls.n	8006a40 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006a3c:	2303      	movs	r3, #3
 8006a3e:	e1a8      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a40:	4b2b      	ldr	r3, [pc, #172]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f003 0302 	and.w	r3, r3, #2
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d0f0      	beq.n	8006a2e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a4c:	4b28      	ldr	r3, [pc, #160]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	691b      	ldr	r3, [r3, #16]
 8006a58:	00db      	lsls	r3, r3, #3
 8006a5a:	4925      	ldr	r1, [pc, #148]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	600b      	str	r3, [r1, #0]
 8006a60:	e015      	b.n	8006a8e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006a62:	4b24      	ldr	r3, [pc, #144]	@ (8006af4 <HAL_RCC_OscConfig+0x244>)
 8006a64:	2200      	movs	r2, #0
 8006a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a68:	f7fe fd4a 	bl	8005500 <HAL_GetTick>
 8006a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a6e:	e008      	b.n	8006a82 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a70:	f7fe fd46 	bl	8005500 <HAL_GetTick>
 8006a74:	4602      	mov	r2, r0
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	1ad3      	subs	r3, r2, r3
 8006a7a:	2b02      	cmp	r3, #2
 8006a7c:	d901      	bls.n	8006a82 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006a7e:	2303      	movs	r3, #3
 8006a80:	e187      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a82:	4b1b      	ldr	r3, [pc, #108]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f003 0302 	and.w	r3, r3, #2
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d1f0      	bne.n	8006a70 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 0308 	and.w	r3, r3, #8
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d036      	beq.n	8006b08 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	695b      	ldr	r3, [r3, #20]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d016      	beq.n	8006ad0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006aa2:	4b15      	ldr	r3, [pc, #84]	@ (8006af8 <HAL_RCC_OscConfig+0x248>)
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006aa8:	f7fe fd2a 	bl	8005500 <HAL_GetTick>
 8006aac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006aae:	e008      	b.n	8006ac2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ab0:	f7fe fd26 	bl	8005500 <HAL_GetTick>
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	1ad3      	subs	r3, r2, r3
 8006aba:	2b02      	cmp	r3, #2
 8006abc:	d901      	bls.n	8006ac2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006abe:	2303      	movs	r3, #3
 8006ac0:	e167      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8006af0 <HAL_RCC_OscConfig+0x240>)
 8006ac4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ac6:	f003 0302 	and.w	r3, r3, #2
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d0f0      	beq.n	8006ab0 <HAL_RCC_OscConfig+0x200>
 8006ace:	e01b      	b.n	8006b08 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ad0:	4b09      	ldr	r3, [pc, #36]	@ (8006af8 <HAL_RCC_OscConfig+0x248>)
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ad6:	f7fe fd13 	bl	8005500 <HAL_GetTick>
 8006ada:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006adc:	e00e      	b.n	8006afc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ade:	f7fe fd0f 	bl	8005500 <HAL_GetTick>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	1ad3      	subs	r3, r2, r3
 8006ae8:	2b02      	cmp	r3, #2
 8006aea:	d907      	bls.n	8006afc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006aec:	2303      	movs	r3, #3
 8006aee:	e150      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
 8006af0:	40023800 	.word	0x40023800
 8006af4:	42470000 	.word	0x42470000
 8006af8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006afc:	4b88      	ldr	r3, [pc, #544]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006afe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b00:	f003 0302 	and.w	r3, r3, #2
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d1ea      	bne.n	8006ade <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 0304 	and.w	r3, r3, #4
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	f000 8097 	beq.w	8006c44 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b16:	2300      	movs	r3, #0
 8006b18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b1a:	4b81      	ldr	r3, [pc, #516]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d10f      	bne.n	8006b46 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b26:	2300      	movs	r3, #0
 8006b28:	60bb      	str	r3, [r7, #8]
 8006b2a:	4b7d      	ldr	r3, [pc, #500]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b2e:	4a7c      	ldr	r2, [pc, #496]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006b30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b34:	6413      	str	r3, [r2, #64]	@ 0x40
 8006b36:	4b7a      	ldr	r3, [pc, #488]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b3e:	60bb      	str	r3, [r7, #8]
 8006b40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b42:	2301      	movs	r3, #1
 8006b44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b46:	4b77      	ldr	r3, [pc, #476]	@ (8006d24 <HAL_RCC_OscConfig+0x474>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d118      	bne.n	8006b84 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006b52:	4b74      	ldr	r3, [pc, #464]	@ (8006d24 <HAL_RCC_OscConfig+0x474>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a73      	ldr	r2, [pc, #460]	@ (8006d24 <HAL_RCC_OscConfig+0x474>)
 8006b58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b5e:	f7fe fccf 	bl	8005500 <HAL_GetTick>
 8006b62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b64:	e008      	b.n	8006b78 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b66:	f7fe fccb 	bl	8005500 <HAL_GetTick>
 8006b6a:	4602      	mov	r2, r0
 8006b6c:	693b      	ldr	r3, [r7, #16]
 8006b6e:	1ad3      	subs	r3, r2, r3
 8006b70:	2b02      	cmp	r3, #2
 8006b72:	d901      	bls.n	8006b78 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006b74:	2303      	movs	r3, #3
 8006b76:	e10c      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b78:	4b6a      	ldr	r3, [pc, #424]	@ (8006d24 <HAL_RCC_OscConfig+0x474>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d0f0      	beq.n	8006b66 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	689b      	ldr	r3, [r3, #8]
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d106      	bne.n	8006b9a <HAL_RCC_OscConfig+0x2ea>
 8006b8c:	4b64      	ldr	r3, [pc, #400]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006b8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b90:	4a63      	ldr	r2, [pc, #396]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006b92:	f043 0301 	orr.w	r3, r3, #1
 8006b96:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b98:	e01c      	b.n	8006bd4 <HAL_RCC_OscConfig+0x324>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	2b05      	cmp	r3, #5
 8006ba0:	d10c      	bne.n	8006bbc <HAL_RCC_OscConfig+0x30c>
 8006ba2:	4b5f      	ldr	r3, [pc, #380]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ba6:	4a5e      	ldr	r2, [pc, #376]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006ba8:	f043 0304 	orr.w	r3, r3, #4
 8006bac:	6713      	str	r3, [r2, #112]	@ 0x70
 8006bae:	4b5c      	ldr	r3, [pc, #368]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006bb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bb2:	4a5b      	ldr	r2, [pc, #364]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006bb4:	f043 0301 	orr.w	r3, r3, #1
 8006bb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8006bba:	e00b      	b.n	8006bd4 <HAL_RCC_OscConfig+0x324>
 8006bbc:	4b58      	ldr	r3, [pc, #352]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006bbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bc0:	4a57      	ldr	r2, [pc, #348]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006bc2:	f023 0301 	bic.w	r3, r3, #1
 8006bc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8006bc8:	4b55      	ldr	r3, [pc, #340]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006bca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bcc:	4a54      	ldr	r2, [pc, #336]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006bce:	f023 0304 	bic.w	r3, r3, #4
 8006bd2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	689b      	ldr	r3, [r3, #8]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d015      	beq.n	8006c08 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bdc:	f7fe fc90 	bl	8005500 <HAL_GetTick>
 8006be0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006be2:	e00a      	b.n	8006bfa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006be4:	f7fe fc8c 	bl	8005500 <HAL_GetTick>
 8006be8:	4602      	mov	r2, r0
 8006bea:	693b      	ldr	r3, [r7, #16]
 8006bec:	1ad3      	subs	r3, r2, r3
 8006bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d901      	bls.n	8006bfa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006bf6:	2303      	movs	r3, #3
 8006bf8:	e0cb      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bfa:	4b49      	ldr	r3, [pc, #292]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bfe:	f003 0302 	and.w	r3, r3, #2
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d0ee      	beq.n	8006be4 <HAL_RCC_OscConfig+0x334>
 8006c06:	e014      	b.n	8006c32 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c08:	f7fe fc7a 	bl	8005500 <HAL_GetTick>
 8006c0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c0e:	e00a      	b.n	8006c26 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c10:	f7fe fc76 	bl	8005500 <HAL_GetTick>
 8006c14:	4602      	mov	r2, r0
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	1ad3      	subs	r3, r2, r3
 8006c1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d901      	bls.n	8006c26 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006c22:	2303      	movs	r3, #3
 8006c24:	e0b5      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c26:	4b3e      	ldr	r3, [pc, #248]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006c28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c2a:	f003 0302 	and.w	r3, r3, #2
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1ee      	bne.n	8006c10 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006c32:	7dfb      	ldrb	r3, [r7, #23]
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d105      	bne.n	8006c44 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c38:	4b39      	ldr	r3, [pc, #228]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c3c:	4a38      	ldr	r2, [pc, #224]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006c3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c42:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	699b      	ldr	r3, [r3, #24]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	f000 80a1 	beq.w	8006d90 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006c4e:	4b34      	ldr	r3, [pc, #208]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	f003 030c 	and.w	r3, r3, #12
 8006c56:	2b08      	cmp	r3, #8
 8006c58:	d05c      	beq.n	8006d14 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	699b      	ldr	r3, [r3, #24]
 8006c5e:	2b02      	cmp	r3, #2
 8006c60:	d141      	bne.n	8006ce6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c62:	4b31      	ldr	r3, [pc, #196]	@ (8006d28 <HAL_RCC_OscConfig+0x478>)
 8006c64:	2200      	movs	r2, #0
 8006c66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c68:	f7fe fc4a 	bl	8005500 <HAL_GetTick>
 8006c6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c6e:	e008      	b.n	8006c82 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c70:	f7fe fc46 	bl	8005500 <HAL_GetTick>
 8006c74:	4602      	mov	r2, r0
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	1ad3      	subs	r3, r2, r3
 8006c7a:	2b02      	cmp	r3, #2
 8006c7c:	d901      	bls.n	8006c82 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006c7e:	2303      	movs	r3, #3
 8006c80:	e087      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c82:	4b27      	ldr	r3, [pc, #156]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d1f0      	bne.n	8006c70 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	69da      	ldr	r2, [r3, #28]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6a1b      	ldr	r3, [r3, #32]
 8006c96:	431a      	orrs	r2, r3
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c9c:	019b      	lsls	r3, r3, #6
 8006c9e:	431a      	orrs	r2, r3
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ca4:	085b      	lsrs	r3, r3, #1
 8006ca6:	3b01      	subs	r3, #1
 8006ca8:	041b      	lsls	r3, r3, #16
 8006caa:	431a      	orrs	r2, r3
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cb0:	061b      	lsls	r3, r3, #24
 8006cb2:	491b      	ldr	r1, [pc, #108]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006cb8:	4b1b      	ldr	r3, [pc, #108]	@ (8006d28 <HAL_RCC_OscConfig+0x478>)
 8006cba:	2201      	movs	r2, #1
 8006cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cbe:	f7fe fc1f 	bl	8005500 <HAL_GetTick>
 8006cc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cc4:	e008      	b.n	8006cd8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cc6:	f7fe fc1b 	bl	8005500 <HAL_GetTick>
 8006cca:	4602      	mov	r2, r0
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	1ad3      	subs	r3, r2, r3
 8006cd0:	2b02      	cmp	r3, #2
 8006cd2:	d901      	bls.n	8006cd8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006cd4:	2303      	movs	r3, #3
 8006cd6:	e05c      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cd8:	4b11      	ldr	r3, [pc, #68]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d0f0      	beq.n	8006cc6 <HAL_RCC_OscConfig+0x416>
 8006ce4:	e054      	b.n	8006d90 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ce6:	4b10      	ldr	r3, [pc, #64]	@ (8006d28 <HAL_RCC_OscConfig+0x478>)
 8006ce8:	2200      	movs	r2, #0
 8006cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cec:	f7fe fc08 	bl	8005500 <HAL_GetTick>
 8006cf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cf2:	e008      	b.n	8006d06 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cf4:	f7fe fc04 	bl	8005500 <HAL_GetTick>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	1ad3      	subs	r3, r2, r3
 8006cfe:	2b02      	cmp	r3, #2
 8006d00:	d901      	bls.n	8006d06 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	e045      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d06:	4b06      	ldr	r3, [pc, #24]	@ (8006d20 <HAL_RCC_OscConfig+0x470>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d1f0      	bne.n	8006cf4 <HAL_RCC_OscConfig+0x444>
 8006d12:	e03d      	b.n	8006d90 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	699b      	ldr	r3, [r3, #24]
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d107      	bne.n	8006d2c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e038      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
 8006d20:	40023800 	.word	0x40023800
 8006d24:	40007000 	.word	0x40007000
 8006d28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8006d9c <HAL_RCC_OscConfig+0x4ec>)
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	699b      	ldr	r3, [r3, #24]
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d028      	beq.n	8006d8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d44:	429a      	cmp	r2, r3
 8006d46:	d121      	bne.n	8006d8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d52:	429a      	cmp	r2, r3
 8006d54:	d11a      	bne.n	8006d8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006d56:	68fa      	ldr	r2, [r7, #12]
 8006d58:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006d5c:	4013      	ands	r3, r2
 8006d5e:	687a      	ldr	r2, [r7, #4]
 8006d60:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006d62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d111      	bne.n	8006d8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d72:	085b      	lsrs	r3, r3, #1
 8006d74:	3b01      	subs	r3, #1
 8006d76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d107      	bne.n	8006d8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	d001      	beq.n	8006d90 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e000      	b.n	8006d92 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006d90:	2300      	movs	r3, #0
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3718      	adds	r7, #24
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}
 8006d9a:	bf00      	nop
 8006d9c:	40023800 	.word	0x40023800

08006da0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b084      	sub	sp, #16
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
 8006da8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d101      	bne.n	8006db4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006db0:	2301      	movs	r3, #1
 8006db2:	e0cc      	b.n	8006f4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006db4:	4b68      	ldr	r3, [pc, #416]	@ (8006f58 <HAL_RCC_ClockConfig+0x1b8>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f003 0307 	and.w	r3, r3, #7
 8006dbc:	683a      	ldr	r2, [r7, #0]
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d90c      	bls.n	8006ddc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006dc2:	4b65      	ldr	r3, [pc, #404]	@ (8006f58 <HAL_RCC_ClockConfig+0x1b8>)
 8006dc4:	683a      	ldr	r2, [r7, #0]
 8006dc6:	b2d2      	uxtb	r2, r2
 8006dc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dca:	4b63      	ldr	r3, [pc, #396]	@ (8006f58 <HAL_RCC_ClockConfig+0x1b8>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f003 0307 	and.w	r3, r3, #7
 8006dd2:	683a      	ldr	r2, [r7, #0]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d001      	beq.n	8006ddc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	e0b8      	b.n	8006f4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f003 0302 	and.w	r3, r3, #2
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d020      	beq.n	8006e2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 0304 	and.w	r3, r3, #4
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d005      	beq.n	8006e00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006df4:	4b59      	ldr	r3, [pc, #356]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	4a58      	ldr	r2, [pc, #352]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006dfa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006dfe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f003 0308 	and.w	r3, r3, #8
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d005      	beq.n	8006e18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006e0c:	4b53      	ldr	r3, [pc, #332]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	4a52      	ldr	r2, [pc, #328]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006e12:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006e16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e18:	4b50      	ldr	r3, [pc, #320]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	494d      	ldr	r1, [pc, #308]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006e26:	4313      	orrs	r3, r2
 8006e28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f003 0301 	and.w	r3, r3, #1
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d044      	beq.n	8006ec0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d107      	bne.n	8006e4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e3e:	4b47      	ldr	r3, [pc, #284]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d119      	bne.n	8006e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e07f      	b.n	8006f4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	2b02      	cmp	r3, #2
 8006e54:	d003      	beq.n	8006e5e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006e5a:	2b03      	cmp	r3, #3
 8006e5c:	d107      	bne.n	8006e6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e5e:	4b3f      	ldr	r3, [pc, #252]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d109      	bne.n	8006e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	e06f      	b.n	8006f4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e6e:	4b3b      	ldr	r3, [pc, #236]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f003 0302 	and.w	r3, r3, #2
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d101      	bne.n	8006e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e067      	b.n	8006f4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006e7e:	4b37      	ldr	r3, [pc, #220]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	f023 0203 	bic.w	r2, r3, #3
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	4934      	ldr	r1, [pc, #208]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006e90:	f7fe fb36 	bl	8005500 <HAL_GetTick>
 8006e94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e96:	e00a      	b.n	8006eae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e98:	f7fe fb32 	bl	8005500 <HAL_GetTick>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	1ad3      	subs	r3, r2, r3
 8006ea2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d901      	bls.n	8006eae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006eaa:	2303      	movs	r3, #3
 8006eac:	e04f      	b.n	8006f4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006eae:	4b2b      	ldr	r3, [pc, #172]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	f003 020c 	and.w	r2, r3, #12
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	685b      	ldr	r3, [r3, #4]
 8006eba:	009b      	lsls	r3, r3, #2
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	d1eb      	bne.n	8006e98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006ec0:	4b25      	ldr	r3, [pc, #148]	@ (8006f58 <HAL_RCC_ClockConfig+0x1b8>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f003 0307 	and.w	r3, r3, #7
 8006ec8:	683a      	ldr	r2, [r7, #0]
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d20c      	bcs.n	8006ee8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ece:	4b22      	ldr	r3, [pc, #136]	@ (8006f58 <HAL_RCC_ClockConfig+0x1b8>)
 8006ed0:	683a      	ldr	r2, [r7, #0]
 8006ed2:	b2d2      	uxtb	r2, r2
 8006ed4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ed6:	4b20      	ldr	r3, [pc, #128]	@ (8006f58 <HAL_RCC_ClockConfig+0x1b8>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f003 0307 	and.w	r3, r3, #7
 8006ede:	683a      	ldr	r2, [r7, #0]
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	d001      	beq.n	8006ee8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	e032      	b.n	8006f4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f003 0304 	and.w	r3, r3, #4
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d008      	beq.n	8006f06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ef4:	4b19      	ldr	r3, [pc, #100]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	4916      	ldr	r1, [pc, #88]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006f02:	4313      	orrs	r3, r2
 8006f04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 0308 	and.w	r3, r3, #8
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d009      	beq.n	8006f26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006f12:	4b12      	ldr	r3, [pc, #72]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	00db      	lsls	r3, r3, #3
 8006f20:	490e      	ldr	r1, [pc, #56]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006f22:	4313      	orrs	r3, r2
 8006f24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006f26:	f000 f821 	bl	8006f6c <HAL_RCC_GetSysClockFreq>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8006f5c <HAL_RCC_ClockConfig+0x1bc>)
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	091b      	lsrs	r3, r3, #4
 8006f32:	f003 030f 	and.w	r3, r3, #15
 8006f36:	490a      	ldr	r1, [pc, #40]	@ (8006f60 <HAL_RCC_ClockConfig+0x1c0>)
 8006f38:	5ccb      	ldrb	r3, [r1, r3]
 8006f3a:	fa22 f303 	lsr.w	r3, r2, r3
 8006f3e:	4a09      	ldr	r2, [pc, #36]	@ (8006f64 <HAL_RCC_ClockConfig+0x1c4>)
 8006f40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006f42:	4b09      	ldr	r3, [pc, #36]	@ (8006f68 <HAL_RCC_ClockConfig+0x1c8>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4618      	mov	r0, r3
 8006f48:	f7fe fa96 	bl	8005478 <HAL_InitTick>

  return HAL_OK;
 8006f4c:	2300      	movs	r3, #0
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}
 8006f56:	bf00      	nop
 8006f58:	40023c00 	.word	0x40023c00
 8006f5c:	40023800 	.word	0x40023800
 8006f60:	0800dc78 	.word	0x0800dc78
 8006f64:	200000a8 	.word	0x200000a8
 8006f68:	200000ac 	.word	0x200000ac

08006f6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f70:	b094      	sub	sp, #80	@ 0x50
 8006f72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006f74:	2300      	movs	r3, #0
 8006f76:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006f80:	2300      	movs	r3, #0
 8006f82:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006f84:	4b79      	ldr	r3, [pc, #484]	@ (800716c <HAL_RCC_GetSysClockFreq+0x200>)
 8006f86:	689b      	ldr	r3, [r3, #8]
 8006f88:	f003 030c 	and.w	r3, r3, #12
 8006f8c:	2b08      	cmp	r3, #8
 8006f8e:	d00d      	beq.n	8006fac <HAL_RCC_GetSysClockFreq+0x40>
 8006f90:	2b08      	cmp	r3, #8
 8006f92:	f200 80e1 	bhi.w	8007158 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d002      	beq.n	8006fa0 <HAL_RCC_GetSysClockFreq+0x34>
 8006f9a:	2b04      	cmp	r3, #4
 8006f9c:	d003      	beq.n	8006fa6 <HAL_RCC_GetSysClockFreq+0x3a>
 8006f9e:	e0db      	b.n	8007158 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006fa0:	4b73      	ldr	r3, [pc, #460]	@ (8007170 <HAL_RCC_GetSysClockFreq+0x204>)
 8006fa2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006fa4:	e0db      	b.n	800715e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006fa6:	4b73      	ldr	r3, [pc, #460]	@ (8007174 <HAL_RCC_GetSysClockFreq+0x208>)
 8006fa8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006faa:	e0d8      	b.n	800715e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006fac:	4b6f      	ldr	r3, [pc, #444]	@ (800716c <HAL_RCC_GetSysClockFreq+0x200>)
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006fb4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006fb6:	4b6d      	ldr	r3, [pc, #436]	@ (800716c <HAL_RCC_GetSysClockFreq+0x200>)
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d063      	beq.n	800708a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fc2:	4b6a      	ldr	r3, [pc, #424]	@ (800716c <HAL_RCC_GetSysClockFreq+0x200>)
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	099b      	lsrs	r3, r3, #6
 8006fc8:	2200      	movs	r2, #0
 8006fca:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006fcc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fd4:	633b      	str	r3, [r7, #48]	@ 0x30
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fda:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006fde:	4622      	mov	r2, r4
 8006fe0:	462b      	mov	r3, r5
 8006fe2:	f04f 0000 	mov.w	r0, #0
 8006fe6:	f04f 0100 	mov.w	r1, #0
 8006fea:	0159      	lsls	r1, r3, #5
 8006fec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ff0:	0150      	lsls	r0, r2, #5
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	460b      	mov	r3, r1
 8006ff6:	4621      	mov	r1, r4
 8006ff8:	1a51      	subs	r1, r2, r1
 8006ffa:	6139      	str	r1, [r7, #16]
 8006ffc:	4629      	mov	r1, r5
 8006ffe:	eb63 0301 	sbc.w	r3, r3, r1
 8007002:	617b      	str	r3, [r7, #20]
 8007004:	f04f 0200 	mov.w	r2, #0
 8007008:	f04f 0300 	mov.w	r3, #0
 800700c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007010:	4659      	mov	r1, fp
 8007012:	018b      	lsls	r3, r1, #6
 8007014:	4651      	mov	r1, sl
 8007016:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800701a:	4651      	mov	r1, sl
 800701c:	018a      	lsls	r2, r1, #6
 800701e:	4651      	mov	r1, sl
 8007020:	ebb2 0801 	subs.w	r8, r2, r1
 8007024:	4659      	mov	r1, fp
 8007026:	eb63 0901 	sbc.w	r9, r3, r1
 800702a:	f04f 0200 	mov.w	r2, #0
 800702e:	f04f 0300 	mov.w	r3, #0
 8007032:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007036:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800703a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800703e:	4690      	mov	r8, r2
 8007040:	4699      	mov	r9, r3
 8007042:	4623      	mov	r3, r4
 8007044:	eb18 0303 	adds.w	r3, r8, r3
 8007048:	60bb      	str	r3, [r7, #8]
 800704a:	462b      	mov	r3, r5
 800704c:	eb49 0303 	adc.w	r3, r9, r3
 8007050:	60fb      	str	r3, [r7, #12]
 8007052:	f04f 0200 	mov.w	r2, #0
 8007056:	f04f 0300 	mov.w	r3, #0
 800705a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800705e:	4629      	mov	r1, r5
 8007060:	024b      	lsls	r3, r1, #9
 8007062:	4621      	mov	r1, r4
 8007064:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007068:	4621      	mov	r1, r4
 800706a:	024a      	lsls	r2, r1, #9
 800706c:	4610      	mov	r0, r2
 800706e:	4619      	mov	r1, r3
 8007070:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007072:	2200      	movs	r2, #0
 8007074:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007076:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007078:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800707c:	f7f9 fe0c 	bl	8000c98 <__aeabi_uldivmod>
 8007080:	4602      	mov	r2, r0
 8007082:	460b      	mov	r3, r1
 8007084:	4613      	mov	r3, r2
 8007086:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007088:	e058      	b.n	800713c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800708a:	4b38      	ldr	r3, [pc, #224]	@ (800716c <HAL_RCC_GetSysClockFreq+0x200>)
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	099b      	lsrs	r3, r3, #6
 8007090:	2200      	movs	r2, #0
 8007092:	4618      	mov	r0, r3
 8007094:	4611      	mov	r1, r2
 8007096:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800709a:	623b      	str	r3, [r7, #32]
 800709c:	2300      	movs	r3, #0
 800709e:	627b      	str	r3, [r7, #36]	@ 0x24
 80070a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80070a4:	4642      	mov	r2, r8
 80070a6:	464b      	mov	r3, r9
 80070a8:	f04f 0000 	mov.w	r0, #0
 80070ac:	f04f 0100 	mov.w	r1, #0
 80070b0:	0159      	lsls	r1, r3, #5
 80070b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80070b6:	0150      	lsls	r0, r2, #5
 80070b8:	4602      	mov	r2, r0
 80070ba:	460b      	mov	r3, r1
 80070bc:	4641      	mov	r1, r8
 80070be:	ebb2 0a01 	subs.w	sl, r2, r1
 80070c2:	4649      	mov	r1, r9
 80070c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80070c8:	f04f 0200 	mov.w	r2, #0
 80070cc:	f04f 0300 	mov.w	r3, #0
 80070d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80070d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80070d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80070dc:	ebb2 040a 	subs.w	r4, r2, sl
 80070e0:	eb63 050b 	sbc.w	r5, r3, fp
 80070e4:	f04f 0200 	mov.w	r2, #0
 80070e8:	f04f 0300 	mov.w	r3, #0
 80070ec:	00eb      	lsls	r3, r5, #3
 80070ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80070f2:	00e2      	lsls	r2, r4, #3
 80070f4:	4614      	mov	r4, r2
 80070f6:	461d      	mov	r5, r3
 80070f8:	4643      	mov	r3, r8
 80070fa:	18e3      	adds	r3, r4, r3
 80070fc:	603b      	str	r3, [r7, #0]
 80070fe:	464b      	mov	r3, r9
 8007100:	eb45 0303 	adc.w	r3, r5, r3
 8007104:	607b      	str	r3, [r7, #4]
 8007106:	f04f 0200 	mov.w	r2, #0
 800710a:	f04f 0300 	mov.w	r3, #0
 800710e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007112:	4629      	mov	r1, r5
 8007114:	028b      	lsls	r3, r1, #10
 8007116:	4621      	mov	r1, r4
 8007118:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800711c:	4621      	mov	r1, r4
 800711e:	028a      	lsls	r2, r1, #10
 8007120:	4610      	mov	r0, r2
 8007122:	4619      	mov	r1, r3
 8007124:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007126:	2200      	movs	r2, #0
 8007128:	61bb      	str	r3, [r7, #24]
 800712a:	61fa      	str	r2, [r7, #28]
 800712c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007130:	f7f9 fdb2 	bl	8000c98 <__aeabi_uldivmod>
 8007134:	4602      	mov	r2, r0
 8007136:	460b      	mov	r3, r1
 8007138:	4613      	mov	r3, r2
 800713a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800713c:	4b0b      	ldr	r3, [pc, #44]	@ (800716c <HAL_RCC_GetSysClockFreq+0x200>)
 800713e:	685b      	ldr	r3, [r3, #4]
 8007140:	0c1b      	lsrs	r3, r3, #16
 8007142:	f003 0303 	and.w	r3, r3, #3
 8007146:	3301      	adds	r3, #1
 8007148:	005b      	lsls	r3, r3, #1
 800714a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800714c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800714e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007150:	fbb2 f3f3 	udiv	r3, r2, r3
 8007154:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007156:	e002      	b.n	800715e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007158:	4b05      	ldr	r3, [pc, #20]	@ (8007170 <HAL_RCC_GetSysClockFreq+0x204>)
 800715a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800715c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800715e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007160:	4618      	mov	r0, r3
 8007162:	3750      	adds	r7, #80	@ 0x50
 8007164:	46bd      	mov	sp, r7
 8007166:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800716a:	bf00      	nop
 800716c:	40023800 	.word	0x40023800
 8007170:	00f42400 	.word	0x00f42400
 8007174:	007a1200 	.word	0x007a1200

08007178 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007178:	b480      	push	{r7}
 800717a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800717c:	4b03      	ldr	r3, [pc, #12]	@ (800718c <HAL_RCC_GetHCLKFreq+0x14>)
 800717e:	681b      	ldr	r3, [r3, #0]
}
 8007180:	4618      	mov	r0, r3
 8007182:	46bd      	mov	sp, r7
 8007184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007188:	4770      	bx	lr
 800718a:	bf00      	nop
 800718c:	200000a8 	.word	0x200000a8

08007190 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007194:	f7ff fff0 	bl	8007178 <HAL_RCC_GetHCLKFreq>
 8007198:	4602      	mov	r2, r0
 800719a:	4b05      	ldr	r3, [pc, #20]	@ (80071b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	0a9b      	lsrs	r3, r3, #10
 80071a0:	f003 0307 	and.w	r3, r3, #7
 80071a4:	4903      	ldr	r1, [pc, #12]	@ (80071b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80071a6:	5ccb      	ldrb	r3, [r1, r3]
 80071a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	40023800 	.word	0x40023800
 80071b4:	0800dc88 	.word	0x0800dc88

080071b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80071bc:	f7ff ffdc 	bl	8007178 <HAL_RCC_GetHCLKFreq>
 80071c0:	4602      	mov	r2, r0
 80071c2:	4b05      	ldr	r3, [pc, #20]	@ (80071d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80071c4:	689b      	ldr	r3, [r3, #8]
 80071c6:	0b5b      	lsrs	r3, r3, #13
 80071c8:	f003 0307 	and.w	r3, r3, #7
 80071cc:	4903      	ldr	r1, [pc, #12]	@ (80071dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80071ce:	5ccb      	ldrb	r3, [r1, r3]
 80071d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	bd80      	pop	{r7, pc}
 80071d8:	40023800 	.word	0x40023800
 80071dc:	0800dc88 	.word	0x0800dc88

080071e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b082      	sub	sp, #8
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d101      	bne.n	80071f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	e07b      	b.n	80072ea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d108      	bne.n	800720c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007202:	d009      	beq.n	8007218 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	61da      	str	r2, [r3, #28]
 800720a:	e005      	b.n	8007218 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2200      	movs	r2, #0
 8007216:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2200      	movs	r2, #0
 800721c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007224:	b2db      	uxtb	r3, r3
 8007226:	2b00      	cmp	r3, #0
 8007228:	d106      	bne.n	8007238 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2200      	movs	r2, #0
 800722e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f7fd fc6c 	bl	8004b10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2202      	movs	r2, #2
 800723c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	681a      	ldr	r2, [r3, #0]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800724e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007260:	431a      	orrs	r2, r3
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	68db      	ldr	r3, [r3, #12]
 8007266:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800726a:	431a      	orrs	r2, r3
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	691b      	ldr	r3, [r3, #16]
 8007270:	f003 0302 	and.w	r3, r3, #2
 8007274:	431a      	orrs	r2, r3
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	695b      	ldr	r3, [r3, #20]
 800727a:	f003 0301 	and.w	r3, r3, #1
 800727e:	431a      	orrs	r2, r3
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	699b      	ldr	r3, [r3, #24]
 8007284:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007288:	431a      	orrs	r2, r3
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	69db      	ldr	r3, [r3, #28]
 800728e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007292:	431a      	orrs	r2, r3
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6a1b      	ldr	r3, [r3, #32]
 8007298:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800729c:	ea42 0103 	orr.w	r1, r2, r3
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072a4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	430a      	orrs	r2, r1
 80072ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	699b      	ldr	r3, [r3, #24]
 80072b4:	0c1b      	lsrs	r3, r3, #16
 80072b6:	f003 0104 	and.w	r1, r3, #4
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072be:	f003 0210 	and.w	r2, r3, #16
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	430a      	orrs	r2, r1
 80072c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	69da      	ldr	r2, [r3, #28]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80072d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2200      	movs	r2, #0
 80072de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2201      	movs	r2, #1
 80072e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80072e8:	2300      	movs	r3, #0
}
 80072ea:	4618      	mov	r0, r3
 80072ec:	3708      	adds	r7, #8
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bd80      	pop	{r7, pc}

080072f2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80072f2:	b580      	push	{r7, lr}
 80072f4:	b08a      	sub	sp, #40	@ 0x28
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	60f8      	str	r0, [r7, #12]
 80072fa:	60b9      	str	r1, [r7, #8]
 80072fc:	607a      	str	r2, [r7, #4]
 80072fe:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007300:	2301      	movs	r3, #1
 8007302:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007304:	f7fe f8fc 	bl	8005500 <HAL_GetTick>
 8007308:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007310:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007318:	887b      	ldrh	r3, [r7, #2]
 800731a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800731c:	7ffb      	ldrb	r3, [r7, #31]
 800731e:	2b01      	cmp	r3, #1
 8007320:	d00c      	beq.n	800733c <HAL_SPI_TransmitReceive+0x4a>
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007328:	d106      	bne.n	8007338 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	689b      	ldr	r3, [r3, #8]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d102      	bne.n	8007338 <HAL_SPI_TransmitReceive+0x46>
 8007332:	7ffb      	ldrb	r3, [r7, #31]
 8007334:	2b04      	cmp	r3, #4
 8007336:	d001      	beq.n	800733c <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8007338:	2302      	movs	r3, #2
 800733a:	e17f      	b.n	800763c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d005      	beq.n	800734e <HAL_SPI_TransmitReceive+0x5c>
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d002      	beq.n	800734e <HAL_SPI_TransmitReceive+0x5c>
 8007348:	887b      	ldrh	r3, [r7, #2]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d101      	bne.n	8007352 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800734e:	2301      	movs	r3, #1
 8007350:	e174      	b.n	800763c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007358:	2b01      	cmp	r3, #1
 800735a:	d101      	bne.n	8007360 <HAL_SPI_TransmitReceive+0x6e>
 800735c:	2302      	movs	r3, #2
 800735e:	e16d      	b.n	800763c <HAL_SPI_TransmitReceive+0x34a>
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2201      	movs	r2, #1
 8007364:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800736e:	b2db      	uxtb	r3, r3
 8007370:	2b04      	cmp	r3, #4
 8007372:	d003      	beq.n	800737c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	2205      	movs	r2, #5
 8007378:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2200      	movs	r2, #0
 8007380:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	687a      	ldr	r2, [r7, #4]
 8007386:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	887a      	ldrh	r2, [r7, #2]
 800738c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	887a      	ldrh	r2, [r7, #2]
 8007392:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	68ba      	ldr	r2, [r7, #8]
 8007398:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	887a      	ldrh	r2, [r7, #2]
 800739e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	887a      	ldrh	r2, [r7, #2]
 80073a4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2200      	movs	r2, #0
 80073aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2200      	movs	r2, #0
 80073b0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073bc:	2b40      	cmp	r3, #64	@ 0x40
 80073be:	d007      	beq.n	80073d0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	681a      	ldr	r2, [r3, #0]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80073ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	68db      	ldr	r3, [r3, #12]
 80073d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073d8:	d17e      	bne.n	80074d8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d002      	beq.n	80073e8 <HAL_SPI_TransmitReceive+0xf6>
 80073e2:	8afb      	ldrh	r3, [r7, #22]
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d16c      	bne.n	80074c2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073ec:	881a      	ldrh	r2, [r3, #0]
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073f8:	1c9a      	adds	r2, r3, #2
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007402:	b29b      	uxth	r3, r3
 8007404:	3b01      	subs	r3, #1
 8007406:	b29a      	uxth	r2, r3
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800740c:	e059      	b.n	80074c2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	689b      	ldr	r3, [r3, #8]
 8007414:	f003 0302 	and.w	r3, r3, #2
 8007418:	2b02      	cmp	r3, #2
 800741a:	d11b      	bne.n	8007454 <HAL_SPI_TransmitReceive+0x162>
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007420:	b29b      	uxth	r3, r3
 8007422:	2b00      	cmp	r3, #0
 8007424:	d016      	beq.n	8007454 <HAL_SPI_TransmitReceive+0x162>
 8007426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007428:	2b01      	cmp	r3, #1
 800742a:	d113      	bne.n	8007454 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007430:	881a      	ldrh	r2, [r3, #0]
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800743c:	1c9a      	adds	r2, r3, #2
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007446:	b29b      	uxth	r3, r3
 8007448:	3b01      	subs	r3, #1
 800744a:	b29a      	uxth	r2, r3
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007450:	2300      	movs	r3, #0
 8007452:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	f003 0301 	and.w	r3, r3, #1
 800745e:	2b01      	cmp	r3, #1
 8007460:	d119      	bne.n	8007496 <HAL_SPI_TransmitReceive+0x1a4>
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007466:	b29b      	uxth	r3, r3
 8007468:	2b00      	cmp	r3, #0
 800746a:	d014      	beq.n	8007496 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68da      	ldr	r2, [r3, #12]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007476:	b292      	uxth	r2, r2
 8007478:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800747e:	1c9a      	adds	r2, r3, #2
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007488:	b29b      	uxth	r3, r3
 800748a:	3b01      	subs	r3, #1
 800748c:	b29a      	uxth	r2, r3
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007492:	2301      	movs	r3, #1
 8007494:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007496:	f7fe f833 	bl	8005500 <HAL_GetTick>
 800749a:	4602      	mov	r2, r0
 800749c:	6a3b      	ldr	r3, [r7, #32]
 800749e:	1ad3      	subs	r3, r2, r3
 80074a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d80d      	bhi.n	80074c2 <HAL_SPI_TransmitReceive+0x1d0>
 80074a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074ac:	d009      	beq.n	80074c2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2201      	movs	r2, #1
 80074b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2200      	movs	r2, #0
 80074ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80074be:	2303      	movs	r3, #3
 80074c0:	e0bc      	b.n	800763c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d1a0      	bne.n	800740e <HAL_SPI_TransmitReceive+0x11c>
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d19b      	bne.n	800740e <HAL_SPI_TransmitReceive+0x11c>
 80074d6:	e082      	b.n	80075de <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d002      	beq.n	80074e6 <HAL_SPI_TransmitReceive+0x1f4>
 80074e0:	8afb      	ldrh	r3, [r7, #22]
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d171      	bne.n	80075ca <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	330c      	adds	r3, #12
 80074f0:	7812      	ldrb	r2, [r2, #0]
 80074f2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074f8:	1c5a      	adds	r2, r3, #1
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007502:	b29b      	uxth	r3, r3
 8007504:	3b01      	subs	r3, #1
 8007506:	b29a      	uxth	r2, r3
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800750c:	e05d      	b.n	80075ca <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	f003 0302 	and.w	r3, r3, #2
 8007518:	2b02      	cmp	r3, #2
 800751a:	d11c      	bne.n	8007556 <HAL_SPI_TransmitReceive+0x264>
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007520:	b29b      	uxth	r3, r3
 8007522:	2b00      	cmp	r3, #0
 8007524:	d017      	beq.n	8007556 <HAL_SPI_TransmitReceive+0x264>
 8007526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007528:	2b01      	cmp	r3, #1
 800752a:	d114      	bne.n	8007556 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	330c      	adds	r3, #12
 8007536:	7812      	ldrb	r2, [r2, #0]
 8007538:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800753e:	1c5a      	adds	r2, r3, #1
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007548:	b29b      	uxth	r3, r3
 800754a:	3b01      	subs	r3, #1
 800754c:	b29a      	uxth	r2, r3
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007552:	2300      	movs	r3, #0
 8007554:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	689b      	ldr	r3, [r3, #8]
 800755c:	f003 0301 	and.w	r3, r3, #1
 8007560:	2b01      	cmp	r3, #1
 8007562:	d119      	bne.n	8007598 <HAL_SPI_TransmitReceive+0x2a6>
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007568:	b29b      	uxth	r3, r3
 800756a:	2b00      	cmp	r3, #0
 800756c:	d014      	beq.n	8007598 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	68da      	ldr	r2, [r3, #12]
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007578:	b2d2      	uxtb	r2, r2
 800757a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007580:	1c5a      	adds	r2, r3, #1
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800758a:	b29b      	uxth	r3, r3
 800758c:	3b01      	subs	r3, #1
 800758e:	b29a      	uxth	r2, r3
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007594:	2301      	movs	r3, #1
 8007596:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007598:	f7fd ffb2 	bl	8005500 <HAL_GetTick>
 800759c:	4602      	mov	r2, r0
 800759e:	6a3b      	ldr	r3, [r7, #32]
 80075a0:	1ad3      	subs	r3, r2, r3
 80075a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d803      	bhi.n	80075b0 <HAL_SPI_TransmitReceive+0x2be>
 80075a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ae:	d102      	bne.n	80075b6 <HAL_SPI_TransmitReceive+0x2c4>
 80075b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d109      	bne.n	80075ca <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2201      	movs	r2, #1
 80075ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2200      	movs	r2, #0
 80075c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80075c6:	2303      	movs	r3, #3
 80075c8:	e038      	b.n	800763c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d19c      	bne.n	800750e <HAL_SPI_TransmitReceive+0x21c>
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075d8:	b29b      	uxth	r3, r3
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d197      	bne.n	800750e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80075de:	6a3a      	ldr	r2, [r7, #32]
 80075e0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80075e2:	68f8      	ldr	r0, [r7, #12]
 80075e4:	f000 f8b6 	bl	8007754 <SPI_EndRxTxTransaction>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d008      	beq.n	8007600 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2220      	movs	r2, #32
 80075f2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2200      	movs	r2, #0
 80075f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	e01d      	b.n	800763c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d10a      	bne.n	800761e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007608:	2300      	movs	r3, #0
 800760a:	613b      	str	r3, [r7, #16]
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	68db      	ldr	r3, [r3, #12]
 8007612:	613b      	str	r3, [r7, #16]
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	689b      	ldr	r3, [r3, #8]
 800761a:	613b      	str	r3, [r7, #16]
 800761c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	2201      	movs	r2, #1
 8007622:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2200      	movs	r2, #0
 800762a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007632:	2b00      	cmp	r3, #0
 8007634:	d001      	beq.n	800763a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	e000      	b.n	800763c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800763a:	2300      	movs	r3, #0
  }
}
 800763c:	4618      	mov	r0, r3
 800763e:	3728      	adds	r7, #40	@ 0x28
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b088      	sub	sp, #32
 8007648:	af00      	add	r7, sp, #0
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	60b9      	str	r1, [r7, #8]
 800764e:	603b      	str	r3, [r7, #0]
 8007650:	4613      	mov	r3, r2
 8007652:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007654:	f7fd ff54 	bl	8005500 <HAL_GetTick>
 8007658:	4602      	mov	r2, r0
 800765a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800765c:	1a9b      	subs	r3, r3, r2
 800765e:	683a      	ldr	r2, [r7, #0]
 8007660:	4413      	add	r3, r2
 8007662:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007664:	f7fd ff4c 	bl	8005500 <HAL_GetTick>
 8007668:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800766a:	4b39      	ldr	r3, [pc, #228]	@ (8007750 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	015b      	lsls	r3, r3, #5
 8007670:	0d1b      	lsrs	r3, r3, #20
 8007672:	69fa      	ldr	r2, [r7, #28]
 8007674:	fb02 f303 	mul.w	r3, r2, r3
 8007678:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800767a:	e054      	b.n	8007726 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007682:	d050      	beq.n	8007726 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007684:	f7fd ff3c 	bl	8005500 <HAL_GetTick>
 8007688:	4602      	mov	r2, r0
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	1ad3      	subs	r3, r2, r3
 800768e:	69fa      	ldr	r2, [r7, #28]
 8007690:	429a      	cmp	r2, r3
 8007692:	d902      	bls.n	800769a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007694:	69fb      	ldr	r3, [r7, #28]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d13d      	bne.n	8007716 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	685a      	ldr	r2, [r3, #4]
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80076a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80076b2:	d111      	bne.n	80076d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076bc:	d004      	beq.n	80076c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	689b      	ldr	r3, [r3, #8]
 80076c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076c6:	d107      	bne.n	80076d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	681a      	ldr	r2, [r3, #0]
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076e0:	d10f      	bne.n	8007702 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	681a      	ldr	r2, [r3, #0]
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80076f0:	601a      	str	r2, [r3, #0]
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	681a      	ldr	r2, [r3, #0]
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007700:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	2201      	movs	r2, #1
 8007706:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2200      	movs	r2, #0
 800770e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007712:	2303      	movs	r3, #3
 8007714:	e017      	b.n	8007746 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d101      	bne.n	8007720 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800771c:	2300      	movs	r3, #0
 800771e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	3b01      	subs	r3, #1
 8007724:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	689a      	ldr	r2, [r3, #8]
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	4013      	ands	r3, r2
 8007730:	68ba      	ldr	r2, [r7, #8]
 8007732:	429a      	cmp	r2, r3
 8007734:	bf0c      	ite	eq
 8007736:	2301      	moveq	r3, #1
 8007738:	2300      	movne	r3, #0
 800773a:	b2db      	uxtb	r3, r3
 800773c:	461a      	mov	r2, r3
 800773e:	79fb      	ldrb	r3, [r7, #7]
 8007740:	429a      	cmp	r2, r3
 8007742:	d19b      	bne.n	800767c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007744:	2300      	movs	r3, #0
}
 8007746:	4618      	mov	r0, r3
 8007748:	3720      	adds	r7, #32
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}
 800774e:	bf00      	nop
 8007750:	200000a8 	.word	0x200000a8

08007754 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b088      	sub	sp, #32
 8007758:	af02      	add	r7, sp, #8
 800775a:	60f8      	str	r0, [r7, #12]
 800775c:	60b9      	str	r1, [r7, #8]
 800775e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	9300      	str	r3, [sp, #0]
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	2201      	movs	r2, #1
 8007768:	2102      	movs	r1, #2
 800776a:	68f8      	ldr	r0, [r7, #12]
 800776c:	f7ff ff6a 	bl	8007644 <SPI_WaitFlagStateUntilTimeout>
 8007770:	4603      	mov	r3, r0
 8007772:	2b00      	cmp	r3, #0
 8007774:	d007      	beq.n	8007786 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800777a:	f043 0220 	orr.w	r2, r3, #32
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007782:	2303      	movs	r3, #3
 8007784:	e032      	b.n	80077ec <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007786:	4b1b      	ldr	r3, [pc, #108]	@ (80077f4 <SPI_EndRxTxTransaction+0xa0>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a1b      	ldr	r2, [pc, #108]	@ (80077f8 <SPI_EndRxTxTransaction+0xa4>)
 800778c:	fba2 2303 	umull	r2, r3, r2, r3
 8007790:	0d5b      	lsrs	r3, r3, #21
 8007792:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007796:	fb02 f303 	mul.w	r3, r2, r3
 800779a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077a4:	d112      	bne.n	80077cc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	9300      	str	r3, [sp, #0]
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	2200      	movs	r2, #0
 80077ae:	2180      	movs	r1, #128	@ 0x80
 80077b0:	68f8      	ldr	r0, [r7, #12]
 80077b2:	f7ff ff47 	bl	8007644 <SPI_WaitFlagStateUntilTimeout>
 80077b6:	4603      	mov	r3, r0
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d016      	beq.n	80077ea <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077c0:	f043 0220 	orr.w	r2, r3, #32
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80077c8:	2303      	movs	r3, #3
 80077ca:	e00f      	b.n	80077ec <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d00a      	beq.n	80077e8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	3b01      	subs	r3, #1
 80077d6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077e2:	2b80      	cmp	r3, #128	@ 0x80
 80077e4:	d0f2      	beq.n	80077cc <SPI_EndRxTxTransaction+0x78>
 80077e6:	e000      	b.n	80077ea <SPI_EndRxTxTransaction+0x96>
        break;
 80077e8:	bf00      	nop
  }

  return HAL_OK;
 80077ea:	2300      	movs	r3, #0
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	3718      	adds	r7, #24
 80077f0:	46bd      	mov	sp, r7
 80077f2:	bd80      	pop	{r7, pc}
 80077f4:	200000a8 	.word	0x200000a8
 80077f8:	165e9f81 	.word	0x165e9f81

080077fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b082      	sub	sp, #8
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d101      	bne.n	800780e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	e041      	b.n	8007892 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007814:	b2db      	uxtb	r3, r3
 8007816:	2b00      	cmp	r3, #0
 8007818:	d106      	bne.n	8007828 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2200      	movs	r2, #0
 800781e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f7fd f9dc 	bl	8004be0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2202      	movs	r2, #2
 800782c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	3304      	adds	r3, #4
 8007838:	4619      	mov	r1, r3
 800783a:	4610      	mov	r0, r2
 800783c:	f000 fe9c 	bl	8008578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2201      	movs	r2, #1
 800784c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2201      	movs	r2, #1
 8007854:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2201      	movs	r2, #1
 800785c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2201      	movs	r2, #1
 8007864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2201      	movs	r2, #1
 800786c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2201      	movs	r2, #1
 8007874:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2201      	movs	r2, #1
 800787c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2201      	movs	r2, #1
 8007884:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2201      	movs	r2, #1
 800788c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007890:	2300      	movs	r3, #0
}
 8007892:	4618      	mov	r0, r3
 8007894:	3708      	adds	r7, #8
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
	...

0800789c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800789c:	b480      	push	{r7}
 800789e:	b085      	sub	sp, #20
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	d001      	beq.n	80078b4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80078b0:	2301      	movs	r3, #1
 80078b2:	e03c      	b.n	800792e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2202      	movs	r2, #2
 80078b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a1e      	ldr	r2, [pc, #120]	@ (800793c <HAL_TIM_Base_Start+0xa0>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d018      	beq.n	80078f8 <HAL_TIM_Base_Start+0x5c>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078ce:	d013      	beq.n	80078f8 <HAL_TIM_Base_Start+0x5c>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a1a      	ldr	r2, [pc, #104]	@ (8007940 <HAL_TIM_Base_Start+0xa4>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d00e      	beq.n	80078f8 <HAL_TIM_Base_Start+0x5c>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a19      	ldr	r2, [pc, #100]	@ (8007944 <HAL_TIM_Base_Start+0xa8>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d009      	beq.n	80078f8 <HAL_TIM_Base_Start+0x5c>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a17      	ldr	r2, [pc, #92]	@ (8007948 <HAL_TIM_Base_Start+0xac>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d004      	beq.n	80078f8 <HAL_TIM_Base_Start+0x5c>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	4a16      	ldr	r2, [pc, #88]	@ (800794c <HAL_TIM_Base_Start+0xb0>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d111      	bne.n	800791c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	689b      	ldr	r3, [r3, #8]
 80078fe:	f003 0307 	and.w	r3, r3, #7
 8007902:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2b06      	cmp	r3, #6
 8007908:	d010      	beq.n	800792c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	681a      	ldr	r2, [r3, #0]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f042 0201 	orr.w	r2, r2, #1
 8007918:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800791a:	e007      	b.n	800792c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f042 0201 	orr.w	r2, r2, #1
 800792a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800792c:	2300      	movs	r3, #0
}
 800792e:	4618      	mov	r0, r3
 8007930:	3714      	adds	r7, #20
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr
 800793a:	bf00      	nop
 800793c:	40010000 	.word	0x40010000
 8007940:	40000400 	.word	0x40000400
 8007944:	40000800 	.word	0x40000800
 8007948:	40000c00 	.word	0x40000c00
 800794c:	40014000 	.word	0x40014000

08007950 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007950:	b480      	push	{r7}
 8007952:	b085      	sub	sp, #20
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800795e:	b2db      	uxtb	r3, r3
 8007960:	2b01      	cmp	r3, #1
 8007962:	d001      	beq.n	8007968 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007964:	2301      	movs	r3, #1
 8007966:	e044      	b.n	80079f2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2202      	movs	r2, #2
 800796c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	68da      	ldr	r2, [r3, #12]
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f042 0201 	orr.w	r2, r2, #1
 800797e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4a1e      	ldr	r2, [pc, #120]	@ (8007a00 <HAL_TIM_Base_Start_IT+0xb0>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d018      	beq.n	80079bc <HAL_TIM_Base_Start_IT+0x6c>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007992:	d013      	beq.n	80079bc <HAL_TIM_Base_Start_IT+0x6c>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a1a      	ldr	r2, [pc, #104]	@ (8007a04 <HAL_TIM_Base_Start_IT+0xb4>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d00e      	beq.n	80079bc <HAL_TIM_Base_Start_IT+0x6c>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a19      	ldr	r2, [pc, #100]	@ (8007a08 <HAL_TIM_Base_Start_IT+0xb8>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d009      	beq.n	80079bc <HAL_TIM_Base_Start_IT+0x6c>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a17      	ldr	r2, [pc, #92]	@ (8007a0c <HAL_TIM_Base_Start_IT+0xbc>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d004      	beq.n	80079bc <HAL_TIM_Base_Start_IT+0x6c>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4a16      	ldr	r2, [pc, #88]	@ (8007a10 <HAL_TIM_Base_Start_IT+0xc0>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d111      	bne.n	80079e0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	f003 0307 	and.w	r3, r3, #7
 80079c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2b06      	cmp	r3, #6
 80079cc:	d010      	beq.n	80079f0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f042 0201 	orr.w	r2, r2, #1
 80079dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079de:	e007      	b.n	80079f0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f042 0201 	orr.w	r2, r2, #1
 80079ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80079f0:	2300      	movs	r3, #0
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3714      	adds	r7, #20
 80079f6:	46bd      	mov	sp, r7
 80079f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fc:	4770      	bx	lr
 80079fe:	bf00      	nop
 8007a00:	40010000 	.word	0x40010000
 8007a04:	40000400 	.word	0x40000400
 8007a08:	40000800 	.word	0x40000800
 8007a0c:	40000c00 	.word	0x40000c00
 8007a10:	40014000 	.word	0x40014000

08007a14 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b082      	sub	sp, #8
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d101      	bne.n	8007a26 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	e041      	b.n	8007aaa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a2c:	b2db      	uxtb	r3, r3
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d106      	bne.n	8007a40 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2200      	movs	r2, #0
 8007a36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f000 f839 	bl	8007ab2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2202      	movs	r2, #2
 8007a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681a      	ldr	r2, [r3, #0]
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	3304      	adds	r3, #4
 8007a50:	4619      	mov	r1, r3
 8007a52:	4610      	mov	r0, r2
 8007a54:	f000 fd90 	bl	8008578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2201      	movs	r2, #1
 8007a5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2201      	movs	r2, #1
 8007a64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2201      	movs	r2, #1
 8007a74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2201      	movs	r2, #1
 8007a94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007aa8:	2300      	movs	r3, #0
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3708      	adds	r7, #8
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}

08007ab2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007ab2:	b480      	push	{r7}
 8007ab4:	b083      	sub	sp, #12
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007aba:	bf00      	nop
 8007abc:	370c      	adds	r7, #12
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr
	...

08007ac8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b084      	sub	sp, #16
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d109      	bne.n	8007aec <HAL_TIM_PWM_Start+0x24>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	bf14      	ite	ne
 8007ae4:	2301      	movne	r3, #1
 8007ae6:	2300      	moveq	r3, #0
 8007ae8:	b2db      	uxtb	r3, r3
 8007aea:	e022      	b.n	8007b32 <HAL_TIM_PWM_Start+0x6a>
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	2b04      	cmp	r3, #4
 8007af0:	d109      	bne.n	8007b06 <HAL_TIM_PWM_Start+0x3e>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007af8:	b2db      	uxtb	r3, r3
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	bf14      	ite	ne
 8007afe:	2301      	movne	r3, #1
 8007b00:	2300      	moveq	r3, #0
 8007b02:	b2db      	uxtb	r3, r3
 8007b04:	e015      	b.n	8007b32 <HAL_TIM_PWM_Start+0x6a>
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	2b08      	cmp	r3, #8
 8007b0a:	d109      	bne.n	8007b20 <HAL_TIM_PWM_Start+0x58>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	bf14      	ite	ne
 8007b18:	2301      	movne	r3, #1
 8007b1a:	2300      	moveq	r3, #0
 8007b1c:	b2db      	uxtb	r3, r3
 8007b1e:	e008      	b.n	8007b32 <HAL_TIM_PWM_Start+0x6a>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b26:	b2db      	uxtb	r3, r3
 8007b28:	2b01      	cmp	r3, #1
 8007b2a:	bf14      	ite	ne
 8007b2c:	2301      	movne	r3, #1
 8007b2e:	2300      	moveq	r3, #0
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d001      	beq.n	8007b3a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007b36:	2301      	movs	r3, #1
 8007b38:	e068      	b.n	8007c0c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d104      	bne.n	8007b4a <HAL_TIM_PWM_Start+0x82>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2202      	movs	r2, #2
 8007b44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b48:	e013      	b.n	8007b72 <HAL_TIM_PWM_Start+0xaa>
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	2b04      	cmp	r3, #4
 8007b4e:	d104      	bne.n	8007b5a <HAL_TIM_PWM_Start+0x92>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2202      	movs	r2, #2
 8007b54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b58:	e00b      	b.n	8007b72 <HAL_TIM_PWM_Start+0xaa>
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	2b08      	cmp	r3, #8
 8007b5e:	d104      	bne.n	8007b6a <HAL_TIM_PWM_Start+0xa2>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2202      	movs	r2, #2
 8007b64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b68:	e003      	b.n	8007b72 <HAL_TIM_PWM_Start+0xaa>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2202      	movs	r2, #2
 8007b6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	2201      	movs	r2, #1
 8007b78:	6839      	ldr	r1, [r7, #0]
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f001 f8cc 	bl	8008d18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a23      	ldr	r2, [pc, #140]	@ (8007c14 <HAL_TIM_PWM_Start+0x14c>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d107      	bne.n	8007b9a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007b98:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4a1d      	ldr	r2, [pc, #116]	@ (8007c14 <HAL_TIM_PWM_Start+0x14c>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d018      	beq.n	8007bd6 <HAL_TIM_PWM_Start+0x10e>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bac:	d013      	beq.n	8007bd6 <HAL_TIM_PWM_Start+0x10e>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4a19      	ldr	r2, [pc, #100]	@ (8007c18 <HAL_TIM_PWM_Start+0x150>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d00e      	beq.n	8007bd6 <HAL_TIM_PWM_Start+0x10e>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4a17      	ldr	r2, [pc, #92]	@ (8007c1c <HAL_TIM_PWM_Start+0x154>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d009      	beq.n	8007bd6 <HAL_TIM_PWM_Start+0x10e>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4a16      	ldr	r2, [pc, #88]	@ (8007c20 <HAL_TIM_PWM_Start+0x158>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d004      	beq.n	8007bd6 <HAL_TIM_PWM_Start+0x10e>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a14      	ldr	r2, [pc, #80]	@ (8007c24 <HAL_TIM_PWM_Start+0x15c>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d111      	bne.n	8007bfa <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	f003 0307 	and.w	r3, r3, #7
 8007be0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2b06      	cmp	r3, #6
 8007be6:	d010      	beq.n	8007c0a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	681a      	ldr	r2, [r3, #0]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f042 0201 	orr.w	r2, r2, #1
 8007bf6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bf8:	e007      	b.n	8007c0a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	681a      	ldr	r2, [r3, #0]
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f042 0201 	orr.w	r2, r2, #1
 8007c08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c0a:	2300      	movs	r3, #0
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	3710      	adds	r7, #16
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bd80      	pop	{r7, pc}
 8007c14:	40010000 	.word	0x40010000
 8007c18:	40000400 	.word	0x40000400
 8007c1c:	40000800 	.word	0x40000800
 8007c20:	40000c00 	.word	0x40000c00
 8007c24:	40014000 	.word	0x40014000

08007c28 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b082      	sub	sp, #8
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d101      	bne.n	8007c3a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	e041      	b.n	8007cbe <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c40:	b2db      	uxtb	r3, r3
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d106      	bne.n	8007c54 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f000 f839 	bl	8007cc6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2202      	movs	r2, #2
 8007c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	3304      	adds	r3, #4
 8007c64:	4619      	mov	r1, r3
 8007c66:	4610      	mov	r0, r2
 8007c68:	f000 fc86 	bl	8008578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2201      	movs	r2, #1
 8007c70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2201      	movs	r2, #1
 8007c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2201      	movs	r2, #1
 8007c80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2201      	movs	r2, #1
 8007c88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2201      	movs	r2, #1
 8007c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2201      	movs	r2, #1
 8007ca8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2201      	movs	r2, #1
 8007cb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007cbc:	2300      	movs	r3, #0
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3708      	adds	r7, #8
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}

08007cc6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007cc6:	b480      	push	{r7}
 8007cc8:	b083      	sub	sp, #12
 8007cca:	af00      	add	r7, sp, #0
 8007ccc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007cce:	bf00      	nop
 8007cd0:	370c      	adds	r7, #12
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr
	...

08007cdc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b084      	sub	sp, #16
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d104      	bne.n	8007cfa <HAL_TIM_IC_Start_IT+0x1e>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	e013      	b.n	8007d22 <HAL_TIM_IC_Start_IT+0x46>
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	2b04      	cmp	r3, #4
 8007cfe:	d104      	bne.n	8007d0a <HAL_TIM_IC_Start_IT+0x2e>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007d06:	b2db      	uxtb	r3, r3
 8007d08:	e00b      	b.n	8007d22 <HAL_TIM_IC_Start_IT+0x46>
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	2b08      	cmp	r3, #8
 8007d0e:	d104      	bne.n	8007d1a <HAL_TIM_IC_Start_IT+0x3e>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007d16:	b2db      	uxtb	r3, r3
 8007d18:	e003      	b.n	8007d22 <HAL_TIM_IC_Start_IT+0x46>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d104      	bne.n	8007d34 <HAL_TIM_IC_Start_IT+0x58>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	e013      	b.n	8007d5c <HAL_TIM_IC_Start_IT+0x80>
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	2b04      	cmp	r3, #4
 8007d38:	d104      	bne.n	8007d44 <HAL_TIM_IC_Start_IT+0x68>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007d40:	b2db      	uxtb	r3, r3
 8007d42:	e00b      	b.n	8007d5c <HAL_TIM_IC_Start_IT+0x80>
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	2b08      	cmp	r3, #8
 8007d48:	d104      	bne.n	8007d54 <HAL_TIM_IC_Start_IT+0x78>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d50:	b2db      	uxtb	r3, r3
 8007d52:	e003      	b.n	8007d5c <HAL_TIM_IC_Start_IT+0x80>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d5a:	b2db      	uxtb	r3, r3
 8007d5c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d5e:	7bbb      	ldrb	r3, [r7, #14]
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	d102      	bne.n	8007d6a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d64:	7b7b      	ldrb	r3, [r7, #13]
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d001      	beq.n	8007d6e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	e0c2      	b.n	8007ef4 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d104      	bne.n	8007d7e <HAL_TIM_IC_Start_IT+0xa2>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2202      	movs	r2, #2
 8007d78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d7c:	e013      	b.n	8007da6 <HAL_TIM_IC_Start_IT+0xca>
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	2b04      	cmp	r3, #4
 8007d82:	d104      	bne.n	8007d8e <HAL_TIM_IC_Start_IT+0xb2>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2202      	movs	r2, #2
 8007d88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d8c:	e00b      	b.n	8007da6 <HAL_TIM_IC_Start_IT+0xca>
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	2b08      	cmp	r3, #8
 8007d92:	d104      	bne.n	8007d9e <HAL_TIM_IC_Start_IT+0xc2>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2202      	movs	r2, #2
 8007d98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d9c:	e003      	b.n	8007da6 <HAL_TIM_IC_Start_IT+0xca>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2202      	movs	r2, #2
 8007da2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d104      	bne.n	8007db6 <HAL_TIM_IC_Start_IT+0xda>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2202      	movs	r2, #2
 8007db0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007db4:	e013      	b.n	8007dde <HAL_TIM_IC_Start_IT+0x102>
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	2b04      	cmp	r3, #4
 8007dba:	d104      	bne.n	8007dc6 <HAL_TIM_IC_Start_IT+0xea>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2202      	movs	r2, #2
 8007dc0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007dc4:	e00b      	b.n	8007dde <HAL_TIM_IC_Start_IT+0x102>
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	2b08      	cmp	r3, #8
 8007dca:	d104      	bne.n	8007dd6 <HAL_TIM_IC_Start_IT+0xfa>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2202      	movs	r2, #2
 8007dd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007dd4:	e003      	b.n	8007dde <HAL_TIM_IC_Start_IT+0x102>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2202      	movs	r2, #2
 8007dda:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	2b0c      	cmp	r3, #12
 8007de2:	d841      	bhi.n	8007e68 <HAL_TIM_IC_Start_IT+0x18c>
 8007de4:	a201      	add	r2, pc, #4	@ (adr r2, 8007dec <HAL_TIM_IC_Start_IT+0x110>)
 8007de6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dea:	bf00      	nop
 8007dec:	08007e21 	.word	0x08007e21
 8007df0:	08007e69 	.word	0x08007e69
 8007df4:	08007e69 	.word	0x08007e69
 8007df8:	08007e69 	.word	0x08007e69
 8007dfc:	08007e33 	.word	0x08007e33
 8007e00:	08007e69 	.word	0x08007e69
 8007e04:	08007e69 	.word	0x08007e69
 8007e08:	08007e69 	.word	0x08007e69
 8007e0c:	08007e45 	.word	0x08007e45
 8007e10:	08007e69 	.word	0x08007e69
 8007e14:	08007e69 	.word	0x08007e69
 8007e18:	08007e69 	.word	0x08007e69
 8007e1c:	08007e57 	.word	0x08007e57
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	68da      	ldr	r2, [r3, #12]
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f042 0202 	orr.w	r2, r2, #2
 8007e2e:	60da      	str	r2, [r3, #12]
      break;
 8007e30:	e01d      	b.n	8007e6e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	68da      	ldr	r2, [r3, #12]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f042 0204 	orr.w	r2, r2, #4
 8007e40:	60da      	str	r2, [r3, #12]
      break;
 8007e42:	e014      	b.n	8007e6e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	68da      	ldr	r2, [r3, #12]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f042 0208 	orr.w	r2, r2, #8
 8007e52:	60da      	str	r2, [r3, #12]
      break;
 8007e54:	e00b      	b.n	8007e6e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	68da      	ldr	r2, [r3, #12]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f042 0210 	orr.w	r2, r2, #16
 8007e64:	60da      	str	r2, [r3, #12]
      break;
 8007e66:	e002      	b.n	8007e6e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	73fb      	strb	r3, [r7, #15]
      break;
 8007e6c:	bf00      	nop
  }

  if (status == HAL_OK)
 8007e6e:	7bfb      	ldrb	r3, [r7, #15]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d13e      	bne.n	8007ef2 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	2201      	movs	r2, #1
 8007e7a:	6839      	ldr	r1, [r7, #0]
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	f000 ff4b 	bl	8008d18 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4a1d      	ldr	r2, [pc, #116]	@ (8007efc <HAL_TIM_IC_Start_IT+0x220>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d018      	beq.n	8007ebe <HAL_TIM_IC_Start_IT+0x1e2>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e94:	d013      	beq.n	8007ebe <HAL_TIM_IC_Start_IT+0x1e2>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4a19      	ldr	r2, [pc, #100]	@ (8007f00 <HAL_TIM_IC_Start_IT+0x224>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d00e      	beq.n	8007ebe <HAL_TIM_IC_Start_IT+0x1e2>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4a17      	ldr	r2, [pc, #92]	@ (8007f04 <HAL_TIM_IC_Start_IT+0x228>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d009      	beq.n	8007ebe <HAL_TIM_IC_Start_IT+0x1e2>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a16      	ldr	r2, [pc, #88]	@ (8007f08 <HAL_TIM_IC_Start_IT+0x22c>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d004      	beq.n	8007ebe <HAL_TIM_IC_Start_IT+0x1e2>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a14      	ldr	r2, [pc, #80]	@ (8007f0c <HAL_TIM_IC_Start_IT+0x230>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d111      	bne.n	8007ee2 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	f003 0307 	and.w	r3, r3, #7
 8007ec8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	2b06      	cmp	r3, #6
 8007ece:	d010      	beq.n	8007ef2 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	681a      	ldr	r2, [r3, #0]
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f042 0201 	orr.w	r2, r2, #1
 8007ede:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ee0:	e007      	b.n	8007ef2 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f042 0201 	orr.w	r2, r2, #1
 8007ef0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3710      	adds	r7, #16
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}
 8007efc:	40010000 	.word	0x40010000
 8007f00:	40000400 	.word	0x40000400
 8007f04:	40000800 	.word	0x40000800
 8007f08:	40000c00 	.word	0x40000c00
 8007f0c:	40014000 	.word	0x40014000

08007f10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b084      	sub	sp, #16
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	68db      	ldr	r3, [r3, #12]
 8007f1e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	691b      	ldr	r3, [r3, #16]
 8007f26:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	f003 0302 	and.w	r3, r3, #2
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d020      	beq.n	8007f74 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f003 0302 	and.w	r3, r3, #2
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d01b      	beq.n	8007f74 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f06f 0202 	mvn.w	r2, #2
 8007f44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2201      	movs	r2, #1
 8007f4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	699b      	ldr	r3, [r3, #24]
 8007f52:	f003 0303 	and.w	r3, r3, #3
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d003      	beq.n	8007f62 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f7fc fc3a 	bl	80047d4 <HAL_TIM_IC_CaptureCallback>
 8007f60:	e005      	b.n	8007f6e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 fae9 	bl	800853a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f000 faf0 	bl	800854e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	f003 0304 	and.w	r3, r3, #4
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d020      	beq.n	8007fc0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	f003 0304 	and.w	r3, r3, #4
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d01b      	beq.n	8007fc0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f06f 0204 	mvn.w	r2, #4
 8007f90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2202      	movs	r2, #2
 8007f96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	699b      	ldr	r3, [r3, #24]
 8007f9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d003      	beq.n	8007fae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f7fc fc14 	bl	80047d4 <HAL_TIM_IC_CaptureCallback>
 8007fac:	e005      	b.n	8007fba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f000 fac3 	bl	800853a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f000 faca 	bl	800854e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	f003 0308 	and.w	r3, r3, #8
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d020      	beq.n	800800c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f003 0308 	and.w	r3, r3, #8
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d01b      	beq.n	800800c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f06f 0208 	mvn.w	r2, #8
 8007fdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2204      	movs	r2, #4
 8007fe2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	69db      	ldr	r3, [r3, #28]
 8007fea:	f003 0303 	and.w	r3, r3, #3
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d003      	beq.n	8007ffa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f7fc fbee 	bl	80047d4 <HAL_TIM_IC_CaptureCallback>
 8007ff8:	e005      	b.n	8008006 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f000 fa9d 	bl	800853a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f000 faa4 	bl	800854e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2200      	movs	r2, #0
 800800a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	f003 0310 	and.w	r3, r3, #16
 8008012:	2b00      	cmp	r3, #0
 8008014:	d020      	beq.n	8008058 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	f003 0310 	and.w	r3, r3, #16
 800801c:	2b00      	cmp	r3, #0
 800801e:	d01b      	beq.n	8008058 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f06f 0210 	mvn.w	r2, #16
 8008028:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2208      	movs	r2, #8
 800802e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	69db      	ldr	r3, [r3, #28]
 8008036:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800803a:	2b00      	cmp	r3, #0
 800803c:	d003      	beq.n	8008046 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f7fc fbc8 	bl	80047d4 <HAL_TIM_IC_CaptureCallback>
 8008044:	e005      	b.n	8008052 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f000 fa77 	bl	800853a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f000 fa7e 	bl	800854e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	f003 0301 	and.w	r3, r3, #1
 800805e:	2b00      	cmp	r3, #0
 8008060:	d00c      	beq.n	800807c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f003 0301 	and.w	r3, r3, #1
 8008068:	2b00      	cmp	r3, #0
 800806a:	d007      	beq.n	800807c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f06f 0201 	mvn.w	r2, #1
 8008074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008076:	6878      	ldr	r0, [r7, #4]
 8008078:	f7fc fb92 	bl	80047a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008082:	2b00      	cmp	r3, #0
 8008084:	d00c      	beq.n	80080a0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800808c:	2b00      	cmp	r3, #0
 800808e:	d007      	beq.n	80080a0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008098:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f000 feda 	bl	8008e54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d00c      	beq.n	80080c4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d007      	beq.n	80080c4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80080bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 fa4f 	bl	8008562 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	f003 0320 	and.w	r3, r3, #32
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00c      	beq.n	80080e8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	f003 0320 	and.w	r3, r3, #32
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d007      	beq.n	80080e8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f06f 0220 	mvn.w	r2, #32
 80080e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f000 feac 	bl	8008e40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80080e8:	bf00      	nop
 80080ea:	3710      	adds	r7, #16
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b086      	sub	sp, #24
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	60f8      	str	r0, [r7, #12]
 80080f8:	60b9      	str	r1, [r7, #8]
 80080fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80080fc:	2300      	movs	r3, #0
 80080fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008106:	2b01      	cmp	r3, #1
 8008108:	d101      	bne.n	800810e <HAL_TIM_IC_ConfigChannel+0x1e>
 800810a:	2302      	movs	r3, #2
 800810c:	e088      	b.n	8008220 <HAL_TIM_IC_ConfigChannel+0x130>
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2201      	movs	r2, #1
 8008112:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d11b      	bne.n	8008154 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800812c:	f000 fc3c 	bl	80089a8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	699a      	ldr	r2, [r3, #24]
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f022 020c 	bic.w	r2, r2, #12
 800813e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	6999      	ldr	r1, [r3, #24]
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	689a      	ldr	r2, [r3, #8]
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	430a      	orrs	r2, r1
 8008150:	619a      	str	r2, [r3, #24]
 8008152:	e060      	b.n	8008216 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2b04      	cmp	r3, #4
 8008158:	d11c      	bne.n	8008194 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800816a:	f000 fcb4 	bl	8008ad6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	699a      	ldr	r2, [r3, #24]
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800817c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	6999      	ldr	r1, [r3, #24]
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	689b      	ldr	r3, [r3, #8]
 8008188:	021a      	lsls	r2, r3, #8
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	430a      	orrs	r2, r1
 8008190:	619a      	str	r2, [r3, #24]
 8008192:	e040      	b.n	8008216 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2b08      	cmp	r3, #8
 8008198:	d11b      	bne.n	80081d2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80081aa:	f000 fd01 	bl	8008bb0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	69da      	ldr	r2, [r3, #28]
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f022 020c 	bic.w	r2, r2, #12
 80081bc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	69d9      	ldr	r1, [r3, #28]
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	689a      	ldr	r2, [r3, #8]
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	430a      	orrs	r2, r1
 80081ce:	61da      	str	r2, [r3, #28]
 80081d0:	e021      	b.n	8008216 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2b0c      	cmp	r3, #12
 80081d6:	d11c      	bne.n	8008212 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80081e8:	f000 fd1e 	bl	8008c28 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	69da      	ldr	r2, [r3, #28]
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80081fa:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	69d9      	ldr	r1, [r3, #28]
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	689b      	ldr	r3, [r3, #8]
 8008206:	021a      	lsls	r2, r3, #8
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	430a      	orrs	r2, r1
 800820e:	61da      	str	r2, [r3, #28]
 8008210:	e001      	b.n	8008216 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008212:	2301      	movs	r3, #1
 8008214:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2200      	movs	r2, #0
 800821a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800821e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008220:	4618      	mov	r0, r3
 8008222:	3718      	adds	r7, #24
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}

08008228 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b086      	sub	sp, #24
 800822c:	af00      	add	r7, sp, #0
 800822e:	60f8      	str	r0, [r7, #12]
 8008230:	60b9      	str	r1, [r7, #8]
 8008232:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008234:	2300      	movs	r3, #0
 8008236:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800823e:	2b01      	cmp	r3, #1
 8008240:	d101      	bne.n	8008246 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008242:	2302      	movs	r3, #2
 8008244:	e0ae      	b.n	80083a4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	2201      	movs	r2, #1
 800824a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2b0c      	cmp	r3, #12
 8008252:	f200 809f 	bhi.w	8008394 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008256:	a201      	add	r2, pc, #4	@ (adr r2, 800825c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800825c:	08008291 	.word	0x08008291
 8008260:	08008395 	.word	0x08008395
 8008264:	08008395 	.word	0x08008395
 8008268:	08008395 	.word	0x08008395
 800826c:	080082d1 	.word	0x080082d1
 8008270:	08008395 	.word	0x08008395
 8008274:	08008395 	.word	0x08008395
 8008278:	08008395 	.word	0x08008395
 800827c:	08008313 	.word	0x08008313
 8008280:	08008395 	.word	0x08008395
 8008284:	08008395 	.word	0x08008395
 8008288:	08008395 	.word	0x08008395
 800828c:	08008353 	.word	0x08008353
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	68b9      	ldr	r1, [r7, #8]
 8008296:	4618      	mov	r0, r3
 8008298:	f000 f9fa 	bl	8008690 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	699a      	ldr	r2, [r3, #24]
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f042 0208 	orr.w	r2, r2, #8
 80082aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	699a      	ldr	r2, [r3, #24]
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f022 0204 	bic.w	r2, r2, #4
 80082ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	6999      	ldr	r1, [r3, #24]
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	691a      	ldr	r2, [r3, #16]
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	430a      	orrs	r2, r1
 80082cc:	619a      	str	r2, [r3, #24]
      break;
 80082ce:	e064      	b.n	800839a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	68b9      	ldr	r1, [r7, #8]
 80082d6:	4618      	mov	r0, r3
 80082d8:	f000 fa40 	bl	800875c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	699a      	ldr	r2, [r3, #24]
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80082ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	699a      	ldr	r2, [r3, #24]
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80082fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	6999      	ldr	r1, [r3, #24]
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	691b      	ldr	r3, [r3, #16]
 8008306:	021a      	lsls	r2, r3, #8
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	430a      	orrs	r2, r1
 800830e:	619a      	str	r2, [r3, #24]
      break;
 8008310:	e043      	b.n	800839a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	68b9      	ldr	r1, [r7, #8]
 8008318:	4618      	mov	r0, r3
 800831a:	f000 fa8b 	bl	8008834 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	69da      	ldr	r2, [r3, #28]
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f042 0208 	orr.w	r2, r2, #8
 800832c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	69da      	ldr	r2, [r3, #28]
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f022 0204 	bic.w	r2, r2, #4
 800833c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	69d9      	ldr	r1, [r3, #28]
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	691a      	ldr	r2, [r3, #16]
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	430a      	orrs	r2, r1
 800834e:	61da      	str	r2, [r3, #28]
      break;
 8008350:	e023      	b.n	800839a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	68b9      	ldr	r1, [r7, #8]
 8008358:	4618      	mov	r0, r3
 800835a:	f000 fad5 	bl	8008908 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	69da      	ldr	r2, [r3, #28]
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800836c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	69da      	ldr	r2, [r3, #28]
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800837c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	69d9      	ldr	r1, [r3, #28]
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	691b      	ldr	r3, [r3, #16]
 8008388:	021a      	lsls	r2, r3, #8
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	430a      	orrs	r2, r1
 8008390:	61da      	str	r2, [r3, #28]
      break;
 8008392:	e002      	b.n	800839a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008394:	2301      	movs	r3, #1
 8008396:	75fb      	strb	r3, [r7, #23]
      break;
 8008398:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2200      	movs	r2, #0
 800839e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80083a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	3718      	adds	r7, #24
 80083a8:	46bd      	mov	sp, r7
 80083aa:	bd80      	pop	{r7, pc}

080083ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b084      	sub	sp, #16
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
 80083b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80083b6:	2300      	movs	r3, #0
 80083b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083c0:	2b01      	cmp	r3, #1
 80083c2:	d101      	bne.n	80083c8 <HAL_TIM_ConfigClockSource+0x1c>
 80083c4:	2302      	movs	r3, #2
 80083c6:	e0b4      	b.n	8008532 <HAL_TIM_ConfigClockSource+0x186>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2201      	movs	r2, #1
 80083cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2202      	movs	r2, #2
 80083d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	689b      	ldr	r3, [r3, #8]
 80083de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80083e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80083ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	68ba      	ldr	r2, [r7, #8]
 80083f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008400:	d03e      	beq.n	8008480 <HAL_TIM_ConfigClockSource+0xd4>
 8008402:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008406:	f200 8087 	bhi.w	8008518 <HAL_TIM_ConfigClockSource+0x16c>
 800840a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800840e:	f000 8086 	beq.w	800851e <HAL_TIM_ConfigClockSource+0x172>
 8008412:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008416:	d87f      	bhi.n	8008518 <HAL_TIM_ConfigClockSource+0x16c>
 8008418:	2b70      	cmp	r3, #112	@ 0x70
 800841a:	d01a      	beq.n	8008452 <HAL_TIM_ConfigClockSource+0xa6>
 800841c:	2b70      	cmp	r3, #112	@ 0x70
 800841e:	d87b      	bhi.n	8008518 <HAL_TIM_ConfigClockSource+0x16c>
 8008420:	2b60      	cmp	r3, #96	@ 0x60
 8008422:	d050      	beq.n	80084c6 <HAL_TIM_ConfigClockSource+0x11a>
 8008424:	2b60      	cmp	r3, #96	@ 0x60
 8008426:	d877      	bhi.n	8008518 <HAL_TIM_ConfigClockSource+0x16c>
 8008428:	2b50      	cmp	r3, #80	@ 0x50
 800842a:	d03c      	beq.n	80084a6 <HAL_TIM_ConfigClockSource+0xfa>
 800842c:	2b50      	cmp	r3, #80	@ 0x50
 800842e:	d873      	bhi.n	8008518 <HAL_TIM_ConfigClockSource+0x16c>
 8008430:	2b40      	cmp	r3, #64	@ 0x40
 8008432:	d058      	beq.n	80084e6 <HAL_TIM_ConfigClockSource+0x13a>
 8008434:	2b40      	cmp	r3, #64	@ 0x40
 8008436:	d86f      	bhi.n	8008518 <HAL_TIM_ConfigClockSource+0x16c>
 8008438:	2b30      	cmp	r3, #48	@ 0x30
 800843a:	d064      	beq.n	8008506 <HAL_TIM_ConfigClockSource+0x15a>
 800843c:	2b30      	cmp	r3, #48	@ 0x30
 800843e:	d86b      	bhi.n	8008518 <HAL_TIM_ConfigClockSource+0x16c>
 8008440:	2b20      	cmp	r3, #32
 8008442:	d060      	beq.n	8008506 <HAL_TIM_ConfigClockSource+0x15a>
 8008444:	2b20      	cmp	r3, #32
 8008446:	d867      	bhi.n	8008518 <HAL_TIM_ConfigClockSource+0x16c>
 8008448:	2b00      	cmp	r3, #0
 800844a:	d05c      	beq.n	8008506 <HAL_TIM_ConfigClockSource+0x15a>
 800844c:	2b10      	cmp	r3, #16
 800844e:	d05a      	beq.n	8008506 <HAL_TIM_ConfigClockSource+0x15a>
 8008450:	e062      	b.n	8008518 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008462:	f000 fc39 	bl	8008cd8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	689b      	ldr	r3, [r3, #8]
 800846c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008474:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	68ba      	ldr	r2, [r7, #8]
 800847c:	609a      	str	r2, [r3, #8]
      break;
 800847e:	e04f      	b.n	8008520 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008490:	f000 fc22 	bl	8008cd8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	689a      	ldr	r2, [r3, #8]
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80084a2:	609a      	str	r2, [r3, #8]
      break;
 80084a4:	e03c      	b.n	8008520 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80084b2:	461a      	mov	r2, r3
 80084b4:	f000 fae0 	bl	8008a78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	2150      	movs	r1, #80	@ 0x50
 80084be:	4618      	mov	r0, r3
 80084c0:	f000 fbef 	bl	8008ca2 <TIM_ITRx_SetConfig>
      break;
 80084c4:	e02c      	b.n	8008520 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80084d2:	461a      	mov	r2, r3
 80084d4:	f000 fb3c 	bl	8008b50 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	2160      	movs	r1, #96	@ 0x60
 80084de:	4618      	mov	r0, r3
 80084e0:	f000 fbdf 	bl	8008ca2 <TIM_ITRx_SetConfig>
      break;
 80084e4:	e01c      	b.n	8008520 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80084f2:	461a      	mov	r2, r3
 80084f4:	f000 fac0 	bl	8008a78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	2140      	movs	r1, #64	@ 0x40
 80084fe:	4618      	mov	r0, r3
 8008500:	f000 fbcf 	bl	8008ca2 <TIM_ITRx_SetConfig>
      break;
 8008504:	e00c      	b.n	8008520 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681a      	ldr	r2, [r3, #0]
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4619      	mov	r1, r3
 8008510:	4610      	mov	r0, r2
 8008512:	f000 fbc6 	bl	8008ca2 <TIM_ITRx_SetConfig>
      break;
 8008516:	e003      	b.n	8008520 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008518:	2301      	movs	r3, #1
 800851a:	73fb      	strb	r3, [r7, #15]
      break;
 800851c:	e000      	b.n	8008520 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800851e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2201      	movs	r2, #1
 8008524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2200      	movs	r2, #0
 800852c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008530:	7bfb      	ldrb	r3, [r7, #15]
}
 8008532:	4618      	mov	r0, r3
 8008534:	3710      	adds	r7, #16
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}

0800853a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800853a:	b480      	push	{r7}
 800853c:	b083      	sub	sp, #12
 800853e:	af00      	add	r7, sp, #0
 8008540:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008542:	bf00      	nop
 8008544:	370c      	adds	r7, #12
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr

0800854e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800854e:	b480      	push	{r7}
 8008550:	b083      	sub	sp, #12
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008556:	bf00      	nop
 8008558:	370c      	adds	r7, #12
 800855a:	46bd      	mov	sp, r7
 800855c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008560:	4770      	bx	lr

08008562 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008562:	b480      	push	{r7}
 8008564:	b083      	sub	sp, #12
 8008566:	af00      	add	r7, sp, #0
 8008568:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800856a:	bf00      	nop
 800856c:	370c      	adds	r7, #12
 800856e:	46bd      	mov	sp, r7
 8008570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008574:	4770      	bx	lr
	...

08008578 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008578:	b480      	push	{r7}
 800857a:	b085      	sub	sp, #20
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	4a3a      	ldr	r2, [pc, #232]	@ (8008674 <TIM_Base_SetConfig+0xfc>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d00f      	beq.n	80085b0 <TIM_Base_SetConfig+0x38>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008596:	d00b      	beq.n	80085b0 <TIM_Base_SetConfig+0x38>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	4a37      	ldr	r2, [pc, #220]	@ (8008678 <TIM_Base_SetConfig+0x100>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d007      	beq.n	80085b0 <TIM_Base_SetConfig+0x38>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	4a36      	ldr	r2, [pc, #216]	@ (800867c <TIM_Base_SetConfig+0x104>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d003      	beq.n	80085b0 <TIM_Base_SetConfig+0x38>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	4a35      	ldr	r2, [pc, #212]	@ (8008680 <TIM_Base_SetConfig+0x108>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d108      	bne.n	80085c2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	68fa      	ldr	r2, [r7, #12]
 80085be:	4313      	orrs	r3, r2
 80085c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	4a2b      	ldr	r2, [pc, #172]	@ (8008674 <TIM_Base_SetConfig+0xfc>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d01b      	beq.n	8008602 <TIM_Base_SetConfig+0x8a>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085d0:	d017      	beq.n	8008602 <TIM_Base_SetConfig+0x8a>
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	4a28      	ldr	r2, [pc, #160]	@ (8008678 <TIM_Base_SetConfig+0x100>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d013      	beq.n	8008602 <TIM_Base_SetConfig+0x8a>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	4a27      	ldr	r2, [pc, #156]	@ (800867c <TIM_Base_SetConfig+0x104>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d00f      	beq.n	8008602 <TIM_Base_SetConfig+0x8a>
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	4a26      	ldr	r2, [pc, #152]	@ (8008680 <TIM_Base_SetConfig+0x108>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d00b      	beq.n	8008602 <TIM_Base_SetConfig+0x8a>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	4a25      	ldr	r2, [pc, #148]	@ (8008684 <TIM_Base_SetConfig+0x10c>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d007      	beq.n	8008602 <TIM_Base_SetConfig+0x8a>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	4a24      	ldr	r2, [pc, #144]	@ (8008688 <TIM_Base_SetConfig+0x110>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d003      	beq.n	8008602 <TIM_Base_SetConfig+0x8a>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	4a23      	ldr	r2, [pc, #140]	@ (800868c <TIM_Base_SetConfig+0x114>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d108      	bne.n	8008614 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008608:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	68db      	ldr	r3, [r3, #12]
 800860e:	68fa      	ldr	r2, [r7, #12]
 8008610:	4313      	orrs	r3, r2
 8008612:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	695b      	ldr	r3, [r3, #20]
 800861e:	4313      	orrs	r3, r2
 8008620:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	68fa      	ldr	r2, [r7, #12]
 8008626:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	689a      	ldr	r2, [r3, #8]
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	681a      	ldr	r2, [r3, #0]
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	4a0e      	ldr	r2, [pc, #56]	@ (8008674 <TIM_Base_SetConfig+0xfc>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d103      	bne.n	8008648 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	691a      	ldr	r2, [r3, #16]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2201      	movs	r2, #1
 800864c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	691b      	ldr	r3, [r3, #16]
 8008652:	f003 0301 	and.w	r3, r3, #1
 8008656:	2b01      	cmp	r3, #1
 8008658:	d105      	bne.n	8008666 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	691b      	ldr	r3, [r3, #16]
 800865e:	f023 0201 	bic.w	r2, r3, #1
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	611a      	str	r2, [r3, #16]
  }
}
 8008666:	bf00      	nop
 8008668:	3714      	adds	r7, #20
 800866a:	46bd      	mov	sp, r7
 800866c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008670:	4770      	bx	lr
 8008672:	bf00      	nop
 8008674:	40010000 	.word	0x40010000
 8008678:	40000400 	.word	0x40000400
 800867c:	40000800 	.word	0x40000800
 8008680:	40000c00 	.word	0x40000c00
 8008684:	40014000 	.word	0x40014000
 8008688:	40014400 	.word	0x40014400
 800868c:	40014800 	.word	0x40014800

08008690 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008690:	b480      	push	{r7}
 8008692:	b087      	sub	sp, #28
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6a1b      	ldr	r3, [r3, #32]
 800869e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6a1b      	ldr	r3, [r3, #32]
 80086a4:	f023 0201 	bic.w	r2, r3, #1
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	685b      	ldr	r3, [r3, #4]
 80086b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	699b      	ldr	r3, [r3, #24]
 80086b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	f023 0303 	bic.w	r3, r3, #3
 80086c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	68fa      	ldr	r2, [r7, #12]
 80086ce:	4313      	orrs	r3, r2
 80086d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	f023 0302 	bic.w	r3, r3, #2
 80086d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	689b      	ldr	r3, [r3, #8]
 80086de:	697a      	ldr	r2, [r7, #20]
 80086e0:	4313      	orrs	r3, r2
 80086e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	4a1c      	ldr	r2, [pc, #112]	@ (8008758 <TIM_OC1_SetConfig+0xc8>)
 80086e8:	4293      	cmp	r3, r2
 80086ea:	d10c      	bne.n	8008706 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	f023 0308 	bic.w	r3, r3, #8
 80086f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	68db      	ldr	r3, [r3, #12]
 80086f8:	697a      	ldr	r2, [r7, #20]
 80086fa:	4313      	orrs	r3, r2
 80086fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	f023 0304 	bic.w	r3, r3, #4
 8008704:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	4a13      	ldr	r2, [pc, #76]	@ (8008758 <TIM_OC1_SetConfig+0xc8>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d111      	bne.n	8008732 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008714:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800871c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	695b      	ldr	r3, [r3, #20]
 8008722:	693a      	ldr	r2, [r7, #16]
 8008724:	4313      	orrs	r3, r2
 8008726:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	699b      	ldr	r3, [r3, #24]
 800872c:	693a      	ldr	r2, [r7, #16]
 800872e:	4313      	orrs	r3, r2
 8008730:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	693a      	ldr	r2, [r7, #16]
 8008736:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	68fa      	ldr	r2, [r7, #12]
 800873c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	685a      	ldr	r2, [r3, #4]
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	697a      	ldr	r2, [r7, #20]
 800874a:	621a      	str	r2, [r3, #32]
}
 800874c:	bf00      	nop
 800874e:	371c      	adds	r7, #28
 8008750:	46bd      	mov	sp, r7
 8008752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008756:	4770      	bx	lr
 8008758:	40010000 	.word	0x40010000

0800875c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800875c:	b480      	push	{r7}
 800875e:	b087      	sub	sp, #28
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
 8008764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6a1b      	ldr	r3, [r3, #32]
 800876a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	6a1b      	ldr	r3, [r3, #32]
 8008770:	f023 0210 	bic.w	r2, r3, #16
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	699b      	ldr	r3, [r3, #24]
 8008782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800878a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008792:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	021b      	lsls	r3, r3, #8
 800879a:	68fa      	ldr	r2, [r7, #12]
 800879c:	4313      	orrs	r3, r2
 800879e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	f023 0320 	bic.w	r3, r3, #32
 80087a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	689b      	ldr	r3, [r3, #8]
 80087ac:	011b      	lsls	r3, r3, #4
 80087ae:	697a      	ldr	r2, [r7, #20]
 80087b0:	4313      	orrs	r3, r2
 80087b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	4a1e      	ldr	r2, [pc, #120]	@ (8008830 <TIM_OC2_SetConfig+0xd4>)
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d10d      	bne.n	80087d8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80087bc:	697b      	ldr	r3, [r7, #20]
 80087be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80087c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	68db      	ldr	r3, [r3, #12]
 80087c8:	011b      	lsls	r3, r3, #4
 80087ca:	697a      	ldr	r2, [r7, #20]
 80087cc:	4313      	orrs	r3, r2
 80087ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	4a15      	ldr	r2, [pc, #84]	@ (8008830 <TIM_OC2_SetConfig+0xd4>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d113      	bne.n	8008808 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80087e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80087ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	695b      	ldr	r3, [r3, #20]
 80087f4:	009b      	lsls	r3, r3, #2
 80087f6:	693a      	ldr	r2, [r7, #16]
 80087f8:	4313      	orrs	r3, r2
 80087fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	699b      	ldr	r3, [r3, #24]
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	693a      	ldr	r2, [r7, #16]
 8008804:	4313      	orrs	r3, r2
 8008806:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	693a      	ldr	r2, [r7, #16]
 800880c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	68fa      	ldr	r2, [r7, #12]
 8008812:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	685a      	ldr	r2, [r3, #4]
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	697a      	ldr	r2, [r7, #20]
 8008820:	621a      	str	r2, [r3, #32]
}
 8008822:	bf00      	nop
 8008824:	371c      	adds	r7, #28
 8008826:	46bd      	mov	sp, r7
 8008828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882c:	4770      	bx	lr
 800882e:	bf00      	nop
 8008830:	40010000 	.word	0x40010000

08008834 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008834:	b480      	push	{r7}
 8008836:	b087      	sub	sp, #28
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
 800883c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a1b      	ldr	r3, [r3, #32]
 8008842:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6a1b      	ldr	r3, [r3, #32]
 8008848:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	685b      	ldr	r3, [r3, #4]
 8008854:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	69db      	ldr	r3, [r3, #28]
 800885a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008862:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f023 0303 	bic.w	r3, r3, #3
 800886a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	68fa      	ldr	r2, [r7, #12]
 8008872:	4313      	orrs	r3, r2
 8008874:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800887c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	689b      	ldr	r3, [r3, #8]
 8008882:	021b      	lsls	r3, r3, #8
 8008884:	697a      	ldr	r2, [r7, #20]
 8008886:	4313      	orrs	r3, r2
 8008888:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	4a1d      	ldr	r2, [pc, #116]	@ (8008904 <TIM_OC3_SetConfig+0xd0>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d10d      	bne.n	80088ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008898:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	68db      	ldr	r3, [r3, #12]
 800889e:	021b      	lsls	r3, r3, #8
 80088a0:	697a      	ldr	r2, [r7, #20]
 80088a2:	4313      	orrs	r3, r2
 80088a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80088ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	4a14      	ldr	r2, [pc, #80]	@ (8008904 <TIM_OC3_SetConfig+0xd0>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d113      	bne.n	80088de <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80088bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80088be:	693b      	ldr	r3, [r7, #16]
 80088c0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80088c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	695b      	ldr	r3, [r3, #20]
 80088ca:	011b      	lsls	r3, r3, #4
 80088cc:	693a      	ldr	r2, [r7, #16]
 80088ce:	4313      	orrs	r3, r2
 80088d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	699b      	ldr	r3, [r3, #24]
 80088d6:	011b      	lsls	r3, r3, #4
 80088d8:	693a      	ldr	r2, [r7, #16]
 80088da:	4313      	orrs	r3, r2
 80088dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	693a      	ldr	r2, [r7, #16]
 80088e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	68fa      	ldr	r2, [r7, #12]
 80088e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	685a      	ldr	r2, [r3, #4]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	697a      	ldr	r2, [r7, #20]
 80088f6:	621a      	str	r2, [r3, #32]
}
 80088f8:	bf00      	nop
 80088fa:	371c      	adds	r7, #28
 80088fc:	46bd      	mov	sp, r7
 80088fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008902:	4770      	bx	lr
 8008904:	40010000 	.word	0x40010000

08008908 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008908:	b480      	push	{r7}
 800890a:	b087      	sub	sp, #28
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
 8008910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6a1b      	ldr	r3, [r3, #32]
 8008916:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6a1b      	ldr	r3, [r3, #32]
 800891c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	69db      	ldr	r3, [r3, #28]
 800892e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800893e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	021b      	lsls	r3, r3, #8
 8008946:	68fa      	ldr	r2, [r7, #12]
 8008948:	4313      	orrs	r3, r2
 800894a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800894c:	693b      	ldr	r3, [r7, #16]
 800894e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008952:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	689b      	ldr	r3, [r3, #8]
 8008958:	031b      	lsls	r3, r3, #12
 800895a:	693a      	ldr	r2, [r7, #16]
 800895c:	4313      	orrs	r3, r2
 800895e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	4a10      	ldr	r2, [pc, #64]	@ (80089a4 <TIM_OC4_SetConfig+0x9c>)
 8008964:	4293      	cmp	r3, r2
 8008966:	d109      	bne.n	800897c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008968:	697b      	ldr	r3, [r7, #20]
 800896a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800896e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	695b      	ldr	r3, [r3, #20]
 8008974:	019b      	lsls	r3, r3, #6
 8008976:	697a      	ldr	r2, [r7, #20]
 8008978:	4313      	orrs	r3, r2
 800897a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	697a      	ldr	r2, [r7, #20]
 8008980:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	68fa      	ldr	r2, [r7, #12]
 8008986:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	685a      	ldr	r2, [r3, #4]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	693a      	ldr	r2, [r7, #16]
 8008994:	621a      	str	r2, [r3, #32]
}
 8008996:	bf00      	nop
 8008998:	371c      	adds	r7, #28
 800899a:	46bd      	mov	sp, r7
 800899c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a0:	4770      	bx	lr
 80089a2:	bf00      	nop
 80089a4:	40010000 	.word	0x40010000

080089a8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b087      	sub	sp, #28
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	60f8      	str	r0, [r7, #12]
 80089b0:	60b9      	str	r1, [r7, #8]
 80089b2:	607a      	str	r2, [r7, #4]
 80089b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	6a1b      	ldr	r3, [r3, #32]
 80089ba:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	6a1b      	ldr	r3, [r3, #32]
 80089c0:	f023 0201 	bic.w	r2, r3, #1
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	699b      	ldr	r3, [r3, #24]
 80089cc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	4a24      	ldr	r2, [pc, #144]	@ (8008a64 <TIM_TI1_SetConfig+0xbc>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d013      	beq.n	80089fe <TIM_TI1_SetConfig+0x56>
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089dc:	d00f      	beq.n	80089fe <TIM_TI1_SetConfig+0x56>
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	4a21      	ldr	r2, [pc, #132]	@ (8008a68 <TIM_TI1_SetConfig+0xc0>)
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d00b      	beq.n	80089fe <TIM_TI1_SetConfig+0x56>
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	4a20      	ldr	r2, [pc, #128]	@ (8008a6c <TIM_TI1_SetConfig+0xc4>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d007      	beq.n	80089fe <TIM_TI1_SetConfig+0x56>
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	4a1f      	ldr	r2, [pc, #124]	@ (8008a70 <TIM_TI1_SetConfig+0xc8>)
 80089f2:	4293      	cmp	r3, r2
 80089f4:	d003      	beq.n	80089fe <TIM_TI1_SetConfig+0x56>
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	4a1e      	ldr	r2, [pc, #120]	@ (8008a74 <TIM_TI1_SetConfig+0xcc>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d101      	bne.n	8008a02 <TIM_TI1_SetConfig+0x5a>
 80089fe:	2301      	movs	r3, #1
 8008a00:	e000      	b.n	8008a04 <TIM_TI1_SetConfig+0x5c>
 8008a02:	2300      	movs	r3, #0
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d008      	beq.n	8008a1a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008a08:	697b      	ldr	r3, [r7, #20]
 8008a0a:	f023 0303 	bic.w	r3, r3, #3
 8008a0e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008a10:	697a      	ldr	r2, [r7, #20]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	4313      	orrs	r3, r2
 8008a16:	617b      	str	r3, [r7, #20]
 8008a18:	e003      	b.n	8008a22 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	f043 0301 	orr.w	r3, r3, #1
 8008a20:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008a28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	011b      	lsls	r3, r3, #4
 8008a2e:	b2db      	uxtb	r3, r3
 8008a30:	697a      	ldr	r2, [r7, #20]
 8008a32:	4313      	orrs	r3, r2
 8008a34:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008a36:	693b      	ldr	r3, [r7, #16]
 8008a38:	f023 030a 	bic.w	r3, r3, #10
 8008a3c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	f003 030a 	and.w	r3, r3, #10
 8008a44:	693a      	ldr	r2, [r7, #16]
 8008a46:	4313      	orrs	r3, r2
 8008a48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	697a      	ldr	r2, [r7, #20]
 8008a4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	693a      	ldr	r2, [r7, #16]
 8008a54:	621a      	str	r2, [r3, #32]
}
 8008a56:	bf00      	nop
 8008a58:	371c      	adds	r7, #28
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a60:	4770      	bx	lr
 8008a62:	bf00      	nop
 8008a64:	40010000 	.word	0x40010000
 8008a68:	40000400 	.word	0x40000400
 8008a6c:	40000800 	.word	0x40000800
 8008a70:	40000c00 	.word	0x40000c00
 8008a74:	40014000 	.word	0x40014000

08008a78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b087      	sub	sp, #28
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	60f8      	str	r0, [r7, #12]
 8008a80:	60b9      	str	r1, [r7, #8]
 8008a82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	6a1b      	ldr	r3, [r3, #32]
 8008a88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	6a1b      	ldr	r3, [r3, #32]
 8008a8e:	f023 0201 	bic.w	r2, r3, #1
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	699b      	ldr	r3, [r3, #24]
 8008a9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008aa2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	011b      	lsls	r3, r3, #4
 8008aa8:	693a      	ldr	r2, [r7, #16]
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008aae:	697b      	ldr	r3, [r7, #20]
 8008ab0:	f023 030a 	bic.w	r3, r3, #10
 8008ab4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008ab6:	697a      	ldr	r2, [r7, #20]
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	4313      	orrs	r3, r2
 8008abc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	693a      	ldr	r2, [r7, #16]
 8008ac2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	697a      	ldr	r2, [r7, #20]
 8008ac8:	621a      	str	r2, [r3, #32]
}
 8008aca:	bf00      	nop
 8008acc:	371c      	adds	r7, #28
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad4:	4770      	bx	lr

08008ad6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008ad6:	b480      	push	{r7}
 8008ad8:	b087      	sub	sp, #28
 8008ada:	af00      	add	r7, sp, #0
 8008adc:	60f8      	str	r0, [r7, #12]
 8008ade:	60b9      	str	r1, [r7, #8]
 8008ae0:	607a      	str	r2, [r7, #4]
 8008ae2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	6a1b      	ldr	r3, [r3, #32]
 8008ae8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	6a1b      	ldr	r3, [r3, #32]
 8008aee:	f023 0210 	bic.w	r2, r3, #16
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	699b      	ldr	r3, [r3, #24]
 8008afa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	021b      	lsls	r3, r3, #8
 8008b08:	693a      	ldr	r2, [r7, #16]
 8008b0a:	4313      	orrs	r3, r2
 8008b0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b0e:	693b      	ldr	r3, [r7, #16]
 8008b10:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008b14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	031b      	lsls	r3, r3, #12
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	693a      	ldr	r2, [r7, #16]
 8008b1e:	4313      	orrs	r3, r2
 8008b20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008b28:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	011b      	lsls	r3, r3, #4
 8008b2e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008b32:	697a      	ldr	r2, [r7, #20]
 8008b34:	4313      	orrs	r3, r2
 8008b36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	693a      	ldr	r2, [r7, #16]
 8008b3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	697a      	ldr	r2, [r7, #20]
 8008b42:	621a      	str	r2, [r3, #32]
}
 8008b44:	bf00      	nop
 8008b46:	371c      	adds	r7, #28
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4e:	4770      	bx	lr

08008b50 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b087      	sub	sp, #28
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	60f8      	str	r0, [r7, #12]
 8008b58:	60b9      	str	r1, [r7, #8]
 8008b5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	6a1b      	ldr	r3, [r3, #32]
 8008b60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	6a1b      	ldr	r3, [r3, #32]
 8008b66:	f023 0210 	bic.w	r2, r3, #16
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	699b      	ldr	r3, [r3, #24]
 8008b72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b74:	693b      	ldr	r3, [r7, #16]
 8008b76:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008b7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	031b      	lsls	r3, r3, #12
 8008b80:	693a      	ldr	r2, [r7, #16]
 8008b82:	4313      	orrs	r3, r2
 8008b84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008b8c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	011b      	lsls	r3, r3, #4
 8008b92:	697a      	ldr	r2, [r7, #20]
 8008b94:	4313      	orrs	r3, r2
 8008b96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	693a      	ldr	r2, [r7, #16]
 8008b9c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	697a      	ldr	r2, [r7, #20]
 8008ba2:	621a      	str	r2, [r3, #32]
}
 8008ba4:	bf00      	nop
 8008ba6:	371c      	adds	r7, #28
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bae:	4770      	bx	lr

08008bb0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008bb0:	b480      	push	{r7}
 8008bb2:	b087      	sub	sp, #28
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	60f8      	str	r0, [r7, #12]
 8008bb8:	60b9      	str	r1, [r7, #8]
 8008bba:	607a      	str	r2, [r7, #4]
 8008bbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	6a1b      	ldr	r3, [r3, #32]
 8008bc2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	6a1b      	ldr	r3, [r3, #32]
 8008bc8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	69db      	ldr	r3, [r3, #28]
 8008bd4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008bd6:	693b      	ldr	r3, [r7, #16]
 8008bd8:	f023 0303 	bic.w	r3, r3, #3
 8008bdc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008bde:	693a      	ldr	r2, [r7, #16]
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	4313      	orrs	r3, r2
 8008be4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008bec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	011b      	lsls	r3, r3, #4
 8008bf2:	b2db      	uxtb	r3, r3
 8008bf4:	693a      	ldr	r2, [r7, #16]
 8008bf6:	4313      	orrs	r3, r2
 8008bf8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008c00:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	021b      	lsls	r3, r3, #8
 8008c06:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8008c0a:	697a      	ldr	r2, [r7, #20]
 8008c0c:	4313      	orrs	r3, r2
 8008c0e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	693a      	ldr	r2, [r7, #16]
 8008c14:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	697a      	ldr	r2, [r7, #20]
 8008c1a:	621a      	str	r2, [r3, #32]
}
 8008c1c:	bf00      	nop
 8008c1e:	371c      	adds	r7, #28
 8008c20:	46bd      	mov	sp, r7
 8008c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c26:	4770      	bx	lr

08008c28 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b087      	sub	sp, #28
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	60f8      	str	r0, [r7, #12]
 8008c30:	60b9      	str	r1, [r7, #8]
 8008c32:	607a      	str	r2, [r7, #4]
 8008c34:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	6a1b      	ldr	r3, [r3, #32]
 8008c3a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	6a1b      	ldr	r3, [r3, #32]
 8008c40:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	69db      	ldr	r3, [r3, #28]
 8008c4c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c54:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	021b      	lsls	r3, r3, #8
 8008c5a:	693a      	ldr	r2, [r7, #16]
 8008c5c:	4313      	orrs	r3, r2
 8008c5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008c66:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	031b      	lsls	r3, r3, #12
 8008c6c:	b29b      	uxth	r3, r3
 8008c6e:	693a      	ldr	r2, [r7, #16]
 8008c70:	4313      	orrs	r3, r2
 8008c72:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008c74:	697b      	ldr	r3, [r7, #20]
 8008c76:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008c7a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	031b      	lsls	r3, r3, #12
 8008c80:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008c84:	697a      	ldr	r2, [r7, #20]
 8008c86:	4313      	orrs	r3, r2
 8008c88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	693a      	ldr	r2, [r7, #16]
 8008c8e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	697a      	ldr	r2, [r7, #20]
 8008c94:	621a      	str	r2, [r3, #32]
}
 8008c96:	bf00      	nop
 8008c98:	371c      	adds	r7, #28
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr

08008ca2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008ca2:	b480      	push	{r7}
 8008ca4:	b085      	sub	sp, #20
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
 8008caa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	689b      	ldr	r3, [r3, #8]
 8008cb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008cba:	683a      	ldr	r2, [r7, #0]
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	4313      	orrs	r3, r2
 8008cc0:	f043 0307 	orr.w	r3, r3, #7
 8008cc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	68fa      	ldr	r2, [r7, #12]
 8008cca:	609a      	str	r2, [r3, #8]
}
 8008ccc:	bf00      	nop
 8008cce:	3714      	adds	r7, #20
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd6:	4770      	bx	lr

08008cd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008cd8:	b480      	push	{r7}
 8008cda:	b087      	sub	sp, #28
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	60f8      	str	r0, [r7, #12]
 8008ce0:	60b9      	str	r1, [r7, #8]
 8008ce2:	607a      	str	r2, [r7, #4]
 8008ce4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	689b      	ldr	r3, [r3, #8]
 8008cea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008cf2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	021a      	lsls	r2, r3, #8
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	431a      	orrs	r2, r3
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	697a      	ldr	r2, [r7, #20]
 8008d02:	4313      	orrs	r3, r2
 8008d04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	697a      	ldr	r2, [r7, #20]
 8008d0a:	609a      	str	r2, [r3, #8]
}
 8008d0c:	bf00      	nop
 8008d0e:	371c      	adds	r7, #28
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr

08008d18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b087      	sub	sp, #28
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	60f8      	str	r0, [r7, #12]
 8008d20:	60b9      	str	r1, [r7, #8]
 8008d22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	f003 031f 	and.w	r3, r3, #31
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8008d30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	6a1a      	ldr	r2, [r3, #32]
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	43db      	mvns	r3, r3
 8008d3a:	401a      	ands	r2, r3
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	6a1a      	ldr	r2, [r3, #32]
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	f003 031f 	and.w	r3, r3, #31
 8008d4a:	6879      	ldr	r1, [r7, #4]
 8008d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8008d50:	431a      	orrs	r2, r3
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	621a      	str	r2, [r3, #32]
}
 8008d56:	bf00      	nop
 8008d58:	371c      	adds	r7, #28
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d60:	4770      	bx	lr
	...

08008d64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008d64:	b480      	push	{r7}
 8008d66:	b085      	sub	sp, #20
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	d101      	bne.n	8008d7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008d78:	2302      	movs	r3, #2
 8008d7a:	e050      	b.n	8008e1e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2201      	movs	r2, #1
 8008d80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2202      	movs	r2, #2
 8008d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	685b      	ldr	r3, [r3, #4]
 8008d92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	689b      	ldr	r3, [r3, #8]
 8008d9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008da2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	68fa      	ldr	r2, [r7, #12]
 8008daa:	4313      	orrs	r3, r2
 8008dac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	68fa      	ldr	r2, [r7, #12]
 8008db4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	4a1c      	ldr	r2, [pc, #112]	@ (8008e2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d018      	beq.n	8008df2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008dc8:	d013      	beq.n	8008df2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4a18      	ldr	r2, [pc, #96]	@ (8008e30 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008dd0:	4293      	cmp	r3, r2
 8008dd2:	d00e      	beq.n	8008df2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4a16      	ldr	r2, [pc, #88]	@ (8008e34 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d009      	beq.n	8008df2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	4a15      	ldr	r2, [pc, #84]	@ (8008e38 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008de4:	4293      	cmp	r3, r2
 8008de6:	d004      	beq.n	8008df2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	4a13      	ldr	r2, [pc, #76]	@ (8008e3c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d10c      	bne.n	8008e0c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008df8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	68ba      	ldr	r2, [r7, #8]
 8008e00:	4313      	orrs	r3, r2
 8008e02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	68ba      	ldr	r2, [r7, #8]
 8008e0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2201      	movs	r2, #1
 8008e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2200      	movs	r2, #0
 8008e18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008e1c:	2300      	movs	r3, #0
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3714      	adds	r7, #20
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	40010000 	.word	0x40010000
 8008e30:	40000400 	.word	0x40000400
 8008e34:	40000800 	.word	0x40000800
 8008e38:	40000c00 	.word	0x40000c00
 8008e3c:	40014000 	.word	0x40014000

08008e40 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b083      	sub	sp, #12
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008e48:	bf00      	nop
 8008e4a:	370c      	adds	r7, #12
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e52:	4770      	bx	lr

08008e54 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008e54:	b480      	push	{r7}
 8008e56:	b083      	sub	sp, #12
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008e5c:	bf00      	nop
 8008e5e:	370c      	adds	r7, #12
 8008e60:	46bd      	mov	sp, r7
 8008e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e66:	4770      	bx	lr

08008e68 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b082      	sub	sp, #8
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d101      	bne.n	8008e7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008e76:	2301      	movs	r3, #1
 8008e78:	e042      	b.n	8008f00 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e80:	b2db      	uxtb	r3, r3
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d106      	bne.n	8008e94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2200      	movs	r2, #0
 8008e8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f7fb ff88 	bl	8004da4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2224      	movs	r2, #36	@ 0x24
 8008e98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	68da      	ldr	r2, [r3, #12]
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008eaa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f000 fcfd 	bl	80098ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	691a      	ldr	r2, [r3, #16]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008ec0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	695a      	ldr	r2, [r3, #20]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008ed0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	68da      	ldr	r2, [r3, #12]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008ee0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2220      	movs	r2, #32
 8008eec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2220      	movs	r2, #32
 8008ef4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2200      	movs	r2, #0
 8008efc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008efe:	2300      	movs	r3, #0
}
 8008f00:	4618      	mov	r0, r3
 8008f02:	3708      	adds	r7, #8
 8008f04:	46bd      	mov	sp, r7
 8008f06:	bd80      	pop	{r7, pc}

08008f08 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008f08:	b480      	push	{r7}
 8008f0a:	b085      	sub	sp, #20
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	60f8      	str	r0, [r7, #12]
 8008f10:	60b9      	str	r1, [r7, #8]
 8008f12:	4613      	mov	r3, r2
 8008f14:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f1c:	b2db      	uxtb	r3, r3
 8008f1e:	2b20      	cmp	r3, #32
 8008f20:	d121      	bne.n	8008f66 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d002      	beq.n	8008f2e <HAL_UART_Transmit_IT+0x26>
 8008f28:	88fb      	ldrh	r3, [r7, #6]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d101      	bne.n	8008f32 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	e01a      	b.n	8008f68 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	68ba      	ldr	r2, [r7, #8]
 8008f36:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	88fa      	ldrh	r2, [r7, #6]
 8008f3c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	88fa      	ldrh	r2, [r7, #6]
 8008f42:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2200      	movs	r2, #0
 8008f48:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	2221      	movs	r2, #33	@ 0x21
 8008f4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	68da      	ldr	r2, [r3, #12]
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008f60:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8008f62:	2300      	movs	r3, #0
 8008f64:	e000      	b.n	8008f68 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8008f66:	2302      	movs	r3, #2
  }
}
 8008f68:	4618      	mov	r0, r3
 8008f6a:	3714      	adds	r7, #20
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f72:	4770      	bx	lr

08008f74 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b084      	sub	sp, #16
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	60f8      	str	r0, [r7, #12]
 8008f7c:	60b9      	str	r1, [r7, #8]
 8008f7e:	4613      	mov	r3, r2
 8008f80:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008f88:	b2db      	uxtb	r3, r3
 8008f8a:	2b20      	cmp	r3, #32
 8008f8c:	d112      	bne.n	8008fb4 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d002      	beq.n	8008f9a <HAL_UART_Receive_IT+0x26>
 8008f94:	88fb      	ldrh	r3, [r7, #6]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d101      	bne.n	8008f9e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	e00b      	b.n	8008fb6 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008fa4:	88fb      	ldrh	r3, [r7, #6]
 8008fa6:	461a      	mov	r2, r3
 8008fa8:	68b9      	ldr	r1, [r7, #8]
 8008faa:	68f8      	ldr	r0, [r7, #12]
 8008fac:	f000 faa6 	bl	80094fc <UART_Start_Receive_IT>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	e000      	b.n	8008fb6 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008fb4:	2302      	movs	r3, #2
  }
}
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	3710      	adds	r7, #16
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bd80      	pop	{r7, pc}
	...

08008fc0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b0ba      	sub	sp, #232	@ 0xe8
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	68db      	ldr	r3, [r3, #12]
 8008fd8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	695b      	ldr	r3, [r3, #20]
 8008fe2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008fec:	2300      	movs	r3, #0
 8008fee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008ff2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ff6:	f003 030f 	and.w	r3, r3, #15
 8008ffa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008ffe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009002:	2b00      	cmp	r3, #0
 8009004:	d10f      	bne.n	8009026 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009006:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800900a:	f003 0320 	and.w	r3, r3, #32
 800900e:	2b00      	cmp	r3, #0
 8009010:	d009      	beq.n	8009026 <HAL_UART_IRQHandler+0x66>
 8009012:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009016:	f003 0320 	and.w	r3, r3, #32
 800901a:	2b00      	cmp	r3, #0
 800901c:	d003      	beq.n	8009026 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f000 fb85 	bl	800972e <UART_Receive_IT>
      return;
 8009024:	e25b      	b.n	80094de <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009026:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800902a:	2b00      	cmp	r3, #0
 800902c:	f000 80de 	beq.w	80091ec <HAL_UART_IRQHandler+0x22c>
 8009030:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009034:	f003 0301 	and.w	r3, r3, #1
 8009038:	2b00      	cmp	r3, #0
 800903a:	d106      	bne.n	800904a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800903c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009040:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009044:	2b00      	cmp	r3, #0
 8009046:	f000 80d1 	beq.w	80091ec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800904a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800904e:	f003 0301 	and.w	r3, r3, #1
 8009052:	2b00      	cmp	r3, #0
 8009054:	d00b      	beq.n	800906e <HAL_UART_IRQHandler+0xae>
 8009056:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800905a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800905e:	2b00      	cmp	r3, #0
 8009060:	d005      	beq.n	800906e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009066:	f043 0201 	orr.w	r2, r3, #1
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800906e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009072:	f003 0304 	and.w	r3, r3, #4
 8009076:	2b00      	cmp	r3, #0
 8009078:	d00b      	beq.n	8009092 <HAL_UART_IRQHandler+0xd2>
 800907a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800907e:	f003 0301 	and.w	r3, r3, #1
 8009082:	2b00      	cmp	r3, #0
 8009084:	d005      	beq.n	8009092 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800908a:	f043 0202 	orr.w	r2, r3, #2
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009096:	f003 0302 	and.w	r3, r3, #2
 800909a:	2b00      	cmp	r3, #0
 800909c:	d00b      	beq.n	80090b6 <HAL_UART_IRQHandler+0xf6>
 800909e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090a2:	f003 0301 	and.w	r3, r3, #1
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d005      	beq.n	80090b6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090ae:	f043 0204 	orr.w	r2, r3, #4
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80090b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090ba:	f003 0308 	and.w	r3, r3, #8
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d011      	beq.n	80090e6 <HAL_UART_IRQHandler+0x126>
 80090c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090c6:	f003 0320 	and.w	r3, r3, #32
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d105      	bne.n	80090da <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80090ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090d2:	f003 0301 	and.w	r3, r3, #1
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d005      	beq.n	80090e6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090de:	f043 0208 	orr.w	r2, r3, #8
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	f000 81f2 	beq.w	80094d4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80090f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090f4:	f003 0320 	and.w	r3, r3, #32
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d008      	beq.n	800910e <HAL_UART_IRQHandler+0x14e>
 80090fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009100:	f003 0320 	and.w	r3, r3, #32
 8009104:	2b00      	cmp	r3, #0
 8009106:	d002      	beq.n	800910e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f000 fb10 	bl	800972e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	695b      	ldr	r3, [r3, #20]
 8009114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009118:	2b40      	cmp	r3, #64	@ 0x40
 800911a:	bf0c      	ite	eq
 800911c:	2301      	moveq	r3, #1
 800911e:	2300      	movne	r3, #0
 8009120:	b2db      	uxtb	r3, r3
 8009122:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800912a:	f003 0308 	and.w	r3, r3, #8
 800912e:	2b00      	cmp	r3, #0
 8009130:	d103      	bne.n	800913a <HAL_UART_IRQHandler+0x17a>
 8009132:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009136:	2b00      	cmp	r3, #0
 8009138:	d04f      	beq.n	80091da <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f000 fa18 	bl	8009570 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	695b      	ldr	r3, [r3, #20]
 8009146:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800914a:	2b40      	cmp	r3, #64	@ 0x40
 800914c:	d141      	bne.n	80091d2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	3314      	adds	r3, #20
 8009154:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009158:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800915c:	e853 3f00 	ldrex	r3, [r3]
 8009160:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009164:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009168:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800916c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	3314      	adds	r3, #20
 8009176:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800917a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800917e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009182:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009186:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800918a:	e841 2300 	strex	r3, r2, [r1]
 800918e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009192:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009196:	2b00      	cmp	r3, #0
 8009198:	d1d9      	bne.n	800914e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d013      	beq.n	80091ca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091a6:	4a7e      	ldr	r2, [pc, #504]	@ (80093a0 <HAL_UART_IRQHandler+0x3e0>)
 80091a8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091ae:	4618      	mov	r0, r3
 80091b0:	f7fd f98d 	bl	80064ce <HAL_DMA_Abort_IT>
 80091b4:	4603      	mov	r3, r0
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d016      	beq.n	80091e8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091c0:	687a      	ldr	r2, [r7, #4]
 80091c2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80091c4:	4610      	mov	r0, r2
 80091c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091c8:	e00e      	b.n	80091e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80091ca:	6878      	ldr	r0, [r7, #4]
 80091cc:	f7fb fb7e 	bl	80048cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091d0:	e00a      	b.n	80091e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80091d2:	6878      	ldr	r0, [r7, #4]
 80091d4:	f7fb fb7a 	bl	80048cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091d8:	e006      	b.n	80091e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f7fb fb76 	bl	80048cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2200      	movs	r2, #0
 80091e4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80091e6:	e175      	b.n	80094d4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091e8:	bf00      	nop
    return;
 80091ea:	e173      	b.n	80094d4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091f0:	2b01      	cmp	r3, #1
 80091f2:	f040 814f 	bne.w	8009494 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80091f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091fa:	f003 0310 	and.w	r3, r3, #16
 80091fe:	2b00      	cmp	r3, #0
 8009200:	f000 8148 	beq.w	8009494 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009204:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009208:	f003 0310 	and.w	r3, r3, #16
 800920c:	2b00      	cmp	r3, #0
 800920e:	f000 8141 	beq.w	8009494 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009212:	2300      	movs	r3, #0
 8009214:	60bb      	str	r3, [r7, #8]
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	60bb      	str	r3, [r7, #8]
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	685b      	ldr	r3, [r3, #4]
 8009224:	60bb      	str	r3, [r7, #8]
 8009226:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	695b      	ldr	r3, [r3, #20]
 800922e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009232:	2b40      	cmp	r3, #64	@ 0x40
 8009234:	f040 80b6 	bne.w	80093a4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009244:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009248:	2b00      	cmp	r3, #0
 800924a:	f000 8145 	beq.w	80094d8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009252:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009256:	429a      	cmp	r2, r3
 8009258:	f080 813e 	bcs.w	80094d8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009262:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009268:	69db      	ldr	r3, [r3, #28]
 800926a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800926e:	f000 8088 	beq.w	8009382 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	330c      	adds	r3, #12
 8009278:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800927c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009280:	e853 3f00 	ldrex	r3, [r3]
 8009284:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009288:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800928c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009290:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	330c      	adds	r3, #12
 800929a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800929e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80092a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80092aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80092ae:	e841 2300 	strex	r3, r2, [r1]
 80092b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80092b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d1d9      	bne.n	8009272 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	3314      	adds	r3, #20
 80092c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80092c8:	e853 3f00 	ldrex	r3, [r3]
 80092cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80092ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80092d0:	f023 0301 	bic.w	r3, r3, #1
 80092d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	3314      	adds	r3, #20
 80092de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80092e2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80092e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80092ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80092ee:	e841 2300 	strex	r3, r2, [r1]
 80092f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80092f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d1e1      	bne.n	80092be <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	3314      	adds	r3, #20
 8009300:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009302:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009304:	e853 3f00 	ldrex	r3, [r3]
 8009308:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800930a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800930c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009310:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	3314      	adds	r3, #20
 800931a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800931e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009320:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009322:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009324:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009326:	e841 2300 	strex	r3, r2, [r1]
 800932a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800932c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800932e:	2b00      	cmp	r3, #0
 8009330:	d1e3      	bne.n	80092fa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2220      	movs	r2, #32
 8009336:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2200      	movs	r2, #0
 800933e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	330c      	adds	r3, #12
 8009346:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009348:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800934a:	e853 3f00 	ldrex	r3, [r3]
 800934e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009350:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009352:	f023 0310 	bic.w	r3, r3, #16
 8009356:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	330c      	adds	r3, #12
 8009360:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009364:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009366:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009368:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800936a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800936c:	e841 2300 	strex	r3, r2, [r1]
 8009370:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009372:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009374:	2b00      	cmp	r3, #0
 8009376:	d1e3      	bne.n	8009340 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800937c:	4618      	mov	r0, r3
 800937e:	f7fd f836 	bl	80063ee <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2202      	movs	r2, #2
 8009386:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009390:	b29b      	uxth	r3, r3
 8009392:	1ad3      	subs	r3, r2, r3
 8009394:	b29b      	uxth	r3, r3
 8009396:	4619      	mov	r1, r3
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f000 f8a3 	bl	80094e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800939e:	e09b      	b.n	80094d8 <HAL_UART_IRQHandler+0x518>
 80093a0:	08009637 	.word	0x08009637
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80093ac:	b29b      	uxth	r3, r3
 80093ae:	1ad3      	subs	r3, r2, r3
 80093b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	f000 808e 	beq.w	80094dc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80093c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	f000 8089 	beq.w	80094dc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	330c      	adds	r3, #12
 80093d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093d4:	e853 3f00 	ldrex	r3, [r3]
 80093d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80093da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80093e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	330c      	adds	r3, #12
 80093ea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80093ee:	647a      	str	r2, [r7, #68]	@ 0x44
 80093f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80093f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80093f6:	e841 2300 	strex	r3, r2, [r1]
 80093fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80093fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d1e3      	bne.n	80093ca <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	3314      	adds	r3, #20
 8009408:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800940a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800940c:	e853 3f00 	ldrex	r3, [r3]
 8009410:	623b      	str	r3, [r7, #32]
   return(result);
 8009412:	6a3b      	ldr	r3, [r7, #32]
 8009414:	f023 0301 	bic.w	r3, r3, #1
 8009418:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	3314      	adds	r3, #20
 8009422:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009426:	633a      	str	r2, [r7, #48]	@ 0x30
 8009428:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800942a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800942c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800942e:	e841 2300 	strex	r3, r2, [r1]
 8009432:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009436:	2b00      	cmp	r3, #0
 8009438:	d1e3      	bne.n	8009402 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2220      	movs	r2, #32
 800943e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	2200      	movs	r2, #0
 8009446:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	330c      	adds	r3, #12
 800944e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009450:	693b      	ldr	r3, [r7, #16]
 8009452:	e853 3f00 	ldrex	r3, [r3]
 8009456:	60fb      	str	r3, [r7, #12]
   return(result);
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	f023 0310 	bic.w	r3, r3, #16
 800945e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	330c      	adds	r3, #12
 8009468:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800946c:	61fa      	str	r2, [r7, #28]
 800946e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009470:	69b9      	ldr	r1, [r7, #24]
 8009472:	69fa      	ldr	r2, [r7, #28]
 8009474:	e841 2300 	strex	r3, r2, [r1]
 8009478:	617b      	str	r3, [r7, #20]
   return(result);
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d1e3      	bne.n	8009448 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2202      	movs	r2, #2
 8009484:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009486:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800948a:	4619      	mov	r1, r3
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f000 f829 	bl	80094e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009492:	e023      	b.n	80094dc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009494:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009498:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800949c:	2b00      	cmp	r3, #0
 800949e:	d009      	beq.n	80094b4 <HAL_UART_IRQHandler+0x4f4>
 80094a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d003      	beq.n	80094b4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80094ac:	6878      	ldr	r0, [r7, #4]
 80094ae:	f000 f8d6 	bl	800965e <UART_Transmit_IT>
    return;
 80094b2:	e014      	b.n	80094de <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80094b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d00e      	beq.n	80094de <HAL_UART_IRQHandler+0x51e>
 80094c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d008      	beq.n	80094de <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80094cc:	6878      	ldr	r0, [r7, #4]
 80094ce:	f000 f916 	bl	80096fe <UART_EndTransmit_IT>
    return;
 80094d2:	e004      	b.n	80094de <HAL_UART_IRQHandler+0x51e>
    return;
 80094d4:	bf00      	nop
 80094d6:	e002      	b.n	80094de <HAL_UART_IRQHandler+0x51e>
      return;
 80094d8:	bf00      	nop
 80094da:	e000      	b.n	80094de <HAL_UART_IRQHandler+0x51e>
      return;
 80094dc:	bf00      	nop
  }
}
 80094de:	37e8      	adds	r7, #232	@ 0xe8
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bd80      	pop	{r7, pc}

080094e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80094e4:	b480      	push	{r7}
 80094e6:	b083      	sub	sp, #12
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
 80094ec:	460b      	mov	r3, r1
 80094ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80094f0:	bf00      	nop
 80094f2:	370c      	adds	r7, #12
 80094f4:	46bd      	mov	sp, r7
 80094f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fa:	4770      	bx	lr

080094fc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b085      	sub	sp, #20
 8009500:	af00      	add	r7, sp, #0
 8009502:	60f8      	str	r0, [r7, #12]
 8009504:	60b9      	str	r1, [r7, #8]
 8009506:	4613      	mov	r3, r2
 8009508:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	68ba      	ldr	r2, [r7, #8]
 800950e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	88fa      	ldrh	r2, [r7, #6]
 8009514:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	88fa      	ldrh	r2, [r7, #6]
 800951a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	2200      	movs	r2, #0
 8009520:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2222      	movs	r2, #34	@ 0x22
 8009526:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	691b      	ldr	r3, [r3, #16]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d007      	beq.n	8009542 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	68da      	ldr	r2, [r3, #12]
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009540:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	695a      	ldr	r2, [r3, #20]
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f042 0201 	orr.w	r2, r2, #1
 8009550:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	68da      	ldr	r2, [r3, #12]
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	f042 0220 	orr.w	r2, r2, #32
 8009560:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009562:	2300      	movs	r3, #0
}
 8009564:	4618      	mov	r0, r3
 8009566:	3714      	adds	r7, #20
 8009568:	46bd      	mov	sp, r7
 800956a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956e:	4770      	bx	lr

08009570 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009570:	b480      	push	{r7}
 8009572:	b095      	sub	sp, #84	@ 0x54
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	330c      	adds	r3, #12
 800957e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009582:	e853 3f00 	ldrex	r3, [r3]
 8009586:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800958a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800958e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	330c      	adds	r3, #12
 8009596:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009598:	643a      	str	r2, [r7, #64]	@ 0x40
 800959a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800959c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800959e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80095a0:	e841 2300 	strex	r3, r2, [r1]
 80095a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80095a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d1e5      	bne.n	8009578 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	3314      	adds	r3, #20
 80095b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095b4:	6a3b      	ldr	r3, [r7, #32]
 80095b6:	e853 3f00 	ldrex	r3, [r3]
 80095ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80095bc:	69fb      	ldr	r3, [r7, #28]
 80095be:	f023 0301 	bic.w	r3, r3, #1
 80095c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	3314      	adds	r3, #20
 80095ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80095cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80095ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80095d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80095d4:	e841 2300 	strex	r3, r2, [r1]
 80095d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80095da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d1e5      	bne.n	80095ac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095e4:	2b01      	cmp	r3, #1
 80095e6:	d119      	bne.n	800961c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	330c      	adds	r3, #12
 80095ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	e853 3f00 	ldrex	r3, [r3]
 80095f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	f023 0310 	bic.w	r3, r3, #16
 80095fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	330c      	adds	r3, #12
 8009606:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009608:	61ba      	str	r2, [r7, #24]
 800960a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800960c:	6979      	ldr	r1, [r7, #20]
 800960e:	69ba      	ldr	r2, [r7, #24]
 8009610:	e841 2300 	strex	r3, r2, [r1]
 8009614:	613b      	str	r3, [r7, #16]
   return(result);
 8009616:	693b      	ldr	r3, [r7, #16]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d1e5      	bne.n	80095e8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2220      	movs	r2, #32
 8009620:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2200      	movs	r2, #0
 8009628:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800962a:	bf00      	nop
 800962c:	3754      	adds	r7, #84	@ 0x54
 800962e:	46bd      	mov	sp, r7
 8009630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009634:	4770      	bx	lr

08009636 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009636:	b580      	push	{r7, lr}
 8009638:	b084      	sub	sp, #16
 800963a:	af00      	add	r7, sp, #0
 800963c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009642:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2200      	movs	r2, #0
 8009648:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	2200      	movs	r2, #0
 800964e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009650:	68f8      	ldr	r0, [r7, #12]
 8009652:	f7fb f93b 	bl	80048cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009656:	bf00      	nop
 8009658:	3710      	adds	r7, #16
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}

0800965e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800965e:	b480      	push	{r7}
 8009660:	b085      	sub	sp, #20
 8009662:	af00      	add	r7, sp, #0
 8009664:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800966c:	b2db      	uxtb	r3, r3
 800966e:	2b21      	cmp	r3, #33	@ 0x21
 8009670:	d13e      	bne.n	80096f0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	689b      	ldr	r3, [r3, #8]
 8009676:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800967a:	d114      	bne.n	80096a6 <UART_Transmit_IT+0x48>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	691b      	ldr	r3, [r3, #16]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d110      	bne.n	80096a6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	6a1b      	ldr	r3, [r3, #32]
 8009688:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	881b      	ldrh	r3, [r3, #0]
 800968e:	461a      	mov	r2, r3
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009698:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	6a1b      	ldr	r3, [r3, #32]
 800969e:	1c9a      	adds	r2, r3, #2
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	621a      	str	r2, [r3, #32]
 80096a4:	e008      	b.n	80096b8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6a1b      	ldr	r3, [r3, #32]
 80096aa:	1c59      	adds	r1, r3, #1
 80096ac:	687a      	ldr	r2, [r7, #4]
 80096ae:	6211      	str	r1, [r2, #32]
 80096b0:	781a      	ldrb	r2, [r3, #0]
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80096bc:	b29b      	uxth	r3, r3
 80096be:	3b01      	subs	r3, #1
 80096c0:	b29b      	uxth	r3, r3
 80096c2:	687a      	ldr	r2, [r7, #4]
 80096c4:	4619      	mov	r1, r3
 80096c6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d10f      	bne.n	80096ec <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	68da      	ldr	r2, [r3, #12]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80096da:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	68da      	ldr	r2, [r3, #12]
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80096ea:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80096ec:	2300      	movs	r3, #0
 80096ee:	e000      	b.n	80096f2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80096f0:	2302      	movs	r3, #2
  }
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	3714      	adds	r7, #20
 80096f6:	46bd      	mov	sp, r7
 80096f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fc:	4770      	bx	lr

080096fe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80096fe:	b580      	push	{r7, lr}
 8009700:	b082      	sub	sp, #8
 8009702:	af00      	add	r7, sp, #0
 8009704:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	68da      	ldr	r2, [r3, #12]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009714:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	2220      	movs	r2, #32
 800971a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	f7fb f8c2 	bl	80048a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009724:	2300      	movs	r3, #0
}
 8009726:	4618      	mov	r0, r3
 8009728:	3708      	adds	r7, #8
 800972a:	46bd      	mov	sp, r7
 800972c:	bd80      	pop	{r7, pc}

0800972e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800972e:	b580      	push	{r7, lr}
 8009730:	b08c      	sub	sp, #48	@ 0x30
 8009732:	af00      	add	r7, sp, #0
 8009734:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800973c:	b2db      	uxtb	r3, r3
 800973e:	2b22      	cmp	r3, #34	@ 0x22
 8009740:	f040 80ae 	bne.w	80098a0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800974c:	d117      	bne.n	800977e <UART_Receive_IT+0x50>
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	691b      	ldr	r3, [r3, #16]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d113      	bne.n	800977e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009756:	2300      	movs	r3, #0
 8009758:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800975e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	685b      	ldr	r3, [r3, #4]
 8009766:	b29b      	uxth	r3, r3
 8009768:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800976c:	b29a      	uxth	r2, r3
 800976e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009770:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009776:	1c9a      	adds	r2, r3, #2
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	629a      	str	r2, [r3, #40]	@ 0x28
 800977c:	e026      	b.n	80097cc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009782:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8009784:	2300      	movs	r3, #0
 8009786:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	689b      	ldr	r3, [r3, #8]
 800978c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009790:	d007      	beq.n	80097a2 <UART_Receive_IT+0x74>
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	689b      	ldr	r3, [r3, #8]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d10a      	bne.n	80097b0 <UART_Receive_IT+0x82>
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	691b      	ldr	r3, [r3, #16]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d106      	bne.n	80097b0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	685b      	ldr	r3, [r3, #4]
 80097a8:	b2da      	uxtb	r2, r3
 80097aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097ac:	701a      	strb	r2, [r3, #0]
 80097ae:	e008      	b.n	80097c2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	b2db      	uxtb	r3, r3
 80097b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80097bc:	b2da      	uxtb	r2, r3
 80097be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097c0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097c6:	1c5a      	adds	r2, r3, #1
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80097d0:	b29b      	uxth	r3, r3
 80097d2:	3b01      	subs	r3, #1
 80097d4:	b29b      	uxth	r3, r3
 80097d6:	687a      	ldr	r2, [r7, #4]
 80097d8:	4619      	mov	r1, r3
 80097da:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d15d      	bne.n	800989c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	68da      	ldr	r2, [r3, #12]
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f022 0220 	bic.w	r2, r2, #32
 80097ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	68da      	ldr	r2, [r3, #12]
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80097fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	695a      	ldr	r2, [r3, #20]
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f022 0201 	bic.w	r2, r2, #1
 800980e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2220      	movs	r2, #32
 8009814:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2200      	movs	r2, #0
 800981c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009822:	2b01      	cmp	r3, #1
 8009824:	d135      	bne.n	8009892 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2200      	movs	r2, #0
 800982a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	330c      	adds	r3, #12
 8009832:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009834:	697b      	ldr	r3, [r7, #20]
 8009836:	e853 3f00 	ldrex	r3, [r3]
 800983a:	613b      	str	r3, [r7, #16]
   return(result);
 800983c:	693b      	ldr	r3, [r7, #16]
 800983e:	f023 0310 	bic.w	r3, r3, #16
 8009842:	627b      	str	r3, [r7, #36]	@ 0x24
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	330c      	adds	r3, #12
 800984a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800984c:	623a      	str	r2, [r7, #32]
 800984e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009850:	69f9      	ldr	r1, [r7, #28]
 8009852:	6a3a      	ldr	r2, [r7, #32]
 8009854:	e841 2300 	strex	r3, r2, [r1]
 8009858:	61bb      	str	r3, [r7, #24]
   return(result);
 800985a:	69bb      	ldr	r3, [r7, #24]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d1e5      	bne.n	800982c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f003 0310 	and.w	r3, r3, #16
 800986a:	2b10      	cmp	r3, #16
 800986c:	d10a      	bne.n	8009884 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800986e:	2300      	movs	r3, #0
 8009870:	60fb      	str	r3, [r7, #12]
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	60fb      	str	r3, [r7, #12]
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	685b      	ldr	r3, [r3, #4]
 8009880:	60fb      	str	r3, [r7, #12]
 8009882:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009888:	4619      	mov	r1, r3
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f7ff fe2a 	bl	80094e4 <HAL_UARTEx_RxEventCallback>
 8009890:	e002      	b.n	8009898 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009892:	6878      	ldr	r0, [r7, #4]
 8009894:	f7fa fff6 	bl	8004884 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009898:	2300      	movs	r3, #0
 800989a:	e002      	b.n	80098a2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800989c:	2300      	movs	r3, #0
 800989e:	e000      	b.n	80098a2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80098a0:	2302      	movs	r3, #2
  }
}
 80098a2:	4618      	mov	r0, r3
 80098a4:	3730      	adds	r7, #48	@ 0x30
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}
	...

080098ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80098ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80098b0:	b0c0      	sub	sp, #256	@ 0x100
 80098b2:	af00      	add	r7, sp, #0
 80098b4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80098b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	691b      	ldr	r3, [r3, #16]
 80098c0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80098c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098c8:	68d9      	ldr	r1, [r3, #12]
 80098ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098ce:	681a      	ldr	r2, [r3, #0]
 80098d0:	ea40 0301 	orr.w	r3, r0, r1
 80098d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80098d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098da:	689a      	ldr	r2, [r3, #8]
 80098dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098e0:	691b      	ldr	r3, [r3, #16]
 80098e2:	431a      	orrs	r2, r3
 80098e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098e8:	695b      	ldr	r3, [r3, #20]
 80098ea:	431a      	orrs	r2, r3
 80098ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098f0:	69db      	ldr	r3, [r3, #28]
 80098f2:	4313      	orrs	r3, r2
 80098f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80098f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	68db      	ldr	r3, [r3, #12]
 8009900:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009904:	f021 010c 	bic.w	r1, r1, #12
 8009908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800990c:	681a      	ldr	r2, [r3, #0]
 800990e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009912:	430b      	orrs	r3, r1
 8009914:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009916:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	695b      	ldr	r3, [r3, #20]
 800991e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009926:	6999      	ldr	r1, [r3, #24]
 8009928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800992c:	681a      	ldr	r2, [r3, #0]
 800992e:	ea40 0301 	orr.w	r3, r0, r1
 8009932:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009938:	681a      	ldr	r2, [r3, #0]
 800993a:	4b8f      	ldr	r3, [pc, #572]	@ (8009b78 <UART_SetConfig+0x2cc>)
 800993c:	429a      	cmp	r2, r3
 800993e:	d005      	beq.n	800994c <UART_SetConfig+0xa0>
 8009940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009944:	681a      	ldr	r2, [r3, #0]
 8009946:	4b8d      	ldr	r3, [pc, #564]	@ (8009b7c <UART_SetConfig+0x2d0>)
 8009948:	429a      	cmp	r2, r3
 800994a:	d104      	bne.n	8009956 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800994c:	f7fd fc34 	bl	80071b8 <HAL_RCC_GetPCLK2Freq>
 8009950:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009954:	e003      	b.n	800995e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009956:	f7fd fc1b 	bl	8007190 <HAL_RCC_GetPCLK1Freq>
 800995a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800995e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009962:	69db      	ldr	r3, [r3, #28]
 8009964:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009968:	f040 810c 	bne.w	8009b84 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800996c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009970:	2200      	movs	r2, #0
 8009972:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009976:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800997a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800997e:	4622      	mov	r2, r4
 8009980:	462b      	mov	r3, r5
 8009982:	1891      	adds	r1, r2, r2
 8009984:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009986:	415b      	adcs	r3, r3
 8009988:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800998a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800998e:	4621      	mov	r1, r4
 8009990:	eb12 0801 	adds.w	r8, r2, r1
 8009994:	4629      	mov	r1, r5
 8009996:	eb43 0901 	adc.w	r9, r3, r1
 800999a:	f04f 0200 	mov.w	r2, #0
 800999e:	f04f 0300 	mov.w	r3, #0
 80099a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80099a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80099aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80099ae:	4690      	mov	r8, r2
 80099b0:	4699      	mov	r9, r3
 80099b2:	4623      	mov	r3, r4
 80099b4:	eb18 0303 	adds.w	r3, r8, r3
 80099b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80099bc:	462b      	mov	r3, r5
 80099be:	eb49 0303 	adc.w	r3, r9, r3
 80099c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80099c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099ca:	685b      	ldr	r3, [r3, #4]
 80099cc:	2200      	movs	r2, #0
 80099ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80099d2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80099d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80099da:	460b      	mov	r3, r1
 80099dc:	18db      	adds	r3, r3, r3
 80099de:	653b      	str	r3, [r7, #80]	@ 0x50
 80099e0:	4613      	mov	r3, r2
 80099e2:	eb42 0303 	adc.w	r3, r2, r3
 80099e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80099e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80099ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80099f0:	f7f7 f952 	bl	8000c98 <__aeabi_uldivmod>
 80099f4:	4602      	mov	r2, r0
 80099f6:	460b      	mov	r3, r1
 80099f8:	4b61      	ldr	r3, [pc, #388]	@ (8009b80 <UART_SetConfig+0x2d4>)
 80099fa:	fba3 2302 	umull	r2, r3, r3, r2
 80099fe:	095b      	lsrs	r3, r3, #5
 8009a00:	011c      	lsls	r4, r3, #4
 8009a02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a06:	2200      	movs	r2, #0
 8009a08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009a0c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009a10:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009a14:	4642      	mov	r2, r8
 8009a16:	464b      	mov	r3, r9
 8009a18:	1891      	adds	r1, r2, r2
 8009a1a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009a1c:	415b      	adcs	r3, r3
 8009a1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a20:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009a24:	4641      	mov	r1, r8
 8009a26:	eb12 0a01 	adds.w	sl, r2, r1
 8009a2a:	4649      	mov	r1, r9
 8009a2c:	eb43 0b01 	adc.w	fp, r3, r1
 8009a30:	f04f 0200 	mov.w	r2, #0
 8009a34:	f04f 0300 	mov.w	r3, #0
 8009a38:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009a3c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009a40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009a44:	4692      	mov	sl, r2
 8009a46:	469b      	mov	fp, r3
 8009a48:	4643      	mov	r3, r8
 8009a4a:	eb1a 0303 	adds.w	r3, sl, r3
 8009a4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009a52:	464b      	mov	r3, r9
 8009a54:	eb4b 0303 	adc.w	r3, fp, r3
 8009a58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a60:	685b      	ldr	r3, [r3, #4]
 8009a62:	2200      	movs	r2, #0
 8009a64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009a68:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009a6c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009a70:	460b      	mov	r3, r1
 8009a72:	18db      	adds	r3, r3, r3
 8009a74:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a76:	4613      	mov	r3, r2
 8009a78:	eb42 0303 	adc.w	r3, r2, r3
 8009a7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a7e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009a82:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009a86:	f7f7 f907 	bl	8000c98 <__aeabi_uldivmod>
 8009a8a:	4602      	mov	r2, r0
 8009a8c:	460b      	mov	r3, r1
 8009a8e:	4611      	mov	r1, r2
 8009a90:	4b3b      	ldr	r3, [pc, #236]	@ (8009b80 <UART_SetConfig+0x2d4>)
 8009a92:	fba3 2301 	umull	r2, r3, r3, r1
 8009a96:	095b      	lsrs	r3, r3, #5
 8009a98:	2264      	movs	r2, #100	@ 0x64
 8009a9a:	fb02 f303 	mul.w	r3, r2, r3
 8009a9e:	1acb      	subs	r3, r1, r3
 8009aa0:	00db      	lsls	r3, r3, #3
 8009aa2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009aa6:	4b36      	ldr	r3, [pc, #216]	@ (8009b80 <UART_SetConfig+0x2d4>)
 8009aa8:	fba3 2302 	umull	r2, r3, r3, r2
 8009aac:	095b      	lsrs	r3, r3, #5
 8009aae:	005b      	lsls	r3, r3, #1
 8009ab0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009ab4:	441c      	add	r4, r3
 8009ab6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009aba:	2200      	movs	r2, #0
 8009abc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009ac0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009ac4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009ac8:	4642      	mov	r2, r8
 8009aca:	464b      	mov	r3, r9
 8009acc:	1891      	adds	r1, r2, r2
 8009ace:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009ad0:	415b      	adcs	r3, r3
 8009ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ad4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009ad8:	4641      	mov	r1, r8
 8009ada:	1851      	adds	r1, r2, r1
 8009adc:	6339      	str	r1, [r7, #48]	@ 0x30
 8009ade:	4649      	mov	r1, r9
 8009ae0:	414b      	adcs	r3, r1
 8009ae2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ae4:	f04f 0200 	mov.w	r2, #0
 8009ae8:	f04f 0300 	mov.w	r3, #0
 8009aec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009af0:	4659      	mov	r1, fp
 8009af2:	00cb      	lsls	r3, r1, #3
 8009af4:	4651      	mov	r1, sl
 8009af6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009afa:	4651      	mov	r1, sl
 8009afc:	00ca      	lsls	r2, r1, #3
 8009afe:	4610      	mov	r0, r2
 8009b00:	4619      	mov	r1, r3
 8009b02:	4603      	mov	r3, r0
 8009b04:	4642      	mov	r2, r8
 8009b06:	189b      	adds	r3, r3, r2
 8009b08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009b0c:	464b      	mov	r3, r9
 8009b0e:	460a      	mov	r2, r1
 8009b10:	eb42 0303 	adc.w	r3, r2, r3
 8009b14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b1c:	685b      	ldr	r3, [r3, #4]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009b24:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009b28:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009b2c:	460b      	mov	r3, r1
 8009b2e:	18db      	adds	r3, r3, r3
 8009b30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b32:	4613      	mov	r3, r2
 8009b34:	eb42 0303 	adc.w	r3, r2, r3
 8009b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b3a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009b3e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009b42:	f7f7 f8a9 	bl	8000c98 <__aeabi_uldivmod>
 8009b46:	4602      	mov	r2, r0
 8009b48:	460b      	mov	r3, r1
 8009b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8009b80 <UART_SetConfig+0x2d4>)
 8009b4c:	fba3 1302 	umull	r1, r3, r3, r2
 8009b50:	095b      	lsrs	r3, r3, #5
 8009b52:	2164      	movs	r1, #100	@ 0x64
 8009b54:	fb01 f303 	mul.w	r3, r1, r3
 8009b58:	1ad3      	subs	r3, r2, r3
 8009b5a:	00db      	lsls	r3, r3, #3
 8009b5c:	3332      	adds	r3, #50	@ 0x32
 8009b5e:	4a08      	ldr	r2, [pc, #32]	@ (8009b80 <UART_SetConfig+0x2d4>)
 8009b60:	fba2 2303 	umull	r2, r3, r2, r3
 8009b64:	095b      	lsrs	r3, r3, #5
 8009b66:	f003 0207 	and.w	r2, r3, #7
 8009b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4422      	add	r2, r4
 8009b72:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009b74:	e106      	b.n	8009d84 <UART_SetConfig+0x4d8>
 8009b76:	bf00      	nop
 8009b78:	40011000 	.word	0x40011000
 8009b7c:	40011400 	.word	0x40011400
 8009b80:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009b84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b88:	2200      	movs	r2, #0
 8009b8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009b8e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009b92:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009b96:	4642      	mov	r2, r8
 8009b98:	464b      	mov	r3, r9
 8009b9a:	1891      	adds	r1, r2, r2
 8009b9c:	6239      	str	r1, [r7, #32]
 8009b9e:	415b      	adcs	r3, r3
 8009ba0:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ba2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009ba6:	4641      	mov	r1, r8
 8009ba8:	1854      	adds	r4, r2, r1
 8009baa:	4649      	mov	r1, r9
 8009bac:	eb43 0501 	adc.w	r5, r3, r1
 8009bb0:	f04f 0200 	mov.w	r2, #0
 8009bb4:	f04f 0300 	mov.w	r3, #0
 8009bb8:	00eb      	lsls	r3, r5, #3
 8009bba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009bbe:	00e2      	lsls	r2, r4, #3
 8009bc0:	4614      	mov	r4, r2
 8009bc2:	461d      	mov	r5, r3
 8009bc4:	4643      	mov	r3, r8
 8009bc6:	18e3      	adds	r3, r4, r3
 8009bc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009bcc:	464b      	mov	r3, r9
 8009bce:	eb45 0303 	adc.w	r3, r5, r3
 8009bd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	2200      	movs	r2, #0
 8009bde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009be2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009be6:	f04f 0200 	mov.w	r2, #0
 8009bea:	f04f 0300 	mov.w	r3, #0
 8009bee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009bf2:	4629      	mov	r1, r5
 8009bf4:	008b      	lsls	r3, r1, #2
 8009bf6:	4621      	mov	r1, r4
 8009bf8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009bfc:	4621      	mov	r1, r4
 8009bfe:	008a      	lsls	r2, r1, #2
 8009c00:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009c04:	f7f7 f848 	bl	8000c98 <__aeabi_uldivmod>
 8009c08:	4602      	mov	r2, r0
 8009c0a:	460b      	mov	r3, r1
 8009c0c:	4b60      	ldr	r3, [pc, #384]	@ (8009d90 <UART_SetConfig+0x4e4>)
 8009c0e:	fba3 2302 	umull	r2, r3, r3, r2
 8009c12:	095b      	lsrs	r3, r3, #5
 8009c14:	011c      	lsls	r4, r3, #4
 8009c16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009c20:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009c24:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009c28:	4642      	mov	r2, r8
 8009c2a:	464b      	mov	r3, r9
 8009c2c:	1891      	adds	r1, r2, r2
 8009c2e:	61b9      	str	r1, [r7, #24]
 8009c30:	415b      	adcs	r3, r3
 8009c32:	61fb      	str	r3, [r7, #28]
 8009c34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009c38:	4641      	mov	r1, r8
 8009c3a:	1851      	adds	r1, r2, r1
 8009c3c:	6139      	str	r1, [r7, #16]
 8009c3e:	4649      	mov	r1, r9
 8009c40:	414b      	adcs	r3, r1
 8009c42:	617b      	str	r3, [r7, #20]
 8009c44:	f04f 0200 	mov.w	r2, #0
 8009c48:	f04f 0300 	mov.w	r3, #0
 8009c4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009c50:	4659      	mov	r1, fp
 8009c52:	00cb      	lsls	r3, r1, #3
 8009c54:	4651      	mov	r1, sl
 8009c56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009c5a:	4651      	mov	r1, sl
 8009c5c:	00ca      	lsls	r2, r1, #3
 8009c5e:	4610      	mov	r0, r2
 8009c60:	4619      	mov	r1, r3
 8009c62:	4603      	mov	r3, r0
 8009c64:	4642      	mov	r2, r8
 8009c66:	189b      	adds	r3, r3, r2
 8009c68:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009c6c:	464b      	mov	r3, r9
 8009c6e:	460a      	mov	r2, r1
 8009c70:	eb42 0303 	adc.w	r3, r2, r3
 8009c74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c7c:	685b      	ldr	r3, [r3, #4]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009c82:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009c84:	f04f 0200 	mov.w	r2, #0
 8009c88:	f04f 0300 	mov.w	r3, #0
 8009c8c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009c90:	4649      	mov	r1, r9
 8009c92:	008b      	lsls	r3, r1, #2
 8009c94:	4641      	mov	r1, r8
 8009c96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009c9a:	4641      	mov	r1, r8
 8009c9c:	008a      	lsls	r2, r1, #2
 8009c9e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009ca2:	f7f6 fff9 	bl	8000c98 <__aeabi_uldivmod>
 8009ca6:	4602      	mov	r2, r0
 8009ca8:	460b      	mov	r3, r1
 8009caa:	4611      	mov	r1, r2
 8009cac:	4b38      	ldr	r3, [pc, #224]	@ (8009d90 <UART_SetConfig+0x4e4>)
 8009cae:	fba3 2301 	umull	r2, r3, r3, r1
 8009cb2:	095b      	lsrs	r3, r3, #5
 8009cb4:	2264      	movs	r2, #100	@ 0x64
 8009cb6:	fb02 f303 	mul.w	r3, r2, r3
 8009cba:	1acb      	subs	r3, r1, r3
 8009cbc:	011b      	lsls	r3, r3, #4
 8009cbe:	3332      	adds	r3, #50	@ 0x32
 8009cc0:	4a33      	ldr	r2, [pc, #204]	@ (8009d90 <UART_SetConfig+0x4e4>)
 8009cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8009cc6:	095b      	lsrs	r3, r3, #5
 8009cc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009ccc:	441c      	add	r4, r3
 8009cce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	673b      	str	r3, [r7, #112]	@ 0x70
 8009cd6:	677a      	str	r2, [r7, #116]	@ 0x74
 8009cd8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009cdc:	4642      	mov	r2, r8
 8009cde:	464b      	mov	r3, r9
 8009ce0:	1891      	adds	r1, r2, r2
 8009ce2:	60b9      	str	r1, [r7, #8]
 8009ce4:	415b      	adcs	r3, r3
 8009ce6:	60fb      	str	r3, [r7, #12]
 8009ce8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009cec:	4641      	mov	r1, r8
 8009cee:	1851      	adds	r1, r2, r1
 8009cf0:	6039      	str	r1, [r7, #0]
 8009cf2:	4649      	mov	r1, r9
 8009cf4:	414b      	adcs	r3, r1
 8009cf6:	607b      	str	r3, [r7, #4]
 8009cf8:	f04f 0200 	mov.w	r2, #0
 8009cfc:	f04f 0300 	mov.w	r3, #0
 8009d00:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009d04:	4659      	mov	r1, fp
 8009d06:	00cb      	lsls	r3, r1, #3
 8009d08:	4651      	mov	r1, sl
 8009d0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009d0e:	4651      	mov	r1, sl
 8009d10:	00ca      	lsls	r2, r1, #3
 8009d12:	4610      	mov	r0, r2
 8009d14:	4619      	mov	r1, r3
 8009d16:	4603      	mov	r3, r0
 8009d18:	4642      	mov	r2, r8
 8009d1a:	189b      	adds	r3, r3, r2
 8009d1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009d1e:	464b      	mov	r3, r9
 8009d20:	460a      	mov	r2, r1
 8009d22:	eb42 0303 	adc.w	r3, r2, r3
 8009d26:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d2c:	685b      	ldr	r3, [r3, #4]
 8009d2e:	2200      	movs	r2, #0
 8009d30:	663b      	str	r3, [r7, #96]	@ 0x60
 8009d32:	667a      	str	r2, [r7, #100]	@ 0x64
 8009d34:	f04f 0200 	mov.w	r2, #0
 8009d38:	f04f 0300 	mov.w	r3, #0
 8009d3c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009d40:	4649      	mov	r1, r9
 8009d42:	008b      	lsls	r3, r1, #2
 8009d44:	4641      	mov	r1, r8
 8009d46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009d4a:	4641      	mov	r1, r8
 8009d4c:	008a      	lsls	r2, r1, #2
 8009d4e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009d52:	f7f6 ffa1 	bl	8000c98 <__aeabi_uldivmod>
 8009d56:	4602      	mov	r2, r0
 8009d58:	460b      	mov	r3, r1
 8009d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8009d90 <UART_SetConfig+0x4e4>)
 8009d5c:	fba3 1302 	umull	r1, r3, r3, r2
 8009d60:	095b      	lsrs	r3, r3, #5
 8009d62:	2164      	movs	r1, #100	@ 0x64
 8009d64:	fb01 f303 	mul.w	r3, r1, r3
 8009d68:	1ad3      	subs	r3, r2, r3
 8009d6a:	011b      	lsls	r3, r3, #4
 8009d6c:	3332      	adds	r3, #50	@ 0x32
 8009d6e:	4a08      	ldr	r2, [pc, #32]	@ (8009d90 <UART_SetConfig+0x4e4>)
 8009d70:	fba2 2303 	umull	r2, r3, r2, r3
 8009d74:	095b      	lsrs	r3, r3, #5
 8009d76:	f003 020f 	and.w	r2, r3, #15
 8009d7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	4422      	add	r2, r4
 8009d82:	609a      	str	r2, [r3, #8]
}
 8009d84:	bf00      	nop
 8009d86:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009d90:	51eb851f 	.word	0x51eb851f

08009d94 <_scanf_float>:
 8009d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d98:	b087      	sub	sp, #28
 8009d9a:	4691      	mov	r9, r2
 8009d9c:	9303      	str	r3, [sp, #12]
 8009d9e:	688b      	ldr	r3, [r1, #8]
 8009da0:	1e5a      	subs	r2, r3, #1
 8009da2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009da6:	bf81      	itttt	hi
 8009da8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009dac:	eb03 0b05 	addhi.w	fp, r3, r5
 8009db0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009db4:	608b      	strhi	r3, [r1, #8]
 8009db6:	680b      	ldr	r3, [r1, #0]
 8009db8:	460a      	mov	r2, r1
 8009dba:	f04f 0500 	mov.w	r5, #0
 8009dbe:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009dc2:	f842 3b1c 	str.w	r3, [r2], #28
 8009dc6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009dca:	4680      	mov	r8, r0
 8009dcc:	460c      	mov	r4, r1
 8009dce:	bf98      	it	ls
 8009dd0:	f04f 0b00 	movls.w	fp, #0
 8009dd4:	9201      	str	r2, [sp, #4]
 8009dd6:	4616      	mov	r6, r2
 8009dd8:	46aa      	mov	sl, r5
 8009dda:	462f      	mov	r7, r5
 8009ddc:	9502      	str	r5, [sp, #8]
 8009dde:	68a2      	ldr	r2, [r4, #8]
 8009de0:	b15a      	cbz	r2, 8009dfa <_scanf_float+0x66>
 8009de2:	f8d9 3000 	ldr.w	r3, [r9]
 8009de6:	781b      	ldrb	r3, [r3, #0]
 8009de8:	2b4e      	cmp	r3, #78	@ 0x4e
 8009dea:	d863      	bhi.n	8009eb4 <_scanf_float+0x120>
 8009dec:	2b40      	cmp	r3, #64	@ 0x40
 8009dee:	d83b      	bhi.n	8009e68 <_scanf_float+0xd4>
 8009df0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009df4:	b2c8      	uxtb	r0, r1
 8009df6:	280e      	cmp	r0, #14
 8009df8:	d939      	bls.n	8009e6e <_scanf_float+0xda>
 8009dfa:	b11f      	cbz	r7, 8009e04 <_scanf_float+0x70>
 8009dfc:	6823      	ldr	r3, [r4, #0]
 8009dfe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009e02:	6023      	str	r3, [r4, #0]
 8009e04:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009e08:	f1ba 0f01 	cmp.w	sl, #1
 8009e0c:	f200 8114 	bhi.w	800a038 <_scanf_float+0x2a4>
 8009e10:	9b01      	ldr	r3, [sp, #4]
 8009e12:	429e      	cmp	r6, r3
 8009e14:	f200 8105 	bhi.w	800a022 <_scanf_float+0x28e>
 8009e18:	2001      	movs	r0, #1
 8009e1a:	b007      	add	sp, #28
 8009e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e20:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8009e24:	2a0d      	cmp	r2, #13
 8009e26:	d8e8      	bhi.n	8009dfa <_scanf_float+0x66>
 8009e28:	a101      	add	r1, pc, #4	@ (adr r1, 8009e30 <_scanf_float+0x9c>)
 8009e2a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009e2e:	bf00      	nop
 8009e30:	08009f79 	.word	0x08009f79
 8009e34:	08009dfb 	.word	0x08009dfb
 8009e38:	08009dfb 	.word	0x08009dfb
 8009e3c:	08009dfb 	.word	0x08009dfb
 8009e40:	08009fd5 	.word	0x08009fd5
 8009e44:	08009faf 	.word	0x08009faf
 8009e48:	08009dfb 	.word	0x08009dfb
 8009e4c:	08009dfb 	.word	0x08009dfb
 8009e50:	08009f87 	.word	0x08009f87
 8009e54:	08009dfb 	.word	0x08009dfb
 8009e58:	08009dfb 	.word	0x08009dfb
 8009e5c:	08009dfb 	.word	0x08009dfb
 8009e60:	08009dfb 	.word	0x08009dfb
 8009e64:	08009f43 	.word	0x08009f43
 8009e68:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8009e6c:	e7da      	b.n	8009e24 <_scanf_float+0x90>
 8009e6e:	290e      	cmp	r1, #14
 8009e70:	d8c3      	bhi.n	8009dfa <_scanf_float+0x66>
 8009e72:	a001      	add	r0, pc, #4	@ (adr r0, 8009e78 <_scanf_float+0xe4>)
 8009e74:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009e78:	08009f33 	.word	0x08009f33
 8009e7c:	08009dfb 	.word	0x08009dfb
 8009e80:	08009f33 	.word	0x08009f33
 8009e84:	08009fc3 	.word	0x08009fc3
 8009e88:	08009dfb 	.word	0x08009dfb
 8009e8c:	08009ed5 	.word	0x08009ed5
 8009e90:	08009f19 	.word	0x08009f19
 8009e94:	08009f19 	.word	0x08009f19
 8009e98:	08009f19 	.word	0x08009f19
 8009e9c:	08009f19 	.word	0x08009f19
 8009ea0:	08009f19 	.word	0x08009f19
 8009ea4:	08009f19 	.word	0x08009f19
 8009ea8:	08009f19 	.word	0x08009f19
 8009eac:	08009f19 	.word	0x08009f19
 8009eb0:	08009f19 	.word	0x08009f19
 8009eb4:	2b6e      	cmp	r3, #110	@ 0x6e
 8009eb6:	d809      	bhi.n	8009ecc <_scanf_float+0x138>
 8009eb8:	2b60      	cmp	r3, #96	@ 0x60
 8009eba:	d8b1      	bhi.n	8009e20 <_scanf_float+0x8c>
 8009ebc:	2b54      	cmp	r3, #84	@ 0x54
 8009ebe:	d07b      	beq.n	8009fb8 <_scanf_float+0x224>
 8009ec0:	2b59      	cmp	r3, #89	@ 0x59
 8009ec2:	d19a      	bne.n	8009dfa <_scanf_float+0x66>
 8009ec4:	2d07      	cmp	r5, #7
 8009ec6:	d198      	bne.n	8009dfa <_scanf_float+0x66>
 8009ec8:	2508      	movs	r5, #8
 8009eca:	e02f      	b.n	8009f2c <_scanf_float+0x198>
 8009ecc:	2b74      	cmp	r3, #116	@ 0x74
 8009ece:	d073      	beq.n	8009fb8 <_scanf_float+0x224>
 8009ed0:	2b79      	cmp	r3, #121	@ 0x79
 8009ed2:	e7f6      	b.n	8009ec2 <_scanf_float+0x12e>
 8009ed4:	6821      	ldr	r1, [r4, #0]
 8009ed6:	05c8      	lsls	r0, r1, #23
 8009ed8:	d51e      	bpl.n	8009f18 <_scanf_float+0x184>
 8009eda:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009ede:	6021      	str	r1, [r4, #0]
 8009ee0:	3701      	adds	r7, #1
 8009ee2:	f1bb 0f00 	cmp.w	fp, #0
 8009ee6:	d003      	beq.n	8009ef0 <_scanf_float+0x15c>
 8009ee8:	3201      	adds	r2, #1
 8009eea:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009eee:	60a2      	str	r2, [r4, #8]
 8009ef0:	68a3      	ldr	r3, [r4, #8]
 8009ef2:	3b01      	subs	r3, #1
 8009ef4:	60a3      	str	r3, [r4, #8]
 8009ef6:	6923      	ldr	r3, [r4, #16]
 8009ef8:	3301      	adds	r3, #1
 8009efa:	6123      	str	r3, [r4, #16]
 8009efc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009f00:	3b01      	subs	r3, #1
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	f8c9 3004 	str.w	r3, [r9, #4]
 8009f08:	f340 8082 	ble.w	800a010 <_scanf_float+0x27c>
 8009f0c:	f8d9 3000 	ldr.w	r3, [r9]
 8009f10:	3301      	adds	r3, #1
 8009f12:	f8c9 3000 	str.w	r3, [r9]
 8009f16:	e762      	b.n	8009dde <_scanf_float+0x4a>
 8009f18:	eb1a 0105 	adds.w	r1, sl, r5
 8009f1c:	f47f af6d 	bne.w	8009dfa <_scanf_float+0x66>
 8009f20:	6822      	ldr	r2, [r4, #0]
 8009f22:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8009f26:	6022      	str	r2, [r4, #0]
 8009f28:	460d      	mov	r5, r1
 8009f2a:	468a      	mov	sl, r1
 8009f2c:	f806 3b01 	strb.w	r3, [r6], #1
 8009f30:	e7de      	b.n	8009ef0 <_scanf_float+0x15c>
 8009f32:	6822      	ldr	r2, [r4, #0]
 8009f34:	0610      	lsls	r0, r2, #24
 8009f36:	f57f af60 	bpl.w	8009dfa <_scanf_float+0x66>
 8009f3a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009f3e:	6022      	str	r2, [r4, #0]
 8009f40:	e7f4      	b.n	8009f2c <_scanf_float+0x198>
 8009f42:	f1ba 0f00 	cmp.w	sl, #0
 8009f46:	d10c      	bne.n	8009f62 <_scanf_float+0x1ce>
 8009f48:	b977      	cbnz	r7, 8009f68 <_scanf_float+0x1d4>
 8009f4a:	6822      	ldr	r2, [r4, #0]
 8009f4c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009f50:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009f54:	d108      	bne.n	8009f68 <_scanf_float+0x1d4>
 8009f56:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009f5a:	6022      	str	r2, [r4, #0]
 8009f5c:	f04f 0a01 	mov.w	sl, #1
 8009f60:	e7e4      	b.n	8009f2c <_scanf_float+0x198>
 8009f62:	f1ba 0f02 	cmp.w	sl, #2
 8009f66:	d050      	beq.n	800a00a <_scanf_float+0x276>
 8009f68:	2d01      	cmp	r5, #1
 8009f6a:	d002      	beq.n	8009f72 <_scanf_float+0x1de>
 8009f6c:	2d04      	cmp	r5, #4
 8009f6e:	f47f af44 	bne.w	8009dfa <_scanf_float+0x66>
 8009f72:	3501      	adds	r5, #1
 8009f74:	b2ed      	uxtb	r5, r5
 8009f76:	e7d9      	b.n	8009f2c <_scanf_float+0x198>
 8009f78:	f1ba 0f01 	cmp.w	sl, #1
 8009f7c:	f47f af3d 	bne.w	8009dfa <_scanf_float+0x66>
 8009f80:	f04f 0a02 	mov.w	sl, #2
 8009f84:	e7d2      	b.n	8009f2c <_scanf_float+0x198>
 8009f86:	b975      	cbnz	r5, 8009fa6 <_scanf_float+0x212>
 8009f88:	2f00      	cmp	r7, #0
 8009f8a:	f47f af37 	bne.w	8009dfc <_scanf_float+0x68>
 8009f8e:	6822      	ldr	r2, [r4, #0]
 8009f90:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009f94:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009f98:	f040 8103 	bne.w	800a1a2 <_scanf_float+0x40e>
 8009f9c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009fa0:	6022      	str	r2, [r4, #0]
 8009fa2:	2501      	movs	r5, #1
 8009fa4:	e7c2      	b.n	8009f2c <_scanf_float+0x198>
 8009fa6:	2d03      	cmp	r5, #3
 8009fa8:	d0e3      	beq.n	8009f72 <_scanf_float+0x1de>
 8009faa:	2d05      	cmp	r5, #5
 8009fac:	e7df      	b.n	8009f6e <_scanf_float+0x1da>
 8009fae:	2d02      	cmp	r5, #2
 8009fb0:	f47f af23 	bne.w	8009dfa <_scanf_float+0x66>
 8009fb4:	2503      	movs	r5, #3
 8009fb6:	e7b9      	b.n	8009f2c <_scanf_float+0x198>
 8009fb8:	2d06      	cmp	r5, #6
 8009fba:	f47f af1e 	bne.w	8009dfa <_scanf_float+0x66>
 8009fbe:	2507      	movs	r5, #7
 8009fc0:	e7b4      	b.n	8009f2c <_scanf_float+0x198>
 8009fc2:	6822      	ldr	r2, [r4, #0]
 8009fc4:	0591      	lsls	r1, r2, #22
 8009fc6:	f57f af18 	bpl.w	8009dfa <_scanf_float+0x66>
 8009fca:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009fce:	6022      	str	r2, [r4, #0]
 8009fd0:	9702      	str	r7, [sp, #8]
 8009fd2:	e7ab      	b.n	8009f2c <_scanf_float+0x198>
 8009fd4:	6822      	ldr	r2, [r4, #0]
 8009fd6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009fda:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009fde:	d005      	beq.n	8009fec <_scanf_float+0x258>
 8009fe0:	0550      	lsls	r0, r2, #21
 8009fe2:	f57f af0a 	bpl.w	8009dfa <_scanf_float+0x66>
 8009fe6:	2f00      	cmp	r7, #0
 8009fe8:	f000 80db 	beq.w	800a1a2 <_scanf_float+0x40e>
 8009fec:	0591      	lsls	r1, r2, #22
 8009fee:	bf58      	it	pl
 8009ff0:	9902      	ldrpl	r1, [sp, #8]
 8009ff2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009ff6:	bf58      	it	pl
 8009ff8:	1a79      	subpl	r1, r7, r1
 8009ffa:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009ffe:	bf58      	it	pl
 800a000:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a004:	6022      	str	r2, [r4, #0]
 800a006:	2700      	movs	r7, #0
 800a008:	e790      	b.n	8009f2c <_scanf_float+0x198>
 800a00a:	f04f 0a03 	mov.w	sl, #3
 800a00e:	e78d      	b.n	8009f2c <_scanf_float+0x198>
 800a010:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a014:	4649      	mov	r1, r9
 800a016:	4640      	mov	r0, r8
 800a018:	4798      	blx	r3
 800a01a:	2800      	cmp	r0, #0
 800a01c:	f43f aedf 	beq.w	8009dde <_scanf_float+0x4a>
 800a020:	e6eb      	b.n	8009dfa <_scanf_float+0x66>
 800a022:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a026:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a02a:	464a      	mov	r2, r9
 800a02c:	4640      	mov	r0, r8
 800a02e:	4798      	blx	r3
 800a030:	6923      	ldr	r3, [r4, #16]
 800a032:	3b01      	subs	r3, #1
 800a034:	6123      	str	r3, [r4, #16]
 800a036:	e6eb      	b.n	8009e10 <_scanf_float+0x7c>
 800a038:	1e6b      	subs	r3, r5, #1
 800a03a:	2b06      	cmp	r3, #6
 800a03c:	d824      	bhi.n	800a088 <_scanf_float+0x2f4>
 800a03e:	2d02      	cmp	r5, #2
 800a040:	d836      	bhi.n	800a0b0 <_scanf_float+0x31c>
 800a042:	9b01      	ldr	r3, [sp, #4]
 800a044:	429e      	cmp	r6, r3
 800a046:	f67f aee7 	bls.w	8009e18 <_scanf_float+0x84>
 800a04a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a04e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a052:	464a      	mov	r2, r9
 800a054:	4640      	mov	r0, r8
 800a056:	4798      	blx	r3
 800a058:	6923      	ldr	r3, [r4, #16]
 800a05a:	3b01      	subs	r3, #1
 800a05c:	6123      	str	r3, [r4, #16]
 800a05e:	e7f0      	b.n	800a042 <_scanf_float+0x2ae>
 800a060:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a064:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a068:	464a      	mov	r2, r9
 800a06a:	4640      	mov	r0, r8
 800a06c:	4798      	blx	r3
 800a06e:	6923      	ldr	r3, [r4, #16]
 800a070:	3b01      	subs	r3, #1
 800a072:	6123      	str	r3, [r4, #16]
 800a074:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a078:	fa5f fa8a 	uxtb.w	sl, sl
 800a07c:	f1ba 0f02 	cmp.w	sl, #2
 800a080:	d1ee      	bne.n	800a060 <_scanf_float+0x2cc>
 800a082:	3d03      	subs	r5, #3
 800a084:	b2ed      	uxtb	r5, r5
 800a086:	1b76      	subs	r6, r6, r5
 800a088:	6823      	ldr	r3, [r4, #0]
 800a08a:	05da      	lsls	r2, r3, #23
 800a08c:	d530      	bpl.n	800a0f0 <_scanf_float+0x35c>
 800a08e:	055b      	lsls	r3, r3, #21
 800a090:	d511      	bpl.n	800a0b6 <_scanf_float+0x322>
 800a092:	9b01      	ldr	r3, [sp, #4]
 800a094:	429e      	cmp	r6, r3
 800a096:	f67f aebf 	bls.w	8009e18 <_scanf_float+0x84>
 800a09a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a09e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a0a2:	464a      	mov	r2, r9
 800a0a4:	4640      	mov	r0, r8
 800a0a6:	4798      	blx	r3
 800a0a8:	6923      	ldr	r3, [r4, #16]
 800a0aa:	3b01      	subs	r3, #1
 800a0ac:	6123      	str	r3, [r4, #16]
 800a0ae:	e7f0      	b.n	800a092 <_scanf_float+0x2fe>
 800a0b0:	46aa      	mov	sl, r5
 800a0b2:	46b3      	mov	fp, r6
 800a0b4:	e7de      	b.n	800a074 <_scanf_float+0x2e0>
 800a0b6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a0ba:	6923      	ldr	r3, [r4, #16]
 800a0bc:	2965      	cmp	r1, #101	@ 0x65
 800a0be:	f103 33ff 	add.w	r3, r3, #4294967295
 800a0c2:	f106 35ff 	add.w	r5, r6, #4294967295
 800a0c6:	6123      	str	r3, [r4, #16]
 800a0c8:	d00c      	beq.n	800a0e4 <_scanf_float+0x350>
 800a0ca:	2945      	cmp	r1, #69	@ 0x45
 800a0cc:	d00a      	beq.n	800a0e4 <_scanf_float+0x350>
 800a0ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a0d2:	464a      	mov	r2, r9
 800a0d4:	4640      	mov	r0, r8
 800a0d6:	4798      	blx	r3
 800a0d8:	6923      	ldr	r3, [r4, #16]
 800a0da:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a0de:	3b01      	subs	r3, #1
 800a0e0:	1eb5      	subs	r5, r6, #2
 800a0e2:	6123      	str	r3, [r4, #16]
 800a0e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a0e8:	464a      	mov	r2, r9
 800a0ea:	4640      	mov	r0, r8
 800a0ec:	4798      	blx	r3
 800a0ee:	462e      	mov	r6, r5
 800a0f0:	6822      	ldr	r2, [r4, #0]
 800a0f2:	f012 0210 	ands.w	r2, r2, #16
 800a0f6:	d001      	beq.n	800a0fc <_scanf_float+0x368>
 800a0f8:	2000      	movs	r0, #0
 800a0fa:	e68e      	b.n	8009e1a <_scanf_float+0x86>
 800a0fc:	7032      	strb	r2, [r6, #0]
 800a0fe:	6823      	ldr	r3, [r4, #0]
 800a100:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a104:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a108:	d125      	bne.n	800a156 <_scanf_float+0x3c2>
 800a10a:	9b02      	ldr	r3, [sp, #8]
 800a10c:	429f      	cmp	r7, r3
 800a10e:	d00a      	beq.n	800a126 <_scanf_float+0x392>
 800a110:	1bda      	subs	r2, r3, r7
 800a112:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a116:	429e      	cmp	r6, r3
 800a118:	bf28      	it	cs
 800a11a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a11e:	4922      	ldr	r1, [pc, #136]	@ (800a1a8 <_scanf_float+0x414>)
 800a120:	4630      	mov	r0, r6
 800a122:	f000 f907 	bl	800a334 <siprintf>
 800a126:	9901      	ldr	r1, [sp, #4]
 800a128:	2200      	movs	r2, #0
 800a12a:	4640      	mov	r0, r8
 800a12c:	f001 f928 	bl	800b380 <_strtod_r>
 800a130:	9b03      	ldr	r3, [sp, #12]
 800a132:	6821      	ldr	r1, [r4, #0]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	f011 0f02 	tst.w	r1, #2
 800a13a:	ec57 6b10 	vmov	r6, r7, d0
 800a13e:	f103 0204 	add.w	r2, r3, #4
 800a142:	d015      	beq.n	800a170 <_scanf_float+0x3dc>
 800a144:	9903      	ldr	r1, [sp, #12]
 800a146:	600a      	str	r2, [r1, #0]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	e9c3 6700 	strd	r6, r7, [r3]
 800a14e:	68e3      	ldr	r3, [r4, #12]
 800a150:	3301      	adds	r3, #1
 800a152:	60e3      	str	r3, [r4, #12]
 800a154:	e7d0      	b.n	800a0f8 <_scanf_float+0x364>
 800a156:	9b04      	ldr	r3, [sp, #16]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d0e4      	beq.n	800a126 <_scanf_float+0x392>
 800a15c:	9905      	ldr	r1, [sp, #20]
 800a15e:	230a      	movs	r3, #10
 800a160:	3101      	adds	r1, #1
 800a162:	4640      	mov	r0, r8
 800a164:	f001 f98c 	bl	800b480 <_strtol_r>
 800a168:	9b04      	ldr	r3, [sp, #16]
 800a16a:	9e05      	ldr	r6, [sp, #20]
 800a16c:	1ac2      	subs	r2, r0, r3
 800a16e:	e7d0      	b.n	800a112 <_scanf_float+0x37e>
 800a170:	f011 0f04 	tst.w	r1, #4
 800a174:	9903      	ldr	r1, [sp, #12]
 800a176:	600a      	str	r2, [r1, #0]
 800a178:	d1e6      	bne.n	800a148 <_scanf_float+0x3b4>
 800a17a:	681d      	ldr	r5, [r3, #0]
 800a17c:	4632      	mov	r2, r6
 800a17e:	463b      	mov	r3, r7
 800a180:	4630      	mov	r0, r6
 800a182:	4639      	mov	r1, r7
 800a184:	f7f6 fcda 	bl	8000b3c <__aeabi_dcmpun>
 800a188:	b128      	cbz	r0, 800a196 <_scanf_float+0x402>
 800a18a:	4808      	ldr	r0, [pc, #32]	@ (800a1ac <_scanf_float+0x418>)
 800a18c:	f000 f9f8 	bl	800a580 <nanf>
 800a190:	ed85 0a00 	vstr	s0, [r5]
 800a194:	e7db      	b.n	800a14e <_scanf_float+0x3ba>
 800a196:	4630      	mov	r0, r6
 800a198:	4639      	mov	r1, r7
 800a19a:	f7f6 fd2d 	bl	8000bf8 <__aeabi_d2f>
 800a19e:	6028      	str	r0, [r5, #0]
 800a1a0:	e7d5      	b.n	800a14e <_scanf_float+0x3ba>
 800a1a2:	2700      	movs	r7, #0
 800a1a4:	e62e      	b.n	8009e04 <_scanf_float+0x70>
 800a1a6:	bf00      	nop
 800a1a8:	0800dc90 	.word	0x0800dc90
 800a1ac:	0800de15 	.word	0x0800de15

0800a1b0 <std>:
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	b510      	push	{r4, lr}
 800a1b4:	4604      	mov	r4, r0
 800a1b6:	e9c0 3300 	strd	r3, r3, [r0]
 800a1ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a1be:	6083      	str	r3, [r0, #8]
 800a1c0:	8181      	strh	r1, [r0, #12]
 800a1c2:	6643      	str	r3, [r0, #100]	@ 0x64
 800a1c4:	81c2      	strh	r2, [r0, #14]
 800a1c6:	6183      	str	r3, [r0, #24]
 800a1c8:	4619      	mov	r1, r3
 800a1ca:	2208      	movs	r2, #8
 800a1cc:	305c      	adds	r0, #92	@ 0x5c
 800a1ce:	f000 f944 	bl	800a45a <memset>
 800a1d2:	4b0d      	ldr	r3, [pc, #52]	@ (800a208 <std+0x58>)
 800a1d4:	6263      	str	r3, [r4, #36]	@ 0x24
 800a1d6:	4b0d      	ldr	r3, [pc, #52]	@ (800a20c <std+0x5c>)
 800a1d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a1da:	4b0d      	ldr	r3, [pc, #52]	@ (800a210 <std+0x60>)
 800a1dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a1de:	4b0d      	ldr	r3, [pc, #52]	@ (800a214 <std+0x64>)
 800a1e0:	6323      	str	r3, [r4, #48]	@ 0x30
 800a1e2:	4b0d      	ldr	r3, [pc, #52]	@ (800a218 <std+0x68>)
 800a1e4:	6224      	str	r4, [r4, #32]
 800a1e6:	429c      	cmp	r4, r3
 800a1e8:	d006      	beq.n	800a1f8 <std+0x48>
 800a1ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a1ee:	4294      	cmp	r4, r2
 800a1f0:	d002      	beq.n	800a1f8 <std+0x48>
 800a1f2:	33d0      	adds	r3, #208	@ 0xd0
 800a1f4:	429c      	cmp	r4, r3
 800a1f6:	d105      	bne.n	800a204 <std+0x54>
 800a1f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a1fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a200:	f000 b9ba 	b.w	800a578 <__retarget_lock_init_recursive>
 800a204:	bd10      	pop	{r4, pc}
 800a206:	bf00      	nop
 800a208:	0800a3d1 	.word	0x0800a3d1
 800a20c:	0800a3f7 	.word	0x0800a3f7
 800a210:	0800a42f 	.word	0x0800a42f
 800a214:	0800a453 	.word	0x0800a453
 800a218:	2001271c 	.word	0x2001271c

0800a21c <stdio_exit_handler>:
 800a21c:	4a02      	ldr	r2, [pc, #8]	@ (800a228 <stdio_exit_handler+0xc>)
 800a21e:	4903      	ldr	r1, [pc, #12]	@ (800a22c <stdio_exit_handler+0x10>)
 800a220:	4803      	ldr	r0, [pc, #12]	@ (800a230 <stdio_exit_handler+0x14>)
 800a222:	f000 b869 	b.w	800a2f8 <_fwalk_sglue>
 800a226:	bf00      	nop
 800a228:	200000b4 	.word	0x200000b4
 800a22c:	0800c191 	.word	0x0800c191
 800a230:	200000c4 	.word	0x200000c4

0800a234 <cleanup_stdio>:
 800a234:	6841      	ldr	r1, [r0, #4]
 800a236:	4b0c      	ldr	r3, [pc, #48]	@ (800a268 <cleanup_stdio+0x34>)
 800a238:	4299      	cmp	r1, r3
 800a23a:	b510      	push	{r4, lr}
 800a23c:	4604      	mov	r4, r0
 800a23e:	d001      	beq.n	800a244 <cleanup_stdio+0x10>
 800a240:	f001 ffa6 	bl	800c190 <_fflush_r>
 800a244:	68a1      	ldr	r1, [r4, #8]
 800a246:	4b09      	ldr	r3, [pc, #36]	@ (800a26c <cleanup_stdio+0x38>)
 800a248:	4299      	cmp	r1, r3
 800a24a:	d002      	beq.n	800a252 <cleanup_stdio+0x1e>
 800a24c:	4620      	mov	r0, r4
 800a24e:	f001 ff9f 	bl	800c190 <_fflush_r>
 800a252:	68e1      	ldr	r1, [r4, #12]
 800a254:	4b06      	ldr	r3, [pc, #24]	@ (800a270 <cleanup_stdio+0x3c>)
 800a256:	4299      	cmp	r1, r3
 800a258:	d004      	beq.n	800a264 <cleanup_stdio+0x30>
 800a25a:	4620      	mov	r0, r4
 800a25c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a260:	f001 bf96 	b.w	800c190 <_fflush_r>
 800a264:	bd10      	pop	{r4, pc}
 800a266:	bf00      	nop
 800a268:	2001271c 	.word	0x2001271c
 800a26c:	20012784 	.word	0x20012784
 800a270:	200127ec 	.word	0x200127ec

0800a274 <global_stdio_init.part.0>:
 800a274:	b510      	push	{r4, lr}
 800a276:	4b0b      	ldr	r3, [pc, #44]	@ (800a2a4 <global_stdio_init.part.0+0x30>)
 800a278:	4c0b      	ldr	r4, [pc, #44]	@ (800a2a8 <global_stdio_init.part.0+0x34>)
 800a27a:	4a0c      	ldr	r2, [pc, #48]	@ (800a2ac <global_stdio_init.part.0+0x38>)
 800a27c:	601a      	str	r2, [r3, #0]
 800a27e:	4620      	mov	r0, r4
 800a280:	2200      	movs	r2, #0
 800a282:	2104      	movs	r1, #4
 800a284:	f7ff ff94 	bl	800a1b0 <std>
 800a288:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a28c:	2201      	movs	r2, #1
 800a28e:	2109      	movs	r1, #9
 800a290:	f7ff ff8e 	bl	800a1b0 <std>
 800a294:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a298:	2202      	movs	r2, #2
 800a29a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a29e:	2112      	movs	r1, #18
 800a2a0:	f7ff bf86 	b.w	800a1b0 <std>
 800a2a4:	20012854 	.word	0x20012854
 800a2a8:	2001271c 	.word	0x2001271c
 800a2ac:	0800a21d 	.word	0x0800a21d

0800a2b0 <__sfp_lock_acquire>:
 800a2b0:	4801      	ldr	r0, [pc, #4]	@ (800a2b8 <__sfp_lock_acquire+0x8>)
 800a2b2:	f000 b962 	b.w	800a57a <__retarget_lock_acquire_recursive>
 800a2b6:	bf00      	nop
 800a2b8:	2001285d 	.word	0x2001285d

0800a2bc <__sfp_lock_release>:
 800a2bc:	4801      	ldr	r0, [pc, #4]	@ (800a2c4 <__sfp_lock_release+0x8>)
 800a2be:	f000 b95d 	b.w	800a57c <__retarget_lock_release_recursive>
 800a2c2:	bf00      	nop
 800a2c4:	2001285d 	.word	0x2001285d

0800a2c8 <__sinit>:
 800a2c8:	b510      	push	{r4, lr}
 800a2ca:	4604      	mov	r4, r0
 800a2cc:	f7ff fff0 	bl	800a2b0 <__sfp_lock_acquire>
 800a2d0:	6a23      	ldr	r3, [r4, #32]
 800a2d2:	b11b      	cbz	r3, 800a2dc <__sinit+0x14>
 800a2d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2d8:	f7ff bff0 	b.w	800a2bc <__sfp_lock_release>
 800a2dc:	4b04      	ldr	r3, [pc, #16]	@ (800a2f0 <__sinit+0x28>)
 800a2de:	6223      	str	r3, [r4, #32]
 800a2e0:	4b04      	ldr	r3, [pc, #16]	@ (800a2f4 <__sinit+0x2c>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d1f5      	bne.n	800a2d4 <__sinit+0xc>
 800a2e8:	f7ff ffc4 	bl	800a274 <global_stdio_init.part.0>
 800a2ec:	e7f2      	b.n	800a2d4 <__sinit+0xc>
 800a2ee:	bf00      	nop
 800a2f0:	0800a235 	.word	0x0800a235
 800a2f4:	20012854 	.word	0x20012854

0800a2f8 <_fwalk_sglue>:
 800a2f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2fc:	4607      	mov	r7, r0
 800a2fe:	4688      	mov	r8, r1
 800a300:	4614      	mov	r4, r2
 800a302:	2600      	movs	r6, #0
 800a304:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a308:	f1b9 0901 	subs.w	r9, r9, #1
 800a30c:	d505      	bpl.n	800a31a <_fwalk_sglue+0x22>
 800a30e:	6824      	ldr	r4, [r4, #0]
 800a310:	2c00      	cmp	r4, #0
 800a312:	d1f7      	bne.n	800a304 <_fwalk_sglue+0xc>
 800a314:	4630      	mov	r0, r6
 800a316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a31a:	89ab      	ldrh	r3, [r5, #12]
 800a31c:	2b01      	cmp	r3, #1
 800a31e:	d907      	bls.n	800a330 <_fwalk_sglue+0x38>
 800a320:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a324:	3301      	adds	r3, #1
 800a326:	d003      	beq.n	800a330 <_fwalk_sglue+0x38>
 800a328:	4629      	mov	r1, r5
 800a32a:	4638      	mov	r0, r7
 800a32c:	47c0      	blx	r8
 800a32e:	4306      	orrs	r6, r0
 800a330:	3568      	adds	r5, #104	@ 0x68
 800a332:	e7e9      	b.n	800a308 <_fwalk_sglue+0x10>

0800a334 <siprintf>:
 800a334:	b40e      	push	{r1, r2, r3}
 800a336:	b510      	push	{r4, lr}
 800a338:	b09d      	sub	sp, #116	@ 0x74
 800a33a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a33c:	9002      	str	r0, [sp, #8]
 800a33e:	9006      	str	r0, [sp, #24]
 800a340:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a344:	480a      	ldr	r0, [pc, #40]	@ (800a370 <siprintf+0x3c>)
 800a346:	9107      	str	r1, [sp, #28]
 800a348:	9104      	str	r1, [sp, #16]
 800a34a:	490a      	ldr	r1, [pc, #40]	@ (800a374 <siprintf+0x40>)
 800a34c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a350:	9105      	str	r1, [sp, #20]
 800a352:	2400      	movs	r4, #0
 800a354:	a902      	add	r1, sp, #8
 800a356:	6800      	ldr	r0, [r0, #0]
 800a358:	9301      	str	r3, [sp, #4]
 800a35a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a35c:	f001 f8ee 	bl	800b53c <_svfiprintf_r>
 800a360:	9b02      	ldr	r3, [sp, #8]
 800a362:	701c      	strb	r4, [r3, #0]
 800a364:	b01d      	add	sp, #116	@ 0x74
 800a366:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a36a:	b003      	add	sp, #12
 800a36c:	4770      	bx	lr
 800a36e:	bf00      	nop
 800a370:	200000c0 	.word	0x200000c0
 800a374:	ffff0208 	.word	0xffff0208

0800a378 <siscanf>:
 800a378:	b40e      	push	{r1, r2, r3}
 800a37a:	b570      	push	{r4, r5, r6, lr}
 800a37c:	b09d      	sub	sp, #116	@ 0x74
 800a37e:	ac21      	add	r4, sp, #132	@ 0x84
 800a380:	2500      	movs	r5, #0
 800a382:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800a386:	f854 6b04 	ldr.w	r6, [r4], #4
 800a38a:	f8ad 2014 	strh.w	r2, [sp, #20]
 800a38e:	951b      	str	r5, [sp, #108]	@ 0x6c
 800a390:	9002      	str	r0, [sp, #8]
 800a392:	9006      	str	r0, [sp, #24]
 800a394:	f7f5 ff24 	bl	80001e0 <strlen>
 800a398:	4b0b      	ldr	r3, [pc, #44]	@ (800a3c8 <siscanf+0x50>)
 800a39a:	9003      	str	r0, [sp, #12]
 800a39c:	9007      	str	r0, [sp, #28]
 800a39e:	480b      	ldr	r0, [pc, #44]	@ (800a3cc <siscanf+0x54>)
 800a3a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a3a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a3a6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a3aa:	4632      	mov	r2, r6
 800a3ac:	4623      	mov	r3, r4
 800a3ae:	a902      	add	r1, sp, #8
 800a3b0:	6800      	ldr	r0, [r0, #0]
 800a3b2:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a3b4:	9514      	str	r5, [sp, #80]	@ 0x50
 800a3b6:	9401      	str	r4, [sp, #4]
 800a3b8:	f001 fa16 	bl	800b7e8 <__ssvfiscanf_r>
 800a3bc:	b01d      	add	sp, #116	@ 0x74
 800a3be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a3c2:	b003      	add	sp, #12
 800a3c4:	4770      	bx	lr
 800a3c6:	bf00      	nop
 800a3c8:	0800a3f3 	.word	0x0800a3f3
 800a3cc:	200000c0 	.word	0x200000c0

0800a3d0 <__sread>:
 800a3d0:	b510      	push	{r4, lr}
 800a3d2:	460c      	mov	r4, r1
 800a3d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3d8:	f000 f880 	bl	800a4dc <_read_r>
 800a3dc:	2800      	cmp	r0, #0
 800a3de:	bfab      	itete	ge
 800a3e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a3e2:	89a3      	ldrhlt	r3, [r4, #12]
 800a3e4:	181b      	addge	r3, r3, r0
 800a3e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a3ea:	bfac      	ite	ge
 800a3ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a3ee:	81a3      	strhlt	r3, [r4, #12]
 800a3f0:	bd10      	pop	{r4, pc}

0800a3f2 <__seofread>:
 800a3f2:	2000      	movs	r0, #0
 800a3f4:	4770      	bx	lr

0800a3f6 <__swrite>:
 800a3f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3fa:	461f      	mov	r7, r3
 800a3fc:	898b      	ldrh	r3, [r1, #12]
 800a3fe:	05db      	lsls	r3, r3, #23
 800a400:	4605      	mov	r5, r0
 800a402:	460c      	mov	r4, r1
 800a404:	4616      	mov	r6, r2
 800a406:	d505      	bpl.n	800a414 <__swrite+0x1e>
 800a408:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a40c:	2302      	movs	r3, #2
 800a40e:	2200      	movs	r2, #0
 800a410:	f000 f852 	bl	800a4b8 <_lseek_r>
 800a414:	89a3      	ldrh	r3, [r4, #12]
 800a416:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a41a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a41e:	81a3      	strh	r3, [r4, #12]
 800a420:	4632      	mov	r2, r6
 800a422:	463b      	mov	r3, r7
 800a424:	4628      	mov	r0, r5
 800a426:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a42a:	f000 b869 	b.w	800a500 <_write_r>

0800a42e <__sseek>:
 800a42e:	b510      	push	{r4, lr}
 800a430:	460c      	mov	r4, r1
 800a432:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a436:	f000 f83f 	bl	800a4b8 <_lseek_r>
 800a43a:	1c43      	adds	r3, r0, #1
 800a43c:	89a3      	ldrh	r3, [r4, #12]
 800a43e:	bf15      	itete	ne
 800a440:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a442:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a446:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a44a:	81a3      	strheq	r3, [r4, #12]
 800a44c:	bf18      	it	ne
 800a44e:	81a3      	strhne	r3, [r4, #12]
 800a450:	bd10      	pop	{r4, pc}

0800a452 <__sclose>:
 800a452:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a456:	f000 b81f 	b.w	800a498 <_close_r>

0800a45a <memset>:
 800a45a:	4402      	add	r2, r0
 800a45c:	4603      	mov	r3, r0
 800a45e:	4293      	cmp	r3, r2
 800a460:	d100      	bne.n	800a464 <memset+0xa>
 800a462:	4770      	bx	lr
 800a464:	f803 1b01 	strb.w	r1, [r3], #1
 800a468:	e7f9      	b.n	800a45e <memset+0x4>

0800a46a <strstr>:
 800a46a:	780a      	ldrb	r2, [r1, #0]
 800a46c:	b570      	push	{r4, r5, r6, lr}
 800a46e:	b96a      	cbnz	r2, 800a48c <strstr+0x22>
 800a470:	bd70      	pop	{r4, r5, r6, pc}
 800a472:	429a      	cmp	r2, r3
 800a474:	d109      	bne.n	800a48a <strstr+0x20>
 800a476:	460c      	mov	r4, r1
 800a478:	4605      	mov	r5, r0
 800a47a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d0f6      	beq.n	800a470 <strstr+0x6>
 800a482:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800a486:	429e      	cmp	r6, r3
 800a488:	d0f7      	beq.n	800a47a <strstr+0x10>
 800a48a:	3001      	adds	r0, #1
 800a48c:	7803      	ldrb	r3, [r0, #0]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d1ef      	bne.n	800a472 <strstr+0x8>
 800a492:	4618      	mov	r0, r3
 800a494:	e7ec      	b.n	800a470 <strstr+0x6>
	...

0800a498 <_close_r>:
 800a498:	b538      	push	{r3, r4, r5, lr}
 800a49a:	4d06      	ldr	r5, [pc, #24]	@ (800a4b4 <_close_r+0x1c>)
 800a49c:	2300      	movs	r3, #0
 800a49e:	4604      	mov	r4, r0
 800a4a0:	4608      	mov	r0, r1
 800a4a2:	602b      	str	r3, [r5, #0]
 800a4a4:	f7fa fda4 	bl	8004ff0 <_close>
 800a4a8:	1c43      	adds	r3, r0, #1
 800a4aa:	d102      	bne.n	800a4b2 <_close_r+0x1a>
 800a4ac:	682b      	ldr	r3, [r5, #0]
 800a4ae:	b103      	cbz	r3, 800a4b2 <_close_r+0x1a>
 800a4b0:	6023      	str	r3, [r4, #0]
 800a4b2:	bd38      	pop	{r3, r4, r5, pc}
 800a4b4:	20012858 	.word	0x20012858

0800a4b8 <_lseek_r>:
 800a4b8:	b538      	push	{r3, r4, r5, lr}
 800a4ba:	4d07      	ldr	r5, [pc, #28]	@ (800a4d8 <_lseek_r+0x20>)
 800a4bc:	4604      	mov	r4, r0
 800a4be:	4608      	mov	r0, r1
 800a4c0:	4611      	mov	r1, r2
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	602a      	str	r2, [r5, #0]
 800a4c6:	461a      	mov	r2, r3
 800a4c8:	f7fa fdb9 	bl	800503e <_lseek>
 800a4cc:	1c43      	adds	r3, r0, #1
 800a4ce:	d102      	bne.n	800a4d6 <_lseek_r+0x1e>
 800a4d0:	682b      	ldr	r3, [r5, #0]
 800a4d2:	b103      	cbz	r3, 800a4d6 <_lseek_r+0x1e>
 800a4d4:	6023      	str	r3, [r4, #0]
 800a4d6:	bd38      	pop	{r3, r4, r5, pc}
 800a4d8:	20012858 	.word	0x20012858

0800a4dc <_read_r>:
 800a4dc:	b538      	push	{r3, r4, r5, lr}
 800a4de:	4d07      	ldr	r5, [pc, #28]	@ (800a4fc <_read_r+0x20>)
 800a4e0:	4604      	mov	r4, r0
 800a4e2:	4608      	mov	r0, r1
 800a4e4:	4611      	mov	r1, r2
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	602a      	str	r2, [r5, #0]
 800a4ea:	461a      	mov	r2, r3
 800a4ec:	f7fa fd47 	bl	8004f7e <_read>
 800a4f0:	1c43      	adds	r3, r0, #1
 800a4f2:	d102      	bne.n	800a4fa <_read_r+0x1e>
 800a4f4:	682b      	ldr	r3, [r5, #0]
 800a4f6:	b103      	cbz	r3, 800a4fa <_read_r+0x1e>
 800a4f8:	6023      	str	r3, [r4, #0]
 800a4fa:	bd38      	pop	{r3, r4, r5, pc}
 800a4fc:	20012858 	.word	0x20012858

0800a500 <_write_r>:
 800a500:	b538      	push	{r3, r4, r5, lr}
 800a502:	4d07      	ldr	r5, [pc, #28]	@ (800a520 <_write_r+0x20>)
 800a504:	4604      	mov	r4, r0
 800a506:	4608      	mov	r0, r1
 800a508:	4611      	mov	r1, r2
 800a50a:	2200      	movs	r2, #0
 800a50c:	602a      	str	r2, [r5, #0]
 800a50e:	461a      	mov	r2, r3
 800a510:	f7fa fd52 	bl	8004fb8 <_write>
 800a514:	1c43      	adds	r3, r0, #1
 800a516:	d102      	bne.n	800a51e <_write_r+0x1e>
 800a518:	682b      	ldr	r3, [r5, #0]
 800a51a:	b103      	cbz	r3, 800a51e <_write_r+0x1e>
 800a51c:	6023      	str	r3, [r4, #0]
 800a51e:	bd38      	pop	{r3, r4, r5, pc}
 800a520:	20012858 	.word	0x20012858

0800a524 <__errno>:
 800a524:	4b01      	ldr	r3, [pc, #4]	@ (800a52c <__errno+0x8>)
 800a526:	6818      	ldr	r0, [r3, #0]
 800a528:	4770      	bx	lr
 800a52a:	bf00      	nop
 800a52c:	200000c0 	.word	0x200000c0

0800a530 <__libc_init_array>:
 800a530:	b570      	push	{r4, r5, r6, lr}
 800a532:	4d0d      	ldr	r5, [pc, #52]	@ (800a568 <__libc_init_array+0x38>)
 800a534:	4c0d      	ldr	r4, [pc, #52]	@ (800a56c <__libc_init_array+0x3c>)
 800a536:	1b64      	subs	r4, r4, r5
 800a538:	10a4      	asrs	r4, r4, #2
 800a53a:	2600      	movs	r6, #0
 800a53c:	42a6      	cmp	r6, r4
 800a53e:	d109      	bne.n	800a554 <__libc_init_array+0x24>
 800a540:	4d0b      	ldr	r5, [pc, #44]	@ (800a570 <__libc_init_array+0x40>)
 800a542:	4c0c      	ldr	r4, [pc, #48]	@ (800a574 <__libc_init_array+0x44>)
 800a544:	f003 fad2 	bl	800daec <_init>
 800a548:	1b64      	subs	r4, r4, r5
 800a54a:	10a4      	asrs	r4, r4, #2
 800a54c:	2600      	movs	r6, #0
 800a54e:	42a6      	cmp	r6, r4
 800a550:	d105      	bne.n	800a55e <__libc_init_array+0x2e>
 800a552:	bd70      	pop	{r4, r5, r6, pc}
 800a554:	f855 3b04 	ldr.w	r3, [r5], #4
 800a558:	4798      	blx	r3
 800a55a:	3601      	adds	r6, #1
 800a55c:	e7ee      	b.n	800a53c <__libc_init_array+0xc>
 800a55e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a562:	4798      	blx	r3
 800a564:	3601      	adds	r6, #1
 800a566:	e7f2      	b.n	800a54e <__libc_init_array+0x1e>
 800a568:	0800e070 	.word	0x0800e070
 800a56c:	0800e070 	.word	0x0800e070
 800a570:	0800e070 	.word	0x0800e070
 800a574:	0800e074 	.word	0x0800e074

0800a578 <__retarget_lock_init_recursive>:
 800a578:	4770      	bx	lr

0800a57a <__retarget_lock_acquire_recursive>:
 800a57a:	4770      	bx	lr

0800a57c <__retarget_lock_release_recursive>:
 800a57c:	4770      	bx	lr
	...

0800a580 <nanf>:
 800a580:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a588 <nanf+0x8>
 800a584:	4770      	bx	lr
 800a586:	bf00      	nop
 800a588:	7fc00000 	.word	0x7fc00000

0800a58c <_free_r>:
 800a58c:	b538      	push	{r3, r4, r5, lr}
 800a58e:	4605      	mov	r5, r0
 800a590:	2900      	cmp	r1, #0
 800a592:	d041      	beq.n	800a618 <_free_r+0x8c>
 800a594:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a598:	1f0c      	subs	r4, r1, #4
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	bfb8      	it	lt
 800a59e:	18e4      	addlt	r4, r4, r3
 800a5a0:	f000 f8e0 	bl	800a764 <__malloc_lock>
 800a5a4:	4a1d      	ldr	r2, [pc, #116]	@ (800a61c <_free_r+0x90>)
 800a5a6:	6813      	ldr	r3, [r2, #0]
 800a5a8:	b933      	cbnz	r3, 800a5b8 <_free_r+0x2c>
 800a5aa:	6063      	str	r3, [r4, #4]
 800a5ac:	6014      	str	r4, [r2, #0]
 800a5ae:	4628      	mov	r0, r5
 800a5b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5b4:	f000 b8dc 	b.w	800a770 <__malloc_unlock>
 800a5b8:	42a3      	cmp	r3, r4
 800a5ba:	d908      	bls.n	800a5ce <_free_r+0x42>
 800a5bc:	6820      	ldr	r0, [r4, #0]
 800a5be:	1821      	adds	r1, r4, r0
 800a5c0:	428b      	cmp	r3, r1
 800a5c2:	bf01      	itttt	eq
 800a5c4:	6819      	ldreq	r1, [r3, #0]
 800a5c6:	685b      	ldreq	r3, [r3, #4]
 800a5c8:	1809      	addeq	r1, r1, r0
 800a5ca:	6021      	streq	r1, [r4, #0]
 800a5cc:	e7ed      	b.n	800a5aa <_free_r+0x1e>
 800a5ce:	461a      	mov	r2, r3
 800a5d0:	685b      	ldr	r3, [r3, #4]
 800a5d2:	b10b      	cbz	r3, 800a5d8 <_free_r+0x4c>
 800a5d4:	42a3      	cmp	r3, r4
 800a5d6:	d9fa      	bls.n	800a5ce <_free_r+0x42>
 800a5d8:	6811      	ldr	r1, [r2, #0]
 800a5da:	1850      	adds	r0, r2, r1
 800a5dc:	42a0      	cmp	r0, r4
 800a5de:	d10b      	bne.n	800a5f8 <_free_r+0x6c>
 800a5e0:	6820      	ldr	r0, [r4, #0]
 800a5e2:	4401      	add	r1, r0
 800a5e4:	1850      	adds	r0, r2, r1
 800a5e6:	4283      	cmp	r3, r0
 800a5e8:	6011      	str	r1, [r2, #0]
 800a5ea:	d1e0      	bne.n	800a5ae <_free_r+0x22>
 800a5ec:	6818      	ldr	r0, [r3, #0]
 800a5ee:	685b      	ldr	r3, [r3, #4]
 800a5f0:	6053      	str	r3, [r2, #4]
 800a5f2:	4408      	add	r0, r1
 800a5f4:	6010      	str	r0, [r2, #0]
 800a5f6:	e7da      	b.n	800a5ae <_free_r+0x22>
 800a5f8:	d902      	bls.n	800a600 <_free_r+0x74>
 800a5fa:	230c      	movs	r3, #12
 800a5fc:	602b      	str	r3, [r5, #0]
 800a5fe:	e7d6      	b.n	800a5ae <_free_r+0x22>
 800a600:	6820      	ldr	r0, [r4, #0]
 800a602:	1821      	adds	r1, r4, r0
 800a604:	428b      	cmp	r3, r1
 800a606:	bf04      	itt	eq
 800a608:	6819      	ldreq	r1, [r3, #0]
 800a60a:	685b      	ldreq	r3, [r3, #4]
 800a60c:	6063      	str	r3, [r4, #4]
 800a60e:	bf04      	itt	eq
 800a610:	1809      	addeq	r1, r1, r0
 800a612:	6021      	streq	r1, [r4, #0]
 800a614:	6054      	str	r4, [r2, #4]
 800a616:	e7ca      	b.n	800a5ae <_free_r+0x22>
 800a618:	bd38      	pop	{r3, r4, r5, pc}
 800a61a:	bf00      	nop
 800a61c:	20012864 	.word	0x20012864

0800a620 <sbrk_aligned>:
 800a620:	b570      	push	{r4, r5, r6, lr}
 800a622:	4e0f      	ldr	r6, [pc, #60]	@ (800a660 <sbrk_aligned+0x40>)
 800a624:	460c      	mov	r4, r1
 800a626:	6831      	ldr	r1, [r6, #0]
 800a628:	4605      	mov	r5, r0
 800a62a:	b911      	cbnz	r1, 800a632 <sbrk_aligned+0x12>
 800a62c:	f001 fe78 	bl	800c320 <_sbrk_r>
 800a630:	6030      	str	r0, [r6, #0]
 800a632:	4621      	mov	r1, r4
 800a634:	4628      	mov	r0, r5
 800a636:	f001 fe73 	bl	800c320 <_sbrk_r>
 800a63a:	1c43      	adds	r3, r0, #1
 800a63c:	d103      	bne.n	800a646 <sbrk_aligned+0x26>
 800a63e:	f04f 34ff 	mov.w	r4, #4294967295
 800a642:	4620      	mov	r0, r4
 800a644:	bd70      	pop	{r4, r5, r6, pc}
 800a646:	1cc4      	adds	r4, r0, #3
 800a648:	f024 0403 	bic.w	r4, r4, #3
 800a64c:	42a0      	cmp	r0, r4
 800a64e:	d0f8      	beq.n	800a642 <sbrk_aligned+0x22>
 800a650:	1a21      	subs	r1, r4, r0
 800a652:	4628      	mov	r0, r5
 800a654:	f001 fe64 	bl	800c320 <_sbrk_r>
 800a658:	3001      	adds	r0, #1
 800a65a:	d1f2      	bne.n	800a642 <sbrk_aligned+0x22>
 800a65c:	e7ef      	b.n	800a63e <sbrk_aligned+0x1e>
 800a65e:	bf00      	nop
 800a660:	20012860 	.word	0x20012860

0800a664 <_malloc_r>:
 800a664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a668:	1ccd      	adds	r5, r1, #3
 800a66a:	f025 0503 	bic.w	r5, r5, #3
 800a66e:	3508      	adds	r5, #8
 800a670:	2d0c      	cmp	r5, #12
 800a672:	bf38      	it	cc
 800a674:	250c      	movcc	r5, #12
 800a676:	2d00      	cmp	r5, #0
 800a678:	4606      	mov	r6, r0
 800a67a:	db01      	blt.n	800a680 <_malloc_r+0x1c>
 800a67c:	42a9      	cmp	r1, r5
 800a67e:	d904      	bls.n	800a68a <_malloc_r+0x26>
 800a680:	230c      	movs	r3, #12
 800a682:	6033      	str	r3, [r6, #0]
 800a684:	2000      	movs	r0, #0
 800a686:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a68a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a760 <_malloc_r+0xfc>
 800a68e:	f000 f869 	bl	800a764 <__malloc_lock>
 800a692:	f8d8 3000 	ldr.w	r3, [r8]
 800a696:	461c      	mov	r4, r3
 800a698:	bb44      	cbnz	r4, 800a6ec <_malloc_r+0x88>
 800a69a:	4629      	mov	r1, r5
 800a69c:	4630      	mov	r0, r6
 800a69e:	f7ff ffbf 	bl	800a620 <sbrk_aligned>
 800a6a2:	1c43      	adds	r3, r0, #1
 800a6a4:	4604      	mov	r4, r0
 800a6a6:	d158      	bne.n	800a75a <_malloc_r+0xf6>
 800a6a8:	f8d8 4000 	ldr.w	r4, [r8]
 800a6ac:	4627      	mov	r7, r4
 800a6ae:	2f00      	cmp	r7, #0
 800a6b0:	d143      	bne.n	800a73a <_malloc_r+0xd6>
 800a6b2:	2c00      	cmp	r4, #0
 800a6b4:	d04b      	beq.n	800a74e <_malloc_r+0xea>
 800a6b6:	6823      	ldr	r3, [r4, #0]
 800a6b8:	4639      	mov	r1, r7
 800a6ba:	4630      	mov	r0, r6
 800a6bc:	eb04 0903 	add.w	r9, r4, r3
 800a6c0:	f001 fe2e 	bl	800c320 <_sbrk_r>
 800a6c4:	4581      	cmp	r9, r0
 800a6c6:	d142      	bne.n	800a74e <_malloc_r+0xea>
 800a6c8:	6821      	ldr	r1, [r4, #0]
 800a6ca:	1a6d      	subs	r5, r5, r1
 800a6cc:	4629      	mov	r1, r5
 800a6ce:	4630      	mov	r0, r6
 800a6d0:	f7ff ffa6 	bl	800a620 <sbrk_aligned>
 800a6d4:	3001      	adds	r0, #1
 800a6d6:	d03a      	beq.n	800a74e <_malloc_r+0xea>
 800a6d8:	6823      	ldr	r3, [r4, #0]
 800a6da:	442b      	add	r3, r5
 800a6dc:	6023      	str	r3, [r4, #0]
 800a6de:	f8d8 3000 	ldr.w	r3, [r8]
 800a6e2:	685a      	ldr	r2, [r3, #4]
 800a6e4:	bb62      	cbnz	r2, 800a740 <_malloc_r+0xdc>
 800a6e6:	f8c8 7000 	str.w	r7, [r8]
 800a6ea:	e00f      	b.n	800a70c <_malloc_r+0xa8>
 800a6ec:	6822      	ldr	r2, [r4, #0]
 800a6ee:	1b52      	subs	r2, r2, r5
 800a6f0:	d420      	bmi.n	800a734 <_malloc_r+0xd0>
 800a6f2:	2a0b      	cmp	r2, #11
 800a6f4:	d917      	bls.n	800a726 <_malloc_r+0xc2>
 800a6f6:	1961      	adds	r1, r4, r5
 800a6f8:	42a3      	cmp	r3, r4
 800a6fa:	6025      	str	r5, [r4, #0]
 800a6fc:	bf18      	it	ne
 800a6fe:	6059      	strne	r1, [r3, #4]
 800a700:	6863      	ldr	r3, [r4, #4]
 800a702:	bf08      	it	eq
 800a704:	f8c8 1000 	streq.w	r1, [r8]
 800a708:	5162      	str	r2, [r4, r5]
 800a70a:	604b      	str	r3, [r1, #4]
 800a70c:	4630      	mov	r0, r6
 800a70e:	f000 f82f 	bl	800a770 <__malloc_unlock>
 800a712:	f104 000b 	add.w	r0, r4, #11
 800a716:	1d23      	adds	r3, r4, #4
 800a718:	f020 0007 	bic.w	r0, r0, #7
 800a71c:	1ac2      	subs	r2, r0, r3
 800a71e:	bf1c      	itt	ne
 800a720:	1a1b      	subne	r3, r3, r0
 800a722:	50a3      	strne	r3, [r4, r2]
 800a724:	e7af      	b.n	800a686 <_malloc_r+0x22>
 800a726:	6862      	ldr	r2, [r4, #4]
 800a728:	42a3      	cmp	r3, r4
 800a72a:	bf0c      	ite	eq
 800a72c:	f8c8 2000 	streq.w	r2, [r8]
 800a730:	605a      	strne	r2, [r3, #4]
 800a732:	e7eb      	b.n	800a70c <_malloc_r+0xa8>
 800a734:	4623      	mov	r3, r4
 800a736:	6864      	ldr	r4, [r4, #4]
 800a738:	e7ae      	b.n	800a698 <_malloc_r+0x34>
 800a73a:	463c      	mov	r4, r7
 800a73c:	687f      	ldr	r7, [r7, #4]
 800a73e:	e7b6      	b.n	800a6ae <_malloc_r+0x4a>
 800a740:	461a      	mov	r2, r3
 800a742:	685b      	ldr	r3, [r3, #4]
 800a744:	42a3      	cmp	r3, r4
 800a746:	d1fb      	bne.n	800a740 <_malloc_r+0xdc>
 800a748:	2300      	movs	r3, #0
 800a74a:	6053      	str	r3, [r2, #4]
 800a74c:	e7de      	b.n	800a70c <_malloc_r+0xa8>
 800a74e:	230c      	movs	r3, #12
 800a750:	6033      	str	r3, [r6, #0]
 800a752:	4630      	mov	r0, r6
 800a754:	f000 f80c 	bl	800a770 <__malloc_unlock>
 800a758:	e794      	b.n	800a684 <_malloc_r+0x20>
 800a75a:	6005      	str	r5, [r0, #0]
 800a75c:	e7d6      	b.n	800a70c <_malloc_r+0xa8>
 800a75e:	bf00      	nop
 800a760:	20012864 	.word	0x20012864

0800a764 <__malloc_lock>:
 800a764:	4801      	ldr	r0, [pc, #4]	@ (800a76c <__malloc_lock+0x8>)
 800a766:	f7ff bf08 	b.w	800a57a <__retarget_lock_acquire_recursive>
 800a76a:	bf00      	nop
 800a76c:	2001285c 	.word	0x2001285c

0800a770 <__malloc_unlock>:
 800a770:	4801      	ldr	r0, [pc, #4]	@ (800a778 <__malloc_unlock+0x8>)
 800a772:	f7ff bf03 	b.w	800a57c <__retarget_lock_release_recursive>
 800a776:	bf00      	nop
 800a778:	2001285c 	.word	0x2001285c

0800a77c <sulp>:
 800a77c:	b570      	push	{r4, r5, r6, lr}
 800a77e:	4604      	mov	r4, r0
 800a780:	460d      	mov	r5, r1
 800a782:	ec45 4b10 	vmov	d0, r4, r5
 800a786:	4616      	mov	r6, r2
 800a788:	f002 fcaa 	bl	800d0e0 <__ulp>
 800a78c:	ec51 0b10 	vmov	r0, r1, d0
 800a790:	b17e      	cbz	r6, 800a7b2 <sulp+0x36>
 800a792:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a796:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	dd09      	ble.n	800a7b2 <sulp+0x36>
 800a79e:	051b      	lsls	r3, r3, #20
 800a7a0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a7a4:	2400      	movs	r4, #0
 800a7a6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a7aa:	4622      	mov	r2, r4
 800a7ac:	462b      	mov	r3, r5
 800a7ae:	f7f5 ff2b 	bl	8000608 <__aeabi_dmul>
 800a7b2:	ec41 0b10 	vmov	d0, r0, r1
 800a7b6:	bd70      	pop	{r4, r5, r6, pc}

0800a7b8 <_strtod_l>:
 800a7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7bc:	b09f      	sub	sp, #124	@ 0x7c
 800a7be:	460c      	mov	r4, r1
 800a7c0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	921a      	str	r2, [sp, #104]	@ 0x68
 800a7c6:	9005      	str	r0, [sp, #20]
 800a7c8:	f04f 0a00 	mov.w	sl, #0
 800a7cc:	f04f 0b00 	mov.w	fp, #0
 800a7d0:	460a      	mov	r2, r1
 800a7d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a7d4:	7811      	ldrb	r1, [r2, #0]
 800a7d6:	292b      	cmp	r1, #43	@ 0x2b
 800a7d8:	d04a      	beq.n	800a870 <_strtod_l+0xb8>
 800a7da:	d838      	bhi.n	800a84e <_strtod_l+0x96>
 800a7dc:	290d      	cmp	r1, #13
 800a7de:	d832      	bhi.n	800a846 <_strtod_l+0x8e>
 800a7e0:	2908      	cmp	r1, #8
 800a7e2:	d832      	bhi.n	800a84a <_strtod_l+0x92>
 800a7e4:	2900      	cmp	r1, #0
 800a7e6:	d03b      	beq.n	800a860 <_strtod_l+0xa8>
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	920e      	str	r2, [sp, #56]	@ 0x38
 800a7ec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a7ee:	782a      	ldrb	r2, [r5, #0]
 800a7f0:	2a30      	cmp	r2, #48	@ 0x30
 800a7f2:	f040 80b2 	bne.w	800a95a <_strtod_l+0x1a2>
 800a7f6:	786a      	ldrb	r2, [r5, #1]
 800a7f8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a7fc:	2a58      	cmp	r2, #88	@ 0x58
 800a7fe:	d16e      	bne.n	800a8de <_strtod_l+0x126>
 800a800:	9302      	str	r3, [sp, #8]
 800a802:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a804:	9301      	str	r3, [sp, #4]
 800a806:	ab1a      	add	r3, sp, #104	@ 0x68
 800a808:	9300      	str	r3, [sp, #0]
 800a80a:	4a8f      	ldr	r2, [pc, #572]	@ (800aa48 <_strtod_l+0x290>)
 800a80c:	9805      	ldr	r0, [sp, #20]
 800a80e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a810:	a919      	add	r1, sp, #100	@ 0x64
 800a812:	f001 fe15 	bl	800c440 <__gethex>
 800a816:	f010 060f 	ands.w	r6, r0, #15
 800a81a:	4604      	mov	r4, r0
 800a81c:	d005      	beq.n	800a82a <_strtod_l+0x72>
 800a81e:	2e06      	cmp	r6, #6
 800a820:	d128      	bne.n	800a874 <_strtod_l+0xbc>
 800a822:	3501      	adds	r5, #1
 800a824:	2300      	movs	r3, #0
 800a826:	9519      	str	r5, [sp, #100]	@ 0x64
 800a828:	930e      	str	r3, [sp, #56]	@ 0x38
 800a82a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	f040 858e 	bne.w	800b34e <_strtod_l+0xb96>
 800a832:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a834:	b1cb      	cbz	r3, 800a86a <_strtod_l+0xb2>
 800a836:	4652      	mov	r2, sl
 800a838:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a83c:	ec43 2b10 	vmov	d0, r2, r3
 800a840:	b01f      	add	sp, #124	@ 0x7c
 800a842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a846:	2920      	cmp	r1, #32
 800a848:	d1ce      	bne.n	800a7e8 <_strtod_l+0x30>
 800a84a:	3201      	adds	r2, #1
 800a84c:	e7c1      	b.n	800a7d2 <_strtod_l+0x1a>
 800a84e:	292d      	cmp	r1, #45	@ 0x2d
 800a850:	d1ca      	bne.n	800a7e8 <_strtod_l+0x30>
 800a852:	2101      	movs	r1, #1
 800a854:	910e      	str	r1, [sp, #56]	@ 0x38
 800a856:	1c51      	adds	r1, r2, #1
 800a858:	9119      	str	r1, [sp, #100]	@ 0x64
 800a85a:	7852      	ldrb	r2, [r2, #1]
 800a85c:	2a00      	cmp	r2, #0
 800a85e:	d1c5      	bne.n	800a7ec <_strtod_l+0x34>
 800a860:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a862:	9419      	str	r4, [sp, #100]	@ 0x64
 800a864:	2b00      	cmp	r3, #0
 800a866:	f040 8570 	bne.w	800b34a <_strtod_l+0xb92>
 800a86a:	4652      	mov	r2, sl
 800a86c:	465b      	mov	r3, fp
 800a86e:	e7e5      	b.n	800a83c <_strtod_l+0x84>
 800a870:	2100      	movs	r1, #0
 800a872:	e7ef      	b.n	800a854 <_strtod_l+0x9c>
 800a874:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a876:	b13a      	cbz	r2, 800a888 <_strtod_l+0xd0>
 800a878:	2135      	movs	r1, #53	@ 0x35
 800a87a:	a81c      	add	r0, sp, #112	@ 0x70
 800a87c:	f002 fd2a 	bl	800d2d4 <__copybits>
 800a880:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a882:	9805      	ldr	r0, [sp, #20]
 800a884:	f002 f900 	bl	800ca88 <_Bfree>
 800a888:	3e01      	subs	r6, #1
 800a88a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a88c:	2e04      	cmp	r6, #4
 800a88e:	d806      	bhi.n	800a89e <_strtod_l+0xe6>
 800a890:	e8df f006 	tbb	[pc, r6]
 800a894:	201d0314 	.word	0x201d0314
 800a898:	14          	.byte	0x14
 800a899:	00          	.byte	0x00
 800a89a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a89e:	05e1      	lsls	r1, r4, #23
 800a8a0:	bf48      	it	mi
 800a8a2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a8a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a8aa:	0d1b      	lsrs	r3, r3, #20
 800a8ac:	051b      	lsls	r3, r3, #20
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d1bb      	bne.n	800a82a <_strtod_l+0x72>
 800a8b2:	f7ff fe37 	bl	800a524 <__errno>
 800a8b6:	2322      	movs	r3, #34	@ 0x22
 800a8b8:	6003      	str	r3, [r0, #0]
 800a8ba:	e7b6      	b.n	800a82a <_strtod_l+0x72>
 800a8bc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a8c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a8c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a8c8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a8cc:	e7e7      	b.n	800a89e <_strtod_l+0xe6>
 800a8ce:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800aa50 <_strtod_l+0x298>
 800a8d2:	e7e4      	b.n	800a89e <_strtod_l+0xe6>
 800a8d4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a8d8:	f04f 3aff 	mov.w	sl, #4294967295
 800a8dc:	e7df      	b.n	800a89e <_strtod_l+0xe6>
 800a8de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a8e0:	1c5a      	adds	r2, r3, #1
 800a8e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a8e4:	785b      	ldrb	r3, [r3, #1]
 800a8e6:	2b30      	cmp	r3, #48	@ 0x30
 800a8e8:	d0f9      	beq.n	800a8de <_strtod_l+0x126>
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d09d      	beq.n	800a82a <_strtod_l+0x72>
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	2700      	movs	r7, #0
 800a8f2:	9308      	str	r3, [sp, #32]
 800a8f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a8f6:	930c      	str	r3, [sp, #48]	@ 0x30
 800a8f8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800a8fa:	46b9      	mov	r9, r7
 800a8fc:	220a      	movs	r2, #10
 800a8fe:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a900:	7805      	ldrb	r5, [r0, #0]
 800a902:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a906:	b2d9      	uxtb	r1, r3
 800a908:	2909      	cmp	r1, #9
 800a90a:	d928      	bls.n	800a95e <_strtod_l+0x1a6>
 800a90c:	494f      	ldr	r1, [pc, #316]	@ (800aa4c <_strtod_l+0x294>)
 800a90e:	2201      	movs	r2, #1
 800a910:	f001 fcf3 	bl	800c2fa <strncmp>
 800a914:	2800      	cmp	r0, #0
 800a916:	d032      	beq.n	800a97e <_strtod_l+0x1c6>
 800a918:	2000      	movs	r0, #0
 800a91a:	462a      	mov	r2, r5
 800a91c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a91e:	464d      	mov	r5, r9
 800a920:	4603      	mov	r3, r0
 800a922:	2a65      	cmp	r2, #101	@ 0x65
 800a924:	d001      	beq.n	800a92a <_strtod_l+0x172>
 800a926:	2a45      	cmp	r2, #69	@ 0x45
 800a928:	d114      	bne.n	800a954 <_strtod_l+0x19c>
 800a92a:	b91d      	cbnz	r5, 800a934 <_strtod_l+0x17c>
 800a92c:	9a08      	ldr	r2, [sp, #32]
 800a92e:	4302      	orrs	r2, r0
 800a930:	d096      	beq.n	800a860 <_strtod_l+0xa8>
 800a932:	2500      	movs	r5, #0
 800a934:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a936:	1c62      	adds	r2, r4, #1
 800a938:	9219      	str	r2, [sp, #100]	@ 0x64
 800a93a:	7862      	ldrb	r2, [r4, #1]
 800a93c:	2a2b      	cmp	r2, #43	@ 0x2b
 800a93e:	d07a      	beq.n	800aa36 <_strtod_l+0x27e>
 800a940:	2a2d      	cmp	r2, #45	@ 0x2d
 800a942:	d07e      	beq.n	800aa42 <_strtod_l+0x28a>
 800a944:	f04f 0c00 	mov.w	ip, #0
 800a948:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a94c:	2909      	cmp	r1, #9
 800a94e:	f240 8085 	bls.w	800aa5c <_strtod_l+0x2a4>
 800a952:	9419      	str	r4, [sp, #100]	@ 0x64
 800a954:	f04f 0800 	mov.w	r8, #0
 800a958:	e0a5      	b.n	800aaa6 <_strtod_l+0x2ee>
 800a95a:	2300      	movs	r3, #0
 800a95c:	e7c8      	b.n	800a8f0 <_strtod_l+0x138>
 800a95e:	f1b9 0f08 	cmp.w	r9, #8
 800a962:	bfd8      	it	le
 800a964:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800a966:	f100 0001 	add.w	r0, r0, #1
 800a96a:	bfda      	itte	le
 800a96c:	fb02 3301 	mlale	r3, r2, r1, r3
 800a970:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800a972:	fb02 3707 	mlagt	r7, r2, r7, r3
 800a976:	f109 0901 	add.w	r9, r9, #1
 800a97a:	9019      	str	r0, [sp, #100]	@ 0x64
 800a97c:	e7bf      	b.n	800a8fe <_strtod_l+0x146>
 800a97e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a980:	1c5a      	adds	r2, r3, #1
 800a982:	9219      	str	r2, [sp, #100]	@ 0x64
 800a984:	785a      	ldrb	r2, [r3, #1]
 800a986:	f1b9 0f00 	cmp.w	r9, #0
 800a98a:	d03b      	beq.n	800aa04 <_strtod_l+0x24c>
 800a98c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a98e:	464d      	mov	r5, r9
 800a990:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a994:	2b09      	cmp	r3, #9
 800a996:	d912      	bls.n	800a9be <_strtod_l+0x206>
 800a998:	2301      	movs	r3, #1
 800a99a:	e7c2      	b.n	800a922 <_strtod_l+0x16a>
 800a99c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a99e:	1c5a      	adds	r2, r3, #1
 800a9a0:	9219      	str	r2, [sp, #100]	@ 0x64
 800a9a2:	785a      	ldrb	r2, [r3, #1]
 800a9a4:	3001      	adds	r0, #1
 800a9a6:	2a30      	cmp	r2, #48	@ 0x30
 800a9a8:	d0f8      	beq.n	800a99c <_strtod_l+0x1e4>
 800a9aa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a9ae:	2b08      	cmp	r3, #8
 800a9b0:	f200 84d2 	bhi.w	800b358 <_strtod_l+0xba0>
 800a9b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a9b6:	900a      	str	r0, [sp, #40]	@ 0x28
 800a9b8:	2000      	movs	r0, #0
 800a9ba:	930c      	str	r3, [sp, #48]	@ 0x30
 800a9bc:	4605      	mov	r5, r0
 800a9be:	3a30      	subs	r2, #48	@ 0x30
 800a9c0:	f100 0301 	add.w	r3, r0, #1
 800a9c4:	d018      	beq.n	800a9f8 <_strtod_l+0x240>
 800a9c6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a9c8:	4419      	add	r1, r3
 800a9ca:	910a      	str	r1, [sp, #40]	@ 0x28
 800a9cc:	462e      	mov	r6, r5
 800a9ce:	f04f 0e0a 	mov.w	lr, #10
 800a9d2:	1c71      	adds	r1, r6, #1
 800a9d4:	eba1 0c05 	sub.w	ip, r1, r5
 800a9d8:	4563      	cmp	r3, ip
 800a9da:	dc15      	bgt.n	800aa08 <_strtod_l+0x250>
 800a9dc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a9e0:	182b      	adds	r3, r5, r0
 800a9e2:	2b08      	cmp	r3, #8
 800a9e4:	f105 0501 	add.w	r5, r5, #1
 800a9e8:	4405      	add	r5, r0
 800a9ea:	dc1a      	bgt.n	800aa22 <_strtod_l+0x26a>
 800a9ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a9ee:	230a      	movs	r3, #10
 800a9f0:	fb03 2301 	mla	r3, r3, r1, r2
 800a9f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a9fa:	1c51      	adds	r1, r2, #1
 800a9fc:	9119      	str	r1, [sp, #100]	@ 0x64
 800a9fe:	7852      	ldrb	r2, [r2, #1]
 800aa00:	4618      	mov	r0, r3
 800aa02:	e7c5      	b.n	800a990 <_strtod_l+0x1d8>
 800aa04:	4648      	mov	r0, r9
 800aa06:	e7ce      	b.n	800a9a6 <_strtod_l+0x1ee>
 800aa08:	2e08      	cmp	r6, #8
 800aa0a:	dc05      	bgt.n	800aa18 <_strtod_l+0x260>
 800aa0c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800aa0e:	fb0e f606 	mul.w	r6, lr, r6
 800aa12:	960b      	str	r6, [sp, #44]	@ 0x2c
 800aa14:	460e      	mov	r6, r1
 800aa16:	e7dc      	b.n	800a9d2 <_strtod_l+0x21a>
 800aa18:	2910      	cmp	r1, #16
 800aa1a:	bfd8      	it	le
 800aa1c:	fb0e f707 	mulle.w	r7, lr, r7
 800aa20:	e7f8      	b.n	800aa14 <_strtod_l+0x25c>
 800aa22:	2b0f      	cmp	r3, #15
 800aa24:	bfdc      	itt	le
 800aa26:	230a      	movle	r3, #10
 800aa28:	fb03 2707 	mlale	r7, r3, r7, r2
 800aa2c:	e7e3      	b.n	800a9f6 <_strtod_l+0x23e>
 800aa2e:	2300      	movs	r3, #0
 800aa30:	930a      	str	r3, [sp, #40]	@ 0x28
 800aa32:	2301      	movs	r3, #1
 800aa34:	e77a      	b.n	800a92c <_strtod_l+0x174>
 800aa36:	f04f 0c00 	mov.w	ip, #0
 800aa3a:	1ca2      	adds	r2, r4, #2
 800aa3c:	9219      	str	r2, [sp, #100]	@ 0x64
 800aa3e:	78a2      	ldrb	r2, [r4, #2]
 800aa40:	e782      	b.n	800a948 <_strtod_l+0x190>
 800aa42:	f04f 0c01 	mov.w	ip, #1
 800aa46:	e7f8      	b.n	800aa3a <_strtod_l+0x282>
 800aa48:	0800de2c 	.word	0x0800de2c
 800aa4c:	0800dc95 	.word	0x0800dc95
 800aa50:	7ff00000 	.word	0x7ff00000
 800aa54:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aa56:	1c51      	adds	r1, r2, #1
 800aa58:	9119      	str	r1, [sp, #100]	@ 0x64
 800aa5a:	7852      	ldrb	r2, [r2, #1]
 800aa5c:	2a30      	cmp	r2, #48	@ 0x30
 800aa5e:	d0f9      	beq.n	800aa54 <_strtod_l+0x29c>
 800aa60:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800aa64:	2908      	cmp	r1, #8
 800aa66:	f63f af75 	bhi.w	800a954 <_strtod_l+0x19c>
 800aa6a:	3a30      	subs	r2, #48	@ 0x30
 800aa6c:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa6e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aa70:	920f      	str	r2, [sp, #60]	@ 0x3c
 800aa72:	f04f 080a 	mov.w	r8, #10
 800aa76:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aa78:	1c56      	adds	r6, r2, #1
 800aa7a:	9619      	str	r6, [sp, #100]	@ 0x64
 800aa7c:	7852      	ldrb	r2, [r2, #1]
 800aa7e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800aa82:	f1be 0f09 	cmp.w	lr, #9
 800aa86:	d939      	bls.n	800aafc <_strtod_l+0x344>
 800aa88:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800aa8a:	1a76      	subs	r6, r6, r1
 800aa8c:	2e08      	cmp	r6, #8
 800aa8e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800aa92:	dc03      	bgt.n	800aa9c <_strtod_l+0x2e4>
 800aa94:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aa96:	4588      	cmp	r8, r1
 800aa98:	bfa8      	it	ge
 800aa9a:	4688      	movge	r8, r1
 800aa9c:	f1bc 0f00 	cmp.w	ip, #0
 800aaa0:	d001      	beq.n	800aaa6 <_strtod_l+0x2ee>
 800aaa2:	f1c8 0800 	rsb	r8, r8, #0
 800aaa6:	2d00      	cmp	r5, #0
 800aaa8:	d14e      	bne.n	800ab48 <_strtod_l+0x390>
 800aaaa:	9908      	ldr	r1, [sp, #32]
 800aaac:	4308      	orrs	r0, r1
 800aaae:	f47f aebc 	bne.w	800a82a <_strtod_l+0x72>
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	f47f aed4 	bne.w	800a860 <_strtod_l+0xa8>
 800aab8:	2a69      	cmp	r2, #105	@ 0x69
 800aaba:	d028      	beq.n	800ab0e <_strtod_l+0x356>
 800aabc:	dc25      	bgt.n	800ab0a <_strtod_l+0x352>
 800aabe:	2a49      	cmp	r2, #73	@ 0x49
 800aac0:	d025      	beq.n	800ab0e <_strtod_l+0x356>
 800aac2:	2a4e      	cmp	r2, #78	@ 0x4e
 800aac4:	f47f aecc 	bne.w	800a860 <_strtod_l+0xa8>
 800aac8:	499a      	ldr	r1, [pc, #616]	@ (800ad34 <_strtod_l+0x57c>)
 800aaca:	a819      	add	r0, sp, #100	@ 0x64
 800aacc:	f001 feda 	bl	800c884 <__match>
 800aad0:	2800      	cmp	r0, #0
 800aad2:	f43f aec5 	beq.w	800a860 <_strtod_l+0xa8>
 800aad6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aad8:	781b      	ldrb	r3, [r3, #0]
 800aada:	2b28      	cmp	r3, #40	@ 0x28
 800aadc:	d12e      	bne.n	800ab3c <_strtod_l+0x384>
 800aade:	4996      	ldr	r1, [pc, #600]	@ (800ad38 <_strtod_l+0x580>)
 800aae0:	aa1c      	add	r2, sp, #112	@ 0x70
 800aae2:	a819      	add	r0, sp, #100	@ 0x64
 800aae4:	f001 fee2 	bl	800c8ac <__hexnan>
 800aae8:	2805      	cmp	r0, #5
 800aaea:	d127      	bne.n	800ab3c <_strtod_l+0x384>
 800aaec:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800aaee:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800aaf2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800aaf6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800aafa:	e696      	b.n	800a82a <_strtod_l+0x72>
 800aafc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aafe:	fb08 2101 	mla	r1, r8, r1, r2
 800ab02:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ab06:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab08:	e7b5      	b.n	800aa76 <_strtod_l+0x2be>
 800ab0a:	2a6e      	cmp	r2, #110	@ 0x6e
 800ab0c:	e7da      	b.n	800aac4 <_strtod_l+0x30c>
 800ab0e:	498b      	ldr	r1, [pc, #556]	@ (800ad3c <_strtod_l+0x584>)
 800ab10:	a819      	add	r0, sp, #100	@ 0x64
 800ab12:	f001 feb7 	bl	800c884 <__match>
 800ab16:	2800      	cmp	r0, #0
 800ab18:	f43f aea2 	beq.w	800a860 <_strtod_l+0xa8>
 800ab1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ab1e:	4988      	ldr	r1, [pc, #544]	@ (800ad40 <_strtod_l+0x588>)
 800ab20:	3b01      	subs	r3, #1
 800ab22:	a819      	add	r0, sp, #100	@ 0x64
 800ab24:	9319      	str	r3, [sp, #100]	@ 0x64
 800ab26:	f001 fead 	bl	800c884 <__match>
 800ab2a:	b910      	cbnz	r0, 800ab32 <_strtod_l+0x37a>
 800ab2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ab2e:	3301      	adds	r3, #1
 800ab30:	9319      	str	r3, [sp, #100]	@ 0x64
 800ab32:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800ad50 <_strtod_l+0x598>
 800ab36:	f04f 0a00 	mov.w	sl, #0
 800ab3a:	e676      	b.n	800a82a <_strtod_l+0x72>
 800ab3c:	4881      	ldr	r0, [pc, #516]	@ (800ad44 <_strtod_l+0x58c>)
 800ab3e:	f001 fc0f 	bl	800c360 <nan>
 800ab42:	ec5b ab10 	vmov	sl, fp, d0
 800ab46:	e670      	b.n	800a82a <_strtod_l+0x72>
 800ab48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab4a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ab4c:	eba8 0303 	sub.w	r3, r8, r3
 800ab50:	f1b9 0f00 	cmp.w	r9, #0
 800ab54:	bf08      	it	eq
 800ab56:	46a9      	moveq	r9, r5
 800ab58:	2d10      	cmp	r5, #16
 800ab5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab5c:	462c      	mov	r4, r5
 800ab5e:	bfa8      	it	ge
 800ab60:	2410      	movge	r4, #16
 800ab62:	f7f5 fcd7 	bl	8000514 <__aeabi_ui2d>
 800ab66:	2d09      	cmp	r5, #9
 800ab68:	4682      	mov	sl, r0
 800ab6a:	468b      	mov	fp, r1
 800ab6c:	dc13      	bgt.n	800ab96 <_strtod_l+0x3de>
 800ab6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	f43f ae5a 	beq.w	800a82a <_strtod_l+0x72>
 800ab76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab78:	dd78      	ble.n	800ac6c <_strtod_l+0x4b4>
 800ab7a:	2b16      	cmp	r3, #22
 800ab7c:	dc5f      	bgt.n	800ac3e <_strtod_l+0x486>
 800ab7e:	4972      	ldr	r1, [pc, #456]	@ (800ad48 <_strtod_l+0x590>)
 800ab80:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ab84:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab88:	4652      	mov	r2, sl
 800ab8a:	465b      	mov	r3, fp
 800ab8c:	f7f5 fd3c 	bl	8000608 <__aeabi_dmul>
 800ab90:	4682      	mov	sl, r0
 800ab92:	468b      	mov	fp, r1
 800ab94:	e649      	b.n	800a82a <_strtod_l+0x72>
 800ab96:	4b6c      	ldr	r3, [pc, #432]	@ (800ad48 <_strtod_l+0x590>)
 800ab98:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ab9c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800aba0:	f7f5 fd32 	bl	8000608 <__aeabi_dmul>
 800aba4:	4682      	mov	sl, r0
 800aba6:	4638      	mov	r0, r7
 800aba8:	468b      	mov	fp, r1
 800abaa:	f7f5 fcb3 	bl	8000514 <__aeabi_ui2d>
 800abae:	4602      	mov	r2, r0
 800abb0:	460b      	mov	r3, r1
 800abb2:	4650      	mov	r0, sl
 800abb4:	4659      	mov	r1, fp
 800abb6:	f7f5 fb71 	bl	800029c <__adddf3>
 800abba:	2d0f      	cmp	r5, #15
 800abbc:	4682      	mov	sl, r0
 800abbe:	468b      	mov	fp, r1
 800abc0:	ddd5      	ble.n	800ab6e <_strtod_l+0x3b6>
 800abc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abc4:	1b2c      	subs	r4, r5, r4
 800abc6:	441c      	add	r4, r3
 800abc8:	2c00      	cmp	r4, #0
 800abca:	f340 8093 	ble.w	800acf4 <_strtod_l+0x53c>
 800abce:	f014 030f 	ands.w	r3, r4, #15
 800abd2:	d00a      	beq.n	800abea <_strtod_l+0x432>
 800abd4:	495c      	ldr	r1, [pc, #368]	@ (800ad48 <_strtod_l+0x590>)
 800abd6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800abda:	4652      	mov	r2, sl
 800abdc:	465b      	mov	r3, fp
 800abde:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abe2:	f7f5 fd11 	bl	8000608 <__aeabi_dmul>
 800abe6:	4682      	mov	sl, r0
 800abe8:	468b      	mov	fp, r1
 800abea:	f034 040f 	bics.w	r4, r4, #15
 800abee:	d073      	beq.n	800acd8 <_strtod_l+0x520>
 800abf0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800abf4:	dd49      	ble.n	800ac8a <_strtod_l+0x4d2>
 800abf6:	2400      	movs	r4, #0
 800abf8:	46a0      	mov	r8, r4
 800abfa:	940b      	str	r4, [sp, #44]	@ 0x2c
 800abfc:	46a1      	mov	r9, r4
 800abfe:	9a05      	ldr	r2, [sp, #20]
 800ac00:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800ad50 <_strtod_l+0x598>
 800ac04:	2322      	movs	r3, #34	@ 0x22
 800ac06:	6013      	str	r3, [r2, #0]
 800ac08:	f04f 0a00 	mov.w	sl, #0
 800ac0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	f43f ae0b 	beq.w	800a82a <_strtod_l+0x72>
 800ac14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ac16:	9805      	ldr	r0, [sp, #20]
 800ac18:	f001 ff36 	bl	800ca88 <_Bfree>
 800ac1c:	9805      	ldr	r0, [sp, #20]
 800ac1e:	4649      	mov	r1, r9
 800ac20:	f001 ff32 	bl	800ca88 <_Bfree>
 800ac24:	9805      	ldr	r0, [sp, #20]
 800ac26:	4641      	mov	r1, r8
 800ac28:	f001 ff2e 	bl	800ca88 <_Bfree>
 800ac2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ac2e:	9805      	ldr	r0, [sp, #20]
 800ac30:	f001 ff2a 	bl	800ca88 <_Bfree>
 800ac34:	9805      	ldr	r0, [sp, #20]
 800ac36:	4621      	mov	r1, r4
 800ac38:	f001 ff26 	bl	800ca88 <_Bfree>
 800ac3c:	e5f5      	b.n	800a82a <_strtod_l+0x72>
 800ac3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac40:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ac44:	4293      	cmp	r3, r2
 800ac46:	dbbc      	blt.n	800abc2 <_strtod_l+0x40a>
 800ac48:	4c3f      	ldr	r4, [pc, #252]	@ (800ad48 <_strtod_l+0x590>)
 800ac4a:	f1c5 050f 	rsb	r5, r5, #15
 800ac4e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ac52:	4652      	mov	r2, sl
 800ac54:	465b      	mov	r3, fp
 800ac56:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac5a:	f7f5 fcd5 	bl	8000608 <__aeabi_dmul>
 800ac5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac60:	1b5d      	subs	r5, r3, r5
 800ac62:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ac66:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ac6a:	e78f      	b.n	800ab8c <_strtod_l+0x3d4>
 800ac6c:	3316      	adds	r3, #22
 800ac6e:	dba8      	blt.n	800abc2 <_strtod_l+0x40a>
 800ac70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac72:	eba3 0808 	sub.w	r8, r3, r8
 800ac76:	4b34      	ldr	r3, [pc, #208]	@ (800ad48 <_strtod_l+0x590>)
 800ac78:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ac7c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ac80:	4650      	mov	r0, sl
 800ac82:	4659      	mov	r1, fp
 800ac84:	f7f5 fdea 	bl	800085c <__aeabi_ddiv>
 800ac88:	e782      	b.n	800ab90 <_strtod_l+0x3d8>
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	4f2f      	ldr	r7, [pc, #188]	@ (800ad4c <_strtod_l+0x594>)
 800ac8e:	1124      	asrs	r4, r4, #4
 800ac90:	4650      	mov	r0, sl
 800ac92:	4659      	mov	r1, fp
 800ac94:	461e      	mov	r6, r3
 800ac96:	2c01      	cmp	r4, #1
 800ac98:	dc21      	bgt.n	800acde <_strtod_l+0x526>
 800ac9a:	b10b      	cbz	r3, 800aca0 <_strtod_l+0x4e8>
 800ac9c:	4682      	mov	sl, r0
 800ac9e:	468b      	mov	fp, r1
 800aca0:	492a      	ldr	r1, [pc, #168]	@ (800ad4c <_strtod_l+0x594>)
 800aca2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800aca6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800acaa:	4652      	mov	r2, sl
 800acac:	465b      	mov	r3, fp
 800acae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800acb2:	f7f5 fca9 	bl	8000608 <__aeabi_dmul>
 800acb6:	4b26      	ldr	r3, [pc, #152]	@ (800ad50 <_strtod_l+0x598>)
 800acb8:	460a      	mov	r2, r1
 800acba:	400b      	ands	r3, r1
 800acbc:	4925      	ldr	r1, [pc, #148]	@ (800ad54 <_strtod_l+0x59c>)
 800acbe:	428b      	cmp	r3, r1
 800acc0:	4682      	mov	sl, r0
 800acc2:	d898      	bhi.n	800abf6 <_strtod_l+0x43e>
 800acc4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800acc8:	428b      	cmp	r3, r1
 800acca:	bf86      	itte	hi
 800accc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800ad58 <_strtod_l+0x5a0>
 800acd0:	f04f 3aff 	movhi.w	sl, #4294967295
 800acd4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800acd8:	2300      	movs	r3, #0
 800acda:	9308      	str	r3, [sp, #32]
 800acdc:	e076      	b.n	800adcc <_strtod_l+0x614>
 800acde:	07e2      	lsls	r2, r4, #31
 800ace0:	d504      	bpl.n	800acec <_strtod_l+0x534>
 800ace2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ace6:	f7f5 fc8f 	bl	8000608 <__aeabi_dmul>
 800acea:	2301      	movs	r3, #1
 800acec:	3601      	adds	r6, #1
 800acee:	1064      	asrs	r4, r4, #1
 800acf0:	3708      	adds	r7, #8
 800acf2:	e7d0      	b.n	800ac96 <_strtod_l+0x4de>
 800acf4:	d0f0      	beq.n	800acd8 <_strtod_l+0x520>
 800acf6:	4264      	negs	r4, r4
 800acf8:	f014 020f 	ands.w	r2, r4, #15
 800acfc:	d00a      	beq.n	800ad14 <_strtod_l+0x55c>
 800acfe:	4b12      	ldr	r3, [pc, #72]	@ (800ad48 <_strtod_l+0x590>)
 800ad00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad04:	4650      	mov	r0, sl
 800ad06:	4659      	mov	r1, fp
 800ad08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad0c:	f7f5 fda6 	bl	800085c <__aeabi_ddiv>
 800ad10:	4682      	mov	sl, r0
 800ad12:	468b      	mov	fp, r1
 800ad14:	1124      	asrs	r4, r4, #4
 800ad16:	d0df      	beq.n	800acd8 <_strtod_l+0x520>
 800ad18:	2c1f      	cmp	r4, #31
 800ad1a:	dd1f      	ble.n	800ad5c <_strtod_l+0x5a4>
 800ad1c:	2400      	movs	r4, #0
 800ad1e:	46a0      	mov	r8, r4
 800ad20:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ad22:	46a1      	mov	r9, r4
 800ad24:	9a05      	ldr	r2, [sp, #20]
 800ad26:	2322      	movs	r3, #34	@ 0x22
 800ad28:	f04f 0a00 	mov.w	sl, #0
 800ad2c:	f04f 0b00 	mov.w	fp, #0
 800ad30:	6013      	str	r3, [r2, #0]
 800ad32:	e76b      	b.n	800ac0c <_strtod_l+0x454>
 800ad34:	0800dca0 	.word	0x0800dca0
 800ad38:	0800de18 	.word	0x0800de18
 800ad3c:	0800dc97 	.word	0x0800dc97
 800ad40:	0800dc9a 	.word	0x0800dc9a
 800ad44:	0800de15 	.word	0x0800de15
 800ad48:	0800dfa0 	.word	0x0800dfa0
 800ad4c:	0800df78 	.word	0x0800df78
 800ad50:	7ff00000 	.word	0x7ff00000
 800ad54:	7ca00000 	.word	0x7ca00000
 800ad58:	7fefffff 	.word	0x7fefffff
 800ad5c:	f014 0310 	ands.w	r3, r4, #16
 800ad60:	bf18      	it	ne
 800ad62:	236a      	movne	r3, #106	@ 0x6a
 800ad64:	4ea9      	ldr	r6, [pc, #676]	@ (800b00c <_strtod_l+0x854>)
 800ad66:	9308      	str	r3, [sp, #32]
 800ad68:	4650      	mov	r0, sl
 800ad6a:	4659      	mov	r1, fp
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	07e7      	lsls	r7, r4, #31
 800ad70:	d504      	bpl.n	800ad7c <_strtod_l+0x5c4>
 800ad72:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ad76:	f7f5 fc47 	bl	8000608 <__aeabi_dmul>
 800ad7a:	2301      	movs	r3, #1
 800ad7c:	1064      	asrs	r4, r4, #1
 800ad7e:	f106 0608 	add.w	r6, r6, #8
 800ad82:	d1f4      	bne.n	800ad6e <_strtod_l+0x5b6>
 800ad84:	b10b      	cbz	r3, 800ad8a <_strtod_l+0x5d2>
 800ad86:	4682      	mov	sl, r0
 800ad88:	468b      	mov	fp, r1
 800ad8a:	9b08      	ldr	r3, [sp, #32]
 800ad8c:	b1b3      	cbz	r3, 800adbc <_strtod_l+0x604>
 800ad8e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ad92:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	4659      	mov	r1, fp
 800ad9a:	dd0f      	ble.n	800adbc <_strtod_l+0x604>
 800ad9c:	2b1f      	cmp	r3, #31
 800ad9e:	dd56      	ble.n	800ae4e <_strtod_l+0x696>
 800ada0:	2b34      	cmp	r3, #52	@ 0x34
 800ada2:	bfde      	ittt	le
 800ada4:	f04f 33ff 	movle.w	r3, #4294967295
 800ada8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800adac:	4093      	lslle	r3, r2
 800adae:	f04f 0a00 	mov.w	sl, #0
 800adb2:	bfcc      	ite	gt
 800adb4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800adb8:	ea03 0b01 	andle.w	fp, r3, r1
 800adbc:	2200      	movs	r2, #0
 800adbe:	2300      	movs	r3, #0
 800adc0:	4650      	mov	r0, sl
 800adc2:	4659      	mov	r1, fp
 800adc4:	f7f5 fe88 	bl	8000ad8 <__aeabi_dcmpeq>
 800adc8:	2800      	cmp	r0, #0
 800adca:	d1a7      	bne.n	800ad1c <_strtod_l+0x564>
 800adcc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800adce:	9300      	str	r3, [sp, #0]
 800add0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800add2:	9805      	ldr	r0, [sp, #20]
 800add4:	462b      	mov	r3, r5
 800add6:	464a      	mov	r2, r9
 800add8:	f001 febe 	bl	800cb58 <__s2b>
 800addc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800adde:	2800      	cmp	r0, #0
 800ade0:	f43f af09 	beq.w	800abf6 <_strtod_l+0x43e>
 800ade4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ade6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ade8:	2a00      	cmp	r2, #0
 800adea:	eba3 0308 	sub.w	r3, r3, r8
 800adee:	bfa8      	it	ge
 800adf0:	2300      	movge	r3, #0
 800adf2:	9312      	str	r3, [sp, #72]	@ 0x48
 800adf4:	2400      	movs	r4, #0
 800adf6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800adfa:	9316      	str	r3, [sp, #88]	@ 0x58
 800adfc:	46a0      	mov	r8, r4
 800adfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae00:	9805      	ldr	r0, [sp, #20]
 800ae02:	6859      	ldr	r1, [r3, #4]
 800ae04:	f001 fe00 	bl	800ca08 <_Balloc>
 800ae08:	4681      	mov	r9, r0
 800ae0a:	2800      	cmp	r0, #0
 800ae0c:	f43f aef7 	beq.w	800abfe <_strtod_l+0x446>
 800ae10:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae12:	691a      	ldr	r2, [r3, #16]
 800ae14:	3202      	adds	r2, #2
 800ae16:	f103 010c 	add.w	r1, r3, #12
 800ae1a:	0092      	lsls	r2, r2, #2
 800ae1c:	300c      	adds	r0, #12
 800ae1e:	f001 fa8f 	bl	800c340 <memcpy>
 800ae22:	ec4b ab10 	vmov	d0, sl, fp
 800ae26:	9805      	ldr	r0, [sp, #20]
 800ae28:	aa1c      	add	r2, sp, #112	@ 0x70
 800ae2a:	a91b      	add	r1, sp, #108	@ 0x6c
 800ae2c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ae30:	f002 f9c6 	bl	800d1c0 <__d2b>
 800ae34:	901a      	str	r0, [sp, #104]	@ 0x68
 800ae36:	2800      	cmp	r0, #0
 800ae38:	f43f aee1 	beq.w	800abfe <_strtod_l+0x446>
 800ae3c:	9805      	ldr	r0, [sp, #20]
 800ae3e:	2101      	movs	r1, #1
 800ae40:	f001 ff20 	bl	800cc84 <__i2b>
 800ae44:	4680      	mov	r8, r0
 800ae46:	b948      	cbnz	r0, 800ae5c <_strtod_l+0x6a4>
 800ae48:	f04f 0800 	mov.w	r8, #0
 800ae4c:	e6d7      	b.n	800abfe <_strtod_l+0x446>
 800ae4e:	f04f 32ff 	mov.w	r2, #4294967295
 800ae52:	fa02 f303 	lsl.w	r3, r2, r3
 800ae56:	ea03 0a0a 	and.w	sl, r3, sl
 800ae5a:	e7af      	b.n	800adbc <_strtod_l+0x604>
 800ae5c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ae5e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ae60:	2d00      	cmp	r5, #0
 800ae62:	bfab      	itete	ge
 800ae64:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ae66:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ae68:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ae6a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ae6c:	bfac      	ite	ge
 800ae6e:	18ef      	addge	r7, r5, r3
 800ae70:	1b5e      	sublt	r6, r3, r5
 800ae72:	9b08      	ldr	r3, [sp, #32]
 800ae74:	1aed      	subs	r5, r5, r3
 800ae76:	4415      	add	r5, r2
 800ae78:	4b65      	ldr	r3, [pc, #404]	@ (800b010 <_strtod_l+0x858>)
 800ae7a:	3d01      	subs	r5, #1
 800ae7c:	429d      	cmp	r5, r3
 800ae7e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ae82:	da50      	bge.n	800af26 <_strtod_l+0x76e>
 800ae84:	1b5b      	subs	r3, r3, r5
 800ae86:	2b1f      	cmp	r3, #31
 800ae88:	eba2 0203 	sub.w	r2, r2, r3
 800ae8c:	f04f 0101 	mov.w	r1, #1
 800ae90:	dc3d      	bgt.n	800af0e <_strtod_l+0x756>
 800ae92:	fa01 f303 	lsl.w	r3, r1, r3
 800ae96:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ae98:	2300      	movs	r3, #0
 800ae9a:	9310      	str	r3, [sp, #64]	@ 0x40
 800ae9c:	18bd      	adds	r5, r7, r2
 800ae9e:	9b08      	ldr	r3, [sp, #32]
 800aea0:	42af      	cmp	r7, r5
 800aea2:	4416      	add	r6, r2
 800aea4:	441e      	add	r6, r3
 800aea6:	463b      	mov	r3, r7
 800aea8:	bfa8      	it	ge
 800aeaa:	462b      	movge	r3, r5
 800aeac:	42b3      	cmp	r3, r6
 800aeae:	bfa8      	it	ge
 800aeb0:	4633      	movge	r3, r6
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	bfc2      	ittt	gt
 800aeb6:	1aed      	subgt	r5, r5, r3
 800aeb8:	1af6      	subgt	r6, r6, r3
 800aeba:	1aff      	subgt	r7, r7, r3
 800aebc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	dd16      	ble.n	800aef0 <_strtod_l+0x738>
 800aec2:	4641      	mov	r1, r8
 800aec4:	9805      	ldr	r0, [sp, #20]
 800aec6:	461a      	mov	r2, r3
 800aec8:	f001 ff94 	bl	800cdf4 <__pow5mult>
 800aecc:	4680      	mov	r8, r0
 800aece:	2800      	cmp	r0, #0
 800aed0:	d0ba      	beq.n	800ae48 <_strtod_l+0x690>
 800aed2:	4601      	mov	r1, r0
 800aed4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800aed6:	9805      	ldr	r0, [sp, #20]
 800aed8:	f001 feea 	bl	800ccb0 <__multiply>
 800aedc:	900a      	str	r0, [sp, #40]	@ 0x28
 800aede:	2800      	cmp	r0, #0
 800aee0:	f43f ae8d 	beq.w	800abfe <_strtod_l+0x446>
 800aee4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aee6:	9805      	ldr	r0, [sp, #20]
 800aee8:	f001 fdce 	bl	800ca88 <_Bfree>
 800aeec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aeee:	931a      	str	r3, [sp, #104]	@ 0x68
 800aef0:	2d00      	cmp	r5, #0
 800aef2:	dc1d      	bgt.n	800af30 <_strtod_l+0x778>
 800aef4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	dd23      	ble.n	800af42 <_strtod_l+0x78a>
 800aefa:	4649      	mov	r1, r9
 800aefc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800aefe:	9805      	ldr	r0, [sp, #20]
 800af00:	f001 ff78 	bl	800cdf4 <__pow5mult>
 800af04:	4681      	mov	r9, r0
 800af06:	b9e0      	cbnz	r0, 800af42 <_strtod_l+0x78a>
 800af08:	f04f 0900 	mov.w	r9, #0
 800af0c:	e677      	b.n	800abfe <_strtod_l+0x446>
 800af0e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800af12:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800af16:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800af1a:	35e2      	adds	r5, #226	@ 0xe2
 800af1c:	fa01 f305 	lsl.w	r3, r1, r5
 800af20:	9310      	str	r3, [sp, #64]	@ 0x40
 800af22:	9113      	str	r1, [sp, #76]	@ 0x4c
 800af24:	e7ba      	b.n	800ae9c <_strtod_l+0x6e4>
 800af26:	2300      	movs	r3, #0
 800af28:	9310      	str	r3, [sp, #64]	@ 0x40
 800af2a:	2301      	movs	r3, #1
 800af2c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800af2e:	e7b5      	b.n	800ae9c <_strtod_l+0x6e4>
 800af30:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800af32:	9805      	ldr	r0, [sp, #20]
 800af34:	462a      	mov	r2, r5
 800af36:	f001 ffb7 	bl	800cea8 <__lshift>
 800af3a:	901a      	str	r0, [sp, #104]	@ 0x68
 800af3c:	2800      	cmp	r0, #0
 800af3e:	d1d9      	bne.n	800aef4 <_strtod_l+0x73c>
 800af40:	e65d      	b.n	800abfe <_strtod_l+0x446>
 800af42:	2e00      	cmp	r6, #0
 800af44:	dd07      	ble.n	800af56 <_strtod_l+0x79e>
 800af46:	4649      	mov	r1, r9
 800af48:	9805      	ldr	r0, [sp, #20]
 800af4a:	4632      	mov	r2, r6
 800af4c:	f001 ffac 	bl	800cea8 <__lshift>
 800af50:	4681      	mov	r9, r0
 800af52:	2800      	cmp	r0, #0
 800af54:	d0d8      	beq.n	800af08 <_strtod_l+0x750>
 800af56:	2f00      	cmp	r7, #0
 800af58:	dd08      	ble.n	800af6c <_strtod_l+0x7b4>
 800af5a:	4641      	mov	r1, r8
 800af5c:	9805      	ldr	r0, [sp, #20]
 800af5e:	463a      	mov	r2, r7
 800af60:	f001 ffa2 	bl	800cea8 <__lshift>
 800af64:	4680      	mov	r8, r0
 800af66:	2800      	cmp	r0, #0
 800af68:	f43f ae49 	beq.w	800abfe <_strtod_l+0x446>
 800af6c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800af6e:	9805      	ldr	r0, [sp, #20]
 800af70:	464a      	mov	r2, r9
 800af72:	f002 f821 	bl	800cfb8 <__mdiff>
 800af76:	4604      	mov	r4, r0
 800af78:	2800      	cmp	r0, #0
 800af7a:	f43f ae40 	beq.w	800abfe <_strtod_l+0x446>
 800af7e:	68c3      	ldr	r3, [r0, #12]
 800af80:	930f      	str	r3, [sp, #60]	@ 0x3c
 800af82:	2300      	movs	r3, #0
 800af84:	60c3      	str	r3, [r0, #12]
 800af86:	4641      	mov	r1, r8
 800af88:	f001 fffa 	bl	800cf80 <__mcmp>
 800af8c:	2800      	cmp	r0, #0
 800af8e:	da45      	bge.n	800b01c <_strtod_l+0x864>
 800af90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af92:	ea53 030a 	orrs.w	r3, r3, sl
 800af96:	d16b      	bne.n	800b070 <_strtod_l+0x8b8>
 800af98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d167      	bne.n	800b070 <_strtod_l+0x8b8>
 800afa0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800afa4:	0d1b      	lsrs	r3, r3, #20
 800afa6:	051b      	lsls	r3, r3, #20
 800afa8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800afac:	d960      	bls.n	800b070 <_strtod_l+0x8b8>
 800afae:	6963      	ldr	r3, [r4, #20]
 800afb0:	b913      	cbnz	r3, 800afb8 <_strtod_l+0x800>
 800afb2:	6923      	ldr	r3, [r4, #16]
 800afb4:	2b01      	cmp	r3, #1
 800afb6:	dd5b      	ble.n	800b070 <_strtod_l+0x8b8>
 800afb8:	4621      	mov	r1, r4
 800afba:	2201      	movs	r2, #1
 800afbc:	9805      	ldr	r0, [sp, #20]
 800afbe:	f001 ff73 	bl	800cea8 <__lshift>
 800afc2:	4641      	mov	r1, r8
 800afc4:	4604      	mov	r4, r0
 800afc6:	f001 ffdb 	bl	800cf80 <__mcmp>
 800afca:	2800      	cmp	r0, #0
 800afcc:	dd50      	ble.n	800b070 <_strtod_l+0x8b8>
 800afce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800afd2:	9a08      	ldr	r2, [sp, #32]
 800afd4:	0d1b      	lsrs	r3, r3, #20
 800afd6:	051b      	lsls	r3, r3, #20
 800afd8:	2a00      	cmp	r2, #0
 800afda:	d06a      	beq.n	800b0b2 <_strtod_l+0x8fa>
 800afdc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800afe0:	d867      	bhi.n	800b0b2 <_strtod_l+0x8fa>
 800afe2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800afe6:	f67f ae9d 	bls.w	800ad24 <_strtod_l+0x56c>
 800afea:	4b0a      	ldr	r3, [pc, #40]	@ (800b014 <_strtod_l+0x85c>)
 800afec:	4650      	mov	r0, sl
 800afee:	4659      	mov	r1, fp
 800aff0:	2200      	movs	r2, #0
 800aff2:	f7f5 fb09 	bl	8000608 <__aeabi_dmul>
 800aff6:	4b08      	ldr	r3, [pc, #32]	@ (800b018 <_strtod_l+0x860>)
 800aff8:	400b      	ands	r3, r1
 800affa:	4682      	mov	sl, r0
 800affc:	468b      	mov	fp, r1
 800affe:	2b00      	cmp	r3, #0
 800b000:	f47f ae08 	bne.w	800ac14 <_strtod_l+0x45c>
 800b004:	9a05      	ldr	r2, [sp, #20]
 800b006:	2322      	movs	r3, #34	@ 0x22
 800b008:	6013      	str	r3, [r2, #0]
 800b00a:	e603      	b.n	800ac14 <_strtod_l+0x45c>
 800b00c:	0800de40 	.word	0x0800de40
 800b010:	fffffc02 	.word	0xfffffc02
 800b014:	39500000 	.word	0x39500000
 800b018:	7ff00000 	.word	0x7ff00000
 800b01c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b020:	d165      	bne.n	800b0ee <_strtod_l+0x936>
 800b022:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b024:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b028:	b35a      	cbz	r2, 800b082 <_strtod_l+0x8ca>
 800b02a:	4a9f      	ldr	r2, [pc, #636]	@ (800b2a8 <_strtod_l+0xaf0>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d12b      	bne.n	800b088 <_strtod_l+0x8d0>
 800b030:	9b08      	ldr	r3, [sp, #32]
 800b032:	4651      	mov	r1, sl
 800b034:	b303      	cbz	r3, 800b078 <_strtod_l+0x8c0>
 800b036:	4b9d      	ldr	r3, [pc, #628]	@ (800b2ac <_strtod_l+0xaf4>)
 800b038:	465a      	mov	r2, fp
 800b03a:	4013      	ands	r3, r2
 800b03c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b040:	f04f 32ff 	mov.w	r2, #4294967295
 800b044:	d81b      	bhi.n	800b07e <_strtod_l+0x8c6>
 800b046:	0d1b      	lsrs	r3, r3, #20
 800b048:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b04c:	fa02 f303 	lsl.w	r3, r2, r3
 800b050:	4299      	cmp	r1, r3
 800b052:	d119      	bne.n	800b088 <_strtod_l+0x8d0>
 800b054:	4b96      	ldr	r3, [pc, #600]	@ (800b2b0 <_strtod_l+0xaf8>)
 800b056:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b058:	429a      	cmp	r2, r3
 800b05a:	d102      	bne.n	800b062 <_strtod_l+0x8aa>
 800b05c:	3101      	adds	r1, #1
 800b05e:	f43f adce 	beq.w	800abfe <_strtod_l+0x446>
 800b062:	4b92      	ldr	r3, [pc, #584]	@ (800b2ac <_strtod_l+0xaf4>)
 800b064:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b066:	401a      	ands	r2, r3
 800b068:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b06c:	f04f 0a00 	mov.w	sl, #0
 800b070:	9b08      	ldr	r3, [sp, #32]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d1b9      	bne.n	800afea <_strtod_l+0x832>
 800b076:	e5cd      	b.n	800ac14 <_strtod_l+0x45c>
 800b078:	f04f 33ff 	mov.w	r3, #4294967295
 800b07c:	e7e8      	b.n	800b050 <_strtod_l+0x898>
 800b07e:	4613      	mov	r3, r2
 800b080:	e7e6      	b.n	800b050 <_strtod_l+0x898>
 800b082:	ea53 030a 	orrs.w	r3, r3, sl
 800b086:	d0a2      	beq.n	800afce <_strtod_l+0x816>
 800b088:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b08a:	b1db      	cbz	r3, 800b0c4 <_strtod_l+0x90c>
 800b08c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b08e:	4213      	tst	r3, r2
 800b090:	d0ee      	beq.n	800b070 <_strtod_l+0x8b8>
 800b092:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b094:	9a08      	ldr	r2, [sp, #32]
 800b096:	4650      	mov	r0, sl
 800b098:	4659      	mov	r1, fp
 800b09a:	b1bb      	cbz	r3, 800b0cc <_strtod_l+0x914>
 800b09c:	f7ff fb6e 	bl	800a77c <sulp>
 800b0a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b0a4:	ec53 2b10 	vmov	r2, r3, d0
 800b0a8:	f7f5 f8f8 	bl	800029c <__adddf3>
 800b0ac:	4682      	mov	sl, r0
 800b0ae:	468b      	mov	fp, r1
 800b0b0:	e7de      	b.n	800b070 <_strtod_l+0x8b8>
 800b0b2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b0b6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b0ba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b0be:	f04f 3aff 	mov.w	sl, #4294967295
 800b0c2:	e7d5      	b.n	800b070 <_strtod_l+0x8b8>
 800b0c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b0c6:	ea13 0f0a 	tst.w	r3, sl
 800b0ca:	e7e1      	b.n	800b090 <_strtod_l+0x8d8>
 800b0cc:	f7ff fb56 	bl	800a77c <sulp>
 800b0d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b0d4:	ec53 2b10 	vmov	r2, r3, d0
 800b0d8:	f7f5 f8de 	bl	8000298 <__aeabi_dsub>
 800b0dc:	2200      	movs	r2, #0
 800b0de:	2300      	movs	r3, #0
 800b0e0:	4682      	mov	sl, r0
 800b0e2:	468b      	mov	fp, r1
 800b0e4:	f7f5 fcf8 	bl	8000ad8 <__aeabi_dcmpeq>
 800b0e8:	2800      	cmp	r0, #0
 800b0ea:	d0c1      	beq.n	800b070 <_strtod_l+0x8b8>
 800b0ec:	e61a      	b.n	800ad24 <_strtod_l+0x56c>
 800b0ee:	4641      	mov	r1, r8
 800b0f0:	4620      	mov	r0, r4
 800b0f2:	f002 f8bd 	bl	800d270 <__ratio>
 800b0f6:	ec57 6b10 	vmov	r6, r7, d0
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b100:	4630      	mov	r0, r6
 800b102:	4639      	mov	r1, r7
 800b104:	f7f5 fcfc 	bl	8000b00 <__aeabi_dcmple>
 800b108:	2800      	cmp	r0, #0
 800b10a:	d06f      	beq.n	800b1ec <_strtod_l+0xa34>
 800b10c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d17a      	bne.n	800b208 <_strtod_l+0xa50>
 800b112:	f1ba 0f00 	cmp.w	sl, #0
 800b116:	d158      	bne.n	800b1ca <_strtod_l+0xa12>
 800b118:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b11a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d15a      	bne.n	800b1d8 <_strtod_l+0xa20>
 800b122:	4b64      	ldr	r3, [pc, #400]	@ (800b2b4 <_strtod_l+0xafc>)
 800b124:	2200      	movs	r2, #0
 800b126:	4630      	mov	r0, r6
 800b128:	4639      	mov	r1, r7
 800b12a:	f7f5 fcdf 	bl	8000aec <__aeabi_dcmplt>
 800b12e:	2800      	cmp	r0, #0
 800b130:	d159      	bne.n	800b1e6 <_strtod_l+0xa2e>
 800b132:	4630      	mov	r0, r6
 800b134:	4639      	mov	r1, r7
 800b136:	4b60      	ldr	r3, [pc, #384]	@ (800b2b8 <_strtod_l+0xb00>)
 800b138:	2200      	movs	r2, #0
 800b13a:	f7f5 fa65 	bl	8000608 <__aeabi_dmul>
 800b13e:	4606      	mov	r6, r0
 800b140:	460f      	mov	r7, r1
 800b142:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b146:	9606      	str	r6, [sp, #24]
 800b148:	9307      	str	r3, [sp, #28]
 800b14a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b14e:	4d57      	ldr	r5, [pc, #348]	@ (800b2ac <_strtod_l+0xaf4>)
 800b150:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b154:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b156:	401d      	ands	r5, r3
 800b158:	4b58      	ldr	r3, [pc, #352]	@ (800b2bc <_strtod_l+0xb04>)
 800b15a:	429d      	cmp	r5, r3
 800b15c:	f040 80b2 	bne.w	800b2c4 <_strtod_l+0xb0c>
 800b160:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b162:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b166:	ec4b ab10 	vmov	d0, sl, fp
 800b16a:	f001 ffb9 	bl	800d0e0 <__ulp>
 800b16e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b172:	ec51 0b10 	vmov	r0, r1, d0
 800b176:	f7f5 fa47 	bl	8000608 <__aeabi_dmul>
 800b17a:	4652      	mov	r2, sl
 800b17c:	465b      	mov	r3, fp
 800b17e:	f7f5 f88d 	bl	800029c <__adddf3>
 800b182:	460b      	mov	r3, r1
 800b184:	4949      	ldr	r1, [pc, #292]	@ (800b2ac <_strtod_l+0xaf4>)
 800b186:	4a4e      	ldr	r2, [pc, #312]	@ (800b2c0 <_strtod_l+0xb08>)
 800b188:	4019      	ands	r1, r3
 800b18a:	4291      	cmp	r1, r2
 800b18c:	4682      	mov	sl, r0
 800b18e:	d942      	bls.n	800b216 <_strtod_l+0xa5e>
 800b190:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b192:	4b47      	ldr	r3, [pc, #284]	@ (800b2b0 <_strtod_l+0xaf8>)
 800b194:	429a      	cmp	r2, r3
 800b196:	d103      	bne.n	800b1a0 <_strtod_l+0x9e8>
 800b198:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b19a:	3301      	adds	r3, #1
 800b19c:	f43f ad2f 	beq.w	800abfe <_strtod_l+0x446>
 800b1a0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b2b0 <_strtod_l+0xaf8>
 800b1a4:	f04f 3aff 	mov.w	sl, #4294967295
 800b1a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b1aa:	9805      	ldr	r0, [sp, #20]
 800b1ac:	f001 fc6c 	bl	800ca88 <_Bfree>
 800b1b0:	9805      	ldr	r0, [sp, #20]
 800b1b2:	4649      	mov	r1, r9
 800b1b4:	f001 fc68 	bl	800ca88 <_Bfree>
 800b1b8:	9805      	ldr	r0, [sp, #20]
 800b1ba:	4641      	mov	r1, r8
 800b1bc:	f001 fc64 	bl	800ca88 <_Bfree>
 800b1c0:	9805      	ldr	r0, [sp, #20]
 800b1c2:	4621      	mov	r1, r4
 800b1c4:	f001 fc60 	bl	800ca88 <_Bfree>
 800b1c8:	e619      	b.n	800adfe <_strtod_l+0x646>
 800b1ca:	f1ba 0f01 	cmp.w	sl, #1
 800b1ce:	d103      	bne.n	800b1d8 <_strtod_l+0xa20>
 800b1d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	f43f ada6 	beq.w	800ad24 <_strtod_l+0x56c>
 800b1d8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b288 <_strtod_l+0xad0>
 800b1dc:	4f35      	ldr	r7, [pc, #212]	@ (800b2b4 <_strtod_l+0xafc>)
 800b1de:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b1e2:	2600      	movs	r6, #0
 800b1e4:	e7b1      	b.n	800b14a <_strtod_l+0x992>
 800b1e6:	4f34      	ldr	r7, [pc, #208]	@ (800b2b8 <_strtod_l+0xb00>)
 800b1e8:	2600      	movs	r6, #0
 800b1ea:	e7aa      	b.n	800b142 <_strtod_l+0x98a>
 800b1ec:	4b32      	ldr	r3, [pc, #200]	@ (800b2b8 <_strtod_l+0xb00>)
 800b1ee:	4630      	mov	r0, r6
 800b1f0:	4639      	mov	r1, r7
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	f7f5 fa08 	bl	8000608 <__aeabi_dmul>
 800b1f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1fa:	4606      	mov	r6, r0
 800b1fc:	460f      	mov	r7, r1
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d09f      	beq.n	800b142 <_strtod_l+0x98a>
 800b202:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b206:	e7a0      	b.n	800b14a <_strtod_l+0x992>
 800b208:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b290 <_strtod_l+0xad8>
 800b20c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b210:	ec57 6b17 	vmov	r6, r7, d7
 800b214:	e799      	b.n	800b14a <_strtod_l+0x992>
 800b216:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b21a:	9b08      	ldr	r3, [sp, #32]
 800b21c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b220:	2b00      	cmp	r3, #0
 800b222:	d1c1      	bne.n	800b1a8 <_strtod_l+0x9f0>
 800b224:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b228:	0d1b      	lsrs	r3, r3, #20
 800b22a:	051b      	lsls	r3, r3, #20
 800b22c:	429d      	cmp	r5, r3
 800b22e:	d1bb      	bne.n	800b1a8 <_strtod_l+0x9f0>
 800b230:	4630      	mov	r0, r6
 800b232:	4639      	mov	r1, r7
 800b234:	f7f5 fd48 	bl	8000cc8 <__aeabi_d2lz>
 800b238:	f7f5 f9b8 	bl	80005ac <__aeabi_l2d>
 800b23c:	4602      	mov	r2, r0
 800b23e:	460b      	mov	r3, r1
 800b240:	4630      	mov	r0, r6
 800b242:	4639      	mov	r1, r7
 800b244:	f7f5 f828 	bl	8000298 <__aeabi_dsub>
 800b248:	460b      	mov	r3, r1
 800b24a:	4602      	mov	r2, r0
 800b24c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b250:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b254:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b256:	ea46 060a 	orr.w	r6, r6, sl
 800b25a:	431e      	orrs	r6, r3
 800b25c:	d06f      	beq.n	800b33e <_strtod_l+0xb86>
 800b25e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b298 <_strtod_l+0xae0>)
 800b260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b264:	f7f5 fc42 	bl	8000aec <__aeabi_dcmplt>
 800b268:	2800      	cmp	r0, #0
 800b26a:	f47f acd3 	bne.w	800ac14 <_strtod_l+0x45c>
 800b26e:	a30c      	add	r3, pc, #48	@ (adr r3, 800b2a0 <_strtod_l+0xae8>)
 800b270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b274:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b278:	f7f5 fc56 	bl	8000b28 <__aeabi_dcmpgt>
 800b27c:	2800      	cmp	r0, #0
 800b27e:	d093      	beq.n	800b1a8 <_strtod_l+0x9f0>
 800b280:	e4c8      	b.n	800ac14 <_strtod_l+0x45c>
 800b282:	bf00      	nop
 800b284:	f3af 8000 	nop.w
 800b288:	00000000 	.word	0x00000000
 800b28c:	bff00000 	.word	0xbff00000
 800b290:	00000000 	.word	0x00000000
 800b294:	3ff00000 	.word	0x3ff00000
 800b298:	94a03595 	.word	0x94a03595
 800b29c:	3fdfffff 	.word	0x3fdfffff
 800b2a0:	35afe535 	.word	0x35afe535
 800b2a4:	3fe00000 	.word	0x3fe00000
 800b2a8:	000fffff 	.word	0x000fffff
 800b2ac:	7ff00000 	.word	0x7ff00000
 800b2b0:	7fefffff 	.word	0x7fefffff
 800b2b4:	3ff00000 	.word	0x3ff00000
 800b2b8:	3fe00000 	.word	0x3fe00000
 800b2bc:	7fe00000 	.word	0x7fe00000
 800b2c0:	7c9fffff 	.word	0x7c9fffff
 800b2c4:	9b08      	ldr	r3, [sp, #32]
 800b2c6:	b323      	cbz	r3, 800b312 <_strtod_l+0xb5a>
 800b2c8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b2cc:	d821      	bhi.n	800b312 <_strtod_l+0xb5a>
 800b2ce:	a328      	add	r3, pc, #160	@ (adr r3, 800b370 <_strtod_l+0xbb8>)
 800b2d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d4:	4630      	mov	r0, r6
 800b2d6:	4639      	mov	r1, r7
 800b2d8:	f7f5 fc12 	bl	8000b00 <__aeabi_dcmple>
 800b2dc:	b1a0      	cbz	r0, 800b308 <_strtod_l+0xb50>
 800b2de:	4639      	mov	r1, r7
 800b2e0:	4630      	mov	r0, r6
 800b2e2:	f7f5 fc69 	bl	8000bb8 <__aeabi_d2uiz>
 800b2e6:	2801      	cmp	r0, #1
 800b2e8:	bf38      	it	cc
 800b2ea:	2001      	movcc	r0, #1
 800b2ec:	f7f5 f912 	bl	8000514 <__aeabi_ui2d>
 800b2f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2f2:	4606      	mov	r6, r0
 800b2f4:	460f      	mov	r7, r1
 800b2f6:	b9fb      	cbnz	r3, 800b338 <_strtod_l+0xb80>
 800b2f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b2fc:	9014      	str	r0, [sp, #80]	@ 0x50
 800b2fe:	9315      	str	r3, [sp, #84]	@ 0x54
 800b300:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b304:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b308:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b30a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b30e:	1b5b      	subs	r3, r3, r5
 800b310:	9311      	str	r3, [sp, #68]	@ 0x44
 800b312:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b316:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b31a:	f001 fee1 	bl	800d0e0 <__ulp>
 800b31e:	4650      	mov	r0, sl
 800b320:	ec53 2b10 	vmov	r2, r3, d0
 800b324:	4659      	mov	r1, fp
 800b326:	f7f5 f96f 	bl	8000608 <__aeabi_dmul>
 800b32a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b32e:	f7f4 ffb5 	bl	800029c <__adddf3>
 800b332:	4682      	mov	sl, r0
 800b334:	468b      	mov	fp, r1
 800b336:	e770      	b.n	800b21a <_strtod_l+0xa62>
 800b338:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b33c:	e7e0      	b.n	800b300 <_strtod_l+0xb48>
 800b33e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b378 <_strtod_l+0xbc0>)
 800b340:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b344:	f7f5 fbd2 	bl	8000aec <__aeabi_dcmplt>
 800b348:	e798      	b.n	800b27c <_strtod_l+0xac4>
 800b34a:	2300      	movs	r3, #0
 800b34c:	930e      	str	r3, [sp, #56]	@ 0x38
 800b34e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b350:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b352:	6013      	str	r3, [r2, #0]
 800b354:	f7ff ba6d 	b.w	800a832 <_strtod_l+0x7a>
 800b358:	2a65      	cmp	r2, #101	@ 0x65
 800b35a:	f43f ab68 	beq.w	800aa2e <_strtod_l+0x276>
 800b35e:	2a45      	cmp	r2, #69	@ 0x45
 800b360:	f43f ab65 	beq.w	800aa2e <_strtod_l+0x276>
 800b364:	2301      	movs	r3, #1
 800b366:	f7ff bba0 	b.w	800aaaa <_strtod_l+0x2f2>
 800b36a:	bf00      	nop
 800b36c:	f3af 8000 	nop.w
 800b370:	ffc00000 	.word	0xffc00000
 800b374:	41dfffff 	.word	0x41dfffff
 800b378:	94a03595 	.word	0x94a03595
 800b37c:	3fcfffff 	.word	0x3fcfffff

0800b380 <_strtod_r>:
 800b380:	4b01      	ldr	r3, [pc, #4]	@ (800b388 <_strtod_r+0x8>)
 800b382:	f7ff ba19 	b.w	800a7b8 <_strtod_l>
 800b386:	bf00      	nop
 800b388:	20000110 	.word	0x20000110

0800b38c <_strtol_l.isra.0>:
 800b38c:	2b24      	cmp	r3, #36	@ 0x24
 800b38e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b392:	4686      	mov	lr, r0
 800b394:	4690      	mov	r8, r2
 800b396:	d801      	bhi.n	800b39c <_strtol_l.isra.0+0x10>
 800b398:	2b01      	cmp	r3, #1
 800b39a:	d106      	bne.n	800b3aa <_strtol_l.isra.0+0x1e>
 800b39c:	f7ff f8c2 	bl	800a524 <__errno>
 800b3a0:	2316      	movs	r3, #22
 800b3a2:	6003      	str	r3, [r0, #0]
 800b3a4:	2000      	movs	r0, #0
 800b3a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3aa:	4834      	ldr	r0, [pc, #208]	@ (800b47c <_strtol_l.isra.0+0xf0>)
 800b3ac:	460d      	mov	r5, r1
 800b3ae:	462a      	mov	r2, r5
 800b3b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b3b4:	5d06      	ldrb	r6, [r0, r4]
 800b3b6:	f016 0608 	ands.w	r6, r6, #8
 800b3ba:	d1f8      	bne.n	800b3ae <_strtol_l.isra.0+0x22>
 800b3bc:	2c2d      	cmp	r4, #45	@ 0x2d
 800b3be:	d110      	bne.n	800b3e2 <_strtol_l.isra.0+0x56>
 800b3c0:	782c      	ldrb	r4, [r5, #0]
 800b3c2:	2601      	movs	r6, #1
 800b3c4:	1c95      	adds	r5, r2, #2
 800b3c6:	f033 0210 	bics.w	r2, r3, #16
 800b3ca:	d115      	bne.n	800b3f8 <_strtol_l.isra.0+0x6c>
 800b3cc:	2c30      	cmp	r4, #48	@ 0x30
 800b3ce:	d10d      	bne.n	800b3ec <_strtol_l.isra.0+0x60>
 800b3d0:	782a      	ldrb	r2, [r5, #0]
 800b3d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b3d6:	2a58      	cmp	r2, #88	@ 0x58
 800b3d8:	d108      	bne.n	800b3ec <_strtol_l.isra.0+0x60>
 800b3da:	786c      	ldrb	r4, [r5, #1]
 800b3dc:	3502      	adds	r5, #2
 800b3de:	2310      	movs	r3, #16
 800b3e0:	e00a      	b.n	800b3f8 <_strtol_l.isra.0+0x6c>
 800b3e2:	2c2b      	cmp	r4, #43	@ 0x2b
 800b3e4:	bf04      	itt	eq
 800b3e6:	782c      	ldrbeq	r4, [r5, #0]
 800b3e8:	1c95      	addeq	r5, r2, #2
 800b3ea:	e7ec      	b.n	800b3c6 <_strtol_l.isra.0+0x3a>
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d1f6      	bne.n	800b3de <_strtol_l.isra.0+0x52>
 800b3f0:	2c30      	cmp	r4, #48	@ 0x30
 800b3f2:	bf14      	ite	ne
 800b3f4:	230a      	movne	r3, #10
 800b3f6:	2308      	moveq	r3, #8
 800b3f8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b3fc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b400:	2200      	movs	r2, #0
 800b402:	fbbc f9f3 	udiv	r9, ip, r3
 800b406:	4610      	mov	r0, r2
 800b408:	fb03 ca19 	mls	sl, r3, r9, ip
 800b40c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b410:	2f09      	cmp	r7, #9
 800b412:	d80f      	bhi.n	800b434 <_strtol_l.isra.0+0xa8>
 800b414:	463c      	mov	r4, r7
 800b416:	42a3      	cmp	r3, r4
 800b418:	dd1b      	ble.n	800b452 <_strtol_l.isra.0+0xc6>
 800b41a:	1c57      	adds	r7, r2, #1
 800b41c:	d007      	beq.n	800b42e <_strtol_l.isra.0+0xa2>
 800b41e:	4581      	cmp	r9, r0
 800b420:	d314      	bcc.n	800b44c <_strtol_l.isra.0+0xc0>
 800b422:	d101      	bne.n	800b428 <_strtol_l.isra.0+0x9c>
 800b424:	45a2      	cmp	sl, r4
 800b426:	db11      	blt.n	800b44c <_strtol_l.isra.0+0xc0>
 800b428:	fb00 4003 	mla	r0, r0, r3, r4
 800b42c:	2201      	movs	r2, #1
 800b42e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b432:	e7eb      	b.n	800b40c <_strtol_l.isra.0+0x80>
 800b434:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b438:	2f19      	cmp	r7, #25
 800b43a:	d801      	bhi.n	800b440 <_strtol_l.isra.0+0xb4>
 800b43c:	3c37      	subs	r4, #55	@ 0x37
 800b43e:	e7ea      	b.n	800b416 <_strtol_l.isra.0+0x8a>
 800b440:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b444:	2f19      	cmp	r7, #25
 800b446:	d804      	bhi.n	800b452 <_strtol_l.isra.0+0xc6>
 800b448:	3c57      	subs	r4, #87	@ 0x57
 800b44a:	e7e4      	b.n	800b416 <_strtol_l.isra.0+0x8a>
 800b44c:	f04f 32ff 	mov.w	r2, #4294967295
 800b450:	e7ed      	b.n	800b42e <_strtol_l.isra.0+0xa2>
 800b452:	1c53      	adds	r3, r2, #1
 800b454:	d108      	bne.n	800b468 <_strtol_l.isra.0+0xdc>
 800b456:	2322      	movs	r3, #34	@ 0x22
 800b458:	f8ce 3000 	str.w	r3, [lr]
 800b45c:	4660      	mov	r0, ip
 800b45e:	f1b8 0f00 	cmp.w	r8, #0
 800b462:	d0a0      	beq.n	800b3a6 <_strtol_l.isra.0+0x1a>
 800b464:	1e69      	subs	r1, r5, #1
 800b466:	e006      	b.n	800b476 <_strtol_l.isra.0+0xea>
 800b468:	b106      	cbz	r6, 800b46c <_strtol_l.isra.0+0xe0>
 800b46a:	4240      	negs	r0, r0
 800b46c:	f1b8 0f00 	cmp.w	r8, #0
 800b470:	d099      	beq.n	800b3a6 <_strtol_l.isra.0+0x1a>
 800b472:	2a00      	cmp	r2, #0
 800b474:	d1f6      	bne.n	800b464 <_strtol_l.isra.0+0xd8>
 800b476:	f8c8 1000 	str.w	r1, [r8]
 800b47a:	e794      	b.n	800b3a6 <_strtol_l.isra.0+0x1a>
 800b47c:	0800de69 	.word	0x0800de69

0800b480 <_strtol_r>:
 800b480:	f7ff bf84 	b.w	800b38c <_strtol_l.isra.0>

0800b484 <__ssputs_r>:
 800b484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b488:	688e      	ldr	r6, [r1, #8]
 800b48a:	461f      	mov	r7, r3
 800b48c:	42be      	cmp	r6, r7
 800b48e:	680b      	ldr	r3, [r1, #0]
 800b490:	4682      	mov	sl, r0
 800b492:	460c      	mov	r4, r1
 800b494:	4690      	mov	r8, r2
 800b496:	d82d      	bhi.n	800b4f4 <__ssputs_r+0x70>
 800b498:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b49c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b4a0:	d026      	beq.n	800b4f0 <__ssputs_r+0x6c>
 800b4a2:	6965      	ldr	r5, [r4, #20]
 800b4a4:	6909      	ldr	r1, [r1, #16]
 800b4a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b4aa:	eba3 0901 	sub.w	r9, r3, r1
 800b4ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b4b2:	1c7b      	adds	r3, r7, #1
 800b4b4:	444b      	add	r3, r9
 800b4b6:	106d      	asrs	r5, r5, #1
 800b4b8:	429d      	cmp	r5, r3
 800b4ba:	bf38      	it	cc
 800b4bc:	461d      	movcc	r5, r3
 800b4be:	0553      	lsls	r3, r2, #21
 800b4c0:	d527      	bpl.n	800b512 <__ssputs_r+0x8e>
 800b4c2:	4629      	mov	r1, r5
 800b4c4:	f7ff f8ce 	bl	800a664 <_malloc_r>
 800b4c8:	4606      	mov	r6, r0
 800b4ca:	b360      	cbz	r0, 800b526 <__ssputs_r+0xa2>
 800b4cc:	6921      	ldr	r1, [r4, #16]
 800b4ce:	464a      	mov	r2, r9
 800b4d0:	f000 ff36 	bl	800c340 <memcpy>
 800b4d4:	89a3      	ldrh	r3, [r4, #12]
 800b4d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b4da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b4de:	81a3      	strh	r3, [r4, #12]
 800b4e0:	6126      	str	r6, [r4, #16]
 800b4e2:	6165      	str	r5, [r4, #20]
 800b4e4:	444e      	add	r6, r9
 800b4e6:	eba5 0509 	sub.w	r5, r5, r9
 800b4ea:	6026      	str	r6, [r4, #0]
 800b4ec:	60a5      	str	r5, [r4, #8]
 800b4ee:	463e      	mov	r6, r7
 800b4f0:	42be      	cmp	r6, r7
 800b4f2:	d900      	bls.n	800b4f6 <__ssputs_r+0x72>
 800b4f4:	463e      	mov	r6, r7
 800b4f6:	6820      	ldr	r0, [r4, #0]
 800b4f8:	4632      	mov	r2, r6
 800b4fa:	4641      	mov	r1, r8
 800b4fc:	f000 fee3 	bl	800c2c6 <memmove>
 800b500:	68a3      	ldr	r3, [r4, #8]
 800b502:	1b9b      	subs	r3, r3, r6
 800b504:	60a3      	str	r3, [r4, #8]
 800b506:	6823      	ldr	r3, [r4, #0]
 800b508:	4433      	add	r3, r6
 800b50a:	6023      	str	r3, [r4, #0]
 800b50c:	2000      	movs	r0, #0
 800b50e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b512:	462a      	mov	r2, r5
 800b514:	f001 ff22 	bl	800d35c <_realloc_r>
 800b518:	4606      	mov	r6, r0
 800b51a:	2800      	cmp	r0, #0
 800b51c:	d1e0      	bne.n	800b4e0 <__ssputs_r+0x5c>
 800b51e:	6921      	ldr	r1, [r4, #16]
 800b520:	4650      	mov	r0, sl
 800b522:	f7ff f833 	bl	800a58c <_free_r>
 800b526:	230c      	movs	r3, #12
 800b528:	f8ca 3000 	str.w	r3, [sl]
 800b52c:	89a3      	ldrh	r3, [r4, #12]
 800b52e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b532:	81a3      	strh	r3, [r4, #12]
 800b534:	f04f 30ff 	mov.w	r0, #4294967295
 800b538:	e7e9      	b.n	800b50e <__ssputs_r+0x8a>
	...

0800b53c <_svfiprintf_r>:
 800b53c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b540:	4698      	mov	r8, r3
 800b542:	898b      	ldrh	r3, [r1, #12]
 800b544:	061b      	lsls	r3, r3, #24
 800b546:	b09d      	sub	sp, #116	@ 0x74
 800b548:	4607      	mov	r7, r0
 800b54a:	460d      	mov	r5, r1
 800b54c:	4614      	mov	r4, r2
 800b54e:	d510      	bpl.n	800b572 <_svfiprintf_r+0x36>
 800b550:	690b      	ldr	r3, [r1, #16]
 800b552:	b973      	cbnz	r3, 800b572 <_svfiprintf_r+0x36>
 800b554:	2140      	movs	r1, #64	@ 0x40
 800b556:	f7ff f885 	bl	800a664 <_malloc_r>
 800b55a:	6028      	str	r0, [r5, #0]
 800b55c:	6128      	str	r0, [r5, #16]
 800b55e:	b930      	cbnz	r0, 800b56e <_svfiprintf_r+0x32>
 800b560:	230c      	movs	r3, #12
 800b562:	603b      	str	r3, [r7, #0]
 800b564:	f04f 30ff 	mov.w	r0, #4294967295
 800b568:	b01d      	add	sp, #116	@ 0x74
 800b56a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b56e:	2340      	movs	r3, #64	@ 0x40
 800b570:	616b      	str	r3, [r5, #20]
 800b572:	2300      	movs	r3, #0
 800b574:	9309      	str	r3, [sp, #36]	@ 0x24
 800b576:	2320      	movs	r3, #32
 800b578:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b57c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b580:	2330      	movs	r3, #48	@ 0x30
 800b582:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b720 <_svfiprintf_r+0x1e4>
 800b586:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b58a:	f04f 0901 	mov.w	r9, #1
 800b58e:	4623      	mov	r3, r4
 800b590:	469a      	mov	sl, r3
 800b592:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b596:	b10a      	cbz	r2, 800b59c <_svfiprintf_r+0x60>
 800b598:	2a25      	cmp	r2, #37	@ 0x25
 800b59a:	d1f9      	bne.n	800b590 <_svfiprintf_r+0x54>
 800b59c:	ebba 0b04 	subs.w	fp, sl, r4
 800b5a0:	d00b      	beq.n	800b5ba <_svfiprintf_r+0x7e>
 800b5a2:	465b      	mov	r3, fp
 800b5a4:	4622      	mov	r2, r4
 800b5a6:	4629      	mov	r1, r5
 800b5a8:	4638      	mov	r0, r7
 800b5aa:	f7ff ff6b 	bl	800b484 <__ssputs_r>
 800b5ae:	3001      	adds	r0, #1
 800b5b0:	f000 80a7 	beq.w	800b702 <_svfiprintf_r+0x1c6>
 800b5b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5b6:	445a      	add	r2, fp
 800b5b8:	9209      	str	r2, [sp, #36]	@ 0x24
 800b5ba:	f89a 3000 	ldrb.w	r3, [sl]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	f000 809f 	beq.w	800b702 <_svfiprintf_r+0x1c6>
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	f04f 32ff 	mov.w	r2, #4294967295
 800b5ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b5ce:	f10a 0a01 	add.w	sl, sl, #1
 800b5d2:	9304      	str	r3, [sp, #16]
 800b5d4:	9307      	str	r3, [sp, #28]
 800b5d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b5da:	931a      	str	r3, [sp, #104]	@ 0x68
 800b5dc:	4654      	mov	r4, sl
 800b5de:	2205      	movs	r2, #5
 800b5e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5e4:	484e      	ldr	r0, [pc, #312]	@ (800b720 <_svfiprintf_r+0x1e4>)
 800b5e6:	f7f4 fe03 	bl	80001f0 <memchr>
 800b5ea:	9a04      	ldr	r2, [sp, #16]
 800b5ec:	b9d8      	cbnz	r0, 800b626 <_svfiprintf_r+0xea>
 800b5ee:	06d0      	lsls	r0, r2, #27
 800b5f0:	bf44      	itt	mi
 800b5f2:	2320      	movmi	r3, #32
 800b5f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5f8:	0711      	lsls	r1, r2, #28
 800b5fa:	bf44      	itt	mi
 800b5fc:	232b      	movmi	r3, #43	@ 0x2b
 800b5fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b602:	f89a 3000 	ldrb.w	r3, [sl]
 800b606:	2b2a      	cmp	r3, #42	@ 0x2a
 800b608:	d015      	beq.n	800b636 <_svfiprintf_r+0xfa>
 800b60a:	9a07      	ldr	r2, [sp, #28]
 800b60c:	4654      	mov	r4, sl
 800b60e:	2000      	movs	r0, #0
 800b610:	f04f 0c0a 	mov.w	ip, #10
 800b614:	4621      	mov	r1, r4
 800b616:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b61a:	3b30      	subs	r3, #48	@ 0x30
 800b61c:	2b09      	cmp	r3, #9
 800b61e:	d94b      	bls.n	800b6b8 <_svfiprintf_r+0x17c>
 800b620:	b1b0      	cbz	r0, 800b650 <_svfiprintf_r+0x114>
 800b622:	9207      	str	r2, [sp, #28]
 800b624:	e014      	b.n	800b650 <_svfiprintf_r+0x114>
 800b626:	eba0 0308 	sub.w	r3, r0, r8
 800b62a:	fa09 f303 	lsl.w	r3, r9, r3
 800b62e:	4313      	orrs	r3, r2
 800b630:	9304      	str	r3, [sp, #16]
 800b632:	46a2      	mov	sl, r4
 800b634:	e7d2      	b.n	800b5dc <_svfiprintf_r+0xa0>
 800b636:	9b03      	ldr	r3, [sp, #12]
 800b638:	1d19      	adds	r1, r3, #4
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	9103      	str	r1, [sp, #12]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	bfbb      	ittet	lt
 800b642:	425b      	neglt	r3, r3
 800b644:	f042 0202 	orrlt.w	r2, r2, #2
 800b648:	9307      	strge	r3, [sp, #28]
 800b64a:	9307      	strlt	r3, [sp, #28]
 800b64c:	bfb8      	it	lt
 800b64e:	9204      	strlt	r2, [sp, #16]
 800b650:	7823      	ldrb	r3, [r4, #0]
 800b652:	2b2e      	cmp	r3, #46	@ 0x2e
 800b654:	d10a      	bne.n	800b66c <_svfiprintf_r+0x130>
 800b656:	7863      	ldrb	r3, [r4, #1]
 800b658:	2b2a      	cmp	r3, #42	@ 0x2a
 800b65a:	d132      	bne.n	800b6c2 <_svfiprintf_r+0x186>
 800b65c:	9b03      	ldr	r3, [sp, #12]
 800b65e:	1d1a      	adds	r2, r3, #4
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	9203      	str	r2, [sp, #12]
 800b664:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b668:	3402      	adds	r4, #2
 800b66a:	9305      	str	r3, [sp, #20]
 800b66c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b730 <_svfiprintf_r+0x1f4>
 800b670:	7821      	ldrb	r1, [r4, #0]
 800b672:	2203      	movs	r2, #3
 800b674:	4650      	mov	r0, sl
 800b676:	f7f4 fdbb 	bl	80001f0 <memchr>
 800b67a:	b138      	cbz	r0, 800b68c <_svfiprintf_r+0x150>
 800b67c:	9b04      	ldr	r3, [sp, #16]
 800b67e:	eba0 000a 	sub.w	r0, r0, sl
 800b682:	2240      	movs	r2, #64	@ 0x40
 800b684:	4082      	lsls	r2, r0
 800b686:	4313      	orrs	r3, r2
 800b688:	3401      	adds	r4, #1
 800b68a:	9304      	str	r3, [sp, #16]
 800b68c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b690:	4824      	ldr	r0, [pc, #144]	@ (800b724 <_svfiprintf_r+0x1e8>)
 800b692:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b696:	2206      	movs	r2, #6
 800b698:	f7f4 fdaa 	bl	80001f0 <memchr>
 800b69c:	2800      	cmp	r0, #0
 800b69e:	d036      	beq.n	800b70e <_svfiprintf_r+0x1d2>
 800b6a0:	4b21      	ldr	r3, [pc, #132]	@ (800b728 <_svfiprintf_r+0x1ec>)
 800b6a2:	bb1b      	cbnz	r3, 800b6ec <_svfiprintf_r+0x1b0>
 800b6a4:	9b03      	ldr	r3, [sp, #12]
 800b6a6:	3307      	adds	r3, #7
 800b6a8:	f023 0307 	bic.w	r3, r3, #7
 800b6ac:	3308      	adds	r3, #8
 800b6ae:	9303      	str	r3, [sp, #12]
 800b6b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6b2:	4433      	add	r3, r6
 800b6b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6b6:	e76a      	b.n	800b58e <_svfiprintf_r+0x52>
 800b6b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800b6bc:	460c      	mov	r4, r1
 800b6be:	2001      	movs	r0, #1
 800b6c0:	e7a8      	b.n	800b614 <_svfiprintf_r+0xd8>
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	3401      	adds	r4, #1
 800b6c6:	9305      	str	r3, [sp, #20]
 800b6c8:	4619      	mov	r1, r3
 800b6ca:	f04f 0c0a 	mov.w	ip, #10
 800b6ce:	4620      	mov	r0, r4
 800b6d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6d4:	3a30      	subs	r2, #48	@ 0x30
 800b6d6:	2a09      	cmp	r2, #9
 800b6d8:	d903      	bls.n	800b6e2 <_svfiprintf_r+0x1a6>
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d0c6      	beq.n	800b66c <_svfiprintf_r+0x130>
 800b6de:	9105      	str	r1, [sp, #20]
 800b6e0:	e7c4      	b.n	800b66c <_svfiprintf_r+0x130>
 800b6e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b6e6:	4604      	mov	r4, r0
 800b6e8:	2301      	movs	r3, #1
 800b6ea:	e7f0      	b.n	800b6ce <_svfiprintf_r+0x192>
 800b6ec:	ab03      	add	r3, sp, #12
 800b6ee:	9300      	str	r3, [sp, #0]
 800b6f0:	462a      	mov	r2, r5
 800b6f2:	4b0e      	ldr	r3, [pc, #56]	@ (800b72c <_svfiprintf_r+0x1f0>)
 800b6f4:	a904      	add	r1, sp, #16
 800b6f6:	4638      	mov	r0, r7
 800b6f8:	f3af 8000 	nop.w
 800b6fc:	1c42      	adds	r2, r0, #1
 800b6fe:	4606      	mov	r6, r0
 800b700:	d1d6      	bne.n	800b6b0 <_svfiprintf_r+0x174>
 800b702:	89ab      	ldrh	r3, [r5, #12]
 800b704:	065b      	lsls	r3, r3, #25
 800b706:	f53f af2d 	bmi.w	800b564 <_svfiprintf_r+0x28>
 800b70a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b70c:	e72c      	b.n	800b568 <_svfiprintf_r+0x2c>
 800b70e:	ab03      	add	r3, sp, #12
 800b710:	9300      	str	r3, [sp, #0]
 800b712:	462a      	mov	r2, r5
 800b714:	4b05      	ldr	r3, [pc, #20]	@ (800b72c <_svfiprintf_r+0x1f0>)
 800b716:	a904      	add	r1, sp, #16
 800b718:	4638      	mov	r0, r7
 800b71a:	f000 fa49 	bl	800bbb0 <_printf_i>
 800b71e:	e7ed      	b.n	800b6fc <_svfiprintf_r+0x1c0>
 800b720:	0800dca3 	.word	0x0800dca3
 800b724:	0800dcad 	.word	0x0800dcad
 800b728:	00000000 	.word	0x00000000
 800b72c:	0800b485 	.word	0x0800b485
 800b730:	0800dca9 	.word	0x0800dca9

0800b734 <_sungetc_r>:
 800b734:	b538      	push	{r3, r4, r5, lr}
 800b736:	1c4b      	adds	r3, r1, #1
 800b738:	4614      	mov	r4, r2
 800b73a:	d103      	bne.n	800b744 <_sungetc_r+0x10>
 800b73c:	f04f 35ff 	mov.w	r5, #4294967295
 800b740:	4628      	mov	r0, r5
 800b742:	bd38      	pop	{r3, r4, r5, pc}
 800b744:	8993      	ldrh	r3, [r2, #12]
 800b746:	f023 0320 	bic.w	r3, r3, #32
 800b74a:	8193      	strh	r3, [r2, #12]
 800b74c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b74e:	6852      	ldr	r2, [r2, #4]
 800b750:	b2cd      	uxtb	r5, r1
 800b752:	b18b      	cbz	r3, 800b778 <_sungetc_r+0x44>
 800b754:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800b756:	4293      	cmp	r3, r2
 800b758:	dd08      	ble.n	800b76c <_sungetc_r+0x38>
 800b75a:	6823      	ldr	r3, [r4, #0]
 800b75c:	1e5a      	subs	r2, r3, #1
 800b75e:	6022      	str	r2, [r4, #0]
 800b760:	f803 5c01 	strb.w	r5, [r3, #-1]
 800b764:	6863      	ldr	r3, [r4, #4]
 800b766:	3301      	adds	r3, #1
 800b768:	6063      	str	r3, [r4, #4]
 800b76a:	e7e9      	b.n	800b740 <_sungetc_r+0xc>
 800b76c:	4621      	mov	r1, r4
 800b76e:	f000 fd70 	bl	800c252 <__submore>
 800b772:	2800      	cmp	r0, #0
 800b774:	d0f1      	beq.n	800b75a <_sungetc_r+0x26>
 800b776:	e7e1      	b.n	800b73c <_sungetc_r+0x8>
 800b778:	6921      	ldr	r1, [r4, #16]
 800b77a:	6823      	ldr	r3, [r4, #0]
 800b77c:	b151      	cbz	r1, 800b794 <_sungetc_r+0x60>
 800b77e:	4299      	cmp	r1, r3
 800b780:	d208      	bcs.n	800b794 <_sungetc_r+0x60>
 800b782:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800b786:	42a9      	cmp	r1, r5
 800b788:	d104      	bne.n	800b794 <_sungetc_r+0x60>
 800b78a:	3b01      	subs	r3, #1
 800b78c:	3201      	adds	r2, #1
 800b78e:	6023      	str	r3, [r4, #0]
 800b790:	6062      	str	r2, [r4, #4]
 800b792:	e7d5      	b.n	800b740 <_sungetc_r+0xc>
 800b794:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800b798:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b79c:	6363      	str	r3, [r4, #52]	@ 0x34
 800b79e:	2303      	movs	r3, #3
 800b7a0:	63a3      	str	r3, [r4, #56]	@ 0x38
 800b7a2:	4623      	mov	r3, r4
 800b7a4:	f803 5f46 	strb.w	r5, [r3, #70]!
 800b7a8:	6023      	str	r3, [r4, #0]
 800b7aa:	2301      	movs	r3, #1
 800b7ac:	e7dc      	b.n	800b768 <_sungetc_r+0x34>

0800b7ae <__ssrefill_r>:
 800b7ae:	b510      	push	{r4, lr}
 800b7b0:	460c      	mov	r4, r1
 800b7b2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800b7b4:	b169      	cbz	r1, 800b7d2 <__ssrefill_r+0x24>
 800b7b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b7ba:	4299      	cmp	r1, r3
 800b7bc:	d001      	beq.n	800b7c2 <__ssrefill_r+0x14>
 800b7be:	f7fe fee5 	bl	800a58c <_free_r>
 800b7c2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b7c4:	6063      	str	r3, [r4, #4]
 800b7c6:	2000      	movs	r0, #0
 800b7c8:	6360      	str	r0, [r4, #52]	@ 0x34
 800b7ca:	b113      	cbz	r3, 800b7d2 <__ssrefill_r+0x24>
 800b7cc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800b7ce:	6023      	str	r3, [r4, #0]
 800b7d0:	bd10      	pop	{r4, pc}
 800b7d2:	6923      	ldr	r3, [r4, #16]
 800b7d4:	6023      	str	r3, [r4, #0]
 800b7d6:	2300      	movs	r3, #0
 800b7d8:	6063      	str	r3, [r4, #4]
 800b7da:	89a3      	ldrh	r3, [r4, #12]
 800b7dc:	f043 0320 	orr.w	r3, r3, #32
 800b7e0:	81a3      	strh	r3, [r4, #12]
 800b7e2:	f04f 30ff 	mov.w	r0, #4294967295
 800b7e6:	e7f3      	b.n	800b7d0 <__ssrefill_r+0x22>

0800b7e8 <__ssvfiscanf_r>:
 800b7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7ec:	460c      	mov	r4, r1
 800b7ee:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800b7f2:	2100      	movs	r1, #0
 800b7f4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800b7f8:	49a6      	ldr	r1, [pc, #664]	@ (800ba94 <__ssvfiscanf_r+0x2ac>)
 800b7fa:	91a0      	str	r1, [sp, #640]	@ 0x280
 800b7fc:	f10d 0804 	add.w	r8, sp, #4
 800b800:	49a5      	ldr	r1, [pc, #660]	@ (800ba98 <__ssvfiscanf_r+0x2b0>)
 800b802:	4fa6      	ldr	r7, [pc, #664]	@ (800ba9c <__ssvfiscanf_r+0x2b4>)
 800b804:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800b808:	4606      	mov	r6, r0
 800b80a:	91a1      	str	r1, [sp, #644]	@ 0x284
 800b80c:	9300      	str	r3, [sp, #0]
 800b80e:	f892 9000 	ldrb.w	r9, [r2]
 800b812:	f1b9 0f00 	cmp.w	r9, #0
 800b816:	f000 8158 	beq.w	800baca <__ssvfiscanf_r+0x2e2>
 800b81a:	f817 3009 	ldrb.w	r3, [r7, r9]
 800b81e:	f013 0308 	ands.w	r3, r3, #8
 800b822:	f102 0501 	add.w	r5, r2, #1
 800b826:	d019      	beq.n	800b85c <__ssvfiscanf_r+0x74>
 800b828:	6863      	ldr	r3, [r4, #4]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	dd0f      	ble.n	800b84e <__ssvfiscanf_r+0x66>
 800b82e:	6823      	ldr	r3, [r4, #0]
 800b830:	781a      	ldrb	r2, [r3, #0]
 800b832:	5cba      	ldrb	r2, [r7, r2]
 800b834:	0712      	lsls	r2, r2, #28
 800b836:	d401      	bmi.n	800b83c <__ssvfiscanf_r+0x54>
 800b838:	462a      	mov	r2, r5
 800b83a:	e7e8      	b.n	800b80e <__ssvfiscanf_r+0x26>
 800b83c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800b83e:	3201      	adds	r2, #1
 800b840:	9245      	str	r2, [sp, #276]	@ 0x114
 800b842:	6862      	ldr	r2, [r4, #4]
 800b844:	3301      	adds	r3, #1
 800b846:	3a01      	subs	r2, #1
 800b848:	6062      	str	r2, [r4, #4]
 800b84a:	6023      	str	r3, [r4, #0]
 800b84c:	e7ec      	b.n	800b828 <__ssvfiscanf_r+0x40>
 800b84e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800b850:	4621      	mov	r1, r4
 800b852:	4630      	mov	r0, r6
 800b854:	4798      	blx	r3
 800b856:	2800      	cmp	r0, #0
 800b858:	d0e9      	beq.n	800b82e <__ssvfiscanf_r+0x46>
 800b85a:	e7ed      	b.n	800b838 <__ssvfiscanf_r+0x50>
 800b85c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800b860:	f040 8085 	bne.w	800b96e <__ssvfiscanf_r+0x186>
 800b864:	9341      	str	r3, [sp, #260]	@ 0x104
 800b866:	9343      	str	r3, [sp, #268]	@ 0x10c
 800b868:	7853      	ldrb	r3, [r2, #1]
 800b86a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b86c:	bf02      	ittt	eq
 800b86e:	2310      	moveq	r3, #16
 800b870:	1c95      	addeq	r5, r2, #2
 800b872:	9341      	streq	r3, [sp, #260]	@ 0x104
 800b874:	220a      	movs	r2, #10
 800b876:	46aa      	mov	sl, r5
 800b878:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800b87c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800b880:	2b09      	cmp	r3, #9
 800b882:	d91e      	bls.n	800b8c2 <__ssvfiscanf_r+0xda>
 800b884:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800baa0 <__ssvfiscanf_r+0x2b8>
 800b888:	2203      	movs	r2, #3
 800b88a:	4658      	mov	r0, fp
 800b88c:	f7f4 fcb0 	bl	80001f0 <memchr>
 800b890:	b138      	cbz	r0, 800b8a2 <__ssvfiscanf_r+0xba>
 800b892:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800b894:	eba0 000b 	sub.w	r0, r0, fp
 800b898:	2301      	movs	r3, #1
 800b89a:	4083      	lsls	r3, r0
 800b89c:	4313      	orrs	r3, r2
 800b89e:	9341      	str	r3, [sp, #260]	@ 0x104
 800b8a0:	4655      	mov	r5, sl
 800b8a2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b8a6:	2b78      	cmp	r3, #120	@ 0x78
 800b8a8:	d806      	bhi.n	800b8b8 <__ssvfiscanf_r+0xd0>
 800b8aa:	2b57      	cmp	r3, #87	@ 0x57
 800b8ac:	d810      	bhi.n	800b8d0 <__ssvfiscanf_r+0xe8>
 800b8ae:	2b25      	cmp	r3, #37	@ 0x25
 800b8b0:	d05d      	beq.n	800b96e <__ssvfiscanf_r+0x186>
 800b8b2:	d857      	bhi.n	800b964 <__ssvfiscanf_r+0x17c>
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d075      	beq.n	800b9a4 <__ssvfiscanf_r+0x1bc>
 800b8b8:	2303      	movs	r3, #3
 800b8ba:	9347      	str	r3, [sp, #284]	@ 0x11c
 800b8bc:	230a      	movs	r3, #10
 800b8be:	9342      	str	r3, [sp, #264]	@ 0x108
 800b8c0:	e088      	b.n	800b9d4 <__ssvfiscanf_r+0x1ec>
 800b8c2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800b8c4:	fb02 1103 	mla	r1, r2, r3, r1
 800b8c8:	3930      	subs	r1, #48	@ 0x30
 800b8ca:	9143      	str	r1, [sp, #268]	@ 0x10c
 800b8cc:	4655      	mov	r5, sl
 800b8ce:	e7d2      	b.n	800b876 <__ssvfiscanf_r+0x8e>
 800b8d0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800b8d4:	2a20      	cmp	r2, #32
 800b8d6:	d8ef      	bhi.n	800b8b8 <__ssvfiscanf_r+0xd0>
 800b8d8:	a101      	add	r1, pc, #4	@ (adr r1, 800b8e0 <__ssvfiscanf_r+0xf8>)
 800b8da:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b8de:	bf00      	nop
 800b8e0:	0800b9b3 	.word	0x0800b9b3
 800b8e4:	0800b8b9 	.word	0x0800b8b9
 800b8e8:	0800b8b9 	.word	0x0800b8b9
 800b8ec:	0800ba0d 	.word	0x0800ba0d
 800b8f0:	0800b8b9 	.word	0x0800b8b9
 800b8f4:	0800b8b9 	.word	0x0800b8b9
 800b8f8:	0800b8b9 	.word	0x0800b8b9
 800b8fc:	0800b8b9 	.word	0x0800b8b9
 800b900:	0800b8b9 	.word	0x0800b8b9
 800b904:	0800b8b9 	.word	0x0800b8b9
 800b908:	0800b8b9 	.word	0x0800b8b9
 800b90c:	0800ba23 	.word	0x0800ba23
 800b910:	0800ba09 	.word	0x0800ba09
 800b914:	0800b96b 	.word	0x0800b96b
 800b918:	0800b96b 	.word	0x0800b96b
 800b91c:	0800b96b 	.word	0x0800b96b
 800b920:	0800b8b9 	.word	0x0800b8b9
 800b924:	0800b9c5 	.word	0x0800b9c5
 800b928:	0800b8b9 	.word	0x0800b8b9
 800b92c:	0800b8b9 	.word	0x0800b8b9
 800b930:	0800b8b9 	.word	0x0800b8b9
 800b934:	0800b8b9 	.word	0x0800b8b9
 800b938:	0800ba33 	.word	0x0800ba33
 800b93c:	0800b9cd 	.word	0x0800b9cd
 800b940:	0800b9ab 	.word	0x0800b9ab
 800b944:	0800b8b9 	.word	0x0800b8b9
 800b948:	0800b8b9 	.word	0x0800b8b9
 800b94c:	0800ba2f 	.word	0x0800ba2f
 800b950:	0800b8b9 	.word	0x0800b8b9
 800b954:	0800ba09 	.word	0x0800ba09
 800b958:	0800b8b9 	.word	0x0800b8b9
 800b95c:	0800b8b9 	.word	0x0800b8b9
 800b960:	0800b9b3 	.word	0x0800b9b3
 800b964:	3b45      	subs	r3, #69	@ 0x45
 800b966:	2b02      	cmp	r3, #2
 800b968:	d8a6      	bhi.n	800b8b8 <__ssvfiscanf_r+0xd0>
 800b96a:	2305      	movs	r3, #5
 800b96c:	e031      	b.n	800b9d2 <__ssvfiscanf_r+0x1ea>
 800b96e:	6863      	ldr	r3, [r4, #4]
 800b970:	2b00      	cmp	r3, #0
 800b972:	dd0d      	ble.n	800b990 <__ssvfiscanf_r+0x1a8>
 800b974:	6823      	ldr	r3, [r4, #0]
 800b976:	781a      	ldrb	r2, [r3, #0]
 800b978:	454a      	cmp	r2, r9
 800b97a:	f040 80a6 	bne.w	800baca <__ssvfiscanf_r+0x2e2>
 800b97e:	3301      	adds	r3, #1
 800b980:	6862      	ldr	r2, [r4, #4]
 800b982:	6023      	str	r3, [r4, #0]
 800b984:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800b986:	3a01      	subs	r2, #1
 800b988:	3301      	adds	r3, #1
 800b98a:	6062      	str	r2, [r4, #4]
 800b98c:	9345      	str	r3, [sp, #276]	@ 0x114
 800b98e:	e753      	b.n	800b838 <__ssvfiscanf_r+0x50>
 800b990:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800b992:	4621      	mov	r1, r4
 800b994:	4630      	mov	r0, r6
 800b996:	4798      	blx	r3
 800b998:	2800      	cmp	r0, #0
 800b99a:	d0eb      	beq.n	800b974 <__ssvfiscanf_r+0x18c>
 800b99c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800b99e:	2800      	cmp	r0, #0
 800b9a0:	f040 808b 	bne.w	800baba <__ssvfiscanf_r+0x2d2>
 800b9a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b9a8:	e08b      	b.n	800bac2 <__ssvfiscanf_r+0x2da>
 800b9aa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800b9ac:	f042 0220 	orr.w	r2, r2, #32
 800b9b0:	9241      	str	r2, [sp, #260]	@ 0x104
 800b9b2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800b9b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b9b8:	9241      	str	r2, [sp, #260]	@ 0x104
 800b9ba:	2210      	movs	r2, #16
 800b9bc:	2b6e      	cmp	r3, #110	@ 0x6e
 800b9be:	9242      	str	r2, [sp, #264]	@ 0x108
 800b9c0:	d902      	bls.n	800b9c8 <__ssvfiscanf_r+0x1e0>
 800b9c2:	e005      	b.n	800b9d0 <__ssvfiscanf_r+0x1e8>
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	9342      	str	r3, [sp, #264]	@ 0x108
 800b9c8:	2303      	movs	r3, #3
 800b9ca:	e002      	b.n	800b9d2 <__ssvfiscanf_r+0x1ea>
 800b9cc:	2308      	movs	r3, #8
 800b9ce:	9342      	str	r3, [sp, #264]	@ 0x108
 800b9d0:	2304      	movs	r3, #4
 800b9d2:	9347      	str	r3, [sp, #284]	@ 0x11c
 800b9d4:	6863      	ldr	r3, [r4, #4]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	dd39      	ble.n	800ba4e <__ssvfiscanf_r+0x266>
 800b9da:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800b9dc:	0659      	lsls	r1, r3, #25
 800b9de:	d404      	bmi.n	800b9ea <__ssvfiscanf_r+0x202>
 800b9e0:	6823      	ldr	r3, [r4, #0]
 800b9e2:	781a      	ldrb	r2, [r3, #0]
 800b9e4:	5cba      	ldrb	r2, [r7, r2]
 800b9e6:	0712      	lsls	r2, r2, #28
 800b9e8:	d438      	bmi.n	800ba5c <__ssvfiscanf_r+0x274>
 800b9ea:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800b9ec:	2b02      	cmp	r3, #2
 800b9ee:	dc47      	bgt.n	800ba80 <__ssvfiscanf_r+0x298>
 800b9f0:	466b      	mov	r3, sp
 800b9f2:	4622      	mov	r2, r4
 800b9f4:	a941      	add	r1, sp, #260	@ 0x104
 800b9f6:	4630      	mov	r0, r6
 800b9f8:	f000 f9f8 	bl	800bdec <_scanf_chars>
 800b9fc:	2801      	cmp	r0, #1
 800b9fe:	d064      	beq.n	800baca <__ssvfiscanf_r+0x2e2>
 800ba00:	2802      	cmp	r0, #2
 800ba02:	f47f af19 	bne.w	800b838 <__ssvfiscanf_r+0x50>
 800ba06:	e7c9      	b.n	800b99c <__ssvfiscanf_r+0x1b4>
 800ba08:	220a      	movs	r2, #10
 800ba0a:	e7d7      	b.n	800b9bc <__ssvfiscanf_r+0x1d4>
 800ba0c:	4629      	mov	r1, r5
 800ba0e:	4640      	mov	r0, r8
 800ba10:	f000 fbe6 	bl	800c1e0 <__sccl>
 800ba14:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ba16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba1a:	9341      	str	r3, [sp, #260]	@ 0x104
 800ba1c:	4605      	mov	r5, r0
 800ba1e:	2301      	movs	r3, #1
 800ba20:	e7d7      	b.n	800b9d2 <__ssvfiscanf_r+0x1ea>
 800ba22:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ba24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba28:	9341      	str	r3, [sp, #260]	@ 0x104
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	e7d1      	b.n	800b9d2 <__ssvfiscanf_r+0x1ea>
 800ba2e:	2302      	movs	r3, #2
 800ba30:	e7cf      	b.n	800b9d2 <__ssvfiscanf_r+0x1ea>
 800ba32:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800ba34:	06c3      	lsls	r3, r0, #27
 800ba36:	f53f aeff 	bmi.w	800b838 <__ssvfiscanf_r+0x50>
 800ba3a:	9b00      	ldr	r3, [sp, #0]
 800ba3c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800ba3e:	1d19      	adds	r1, r3, #4
 800ba40:	9100      	str	r1, [sp, #0]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	07c0      	lsls	r0, r0, #31
 800ba46:	bf4c      	ite	mi
 800ba48:	801a      	strhmi	r2, [r3, #0]
 800ba4a:	601a      	strpl	r2, [r3, #0]
 800ba4c:	e6f4      	b.n	800b838 <__ssvfiscanf_r+0x50>
 800ba4e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ba50:	4621      	mov	r1, r4
 800ba52:	4630      	mov	r0, r6
 800ba54:	4798      	blx	r3
 800ba56:	2800      	cmp	r0, #0
 800ba58:	d0bf      	beq.n	800b9da <__ssvfiscanf_r+0x1f2>
 800ba5a:	e79f      	b.n	800b99c <__ssvfiscanf_r+0x1b4>
 800ba5c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800ba5e:	3201      	adds	r2, #1
 800ba60:	9245      	str	r2, [sp, #276]	@ 0x114
 800ba62:	6862      	ldr	r2, [r4, #4]
 800ba64:	3a01      	subs	r2, #1
 800ba66:	2a00      	cmp	r2, #0
 800ba68:	6062      	str	r2, [r4, #4]
 800ba6a:	dd02      	ble.n	800ba72 <__ssvfiscanf_r+0x28a>
 800ba6c:	3301      	adds	r3, #1
 800ba6e:	6023      	str	r3, [r4, #0]
 800ba70:	e7b6      	b.n	800b9e0 <__ssvfiscanf_r+0x1f8>
 800ba72:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ba74:	4621      	mov	r1, r4
 800ba76:	4630      	mov	r0, r6
 800ba78:	4798      	blx	r3
 800ba7a:	2800      	cmp	r0, #0
 800ba7c:	d0b0      	beq.n	800b9e0 <__ssvfiscanf_r+0x1f8>
 800ba7e:	e78d      	b.n	800b99c <__ssvfiscanf_r+0x1b4>
 800ba80:	2b04      	cmp	r3, #4
 800ba82:	dc0f      	bgt.n	800baa4 <__ssvfiscanf_r+0x2bc>
 800ba84:	466b      	mov	r3, sp
 800ba86:	4622      	mov	r2, r4
 800ba88:	a941      	add	r1, sp, #260	@ 0x104
 800ba8a:	4630      	mov	r0, r6
 800ba8c:	f000 fa08 	bl	800bea0 <_scanf_i>
 800ba90:	e7b4      	b.n	800b9fc <__ssvfiscanf_r+0x214>
 800ba92:	bf00      	nop
 800ba94:	0800b735 	.word	0x0800b735
 800ba98:	0800b7af 	.word	0x0800b7af
 800ba9c:	0800de69 	.word	0x0800de69
 800baa0:	0800dca9 	.word	0x0800dca9
 800baa4:	4b0a      	ldr	r3, [pc, #40]	@ (800bad0 <__ssvfiscanf_r+0x2e8>)
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	f43f aec6 	beq.w	800b838 <__ssvfiscanf_r+0x50>
 800baac:	466b      	mov	r3, sp
 800baae:	4622      	mov	r2, r4
 800bab0:	a941      	add	r1, sp, #260	@ 0x104
 800bab2:	4630      	mov	r0, r6
 800bab4:	f7fe f96e 	bl	8009d94 <_scanf_float>
 800bab8:	e7a0      	b.n	800b9fc <__ssvfiscanf_r+0x214>
 800baba:	89a3      	ldrh	r3, [r4, #12]
 800babc:	065b      	lsls	r3, r3, #25
 800babe:	f53f af71 	bmi.w	800b9a4 <__ssvfiscanf_r+0x1bc>
 800bac2:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800bac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baca:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800bacc:	e7f9      	b.n	800bac2 <__ssvfiscanf_r+0x2da>
 800bace:	bf00      	nop
 800bad0:	08009d95 	.word	0x08009d95

0800bad4 <_printf_common>:
 800bad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bad8:	4616      	mov	r6, r2
 800bada:	4698      	mov	r8, r3
 800badc:	688a      	ldr	r2, [r1, #8]
 800bade:	690b      	ldr	r3, [r1, #16]
 800bae0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bae4:	4293      	cmp	r3, r2
 800bae6:	bfb8      	it	lt
 800bae8:	4613      	movlt	r3, r2
 800baea:	6033      	str	r3, [r6, #0]
 800baec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800baf0:	4607      	mov	r7, r0
 800baf2:	460c      	mov	r4, r1
 800baf4:	b10a      	cbz	r2, 800bafa <_printf_common+0x26>
 800baf6:	3301      	adds	r3, #1
 800baf8:	6033      	str	r3, [r6, #0]
 800bafa:	6823      	ldr	r3, [r4, #0]
 800bafc:	0699      	lsls	r1, r3, #26
 800bafe:	bf42      	ittt	mi
 800bb00:	6833      	ldrmi	r3, [r6, #0]
 800bb02:	3302      	addmi	r3, #2
 800bb04:	6033      	strmi	r3, [r6, #0]
 800bb06:	6825      	ldr	r5, [r4, #0]
 800bb08:	f015 0506 	ands.w	r5, r5, #6
 800bb0c:	d106      	bne.n	800bb1c <_printf_common+0x48>
 800bb0e:	f104 0a19 	add.w	sl, r4, #25
 800bb12:	68e3      	ldr	r3, [r4, #12]
 800bb14:	6832      	ldr	r2, [r6, #0]
 800bb16:	1a9b      	subs	r3, r3, r2
 800bb18:	42ab      	cmp	r3, r5
 800bb1a:	dc26      	bgt.n	800bb6a <_printf_common+0x96>
 800bb1c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bb20:	6822      	ldr	r2, [r4, #0]
 800bb22:	3b00      	subs	r3, #0
 800bb24:	bf18      	it	ne
 800bb26:	2301      	movne	r3, #1
 800bb28:	0692      	lsls	r2, r2, #26
 800bb2a:	d42b      	bmi.n	800bb84 <_printf_common+0xb0>
 800bb2c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bb30:	4641      	mov	r1, r8
 800bb32:	4638      	mov	r0, r7
 800bb34:	47c8      	blx	r9
 800bb36:	3001      	adds	r0, #1
 800bb38:	d01e      	beq.n	800bb78 <_printf_common+0xa4>
 800bb3a:	6823      	ldr	r3, [r4, #0]
 800bb3c:	6922      	ldr	r2, [r4, #16]
 800bb3e:	f003 0306 	and.w	r3, r3, #6
 800bb42:	2b04      	cmp	r3, #4
 800bb44:	bf02      	ittt	eq
 800bb46:	68e5      	ldreq	r5, [r4, #12]
 800bb48:	6833      	ldreq	r3, [r6, #0]
 800bb4a:	1aed      	subeq	r5, r5, r3
 800bb4c:	68a3      	ldr	r3, [r4, #8]
 800bb4e:	bf0c      	ite	eq
 800bb50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb54:	2500      	movne	r5, #0
 800bb56:	4293      	cmp	r3, r2
 800bb58:	bfc4      	itt	gt
 800bb5a:	1a9b      	subgt	r3, r3, r2
 800bb5c:	18ed      	addgt	r5, r5, r3
 800bb5e:	2600      	movs	r6, #0
 800bb60:	341a      	adds	r4, #26
 800bb62:	42b5      	cmp	r5, r6
 800bb64:	d11a      	bne.n	800bb9c <_printf_common+0xc8>
 800bb66:	2000      	movs	r0, #0
 800bb68:	e008      	b.n	800bb7c <_printf_common+0xa8>
 800bb6a:	2301      	movs	r3, #1
 800bb6c:	4652      	mov	r2, sl
 800bb6e:	4641      	mov	r1, r8
 800bb70:	4638      	mov	r0, r7
 800bb72:	47c8      	blx	r9
 800bb74:	3001      	adds	r0, #1
 800bb76:	d103      	bne.n	800bb80 <_printf_common+0xac>
 800bb78:	f04f 30ff 	mov.w	r0, #4294967295
 800bb7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb80:	3501      	adds	r5, #1
 800bb82:	e7c6      	b.n	800bb12 <_printf_common+0x3e>
 800bb84:	18e1      	adds	r1, r4, r3
 800bb86:	1c5a      	adds	r2, r3, #1
 800bb88:	2030      	movs	r0, #48	@ 0x30
 800bb8a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bb8e:	4422      	add	r2, r4
 800bb90:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bb94:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bb98:	3302      	adds	r3, #2
 800bb9a:	e7c7      	b.n	800bb2c <_printf_common+0x58>
 800bb9c:	2301      	movs	r3, #1
 800bb9e:	4622      	mov	r2, r4
 800bba0:	4641      	mov	r1, r8
 800bba2:	4638      	mov	r0, r7
 800bba4:	47c8      	blx	r9
 800bba6:	3001      	adds	r0, #1
 800bba8:	d0e6      	beq.n	800bb78 <_printf_common+0xa4>
 800bbaa:	3601      	adds	r6, #1
 800bbac:	e7d9      	b.n	800bb62 <_printf_common+0x8e>
	...

0800bbb0 <_printf_i>:
 800bbb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bbb4:	7e0f      	ldrb	r7, [r1, #24]
 800bbb6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bbb8:	2f78      	cmp	r7, #120	@ 0x78
 800bbba:	4691      	mov	r9, r2
 800bbbc:	4680      	mov	r8, r0
 800bbbe:	460c      	mov	r4, r1
 800bbc0:	469a      	mov	sl, r3
 800bbc2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bbc6:	d807      	bhi.n	800bbd8 <_printf_i+0x28>
 800bbc8:	2f62      	cmp	r7, #98	@ 0x62
 800bbca:	d80a      	bhi.n	800bbe2 <_printf_i+0x32>
 800bbcc:	2f00      	cmp	r7, #0
 800bbce:	f000 80d1 	beq.w	800bd74 <_printf_i+0x1c4>
 800bbd2:	2f58      	cmp	r7, #88	@ 0x58
 800bbd4:	f000 80b8 	beq.w	800bd48 <_printf_i+0x198>
 800bbd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bbdc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bbe0:	e03a      	b.n	800bc58 <_printf_i+0xa8>
 800bbe2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bbe6:	2b15      	cmp	r3, #21
 800bbe8:	d8f6      	bhi.n	800bbd8 <_printf_i+0x28>
 800bbea:	a101      	add	r1, pc, #4	@ (adr r1, 800bbf0 <_printf_i+0x40>)
 800bbec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bbf0:	0800bc49 	.word	0x0800bc49
 800bbf4:	0800bc5d 	.word	0x0800bc5d
 800bbf8:	0800bbd9 	.word	0x0800bbd9
 800bbfc:	0800bbd9 	.word	0x0800bbd9
 800bc00:	0800bbd9 	.word	0x0800bbd9
 800bc04:	0800bbd9 	.word	0x0800bbd9
 800bc08:	0800bc5d 	.word	0x0800bc5d
 800bc0c:	0800bbd9 	.word	0x0800bbd9
 800bc10:	0800bbd9 	.word	0x0800bbd9
 800bc14:	0800bbd9 	.word	0x0800bbd9
 800bc18:	0800bbd9 	.word	0x0800bbd9
 800bc1c:	0800bd5b 	.word	0x0800bd5b
 800bc20:	0800bc87 	.word	0x0800bc87
 800bc24:	0800bd15 	.word	0x0800bd15
 800bc28:	0800bbd9 	.word	0x0800bbd9
 800bc2c:	0800bbd9 	.word	0x0800bbd9
 800bc30:	0800bd7d 	.word	0x0800bd7d
 800bc34:	0800bbd9 	.word	0x0800bbd9
 800bc38:	0800bc87 	.word	0x0800bc87
 800bc3c:	0800bbd9 	.word	0x0800bbd9
 800bc40:	0800bbd9 	.word	0x0800bbd9
 800bc44:	0800bd1d 	.word	0x0800bd1d
 800bc48:	6833      	ldr	r3, [r6, #0]
 800bc4a:	1d1a      	adds	r2, r3, #4
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	6032      	str	r2, [r6, #0]
 800bc50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bc58:	2301      	movs	r3, #1
 800bc5a:	e09c      	b.n	800bd96 <_printf_i+0x1e6>
 800bc5c:	6833      	ldr	r3, [r6, #0]
 800bc5e:	6820      	ldr	r0, [r4, #0]
 800bc60:	1d19      	adds	r1, r3, #4
 800bc62:	6031      	str	r1, [r6, #0]
 800bc64:	0606      	lsls	r6, r0, #24
 800bc66:	d501      	bpl.n	800bc6c <_printf_i+0xbc>
 800bc68:	681d      	ldr	r5, [r3, #0]
 800bc6a:	e003      	b.n	800bc74 <_printf_i+0xc4>
 800bc6c:	0645      	lsls	r5, r0, #25
 800bc6e:	d5fb      	bpl.n	800bc68 <_printf_i+0xb8>
 800bc70:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bc74:	2d00      	cmp	r5, #0
 800bc76:	da03      	bge.n	800bc80 <_printf_i+0xd0>
 800bc78:	232d      	movs	r3, #45	@ 0x2d
 800bc7a:	426d      	negs	r5, r5
 800bc7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc80:	4858      	ldr	r0, [pc, #352]	@ (800bde4 <_printf_i+0x234>)
 800bc82:	230a      	movs	r3, #10
 800bc84:	e011      	b.n	800bcaa <_printf_i+0xfa>
 800bc86:	6821      	ldr	r1, [r4, #0]
 800bc88:	6833      	ldr	r3, [r6, #0]
 800bc8a:	0608      	lsls	r0, r1, #24
 800bc8c:	f853 5b04 	ldr.w	r5, [r3], #4
 800bc90:	d402      	bmi.n	800bc98 <_printf_i+0xe8>
 800bc92:	0649      	lsls	r1, r1, #25
 800bc94:	bf48      	it	mi
 800bc96:	b2ad      	uxthmi	r5, r5
 800bc98:	2f6f      	cmp	r7, #111	@ 0x6f
 800bc9a:	4852      	ldr	r0, [pc, #328]	@ (800bde4 <_printf_i+0x234>)
 800bc9c:	6033      	str	r3, [r6, #0]
 800bc9e:	bf14      	ite	ne
 800bca0:	230a      	movne	r3, #10
 800bca2:	2308      	moveq	r3, #8
 800bca4:	2100      	movs	r1, #0
 800bca6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bcaa:	6866      	ldr	r6, [r4, #4]
 800bcac:	60a6      	str	r6, [r4, #8]
 800bcae:	2e00      	cmp	r6, #0
 800bcb0:	db05      	blt.n	800bcbe <_printf_i+0x10e>
 800bcb2:	6821      	ldr	r1, [r4, #0]
 800bcb4:	432e      	orrs	r6, r5
 800bcb6:	f021 0104 	bic.w	r1, r1, #4
 800bcba:	6021      	str	r1, [r4, #0]
 800bcbc:	d04b      	beq.n	800bd56 <_printf_i+0x1a6>
 800bcbe:	4616      	mov	r6, r2
 800bcc0:	fbb5 f1f3 	udiv	r1, r5, r3
 800bcc4:	fb03 5711 	mls	r7, r3, r1, r5
 800bcc8:	5dc7      	ldrb	r7, [r0, r7]
 800bcca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bcce:	462f      	mov	r7, r5
 800bcd0:	42bb      	cmp	r3, r7
 800bcd2:	460d      	mov	r5, r1
 800bcd4:	d9f4      	bls.n	800bcc0 <_printf_i+0x110>
 800bcd6:	2b08      	cmp	r3, #8
 800bcd8:	d10b      	bne.n	800bcf2 <_printf_i+0x142>
 800bcda:	6823      	ldr	r3, [r4, #0]
 800bcdc:	07df      	lsls	r7, r3, #31
 800bcde:	d508      	bpl.n	800bcf2 <_printf_i+0x142>
 800bce0:	6923      	ldr	r3, [r4, #16]
 800bce2:	6861      	ldr	r1, [r4, #4]
 800bce4:	4299      	cmp	r1, r3
 800bce6:	bfde      	ittt	le
 800bce8:	2330      	movle	r3, #48	@ 0x30
 800bcea:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bcee:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bcf2:	1b92      	subs	r2, r2, r6
 800bcf4:	6122      	str	r2, [r4, #16]
 800bcf6:	f8cd a000 	str.w	sl, [sp]
 800bcfa:	464b      	mov	r3, r9
 800bcfc:	aa03      	add	r2, sp, #12
 800bcfe:	4621      	mov	r1, r4
 800bd00:	4640      	mov	r0, r8
 800bd02:	f7ff fee7 	bl	800bad4 <_printf_common>
 800bd06:	3001      	adds	r0, #1
 800bd08:	d14a      	bne.n	800bda0 <_printf_i+0x1f0>
 800bd0a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd0e:	b004      	add	sp, #16
 800bd10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd14:	6823      	ldr	r3, [r4, #0]
 800bd16:	f043 0320 	orr.w	r3, r3, #32
 800bd1a:	6023      	str	r3, [r4, #0]
 800bd1c:	4832      	ldr	r0, [pc, #200]	@ (800bde8 <_printf_i+0x238>)
 800bd1e:	2778      	movs	r7, #120	@ 0x78
 800bd20:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bd24:	6823      	ldr	r3, [r4, #0]
 800bd26:	6831      	ldr	r1, [r6, #0]
 800bd28:	061f      	lsls	r7, r3, #24
 800bd2a:	f851 5b04 	ldr.w	r5, [r1], #4
 800bd2e:	d402      	bmi.n	800bd36 <_printf_i+0x186>
 800bd30:	065f      	lsls	r7, r3, #25
 800bd32:	bf48      	it	mi
 800bd34:	b2ad      	uxthmi	r5, r5
 800bd36:	6031      	str	r1, [r6, #0]
 800bd38:	07d9      	lsls	r1, r3, #31
 800bd3a:	bf44      	itt	mi
 800bd3c:	f043 0320 	orrmi.w	r3, r3, #32
 800bd40:	6023      	strmi	r3, [r4, #0]
 800bd42:	b11d      	cbz	r5, 800bd4c <_printf_i+0x19c>
 800bd44:	2310      	movs	r3, #16
 800bd46:	e7ad      	b.n	800bca4 <_printf_i+0xf4>
 800bd48:	4826      	ldr	r0, [pc, #152]	@ (800bde4 <_printf_i+0x234>)
 800bd4a:	e7e9      	b.n	800bd20 <_printf_i+0x170>
 800bd4c:	6823      	ldr	r3, [r4, #0]
 800bd4e:	f023 0320 	bic.w	r3, r3, #32
 800bd52:	6023      	str	r3, [r4, #0]
 800bd54:	e7f6      	b.n	800bd44 <_printf_i+0x194>
 800bd56:	4616      	mov	r6, r2
 800bd58:	e7bd      	b.n	800bcd6 <_printf_i+0x126>
 800bd5a:	6833      	ldr	r3, [r6, #0]
 800bd5c:	6825      	ldr	r5, [r4, #0]
 800bd5e:	6961      	ldr	r1, [r4, #20]
 800bd60:	1d18      	adds	r0, r3, #4
 800bd62:	6030      	str	r0, [r6, #0]
 800bd64:	062e      	lsls	r6, r5, #24
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	d501      	bpl.n	800bd6e <_printf_i+0x1be>
 800bd6a:	6019      	str	r1, [r3, #0]
 800bd6c:	e002      	b.n	800bd74 <_printf_i+0x1c4>
 800bd6e:	0668      	lsls	r0, r5, #25
 800bd70:	d5fb      	bpl.n	800bd6a <_printf_i+0x1ba>
 800bd72:	8019      	strh	r1, [r3, #0]
 800bd74:	2300      	movs	r3, #0
 800bd76:	6123      	str	r3, [r4, #16]
 800bd78:	4616      	mov	r6, r2
 800bd7a:	e7bc      	b.n	800bcf6 <_printf_i+0x146>
 800bd7c:	6833      	ldr	r3, [r6, #0]
 800bd7e:	1d1a      	adds	r2, r3, #4
 800bd80:	6032      	str	r2, [r6, #0]
 800bd82:	681e      	ldr	r6, [r3, #0]
 800bd84:	6862      	ldr	r2, [r4, #4]
 800bd86:	2100      	movs	r1, #0
 800bd88:	4630      	mov	r0, r6
 800bd8a:	f7f4 fa31 	bl	80001f0 <memchr>
 800bd8e:	b108      	cbz	r0, 800bd94 <_printf_i+0x1e4>
 800bd90:	1b80      	subs	r0, r0, r6
 800bd92:	6060      	str	r0, [r4, #4]
 800bd94:	6863      	ldr	r3, [r4, #4]
 800bd96:	6123      	str	r3, [r4, #16]
 800bd98:	2300      	movs	r3, #0
 800bd9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd9e:	e7aa      	b.n	800bcf6 <_printf_i+0x146>
 800bda0:	6923      	ldr	r3, [r4, #16]
 800bda2:	4632      	mov	r2, r6
 800bda4:	4649      	mov	r1, r9
 800bda6:	4640      	mov	r0, r8
 800bda8:	47d0      	blx	sl
 800bdaa:	3001      	adds	r0, #1
 800bdac:	d0ad      	beq.n	800bd0a <_printf_i+0x15a>
 800bdae:	6823      	ldr	r3, [r4, #0]
 800bdb0:	079b      	lsls	r3, r3, #30
 800bdb2:	d413      	bmi.n	800bddc <_printf_i+0x22c>
 800bdb4:	68e0      	ldr	r0, [r4, #12]
 800bdb6:	9b03      	ldr	r3, [sp, #12]
 800bdb8:	4298      	cmp	r0, r3
 800bdba:	bfb8      	it	lt
 800bdbc:	4618      	movlt	r0, r3
 800bdbe:	e7a6      	b.n	800bd0e <_printf_i+0x15e>
 800bdc0:	2301      	movs	r3, #1
 800bdc2:	4632      	mov	r2, r6
 800bdc4:	4649      	mov	r1, r9
 800bdc6:	4640      	mov	r0, r8
 800bdc8:	47d0      	blx	sl
 800bdca:	3001      	adds	r0, #1
 800bdcc:	d09d      	beq.n	800bd0a <_printf_i+0x15a>
 800bdce:	3501      	adds	r5, #1
 800bdd0:	68e3      	ldr	r3, [r4, #12]
 800bdd2:	9903      	ldr	r1, [sp, #12]
 800bdd4:	1a5b      	subs	r3, r3, r1
 800bdd6:	42ab      	cmp	r3, r5
 800bdd8:	dcf2      	bgt.n	800bdc0 <_printf_i+0x210>
 800bdda:	e7eb      	b.n	800bdb4 <_printf_i+0x204>
 800bddc:	2500      	movs	r5, #0
 800bdde:	f104 0619 	add.w	r6, r4, #25
 800bde2:	e7f5      	b.n	800bdd0 <_printf_i+0x220>
 800bde4:	0800dcb4 	.word	0x0800dcb4
 800bde8:	0800dcc5 	.word	0x0800dcc5

0800bdec <_scanf_chars>:
 800bdec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdf0:	4615      	mov	r5, r2
 800bdf2:	688a      	ldr	r2, [r1, #8]
 800bdf4:	4680      	mov	r8, r0
 800bdf6:	460c      	mov	r4, r1
 800bdf8:	b932      	cbnz	r2, 800be08 <_scanf_chars+0x1c>
 800bdfa:	698a      	ldr	r2, [r1, #24]
 800bdfc:	2a00      	cmp	r2, #0
 800bdfe:	bf14      	ite	ne
 800be00:	f04f 32ff 	movne.w	r2, #4294967295
 800be04:	2201      	moveq	r2, #1
 800be06:	608a      	str	r2, [r1, #8]
 800be08:	6822      	ldr	r2, [r4, #0]
 800be0a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800be9c <_scanf_chars+0xb0>
 800be0e:	06d1      	lsls	r1, r2, #27
 800be10:	bf5f      	itttt	pl
 800be12:	681a      	ldrpl	r2, [r3, #0]
 800be14:	1d11      	addpl	r1, r2, #4
 800be16:	6019      	strpl	r1, [r3, #0]
 800be18:	6816      	ldrpl	r6, [r2, #0]
 800be1a:	2700      	movs	r7, #0
 800be1c:	69a0      	ldr	r0, [r4, #24]
 800be1e:	b188      	cbz	r0, 800be44 <_scanf_chars+0x58>
 800be20:	2801      	cmp	r0, #1
 800be22:	d107      	bne.n	800be34 <_scanf_chars+0x48>
 800be24:	682b      	ldr	r3, [r5, #0]
 800be26:	781a      	ldrb	r2, [r3, #0]
 800be28:	6963      	ldr	r3, [r4, #20]
 800be2a:	5c9b      	ldrb	r3, [r3, r2]
 800be2c:	b953      	cbnz	r3, 800be44 <_scanf_chars+0x58>
 800be2e:	2f00      	cmp	r7, #0
 800be30:	d031      	beq.n	800be96 <_scanf_chars+0xaa>
 800be32:	e022      	b.n	800be7a <_scanf_chars+0x8e>
 800be34:	2802      	cmp	r0, #2
 800be36:	d120      	bne.n	800be7a <_scanf_chars+0x8e>
 800be38:	682b      	ldr	r3, [r5, #0]
 800be3a:	781b      	ldrb	r3, [r3, #0]
 800be3c:	f819 3003 	ldrb.w	r3, [r9, r3]
 800be40:	071b      	lsls	r3, r3, #28
 800be42:	d41a      	bmi.n	800be7a <_scanf_chars+0x8e>
 800be44:	6823      	ldr	r3, [r4, #0]
 800be46:	06da      	lsls	r2, r3, #27
 800be48:	bf5e      	ittt	pl
 800be4a:	682b      	ldrpl	r3, [r5, #0]
 800be4c:	781b      	ldrbpl	r3, [r3, #0]
 800be4e:	f806 3b01 	strbpl.w	r3, [r6], #1
 800be52:	682a      	ldr	r2, [r5, #0]
 800be54:	686b      	ldr	r3, [r5, #4]
 800be56:	3201      	adds	r2, #1
 800be58:	602a      	str	r2, [r5, #0]
 800be5a:	68a2      	ldr	r2, [r4, #8]
 800be5c:	3b01      	subs	r3, #1
 800be5e:	3a01      	subs	r2, #1
 800be60:	606b      	str	r3, [r5, #4]
 800be62:	3701      	adds	r7, #1
 800be64:	60a2      	str	r2, [r4, #8]
 800be66:	b142      	cbz	r2, 800be7a <_scanf_chars+0x8e>
 800be68:	2b00      	cmp	r3, #0
 800be6a:	dcd7      	bgt.n	800be1c <_scanf_chars+0x30>
 800be6c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800be70:	4629      	mov	r1, r5
 800be72:	4640      	mov	r0, r8
 800be74:	4798      	blx	r3
 800be76:	2800      	cmp	r0, #0
 800be78:	d0d0      	beq.n	800be1c <_scanf_chars+0x30>
 800be7a:	6823      	ldr	r3, [r4, #0]
 800be7c:	f013 0310 	ands.w	r3, r3, #16
 800be80:	d105      	bne.n	800be8e <_scanf_chars+0xa2>
 800be82:	68e2      	ldr	r2, [r4, #12]
 800be84:	3201      	adds	r2, #1
 800be86:	60e2      	str	r2, [r4, #12]
 800be88:	69a2      	ldr	r2, [r4, #24]
 800be8a:	b102      	cbz	r2, 800be8e <_scanf_chars+0xa2>
 800be8c:	7033      	strb	r3, [r6, #0]
 800be8e:	6923      	ldr	r3, [r4, #16]
 800be90:	443b      	add	r3, r7
 800be92:	6123      	str	r3, [r4, #16]
 800be94:	2000      	movs	r0, #0
 800be96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be9a:	bf00      	nop
 800be9c:	0800de69 	.word	0x0800de69

0800bea0 <_scanf_i>:
 800bea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bea4:	4698      	mov	r8, r3
 800bea6:	4b74      	ldr	r3, [pc, #464]	@ (800c078 <_scanf_i+0x1d8>)
 800bea8:	460c      	mov	r4, r1
 800beaa:	4682      	mov	sl, r0
 800beac:	4616      	mov	r6, r2
 800beae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800beb2:	b087      	sub	sp, #28
 800beb4:	ab03      	add	r3, sp, #12
 800beb6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800beba:	4b70      	ldr	r3, [pc, #448]	@ (800c07c <_scanf_i+0x1dc>)
 800bebc:	69a1      	ldr	r1, [r4, #24]
 800bebe:	4a70      	ldr	r2, [pc, #448]	@ (800c080 <_scanf_i+0x1e0>)
 800bec0:	2903      	cmp	r1, #3
 800bec2:	bf08      	it	eq
 800bec4:	461a      	moveq	r2, r3
 800bec6:	68a3      	ldr	r3, [r4, #8]
 800bec8:	9201      	str	r2, [sp, #4]
 800beca:	1e5a      	subs	r2, r3, #1
 800becc:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800bed0:	bf88      	it	hi
 800bed2:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800bed6:	4627      	mov	r7, r4
 800bed8:	bf82      	ittt	hi
 800beda:	eb03 0905 	addhi.w	r9, r3, r5
 800bede:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800bee2:	60a3      	strhi	r3, [r4, #8]
 800bee4:	f857 3b1c 	ldr.w	r3, [r7], #28
 800bee8:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800beec:	bf98      	it	ls
 800beee:	f04f 0900 	movls.w	r9, #0
 800bef2:	6023      	str	r3, [r4, #0]
 800bef4:	463d      	mov	r5, r7
 800bef6:	f04f 0b00 	mov.w	fp, #0
 800befa:	6831      	ldr	r1, [r6, #0]
 800befc:	ab03      	add	r3, sp, #12
 800befe:	7809      	ldrb	r1, [r1, #0]
 800bf00:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800bf04:	2202      	movs	r2, #2
 800bf06:	f7f4 f973 	bl	80001f0 <memchr>
 800bf0a:	b328      	cbz	r0, 800bf58 <_scanf_i+0xb8>
 800bf0c:	f1bb 0f01 	cmp.w	fp, #1
 800bf10:	d159      	bne.n	800bfc6 <_scanf_i+0x126>
 800bf12:	6862      	ldr	r2, [r4, #4]
 800bf14:	b92a      	cbnz	r2, 800bf22 <_scanf_i+0x82>
 800bf16:	6822      	ldr	r2, [r4, #0]
 800bf18:	2108      	movs	r1, #8
 800bf1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bf1e:	6061      	str	r1, [r4, #4]
 800bf20:	6022      	str	r2, [r4, #0]
 800bf22:	6822      	ldr	r2, [r4, #0]
 800bf24:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800bf28:	6022      	str	r2, [r4, #0]
 800bf2a:	68a2      	ldr	r2, [r4, #8]
 800bf2c:	1e51      	subs	r1, r2, #1
 800bf2e:	60a1      	str	r1, [r4, #8]
 800bf30:	b192      	cbz	r2, 800bf58 <_scanf_i+0xb8>
 800bf32:	6832      	ldr	r2, [r6, #0]
 800bf34:	1c51      	adds	r1, r2, #1
 800bf36:	6031      	str	r1, [r6, #0]
 800bf38:	7812      	ldrb	r2, [r2, #0]
 800bf3a:	f805 2b01 	strb.w	r2, [r5], #1
 800bf3e:	6872      	ldr	r2, [r6, #4]
 800bf40:	3a01      	subs	r2, #1
 800bf42:	2a00      	cmp	r2, #0
 800bf44:	6072      	str	r2, [r6, #4]
 800bf46:	dc07      	bgt.n	800bf58 <_scanf_i+0xb8>
 800bf48:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800bf4c:	4631      	mov	r1, r6
 800bf4e:	4650      	mov	r0, sl
 800bf50:	4790      	blx	r2
 800bf52:	2800      	cmp	r0, #0
 800bf54:	f040 8085 	bne.w	800c062 <_scanf_i+0x1c2>
 800bf58:	f10b 0b01 	add.w	fp, fp, #1
 800bf5c:	f1bb 0f03 	cmp.w	fp, #3
 800bf60:	d1cb      	bne.n	800befa <_scanf_i+0x5a>
 800bf62:	6863      	ldr	r3, [r4, #4]
 800bf64:	b90b      	cbnz	r3, 800bf6a <_scanf_i+0xca>
 800bf66:	230a      	movs	r3, #10
 800bf68:	6063      	str	r3, [r4, #4]
 800bf6a:	6863      	ldr	r3, [r4, #4]
 800bf6c:	4945      	ldr	r1, [pc, #276]	@ (800c084 <_scanf_i+0x1e4>)
 800bf6e:	6960      	ldr	r0, [r4, #20]
 800bf70:	1ac9      	subs	r1, r1, r3
 800bf72:	f000 f935 	bl	800c1e0 <__sccl>
 800bf76:	f04f 0b00 	mov.w	fp, #0
 800bf7a:	68a3      	ldr	r3, [r4, #8]
 800bf7c:	6822      	ldr	r2, [r4, #0]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d03d      	beq.n	800bffe <_scanf_i+0x15e>
 800bf82:	6831      	ldr	r1, [r6, #0]
 800bf84:	6960      	ldr	r0, [r4, #20]
 800bf86:	f891 c000 	ldrb.w	ip, [r1]
 800bf8a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800bf8e:	2800      	cmp	r0, #0
 800bf90:	d035      	beq.n	800bffe <_scanf_i+0x15e>
 800bf92:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800bf96:	d124      	bne.n	800bfe2 <_scanf_i+0x142>
 800bf98:	0510      	lsls	r0, r2, #20
 800bf9a:	d522      	bpl.n	800bfe2 <_scanf_i+0x142>
 800bf9c:	f10b 0b01 	add.w	fp, fp, #1
 800bfa0:	f1b9 0f00 	cmp.w	r9, #0
 800bfa4:	d003      	beq.n	800bfae <_scanf_i+0x10e>
 800bfa6:	3301      	adds	r3, #1
 800bfa8:	f109 39ff 	add.w	r9, r9, #4294967295
 800bfac:	60a3      	str	r3, [r4, #8]
 800bfae:	6873      	ldr	r3, [r6, #4]
 800bfb0:	3b01      	subs	r3, #1
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	6073      	str	r3, [r6, #4]
 800bfb6:	dd1b      	ble.n	800bff0 <_scanf_i+0x150>
 800bfb8:	6833      	ldr	r3, [r6, #0]
 800bfba:	3301      	adds	r3, #1
 800bfbc:	6033      	str	r3, [r6, #0]
 800bfbe:	68a3      	ldr	r3, [r4, #8]
 800bfc0:	3b01      	subs	r3, #1
 800bfc2:	60a3      	str	r3, [r4, #8]
 800bfc4:	e7d9      	b.n	800bf7a <_scanf_i+0xda>
 800bfc6:	f1bb 0f02 	cmp.w	fp, #2
 800bfca:	d1ae      	bne.n	800bf2a <_scanf_i+0x8a>
 800bfcc:	6822      	ldr	r2, [r4, #0]
 800bfce:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800bfd2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800bfd6:	d1c4      	bne.n	800bf62 <_scanf_i+0xc2>
 800bfd8:	2110      	movs	r1, #16
 800bfda:	6061      	str	r1, [r4, #4]
 800bfdc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bfe0:	e7a2      	b.n	800bf28 <_scanf_i+0x88>
 800bfe2:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800bfe6:	6022      	str	r2, [r4, #0]
 800bfe8:	780b      	ldrb	r3, [r1, #0]
 800bfea:	f805 3b01 	strb.w	r3, [r5], #1
 800bfee:	e7de      	b.n	800bfae <_scanf_i+0x10e>
 800bff0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800bff4:	4631      	mov	r1, r6
 800bff6:	4650      	mov	r0, sl
 800bff8:	4798      	blx	r3
 800bffa:	2800      	cmp	r0, #0
 800bffc:	d0df      	beq.n	800bfbe <_scanf_i+0x11e>
 800bffe:	6823      	ldr	r3, [r4, #0]
 800c000:	05d9      	lsls	r1, r3, #23
 800c002:	d50d      	bpl.n	800c020 <_scanf_i+0x180>
 800c004:	42bd      	cmp	r5, r7
 800c006:	d909      	bls.n	800c01c <_scanf_i+0x17c>
 800c008:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c00c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c010:	4632      	mov	r2, r6
 800c012:	4650      	mov	r0, sl
 800c014:	4798      	blx	r3
 800c016:	f105 39ff 	add.w	r9, r5, #4294967295
 800c01a:	464d      	mov	r5, r9
 800c01c:	42bd      	cmp	r5, r7
 800c01e:	d028      	beq.n	800c072 <_scanf_i+0x1d2>
 800c020:	6822      	ldr	r2, [r4, #0]
 800c022:	f012 0210 	ands.w	r2, r2, #16
 800c026:	d113      	bne.n	800c050 <_scanf_i+0x1b0>
 800c028:	702a      	strb	r2, [r5, #0]
 800c02a:	6863      	ldr	r3, [r4, #4]
 800c02c:	9e01      	ldr	r6, [sp, #4]
 800c02e:	4639      	mov	r1, r7
 800c030:	4650      	mov	r0, sl
 800c032:	47b0      	blx	r6
 800c034:	f8d8 3000 	ldr.w	r3, [r8]
 800c038:	6821      	ldr	r1, [r4, #0]
 800c03a:	1d1a      	adds	r2, r3, #4
 800c03c:	f8c8 2000 	str.w	r2, [r8]
 800c040:	f011 0f20 	tst.w	r1, #32
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	d00f      	beq.n	800c068 <_scanf_i+0x1c8>
 800c048:	6018      	str	r0, [r3, #0]
 800c04a:	68e3      	ldr	r3, [r4, #12]
 800c04c:	3301      	adds	r3, #1
 800c04e:	60e3      	str	r3, [r4, #12]
 800c050:	6923      	ldr	r3, [r4, #16]
 800c052:	1bed      	subs	r5, r5, r7
 800c054:	445d      	add	r5, fp
 800c056:	442b      	add	r3, r5
 800c058:	6123      	str	r3, [r4, #16]
 800c05a:	2000      	movs	r0, #0
 800c05c:	b007      	add	sp, #28
 800c05e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c062:	f04f 0b00 	mov.w	fp, #0
 800c066:	e7ca      	b.n	800bffe <_scanf_i+0x15e>
 800c068:	07ca      	lsls	r2, r1, #31
 800c06a:	bf4c      	ite	mi
 800c06c:	8018      	strhmi	r0, [r3, #0]
 800c06e:	6018      	strpl	r0, [r3, #0]
 800c070:	e7eb      	b.n	800c04a <_scanf_i+0x1aa>
 800c072:	2001      	movs	r0, #1
 800c074:	e7f2      	b.n	800c05c <_scanf_i+0x1bc>
 800c076:	bf00      	nop
 800c078:	0800dc3c 	.word	0x0800dc3c
 800c07c:	0800b481 	.word	0x0800b481
 800c080:	0800d495 	.word	0x0800d495
 800c084:	0800dce6 	.word	0x0800dce6

0800c088 <__sflush_r>:
 800c088:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c08c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c090:	0716      	lsls	r6, r2, #28
 800c092:	4605      	mov	r5, r0
 800c094:	460c      	mov	r4, r1
 800c096:	d454      	bmi.n	800c142 <__sflush_r+0xba>
 800c098:	684b      	ldr	r3, [r1, #4]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	dc02      	bgt.n	800c0a4 <__sflush_r+0x1c>
 800c09e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	dd48      	ble.n	800c136 <__sflush_r+0xae>
 800c0a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c0a6:	2e00      	cmp	r6, #0
 800c0a8:	d045      	beq.n	800c136 <__sflush_r+0xae>
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c0b0:	682f      	ldr	r7, [r5, #0]
 800c0b2:	6a21      	ldr	r1, [r4, #32]
 800c0b4:	602b      	str	r3, [r5, #0]
 800c0b6:	d030      	beq.n	800c11a <__sflush_r+0x92>
 800c0b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c0ba:	89a3      	ldrh	r3, [r4, #12]
 800c0bc:	0759      	lsls	r1, r3, #29
 800c0be:	d505      	bpl.n	800c0cc <__sflush_r+0x44>
 800c0c0:	6863      	ldr	r3, [r4, #4]
 800c0c2:	1ad2      	subs	r2, r2, r3
 800c0c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c0c6:	b10b      	cbz	r3, 800c0cc <__sflush_r+0x44>
 800c0c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c0ca:	1ad2      	subs	r2, r2, r3
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c0d0:	6a21      	ldr	r1, [r4, #32]
 800c0d2:	4628      	mov	r0, r5
 800c0d4:	47b0      	blx	r6
 800c0d6:	1c43      	adds	r3, r0, #1
 800c0d8:	89a3      	ldrh	r3, [r4, #12]
 800c0da:	d106      	bne.n	800c0ea <__sflush_r+0x62>
 800c0dc:	6829      	ldr	r1, [r5, #0]
 800c0de:	291d      	cmp	r1, #29
 800c0e0:	d82b      	bhi.n	800c13a <__sflush_r+0xb2>
 800c0e2:	4a2a      	ldr	r2, [pc, #168]	@ (800c18c <__sflush_r+0x104>)
 800c0e4:	40ca      	lsrs	r2, r1
 800c0e6:	07d6      	lsls	r6, r2, #31
 800c0e8:	d527      	bpl.n	800c13a <__sflush_r+0xb2>
 800c0ea:	2200      	movs	r2, #0
 800c0ec:	6062      	str	r2, [r4, #4]
 800c0ee:	04d9      	lsls	r1, r3, #19
 800c0f0:	6922      	ldr	r2, [r4, #16]
 800c0f2:	6022      	str	r2, [r4, #0]
 800c0f4:	d504      	bpl.n	800c100 <__sflush_r+0x78>
 800c0f6:	1c42      	adds	r2, r0, #1
 800c0f8:	d101      	bne.n	800c0fe <__sflush_r+0x76>
 800c0fa:	682b      	ldr	r3, [r5, #0]
 800c0fc:	b903      	cbnz	r3, 800c100 <__sflush_r+0x78>
 800c0fe:	6560      	str	r0, [r4, #84]	@ 0x54
 800c100:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c102:	602f      	str	r7, [r5, #0]
 800c104:	b1b9      	cbz	r1, 800c136 <__sflush_r+0xae>
 800c106:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c10a:	4299      	cmp	r1, r3
 800c10c:	d002      	beq.n	800c114 <__sflush_r+0x8c>
 800c10e:	4628      	mov	r0, r5
 800c110:	f7fe fa3c 	bl	800a58c <_free_r>
 800c114:	2300      	movs	r3, #0
 800c116:	6363      	str	r3, [r4, #52]	@ 0x34
 800c118:	e00d      	b.n	800c136 <__sflush_r+0xae>
 800c11a:	2301      	movs	r3, #1
 800c11c:	4628      	mov	r0, r5
 800c11e:	47b0      	blx	r6
 800c120:	4602      	mov	r2, r0
 800c122:	1c50      	adds	r0, r2, #1
 800c124:	d1c9      	bne.n	800c0ba <__sflush_r+0x32>
 800c126:	682b      	ldr	r3, [r5, #0]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d0c6      	beq.n	800c0ba <__sflush_r+0x32>
 800c12c:	2b1d      	cmp	r3, #29
 800c12e:	d001      	beq.n	800c134 <__sflush_r+0xac>
 800c130:	2b16      	cmp	r3, #22
 800c132:	d11e      	bne.n	800c172 <__sflush_r+0xea>
 800c134:	602f      	str	r7, [r5, #0]
 800c136:	2000      	movs	r0, #0
 800c138:	e022      	b.n	800c180 <__sflush_r+0xf8>
 800c13a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c13e:	b21b      	sxth	r3, r3
 800c140:	e01b      	b.n	800c17a <__sflush_r+0xf2>
 800c142:	690f      	ldr	r7, [r1, #16]
 800c144:	2f00      	cmp	r7, #0
 800c146:	d0f6      	beq.n	800c136 <__sflush_r+0xae>
 800c148:	0793      	lsls	r3, r2, #30
 800c14a:	680e      	ldr	r6, [r1, #0]
 800c14c:	bf08      	it	eq
 800c14e:	694b      	ldreq	r3, [r1, #20]
 800c150:	600f      	str	r7, [r1, #0]
 800c152:	bf18      	it	ne
 800c154:	2300      	movne	r3, #0
 800c156:	eba6 0807 	sub.w	r8, r6, r7
 800c15a:	608b      	str	r3, [r1, #8]
 800c15c:	f1b8 0f00 	cmp.w	r8, #0
 800c160:	dde9      	ble.n	800c136 <__sflush_r+0xae>
 800c162:	6a21      	ldr	r1, [r4, #32]
 800c164:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c166:	4643      	mov	r3, r8
 800c168:	463a      	mov	r2, r7
 800c16a:	4628      	mov	r0, r5
 800c16c:	47b0      	blx	r6
 800c16e:	2800      	cmp	r0, #0
 800c170:	dc08      	bgt.n	800c184 <__sflush_r+0xfc>
 800c172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c176:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c17a:	81a3      	strh	r3, [r4, #12]
 800c17c:	f04f 30ff 	mov.w	r0, #4294967295
 800c180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c184:	4407      	add	r7, r0
 800c186:	eba8 0800 	sub.w	r8, r8, r0
 800c18a:	e7e7      	b.n	800c15c <__sflush_r+0xd4>
 800c18c:	20400001 	.word	0x20400001

0800c190 <_fflush_r>:
 800c190:	b538      	push	{r3, r4, r5, lr}
 800c192:	690b      	ldr	r3, [r1, #16]
 800c194:	4605      	mov	r5, r0
 800c196:	460c      	mov	r4, r1
 800c198:	b913      	cbnz	r3, 800c1a0 <_fflush_r+0x10>
 800c19a:	2500      	movs	r5, #0
 800c19c:	4628      	mov	r0, r5
 800c19e:	bd38      	pop	{r3, r4, r5, pc}
 800c1a0:	b118      	cbz	r0, 800c1aa <_fflush_r+0x1a>
 800c1a2:	6a03      	ldr	r3, [r0, #32]
 800c1a4:	b90b      	cbnz	r3, 800c1aa <_fflush_r+0x1a>
 800c1a6:	f7fe f88f 	bl	800a2c8 <__sinit>
 800c1aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d0f3      	beq.n	800c19a <_fflush_r+0xa>
 800c1b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c1b4:	07d0      	lsls	r0, r2, #31
 800c1b6:	d404      	bmi.n	800c1c2 <_fflush_r+0x32>
 800c1b8:	0599      	lsls	r1, r3, #22
 800c1ba:	d402      	bmi.n	800c1c2 <_fflush_r+0x32>
 800c1bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c1be:	f7fe f9dc 	bl	800a57a <__retarget_lock_acquire_recursive>
 800c1c2:	4628      	mov	r0, r5
 800c1c4:	4621      	mov	r1, r4
 800c1c6:	f7ff ff5f 	bl	800c088 <__sflush_r>
 800c1ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c1cc:	07da      	lsls	r2, r3, #31
 800c1ce:	4605      	mov	r5, r0
 800c1d0:	d4e4      	bmi.n	800c19c <_fflush_r+0xc>
 800c1d2:	89a3      	ldrh	r3, [r4, #12]
 800c1d4:	059b      	lsls	r3, r3, #22
 800c1d6:	d4e1      	bmi.n	800c19c <_fflush_r+0xc>
 800c1d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c1da:	f7fe f9cf 	bl	800a57c <__retarget_lock_release_recursive>
 800c1de:	e7dd      	b.n	800c19c <_fflush_r+0xc>

0800c1e0 <__sccl>:
 800c1e0:	b570      	push	{r4, r5, r6, lr}
 800c1e2:	780b      	ldrb	r3, [r1, #0]
 800c1e4:	4604      	mov	r4, r0
 800c1e6:	2b5e      	cmp	r3, #94	@ 0x5e
 800c1e8:	bf0b      	itete	eq
 800c1ea:	784b      	ldrbeq	r3, [r1, #1]
 800c1ec:	1c4a      	addne	r2, r1, #1
 800c1ee:	1c8a      	addeq	r2, r1, #2
 800c1f0:	2100      	movne	r1, #0
 800c1f2:	bf08      	it	eq
 800c1f4:	2101      	moveq	r1, #1
 800c1f6:	3801      	subs	r0, #1
 800c1f8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800c1fc:	f800 1f01 	strb.w	r1, [r0, #1]!
 800c200:	42a8      	cmp	r0, r5
 800c202:	d1fb      	bne.n	800c1fc <__sccl+0x1c>
 800c204:	b90b      	cbnz	r3, 800c20a <__sccl+0x2a>
 800c206:	1e50      	subs	r0, r2, #1
 800c208:	bd70      	pop	{r4, r5, r6, pc}
 800c20a:	f081 0101 	eor.w	r1, r1, #1
 800c20e:	54e1      	strb	r1, [r4, r3]
 800c210:	4610      	mov	r0, r2
 800c212:	4602      	mov	r2, r0
 800c214:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c218:	2d2d      	cmp	r5, #45	@ 0x2d
 800c21a:	d005      	beq.n	800c228 <__sccl+0x48>
 800c21c:	2d5d      	cmp	r5, #93	@ 0x5d
 800c21e:	d016      	beq.n	800c24e <__sccl+0x6e>
 800c220:	2d00      	cmp	r5, #0
 800c222:	d0f1      	beq.n	800c208 <__sccl+0x28>
 800c224:	462b      	mov	r3, r5
 800c226:	e7f2      	b.n	800c20e <__sccl+0x2e>
 800c228:	7846      	ldrb	r6, [r0, #1]
 800c22a:	2e5d      	cmp	r6, #93	@ 0x5d
 800c22c:	d0fa      	beq.n	800c224 <__sccl+0x44>
 800c22e:	42b3      	cmp	r3, r6
 800c230:	dcf8      	bgt.n	800c224 <__sccl+0x44>
 800c232:	3002      	adds	r0, #2
 800c234:	461a      	mov	r2, r3
 800c236:	3201      	adds	r2, #1
 800c238:	4296      	cmp	r6, r2
 800c23a:	54a1      	strb	r1, [r4, r2]
 800c23c:	dcfb      	bgt.n	800c236 <__sccl+0x56>
 800c23e:	1af2      	subs	r2, r6, r3
 800c240:	3a01      	subs	r2, #1
 800c242:	1c5d      	adds	r5, r3, #1
 800c244:	42b3      	cmp	r3, r6
 800c246:	bfa8      	it	ge
 800c248:	2200      	movge	r2, #0
 800c24a:	18ab      	adds	r3, r5, r2
 800c24c:	e7e1      	b.n	800c212 <__sccl+0x32>
 800c24e:	4610      	mov	r0, r2
 800c250:	e7da      	b.n	800c208 <__sccl+0x28>

0800c252 <__submore>:
 800c252:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c256:	460c      	mov	r4, r1
 800c258:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c25a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c25e:	4299      	cmp	r1, r3
 800c260:	d11d      	bne.n	800c29e <__submore+0x4c>
 800c262:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800c266:	f7fe f9fd 	bl	800a664 <_malloc_r>
 800c26a:	b918      	cbnz	r0, 800c274 <__submore+0x22>
 800c26c:	f04f 30ff 	mov.w	r0, #4294967295
 800c270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c274:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c278:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c27a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800c27e:	6360      	str	r0, [r4, #52]	@ 0x34
 800c280:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800c284:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800c288:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800c28c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800c290:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800c294:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800c298:	6020      	str	r0, [r4, #0]
 800c29a:	2000      	movs	r0, #0
 800c29c:	e7e8      	b.n	800c270 <__submore+0x1e>
 800c29e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800c2a0:	0077      	lsls	r7, r6, #1
 800c2a2:	463a      	mov	r2, r7
 800c2a4:	f001 f85a 	bl	800d35c <_realloc_r>
 800c2a8:	4605      	mov	r5, r0
 800c2aa:	2800      	cmp	r0, #0
 800c2ac:	d0de      	beq.n	800c26c <__submore+0x1a>
 800c2ae:	eb00 0806 	add.w	r8, r0, r6
 800c2b2:	4601      	mov	r1, r0
 800c2b4:	4632      	mov	r2, r6
 800c2b6:	4640      	mov	r0, r8
 800c2b8:	f000 f842 	bl	800c340 <memcpy>
 800c2bc:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800c2c0:	f8c4 8000 	str.w	r8, [r4]
 800c2c4:	e7e9      	b.n	800c29a <__submore+0x48>

0800c2c6 <memmove>:
 800c2c6:	4288      	cmp	r0, r1
 800c2c8:	b510      	push	{r4, lr}
 800c2ca:	eb01 0402 	add.w	r4, r1, r2
 800c2ce:	d902      	bls.n	800c2d6 <memmove+0x10>
 800c2d0:	4284      	cmp	r4, r0
 800c2d2:	4623      	mov	r3, r4
 800c2d4:	d807      	bhi.n	800c2e6 <memmove+0x20>
 800c2d6:	1e43      	subs	r3, r0, #1
 800c2d8:	42a1      	cmp	r1, r4
 800c2da:	d008      	beq.n	800c2ee <memmove+0x28>
 800c2dc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c2e0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c2e4:	e7f8      	b.n	800c2d8 <memmove+0x12>
 800c2e6:	4402      	add	r2, r0
 800c2e8:	4601      	mov	r1, r0
 800c2ea:	428a      	cmp	r2, r1
 800c2ec:	d100      	bne.n	800c2f0 <memmove+0x2a>
 800c2ee:	bd10      	pop	{r4, pc}
 800c2f0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c2f4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c2f8:	e7f7      	b.n	800c2ea <memmove+0x24>

0800c2fa <strncmp>:
 800c2fa:	b510      	push	{r4, lr}
 800c2fc:	b16a      	cbz	r2, 800c31a <strncmp+0x20>
 800c2fe:	3901      	subs	r1, #1
 800c300:	1884      	adds	r4, r0, r2
 800c302:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c306:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c30a:	429a      	cmp	r2, r3
 800c30c:	d103      	bne.n	800c316 <strncmp+0x1c>
 800c30e:	42a0      	cmp	r0, r4
 800c310:	d001      	beq.n	800c316 <strncmp+0x1c>
 800c312:	2a00      	cmp	r2, #0
 800c314:	d1f5      	bne.n	800c302 <strncmp+0x8>
 800c316:	1ad0      	subs	r0, r2, r3
 800c318:	bd10      	pop	{r4, pc}
 800c31a:	4610      	mov	r0, r2
 800c31c:	e7fc      	b.n	800c318 <strncmp+0x1e>
	...

0800c320 <_sbrk_r>:
 800c320:	b538      	push	{r3, r4, r5, lr}
 800c322:	4d06      	ldr	r5, [pc, #24]	@ (800c33c <_sbrk_r+0x1c>)
 800c324:	2300      	movs	r3, #0
 800c326:	4604      	mov	r4, r0
 800c328:	4608      	mov	r0, r1
 800c32a:	602b      	str	r3, [r5, #0]
 800c32c:	f7f8 fe94 	bl	8005058 <_sbrk>
 800c330:	1c43      	adds	r3, r0, #1
 800c332:	d102      	bne.n	800c33a <_sbrk_r+0x1a>
 800c334:	682b      	ldr	r3, [r5, #0]
 800c336:	b103      	cbz	r3, 800c33a <_sbrk_r+0x1a>
 800c338:	6023      	str	r3, [r4, #0]
 800c33a:	bd38      	pop	{r3, r4, r5, pc}
 800c33c:	20012858 	.word	0x20012858

0800c340 <memcpy>:
 800c340:	440a      	add	r2, r1
 800c342:	4291      	cmp	r1, r2
 800c344:	f100 33ff 	add.w	r3, r0, #4294967295
 800c348:	d100      	bne.n	800c34c <memcpy+0xc>
 800c34a:	4770      	bx	lr
 800c34c:	b510      	push	{r4, lr}
 800c34e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c352:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c356:	4291      	cmp	r1, r2
 800c358:	d1f9      	bne.n	800c34e <memcpy+0xe>
 800c35a:	bd10      	pop	{r4, pc}
 800c35c:	0000      	movs	r0, r0
	...

0800c360 <nan>:
 800c360:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c368 <nan+0x8>
 800c364:	4770      	bx	lr
 800c366:	bf00      	nop
 800c368:	00000000 	.word	0x00000000
 800c36c:	7ff80000 	.word	0x7ff80000

0800c370 <rshift>:
 800c370:	6903      	ldr	r3, [r0, #16]
 800c372:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c376:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c37a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c37e:	f100 0414 	add.w	r4, r0, #20
 800c382:	dd45      	ble.n	800c410 <rshift+0xa0>
 800c384:	f011 011f 	ands.w	r1, r1, #31
 800c388:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c38c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c390:	d10c      	bne.n	800c3ac <rshift+0x3c>
 800c392:	f100 0710 	add.w	r7, r0, #16
 800c396:	4629      	mov	r1, r5
 800c398:	42b1      	cmp	r1, r6
 800c39a:	d334      	bcc.n	800c406 <rshift+0x96>
 800c39c:	1a9b      	subs	r3, r3, r2
 800c39e:	009b      	lsls	r3, r3, #2
 800c3a0:	1eea      	subs	r2, r5, #3
 800c3a2:	4296      	cmp	r6, r2
 800c3a4:	bf38      	it	cc
 800c3a6:	2300      	movcc	r3, #0
 800c3a8:	4423      	add	r3, r4
 800c3aa:	e015      	b.n	800c3d8 <rshift+0x68>
 800c3ac:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c3b0:	f1c1 0820 	rsb	r8, r1, #32
 800c3b4:	40cf      	lsrs	r7, r1
 800c3b6:	f105 0e04 	add.w	lr, r5, #4
 800c3ba:	46a1      	mov	r9, r4
 800c3bc:	4576      	cmp	r6, lr
 800c3be:	46f4      	mov	ip, lr
 800c3c0:	d815      	bhi.n	800c3ee <rshift+0x7e>
 800c3c2:	1a9a      	subs	r2, r3, r2
 800c3c4:	0092      	lsls	r2, r2, #2
 800c3c6:	3a04      	subs	r2, #4
 800c3c8:	3501      	adds	r5, #1
 800c3ca:	42ae      	cmp	r6, r5
 800c3cc:	bf38      	it	cc
 800c3ce:	2200      	movcc	r2, #0
 800c3d0:	18a3      	adds	r3, r4, r2
 800c3d2:	50a7      	str	r7, [r4, r2]
 800c3d4:	b107      	cbz	r7, 800c3d8 <rshift+0x68>
 800c3d6:	3304      	adds	r3, #4
 800c3d8:	1b1a      	subs	r2, r3, r4
 800c3da:	42a3      	cmp	r3, r4
 800c3dc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c3e0:	bf08      	it	eq
 800c3e2:	2300      	moveq	r3, #0
 800c3e4:	6102      	str	r2, [r0, #16]
 800c3e6:	bf08      	it	eq
 800c3e8:	6143      	streq	r3, [r0, #20]
 800c3ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c3ee:	f8dc c000 	ldr.w	ip, [ip]
 800c3f2:	fa0c fc08 	lsl.w	ip, ip, r8
 800c3f6:	ea4c 0707 	orr.w	r7, ip, r7
 800c3fa:	f849 7b04 	str.w	r7, [r9], #4
 800c3fe:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c402:	40cf      	lsrs	r7, r1
 800c404:	e7da      	b.n	800c3bc <rshift+0x4c>
 800c406:	f851 cb04 	ldr.w	ip, [r1], #4
 800c40a:	f847 cf04 	str.w	ip, [r7, #4]!
 800c40e:	e7c3      	b.n	800c398 <rshift+0x28>
 800c410:	4623      	mov	r3, r4
 800c412:	e7e1      	b.n	800c3d8 <rshift+0x68>

0800c414 <__hexdig_fun>:
 800c414:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c418:	2b09      	cmp	r3, #9
 800c41a:	d802      	bhi.n	800c422 <__hexdig_fun+0xe>
 800c41c:	3820      	subs	r0, #32
 800c41e:	b2c0      	uxtb	r0, r0
 800c420:	4770      	bx	lr
 800c422:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c426:	2b05      	cmp	r3, #5
 800c428:	d801      	bhi.n	800c42e <__hexdig_fun+0x1a>
 800c42a:	3847      	subs	r0, #71	@ 0x47
 800c42c:	e7f7      	b.n	800c41e <__hexdig_fun+0xa>
 800c42e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c432:	2b05      	cmp	r3, #5
 800c434:	d801      	bhi.n	800c43a <__hexdig_fun+0x26>
 800c436:	3827      	subs	r0, #39	@ 0x27
 800c438:	e7f1      	b.n	800c41e <__hexdig_fun+0xa>
 800c43a:	2000      	movs	r0, #0
 800c43c:	4770      	bx	lr
	...

0800c440 <__gethex>:
 800c440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c444:	b085      	sub	sp, #20
 800c446:	468a      	mov	sl, r1
 800c448:	9302      	str	r3, [sp, #8]
 800c44a:	680b      	ldr	r3, [r1, #0]
 800c44c:	9001      	str	r0, [sp, #4]
 800c44e:	4690      	mov	r8, r2
 800c450:	1c9c      	adds	r4, r3, #2
 800c452:	46a1      	mov	r9, r4
 800c454:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c458:	2830      	cmp	r0, #48	@ 0x30
 800c45a:	d0fa      	beq.n	800c452 <__gethex+0x12>
 800c45c:	eba9 0303 	sub.w	r3, r9, r3
 800c460:	f1a3 0b02 	sub.w	fp, r3, #2
 800c464:	f7ff ffd6 	bl	800c414 <__hexdig_fun>
 800c468:	4605      	mov	r5, r0
 800c46a:	2800      	cmp	r0, #0
 800c46c:	d168      	bne.n	800c540 <__gethex+0x100>
 800c46e:	49a0      	ldr	r1, [pc, #640]	@ (800c6f0 <__gethex+0x2b0>)
 800c470:	2201      	movs	r2, #1
 800c472:	4648      	mov	r0, r9
 800c474:	f7ff ff41 	bl	800c2fa <strncmp>
 800c478:	4607      	mov	r7, r0
 800c47a:	2800      	cmp	r0, #0
 800c47c:	d167      	bne.n	800c54e <__gethex+0x10e>
 800c47e:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c482:	4626      	mov	r6, r4
 800c484:	f7ff ffc6 	bl	800c414 <__hexdig_fun>
 800c488:	2800      	cmp	r0, #0
 800c48a:	d062      	beq.n	800c552 <__gethex+0x112>
 800c48c:	4623      	mov	r3, r4
 800c48e:	7818      	ldrb	r0, [r3, #0]
 800c490:	2830      	cmp	r0, #48	@ 0x30
 800c492:	4699      	mov	r9, r3
 800c494:	f103 0301 	add.w	r3, r3, #1
 800c498:	d0f9      	beq.n	800c48e <__gethex+0x4e>
 800c49a:	f7ff ffbb 	bl	800c414 <__hexdig_fun>
 800c49e:	fab0 f580 	clz	r5, r0
 800c4a2:	096d      	lsrs	r5, r5, #5
 800c4a4:	f04f 0b01 	mov.w	fp, #1
 800c4a8:	464a      	mov	r2, r9
 800c4aa:	4616      	mov	r6, r2
 800c4ac:	3201      	adds	r2, #1
 800c4ae:	7830      	ldrb	r0, [r6, #0]
 800c4b0:	f7ff ffb0 	bl	800c414 <__hexdig_fun>
 800c4b4:	2800      	cmp	r0, #0
 800c4b6:	d1f8      	bne.n	800c4aa <__gethex+0x6a>
 800c4b8:	498d      	ldr	r1, [pc, #564]	@ (800c6f0 <__gethex+0x2b0>)
 800c4ba:	2201      	movs	r2, #1
 800c4bc:	4630      	mov	r0, r6
 800c4be:	f7ff ff1c 	bl	800c2fa <strncmp>
 800c4c2:	2800      	cmp	r0, #0
 800c4c4:	d13f      	bne.n	800c546 <__gethex+0x106>
 800c4c6:	b944      	cbnz	r4, 800c4da <__gethex+0x9a>
 800c4c8:	1c74      	adds	r4, r6, #1
 800c4ca:	4622      	mov	r2, r4
 800c4cc:	4616      	mov	r6, r2
 800c4ce:	3201      	adds	r2, #1
 800c4d0:	7830      	ldrb	r0, [r6, #0]
 800c4d2:	f7ff ff9f 	bl	800c414 <__hexdig_fun>
 800c4d6:	2800      	cmp	r0, #0
 800c4d8:	d1f8      	bne.n	800c4cc <__gethex+0x8c>
 800c4da:	1ba4      	subs	r4, r4, r6
 800c4dc:	00a7      	lsls	r7, r4, #2
 800c4de:	7833      	ldrb	r3, [r6, #0]
 800c4e0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c4e4:	2b50      	cmp	r3, #80	@ 0x50
 800c4e6:	d13e      	bne.n	800c566 <__gethex+0x126>
 800c4e8:	7873      	ldrb	r3, [r6, #1]
 800c4ea:	2b2b      	cmp	r3, #43	@ 0x2b
 800c4ec:	d033      	beq.n	800c556 <__gethex+0x116>
 800c4ee:	2b2d      	cmp	r3, #45	@ 0x2d
 800c4f0:	d034      	beq.n	800c55c <__gethex+0x11c>
 800c4f2:	1c71      	adds	r1, r6, #1
 800c4f4:	2400      	movs	r4, #0
 800c4f6:	7808      	ldrb	r0, [r1, #0]
 800c4f8:	f7ff ff8c 	bl	800c414 <__hexdig_fun>
 800c4fc:	1e43      	subs	r3, r0, #1
 800c4fe:	b2db      	uxtb	r3, r3
 800c500:	2b18      	cmp	r3, #24
 800c502:	d830      	bhi.n	800c566 <__gethex+0x126>
 800c504:	f1a0 0210 	sub.w	r2, r0, #16
 800c508:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c50c:	f7ff ff82 	bl	800c414 <__hexdig_fun>
 800c510:	f100 3cff 	add.w	ip, r0, #4294967295
 800c514:	fa5f fc8c 	uxtb.w	ip, ip
 800c518:	f1bc 0f18 	cmp.w	ip, #24
 800c51c:	f04f 030a 	mov.w	r3, #10
 800c520:	d91e      	bls.n	800c560 <__gethex+0x120>
 800c522:	b104      	cbz	r4, 800c526 <__gethex+0xe6>
 800c524:	4252      	negs	r2, r2
 800c526:	4417      	add	r7, r2
 800c528:	f8ca 1000 	str.w	r1, [sl]
 800c52c:	b1ed      	cbz	r5, 800c56a <__gethex+0x12a>
 800c52e:	f1bb 0f00 	cmp.w	fp, #0
 800c532:	bf0c      	ite	eq
 800c534:	2506      	moveq	r5, #6
 800c536:	2500      	movne	r5, #0
 800c538:	4628      	mov	r0, r5
 800c53a:	b005      	add	sp, #20
 800c53c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c540:	2500      	movs	r5, #0
 800c542:	462c      	mov	r4, r5
 800c544:	e7b0      	b.n	800c4a8 <__gethex+0x68>
 800c546:	2c00      	cmp	r4, #0
 800c548:	d1c7      	bne.n	800c4da <__gethex+0x9a>
 800c54a:	4627      	mov	r7, r4
 800c54c:	e7c7      	b.n	800c4de <__gethex+0x9e>
 800c54e:	464e      	mov	r6, r9
 800c550:	462f      	mov	r7, r5
 800c552:	2501      	movs	r5, #1
 800c554:	e7c3      	b.n	800c4de <__gethex+0x9e>
 800c556:	2400      	movs	r4, #0
 800c558:	1cb1      	adds	r1, r6, #2
 800c55a:	e7cc      	b.n	800c4f6 <__gethex+0xb6>
 800c55c:	2401      	movs	r4, #1
 800c55e:	e7fb      	b.n	800c558 <__gethex+0x118>
 800c560:	fb03 0002 	mla	r0, r3, r2, r0
 800c564:	e7ce      	b.n	800c504 <__gethex+0xc4>
 800c566:	4631      	mov	r1, r6
 800c568:	e7de      	b.n	800c528 <__gethex+0xe8>
 800c56a:	eba6 0309 	sub.w	r3, r6, r9
 800c56e:	3b01      	subs	r3, #1
 800c570:	4629      	mov	r1, r5
 800c572:	2b07      	cmp	r3, #7
 800c574:	dc0a      	bgt.n	800c58c <__gethex+0x14c>
 800c576:	9801      	ldr	r0, [sp, #4]
 800c578:	f000 fa46 	bl	800ca08 <_Balloc>
 800c57c:	4604      	mov	r4, r0
 800c57e:	b940      	cbnz	r0, 800c592 <__gethex+0x152>
 800c580:	4b5c      	ldr	r3, [pc, #368]	@ (800c6f4 <__gethex+0x2b4>)
 800c582:	4602      	mov	r2, r0
 800c584:	21e4      	movs	r1, #228	@ 0xe4
 800c586:	485c      	ldr	r0, [pc, #368]	@ (800c6f8 <__gethex+0x2b8>)
 800c588:	f000 ff94 	bl	800d4b4 <__assert_func>
 800c58c:	3101      	adds	r1, #1
 800c58e:	105b      	asrs	r3, r3, #1
 800c590:	e7ef      	b.n	800c572 <__gethex+0x132>
 800c592:	f100 0a14 	add.w	sl, r0, #20
 800c596:	2300      	movs	r3, #0
 800c598:	4655      	mov	r5, sl
 800c59a:	469b      	mov	fp, r3
 800c59c:	45b1      	cmp	r9, r6
 800c59e:	d337      	bcc.n	800c610 <__gethex+0x1d0>
 800c5a0:	f845 bb04 	str.w	fp, [r5], #4
 800c5a4:	eba5 050a 	sub.w	r5, r5, sl
 800c5a8:	10ad      	asrs	r5, r5, #2
 800c5aa:	6125      	str	r5, [r4, #16]
 800c5ac:	4658      	mov	r0, fp
 800c5ae:	f000 fb1d 	bl	800cbec <__hi0bits>
 800c5b2:	016d      	lsls	r5, r5, #5
 800c5b4:	f8d8 6000 	ldr.w	r6, [r8]
 800c5b8:	1a2d      	subs	r5, r5, r0
 800c5ba:	42b5      	cmp	r5, r6
 800c5bc:	dd54      	ble.n	800c668 <__gethex+0x228>
 800c5be:	1bad      	subs	r5, r5, r6
 800c5c0:	4629      	mov	r1, r5
 800c5c2:	4620      	mov	r0, r4
 800c5c4:	f000 fea9 	bl	800d31a <__any_on>
 800c5c8:	4681      	mov	r9, r0
 800c5ca:	b178      	cbz	r0, 800c5ec <__gethex+0x1ac>
 800c5cc:	1e6b      	subs	r3, r5, #1
 800c5ce:	1159      	asrs	r1, r3, #5
 800c5d0:	f003 021f 	and.w	r2, r3, #31
 800c5d4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c5d8:	f04f 0901 	mov.w	r9, #1
 800c5dc:	fa09 f202 	lsl.w	r2, r9, r2
 800c5e0:	420a      	tst	r2, r1
 800c5e2:	d003      	beq.n	800c5ec <__gethex+0x1ac>
 800c5e4:	454b      	cmp	r3, r9
 800c5e6:	dc36      	bgt.n	800c656 <__gethex+0x216>
 800c5e8:	f04f 0902 	mov.w	r9, #2
 800c5ec:	4629      	mov	r1, r5
 800c5ee:	4620      	mov	r0, r4
 800c5f0:	f7ff febe 	bl	800c370 <rshift>
 800c5f4:	442f      	add	r7, r5
 800c5f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c5fa:	42bb      	cmp	r3, r7
 800c5fc:	da42      	bge.n	800c684 <__gethex+0x244>
 800c5fe:	9801      	ldr	r0, [sp, #4]
 800c600:	4621      	mov	r1, r4
 800c602:	f000 fa41 	bl	800ca88 <_Bfree>
 800c606:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c608:	2300      	movs	r3, #0
 800c60a:	6013      	str	r3, [r2, #0]
 800c60c:	25a3      	movs	r5, #163	@ 0xa3
 800c60e:	e793      	b.n	800c538 <__gethex+0xf8>
 800c610:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c614:	2a2e      	cmp	r2, #46	@ 0x2e
 800c616:	d012      	beq.n	800c63e <__gethex+0x1fe>
 800c618:	2b20      	cmp	r3, #32
 800c61a:	d104      	bne.n	800c626 <__gethex+0x1e6>
 800c61c:	f845 bb04 	str.w	fp, [r5], #4
 800c620:	f04f 0b00 	mov.w	fp, #0
 800c624:	465b      	mov	r3, fp
 800c626:	7830      	ldrb	r0, [r6, #0]
 800c628:	9303      	str	r3, [sp, #12]
 800c62a:	f7ff fef3 	bl	800c414 <__hexdig_fun>
 800c62e:	9b03      	ldr	r3, [sp, #12]
 800c630:	f000 000f 	and.w	r0, r0, #15
 800c634:	4098      	lsls	r0, r3
 800c636:	ea4b 0b00 	orr.w	fp, fp, r0
 800c63a:	3304      	adds	r3, #4
 800c63c:	e7ae      	b.n	800c59c <__gethex+0x15c>
 800c63e:	45b1      	cmp	r9, r6
 800c640:	d8ea      	bhi.n	800c618 <__gethex+0x1d8>
 800c642:	492b      	ldr	r1, [pc, #172]	@ (800c6f0 <__gethex+0x2b0>)
 800c644:	9303      	str	r3, [sp, #12]
 800c646:	2201      	movs	r2, #1
 800c648:	4630      	mov	r0, r6
 800c64a:	f7ff fe56 	bl	800c2fa <strncmp>
 800c64e:	9b03      	ldr	r3, [sp, #12]
 800c650:	2800      	cmp	r0, #0
 800c652:	d1e1      	bne.n	800c618 <__gethex+0x1d8>
 800c654:	e7a2      	b.n	800c59c <__gethex+0x15c>
 800c656:	1ea9      	subs	r1, r5, #2
 800c658:	4620      	mov	r0, r4
 800c65a:	f000 fe5e 	bl	800d31a <__any_on>
 800c65e:	2800      	cmp	r0, #0
 800c660:	d0c2      	beq.n	800c5e8 <__gethex+0x1a8>
 800c662:	f04f 0903 	mov.w	r9, #3
 800c666:	e7c1      	b.n	800c5ec <__gethex+0x1ac>
 800c668:	da09      	bge.n	800c67e <__gethex+0x23e>
 800c66a:	1b75      	subs	r5, r6, r5
 800c66c:	4621      	mov	r1, r4
 800c66e:	9801      	ldr	r0, [sp, #4]
 800c670:	462a      	mov	r2, r5
 800c672:	f000 fc19 	bl	800cea8 <__lshift>
 800c676:	1b7f      	subs	r7, r7, r5
 800c678:	4604      	mov	r4, r0
 800c67a:	f100 0a14 	add.w	sl, r0, #20
 800c67e:	f04f 0900 	mov.w	r9, #0
 800c682:	e7b8      	b.n	800c5f6 <__gethex+0x1b6>
 800c684:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c688:	42bd      	cmp	r5, r7
 800c68a:	dd6f      	ble.n	800c76c <__gethex+0x32c>
 800c68c:	1bed      	subs	r5, r5, r7
 800c68e:	42ae      	cmp	r6, r5
 800c690:	dc34      	bgt.n	800c6fc <__gethex+0x2bc>
 800c692:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c696:	2b02      	cmp	r3, #2
 800c698:	d022      	beq.n	800c6e0 <__gethex+0x2a0>
 800c69a:	2b03      	cmp	r3, #3
 800c69c:	d024      	beq.n	800c6e8 <__gethex+0x2a8>
 800c69e:	2b01      	cmp	r3, #1
 800c6a0:	d115      	bne.n	800c6ce <__gethex+0x28e>
 800c6a2:	42ae      	cmp	r6, r5
 800c6a4:	d113      	bne.n	800c6ce <__gethex+0x28e>
 800c6a6:	2e01      	cmp	r6, #1
 800c6a8:	d10b      	bne.n	800c6c2 <__gethex+0x282>
 800c6aa:	9a02      	ldr	r2, [sp, #8]
 800c6ac:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c6b0:	6013      	str	r3, [r2, #0]
 800c6b2:	2301      	movs	r3, #1
 800c6b4:	6123      	str	r3, [r4, #16]
 800c6b6:	f8ca 3000 	str.w	r3, [sl]
 800c6ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c6bc:	2562      	movs	r5, #98	@ 0x62
 800c6be:	601c      	str	r4, [r3, #0]
 800c6c0:	e73a      	b.n	800c538 <__gethex+0xf8>
 800c6c2:	1e71      	subs	r1, r6, #1
 800c6c4:	4620      	mov	r0, r4
 800c6c6:	f000 fe28 	bl	800d31a <__any_on>
 800c6ca:	2800      	cmp	r0, #0
 800c6cc:	d1ed      	bne.n	800c6aa <__gethex+0x26a>
 800c6ce:	9801      	ldr	r0, [sp, #4]
 800c6d0:	4621      	mov	r1, r4
 800c6d2:	f000 f9d9 	bl	800ca88 <_Bfree>
 800c6d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c6d8:	2300      	movs	r3, #0
 800c6da:	6013      	str	r3, [r2, #0]
 800c6dc:	2550      	movs	r5, #80	@ 0x50
 800c6de:	e72b      	b.n	800c538 <__gethex+0xf8>
 800c6e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d1f3      	bne.n	800c6ce <__gethex+0x28e>
 800c6e6:	e7e0      	b.n	800c6aa <__gethex+0x26a>
 800c6e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d1dd      	bne.n	800c6aa <__gethex+0x26a>
 800c6ee:	e7ee      	b.n	800c6ce <__gethex+0x28e>
 800c6f0:	0800dc95 	.word	0x0800dc95
 800c6f4:	0800dcf9 	.word	0x0800dcf9
 800c6f8:	0800dd0a 	.word	0x0800dd0a
 800c6fc:	1e6f      	subs	r7, r5, #1
 800c6fe:	f1b9 0f00 	cmp.w	r9, #0
 800c702:	d130      	bne.n	800c766 <__gethex+0x326>
 800c704:	b127      	cbz	r7, 800c710 <__gethex+0x2d0>
 800c706:	4639      	mov	r1, r7
 800c708:	4620      	mov	r0, r4
 800c70a:	f000 fe06 	bl	800d31a <__any_on>
 800c70e:	4681      	mov	r9, r0
 800c710:	117a      	asrs	r2, r7, #5
 800c712:	2301      	movs	r3, #1
 800c714:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c718:	f007 071f 	and.w	r7, r7, #31
 800c71c:	40bb      	lsls	r3, r7
 800c71e:	4213      	tst	r3, r2
 800c720:	4629      	mov	r1, r5
 800c722:	4620      	mov	r0, r4
 800c724:	bf18      	it	ne
 800c726:	f049 0902 	orrne.w	r9, r9, #2
 800c72a:	f7ff fe21 	bl	800c370 <rshift>
 800c72e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c732:	1b76      	subs	r6, r6, r5
 800c734:	2502      	movs	r5, #2
 800c736:	f1b9 0f00 	cmp.w	r9, #0
 800c73a:	d047      	beq.n	800c7cc <__gethex+0x38c>
 800c73c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c740:	2b02      	cmp	r3, #2
 800c742:	d015      	beq.n	800c770 <__gethex+0x330>
 800c744:	2b03      	cmp	r3, #3
 800c746:	d017      	beq.n	800c778 <__gethex+0x338>
 800c748:	2b01      	cmp	r3, #1
 800c74a:	d109      	bne.n	800c760 <__gethex+0x320>
 800c74c:	f019 0f02 	tst.w	r9, #2
 800c750:	d006      	beq.n	800c760 <__gethex+0x320>
 800c752:	f8da 3000 	ldr.w	r3, [sl]
 800c756:	ea49 0903 	orr.w	r9, r9, r3
 800c75a:	f019 0f01 	tst.w	r9, #1
 800c75e:	d10e      	bne.n	800c77e <__gethex+0x33e>
 800c760:	f045 0510 	orr.w	r5, r5, #16
 800c764:	e032      	b.n	800c7cc <__gethex+0x38c>
 800c766:	f04f 0901 	mov.w	r9, #1
 800c76a:	e7d1      	b.n	800c710 <__gethex+0x2d0>
 800c76c:	2501      	movs	r5, #1
 800c76e:	e7e2      	b.n	800c736 <__gethex+0x2f6>
 800c770:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c772:	f1c3 0301 	rsb	r3, r3, #1
 800c776:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c778:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d0f0      	beq.n	800c760 <__gethex+0x320>
 800c77e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c782:	f104 0314 	add.w	r3, r4, #20
 800c786:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c78a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c78e:	f04f 0c00 	mov.w	ip, #0
 800c792:	4618      	mov	r0, r3
 800c794:	f853 2b04 	ldr.w	r2, [r3], #4
 800c798:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c79c:	d01b      	beq.n	800c7d6 <__gethex+0x396>
 800c79e:	3201      	adds	r2, #1
 800c7a0:	6002      	str	r2, [r0, #0]
 800c7a2:	2d02      	cmp	r5, #2
 800c7a4:	f104 0314 	add.w	r3, r4, #20
 800c7a8:	d13c      	bne.n	800c824 <__gethex+0x3e4>
 800c7aa:	f8d8 2000 	ldr.w	r2, [r8]
 800c7ae:	3a01      	subs	r2, #1
 800c7b0:	42b2      	cmp	r2, r6
 800c7b2:	d109      	bne.n	800c7c8 <__gethex+0x388>
 800c7b4:	1171      	asrs	r1, r6, #5
 800c7b6:	2201      	movs	r2, #1
 800c7b8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c7bc:	f006 061f 	and.w	r6, r6, #31
 800c7c0:	fa02 f606 	lsl.w	r6, r2, r6
 800c7c4:	421e      	tst	r6, r3
 800c7c6:	d13a      	bne.n	800c83e <__gethex+0x3fe>
 800c7c8:	f045 0520 	orr.w	r5, r5, #32
 800c7cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c7ce:	601c      	str	r4, [r3, #0]
 800c7d0:	9b02      	ldr	r3, [sp, #8]
 800c7d2:	601f      	str	r7, [r3, #0]
 800c7d4:	e6b0      	b.n	800c538 <__gethex+0xf8>
 800c7d6:	4299      	cmp	r1, r3
 800c7d8:	f843 cc04 	str.w	ip, [r3, #-4]
 800c7dc:	d8d9      	bhi.n	800c792 <__gethex+0x352>
 800c7de:	68a3      	ldr	r3, [r4, #8]
 800c7e0:	459b      	cmp	fp, r3
 800c7e2:	db17      	blt.n	800c814 <__gethex+0x3d4>
 800c7e4:	6861      	ldr	r1, [r4, #4]
 800c7e6:	9801      	ldr	r0, [sp, #4]
 800c7e8:	3101      	adds	r1, #1
 800c7ea:	f000 f90d 	bl	800ca08 <_Balloc>
 800c7ee:	4681      	mov	r9, r0
 800c7f0:	b918      	cbnz	r0, 800c7fa <__gethex+0x3ba>
 800c7f2:	4b1a      	ldr	r3, [pc, #104]	@ (800c85c <__gethex+0x41c>)
 800c7f4:	4602      	mov	r2, r0
 800c7f6:	2184      	movs	r1, #132	@ 0x84
 800c7f8:	e6c5      	b.n	800c586 <__gethex+0x146>
 800c7fa:	6922      	ldr	r2, [r4, #16]
 800c7fc:	3202      	adds	r2, #2
 800c7fe:	f104 010c 	add.w	r1, r4, #12
 800c802:	0092      	lsls	r2, r2, #2
 800c804:	300c      	adds	r0, #12
 800c806:	f7ff fd9b 	bl	800c340 <memcpy>
 800c80a:	4621      	mov	r1, r4
 800c80c:	9801      	ldr	r0, [sp, #4]
 800c80e:	f000 f93b 	bl	800ca88 <_Bfree>
 800c812:	464c      	mov	r4, r9
 800c814:	6923      	ldr	r3, [r4, #16]
 800c816:	1c5a      	adds	r2, r3, #1
 800c818:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c81c:	6122      	str	r2, [r4, #16]
 800c81e:	2201      	movs	r2, #1
 800c820:	615a      	str	r2, [r3, #20]
 800c822:	e7be      	b.n	800c7a2 <__gethex+0x362>
 800c824:	6922      	ldr	r2, [r4, #16]
 800c826:	455a      	cmp	r2, fp
 800c828:	dd0b      	ble.n	800c842 <__gethex+0x402>
 800c82a:	2101      	movs	r1, #1
 800c82c:	4620      	mov	r0, r4
 800c82e:	f7ff fd9f 	bl	800c370 <rshift>
 800c832:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c836:	3701      	adds	r7, #1
 800c838:	42bb      	cmp	r3, r7
 800c83a:	f6ff aee0 	blt.w	800c5fe <__gethex+0x1be>
 800c83e:	2501      	movs	r5, #1
 800c840:	e7c2      	b.n	800c7c8 <__gethex+0x388>
 800c842:	f016 061f 	ands.w	r6, r6, #31
 800c846:	d0fa      	beq.n	800c83e <__gethex+0x3fe>
 800c848:	4453      	add	r3, sl
 800c84a:	f1c6 0620 	rsb	r6, r6, #32
 800c84e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c852:	f000 f9cb 	bl	800cbec <__hi0bits>
 800c856:	42b0      	cmp	r0, r6
 800c858:	dbe7      	blt.n	800c82a <__gethex+0x3ea>
 800c85a:	e7f0      	b.n	800c83e <__gethex+0x3fe>
 800c85c:	0800dcf9 	.word	0x0800dcf9

0800c860 <L_shift>:
 800c860:	f1c2 0208 	rsb	r2, r2, #8
 800c864:	0092      	lsls	r2, r2, #2
 800c866:	b570      	push	{r4, r5, r6, lr}
 800c868:	f1c2 0620 	rsb	r6, r2, #32
 800c86c:	6843      	ldr	r3, [r0, #4]
 800c86e:	6804      	ldr	r4, [r0, #0]
 800c870:	fa03 f506 	lsl.w	r5, r3, r6
 800c874:	432c      	orrs	r4, r5
 800c876:	40d3      	lsrs	r3, r2
 800c878:	6004      	str	r4, [r0, #0]
 800c87a:	f840 3f04 	str.w	r3, [r0, #4]!
 800c87e:	4288      	cmp	r0, r1
 800c880:	d3f4      	bcc.n	800c86c <L_shift+0xc>
 800c882:	bd70      	pop	{r4, r5, r6, pc}

0800c884 <__match>:
 800c884:	b530      	push	{r4, r5, lr}
 800c886:	6803      	ldr	r3, [r0, #0]
 800c888:	3301      	adds	r3, #1
 800c88a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c88e:	b914      	cbnz	r4, 800c896 <__match+0x12>
 800c890:	6003      	str	r3, [r0, #0]
 800c892:	2001      	movs	r0, #1
 800c894:	bd30      	pop	{r4, r5, pc}
 800c896:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c89a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c89e:	2d19      	cmp	r5, #25
 800c8a0:	bf98      	it	ls
 800c8a2:	3220      	addls	r2, #32
 800c8a4:	42a2      	cmp	r2, r4
 800c8a6:	d0f0      	beq.n	800c88a <__match+0x6>
 800c8a8:	2000      	movs	r0, #0
 800c8aa:	e7f3      	b.n	800c894 <__match+0x10>

0800c8ac <__hexnan>:
 800c8ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8b0:	680b      	ldr	r3, [r1, #0]
 800c8b2:	6801      	ldr	r1, [r0, #0]
 800c8b4:	115e      	asrs	r6, r3, #5
 800c8b6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c8ba:	f013 031f 	ands.w	r3, r3, #31
 800c8be:	b087      	sub	sp, #28
 800c8c0:	bf18      	it	ne
 800c8c2:	3604      	addne	r6, #4
 800c8c4:	2500      	movs	r5, #0
 800c8c6:	1f37      	subs	r7, r6, #4
 800c8c8:	4682      	mov	sl, r0
 800c8ca:	4690      	mov	r8, r2
 800c8cc:	9301      	str	r3, [sp, #4]
 800c8ce:	f846 5c04 	str.w	r5, [r6, #-4]
 800c8d2:	46b9      	mov	r9, r7
 800c8d4:	463c      	mov	r4, r7
 800c8d6:	9502      	str	r5, [sp, #8]
 800c8d8:	46ab      	mov	fp, r5
 800c8da:	784a      	ldrb	r2, [r1, #1]
 800c8dc:	1c4b      	adds	r3, r1, #1
 800c8de:	9303      	str	r3, [sp, #12]
 800c8e0:	b342      	cbz	r2, 800c934 <__hexnan+0x88>
 800c8e2:	4610      	mov	r0, r2
 800c8e4:	9105      	str	r1, [sp, #20]
 800c8e6:	9204      	str	r2, [sp, #16]
 800c8e8:	f7ff fd94 	bl	800c414 <__hexdig_fun>
 800c8ec:	2800      	cmp	r0, #0
 800c8ee:	d151      	bne.n	800c994 <__hexnan+0xe8>
 800c8f0:	9a04      	ldr	r2, [sp, #16]
 800c8f2:	9905      	ldr	r1, [sp, #20]
 800c8f4:	2a20      	cmp	r2, #32
 800c8f6:	d818      	bhi.n	800c92a <__hexnan+0x7e>
 800c8f8:	9b02      	ldr	r3, [sp, #8]
 800c8fa:	459b      	cmp	fp, r3
 800c8fc:	dd13      	ble.n	800c926 <__hexnan+0x7a>
 800c8fe:	454c      	cmp	r4, r9
 800c900:	d206      	bcs.n	800c910 <__hexnan+0x64>
 800c902:	2d07      	cmp	r5, #7
 800c904:	dc04      	bgt.n	800c910 <__hexnan+0x64>
 800c906:	462a      	mov	r2, r5
 800c908:	4649      	mov	r1, r9
 800c90a:	4620      	mov	r0, r4
 800c90c:	f7ff ffa8 	bl	800c860 <L_shift>
 800c910:	4544      	cmp	r4, r8
 800c912:	d952      	bls.n	800c9ba <__hexnan+0x10e>
 800c914:	2300      	movs	r3, #0
 800c916:	f1a4 0904 	sub.w	r9, r4, #4
 800c91a:	f844 3c04 	str.w	r3, [r4, #-4]
 800c91e:	f8cd b008 	str.w	fp, [sp, #8]
 800c922:	464c      	mov	r4, r9
 800c924:	461d      	mov	r5, r3
 800c926:	9903      	ldr	r1, [sp, #12]
 800c928:	e7d7      	b.n	800c8da <__hexnan+0x2e>
 800c92a:	2a29      	cmp	r2, #41	@ 0x29
 800c92c:	d157      	bne.n	800c9de <__hexnan+0x132>
 800c92e:	3102      	adds	r1, #2
 800c930:	f8ca 1000 	str.w	r1, [sl]
 800c934:	f1bb 0f00 	cmp.w	fp, #0
 800c938:	d051      	beq.n	800c9de <__hexnan+0x132>
 800c93a:	454c      	cmp	r4, r9
 800c93c:	d206      	bcs.n	800c94c <__hexnan+0xa0>
 800c93e:	2d07      	cmp	r5, #7
 800c940:	dc04      	bgt.n	800c94c <__hexnan+0xa0>
 800c942:	462a      	mov	r2, r5
 800c944:	4649      	mov	r1, r9
 800c946:	4620      	mov	r0, r4
 800c948:	f7ff ff8a 	bl	800c860 <L_shift>
 800c94c:	4544      	cmp	r4, r8
 800c94e:	d936      	bls.n	800c9be <__hexnan+0x112>
 800c950:	f1a8 0204 	sub.w	r2, r8, #4
 800c954:	4623      	mov	r3, r4
 800c956:	f853 1b04 	ldr.w	r1, [r3], #4
 800c95a:	f842 1f04 	str.w	r1, [r2, #4]!
 800c95e:	429f      	cmp	r7, r3
 800c960:	d2f9      	bcs.n	800c956 <__hexnan+0xaa>
 800c962:	1b3b      	subs	r3, r7, r4
 800c964:	f023 0303 	bic.w	r3, r3, #3
 800c968:	3304      	adds	r3, #4
 800c96a:	3401      	adds	r4, #1
 800c96c:	3e03      	subs	r6, #3
 800c96e:	42b4      	cmp	r4, r6
 800c970:	bf88      	it	hi
 800c972:	2304      	movhi	r3, #4
 800c974:	4443      	add	r3, r8
 800c976:	2200      	movs	r2, #0
 800c978:	f843 2b04 	str.w	r2, [r3], #4
 800c97c:	429f      	cmp	r7, r3
 800c97e:	d2fb      	bcs.n	800c978 <__hexnan+0xcc>
 800c980:	683b      	ldr	r3, [r7, #0]
 800c982:	b91b      	cbnz	r3, 800c98c <__hexnan+0xe0>
 800c984:	4547      	cmp	r7, r8
 800c986:	d128      	bne.n	800c9da <__hexnan+0x12e>
 800c988:	2301      	movs	r3, #1
 800c98a:	603b      	str	r3, [r7, #0]
 800c98c:	2005      	movs	r0, #5
 800c98e:	b007      	add	sp, #28
 800c990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c994:	3501      	adds	r5, #1
 800c996:	2d08      	cmp	r5, #8
 800c998:	f10b 0b01 	add.w	fp, fp, #1
 800c99c:	dd06      	ble.n	800c9ac <__hexnan+0x100>
 800c99e:	4544      	cmp	r4, r8
 800c9a0:	d9c1      	bls.n	800c926 <__hexnan+0x7a>
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	f844 3c04 	str.w	r3, [r4, #-4]
 800c9a8:	2501      	movs	r5, #1
 800c9aa:	3c04      	subs	r4, #4
 800c9ac:	6822      	ldr	r2, [r4, #0]
 800c9ae:	f000 000f 	and.w	r0, r0, #15
 800c9b2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c9b6:	6020      	str	r0, [r4, #0]
 800c9b8:	e7b5      	b.n	800c926 <__hexnan+0x7a>
 800c9ba:	2508      	movs	r5, #8
 800c9bc:	e7b3      	b.n	800c926 <__hexnan+0x7a>
 800c9be:	9b01      	ldr	r3, [sp, #4]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d0dd      	beq.n	800c980 <__hexnan+0xd4>
 800c9c4:	f1c3 0320 	rsb	r3, r3, #32
 800c9c8:	f04f 32ff 	mov.w	r2, #4294967295
 800c9cc:	40da      	lsrs	r2, r3
 800c9ce:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c9d2:	4013      	ands	r3, r2
 800c9d4:	f846 3c04 	str.w	r3, [r6, #-4]
 800c9d8:	e7d2      	b.n	800c980 <__hexnan+0xd4>
 800c9da:	3f04      	subs	r7, #4
 800c9dc:	e7d0      	b.n	800c980 <__hexnan+0xd4>
 800c9de:	2004      	movs	r0, #4
 800c9e0:	e7d5      	b.n	800c98e <__hexnan+0xe2>

0800c9e2 <__ascii_mbtowc>:
 800c9e2:	b082      	sub	sp, #8
 800c9e4:	b901      	cbnz	r1, 800c9e8 <__ascii_mbtowc+0x6>
 800c9e6:	a901      	add	r1, sp, #4
 800c9e8:	b142      	cbz	r2, 800c9fc <__ascii_mbtowc+0x1a>
 800c9ea:	b14b      	cbz	r3, 800ca00 <__ascii_mbtowc+0x1e>
 800c9ec:	7813      	ldrb	r3, [r2, #0]
 800c9ee:	600b      	str	r3, [r1, #0]
 800c9f0:	7812      	ldrb	r2, [r2, #0]
 800c9f2:	1e10      	subs	r0, r2, #0
 800c9f4:	bf18      	it	ne
 800c9f6:	2001      	movne	r0, #1
 800c9f8:	b002      	add	sp, #8
 800c9fa:	4770      	bx	lr
 800c9fc:	4610      	mov	r0, r2
 800c9fe:	e7fb      	b.n	800c9f8 <__ascii_mbtowc+0x16>
 800ca00:	f06f 0001 	mvn.w	r0, #1
 800ca04:	e7f8      	b.n	800c9f8 <__ascii_mbtowc+0x16>
	...

0800ca08 <_Balloc>:
 800ca08:	b570      	push	{r4, r5, r6, lr}
 800ca0a:	69c6      	ldr	r6, [r0, #28]
 800ca0c:	4604      	mov	r4, r0
 800ca0e:	460d      	mov	r5, r1
 800ca10:	b976      	cbnz	r6, 800ca30 <_Balloc+0x28>
 800ca12:	2010      	movs	r0, #16
 800ca14:	f000 fd80 	bl	800d518 <malloc>
 800ca18:	4602      	mov	r2, r0
 800ca1a:	61e0      	str	r0, [r4, #28]
 800ca1c:	b920      	cbnz	r0, 800ca28 <_Balloc+0x20>
 800ca1e:	4b18      	ldr	r3, [pc, #96]	@ (800ca80 <_Balloc+0x78>)
 800ca20:	4818      	ldr	r0, [pc, #96]	@ (800ca84 <_Balloc+0x7c>)
 800ca22:	216b      	movs	r1, #107	@ 0x6b
 800ca24:	f000 fd46 	bl	800d4b4 <__assert_func>
 800ca28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ca2c:	6006      	str	r6, [r0, #0]
 800ca2e:	60c6      	str	r6, [r0, #12]
 800ca30:	69e6      	ldr	r6, [r4, #28]
 800ca32:	68f3      	ldr	r3, [r6, #12]
 800ca34:	b183      	cbz	r3, 800ca58 <_Balloc+0x50>
 800ca36:	69e3      	ldr	r3, [r4, #28]
 800ca38:	68db      	ldr	r3, [r3, #12]
 800ca3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ca3e:	b9b8      	cbnz	r0, 800ca70 <_Balloc+0x68>
 800ca40:	2101      	movs	r1, #1
 800ca42:	fa01 f605 	lsl.w	r6, r1, r5
 800ca46:	1d72      	adds	r2, r6, #5
 800ca48:	0092      	lsls	r2, r2, #2
 800ca4a:	4620      	mov	r0, r4
 800ca4c:	f000 fd50 	bl	800d4f0 <_calloc_r>
 800ca50:	b160      	cbz	r0, 800ca6c <_Balloc+0x64>
 800ca52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ca56:	e00e      	b.n	800ca76 <_Balloc+0x6e>
 800ca58:	2221      	movs	r2, #33	@ 0x21
 800ca5a:	2104      	movs	r1, #4
 800ca5c:	4620      	mov	r0, r4
 800ca5e:	f000 fd47 	bl	800d4f0 <_calloc_r>
 800ca62:	69e3      	ldr	r3, [r4, #28]
 800ca64:	60f0      	str	r0, [r6, #12]
 800ca66:	68db      	ldr	r3, [r3, #12]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d1e4      	bne.n	800ca36 <_Balloc+0x2e>
 800ca6c:	2000      	movs	r0, #0
 800ca6e:	bd70      	pop	{r4, r5, r6, pc}
 800ca70:	6802      	ldr	r2, [r0, #0]
 800ca72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ca76:	2300      	movs	r3, #0
 800ca78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ca7c:	e7f7      	b.n	800ca6e <_Balloc+0x66>
 800ca7e:	bf00      	nop
 800ca80:	0800dd6a 	.word	0x0800dd6a
 800ca84:	0800dd81 	.word	0x0800dd81

0800ca88 <_Bfree>:
 800ca88:	b570      	push	{r4, r5, r6, lr}
 800ca8a:	69c6      	ldr	r6, [r0, #28]
 800ca8c:	4605      	mov	r5, r0
 800ca8e:	460c      	mov	r4, r1
 800ca90:	b976      	cbnz	r6, 800cab0 <_Bfree+0x28>
 800ca92:	2010      	movs	r0, #16
 800ca94:	f000 fd40 	bl	800d518 <malloc>
 800ca98:	4602      	mov	r2, r0
 800ca9a:	61e8      	str	r0, [r5, #28]
 800ca9c:	b920      	cbnz	r0, 800caa8 <_Bfree+0x20>
 800ca9e:	4b09      	ldr	r3, [pc, #36]	@ (800cac4 <_Bfree+0x3c>)
 800caa0:	4809      	ldr	r0, [pc, #36]	@ (800cac8 <_Bfree+0x40>)
 800caa2:	218f      	movs	r1, #143	@ 0x8f
 800caa4:	f000 fd06 	bl	800d4b4 <__assert_func>
 800caa8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800caac:	6006      	str	r6, [r0, #0]
 800caae:	60c6      	str	r6, [r0, #12]
 800cab0:	b13c      	cbz	r4, 800cac2 <_Bfree+0x3a>
 800cab2:	69eb      	ldr	r3, [r5, #28]
 800cab4:	6862      	ldr	r2, [r4, #4]
 800cab6:	68db      	ldr	r3, [r3, #12]
 800cab8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cabc:	6021      	str	r1, [r4, #0]
 800cabe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cac2:	bd70      	pop	{r4, r5, r6, pc}
 800cac4:	0800dd6a 	.word	0x0800dd6a
 800cac8:	0800dd81 	.word	0x0800dd81

0800cacc <__multadd>:
 800cacc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cad0:	690d      	ldr	r5, [r1, #16]
 800cad2:	4607      	mov	r7, r0
 800cad4:	460c      	mov	r4, r1
 800cad6:	461e      	mov	r6, r3
 800cad8:	f101 0c14 	add.w	ip, r1, #20
 800cadc:	2000      	movs	r0, #0
 800cade:	f8dc 3000 	ldr.w	r3, [ip]
 800cae2:	b299      	uxth	r1, r3
 800cae4:	fb02 6101 	mla	r1, r2, r1, r6
 800cae8:	0c1e      	lsrs	r6, r3, #16
 800caea:	0c0b      	lsrs	r3, r1, #16
 800caec:	fb02 3306 	mla	r3, r2, r6, r3
 800caf0:	b289      	uxth	r1, r1
 800caf2:	3001      	adds	r0, #1
 800caf4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800caf8:	4285      	cmp	r5, r0
 800cafa:	f84c 1b04 	str.w	r1, [ip], #4
 800cafe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cb02:	dcec      	bgt.n	800cade <__multadd+0x12>
 800cb04:	b30e      	cbz	r6, 800cb4a <__multadd+0x7e>
 800cb06:	68a3      	ldr	r3, [r4, #8]
 800cb08:	42ab      	cmp	r3, r5
 800cb0a:	dc19      	bgt.n	800cb40 <__multadd+0x74>
 800cb0c:	6861      	ldr	r1, [r4, #4]
 800cb0e:	4638      	mov	r0, r7
 800cb10:	3101      	adds	r1, #1
 800cb12:	f7ff ff79 	bl	800ca08 <_Balloc>
 800cb16:	4680      	mov	r8, r0
 800cb18:	b928      	cbnz	r0, 800cb26 <__multadd+0x5a>
 800cb1a:	4602      	mov	r2, r0
 800cb1c:	4b0c      	ldr	r3, [pc, #48]	@ (800cb50 <__multadd+0x84>)
 800cb1e:	480d      	ldr	r0, [pc, #52]	@ (800cb54 <__multadd+0x88>)
 800cb20:	21ba      	movs	r1, #186	@ 0xba
 800cb22:	f000 fcc7 	bl	800d4b4 <__assert_func>
 800cb26:	6922      	ldr	r2, [r4, #16]
 800cb28:	3202      	adds	r2, #2
 800cb2a:	f104 010c 	add.w	r1, r4, #12
 800cb2e:	0092      	lsls	r2, r2, #2
 800cb30:	300c      	adds	r0, #12
 800cb32:	f7ff fc05 	bl	800c340 <memcpy>
 800cb36:	4621      	mov	r1, r4
 800cb38:	4638      	mov	r0, r7
 800cb3a:	f7ff ffa5 	bl	800ca88 <_Bfree>
 800cb3e:	4644      	mov	r4, r8
 800cb40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cb44:	3501      	adds	r5, #1
 800cb46:	615e      	str	r6, [r3, #20]
 800cb48:	6125      	str	r5, [r4, #16]
 800cb4a:	4620      	mov	r0, r4
 800cb4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb50:	0800dcf9 	.word	0x0800dcf9
 800cb54:	0800dd81 	.word	0x0800dd81

0800cb58 <__s2b>:
 800cb58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb5c:	460c      	mov	r4, r1
 800cb5e:	4615      	mov	r5, r2
 800cb60:	461f      	mov	r7, r3
 800cb62:	2209      	movs	r2, #9
 800cb64:	3308      	adds	r3, #8
 800cb66:	4606      	mov	r6, r0
 800cb68:	fb93 f3f2 	sdiv	r3, r3, r2
 800cb6c:	2100      	movs	r1, #0
 800cb6e:	2201      	movs	r2, #1
 800cb70:	429a      	cmp	r2, r3
 800cb72:	db09      	blt.n	800cb88 <__s2b+0x30>
 800cb74:	4630      	mov	r0, r6
 800cb76:	f7ff ff47 	bl	800ca08 <_Balloc>
 800cb7a:	b940      	cbnz	r0, 800cb8e <__s2b+0x36>
 800cb7c:	4602      	mov	r2, r0
 800cb7e:	4b19      	ldr	r3, [pc, #100]	@ (800cbe4 <__s2b+0x8c>)
 800cb80:	4819      	ldr	r0, [pc, #100]	@ (800cbe8 <__s2b+0x90>)
 800cb82:	21d3      	movs	r1, #211	@ 0xd3
 800cb84:	f000 fc96 	bl	800d4b4 <__assert_func>
 800cb88:	0052      	lsls	r2, r2, #1
 800cb8a:	3101      	adds	r1, #1
 800cb8c:	e7f0      	b.n	800cb70 <__s2b+0x18>
 800cb8e:	9b08      	ldr	r3, [sp, #32]
 800cb90:	6143      	str	r3, [r0, #20]
 800cb92:	2d09      	cmp	r5, #9
 800cb94:	f04f 0301 	mov.w	r3, #1
 800cb98:	6103      	str	r3, [r0, #16]
 800cb9a:	dd16      	ble.n	800cbca <__s2b+0x72>
 800cb9c:	f104 0909 	add.w	r9, r4, #9
 800cba0:	46c8      	mov	r8, r9
 800cba2:	442c      	add	r4, r5
 800cba4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cba8:	4601      	mov	r1, r0
 800cbaa:	3b30      	subs	r3, #48	@ 0x30
 800cbac:	220a      	movs	r2, #10
 800cbae:	4630      	mov	r0, r6
 800cbb0:	f7ff ff8c 	bl	800cacc <__multadd>
 800cbb4:	45a0      	cmp	r8, r4
 800cbb6:	d1f5      	bne.n	800cba4 <__s2b+0x4c>
 800cbb8:	f1a5 0408 	sub.w	r4, r5, #8
 800cbbc:	444c      	add	r4, r9
 800cbbe:	1b2d      	subs	r5, r5, r4
 800cbc0:	1963      	adds	r3, r4, r5
 800cbc2:	42bb      	cmp	r3, r7
 800cbc4:	db04      	blt.n	800cbd0 <__s2b+0x78>
 800cbc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cbca:	340a      	adds	r4, #10
 800cbcc:	2509      	movs	r5, #9
 800cbce:	e7f6      	b.n	800cbbe <__s2b+0x66>
 800cbd0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cbd4:	4601      	mov	r1, r0
 800cbd6:	3b30      	subs	r3, #48	@ 0x30
 800cbd8:	220a      	movs	r2, #10
 800cbda:	4630      	mov	r0, r6
 800cbdc:	f7ff ff76 	bl	800cacc <__multadd>
 800cbe0:	e7ee      	b.n	800cbc0 <__s2b+0x68>
 800cbe2:	bf00      	nop
 800cbe4:	0800dcf9 	.word	0x0800dcf9
 800cbe8:	0800dd81 	.word	0x0800dd81

0800cbec <__hi0bits>:
 800cbec:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cbf0:	4603      	mov	r3, r0
 800cbf2:	bf36      	itet	cc
 800cbf4:	0403      	lslcc	r3, r0, #16
 800cbf6:	2000      	movcs	r0, #0
 800cbf8:	2010      	movcc	r0, #16
 800cbfa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cbfe:	bf3c      	itt	cc
 800cc00:	021b      	lslcc	r3, r3, #8
 800cc02:	3008      	addcc	r0, #8
 800cc04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cc08:	bf3c      	itt	cc
 800cc0a:	011b      	lslcc	r3, r3, #4
 800cc0c:	3004      	addcc	r0, #4
 800cc0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc12:	bf3c      	itt	cc
 800cc14:	009b      	lslcc	r3, r3, #2
 800cc16:	3002      	addcc	r0, #2
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	db05      	blt.n	800cc28 <__hi0bits+0x3c>
 800cc1c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cc20:	f100 0001 	add.w	r0, r0, #1
 800cc24:	bf08      	it	eq
 800cc26:	2020      	moveq	r0, #32
 800cc28:	4770      	bx	lr

0800cc2a <__lo0bits>:
 800cc2a:	6803      	ldr	r3, [r0, #0]
 800cc2c:	4602      	mov	r2, r0
 800cc2e:	f013 0007 	ands.w	r0, r3, #7
 800cc32:	d00b      	beq.n	800cc4c <__lo0bits+0x22>
 800cc34:	07d9      	lsls	r1, r3, #31
 800cc36:	d421      	bmi.n	800cc7c <__lo0bits+0x52>
 800cc38:	0798      	lsls	r0, r3, #30
 800cc3a:	bf49      	itett	mi
 800cc3c:	085b      	lsrmi	r3, r3, #1
 800cc3e:	089b      	lsrpl	r3, r3, #2
 800cc40:	2001      	movmi	r0, #1
 800cc42:	6013      	strmi	r3, [r2, #0]
 800cc44:	bf5c      	itt	pl
 800cc46:	6013      	strpl	r3, [r2, #0]
 800cc48:	2002      	movpl	r0, #2
 800cc4a:	4770      	bx	lr
 800cc4c:	b299      	uxth	r1, r3
 800cc4e:	b909      	cbnz	r1, 800cc54 <__lo0bits+0x2a>
 800cc50:	0c1b      	lsrs	r3, r3, #16
 800cc52:	2010      	movs	r0, #16
 800cc54:	b2d9      	uxtb	r1, r3
 800cc56:	b909      	cbnz	r1, 800cc5c <__lo0bits+0x32>
 800cc58:	3008      	adds	r0, #8
 800cc5a:	0a1b      	lsrs	r3, r3, #8
 800cc5c:	0719      	lsls	r1, r3, #28
 800cc5e:	bf04      	itt	eq
 800cc60:	091b      	lsreq	r3, r3, #4
 800cc62:	3004      	addeq	r0, #4
 800cc64:	0799      	lsls	r1, r3, #30
 800cc66:	bf04      	itt	eq
 800cc68:	089b      	lsreq	r3, r3, #2
 800cc6a:	3002      	addeq	r0, #2
 800cc6c:	07d9      	lsls	r1, r3, #31
 800cc6e:	d403      	bmi.n	800cc78 <__lo0bits+0x4e>
 800cc70:	085b      	lsrs	r3, r3, #1
 800cc72:	f100 0001 	add.w	r0, r0, #1
 800cc76:	d003      	beq.n	800cc80 <__lo0bits+0x56>
 800cc78:	6013      	str	r3, [r2, #0]
 800cc7a:	4770      	bx	lr
 800cc7c:	2000      	movs	r0, #0
 800cc7e:	4770      	bx	lr
 800cc80:	2020      	movs	r0, #32
 800cc82:	4770      	bx	lr

0800cc84 <__i2b>:
 800cc84:	b510      	push	{r4, lr}
 800cc86:	460c      	mov	r4, r1
 800cc88:	2101      	movs	r1, #1
 800cc8a:	f7ff febd 	bl	800ca08 <_Balloc>
 800cc8e:	4602      	mov	r2, r0
 800cc90:	b928      	cbnz	r0, 800cc9e <__i2b+0x1a>
 800cc92:	4b05      	ldr	r3, [pc, #20]	@ (800cca8 <__i2b+0x24>)
 800cc94:	4805      	ldr	r0, [pc, #20]	@ (800ccac <__i2b+0x28>)
 800cc96:	f240 1145 	movw	r1, #325	@ 0x145
 800cc9a:	f000 fc0b 	bl	800d4b4 <__assert_func>
 800cc9e:	2301      	movs	r3, #1
 800cca0:	6144      	str	r4, [r0, #20]
 800cca2:	6103      	str	r3, [r0, #16]
 800cca4:	bd10      	pop	{r4, pc}
 800cca6:	bf00      	nop
 800cca8:	0800dcf9 	.word	0x0800dcf9
 800ccac:	0800dd81 	.word	0x0800dd81

0800ccb0 <__multiply>:
 800ccb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccb4:	4617      	mov	r7, r2
 800ccb6:	690a      	ldr	r2, [r1, #16]
 800ccb8:	693b      	ldr	r3, [r7, #16]
 800ccba:	429a      	cmp	r2, r3
 800ccbc:	bfa8      	it	ge
 800ccbe:	463b      	movge	r3, r7
 800ccc0:	4689      	mov	r9, r1
 800ccc2:	bfa4      	itt	ge
 800ccc4:	460f      	movge	r7, r1
 800ccc6:	4699      	movge	r9, r3
 800ccc8:	693d      	ldr	r5, [r7, #16]
 800ccca:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ccce:	68bb      	ldr	r3, [r7, #8]
 800ccd0:	6879      	ldr	r1, [r7, #4]
 800ccd2:	eb05 060a 	add.w	r6, r5, sl
 800ccd6:	42b3      	cmp	r3, r6
 800ccd8:	b085      	sub	sp, #20
 800ccda:	bfb8      	it	lt
 800ccdc:	3101      	addlt	r1, #1
 800ccde:	f7ff fe93 	bl	800ca08 <_Balloc>
 800cce2:	b930      	cbnz	r0, 800ccf2 <__multiply+0x42>
 800cce4:	4602      	mov	r2, r0
 800cce6:	4b41      	ldr	r3, [pc, #260]	@ (800cdec <__multiply+0x13c>)
 800cce8:	4841      	ldr	r0, [pc, #260]	@ (800cdf0 <__multiply+0x140>)
 800ccea:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ccee:	f000 fbe1 	bl	800d4b4 <__assert_func>
 800ccf2:	f100 0414 	add.w	r4, r0, #20
 800ccf6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ccfa:	4623      	mov	r3, r4
 800ccfc:	2200      	movs	r2, #0
 800ccfe:	4573      	cmp	r3, lr
 800cd00:	d320      	bcc.n	800cd44 <__multiply+0x94>
 800cd02:	f107 0814 	add.w	r8, r7, #20
 800cd06:	f109 0114 	add.w	r1, r9, #20
 800cd0a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800cd0e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800cd12:	9302      	str	r3, [sp, #8]
 800cd14:	1beb      	subs	r3, r5, r7
 800cd16:	3b15      	subs	r3, #21
 800cd18:	f023 0303 	bic.w	r3, r3, #3
 800cd1c:	3304      	adds	r3, #4
 800cd1e:	3715      	adds	r7, #21
 800cd20:	42bd      	cmp	r5, r7
 800cd22:	bf38      	it	cc
 800cd24:	2304      	movcc	r3, #4
 800cd26:	9301      	str	r3, [sp, #4]
 800cd28:	9b02      	ldr	r3, [sp, #8]
 800cd2a:	9103      	str	r1, [sp, #12]
 800cd2c:	428b      	cmp	r3, r1
 800cd2e:	d80c      	bhi.n	800cd4a <__multiply+0x9a>
 800cd30:	2e00      	cmp	r6, #0
 800cd32:	dd03      	ble.n	800cd3c <__multiply+0x8c>
 800cd34:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d055      	beq.n	800cde8 <__multiply+0x138>
 800cd3c:	6106      	str	r6, [r0, #16]
 800cd3e:	b005      	add	sp, #20
 800cd40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd44:	f843 2b04 	str.w	r2, [r3], #4
 800cd48:	e7d9      	b.n	800ccfe <__multiply+0x4e>
 800cd4a:	f8b1 a000 	ldrh.w	sl, [r1]
 800cd4e:	f1ba 0f00 	cmp.w	sl, #0
 800cd52:	d01f      	beq.n	800cd94 <__multiply+0xe4>
 800cd54:	46c4      	mov	ip, r8
 800cd56:	46a1      	mov	r9, r4
 800cd58:	2700      	movs	r7, #0
 800cd5a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cd5e:	f8d9 3000 	ldr.w	r3, [r9]
 800cd62:	fa1f fb82 	uxth.w	fp, r2
 800cd66:	b29b      	uxth	r3, r3
 800cd68:	fb0a 330b 	mla	r3, sl, fp, r3
 800cd6c:	443b      	add	r3, r7
 800cd6e:	f8d9 7000 	ldr.w	r7, [r9]
 800cd72:	0c12      	lsrs	r2, r2, #16
 800cd74:	0c3f      	lsrs	r7, r7, #16
 800cd76:	fb0a 7202 	mla	r2, sl, r2, r7
 800cd7a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cd7e:	b29b      	uxth	r3, r3
 800cd80:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cd84:	4565      	cmp	r5, ip
 800cd86:	f849 3b04 	str.w	r3, [r9], #4
 800cd8a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800cd8e:	d8e4      	bhi.n	800cd5a <__multiply+0xaa>
 800cd90:	9b01      	ldr	r3, [sp, #4]
 800cd92:	50e7      	str	r7, [r4, r3]
 800cd94:	9b03      	ldr	r3, [sp, #12]
 800cd96:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cd9a:	3104      	adds	r1, #4
 800cd9c:	f1b9 0f00 	cmp.w	r9, #0
 800cda0:	d020      	beq.n	800cde4 <__multiply+0x134>
 800cda2:	6823      	ldr	r3, [r4, #0]
 800cda4:	4647      	mov	r7, r8
 800cda6:	46a4      	mov	ip, r4
 800cda8:	f04f 0a00 	mov.w	sl, #0
 800cdac:	f8b7 b000 	ldrh.w	fp, [r7]
 800cdb0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cdb4:	fb09 220b 	mla	r2, r9, fp, r2
 800cdb8:	4452      	add	r2, sl
 800cdba:	b29b      	uxth	r3, r3
 800cdbc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cdc0:	f84c 3b04 	str.w	r3, [ip], #4
 800cdc4:	f857 3b04 	ldr.w	r3, [r7], #4
 800cdc8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cdcc:	f8bc 3000 	ldrh.w	r3, [ip]
 800cdd0:	fb09 330a 	mla	r3, r9, sl, r3
 800cdd4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cdd8:	42bd      	cmp	r5, r7
 800cdda:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cdde:	d8e5      	bhi.n	800cdac <__multiply+0xfc>
 800cde0:	9a01      	ldr	r2, [sp, #4]
 800cde2:	50a3      	str	r3, [r4, r2]
 800cde4:	3404      	adds	r4, #4
 800cde6:	e79f      	b.n	800cd28 <__multiply+0x78>
 800cde8:	3e01      	subs	r6, #1
 800cdea:	e7a1      	b.n	800cd30 <__multiply+0x80>
 800cdec:	0800dcf9 	.word	0x0800dcf9
 800cdf0:	0800dd81 	.word	0x0800dd81

0800cdf4 <__pow5mult>:
 800cdf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdf8:	4615      	mov	r5, r2
 800cdfa:	f012 0203 	ands.w	r2, r2, #3
 800cdfe:	4607      	mov	r7, r0
 800ce00:	460e      	mov	r6, r1
 800ce02:	d007      	beq.n	800ce14 <__pow5mult+0x20>
 800ce04:	4c25      	ldr	r4, [pc, #148]	@ (800ce9c <__pow5mult+0xa8>)
 800ce06:	3a01      	subs	r2, #1
 800ce08:	2300      	movs	r3, #0
 800ce0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ce0e:	f7ff fe5d 	bl	800cacc <__multadd>
 800ce12:	4606      	mov	r6, r0
 800ce14:	10ad      	asrs	r5, r5, #2
 800ce16:	d03d      	beq.n	800ce94 <__pow5mult+0xa0>
 800ce18:	69fc      	ldr	r4, [r7, #28]
 800ce1a:	b97c      	cbnz	r4, 800ce3c <__pow5mult+0x48>
 800ce1c:	2010      	movs	r0, #16
 800ce1e:	f000 fb7b 	bl	800d518 <malloc>
 800ce22:	4602      	mov	r2, r0
 800ce24:	61f8      	str	r0, [r7, #28]
 800ce26:	b928      	cbnz	r0, 800ce34 <__pow5mult+0x40>
 800ce28:	4b1d      	ldr	r3, [pc, #116]	@ (800cea0 <__pow5mult+0xac>)
 800ce2a:	481e      	ldr	r0, [pc, #120]	@ (800cea4 <__pow5mult+0xb0>)
 800ce2c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ce30:	f000 fb40 	bl	800d4b4 <__assert_func>
 800ce34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ce38:	6004      	str	r4, [r0, #0]
 800ce3a:	60c4      	str	r4, [r0, #12]
 800ce3c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ce40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ce44:	b94c      	cbnz	r4, 800ce5a <__pow5mult+0x66>
 800ce46:	f240 2171 	movw	r1, #625	@ 0x271
 800ce4a:	4638      	mov	r0, r7
 800ce4c:	f7ff ff1a 	bl	800cc84 <__i2b>
 800ce50:	2300      	movs	r3, #0
 800ce52:	f8c8 0008 	str.w	r0, [r8, #8]
 800ce56:	4604      	mov	r4, r0
 800ce58:	6003      	str	r3, [r0, #0]
 800ce5a:	f04f 0900 	mov.w	r9, #0
 800ce5e:	07eb      	lsls	r3, r5, #31
 800ce60:	d50a      	bpl.n	800ce78 <__pow5mult+0x84>
 800ce62:	4631      	mov	r1, r6
 800ce64:	4622      	mov	r2, r4
 800ce66:	4638      	mov	r0, r7
 800ce68:	f7ff ff22 	bl	800ccb0 <__multiply>
 800ce6c:	4631      	mov	r1, r6
 800ce6e:	4680      	mov	r8, r0
 800ce70:	4638      	mov	r0, r7
 800ce72:	f7ff fe09 	bl	800ca88 <_Bfree>
 800ce76:	4646      	mov	r6, r8
 800ce78:	106d      	asrs	r5, r5, #1
 800ce7a:	d00b      	beq.n	800ce94 <__pow5mult+0xa0>
 800ce7c:	6820      	ldr	r0, [r4, #0]
 800ce7e:	b938      	cbnz	r0, 800ce90 <__pow5mult+0x9c>
 800ce80:	4622      	mov	r2, r4
 800ce82:	4621      	mov	r1, r4
 800ce84:	4638      	mov	r0, r7
 800ce86:	f7ff ff13 	bl	800ccb0 <__multiply>
 800ce8a:	6020      	str	r0, [r4, #0]
 800ce8c:	f8c0 9000 	str.w	r9, [r0]
 800ce90:	4604      	mov	r4, r0
 800ce92:	e7e4      	b.n	800ce5e <__pow5mult+0x6a>
 800ce94:	4630      	mov	r0, r6
 800ce96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce9a:	bf00      	nop
 800ce9c:	0800df6c 	.word	0x0800df6c
 800cea0:	0800dd6a 	.word	0x0800dd6a
 800cea4:	0800dd81 	.word	0x0800dd81

0800cea8 <__lshift>:
 800cea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ceac:	460c      	mov	r4, r1
 800ceae:	6849      	ldr	r1, [r1, #4]
 800ceb0:	6923      	ldr	r3, [r4, #16]
 800ceb2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ceb6:	68a3      	ldr	r3, [r4, #8]
 800ceb8:	4607      	mov	r7, r0
 800ceba:	4691      	mov	r9, r2
 800cebc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cec0:	f108 0601 	add.w	r6, r8, #1
 800cec4:	42b3      	cmp	r3, r6
 800cec6:	db0b      	blt.n	800cee0 <__lshift+0x38>
 800cec8:	4638      	mov	r0, r7
 800ceca:	f7ff fd9d 	bl	800ca08 <_Balloc>
 800cece:	4605      	mov	r5, r0
 800ced0:	b948      	cbnz	r0, 800cee6 <__lshift+0x3e>
 800ced2:	4602      	mov	r2, r0
 800ced4:	4b28      	ldr	r3, [pc, #160]	@ (800cf78 <__lshift+0xd0>)
 800ced6:	4829      	ldr	r0, [pc, #164]	@ (800cf7c <__lshift+0xd4>)
 800ced8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cedc:	f000 faea 	bl	800d4b4 <__assert_func>
 800cee0:	3101      	adds	r1, #1
 800cee2:	005b      	lsls	r3, r3, #1
 800cee4:	e7ee      	b.n	800cec4 <__lshift+0x1c>
 800cee6:	2300      	movs	r3, #0
 800cee8:	f100 0114 	add.w	r1, r0, #20
 800ceec:	f100 0210 	add.w	r2, r0, #16
 800cef0:	4618      	mov	r0, r3
 800cef2:	4553      	cmp	r3, sl
 800cef4:	db33      	blt.n	800cf5e <__lshift+0xb6>
 800cef6:	6920      	ldr	r0, [r4, #16]
 800cef8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cefc:	f104 0314 	add.w	r3, r4, #20
 800cf00:	f019 091f 	ands.w	r9, r9, #31
 800cf04:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cf08:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cf0c:	d02b      	beq.n	800cf66 <__lshift+0xbe>
 800cf0e:	f1c9 0e20 	rsb	lr, r9, #32
 800cf12:	468a      	mov	sl, r1
 800cf14:	2200      	movs	r2, #0
 800cf16:	6818      	ldr	r0, [r3, #0]
 800cf18:	fa00 f009 	lsl.w	r0, r0, r9
 800cf1c:	4310      	orrs	r0, r2
 800cf1e:	f84a 0b04 	str.w	r0, [sl], #4
 800cf22:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf26:	459c      	cmp	ip, r3
 800cf28:	fa22 f20e 	lsr.w	r2, r2, lr
 800cf2c:	d8f3      	bhi.n	800cf16 <__lshift+0x6e>
 800cf2e:	ebac 0304 	sub.w	r3, ip, r4
 800cf32:	3b15      	subs	r3, #21
 800cf34:	f023 0303 	bic.w	r3, r3, #3
 800cf38:	3304      	adds	r3, #4
 800cf3a:	f104 0015 	add.w	r0, r4, #21
 800cf3e:	4560      	cmp	r0, ip
 800cf40:	bf88      	it	hi
 800cf42:	2304      	movhi	r3, #4
 800cf44:	50ca      	str	r2, [r1, r3]
 800cf46:	b10a      	cbz	r2, 800cf4c <__lshift+0xa4>
 800cf48:	f108 0602 	add.w	r6, r8, #2
 800cf4c:	3e01      	subs	r6, #1
 800cf4e:	4638      	mov	r0, r7
 800cf50:	612e      	str	r6, [r5, #16]
 800cf52:	4621      	mov	r1, r4
 800cf54:	f7ff fd98 	bl	800ca88 <_Bfree>
 800cf58:	4628      	mov	r0, r5
 800cf5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf5e:	f842 0f04 	str.w	r0, [r2, #4]!
 800cf62:	3301      	adds	r3, #1
 800cf64:	e7c5      	b.n	800cef2 <__lshift+0x4a>
 800cf66:	3904      	subs	r1, #4
 800cf68:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf6c:	f841 2f04 	str.w	r2, [r1, #4]!
 800cf70:	459c      	cmp	ip, r3
 800cf72:	d8f9      	bhi.n	800cf68 <__lshift+0xc0>
 800cf74:	e7ea      	b.n	800cf4c <__lshift+0xa4>
 800cf76:	bf00      	nop
 800cf78:	0800dcf9 	.word	0x0800dcf9
 800cf7c:	0800dd81 	.word	0x0800dd81

0800cf80 <__mcmp>:
 800cf80:	690a      	ldr	r2, [r1, #16]
 800cf82:	4603      	mov	r3, r0
 800cf84:	6900      	ldr	r0, [r0, #16]
 800cf86:	1a80      	subs	r0, r0, r2
 800cf88:	b530      	push	{r4, r5, lr}
 800cf8a:	d10e      	bne.n	800cfaa <__mcmp+0x2a>
 800cf8c:	3314      	adds	r3, #20
 800cf8e:	3114      	adds	r1, #20
 800cf90:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cf94:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cf98:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cf9c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cfa0:	4295      	cmp	r5, r2
 800cfa2:	d003      	beq.n	800cfac <__mcmp+0x2c>
 800cfa4:	d205      	bcs.n	800cfb2 <__mcmp+0x32>
 800cfa6:	f04f 30ff 	mov.w	r0, #4294967295
 800cfaa:	bd30      	pop	{r4, r5, pc}
 800cfac:	42a3      	cmp	r3, r4
 800cfae:	d3f3      	bcc.n	800cf98 <__mcmp+0x18>
 800cfb0:	e7fb      	b.n	800cfaa <__mcmp+0x2a>
 800cfb2:	2001      	movs	r0, #1
 800cfb4:	e7f9      	b.n	800cfaa <__mcmp+0x2a>
	...

0800cfb8 <__mdiff>:
 800cfb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfbc:	4689      	mov	r9, r1
 800cfbe:	4606      	mov	r6, r0
 800cfc0:	4611      	mov	r1, r2
 800cfc2:	4648      	mov	r0, r9
 800cfc4:	4614      	mov	r4, r2
 800cfc6:	f7ff ffdb 	bl	800cf80 <__mcmp>
 800cfca:	1e05      	subs	r5, r0, #0
 800cfcc:	d112      	bne.n	800cff4 <__mdiff+0x3c>
 800cfce:	4629      	mov	r1, r5
 800cfd0:	4630      	mov	r0, r6
 800cfd2:	f7ff fd19 	bl	800ca08 <_Balloc>
 800cfd6:	4602      	mov	r2, r0
 800cfd8:	b928      	cbnz	r0, 800cfe6 <__mdiff+0x2e>
 800cfda:	4b3f      	ldr	r3, [pc, #252]	@ (800d0d8 <__mdiff+0x120>)
 800cfdc:	f240 2137 	movw	r1, #567	@ 0x237
 800cfe0:	483e      	ldr	r0, [pc, #248]	@ (800d0dc <__mdiff+0x124>)
 800cfe2:	f000 fa67 	bl	800d4b4 <__assert_func>
 800cfe6:	2301      	movs	r3, #1
 800cfe8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cfec:	4610      	mov	r0, r2
 800cfee:	b003      	add	sp, #12
 800cff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cff4:	bfbc      	itt	lt
 800cff6:	464b      	movlt	r3, r9
 800cff8:	46a1      	movlt	r9, r4
 800cffa:	4630      	mov	r0, r6
 800cffc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d000:	bfba      	itte	lt
 800d002:	461c      	movlt	r4, r3
 800d004:	2501      	movlt	r5, #1
 800d006:	2500      	movge	r5, #0
 800d008:	f7ff fcfe 	bl	800ca08 <_Balloc>
 800d00c:	4602      	mov	r2, r0
 800d00e:	b918      	cbnz	r0, 800d018 <__mdiff+0x60>
 800d010:	4b31      	ldr	r3, [pc, #196]	@ (800d0d8 <__mdiff+0x120>)
 800d012:	f240 2145 	movw	r1, #581	@ 0x245
 800d016:	e7e3      	b.n	800cfe0 <__mdiff+0x28>
 800d018:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d01c:	6926      	ldr	r6, [r4, #16]
 800d01e:	60c5      	str	r5, [r0, #12]
 800d020:	f109 0310 	add.w	r3, r9, #16
 800d024:	f109 0514 	add.w	r5, r9, #20
 800d028:	f104 0e14 	add.w	lr, r4, #20
 800d02c:	f100 0b14 	add.w	fp, r0, #20
 800d030:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d034:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d038:	9301      	str	r3, [sp, #4]
 800d03a:	46d9      	mov	r9, fp
 800d03c:	f04f 0c00 	mov.w	ip, #0
 800d040:	9b01      	ldr	r3, [sp, #4]
 800d042:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d046:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d04a:	9301      	str	r3, [sp, #4]
 800d04c:	fa1f f38a 	uxth.w	r3, sl
 800d050:	4619      	mov	r1, r3
 800d052:	b283      	uxth	r3, r0
 800d054:	1acb      	subs	r3, r1, r3
 800d056:	0c00      	lsrs	r0, r0, #16
 800d058:	4463      	add	r3, ip
 800d05a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d05e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d062:	b29b      	uxth	r3, r3
 800d064:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d068:	4576      	cmp	r6, lr
 800d06a:	f849 3b04 	str.w	r3, [r9], #4
 800d06e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d072:	d8e5      	bhi.n	800d040 <__mdiff+0x88>
 800d074:	1b33      	subs	r3, r6, r4
 800d076:	3b15      	subs	r3, #21
 800d078:	f023 0303 	bic.w	r3, r3, #3
 800d07c:	3415      	adds	r4, #21
 800d07e:	3304      	adds	r3, #4
 800d080:	42a6      	cmp	r6, r4
 800d082:	bf38      	it	cc
 800d084:	2304      	movcc	r3, #4
 800d086:	441d      	add	r5, r3
 800d088:	445b      	add	r3, fp
 800d08a:	461e      	mov	r6, r3
 800d08c:	462c      	mov	r4, r5
 800d08e:	4544      	cmp	r4, r8
 800d090:	d30e      	bcc.n	800d0b0 <__mdiff+0xf8>
 800d092:	f108 0103 	add.w	r1, r8, #3
 800d096:	1b49      	subs	r1, r1, r5
 800d098:	f021 0103 	bic.w	r1, r1, #3
 800d09c:	3d03      	subs	r5, #3
 800d09e:	45a8      	cmp	r8, r5
 800d0a0:	bf38      	it	cc
 800d0a2:	2100      	movcc	r1, #0
 800d0a4:	440b      	add	r3, r1
 800d0a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d0aa:	b191      	cbz	r1, 800d0d2 <__mdiff+0x11a>
 800d0ac:	6117      	str	r7, [r2, #16]
 800d0ae:	e79d      	b.n	800cfec <__mdiff+0x34>
 800d0b0:	f854 1b04 	ldr.w	r1, [r4], #4
 800d0b4:	46e6      	mov	lr, ip
 800d0b6:	0c08      	lsrs	r0, r1, #16
 800d0b8:	fa1c fc81 	uxtah	ip, ip, r1
 800d0bc:	4471      	add	r1, lr
 800d0be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d0c2:	b289      	uxth	r1, r1
 800d0c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d0c8:	f846 1b04 	str.w	r1, [r6], #4
 800d0cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d0d0:	e7dd      	b.n	800d08e <__mdiff+0xd6>
 800d0d2:	3f01      	subs	r7, #1
 800d0d4:	e7e7      	b.n	800d0a6 <__mdiff+0xee>
 800d0d6:	bf00      	nop
 800d0d8:	0800dcf9 	.word	0x0800dcf9
 800d0dc:	0800dd81 	.word	0x0800dd81

0800d0e0 <__ulp>:
 800d0e0:	b082      	sub	sp, #8
 800d0e2:	ed8d 0b00 	vstr	d0, [sp]
 800d0e6:	9a01      	ldr	r2, [sp, #4]
 800d0e8:	4b0f      	ldr	r3, [pc, #60]	@ (800d128 <__ulp+0x48>)
 800d0ea:	4013      	ands	r3, r2
 800d0ec:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	dc08      	bgt.n	800d106 <__ulp+0x26>
 800d0f4:	425b      	negs	r3, r3
 800d0f6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d0fa:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d0fe:	da04      	bge.n	800d10a <__ulp+0x2a>
 800d100:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d104:	4113      	asrs	r3, r2
 800d106:	2200      	movs	r2, #0
 800d108:	e008      	b.n	800d11c <__ulp+0x3c>
 800d10a:	f1a2 0314 	sub.w	r3, r2, #20
 800d10e:	2b1e      	cmp	r3, #30
 800d110:	bfda      	itte	le
 800d112:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d116:	40da      	lsrle	r2, r3
 800d118:	2201      	movgt	r2, #1
 800d11a:	2300      	movs	r3, #0
 800d11c:	4619      	mov	r1, r3
 800d11e:	4610      	mov	r0, r2
 800d120:	ec41 0b10 	vmov	d0, r0, r1
 800d124:	b002      	add	sp, #8
 800d126:	4770      	bx	lr
 800d128:	7ff00000 	.word	0x7ff00000

0800d12c <__b2d>:
 800d12c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d130:	6906      	ldr	r6, [r0, #16]
 800d132:	f100 0814 	add.w	r8, r0, #20
 800d136:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d13a:	1f37      	subs	r7, r6, #4
 800d13c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d140:	4610      	mov	r0, r2
 800d142:	f7ff fd53 	bl	800cbec <__hi0bits>
 800d146:	f1c0 0320 	rsb	r3, r0, #32
 800d14a:	280a      	cmp	r0, #10
 800d14c:	600b      	str	r3, [r1, #0]
 800d14e:	491b      	ldr	r1, [pc, #108]	@ (800d1bc <__b2d+0x90>)
 800d150:	dc15      	bgt.n	800d17e <__b2d+0x52>
 800d152:	f1c0 0c0b 	rsb	ip, r0, #11
 800d156:	fa22 f30c 	lsr.w	r3, r2, ip
 800d15a:	45b8      	cmp	r8, r7
 800d15c:	ea43 0501 	orr.w	r5, r3, r1
 800d160:	bf34      	ite	cc
 800d162:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d166:	2300      	movcs	r3, #0
 800d168:	3015      	adds	r0, #21
 800d16a:	fa02 f000 	lsl.w	r0, r2, r0
 800d16e:	fa23 f30c 	lsr.w	r3, r3, ip
 800d172:	4303      	orrs	r3, r0
 800d174:	461c      	mov	r4, r3
 800d176:	ec45 4b10 	vmov	d0, r4, r5
 800d17a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d17e:	45b8      	cmp	r8, r7
 800d180:	bf3a      	itte	cc
 800d182:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d186:	f1a6 0708 	subcc.w	r7, r6, #8
 800d18a:	2300      	movcs	r3, #0
 800d18c:	380b      	subs	r0, #11
 800d18e:	d012      	beq.n	800d1b6 <__b2d+0x8a>
 800d190:	f1c0 0120 	rsb	r1, r0, #32
 800d194:	fa23 f401 	lsr.w	r4, r3, r1
 800d198:	4082      	lsls	r2, r0
 800d19a:	4322      	orrs	r2, r4
 800d19c:	4547      	cmp	r7, r8
 800d19e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d1a2:	bf8c      	ite	hi
 800d1a4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d1a8:	2200      	movls	r2, #0
 800d1aa:	4083      	lsls	r3, r0
 800d1ac:	40ca      	lsrs	r2, r1
 800d1ae:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d1b2:	4313      	orrs	r3, r2
 800d1b4:	e7de      	b.n	800d174 <__b2d+0x48>
 800d1b6:	ea42 0501 	orr.w	r5, r2, r1
 800d1ba:	e7db      	b.n	800d174 <__b2d+0x48>
 800d1bc:	3ff00000 	.word	0x3ff00000

0800d1c0 <__d2b>:
 800d1c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d1c4:	460f      	mov	r7, r1
 800d1c6:	2101      	movs	r1, #1
 800d1c8:	ec59 8b10 	vmov	r8, r9, d0
 800d1cc:	4616      	mov	r6, r2
 800d1ce:	f7ff fc1b 	bl	800ca08 <_Balloc>
 800d1d2:	4604      	mov	r4, r0
 800d1d4:	b930      	cbnz	r0, 800d1e4 <__d2b+0x24>
 800d1d6:	4602      	mov	r2, r0
 800d1d8:	4b23      	ldr	r3, [pc, #140]	@ (800d268 <__d2b+0xa8>)
 800d1da:	4824      	ldr	r0, [pc, #144]	@ (800d26c <__d2b+0xac>)
 800d1dc:	f240 310f 	movw	r1, #783	@ 0x30f
 800d1e0:	f000 f968 	bl	800d4b4 <__assert_func>
 800d1e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d1e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d1ec:	b10d      	cbz	r5, 800d1f2 <__d2b+0x32>
 800d1ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d1f2:	9301      	str	r3, [sp, #4]
 800d1f4:	f1b8 0300 	subs.w	r3, r8, #0
 800d1f8:	d023      	beq.n	800d242 <__d2b+0x82>
 800d1fa:	4668      	mov	r0, sp
 800d1fc:	9300      	str	r3, [sp, #0]
 800d1fe:	f7ff fd14 	bl	800cc2a <__lo0bits>
 800d202:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d206:	b1d0      	cbz	r0, 800d23e <__d2b+0x7e>
 800d208:	f1c0 0320 	rsb	r3, r0, #32
 800d20c:	fa02 f303 	lsl.w	r3, r2, r3
 800d210:	430b      	orrs	r3, r1
 800d212:	40c2      	lsrs	r2, r0
 800d214:	6163      	str	r3, [r4, #20]
 800d216:	9201      	str	r2, [sp, #4]
 800d218:	9b01      	ldr	r3, [sp, #4]
 800d21a:	61a3      	str	r3, [r4, #24]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	bf0c      	ite	eq
 800d220:	2201      	moveq	r2, #1
 800d222:	2202      	movne	r2, #2
 800d224:	6122      	str	r2, [r4, #16]
 800d226:	b1a5      	cbz	r5, 800d252 <__d2b+0x92>
 800d228:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d22c:	4405      	add	r5, r0
 800d22e:	603d      	str	r5, [r7, #0]
 800d230:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d234:	6030      	str	r0, [r6, #0]
 800d236:	4620      	mov	r0, r4
 800d238:	b003      	add	sp, #12
 800d23a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d23e:	6161      	str	r1, [r4, #20]
 800d240:	e7ea      	b.n	800d218 <__d2b+0x58>
 800d242:	a801      	add	r0, sp, #4
 800d244:	f7ff fcf1 	bl	800cc2a <__lo0bits>
 800d248:	9b01      	ldr	r3, [sp, #4]
 800d24a:	6163      	str	r3, [r4, #20]
 800d24c:	3020      	adds	r0, #32
 800d24e:	2201      	movs	r2, #1
 800d250:	e7e8      	b.n	800d224 <__d2b+0x64>
 800d252:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d256:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d25a:	6038      	str	r0, [r7, #0]
 800d25c:	6918      	ldr	r0, [r3, #16]
 800d25e:	f7ff fcc5 	bl	800cbec <__hi0bits>
 800d262:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d266:	e7e5      	b.n	800d234 <__d2b+0x74>
 800d268:	0800dcf9 	.word	0x0800dcf9
 800d26c:	0800dd81 	.word	0x0800dd81

0800d270 <__ratio>:
 800d270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d274:	b085      	sub	sp, #20
 800d276:	e9cd 1000 	strd	r1, r0, [sp]
 800d27a:	a902      	add	r1, sp, #8
 800d27c:	f7ff ff56 	bl	800d12c <__b2d>
 800d280:	9800      	ldr	r0, [sp, #0]
 800d282:	a903      	add	r1, sp, #12
 800d284:	ec55 4b10 	vmov	r4, r5, d0
 800d288:	f7ff ff50 	bl	800d12c <__b2d>
 800d28c:	9b01      	ldr	r3, [sp, #4]
 800d28e:	6919      	ldr	r1, [r3, #16]
 800d290:	9b00      	ldr	r3, [sp, #0]
 800d292:	691b      	ldr	r3, [r3, #16]
 800d294:	1ac9      	subs	r1, r1, r3
 800d296:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d29a:	1a9b      	subs	r3, r3, r2
 800d29c:	ec5b ab10 	vmov	sl, fp, d0
 800d2a0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	bfce      	itee	gt
 800d2a8:	462a      	movgt	r2, r5
 800d2aa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d2ae:	465a      	movle	r2, fp
 800d2b0:	462f      	mov	r7, r5
 800d2b2:	46d9      	mov	r9, fp
 800d2b4:	bfcc      	ite	gt
 800d2b6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d2ba:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d2be:	464b      	mov	r3, r9
 800d2c0:	4652      	mov	r2, sl
 800d2c2:	4620      	mov	r0, r4
 800d2c4:	4639      	mov	r1, r7
 800d2c6:	f7f3 fac9 	bl	800085c <__aeabi_ddiv>
 800d2ca:	ec41 0b10 	vmov	d0, r0, r1
 800d2ce:	b005      	add	sp, #20
 800d2d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d2d4 <__copybits>:
 800d2d4:	3901      	subs	r1, #1
 800d2d6:	b570      	push	{r4, r5, r6, lr}
 800d2d8:	1149      	asrs	r1, r1, #5
 800d2da:	6914      	ldr	r4, [r2, #16]
 800d2dc:	3101      	adds	r1, #1
 800d2de:	f102 0314 	add.w	r3, r2, #20
 800d2e2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d2e6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d2ea:	1f05      	subs	r5, r0, #4
 800d2ec:	42a3      	cmp	r3, r4
 800d2ee:	d30c      	bcc.n	800d30a <__copybits+0x36>
 800d2f0:	1aa3      	subs	r3, r4, r2
 800d2f2:	3b11      	subs	r3, #17
 800d2f4:	f023 0303 	bic.w	r3, r3, #3
 800d2f8:	3211      	adds	r2, #17
 800d2fa:	42a2      	cmp	r2, r4
 800d2fc:	bf88      	it	hi
 800d2fe:	2300      	movhi	r3, #0
 800d300:	4418      	add	r0, r3
 800d302:	2300      	movs	r3, #0
 800d304:	4288      	cmp	r0, r1
 800d306:	d305      	bcc.n	800d314 <__copybits+0x40>
 800d308:	bd70      	pop	{r4, r5, r6, pc}
 800d30a:	f853 6b04 	ldr.w	r6, [r3], #4
 800d30e:	f845 6f04 	str.w	r6, [r5, #4]!
 800d312:	e7eb      	b.n	800d2ec <__copybits+0x18>
 800d314:	f840 3b04 	str.w	r3, [r0], #4
 800d318:	e7f4      	b.n	800d304 <__copybits+0x30>

0800d31a <__any_on>:
 800d31a:	f100 0214 	add.w	r2, r0, #20
 800d31e:	6900      	ldr	r0, [r0, #16]
 800d320:	114b      	asrs	r3, r1, #5
 800d322:	4298      	cmp	r0, r3
 800d324:	b510      	push	{r4, lr}
 800d326:	db11      	blt.n	800d34c <__any_on+0x32>
 800d328:	dd0a      	ble.n	800d340 <__any_on+0x26>
 800d32a:	f011 011f 	ands.w	r1, r1, #31
 800d32e:	d007      	beq.n	800d340 <__any_on+0x26>
 800d330:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d334:	fa24 f001 	lsr.w	r0, r4, r1
 800d338:	fa00 f101 	lsl.w	r1, r0, r1
 800d33c:	428c      	cmp	r4, r1
 800d33e:	d10b      	bne.n	800d358 <__any_on+0x3e>
 800d340:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d344:	4293      	cmp	r3, r2
 800d346:	d803      	bhi.n	800d350 <__any_on+0x36>
 800d348:	2000      	movs	r0, #0
 800d34a:	bd10      	pop	{r4, pc}
 800d34c:	4603      	mov	r3, r0
 800d34e:	e7f7      	b.n	800d340 <__any_on+0x26>
 800d350:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d354:	2900      	cmp	r1, #0
 800d356:	d0f5      	beq.n	800d344 <__any_on+0x2a>
 800d358:	2001      	movs	r0, #1
 800d35a:	e7f6      	b.n	800d34a <__any_on+0x30>

0800d35c <_realloc_r>:
 800d35c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d360:	4607      	mov	r7, r0
 800d362:	4614      	mov	r4, r2
 800d364:	460d      	mov	r5, r1
 800d366:	b921      	cbnz	r1, 800d372 <_realloc_r+0x16>
 800d368:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d36c:	4611      	mov	r1, r2
 800d36e:	f7fd b979 	b.w	800a664 <_malloc_r>
 800d372:	b92a      	cbnz	r2, 800d380 <_realloc_r+0x24>
 800d374:	f7fd f90a 	bl	800a58c <_free_r>
 800d378:	4625      	mov	r5, r4
 800d37a:	4628      	mov	r0, r5
 800d37c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d380:	f000 f8d2 	bl	800d528 <_malloc_usable_size_r>
 800d384:	4284      	cmp	r4, r0
 800d386:	4606      	mov	r6, r0
 800d388:	d802      	bhi.n	800d390 <_realloc_r+0x34>
 800d38a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d38e:	d8f4      	bhi.n	800d37a <_realloc_r+0x1e>
 800d390:	4621      	mov	r1, r4
 800d392:	4638      	mov	r0, r7
 800d394:	f7fd f966 	bl	800a664 <_malloc_r>
 800d398:	4680      	mov	r8, r0
 800d39a:	b908      	cbnz	r0, 800d3a0 <_realloc_r+0x44>
 800d39c:	4645      	mov	r5, r8
 800d39e:	e7ec      	b.n	800d37a <_realloc_r+0x1e>
 800d3a0:	42b4      	cmp	r4, r6
 800d3a2:	4622      	mov	r2, r4
 800d3a4:	4629      	mov	r1, r5
 800d3a6:	bf28      	it	cs
 800d3a8:	4632      	movcs	r2, r6
 800d3aa:	f7fe ffc9 	bl	800c340 <memcpy>
 800d3ae:	4629      	mov	r1, r5
 800d3b0:	4638      	mov	r0, r7
 800d3b2:	f7fd f8eb 	bl	800a58c <_free_r>
 800d3b6:	e7f1      	b.n	800d39c <_realloc_r+0x40>

0800d3b8 <_strtoul_l.isra.0>:
 800d3b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d3bc:	4e34      	ldr	r6, [pc, #208]	@ (800d490 <_strtoul_l.isra.0+0xd8>)
 800d3be:	4686      	mov	lr, r0
 800d3c0:	460d      	mov	r5, r1
 800d3c2:	4628      	mov	r0, r5
 800d3c4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d3c8:	5d37      	ldrb	r7, [r6, r4]
 800d3ca:	f017 0708 	ands.w	r7, r7, #8
 800d3ce:	d1f8      	bne.n	800d3c2 <_strtoul_l.isra.0+0xa>
 800d3d0:	2c2d      	cmp	r4, #45	@ 0x2d
 800d3d2:	d110      	bne.n	800d3f6 <_strtoul_l.isra.0+0x3e>
 800d3d4:	782c      	ldrb	r4, [r5, #0]
 800d3d6:	2701      	movs	r7, #1
 800d3d8:	1c85      	adds	r5, r0, #2
 800d3da:	f033 0010 	bics.w	r0, r3, #16
 800d3de:	d115      	bne.n	800d40c <_strtoul_l.isra.0+0x54>
 800d3e0:	2c30      	cmp	r4, #48	@ 0x30
 800d3e2:	d10d      	bne.n	800d400 <_strtoul_l.isra.0+0x48>
 800d3e4:	7828      	ldrb	r0, [r5, #0]
 800d3e6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800d3ea:	2858      	cmp	r0, #88	@ 0x58
 800d3ec:	d108      	bne.n	800d400 <_strtoul_l.isra.0+0x48>
 800d3ee:	786c      	ldrb	r4, [r5, #1]
 800d3f0:	3502      	adds	r5, #2
 800d3f2:	2310      	movs	r3, #16
 800d3f4:	e00a      	b.n	800d40c <_strtoul_l.isra.0+0x54>
 800d3f6:	2c2b      	cmp	r4, #43	@ 0x2b
 800d3f8:	bf04      	itt	eq
 800d3fa:	782c      	ldrbeq	r4, [r5, #0]
 800d3fc:	1c85      	addeq	r5, r0, #2
 800d3fe:	e7ec      	b.n	800d3da <_strtoul_l.isra.0+0x22>
 800d400:	2b00      	cmp	r3, #0
 800d402:	d1f6      	bne.n	800d3f2 <_strtoul_l.isra.0+0x3a>
 800d404:	2c30      	cmp	r4, #48	@ 0x30
 800d406:	bf14      	ite	ne
 800d408:	230a      	movne	r3, #10
 800d40a:	2308      	moveq	r3, #8
 800d40c:	f04f 38ff 	mov.w	r8, #4294967295
 800d410:	2600      	movs	r6, #0
 800d412:	fbb8 f8f3 	udiv	r8, r8, r3
 800d416:	fb03 f908 	mul.w	r9, r3, r8
 800d41a:	ea6f 0909 	mvn.w	r9, r9
 800d41e:	4630      	mov	r0, r6
 800d420:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800d424:	f1bc 0f09 	cmp.w	ip, #9
 800d428:	d810      	bhi.n	800d44c <_strtoul_l.isra.0+0x94>
 800d42a:	4664      	mov	r4, ip
 800d42c:	42a3      	cmp	r3, r4
 800d42e:	dd1e      	ble.n	800d46e <_strtoul_l.isra.0+0xb6>
 800d430:	f1b6 3fff 	cmp.w	r6, #4294967295
 800d434:	d007      	beq.n	800d446 <_strtoul_l.isra.0+0x8e>
 800d436:	4580      	cmp	r8, r0
 800d438:	d316      	bcc.n	800d468 <_strtoul_l.isra.0+0xb0>
 800d43a:	d101      	bne.n	800d440 <_strtoul_l.isra.0+0x88>
 800d43c:	45a1      	cmp	r9, r4
 800d43e:	db13      	blt.n	800d468 <_strtoul_l.isra.0+0xb0>
 800d440:	fb00 4003 	mla	r0, r0, r3, r4
 800d444:	2601      	movs	r6, #1
 800d446:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d44a:	e7e9      	b.n	800d420 <_strtoul_l.isra.0+0x68>
 800d44c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800d450:	f1bc 0f19 	cmp.w	ip, #25
 800d454:	d801      	bhi.n	800d45a <_strtoul_l.isra.0+0xa2>
 800d456:	3c37      	subs	r4, #55	@ 0x37
 800d458:	e7e8      	b.n	800d42c <_strtoul_l.isra.0+0x74>
 800d45a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800d45e:	f1bc 0f19 	cmp.w	ip, #25
 800d462:	d804      	bhi.n	800d46e <_strtoul_l.isra.0+0xb6>
 800d464:	3c57      	subs	r4, #87	@ 0x57
 800d466:	e7e1      	b.n	800d42c <_strtoul_l.isra.0+0x74>
 800d468:	f04f 36ff 	mov.w	r6, #4294967295
 800d46c:	e7eb      	b.n	800d446 <_strtoul_l.isra.0+0x8e>
 800d46e:	1c73      	adds	r3, r6, #1
 800d470:	d106      	bne.n	800d480 <_strtoul_l.isra.0+0xc8>
 800d472:	2322      	movs	r3, #34	@ 0x22
 800d474:	f8ce 3000 	str.w	r3, [lr]
 800d478:	4630      	mov	r0, r6
 800d47a:	b932      	cbnz	r2, 800d48a <_strtoul_l.isra.0+0xd2>
 800d47c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d480:	b107      	cbz	r7, 800d484 <_strtoul_l.isra.0+0xcc>
 800d482:	4240      	negs	r0, r0
 800d484:	2a00      	cmp	r2, #0
 800d486:	d0f9      	beq.n	800d47c <_strtoul_l.isra.0+0xc4>
 800d488:	b106      	cbz	r6, 800d48c <_strtoul_l.isra.0+0xd4>
 800d48a:	1e69      	subs	r1, r5, #1
 800d48c:	6011      	str	r1, [r2, #0]
 800d48e:	e7f5      	b.n	800d47c <_strtoul_l.isra.0+0xc4>
 800d490:	0800de69 	.word	0x0800de69

0800d494 <_strtoul_r>:
 800d494:	f7ff bf90 	b.w	800d3b8 <_strtoul_l.isra.0>

0800d498 <__ascii_wctomb>:
 800d498:	4603      	mov	r3, r0
 800d49a:	4608      	mov	r0, r1
 800d49c:	b141      	cbz	r1, 800d4b0 <__ascii_wctomb+0x18>
 800d49e:	2aff      	cmp	r2, #255	@ 0xff
 800d4a0:	d904      	bls.n	800d4ac <__ascii_wctomb+0x14>
 800d4a2:	228a      	movs	r2, #138	@ 0x8a
 800d4a4:	601a      	str	r2, [r3, #0]
 800d4a6:	f04f 30ff 	mov.w	r0, #4294967295
 800d4aa:	4770      	bx	lr
 800d4ac:	700a      	strb	r2, [r1, #0]
 800d4ae:	2001      	movs	r0, #1
 800d4b0:	4770      	bx	lr
	...

0800d4b4 <__assert_func>:
 800d4b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d4b6:	4614      	mov	r4, r2
 800d4b8:	461a      	mov	r2, r3
 800d4ba:	4b09      	ldr	r3, [pc, #36]	@ (800d4e0 <__assert_func+0x2c>)
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	4605      	mov	r5, r0
 800d4c0:	68d8      	ldr	r0, [r3, #12]
 800d4c2:	b14c      	cbz	r4, 800d4d8 <__assert_func+0x24>
 800d4c4:	4b07      	ldr	r3, [pc, #28]	@ (800d4e4 <__assert_func+0x30>)
 800d4c6:	9100      	str	r1, [sp, #0]
 800d4c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d4cc:	4906      	ldr	r1, [pc, #24]	@ (800d4e8 <__assert_func+0x34>)
 800d4ce:	462b      	mov	r3, r5
 800d4d0:	f000 f832 	bl	800d538 <fiprintf>
 800d4d4:	f000 f842 	bl	800d55c <abort>
 800d4d8:	4b04      	ldr	r3, [pc, #16]	@ (800d4ec <__assert_func+0x38>)
 800d4da:	461c      	mov	r4, r3
 800d4dc:	e7f3      	b.n	800d4c6 <__assert_func+0x12>
 800d4de:	bf00      	nop
 800d4e0:	200000c0 	.word	0x200000c0
 800d4e4:	0800ddda 	.word	0x0800ddda
 800d4e8:	0800dde7 	.word	0x0800dde7
 800d4ec:	0800de15 	.word	0x0800de15

0800d4f0 <_calloc_r>:
 800d4f0:	b570      	push	{r4, r5, r6, lr}
 800d4f2:	fba1 5402 	umull	r5, r4, r1, r2
 800d4f6:	b934      	cbnz	r4, 800d506 <_calloc_r+0x16>
 800d4f8:	4629      	mov	r1, r5
 800d4fa:	f7fd f8b3 	bl	800a664 <_malloc_r>
 800d4fe:	4606      	mov	r6, r0
 800d500:	b928      	cbnz	r0, 800d50e <_calloc_r+0x1e>
 800d502:	4630      	mov	r0, r6
 800d504:	bd70      	pop	{r4, r5, r6, pc}
 800d506:	220c      	movs	r2, #12
 800d508:	6002      	str	r2, [r0, #0]
 800d50a:	2600      	movs	r6, #0
 800d50c:	e7f9      	b.n	800d502 <_calloc_r+0x12>
 800d50e:	462a      	mov	r2, r5
 800d510:	4621      	mov	r1, r4
 800d512:	f7fc ffa2 	bl	800a45a <memset>
 800d516:	e7f4      	b.n	800d502 <_calloc_r+0x12>

0800d518 <malloc>:
 800d518:	4b02      	ldr	r3, [pc, #8]	@ (800d524 <malloc+0xc>)
 800d51a:	4601      	mov	r1, r0
 800d51c:	6818      	ldr	r0, [r3, #0]
 800d51e:	f7fd b8a1 	b.w	800a664 <_malloc_r>
 800d522:	bf00      	nop
 800d524:	200000c0 	.word	0x200000c0

0800d528 <_malloc_usable_size_r>:
 800d528:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d52c:	1f18      	subs	r0, r3, #4
 800d52e:	2b00      	cmp	r3, #0
 800d530:	bfbc      	itt	lt
 800d532:	580b      	ldrlt	r3, [r1, r0]
 800d534:	18c0      	addlt	r0, r0, r3
 800d536:	4770      	bx	lr

0800d538 <fiprintf>:
 800d538:	b40e      	push	{r1, r2, r3}
 800d53a:	b503      	push	{r0, r1, lr}
 800d53c:	4601      	mov	r1, r0
 800d53e:	ab03      	add	r3, sp, #12
 800d540:	4805      	ldr	r0, [pc, #20]	@ (800d558 <fiprintf+0x20>)
 800d542:	f853 2b04 	ldr.w	r2, [r3], #4
 800d546:	6800      	ldr	r0, [r0, #0]
 800d548:	9301      	str	r3, [sp, #4]
 800d54a:	f000 f837 	bl	800d5bc <_vfiprintf_r>
 800d54e:	b002      	add	sp, #8
 800d550:	f85d eb04 	ldr.w	lr, [sp], #4
 800d554:	b003      	add	sp, #12
 800d556:	4770      	bx	lr
 800d558:	200000c0 	.word	0x200000c0

0800d55c <abort>:
 800d55c:	b508      	push	{r3, lr}
 800d55e:	2006      	movs	r0, #6
 800d560:	f000 fa00 	bl	800d964 <raise>
 800d564:	2001      	movs	r0, #1
 800d566:	f7f7 fcff 	bl	8004f68 <_exit>

0800d56a <__sfputc_r>:
 800d56a:	6893      	ldr	r3, [r2, #8]
 800d56c:	3b01      	subs	r3, #1
 800d56e:	2b00      	cmp	r3, #0
 800d570:	b410      	push	{r4}
 800d572:	6093      	str	r3, [r2, #8]
 800d574:	da08      	bge.n	800d588 <__sfputc_r+0x1e>
 800d576:	6994      	ldr	r4, [r2, #24]
 800d578:	42a3      	cmp	r3, r4
 800d57a:	db01      	blt.n	800d580 <__sfputc_r+0x16>
 800d57c:	290a      	cmp	r1, #10
 800d57e:	d103      	bne.n	800d588 <__sfputc_r+0x1e>
 800d580:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d584:	f000 b932 	b.w	800d7ec <__swbuf_r>
 800d588:	6813      	ldr	r3, [r2, #0]
 800d58a:	1c58      	adds	r0, r3, #1
 800d58c:	6010      	str	r0, [r2, #0]
 800d58e:	7019      	strb	r1, [r3, #0]
 800d590:	4608      	mov	r0, r1
 800d592:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d596:	4770      	bx	lr

0800d598 <__sfputs_r>:
 800d598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d59a:	4606      	mov	r6, r0
 800d59c:	460f      	mov	r7, r1
 800d59e:	4614      	mov	r4, r2
 800d5a0:	18d5      	adds	r5, r2, r3
 800d5a2:	42ac      	cmp	r4, r5
 800d5a4:	d101      	bne.n	800d5aa <__sfputs_r+0x12>
 800d5a6:	2000      	movs	r0, #0
 800d5a8:	e007      	b.n	800d5ba <__sfputs_r+0x22>
 800d5aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5ae:	463a      	mov	r2, r7
 800d5b0:	4630      	mov	r0, r6
 800d5b2:	f7ff ffda 	bl	800d56a <__sfputc_r>
 800d5b6:	1c43      	adds	r3, r0, #1
 800d5b8:	d1f3      	bne.n	800d5a2 <__sfputs_r+0xa>
 800d5ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d5bc <_vfiprintf_r>:
 800d5bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5c0:	460d      	mov	r5, r1
 800d5c2:	b09d      	sub	sp, #116	@ 0x74
 800d5c4:	4614      	mov	r4, r2
 800d5c6:	4698      	mov	r8, r3
 800d5c8:	4606      	mov	r6, r0
 800d5ca:	b118      	cbz	r0, 800d5d4 <_vfiprintf_r+0x18>
 800d5cc:	6a03      	ldr	r3, [r0, #32]
 800d5ce:	b90b      	cbnz	r3, 800d5d4 <_vfiprintf_r+0x18>
 800d5d0:	f7fc fe7a 	bl	800a2c8 <__sinit>
 800d5d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d5d6:	07d9      	lsls	r1, r3, #31
 800d5d8:	d405      	bmi.n	800d5e6 <_vfiprintf_r+0x2a>
 800d5da:	89ab      	ldrh	r3, [r5, #12]
 800d5dc:	059a      	lsls	r2, r3, #22
 800d5de:	d402      	bmi.n	800d5e6 <_vfiprintf_r+0x2a>
 800d5e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d5e2:	f7fc ffca 	bl	800a57a <__retarget_lock_acquire_recursive>
 800d5e6:	89ab      	ldrh	r3, [r5, #12]
 800d5e8:	071b      	lsls	r3, r3, #28
 800d5ea:	d501      	bpl.n	800d5f0 <_vfiprintf_r+0x34>
 800d5ec:	692b      	ldr	r3, [r5, #16]
 800d5ee:	b99b      	cbnz	r3, 800d618 <_vfiprintf_r+0x5c>
 800d5f0:	4629      	mov	r1, r5
 800d5f2:	4630      	mov	r0, r6
 800d5f4:	f000 f938 	bl	800d868 <__swsetup_r>
 800d5f8:	b170      	cbz	r0, 800d618 <_vfiprintf_r+0x5c>
 800d5fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d5fc:	07dc      	lsls	r4, r3, #31
 800d5fe:	d504      	bpl.n	800d60a <_vfiprintf_r+0x4e>
 800d600:	f04f 30ff 	mov.w	r0, #4294967295
 800d604:	b01d      	add	sp, #116	@ 0x74
 800d606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d60a:	89ab      	ldrh	r3, [r5, #12]
 800d60c:	0598      	lsls	r0, r3, #22
 800d60e:	d4f7      	bmi.n	800d600 <_vfiprintf_r+0x44>
 800d610:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d612:	f7fc ffb3 	bl	800a57c <__retarget_lock_release_recursive>
 800d616:	e7f3      	b.n	800d600 <_vfiprintf_r+0x44>
 800d618:	2300      	movs	r3, #0
 800d61a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d61c:	2320      	movs	r3, #32
 800d61e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d622:	f8cd 800c 	str.w	r8, [sp, #12]
 800d626:	2330      	movs	r3, #48	@ 0x30
 800d628:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d7d8 <_vfiprintf_r+0x21c>
 800d62c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d630:	f04f 0901 	mov.w	r9, #1
 800d634:	4623      	mov	r3, r4
 800d636:	469a      	mov	sl, r3
 800d638:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d63c:	b10a      	cbz	r2, 800d642 <_vfiprintf_r+0x86>
 800d63e:	2a25      	cmp	r2, #37	@ 0x25
 800d640:	d1f9      	bne.n	800d636 <_vfiprintf_r+0x7a>
 800d642:	ebba 0b04 	subs.w	fp, sl, r4
 800d646:	d00b      	beq.n	800d660 <_vfiprintf_r+0xa4>
 800d648:	465b      	mov	r3, fp
 800d64a:	4622      	mov	r2, r4
 800d64c:	4629      	mov	r1, r5
 800d64e:	4630      	mov	r0, r6
 800d650:	f7ff ffa2 	bl	800d598 <__sfputs_r>
 800d654:	3001      	adds	r0, #1
 800d656:	f000 80a7 	beq.w	800d7a8 <_vfiprintf_r+0x1ec>
 800d65a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d65c:	445a      	add	r2, fp
 800d65e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d660:	f89a 3000 	ldrb.w	r3, [sl]
 800d664:	2b00      	cmp	r3, #0
 800d666:	f000 809f 	beq.w	800d7a8 <_vfiprintf_r+0x1ec>
 800d66a:	2300      	movs	r3, #0
 800d66c:	f04f 32ff 	mov.w	r2, #4294967295
 800d670:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d674:	f10a 0a01 	add.w	sl, sl, #1
 800d678:	9304      	str	r3, [sp, #16]
 800d67a:	9307      	str	r3, [sp, #28]
 800d67c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d680:	931a      	str	r3, [sp, #104]	@ 0x68
 800d682:	4654      	mov	r4, sl
 800d684:	2205      	movs	r2, #5
 800d686:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d68a:	4853      	ldr	r0, [pc, #332]	@ (800d7d8 <_vfiprintf_r+0x21c>)
 800d68c:	f7f2 fdb0 	bl	80001f0 <memchr>
 800d690:	9a04      	ldr	r2, [sp, #16]
 800d692:	b9d8      	cbnz	r0, 800d6cc <_vfiprintf_r+0x110>
 800d694:	06d1      	lsls	r1, r2, #27
 800d696:	bf44      	itt	mi
 800d698:	2320      	movmi	r3, #32
 800d69a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d69e:	0713      	lsls	r3, r2, #28
 800d6a0:	bf44      	itt	mi
 800d6a2:	232b      	movmi	r3, #43	@ 0x2b
 800d6a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6a8:	f89a 3000 	ldrb.w	r3, [sl]
 800d6ac:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6ae:	d015      	beq.n	800d6dc <_vfiprintf_r+0x120>
 800d6b0:	9a07      	ldr	r2, [sp, #28]
 800d6b2:	4654      	mov	r4, sl
 800d6b4:	2000      	movs	r0, #0
 800d6b6:	f04f 0c0a 	mov.w	ip, #10
 800d6ba:	4621      	mov	r1, r4
 800d6bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d6c0:	3b30      	subs	r3, #48	@ 0x30
 800d6c2:	2b09      	cmp	r3, #9
 800d6c4:	d94b      	bls.n	800d75e <_vfiprintf_r+0x1a2>
 800d6c6:	b1b0      	cbz	r0, 800d6f6 <_vfiprintf_r+0x13a>
 800d6c8:	9207      	str	r2, [sp, #28]
 800d6ca:	e014      	b.n	800d6f6 <_vfiprintf_r+0x13a>
 800d6cc:	eba0 0308 	sub.w	r3, r0, r8
 800d6d0:	fa09 f303 	lsl.w	r3, r9, r3
 800d6d4:	4313      	orrs	r3, r2
 800d6d6:	9304      	str	r3, [sp, #16]
 800d6d8:	46a2      	mov	sl, r4
 800d6da:	e7d2      	b.n	800d682 <_vfiprintf_r+0xc6>
 800d6dc:	9b03      	ldr	r3, [sp, #12]
 800d6de:	1d19      	adds	r1, r3, #4
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	9103      	str	r1, [sp, #12]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	bfbb      	ittet	lt
 800d6e8:	425b      	neglt	r3, r3
 800d6ea:	f042 0202 	orrlt.w	r2, r2, #2
 800d6ee:	9307      	strge	r3, [sp, #28]
 800d6f0:	9307      	strlt	r3, [sp, #28]
 800d6f2:	bfb8      	it	lt
 800d6f4:	9204      	strlt	r2, [sp, #16]
 800d6f6:	7823      	ldrb	r3, [r4, #0]
 800d6f8:	2b2e      	cmp	r3, #46	@ 0x2e
 800d6fa:	d10a      	bne.n	800d712 <_vfiprintf_r+0x156>
 800d6fc:	7863      	ldrb	r3, [r4, #1]
 800d6fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800d700:	d132      	bne.n	800d768 <_vfiprintf_r+0x1ac>
 800d702:	9b03      	ldr	r3, [sp, #12]
 800d704:	1d1a      	adds	r2, r3, #4
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	9203      	str	r2, [sp, #12]
 800d70a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d70e:	3402      	adds	r4, #2
 800d710:	9305      	str	r3, [sp, #20]
 800d712:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d7e8 <_vfiprintf_r+0x22c>
 800d716:	7821      	ldrb	r1, [r4, #0]
 800d718:	2203      	movs	r2, #3
 800d71a:	4650      	mov	r0, sl
 800d71c:	f7f2 fd68 	bl	80001f0 <memchr>
 800d720:	b138      	cbz	r0, 800d732 <_vfiprintf_r+0x176>
 800d722:	9b04      	ldr	r3, [sp, #16]
 800d724:	eba0 000a 	sub.w	r0, r0, sl
 800d728:	2240      	movs	r2, #64	@ 0x40
 800d72a:	4082      	lsls	r2, r0
 800d72c:	4313      	orrs	r3, r2
 800d72e:	3401      	adds	r4, #1
 800d730:	9304      	str	r3, [sp, #16]
 800d732:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d736:	4829      	ldr	r0, [pc, #164]	@ (800d7dc <_vfiprintf_r+0x220>)
 800d738:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d73c:	2206      	movs	r2, #6
 800d73e:	f7f2 fd57 	bl	80001f0 <memchr>
 800d742:	2800      	cmp	r0, #0
 800d744:	d03f      	beq.n	800d7c6 <_vfiprintf_r+0x20a>
 800d746:	4b26      	ldr	r3, [pc, #152]	@ (800d7e0 <_vfiprintf_r+0x224>)
 800d748:	bb1b      	cbnz	r3, 800d792 <_vfiprintf_r+0x1d6>
 800d74a:	9b03      	ldr	r3, [sp, #12]
 800d74c:	3307      	adds	r3, #7
 800d74e:	f023 0307 	bic.w	r3, r3, #7
 800d752:	3308      	adds	r3, #8
 800d754:	9303      	str	r3, [sp, #12]
 800d756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d758:	443b      	add	r3, r7
 800d75a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d75c:	e76a      	b.n	800d634 <_vfiprintf_r+0x78>
 800d75e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d762:	460c      	mov	r4, r1
 800d764:	2001      	movs	r0, #1
 800d766:	e7a8      	b.n	800d6ba <_vfiprintf_r+0xfe>
 800d768:	2300      	movs	r3, #0
 800d76a:	3401      	adds	r4, #1
 800d76c:	9305      	str	r3, [sp, #20]
 800d76e:	4619      	mov	r1, r3
 800d770:	f04f 0c0a 	mov.w	ip, #10
 800d774:	4620      	mov	r0, r4
 800d776:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d77a:	3a30      	subs	r2, #48	@ 0x30
 800d77c:	2a09      	cmp	r2, #9
 800d77e:	d903      	bls.n	800d788 <_vfiprintf_r+0x1cc>
 800d780:	2b00      	cmp	r3, #0
 800d782:	d0c6      	beq.n	800d712 <_vfiprintf_r+0x156>
 800d784:	9105      	str	r1, [sp, #20]
 800d786:	e7c4      	b.n	800d712 <_vfiprintf_r+0x156>
 800d788:	fb0c 2101 	mla	r1, ip, r1, r2
 800d78c:	4604      	mov	r4, r0
 800d78e:	2301      	movs	r3, #1
 800d790:	e7f0      	b.n	800d774 <_vfiprintf_r+0x1b8>
 800d792:	ab03      	add	r3, sp, #12
 800d794:	9300      	str	r3, [sp, #0]
 800d796:	462a      	mov	r2, r5
 800d798:	4b12      	ldr	r3, [pc, #72]	@ (800d7e4 <_vfiprintf_r+0x228>)
 800d79a:	a904      	add	r1, sp, #16
 800d79c:	4630      	mov	r0, r6
 800d79e:	f3af 8000 	nop.w
 800d7a2:	4607      	mov	r7, r0
 800d7a4:	1c78      	adds	r0, r7, #1
 800d7a6:	d1d6      	bne.n	800d756 <_vfiprintf_r+0x19a>
 800d7a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d7aa:	07d9      	lsls	r1, r3, #31
 800d7ac:	d405      	bmi.n	800d7ba <_vfiprintf_r+0x1fe>
 800d7ae:	89ab      	ldrh	r3, [r5, #12]
 800d7b0:	059a      	lsls	r2, r3, #22
 800d7b2:	d402      	bmi.n	800d7ba <_vfiprintf_r+0x1fe>
 800d7b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d7b6:	f7fc fee1 	bl	800a57c <__retarget_lock_release_recursive>
 800d7ba:	89ab      	ldrh	r3, [r5, #12]
 800d7bc:	065b      	lsls	r3, r3, #25
 800d7be:	f53f af1f 	bmi.w	800d600 <_vfiprintf_r+0x44>
 800d7c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d7c4:	e71e      	b.n	800d604 <_vfiprintf_r+0x48>
 800d7c6:	ab03      	add	r3, sp, #12
 800d7c8:	9300      	str	r3, [sp, #0]
 800d7ca:	462a      	mov	r2, r5
 800d7cc:	4b05      	ldr	r3, [pc, #20]	@ (800d7e4 <_vfiprintf_r+0x228>)
 800d7ce:	a904      	add	r1, sp, #16
 800d7d0:	4630      	mov	r0, r6
 800d7d2:	f7fe f9ed 	bl	800bbb0 <_printf_i>
 800d7d6:	e7e4      	b.n	800d7a2 <_vfiprintf_r+0x1e6>
 800d7d8:	0800dca3 	.word	0x0800dca3
 800d7dc:	0800dcad 	.word	0x0800dcad
 800d7e0:	00000000 	.word	0x00000000
 800d7e4:	0800d599 	.word	0x0800d599
 800d7e8:	0800dca9 	.word	0x0800dca9

0800d7ec <__swbuf_r>:
 800d7ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7ee:	460e      	mov	r6, r1
 800d7f0:	4614      	mov	r4, r2
 800d7f2:	4605      	mov	r5, r0
 800d7f4:	b118      	cbz	r0, 800d7fe <__swbuf_r+0x12>
 800d7f6:	6a03      	ldr	r3, [r0, #32]
 800d7f8:	b90b      	cbnz	r3, 800d7fe <__swbuf_r+0x12>
 800d7fa:	f7fc fd65 	bl	800a2c8 <__sinit>
 800d7fe:	69a3      	ldr	r3, [r4, #24]
 800d800:	60a3      	str	r3, [r4, #8]
 800d802:	89a3      	ldrh	r3, [r4, #12]
 800d804:	071a      	lsls	r2, r3, #28
 800d806:	d501      	bpl.n	800d80c <__swbuf_r+0x20>
 800d808:	6923      	ldr	r3, [r4, #16]
 800d80a:	b943      	cbnz	r3, 800d81e <__swbuf_r+0x32>
 800d80c:	4621      	mov	r1, r4
 800d80e:	4628      	mov	r0, r5
 800d810:	f000 f82a 	bl	800d868 <__swsetup_r>
 800d814:	b118      	cbz	r0, 800d81e <__swbuf_r+0x32>
 800d816:	f04f 37ff 	mov.w	r7, #4294967295
 800d81a:	4638      	mov	r0, r7
 800d81c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d81e:	6823      	ldr	r3, [r4, #0]
 800d820:	6922      	ldr	r2, [r4, #16]
 800d822:	1a98      	subs	r0, r3, r2
 800d824:	6963      	ldr	r3, [r4, #20]
 800d826:	b2f6      	uxtb	r6, r6
 800d828:	4283      	cmp	r3, r0
 800d82a:	4637      	mov	r7, r6
 800d82c:	dc05      	bgt.n	800d83a <__swbuf_r+0x4e>
 800d82e:	4621      	mov	r1, r4
 800d830:	4628      	mov	r0, r5
 800d832:	f7fe fcad 	bl	800c190 <_fflush_r>
 800d836:	2800      	cmp	r0, #0
 800d838:	d1ed      	bne.n	800d816 <__swbuf_r+0x2a>
 800d83a:	68a3      	ldr	r3, [r4, #8]
 800d83c:	3b01      	subs	r3, #1
 800d83e:	60a3      	str	r3, [r4, #8]
 800d840:	6823      	ldr	r3, [r4, #0]
 800d842:	1c5a      	adds	r2, r3, #1
 800d844:	6022      	str	r2, [r4, #0]
 800d846:	701e      	strb	r6, [r3, #0]
 800d848:	6962      	ldr	r2, [r4, #20]
 800d84a:	1c43      	adds	r3, r0, #1
 800d84c:	429a      	cmp	r2, r3
 800d84e:	d004      	beq.n	800d85a <__swbuf_r+0x6e>
 800d850:	89a3      	ldrh	r3, [r4, #12]
 800d852:	07db      	lsls	r3, r3, #31
 800d854:	d5e1      	bpl.n	800d81a <__swbuf_r+0x2e>
 800d856:	2e0a      	cmp	r6, #10
 800d858:	d1df      	bne.n	800d81a <__swbuf_r+0x2e>
 800d85a:	4621      	mov	r1, r4
 800d85c:	4628      	mov	r0, r5
 800d85e:	f7fe fc97 	bl	800c190 <_fflush_r>
 800d862:	2800      	cmp	r0, #0
 800d864:	d0d9      	beq.n	800d81a <__swbuf_r+0x2e>
 800d866:	e7d6      	b.n	800d816 <__swbuf_r+0x2a>

0800d868 <__swsetup_r>:
 800d868:	b538      	push	{r3, r4, r5, lr}
 800d86a:	4b29      	ldr	r3, [pc, #164]	@ (800d910 <__swsetup_r+0xa8>)
 800d86c:	4605      	mov	r5, r0
 800d86e:	6818      	ldr	r0, [r3, #0]
 800d870:	460c      	mov	r4, r1
 800d872:	b118      	cbz	r0, 800d87c <__swsetup_r+0x14>
 800d874:	6a03      	ldr	r3, [r0, #32]
 800d876:	b90b      	cbnz	r3, 800d87c <__swsetup_r+0x14>
 800d878:	f7fc fd26 	bl	800a2c8 <__sinit>
 800d87c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d880:	0719      	lsls	r1, r3, #28
 800d882:	d422      	bmi.n	800d8ca <__swsetup_r+0x62>
 800d884:	06da      	lsls	r2, r3, #27
 800d886:	d407      	bmi.n	800d898 <__swsetup_r+0x30>
 800d888:	2209      	movs	r2, #9
 800d88a:	602a      	str	r2, [r5, #0]
 800d88c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d890:	81a3      	strh	r3, [r4, #12]
 800d892:	f04f 30ff 	mov.w	r0, #4294967295
 800d896:	e033      	b.n	800d900 <__swsetup_r+0x98>
 800d898:	0758      	lsls	r0, r3, #29
 800d89a:	d512      	bpl.n	800d8c2 <__swsetup_r+0x5a>
 800d89c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d89e:	b141      	cbz	r1, 800d8b2 <__swsetup_r+0x4a>
 800d8a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d8a4:	4299      	cmp	r1, r3
 800d8a6:	d002      	beq.n	800d8ae <__swsetup_r+0x46>
 800d8a8:	4628      	mov	r0, r5
 800d8aa:	f7fc fe6f 	bl	800a58c <_free_r>
 800d8ae:	2300      	movs	r3, #0
 800d8b0:	6363      	str	r3, [r4, #52]	@ 0x34
 800d8b2:	89a3      	ldrh	r3, [r4, #12]
 800d8b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d8b8:	81a3      	strh	r3, [r4, #12]
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	6063      	str	r3, [r4, #4]
 800d8be:	6923      	ldr	r3, [r4, #16]
 800d8c0:	6023      	str	r3, [r4, #0]
 800d8c2:	89a3      	ldrh	r3, [r4, #12]
 800d8c4:	f043 0308 	orr.w	r3, r3, #8
 800d8c8:	81a3      	strh	r3, [r4, #12]
 800d8ca:	6923      	ldr	r3, [r4, #16]
 800d8cc:	b94b      	cbnz	r3, 800d8e2 <__swsetup_r+0x7a>
 800d8ce:	89a3      	ldrh	r3, [r4, #12]
 800d8d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d8d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d8d8:	d003      	beq.n	800d8e2 <__swsetup_r+0x7a>
 800d8da:	4621      	mov	r1, r4
 800d8dc:	4628      	mov	r0, r5
 800d8de:	f000 f883 	bl	800d9e8 <__smakebuf_r>
 800d8e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8e6:	f013 0201 	ands.w	r2, r3, #1
 800d8ea:	d00a      	beq.n	800d902 <__swsetup_r+0x9a>
 800d8ec:	2200      	movs	r2, #0
 800d8ee:	60a2      	str	r2, [r4, #8]
 800d8f0:	6962      	ldr	r2, [r4, #20]
 800d8f2:	4252      	negs	r2, r2
 800d8f4:	61a2      	str	r2, [r4, #24]
 800d8f6:	6922      	ldr	r2, [r4, #16]
 800d8f8:	b942      	cbnz	r2, 800d90c <__swsetup_r+0xa4>
 800d8fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d8fe:	d1c5      	bne.n	800d88c <__swsetup_r+0x24>
 800d900:	bd38      	pop	{r3, r4, r5, pc}
 800d902:	0799      	lsls	r1, r3, #30
 800d904:	bf58      	it	pl
 800d906:	6962      	ldrpl	r2, [r4, #20]
 800d908:	60a2      	str	r2, [r4, #8]
 800d90a:	e7f4      	b.n	800d8f6 <__swsetup_r+0x8e>
 800d90c:	2000      	movs	r0, #0
 800d90e:	e7f7      	b.n	800d900 <__swsetup_r+0x98>
 800d910:	200000c0 	.word	0x200000c0

0800d914 <_raise_r>:
 800d914:	291f      	cmp	r1, #31
 800d916:	b538      	push	{r3, r4, r5, lr}
 800d918:	4605      	mov	r5, r0
 800d91a:	460c      	mov	r4, r1
 800d91c:	d904      	bls.n	800d928 <_raise_r+0x14>
 800d91e:	2316      	movs	r3, #22
 800d920:	6003      	str	r3, [r0, #0]
 800d922:	f04f 30ff 	mov.w	r0, #4294967295
 800d926:	bd38      	pop	{r3, r4, r5, pc}
 800d928:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d92a:	b112      	cbz	r2, 800d932 <_raise_r+0x1e>
 800d92c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d930:	b94b      	cbnz	r3, 800d946 <_raise_r+0x32>
 800d932:	4628      	mov	r0, r5
 800d934:	f000 f830 	bl	800d998 <_getpid_r>
 800d938:	4622      	mov	r2, r4
 800d93a:	4601      	mov	r1, r0
 800d93c:	4628      	mov	r0, r5
 800d93e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d942:	f000 b817 	b.w	800d974 <_kill_r>
 800d946:	2b01      	cmp	r3, #1
 800d948:	d00a      	beq.n	800d960 <_raise_r+0x4c>
 800d94a:	1c59      	adds	r1, r3, #1
 800d94c:	d103      	bne.n	800d956 <_raise_r+0x42>
 800d94e:	2316      	movs	r3, #22
 800d950:	6003      	str	r3, [r0, #0]
 800d952:	2001      	movs	r0, #1
 800d954:	e7e7      	b.n	800d926 <_raise_r+0x12>
 800d956:	2100      	movs	r1, #0
 800d958:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d95c:	4620      	mov	r0, r4
 800d95e:	4798      	blx	r3
 800d960:	2000      	movs	r0, #0
 800d962:	e7e0      	b.n	800d926 <_raise_r+0x12>

0800d964 <raise>:
 800d964:	4b02      	ldr	r3, [pc, #8]	@ (800d970 <raise+0xc>)
 800d966:	4601      	mov	r1, r0
 800d968:	6818      	ldr	r0, [r3, #0]
 800d96a:	f7ff bfd3 	b.w	800d914 <_raise_r>
 800d96e:	bf00      	nop
 800d970:	200000c0 	.word	0x200000c0

0800d974 <_kill_r>:
 800d974:	b538      	push	{r3, r4, r5, lr}
 800d976:	4d07      	ldr	r5, [pc, #28]	@ (800d994 <_kill_r+0x20>)
 800d978:	2300      	movs	r3, #0
 800d97a:	4604      	mov	r4, r0
 800d97c:	4608      	mov	r0, r1
 800d97e:	4611      	mov	r1, r2
 800d980:	602b      	str	r3, [r5, #0]
 800d982:	f7f7 fae1 	bl	8004f48 <_kill>
 800d986:	1c43      	adds	r3, r0, #1
 800d988:	d102      	bne.n	800d990 <_kill_r+0x1c>
 800d98a:	682b      	ldr	r3, [r5, #0]
 800d98c:	b103      	cbz	r3, 800d990 <_kill_r+0x1c>
 800d98e:	6023      	str	r3, [r4, #0]
 800d990:	bd38      	pop	{r3, r4, r5, pc}
 800d992:	bf00      	nop
 800d994:	20012858 	.word	0x20012858

0800d998 <_getpid_r>:
 800d998:	f7f7 bace 	b.w	8004f38 <_getpid>

0800d99c <__swhatbuf_r>:
 800d99c:	b570      	push	{r4, r5, r6, lr}
 800d99e:	460c      	mov	r4, r1
 800d9a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9a4:	2900      	cmp	r1, #0
 800d9a6:	b096      	sub	sp, #88	@ 0x58
 800d9a8:	4615      	mov	r5, r2
 800d9aa:	461e      	mov	r6, r3
 800d9ac:	da0d      	bge.n	800d9ca <__swhatbuf_r+0x2e>
 800d9ae:	89a3      	ldrh	r3, [r4, #12]
 800d9b0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d9b4:	f04f 0100 	mov.w	r1, #0
 800d9b8:	bf14      	ite	ne
 800d9ba:	2340      	movne	r3, #64	@ 0x40
 800d9bc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d9c0:	2000      	movs	r0, #0
 800d9c2:	6031      	str	r1, [r6, #0]
 800d9c4:	602b      	str	r3, [r5, #0]
 800d9c6:	b016      	add	sp, #88	@ 0x58
 800d9c8:	bd70      	pop	{r4, r5, r6, pc}
 800d9ca:	466a      	mov	r2, sp
 800d9cc:	f000 f848 	bl	800da60 <_fstat_r>
 800d9d0:	2800      	cmp	r0, #0
 800d9d2:	dbec      	blt.n	800d9ae <__swhatbuf_r+0x12>
 800d9d4:	9901      	ldr	r1, [sp, #4]
 800d9d6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d9da:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d9de:	4259      	negs	r1, r3
 800d9e0:	4159      	adcs	r1, r3
 800d9e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d9e6:	e7eb      	b.n	800d9c0 <__swhatbuf_r+0x24>

0800d9e8 <__smakebuf_r>:
 800d9e8:	898b      	ldrh	r3, [r1, #12]
 800d9ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d9ec:	079d      	lsls	r5, r3, #30
 800d9ee:	4606      	mov	r6, r0
 800d9f0:	460c      	mov	r4, r1
 800d9f2:	d507      	bpl.n	800da04 <__smakebuf_r+0x1c>
 800d9f4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d9f8:	6023      	str	r3, [r4, #0]
 800d9fa:	6123      	str	r3, [r4, #16]
 800d9fc:	2301      	movs	r3, #1
 800d9fe:	6163      	str	r3, [r4, #20]
 800da00:	b003      	add	sp, #12
 800da02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da04:	ab01      	add	r3, sp, #4
 800da06:	466a      	mov	r2, sp
 800da08:	f7ff ffc8 	bl	800d99c <__swhatbuf_r>
 800da0c:	9f00      	ldr	r7, [sp, #0]
 800da0e:	4605      	mov	r5, r0
 800da10:	4639      	mov	r1, r7
 800da12:	4630      	mov	r0, r6
 800da14:	f7fc fe26 	bl	800a664 <_malloc_r>
 800da18:	b948      	cbnz	r0, 800da2e <__smakebuf_r+0x46>
 800da1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da1e:	059a      	lsls	r2, r3, #22
 800da20:	d4ee      	bmi.n	800da00 <__smakebuf_r+0x18>
 800da22:	f023 0303 	bic.w	r3, r3, #3
 800da26:	f043 0302 	orr.w	r3, r3, #2
 800da2a:	81a3      	strh	r3, [r4, #12]
 800da2c:	e7e2      	b.n	800d9f4 <__smakebuf_r+0xc>
 800da2e:	89a3      	ldrh	r3, [r4, #12]
 800da30:	6020      	str	r0, [r4, #0]
 800da32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da36:	81a3      	strh	r3, [r4, #12]
 800da38:	9b01      	ldr	r3, [sp, #4]
 800da3a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800da3e:	b15b      	cbz	r3, 800da58 <__smakebuf_r+0x70>
 800da40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da44:	4630      	mov	r0, r6
 800da46:	f000 f81d 	bl	800da84 <_isatty_r>
 800da4a:	b128      	cbz	r0, 800da58 <__smakebuf_r+0x70>
 800da4c:	89a3      	ldrh	r3, [r4, #12]
 800da4e:	f023 0303 	bic.w	r3, r3, #3
 800da52:	f043 0301 	orr.w	r3, r3, #1
 800da56:	81a3      	strh	r3, [r4, #12]
 800da58:	89a3      	ldrh	r3, [r4, #12]
 800da5a:	431d      	orrs	r5, r3
 800da5c:	81a5      	strh	r5, [r4, #12]
 800da5e:	e7cf      	b.n	800da00 <__smakebuf_r+0x18>

0800da60 <_fstat_r>:
 800da60:	b538      	push	{r3, r4, r5, lr}
 800da62:	4d07      	ldr	r5, [pc, #28]	@ (800da80 <_fstat_r+0x20>)
 800da64:	2300      	movs	r3, #0
 800da66:	4604      	mov	r4, r0
 800da68:	4608      	mov	r0, r1
 800da6a:	4611      	mov	r1, r2
 800da6c:	602b      	str	r3, [r5, #0]
 800da6e:	f7f7 facb 	bl	8005008 <_fstat>
 800da72:	1c43      	adds	r3, r0, #1
 800da74:	d102      	bne.n	800da7c <_fstat_r+0x1c>
 800da76:	682b      	ldr	r3, [r5, #0]
 800da78:	b103      	cbz	r3, 800da7c <_fstat_r+0x1c>
 800da7a:	6023      	str	r3, [r4, #0]
 800da7c:	bd38      	pop	{r3, r4, r5, pc}
 800da7e:	bf00      	nop
 800da80:	20012858 	.word	0x20012858

0800da84 <_isatty_r>:
 800da84:	b538      	push	{r3, r4, r5, lr}
 800da86:	4d06      	ldr	r5, [pc, #24]	@ (800daa0 <_isatty_r+0x1c>)
 800da88:	2300      	movs	r3, #0
 800da8a:	4604      	mov	r4, r0
 800da8c:	4608      	mov	r0, r1
 800da8e:	602b      	str	r3, [r5, #0]
 800da90:	f7f7 faca 	bl	8005028 <_isatty>
 800da94:	1c43      	adds	r3, r0, #1
 800da96:	d102      	bne.n	800da9e <_isatty_r+0x1a>
 800da98:	682b      	ldr	r3, [r5, #0]
 800da9a:	b103      	cbz	r3, 800da9e <_isatty_r+0x1a>
 800da9c:	6023      	str	r3, [r4, #0]
 800da9e:	bd38      	pop	{r3, r4, r5, pc}
 800daa0:	20012858 	.word	0x20012858

0800daa4 <roundf>:
 800daa4:	ee10 0a10 	vmov	r0, s0
 800daa8:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800daac:	3a7f      	subs	r2, #127	@ 0x7f
 800daae:	2a16      	cmp	r2, #22
 800dab0:	dc15      	bgt.n	800dade <roundf+0x3a>
 800dab2:	2a00      	cmp	r2, #0
 800dab4:	da08      	bge.n	800dac8 <roundf+0x24>
 800dab6:	3201      	adds	r2, #1
 800dab8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800dabc:	d101      	bne.n	800dac2 <roundf+0x1e>
 800dabe:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800dac2:	ee00 3a10 	vmov	s0, r3
 800dac6:	4770      	bx	lr
 800dac8:	4907      	ldr	r1, [pc, #28]	@ (800dae8 <roundf+0x44>)
 800daca:	4111      	asrs	r1, r2
 800dacc:	4201      	tst	r1, r0
 800dace:	d0fa      	beq.n	800dac6 <roundf+0x22>
 800dad0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800dad4:	4113      	asrs	r3, r2
 800dad6:	4403      	add	r3, r0
 800dad8:	ea23 0301 	bic.w	r3, r3, r1
 800dadc:	e7f1      	b.n	800dac2 <roundf+0x1e>
 800dade:	2a80      	cmp	r2, #128	@ 0x80
 800dae0:	d1f1      	bne.n	800dac6 <roundf+0x22>
 800dae2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800dae6:	4770      	bx	lr
 800dae8:	007fffff 	.word	0x007fffff

0800daec <_init>:
 800daec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800daee:	bf00      	nop
 800daf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800daf2:	bc08      	pop	{r3}
 800daf4:	469e      	mov	lr, r3
 800daf6:	4770      	bx	lr

0800daf8 <_fini>:
 800daf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dafa:	bf00      	nop
 800dafc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dafe:	bc08      	pop	{r3}
 800db00:	469e      	mov	lr, r3
 800db02:	4770      	bx	lr
