{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711192320659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711192320659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 14:12:00 2024 " "Processing started: Sat Mar 23 14:12:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711192320659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192320659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ComplexCPU -c ComplexCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ComplexCPU -c ComplexCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192320659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711192321020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711192321020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/testrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/testrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testROM " "Found entity 1: testROM" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/testROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711192328490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192328490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_RAM " "Found entity 1: M_RAM" {  } { { "sv files/M_RAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711192328490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192328490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_MUX " "Found entity 1: M_MUX" {  } { { "sv files/M_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711192328490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192328490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_mmr_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_mmr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_mmr_selector " "Found entity 1: M_mmr_selector" {  } { { "sv files/M_mmr_selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_mmr_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711192328490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192328490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_mmr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_mmr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_mmr_MUX " "Found entity 1: M_mmr_MUX" {  } { { "sv files/M_mmr_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_mmr_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711192328490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192328490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_mmr_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_mmr_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_mmr_DEMUX " "Found entity 1: M_mmr_DEMUX" {  } { { "sv files/M_mmr_DEMUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_mmr_DEMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711192328490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192328490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_DEMUX " "Found entity 1: M_DEMUX" {  } { { "sv files/M_DEMUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_DEMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711192328490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192328490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/m_addr_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/m_addr_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_addr_checker " "Found entity 1: M_addr_checker" {  } { { "sv files/M_addr_checker.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_addr_checker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711192328490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192328490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/conc32.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/conc32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conc32 " "Found entity 1: conc32" {  } { { "sv files/conc32.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/conc32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711192328500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192328500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/gpr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/gpr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_MUX " "Found entity 1: GPR_MUX" {  } { { "sv files/GPR_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/GPR_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711192328500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192328500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/gpr_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/gpr_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_DEMUX " "Found entity 1: GPR_DEMUX" {  } { { "sv files/GPR_DEMUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/GPR_DEMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711192328500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192328500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/cpu_regn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/cpu_regn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_regN " "Found entity 1: CPU_regN" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/CPU_regN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711192328500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192328500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711192328500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192328500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr_selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpr_selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_selector " "Found entity 1: GPR_selector" {  } { { "GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/GPR_selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711192328500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192328500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711192328500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192328500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711192328530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:inst " "Elaborating entity \"Memory\" for hierarchy \"Memory:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 104 352 616 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711192328541 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk_50 " "Pin \"clk_50\" not connected" {  } { { "Memory.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 272 536 704 288 "clk_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1711192328541 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "rst " "Pin \"rst\" not connected" {  } { { "Memory.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 288 536 704 304 "rst" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1711192328541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_MUX Memory:inst\|M_MUX:inst5 " "Elaborating entity \"M_MUX\" for hierarchy \"Memory:inst\|M_MUX:inst5\"" {  } { { "Memory.bdf" "inst5" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 520 3024 3232 632 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711192328541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testROM Memory:inst\|testROM:inst3 " "Elaborating entity \"testROM\" for hierarchy \"Memory:inst\|testROM:inst3\"" {  } { { "Memory.bdf" "inst3" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 352 1944 2296 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711192328551 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 testROM.sv(28) " "Net \"rom.data_a\" at testROM.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/testROM.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711192328551 "|TopLevel|testROM:inst3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a\[0\] 0 testROM.sv(28) " "Net \"rom.waddr_a\[0\]\" at testROM.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/testROM.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711192328551 "|TopLevel|testROM:inst3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 testROM.sv(28) " "Net \"rom.we_a\" at testROM.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/testROM.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711192328551 "|TopLevel|testROM:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_DEMUX Memory:inst\|M_DEMUX:inst " "Elaborating entity \"M_DEMUX\" for hierarchy \"Memory:inst\|M_DEMUX:inst\"" {  } { { "Memory.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 432 664 864 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711192328551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_addr_checker Memory:inst\|M_addr_checker:inst1 " "Elaborating entity \"M_addr_checker\" for hierarchy \"Memory:inst\|M_addr_checker:inst1\"" {  } { { "Memory.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 592 664 856 704 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711192328551 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state M_addr_checker.sv(15) " "Verilog HDL or VHDL warning at M_addr_checker.sv(15): object \"state\" assigned a value but never read" {  } { { "sv files/M_addr_checker.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_addr_checker.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711192328551 "|TopLevel|M_addr_checker:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_mmr_MUX Memory:inst\|M_mmr_MUX:inst40 " "Elaborating entity \"M_mmr_MUX\" for hierarchy \"Memory:inst\|M_mmr_MUX:inst40\"" {  } { { "Memory.bdf" "inst40" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 504 2272 2480 776 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711192328551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_mmr_selector Memory:inst\|M_mmr_selector:inst10 " "Elaborating entity \"M_mmr_selector\" for hierarchy \"Memory:inst\|M_mmr_selector:inst10\"" {  } { { "Memory.bdf" "inst10" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 864 1896 2072 944 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711192328551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 7 M_mmr_selector.sv(13) " "Verilog HDL assignment warning at M_mmr_selector.sv(13): truncated value with size 12 to match size of target (7)" {  } { { "sv files/M_mmr_selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/M_mmr_selector.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711192328551 "|TopLevel|M_mmr_selector:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_RAM Memory:inst\|M_RAM:inst4 " "Elaborating entity \"M_RAM\" for hierarchy \"Memory:inst\|M_RAM:inst4\"" {  } { { "Memory.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 1024 1896 2240 1136 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711192328551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_mmr_DEMUX Memory:inst\|M_mmr_DEMUX:inst38 " "Elaborating entity \"M_mmr_DEMUX\" for hierarchy \"Memory:inst\|M_mmr_DEMUX:inst38\"" {  } { { "Memory.bdf" "inst38" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 504 1496 1704 776 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711192328551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conc32 Memory:inst\|conc32:inst2 " "Elaborating entity \"conc32\" for hierarchy \"Memory:inst\|conc32:inst2\"" {  } { { "Memory.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/Memory.bdf" { { 504 1160 1376 584 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711192328551 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Memory:inst\|testROM:inst3\|rom " "RAM logic \"Memory:inst\|testROM:inst3\|rom\" is uninferred due to inappropriate RAM size" {  } { { "sv files/testROM.sv" "rom" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/sv files/testROM.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1711192328844 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1711192328844 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[37\] GND " "Pin \"data_out\[37\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[36\] GND " "Pin \"data_out\[36\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[35\] GND " "Pin \"data_out\[35\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[34\] VCC " "Pin \"data_out\[34\]\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[33\] GND " "Pin \"data_out\[33\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[32\] GND " "Pin \"data_out\[32\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[31\] GND " "Pin \"data_out\[31\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[30\] GND " "Pin \"data_out\[30\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[29\] GND " "Pin \"data_out\[29\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[28\] GND " "Pin \"data_out\[28\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[27\] GND " "Pin \"data_out\[27\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[26\] GND " "Pin \"data_out\[26\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[25\] GND " "Pin \"data_out\[25\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[24\] GND " "Pin \"data_out\[24\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[23\] GND " "Pin \"data_out\[23\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[22\] GND " "Pin \"data_out\[22\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[21\] GND " "Pin \"data_out\[21\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[20\] GND " "Pin \"data_out\[20\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[19\] GND " "Pin \"data_out\[19\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[18\] GND " "Pin \"data_out\[18\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[17\] GND " "Pin \"data_out\[17\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[16\] GND " "Pin \"data_out\[16\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[15\] GND " "Pin \"data_out\[15\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[14\] GND " "Pin \"data_out\[14\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[13\] GND " "Pin \"data_out\[13\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[12\] GND " "Pin \"data_out\[12\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[11\] GND " "Pin \"data_out\[11\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[10\] GND " "Pin \"data_out\[10\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[9\] GND " "Pin \"data_out\[9\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[8\] GND " "Pin \"data_out\[8\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[7\] GND " "Pin \"data_out\[7\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[6\] GND " "Pin \"data_out\[6\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[5\] GND " "Pin \"data_out\[5\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[4\] GND " "Pin \"data_out\[4\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] VCC " "Pin \"data_out\[3\]\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] VCC " "Pin \"data_out\[2\]\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] VCC " "Pin \"data_out\[1\]\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] VCC " "Pin \"data_out\[0\]\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 640 816 144 "data_out\[37..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711192328965 "|TopLevel|data_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711192328965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711192329276 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711192329276 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 128 136 304 144 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711192329478 "|TopLevel|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 144 136 304 160 "rst" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711192329478 "|TopLevel|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CU " "No output dependent on input pin \"CU\"" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/TopLevel.bdf" { { 192 128 296 208 "CU" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711192329478 "|TopLevel|CU"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711192329478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711192329478 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711192329478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711192329478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711192329498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 14:12:09 2024 " "Processing ended: Sat Mar 23 14:12:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711192329498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711192329498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711192329498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711192329498 ""}
