verilog xil_defaultlib --include "../../../../../block_diagram/ipshared/c923" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/ea75/rtl" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_interconnect_aresetn_0/sim/m3_for_arty_a7_i_interconnect_aresetn_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_peripheral_aresetn1_0/sim/m3_for_arty_a7_i_peripheral_aresetn1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_sysresetn_or_0/sim/m3_for_arty_a7_i_sysresetn_or_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_inv_dbgresetn_0/sim/m3_for_arty_a7_i_inv_dbgresetn_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_inv_sysresetn1_0/sim/m3_for_arty_a7_i_inv_sysresetn1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0_clk_wiz.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconstant_1_0/sim/m3_for_arty_a7_xlconstant_1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xbar_0/sim/m3_for_arty_a7_xbar_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_blk_mem_gen_0_0/sim/m3_for_arty_a7_blk_mem_gen_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xbar_1/sim/m3_for_arty_a7_xbar_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_protocol_convert_0_0/sim/m3_for_arty_a7_axi_protocol_convert_0_0.v" \
"../../../../../block_diagram/ipshared/5fe9/DAPLink_to_Arty_shield.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0/sim/m3_for_arty_a7_DAPLink_to_Arty_shield_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_tri_io_buf_0_0/sim/m3_for_arty_a7_tri_io_buf_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconcat_0_0/sim/m3_for_arty_a7_xlconcat_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconcat_1_0/sim/m3_for_arty_a7_xlconcat_1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconstant_1_1/sim/m3_for_arty_a7_xlconstant_1_1.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_dap_ahb_ap.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_wic.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_nvic.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_dwt.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/AhbToAxi.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_mpu.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_bus_matrix.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/models.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cmsdk.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_tpiu.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/dapswjdp.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_fpb.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_dpu.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_itm.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cm3_etm.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cortexm3.v" \
"../../../../../block_diagram/ipshared/ea75/rtl/cortexm3_integration.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/sim/m3_for_arty_a7_Cortex_M3_0_0.v" \
"../../../../../block_diagram/ipshared/c6d8/src/Exin_ADC0832.v" \
"../../../../../block_diagram/ipshared/c6d8/hdl/Exin_ADC0832_v1_0_S0_AXI.v" \
"../../../../../block_diagram/ipshared/c6d8/hdl/Exin_ADC0832_v1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Exin_ADC0832_0_0/sim/m3_for_arty_a7_Exin_ADC0832_0_0.v" \
"../../../../../block_diagram/ipshared/493d/hdl/Exin_HeartFre2_v1_0_S0_AXI.v" \
"../../../../../block_diagram/ipshared/493d/src/Exin_Heart_Fre.v" \
"../../../../../block_diagram/ipshared/493d/hdl/Exin_HeartFre2_v1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Exin_HeartFre2_0_0/sim/m3_for_arty_a7_Exin_HeartFre2_0_0.v" \
"../../../../../block_diagram/ipshared/2d8a/src/Exin_MAXMIN2.v" \
"../../../../../block_diagram/ipshared/2d8a/hdl/Exin_MAXMIN2_v1_0_S0_AXI.v" \
"../../../../../block_diagram/ipshared/2d8a/hdl/Exin_MAXMIN2_v1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Exin_MAXMIN2_0_0/sim/m3_for_arty_a7_Exin_MAXMIN2_0_0.v" \
"../../../../../block_diagram/ipshared/a61e/src/Exin_dht11.v" \
"../../../../../block_diagram/ipshared/a61e/hdl/Exin_dht11_v1_0_S0_AXI.v" \
"../../../../../block_diagram/ipshared/a61e/hdl/Exin_dht11_v1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Exin_dht11_0_0/sim/m3_for_arty_a7_Exin_dht11_0_0.v" \
"../../../../../block_diagram/ipshared/ca24/src/Exin_MPU6050.v" \
"../../../../../block_diagram/ipshared/ca24/hdl/Exin_MPU6050_GYXX_v1_0_S00_AXI.v" \
"../../../../../block_diagram/ipshared/ca24/hdl/Exin_MPU6050_GYXX_v1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Exin_MPU6050_GYXX_0_0/sim/m3_for_arty_a7_Exin_MPU6050_GYXX_0_0.v" \
"../../../../../block_diagram/ipshared/1b2a/hdl/Exin_StepCounter_debug_v1_0_S00_AXI.v" \
"../../../../../block_diagram/ipshared/1b2a/src/Exin_Step_debug.v" \
"../../../../../block_diagram/ipshared/1b2a/hdl/Exin_StepCounter_debug_v1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Exin_StepCounter_deb_0_0/sim/m3_for_arty_a7_Exin_StepCounter_deb_0_0.v" \
"../../../../../block_diagram/ipshared/be52/src/breath_led.v" \
"../../../../../block_diagram/ipshared/be52/hdl/breath_led_v1_0_S0_AXI.v" \
"../../../../../block_diagram/ipshared/be52/hdl/breath_led_v1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_breath_led_0_0/sim/m3_for_arty_a7_breath_led_0_0.v" \
"../../../../../block_diagram/ipshared/97d3/src/Exin_Timer.v" \
"../../../../../block_diagram/ipshared/97d3/hdl/Exin_Timer_v1_0_S0_AXI.v" \
"../../../../../block_diagram/ipshared/97d3/hdl/Exin_Timer_v1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Exin_Timer_0_0/sim/m3_for_arty_a7_Exin_Timer_0_0.v" \
"../../../../../block_diagram/ipshared/d29f/src/Exin_beep.v" \
"../../../../../block_diagram/ipshared/d29f/hdl/Exin_beep_v1_0_S0_AXI.v" \
"../../../../../block_diagram/ipshared/d29f/hdl/Exin_beep_v1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Exin_beep_0_0/sim/m3_for_arty_a7_Exin_beep_0_0.v" \
"../../../../../block_diagram/ipshared/1745/src/Exin_IO_printer.v" \
"../../../../../block_diagram/ipshared/1745/hdl/Exin_IO_printer_v1_0_S0_AXI.v" \
"../../../../../block_diagram/ipshared/1745/hdl/Exin_IO_printer_v1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Exin_IO_printer_0_0/sim/m3_for_arty_a7_Exin_IO_printer_0_0.v" \
"../../../../../block_diagram/ipshared/3367/src/Exin_clk_wizard.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Exin_clk_wizard_0_0/sim/m3_for_arty_a7_Exin_clk_wizard_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Exin_clk_wizard_1_0/sim/m3_for_arty_a7_Exin_clk_wizard_1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconstant_0_0/sim/m3_for_arty_a7_xlconstant_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconstant_2_0/sim/m3_for_arty_a7_xlconstant_2_0.v" \
"../../../../../block_diagram/ipshared/652b/src/Exin_noliner2.v" \
"../../../../../block_diagram/ipshared/652b/hdl/Exin_noliner2_v1_0_S0_AXI.v" \
"../../../../../block_diagram/ipshared/652b/hdl/Exin_noliner2_v1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Exin_noliner2_0_0/sim/m3_for_arty_a7_Exin_noliner2_0_0.v" \
"../../../../../block_diagram/ipshared/eb0f/src/Exin_HMITX.v" \
"../../../../../block_diagram/ipshared/eb0f/hdl/Exin_HMITX_v1_0_S0_AXI.v" \
"../../../../../block_diagram/ipshared/eb0f/hdl/Exin_HMITX_v1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Exin_HMITX_0_0/sim/m3_for_arty_a7_Exin_HMITX_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_tier2_xbar_0_0/sim/m3_for_arty_a7_tier2_xbar_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_tier2_xbar_1_0/sim/m3_for_arty_a7_tier2_xbar_1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_tier2_xbar_2_0/sim/m3_for_arty_a7_tier2_xbar_2_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_0/sim/m3_for_arty_a7_auto_pc_0.v" \
"../../../../../block_diagram/sim/m3_for_arty_a7.v" \

verilog xil_defaultlib "glbl.v"

nosort
