

================================================================
== Vivado HLS Report for 'AESEncrypt_TopFunction'
================================================================
* Date:           Tue Jan 14 16:43:28 2025

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AES_HLS
* Solution:       aes
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.50|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2529|  3049|  2529|  3049|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+------+------+------+------+---------+
        |                       |            |   Latency   |   Interval  | Pipeline|
        |        Instance       |   Module   |  min |  max |  min |  max |   Type  |
        +-----------------------+------------+------+------+------+------+---------+
        |grp_aesEncrypt_fu_174  |aesEncrypt  |  2458|  2978|  2458|  2978|   none  |
        |grp_matrix2axi_fu_188  |matrix2axi  |     8|     8|     8|     8|   none  |
        |grp_axi2matrix_fu_207  |axi2matrix  |     7|     7|     7|     7|   none  |
        |grp_axi2matrix_fu_226  |axi2matrix  |     7|     7|     7|     7|   none  |
        +-----------------------+------------+------+------+------+------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   24|   24|         6|          -|          -|     4|    no    |
        | + Loop 1.1  |    4|    4|         1|          -|          -|     4|    no    |
        |- Loop 2     |   24|   24|         6|          -|          -|     4|    no    |
        | + Loop 2.1  |    4|    4|         1|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    370|
|FIFO             |        -|      -|       -|      -|
|Instance         |        7|      -|    1471|   4477|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    977|
|Register         |        -|      -|    1107|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      0|    2578|   5824|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      0|       2|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------------+---------+-------+------+------+
    |                Instance                |                Module                | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------------+--------------------------------------+---------+-------+------+------+
    |AESEncrypt_TopFunction_control_s_axi_U  |AESEncrypt_TopFunction_control_s_axi  |        0|      0|    36|    40|
    |grp_aesEncrypt_fu_174                   |aesEncrypt                            |        7|      0|  1073|  3822|
    |grp_axi2matrix_fu_207                   |axi2matrix                            |        0|      0|   120|   231|
    |grp_axi2matrix_fu_226                   |axi2matrix                            |        0|      0|   120|   231|
    |grp_matrix2axi_fu_188                   |matrix2axi                            |        0|      0|   122|   153|
    +----------------------------------------+--------------------------------------+---------+-------+------+------+
    |Total                                   |                                      |        7|      0|  1471|  4477|
    +----------------------------------------+--------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |matrixText_data_V_U  |AESEncrypt_TopFunjbC  |        1|  0|   0|    16|    8|     1|          128|
    |matrixKey_data_V_U   |AESEncrypt_TopFunkbM  |        1|  0|   0|    16|    8|     1|          128|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                |                      |        2|  0|   0|    32|   16|     2|          256|
    +---------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_301_p2                             |     +    |      0|  0|  12|           3|           1|
    |i_fu_251_p2                               |     +    |      0|  0|  12|           3|           1|
    |j_1_fu_325_p2                             |     +    |      0|  0|  12|           3|           1|
    |j_fu_275_p2                               |     +    |      0|  0|  12|           3|           1|
    |tmp_24_fu_285_p2                          |     +    |      0|  0|  15|           6|           6|
    |tmp_25_fu_335_p2                          |     +    |      0|  0|  15|           6|           6|
    |stream_in_key_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_key_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_key_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_key_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_key_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |stream_in_key_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |stream_in_key_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_key_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_key_V_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_key_V_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_key_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_key_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_key_V_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_key_V_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_text_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_in_text_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_in_text_V_dest_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_in_text_V_dest_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_in_text_V_id_V_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |stream_in_text_V_id_V_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |stream_in_text_V_keep_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_in_text_V_keep_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_in_text_V_last_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_in_text_V_last_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_in_text_V_strb_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_in_text_V_strb_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_in_text_V_user_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_in_text_V_user_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_id_V_1_load_A                |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_id_V_1_load_B                |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_keep_V_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_keep_V_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_strb_V_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_strb_V_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_user_V_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_user_V_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |exitcond11_i2_fu_245_p2                   |   icmp   |      0|  0|   9|           3|           4|
    |exitcond11_i_fu_295_p2                    |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_i6_fu_269_p2                     |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_i_fu_319_p2                      |   icmp   |      0|  0|   9|           3|           4|
    |stream_in_key_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_key_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_key_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_key_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_key_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_key_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_key_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_text_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_text_V_dest_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_text_V_id_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_text_V_keep_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_text_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_text_V_strb_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_text_V_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_data_V_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_dest_V_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_id_V_1_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_keep_V_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_last_V_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_strb_V_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_user_V_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state11                          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done           |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 370|         122|          97|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  53|         12|    1|         12|
    |i_0_i1_reg_130                      |   9|          2|    3|          6|
    |i_0_i_reg_152                       |   9|          2|    3|          6|
    |j_0_i5_reg_141                      |   9|          2|    3|          6|
    |j_0_i_reg_163                       |   9|          2|    3|          6|
    |matrixKey_data_V_address0           |  21|          4|    4|         16|
    |matrixKey_data_V_ce0                |  21|          4|    1|          4|
    |matrixKey_data_V_ce1                |   9|          2|    1|          2|
    |matrixKey_data_V_d0                 |  15|          3|    8|         24|
    |matrixKey_data_V_we0                |  15|          3|    1|          3|
    |matrixKey_data_V_we1                |   9|          2|    1|          2|
    |matrixText_data_V_address0          |  27|          5|    4|         20|
    |matrixText_data_V_address1          |  21|          4|    4|         16|
    |matrixText_data_V_ce0               |  27|          5|    1|          5|
    |matrixText_data_V_ce1               |  21|          4|    1|          4|
    |matrixText_data_V_d0                |  21|          4|    8|         32|
    |matrixText_data_V_d1                |  15|          3|    8|         24|
    |matrixText_data_V_we0               |  21|          4|    1|          4|
    |matrixText_data_V_we1               |  15|          3|    1|          3|
    |stream_in_key_V_data_V_0_ack_out    |   9|          2|    1|          2|
    |stream_in_key_V_data_V_0_data_out   |   9|          2|  128|        256|
    |stream_in_key_V_data_V_0_state      |  15|          3|    2|          6|
    |stream_in_key_V_dest_V_0_ack_out    |   9|          2|    1|          2|
    |stream_in_key_V_dest_V_0_data_out   |   9|          2|    1|          2|
    |stream_in_key_V_dest_V_0_state      |  15|          3|    2|          6|
    |stream_in_key_V_id_V_0_ack_out      |   9|          2|    1|          2|
    |stream_in_key_V_id_V_0_data_out     |   9|          2|    1|          2|
    |stream_in_key_V_id_V_0_state        |  15|          3|    2|          6|
    |stream_in_key_V_keep_V_0_ack_out    |   9|          2|    1|          2|
    |stream_in_key_V_keep_V_0_data_out   |   9|          2|   16|         32|
    |stream_in_key_V_keep_V_0_state      |  15|          3|    2|          6|
    |stream_in_key_V_last_V_0_ack_out    |   9|          2|    1|          2|
    |stream_in_key_V_last_V_0_data_out   |   9|          2|    1|          2|
    |stream_in_key_V_last_V_0_state      |  15|          3|    2|          6|
    |stream_in_key_V_strb_V_0_ack_out    |   9|          2|    1|          2|
    |stream_in_key_V_strb_V_0_data_out   |   9|          2|   16|         32|
    |stream_in_key_V_strb_V_0_state      |  15|          3|    2|          6|
    |stream_in_key_V_user_V_0_ack_out    |   9|          2|    1|          2|
    |stream_in_key_V_user_V_0_data_out   |   9|          2|    1|          2|
    |stream_in_key_V_user_V_0_state      |  15|          3|    2|          6|
    |stream_in_text_V_data_V_0_ack_out   |   9|          2|    1|          2|
    |stream_in_text_V_data_V_0_data_out  |   9|          2|  128|        256|
    |stream_in_text_V_data_V_0_state     |  15|          3|    2|          6|
    |stream_in_text_V_dest_V_0_ack_out   |   9|          2|    1|          2|
    |stream_in_text_V_dest_V_0_data_out  |   9|          2|    1|          2|
    |stream_in_text_V_dest_V_0_state     |  15|          3|    2|          6|
    |stream_in_text_V_id_V_0_ack_out     |   9|          2|    1|          2|
    |stream_in_text_V_id_V_0_data_out    |   9|          2|    1|          2|
    |stream_in_text_V_id_V_0_state       |  15|          3|    2|          6|
    |stream_in_text_V_keep_V_0_ack_out   |   9|          2|    1|          2|
    |stream_in_text_V_keep_V_0_data_out  |   9|          2|   16|         32|
    |stream_in_text_V_keep_V_0_state     |  15|          3|    2|          6|
    |stream_in_text_V_last_V_0_ack_out   |   9|          2|    1|          2|
    |stream_in_text_V_last_V_0_data_out  |   9|          2|    1|          2|
    |stream_in_text_V_last_V_0_state     |  15|          3|    2|          6|
    |stream_in_text_V_strb_V_0_ack_out   |   9|          2|    1|          2|
    |stream_in_text_V_strb_V_0_data_out  |   9|          2|   16|         32|
    |stream_in_text_V_strb_V_0_state     |  15|          3|    2|          6|
    |stream_in_text_V_user_V_0_ack_out   |   9|          2|    1|          2|
    |stream_in_text_V_user_V_0_data_out  |   9|          2|    1|          2|
    |stream_in_text_V_user_V_0_state     |  15|          3|    2|          6|
    |stream_out_V_data_V_1_data_out      |   9|          2|  128|        256|
    |stream_out_V_data_V_1_state         |  15|          3|    2|          6|
    |stream_out_V_dest_V_1_data_out      |   9|          2|    1|          2|
    |stream_out_V_dest_V_1_state         |  15|          3|    2|          6|
    |stream_out_V_id_V_1_data_out        |   9|          2|    1|          2|
    |stream_out_V_id_V_1_state           |  15|          3|    2|          6|
    |stream_out_V_keep_V_1_data_out      |   9|          2|   16|         32|
    |stream_out_V_keep_V_1_state         |  15|          3|    2|          6|
    |stream_out_V_last_V_1_data_out      |   9|          2|    1|          2|
    |stream_out_V_last_V_1_state         |  15|          3|    2|          6|
    |stream_out_V_strb_V_1_data_out      |   9|          2|   16|         32|
    |stream_out_V_strb_V_1_state         |  15|          3|    2|          6|
    |stream_out_V_user_V_1_data_out      |   9|          2|    1|          2|
    |stream_out_V_user_V_1_state         |  15|          3|    2|          6|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 977|        203|  605|       1333|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                            |   11|   0|   11|          0|
    |grp_aesEncrypt_fu_174_ap_start_reg   |    1|   0|    1|          0|
    |grp_axi2matrix_fu_207_ap_start_reg   |    1|   0|    1|          0|
    |grp_axi2matrix_fu_226_ap_start_reg   |    1|   0|    1|          0|
    |grp_matrix2axi_fu_188_ap_start_reg   |    1|   0|    1|          0|
    |i_0_i1_reg_130                       |    3|   0|    3|          0|
    |i_0_i_reg_152                        |    3|   0|    3|          0|
    |i_1_reg_369                          |    3|   0|    3|          0|
    |i_reg_348                            |    3|   0|    3|          0|
    |j_0_i5_reg_141                       |    3|   0|    3|          0|
    |j_0_i_reg_163                        |    3|   0|    3|          0|
    |stream_in_key_V_data_V_0_payload_A   |  128|   0|  128|          0|
    |stream_in_key_V_data_V_0_payload_B   |  128|   0|  128|          0|
    |stream_in_key_V_data_V_0_sel_rd      |    1|   0|    1|          0|
    |stream_in_key_V_data_V_0_sel_wr      |    1|   0|    1|          0|
    |stream_in_key_V_data_V_0_state       |    2|   0|    2|          0|
    |stream_in_key_V_dest_V_0_payload_A   |    1|   0|    1|          0|
    |stream_in_key_V_dest_V_0_payload_B   |    1|   0|    1|          0|
    |stream_in_key_V_dest_V_0_sel_rd      |    1|   0|    1|          0|
    |stream_in_key_V_dest_V_0_sel_wr      |    1|   0|    1|          0|
    |stream_in_key_V_dest_V_0_state       |    2|   0|    2|          0|
    |stream_in_key_V_id_V_0_payload_A     |    1|   0|    1|          0|
    |stream_in_key_V_id_V_0_payload_B     |    1|   0|    1|          0|
    |stream_in_key_V_id_V_0_sel_rd        |    1|   0|    1|          0|
    |stream_in_key_V_id_V_0_sel_wr        |    1|   0|    1|          0|
    |stream_in_key_V_id_V_0_state         |    2|   0|    2|          0|
    |stream_in_key_V_keep_V_0_payload_A   |   16|   0|   16|          0|
    |stream_in_key_V_keep_V_0_payload_B   |   16|   0|   16|          0|
    |stream_in_key_V_keep_V_0_sel_rd      |    1|   0|    1|          0|
    |stream_in_key_V_keep_V_0_sel_wr      |    1|   0|    1|          0|
    |stream_in_key_V_keep_V_0_state       |    2|   0|    2|          0|
    |stream_in_key_V_last_V_0_payload_A   |    1|   0|    1|          0|
    |stream_in_key_V_last_V_0_payload_B   |    1|   0|    1|          0|
    |stream_in_key_V_last_V_0_sel_rd      |    1|   0|    1|          0|
    |stream_in_key_V_last_V_0_sel_wr      |    1|   0|    1|          0|
    |stream_in_key_V_last_V_0_state       |    2|   0|    2|          0|
    |stream_in_key_V_strb_V_0_payload_A   |   16|   0|   16|          0|
    |stream_in_key_V_strb_V_0_payload_B   |   16|   0|   16|          0|
    |stream_in_key_V_strb_V_0_sel_rd      |    1|   0|    1|          0|
    |stream_in_key_V_strb_V_0_sel_wr      |    1|   0|    1|          0|
    |stream_in_key_V_strb_V_0_state       |    2|   0|    2|          0|
    |stream_in_key_V_user_V_0_payload_A   |    1|   0|    1|          0|
    |stream_in_key_V_user_V_0_payload_B   |    1|   0|    1|          0|
    |stream_in_key_V_user_V_0_sel_rd      |    1|   0|    1|          0|
    |stream_in_key_V_user_V_0_sel_wr      |    1|   0|    1|          0|
    |stream_in_key_V_user_V_0_state       |    2|   0|    2|          0|
    |stream_in_text_V_data_V_0_payload_A  |  128|   0|  128|          0|
    |stream_in_text_V_data_V_0_payload_B  |  128|   0|  128|          0|
    |stream_in_text_V_data_V_0_sel_rd     |    1|   0|    1|          0|
    |stream_in_text_V_data_V_0_sel_wr     |    1|   0|    1|          0|
    |stream_in_text_V_data_V_0_state      |    2|   0|    2|          0|
    |stream_in_text_V_dest_V_0_payload_A  |    1|   0|    1|          0|
    |stream_in_text_V_dest_V_0_payload_B  |    1|   0|    1|          0|
    |stream_in_text_V_dest_V_0_sel_rd     |    1|   0|    1|          0|
    |stream_in_text_V_dest_V_0_sel_wr     |    1|   0|    1|          0|
    |stream_in_text_V_dest_V_0_state      |    2|   0|    2|          0|
    |stream_in_text_V_id_V_0_payload_A    |    1|   0|    1|          0|
    |stream_in_text_V_id_V_0_payload_B    |    1|   0|    1|          0|
    |stream_in_text_V_id_V_0_sel_rd       |    1|   0|    1|          0|
    |stream_in_text_V_id_V_0_sel_wr       |    1|   0|    1|          0|
    |stream_in_text_V_id_V_0_state        |    2|   0|    2|          0|
    |stream_in_text_V_keep_V_0_payload_A  |   16|   0|   16|          0|
    |stream_in_text_V_keep_V_0_payload_B  |   16|   0|   16|          0|
    |stream_in_text_V_keep_V_0_sel_rd     |    1|   0|    1|          0|
    |stream_in_text_V_keep_V_0_sel_wr     |    1|   0|    1|          0|
    |stream_in_text_V_keep_V_0_state      |    2|   0|    2|          0|
    |stream_in_text_V_last_V_0_payload_A  |    1|   0|    1|          0|
    |stream_in_text_V_last_V_0_payload_B  |    1|   0|    1|          0|
    |stream_in_text_V_last_V_0_sel_rd     |    1|   0|    1|          0|
    |stream_in_text_V_last_V_0_sel_wr     |    1|   0|    1|          0|
    |stream_in_text_V_last_V_0_state      |    2|   0|    2|          0|
    |stream_in_text_V_strb_V_0_payload_A  |   16|   0|   16|          0|
    |stream_in_text_V_strb_V_0_payload_B  |   16|   0|   16|          0|
    |stream_in_text_V_strb_V_0_sel_rd     |    1|   0|    1|          0|
    |stream_in_text_V_strb_V_0_sel_wr     |    1|   0|    1|          0|
    |stream_in_text_V_strb_V_0_state      |    2|   0|    2|          0|
    |stream_in_text_V_user_V_0_payload_A  |    1|   0|    1|          0|
    |stream_in_text_V_user_V_0_payload_B  |    1|   0|    1|          0|
    |stream_in_text_V_user_V_0_sel_rd     |    1|   0|    1|          0|
    |stream_in_text_V_user_V_0_sel_wr     |    1|   0|    1|          0|
    |stream_in_text_V_user_V_0_state      |    2|   0|    2|          0|
    |stream_out_V_data_V_1_payload_A      |  128|   0|  128|          0|
    |stream_out_V_data_V_1_payload_B      |  128|   0|  128|          0|
    |stream_out_V_data_V_1_sel_rd         |    1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr         |    1|   0|    1|          0|
    |stream_out_V_data_V_1_state          |    2|   0|    2|          0|
    |stream_out_V_dest_V_1_payload_A      |    1|   0|    1|          0|
    |stream_out_V_dest_V_1_payload_B      |    1|   0|    1|          0|
    |stream_out_V_dest_V_1_sel_rd         |    1|   0|    1|          0|
    |stream_out_V_dest_V_1_sel_wr         |    1|   0|    1|          0|
    |stream_out_V_dest_V_1_state          |    2|   0|    2|          0|
    |stream_out_V_id_V_1_payload_A        |    1|   0|    1|          0|
    |stream_out_V_id_V_1_payload_B        |    1|   0|    1|          0|
    |stream_out_V_id_V_1_sel_rd           |    1|   0|    1|          0|
    |stream_out_V_id_V_1_sel_wr           |    1|   0|    1|          0|
    |stream_out_V_id_V_1_state            |    2|   0|    2|          0|
    |stream_out_V_keep_V_1_payload_A      |   16|   0|   16|          0|
    |stream_out_V_keep_V_1_payload_B      |   16|   0|   16|          0|
    |stream_out_V_keep_V_1_sel_rd         |    1|   0|    1|          0|
    |stream_out_V_keep_V_1_sel_wr         |    1|   0|    1|          0|
    |stream_out_V_keep_V_1_state          |    2|   0|    2|          0|
    |stream_out_V_last_V_1_payload_A      |    1|   0|    1|          0|
    |stream_out_V_last_V_1_payload_B      |    1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_rd         |    1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_wr         |    1|   0|    1|          0|
    |stream_out_V_last_V_1_state          |    2|   0|    2|          0|
    |stream_out_V_strb_V_1_payload_A      |   16|   0|   16|          0|
    |stream_out_V_strb_V_1_payload_B      |   16|   0|   16|          0|
    |stream_out_V_strb_V_1_sel_rd         |    1|   0|    1|          0|
    |stream_out_V_strb_V_1_sel_wr         |    1|   0|    1|          0|
    |stream_out_V_strb_V_1_state          |    2|   0|    2|          0|
    |stream_out_V_user_V_1_payload_A      |    1|   0|    1|          0|
    |stream_out_V_user_V_1_payload_B      |    1|   0|    1|          0|
    |stream_out_V_user_V_1_sel_rd         |    1|   0|    1|          0|
    |stream_out_V_user_V_1_sel_wr         |    1|   0|    1|          0|
    |stream_out_V_user_V_1_state          |    2|   0|    2|          0|
    |tmp_60_cast_reg_353                  |    3|   0|    6|          3|
    |tmp_62_cast_reg_374                  |    3|   0|    6|          3|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 1107|   0| 1113|          6|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |         control         |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |         control         |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |         control         |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |         control         |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |         control         |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |         control         |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |         control         |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |         control         |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |         control         |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |         control         |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |         control         |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |         control         |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |         control         |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |         control         |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |         control         |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |         control         |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |         control         |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |  AESEncrypt_TopFunction | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |  AESEncrypt_TopFunction | return value |
|interrupt              | out |    1| ap_ctrl_hs |  AESEncrypt_TopFunction | return value |
|stream_in_text_TDATA   |  in |  128|    axis    | stream_in_text_V_data_V |    pointer   |
|stream_in_text_TVALID  |  in |    1|    axis    | stream_in_text_V_dest_V |    pointer   |
|stream_in_text_TREADY  | out |    1|    axis    | stream_in_text_V_dest_V |    pointer   |
|stream_in_text_TDEST   |  in |    1|    axis    | stream_in_text_V_dest_V |    pointer   |
|stream_in_text_TKEEP   |  in |   16|    axis    | stream_in_text_V_keep_V |    pointer   |
|stream_in_text_TSTRB   |  in |   16|    axis    | stream_in_text_V_strb_V |    pointer   |
|stream_in_text_TUSER   |  in |    1|    axis    | stream_in_text_V_user_V |    pointer   |
|stream_in_text_TLAST   |  in |    1|    axis    | stream_in_text_V_last_V |    pointer   |
|stream_in_text_TID     |  in |    1|    axis    |  stream_in_text_V_id_V  |    pointer   |
|stream_in_key_TDATA    |  in |  128|    axis    |  stream_in_key_V_data_V |    pointer   |
|stream_in_key_TVALID   |  in |    1|    axis    |  stream_in_key_V_dest_V |    pointer   |
|stream_in_key_TREADY   | out |    1|    axis    |  stream_in_key_V_dest_V |    pointer   |
|stream_in_key_TDEST    |  in |    1|    axis    |  stream_in_key_V_dest_V |    pointer   |
|stream_in_key_TKEEP    |  in |   16|    axis    |  stream_in_key_V_keep_V |    pointer   |
|stream_in_key_TSTRB    |  in |   16|    axis    |  stream_in_key_V_strb_V |    pointer   |
|stream_in_key_TUSER    |  in |    1|    axis    |  stream_in_key_V_user_V |    pointer   |
|stream_in_key_TLAST    |  in |    1|    axis    |  stream_in_key_V_last_V |    pointer   |
|stream_in_key_TID      |  in |    1|    axis    |   stream_in_key_V_id_V  |    pointer   |
|stream_out_TDATA       | out |  128|    axis    |   stream_out_V_data_V   |    pointer   |
|stream_out_TVALID      | out |    1|    axis    |   stream_out_V_dest_V   |    pointer   |
|stream_out_TREADY      |  in |    1|    axis    |   stream_out_V_dest_V   |    pointer   |
|stream_out_TDEST       | out |    1|    axis    |   stream_out_V_dest_V   |    pointer   |
|stream_out_TKEEP       | out |   16|    axis    |   stream_out_V_keep_V   |    pointer   |
|stream_out_TSTRB       | out |   16|    axis    |   stream_out_V_strb_V   |    pointer   |
|stream_out_TUSER       | out |    1|    axis    |   stream_out_V_user_V   |    pointer   |
|stream_out_TLAST       | out |    1|    axis    |   stream_out_V_last_V   |    pointer   |
|stream_out_TID         | out |    1|    axis    |    stream_out_V_id_V    |    pointer   |
+-----------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond11_i2)
	4  / (exitcond11_i2)
3 --> 
	3  / (!exitcond_i6)
	2  / (exitcond_i6)
4 --> 
	6  / (exitcond11_i)
	5  / (!exitcond11_i)
5 --> 
	5  / (!exitcond_i)
	4  / (exitcond_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %stream_in_text_V_data_V), !map !114"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %stream_in_text_V_keep_V), !map !118"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %stream_in_text_V_strb_V), !map !122"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_text_V_user_V), !map !126"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_text_V_last_V), !map !130"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_text_V_id_V), !map !134"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_text_V_dest_V), !map !138"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %stream_in_key_V_data_V), !map !142"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %stream_in_key_V_keep_V), !map !146"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %stream_in_key_V_strb_V), !map !150"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_key_V_user_V), !map !154"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_key_V_last_V), !map !158"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_key_V_id_V), !map !162"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_key_V_dest_V), !map !166"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %stream_out_V_data_V), !map !170"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %stream_out_V_keep_V), !map !174"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %stream_out_V_strb_V), !map !178"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_user_V), !map !182"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_last_V), !map !186"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_id_V), !map !190"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_dest_V), !map !194"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @AESEncrypt_TopFuncti) nounwind"
ST_1 : Operation 34 [1/1] (2.32ns)   --->   "%matrixText_data_V = alloca [16 x i8], align 1" [AES_HLS/aes_implementation.cpp:398]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%matrixKey_data_V = alloca [16 x i8], align 1" [AES_HLS/aes_implementation.cpp:398]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %stream_in_text_V_data_V, i16* %stream_in_text_V_keep_V, i16* %stream_in_text_V_strb_V, i1* %stream_in_text_V_user_V, i1* %stream_in_text_V_last_V, i1* %stream_in_text_V_id_V, i1* %stream_in_text_V_dest_V, [5 x i8]* @p_str17, i32 1, i32 1, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [AES_HLS/aes_implementation.cpp:392]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %stream_in_key_V_data_V, i16* %stream_in_key_V_keep_V, i16* %stream_in_key_V_strb_V, i1* %stream_in_key_V_user_V, i1* %stream_in_key_V_last_V, i1* %stream_in_key_V_id_V, i1* %stream_in_key_V_dest_V, [5 x i8]* @p_str17, i32 1, i32 1, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [AES_HLS/aes_implementation.cpp:393]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %stream_out_V_data_V, i16* %stream_out_V_keep_V, i16* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V, [5 x i8]* @p_str17, i32 1, i32 1, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [AES_HLS/aes_implementation.cpp:394]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [8 x i8]* @p_str20, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [AES_HLS/aes_implementation.cpp:396]
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader12.i3" [AES_HLS/aes_implementation.cpp:87->AES_HLS/aes_implementation.cpp:398]

 <State 2> : 1.77ns
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i3 [ 0, %0 ], [ %i, %.preheader12.i3.loopexit ]"
ST_2 : Operation 42 [1/1] (1.13ns)   --->   "%exitcond11_i2 = icmp eq i3 %i_0_i1, -4" [AES_HLS/aes_implementation.cpp:87->AES_HLS/aes_implementation.cpp:398]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_2 : Operation 44 [1/1] (1.65ns)   --->   "%i = add i3 %i_0_i1, 1" [AES_HLS/aes_implementation.cpp:87->AES_HLS/aes_implementation.cpp:398]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond11_i2, label %.preheader12.i.preheader, label %.preheader.preheader.i4" [AES_HLS/aes_implementation.cpp:87->AES_HLS/aes_implementation.cpp:398]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0_i1, i2 0)" [AES_HLS/aes_implementation.cpp:87->AES_HLS/aes_implementation.cpp:398]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_60_cast = zext i5 %tmp to i6" [AES_HLS/aes_implementation.cpp:88->AES_HLS/aes_implementation.cpp:398]
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader.i7" [AES_HLS/aes_implementation.cpp:88->AES_HLS/aes_implementation.cpp:398]
ST_2 : Operation 49 [1/1] (1.76ns)   --->   "br label %.preheader12.i" [AES_HLS/aes_implementation.cpp:87->AES_HLS/aes_implementation.cpp:398]

 <State 3> : 4.10ns
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%j_0_i5 = phi i3 [ %j, %1 ], [ 0, %.preheader.preheader.i4 ]"
ST_3 : Operation 51 [1/1] (1.13ns)   --->   "%exitcond_i6 = icmp eq i3 %j_0_i5, -4" [AES_HLS/aes_implementation.cpp:88->AES_HLS/aes_implementation.cpp:398]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_3 : Operation 53 [1/1] (1.65ns)   --->   "%j = add i3 %j_0_i5, 1" [AES_HLS/aes_implementation.cpp:88->AES_HLS/aes_implementation.cpp:398]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %exitcond_i6, label %.preheader12.i3.loopexit, label %1" [AES_HLS/aes_implementation.cpp:88->AES_HLS/aes_implementation.cpp:398]
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %j_0_i5 to i6" [AES_HLS/aes_implementation.cpp:89->AES_HLS/aes_implementation.cpp:398]
ST_3 : Operation 56 [1/1] (1.78ns)   --->   "%tmp_24 = add i6 %tmp_60_cast, %tmp_cast" [AES_HLS/aes_implementation.cpp:89->AES_HLS/aes_implementation.cpp:398]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i6 %tmp_24 to i64" [AES_HLS/aes_implementation.cpp:89->AES_HLS/aes_implementation.cpp:398]
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%matrixText_data_V_ad = getelementptr [16 x i8]* %matrixText_data_V, i64 0, i64 %tmp_63_cast" [AES_HLS/aes_implementation.cpp:89->AES_HLS/aes_implementation.cpp:398]
ST_3 : Operation 59 [1/1] (2.32ns)   --->   "store i8 0, i8* %matrixText_data_V_ad, align 1" [AES_HLS/aes_implementation.cpp:89->AES_HLS/aes_implementation.cpp:398]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader.i7" [AES_HLS/aes_implementation.cpp:88->AES_HLS/aes_implementation.cpp:398]
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader12.i3"

 <State 4> : 4.09ns
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ %i_1, %.preheader12.i.loopexit ], [ 0, %.preheader12.i.preheader ]"
ST_4 : Operation 63 [1/1] (1.13ns)   --->   "%exitcond11_i = icmp eq i3 %i_0_i, -4" [AES_HLS/aes_implementation.cpp:87->AES_HLS/aes_implementation.cpp:398]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_4 : Operation 65 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i_0_i, 1" [AES_HLS/aes_implementation.cpp:87->AES_HLS/aes_implementation.cpp:398]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond11_i, label %AESMatrix.exit, label %.preheader.preheader.i" [AES_HLS/aes_implementation.cpp:87->AES_HLS/aes_implementation.cpp:398]
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0_i, i2 0)" [AES_HLS/aes_implementation.cpp:87->AES_HLS/aes_implementation.cpp:398]
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_62_cast = zext i5 %tmp_s to i6" [AES_HLS/aes_implementation.cpp:88->AES_HLS/aes_implementation.cpp:398]
ST_4 : Operation 69 [1/1] (1.76ns)   --->   "br label %.preheader.i" [AES_HLS/aes_implementation.cpp:88->AES_HLS/aes_implementation.cpp:398]
ST_4 : Operation 70 [2/2] (4.09ns)   --->   "call fastcc void @axi2matrix(i128* %stream_in_text_V_data_V, i16* %stream_in_text_V_keep_V, i16* %stream_in_text_V_strb_V, i1* %stream_in_text_V_user_V, i1* %stream_in_text_V_last_V, i1* %stream_in_text_V_id_V, i1* %stream_in_text_V_dest_V, [16 x i8]* %matrixText_data_V)" [AES_HLS/aes_implementation.cpp:400]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 71 [2/2] (4.09ns)   --->   "call fastcc void @axi2matrix(i128* %stream_in_key_V_data_V, i16* %stream_in_key_V_keep_V, i16* %stream_in_key_V_strb_V, i1* %stream_in_key_V_user_V, i1* %stream_in_key_V_last_V, i1* %stream_in_key_V_id_V, i1* %stream_in_key_V_dest_V, [16 x i8]* %matrixKey_data_V)" [AES_HLS/aes_implementation.cpp:401]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 4.10ns
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%j_0_i = phi i3 [ %j_1, %2 ], [ 0, %.preheader.preheader.i ]"
ST_5 : Operation 73 [1/1] (1.13ns)   --->   "%exitcond_i = icmp eq i3 %j_0_i, -4" [AES_HLS/aes_implementation.cpp:88->AES_HLS/aes_implementation.cpp:398]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_5 : Operation 75 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j_0_i, 1" [AES_HLS/aes_implementation.cpp:88->AES_HLS/aes_implementation.cpp:398]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.preheader12.i.loopexit, label %2" [AES_HLS/aes_implementation.cpp:88->AES_HLS/aes_implementation.cpp:398]
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i3 %j_0_i to i6" [AES_HLS/aes_implementation.cpp:89->AES_HLS/aes_implementation.cpp:398]
ST_5 : Operation 78 [1/1] (1.78ns)   --->   "%tmp_25 = add i6 %tmp_62_cast, %tmp_20_cast" [AES_HLS/aes_implementation.cpp:89->AES_HLS/aes_implementation.cpp:398]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_64_cast = zext i6 %tmp_25 to i64" [AES_HLS/aes_implementation.cpp:89->AES_HLS/aes_implementation.cpp:398]
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%matrixKey_data_V_add = getelementptr [16 x i8]* %matrixKey_data_V, i64 0, i64 %tmp_64_cast" [AES_HLS/aes_implementation.cpp:89->AES_HLS/aes_implementation.cpp:398]
ST_5 : Operation 81 [1/1] (2.32ns)   --->   "store i8 0, i8* %matrixKey_data_V_add, align 1" [AES_HLS/aes_implementation.cpp:89->AES_HLS/aes_implementation.cpp:398]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader.i" [AES_HLS/aes_implementation.cpp:88->AES_HLS/aes_implementation.cpp:398]
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader12.i"

 <State 6> : 0.00ns
ST_6 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @axi2matrix(i128* %stream_in_text_V_data_V, i16* %stream_in_text_V_keep_V, i16* %stream_in_text_V_strb_V, i1* %stream_in_text_V_user_V, i1* %stream_in_text_V_last_V, i1* %stream_in_text_V_id_V, i1* %stream_in_text_V_dest_V, [16 x i8]* %matrixText_data_V)" [AES_HLS/aes_implementation.cpp:400]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @axi2matrix(i128* %stream_in_key_V_data_V, i16* %stream_in_key_V_keep_V, i16* %stream_in_key_V_strb_V, i1* %stream_in_key_V_user_V, i1* %stream_in_key_V_last_V, i1* %stream_in_key_V_id_V, i1* %stream_in_key_V_dest_V, [16 x i8]* %matrixKey_data_V)" [AES_HLS/aes_implementation.cpp:401]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 86 [2/2] (0.00ns)   --->   "call fastcc void @aesEncrypt([16 x i8]* %matrixText_data_V, [16 x i8]* %matrixKey_data_V)" [AES_HLS/aes_implementation.cpp:403]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.00ns
ST_8 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @aesEncrypt([16 x i8]* %matrixText_data_V, [16 x i8]* %matrixKey_data_V)" [AES_HLS/aes_implementation.cpp:403]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 0.00ns
ST_9 : Operation 88 [2/2] (0.00ns)   --->   "call fastcc void @matrix2axi([16 x i8]* %matrixText_data_V, i128* %stream_out_V_data_V, i16* %stream_out_V_keep_V, i16* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V)" [AES_HLS/aes_implementation.cpp:405]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 2.32ns
ST_10 : Operation 89 [1/2] (2.32ns)   --->   "call fastcc void @matrix2axi([16 x i8]* %matrixText_data_V, i128* %stream_out_V_data_V, i16* %stream_out_V_keep_V, i16* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V)" [AES_HLS/aes_implementation.cpp:405]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 11> : 0.00ns
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "ret void" [AES_HLS/aes_implementation.cpp:406]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_text_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_text_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_text_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_text_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_text_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_text_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_text_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_key_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_key_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_key_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_key_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_key_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_key_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_key_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbox_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rcon_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ gf_mul2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ gf_mul3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_12          (specbitsmap      ) [ 000000000000]
StgValue_13          (specbitsmap      ) [ 000000000000]
StgValue_14          (specbitsmap      ) [ 000000000000]
StgValue_15          (specbitsmap      ) [ 000000000000]
StgValue_16          (specbitsmap      ) [ 000000000000]
StgValue_17          (specbitsmap      ) [ 000000000000]
StgValue_18          (specbitsmap      ) [ 000000000000]
StgValue_19          (specbitsmap      ) [ 000000000000]
StgValue_20          (specbitsmap      ) [ 000000000000]
StgValue_21          (specbitsmap      ) [ 000000000000]
StgValue_22          (specbitsmap      ) [ 000000000000]
StgValue_23          (specbitsmap      ) [ 000000000000]
StgValue_24          (specbitsmap      ) [ 000000000000]
StgValue_25          (specbitsmap      ) [ 000000000000]
StgValue_26          (specbitsmap      ) [ 000000000000]
StgValue_27          (specbitsmap      ) [ 000000000000]
StgValue_28          (specbitsmap      ) [ 000000000000]
StgValue_29          (specbitsmap      ) [ 000000000000]
StgValue_30          (specbitsmap      ) [ 000000000000]
StgValue_31          (specbitsmap      ) [ 000000000000]
StgValue_32          (specbitsmap      ) [ 000000000000]
StgValue_33          (spectopmodule    ) [ 000000000000]
matrixText_data_V    (alloca           ) [ 001111111110]
matrixKey_data_V     (alloca           ) [ 001111111000]
StgValue_36          (specinterface    ) [ 000000000000]
StgValue_37          (specinterface    ) [ 000000000000]
StgValue_38          (specinterface    ) [ 000000000000]
StgValue_39          (specinterface    ) [ 000000000000]
StgValue_40          (br               ) [ 011100000000]
i_0_i1               (phi              ) [ 001000000000]
exitcond11_i2        (icmp             ) [ 001100000000]
empty                (speclooptripcount) [ 000000000000]
i                    (add              ) [ 011100000000]
StgValue_45          (br               ) [ 000000000000]
tmp                  (bitconcatenate   ) [ 000000000000]
tmp_60_cast          (zext             ) [ 000100000000]
StgValue_48          (br               ) [ 001100000000]
StgValue_49          (br               ) [ 001111000000]
j_0_i5               (phi              ) [ 000100000000]
exitcond_i6          (icmp             ) [ 001100000000]
empty_102            (speclooptripcount) [ 000000000000]
j                    (add              ) [ 001100000000]
StgValue_54          (br               ) [ 000000000000]
tmp_cast             (zext             ) [ 000000000000]
tmp_24               (add              ) [ 000000000000]
tmp_63_cast          (zext             ) [ 000000000000]
matrixText_data_V_ad (getelementptr    ) [ 000000000000]
StgValue_59          (store            ) [ 000000000000]
StgValue_60          (br               ) [ 001100000000]
StgValue_61          (br               ) [ 011100000000]
i_0_i                (phi              ) [ 000010000000]
exitcond11_i         (icmp             ) [ 000011000000]
empty_103            (speclooptripcount) [ 000000000000]
i_1                  (add              ) [ 001011000000]
StgValue_66          (br               ) [ 000000000000]
tmp_s                (bitconcatenate   ) [ 000000000000]
tmp_62_cast          (zext             ) [ 000001000000]
StgValue_69          (br               ) [ 000011000000]
j_0_i                (phi              ) [ 000001000000]
exitcond_i           (icmp             ) [ 000011000000]
empty_104            (speclooptripcount) [ 000000000000]
j_1                  (add              ) [ 000011000000]
StgValue_76          (br               ) [ 000000000000]
tmp_20_cast          (zext             ) [ 000000000000]
tmp_25               (add              ) [ 000000000000]
tmp_64_cast          (zext             ) [ 000000000000]
matrixKey_data_V_add (getelementptr    ) [ 000000000000]
StgValue_81          (store            ) [ 000000000000]
StgValue_82          (br               ) [ 000011000000]
StgValue_83          (br               ) [ 001011000000]
StgValue_84          (call             ) [ 000000000000]
StgValue_85          (call             ) [ 000000000000]
StgValue_87          (call             ) [ 000000000000]
StgValue_89          (call             ) [ 000000000000]
StgValue_90          (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_text_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_text_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_text_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_text_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_text_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_text_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_in_text_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_text_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_text_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_text_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_in_text_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_text_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_in_text_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_text_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_in_key_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_key_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_in_key_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_key_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_in_key_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_key_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stream_in_key_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_key_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stream_in_key_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_key_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="stream_in_key_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_key_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="stream_in_key_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_key_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="stream_out_V_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="stream_out_V_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="stream_out_V_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="stream_out_V_id_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="stream_out_V_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sbox_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="rcon_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rcon_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="gf_mul2_table_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gf_mul2_table_V"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="gf_mul3_table_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gf_mul3_table_V"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="AESEncrypt_TopFuncti"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi2matrix"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aesEncrypt"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix2axi"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="matrixText_data_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matrixText_data_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="matrixKey_data_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matrixKey_data_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="matrixText_data_V_ad_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixText_data_V_ad/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_59_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="matrixKey_data_V_add_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixKey_data_V_add/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="StgValue_81_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/5 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_0_i1_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="1"/>
<pin id="132" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_0_i1_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="j_0_i5_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="1"/>
<pin id="143" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i5 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="j_0_i5_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i5/3 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_0_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="1"/>
<pin id="154" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_0_i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/4 "/>
</bind>
</comp>

<comp id="163" class="1005" name="j_0_i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="1"/>
<pin id="165" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="j_0_i_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_aesEncrypt_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="178" dir="0" index="3" bw="8" slack="0"/>
<pin id="179" dir="0" index="4" bw="8" slack="0"/>
<pin id="180" dir="0" index="5" bw="8" slack="0"/>
<pin id="181" dir="0" index="6" bw="8" slack="0"/>
<pin id="182" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_86/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_matrix2axi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="128" slack="0"/>
<pin id="192" dir="0" index="3" bw="16" slack="0"/>
<pin id="193" dir="0" index="4" bw="16" slack="0"/>
<pin id="194" dir="0" index="5" bw="1" slack="0"/>
<pin id="195" dir="0" index="6" bw="1" slack="0"/>
<pin id="196" dir="0" index="7" bw="1" slack="0"/>
<pin id="197" dir="0" index="8" bw="1" slack="0"/>
<pin id="198" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_88/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_axi2matrix_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="128" slack="0"/>
<pin id="210" dir="0" index="2" bw="16" slack="0"/>
<pin id="211" dir="0" index="3" bw="16" slack="0"/>
<pin id="212" dir="0" index="4" bw="1" slack="0"/>
<pin id="213" dir="0" index="5" bw="1" slack="0"/>
<pin id="214" dir="0" index="6" bw="1" slack="0"/>
<pin id="215" dir="0" index="7" bw="1" slack="0"/>
<pin id="216" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="217" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_70/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_axi2matrix_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="128" slack="0"/>
<pin id="229" dir="0" index="2" bw="16" slack="0"/>
<pin id="230" dir="0" index="3" bw="16" slack="0"/>
<pin id="231" dir="0" index="4" bw="1" slack="0"/>
<pin id="232" dir="0" index="5" bw="1" slack="0"/>
<pin id="233" dir="0" index="6" bw="1" slack="0"/>
<pin id="234" dir="0" index="7" bw="1" slack="0"/>
<pin id="235" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="236" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_71/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="exitcond11_i2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="0" index="1" bw="3" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond11_i2/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="i_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_60_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60_cast/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="exitcond_i6_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="3" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i6/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="j_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_24_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="1"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_63_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_cast/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="exitcond11_i_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond11_i/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="i_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_62_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62_cast/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="exitcond_i_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="0" index="1" bw="3" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="j_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_20_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_25_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="1"/>
<pin id="337" dir="0" index="1" bw="3" slack="0"/>
<pin id="338" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_64_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64_cast/5 "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp_60_cast_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="1"/>
<pin id="355" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60_cast "/>
</bind>
</comp>

<comp id="361" class="1005" name="j_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="369" class="1005" name="i_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_62_cast_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="1"/>
<pin id="376" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62_cast "/>
</bind>
</comp>

<comp id="382" class="1005" name="j_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="0"/>
<pin id="384" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="56" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="56" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="88" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="90" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="88" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="90" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="129"><net_src comp="118" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="74" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="74" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="155"><net_src comp="74" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="166"><net_src comp="74" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="183"><net_src comp="94" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="174" pin=5"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="199"><net_src comp="96" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="188" pin=4"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="188" pin=5"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="188" pin=6"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="188" pin=7"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="188" pin=8"/></net>

<net id="218"><net_src comp="92" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="207" pin=4"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="207" pin=5"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="207" pin=6"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="207" pin=7"/></net>

<net id="237"><net_src comp="92" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="226" pin=5"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="226" pin=6"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="226" pin=7"/></net>

<net id="249"><net_src comp="134" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="76" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="134" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="82" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="84" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="134" pin="4"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="86" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="145" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="76" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="145" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="82" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="145" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="285" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="299"><net_src comp="156" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="76" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="156" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="82" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="84" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="156" pin="4"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="86" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="167" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="76" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="167" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="82" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="167" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="335" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="351"><net_src comp="251" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="356"><net_src comp="265" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="364"><net_src comp="275" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="372"><net_src comp="301" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="377"><net_src comp="315" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="385"><net_src comp="325" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="167" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {9 10 }
	Port: stream_out_V_keep_V | {9 10 }
	Port: stream_out_V_strb_V | {9 10 }
	Port: stream_out_V_user_V | {9 10 }
	Port: stream_out_V_last_V | {9 10 }
	Port: stream_out_V_id_V | {9 10 }
	Port: stream_out_V_dest_V | {9 10 }
 - Input state : 
	Port: AESEncrypt_TopFunction : stream_in_text_V_data_V | {4 6 }
	Port: AESEncrypt_TopFunction : stream_in_text_V_keep_V | {4 6 }
	Port: AESEncrypt_TopFunction : stream_in_text_V_strb_V | {4 6 }
	Port: AESEncrypt_TopFunction : stream_in_text_V_user_V | {4 6 }
	Port: AESEncrypt_TopFunction : stream_in_text_V_last_V | {4 6 }
	Port: AESEncrypt_TopFunction : stream_in_text_V_id_V | {4 6 }
	Port: AESEncrypt_TopFunction : stream_in_text_V_dest_V | {4 6 }
	Port: AESEncrypt_TopFunction : stream_in_key_V_data_V | {4 6 }
	Port: AESEncrypt_TopFunction : stream_in_key_V_keep_V | {4 6 }
	Port: AESEncrypt_TopFunction : stream_in_key_V_strb_V | {4 6 }
	Port: AESEncrypt_TopFunction : stream_in_key_V_user_V | {4 6 }
	Port: AESEncrypt_TopFunction : stream_in_key_V_last_V | {4 6 }
	Port: AESEncrypt_TopFunction : stream_in_key_V_id_V | {4 6 }
	Port: AESEncrypt_TopFunction : stream_in_key_V_dest_V | {4 6 }
	Port: AESEncrypt_TopFunction : sbox_V | {7 8 }
	Port: AESEncrypt_TopFunction : rcon_V | {7 8 }
	Port: AESEncrypt_TopFunction : gf_mul2_table_V | {7 8 }
	Port: AESEncrypt_TopFunction : gf_mul3_table_V | {7 8 }
  - Chain level:
	State 1
	State 2
		exitcond11_i2 : 1
		i : 1
		StgValue_45 : 2
		tmp : 1
		tmp_60_cast : 2
	State 3
		exitcond_i6 : 1
		j : 1
		StgValue_54 : 2
		tmp_cast : 1
		tmp_24 : 2
		tmp_63_cast : 3
		matrixText_data_V_ad : 4
		StgValue_59 : 5
	State 4
		exitcond11_i : 1
		i_1 : 1
		StgValue_66 : 2
		tmp_s : 1
		tmp_62_cast : 2
	State 5
		exitcond_i : 1
		j_1 : 1
		StgValue_76 : 2
		tmp_20_cast : 1
		tmp_25 : 2
		tmp_64_cast : 3
		matrixKey_data_V_add : 4
		StgValue_81 : 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|---------|
|          | grp_aesEncrypt_fu_174 |    1    | 83.6554 |   1725  |   2756  |
|   call   | grp_matrix2axi_fu_188 |    0    |  4.398  |   176   |   130   |
|          | grp_axi2matrix_fu_207 |    0    |  8.0056 |   112   |   164   |
|          | grp_axi2matrix_fu_226 |    0    |  8.0056 |   112   |   164   |
|----------|-----------------------|---------|---------|---------|---------|
|          |        i_fu_251       |    0    |    0    |    0    |    12   |
|          |        j_fu_275       |    0    |    0    |    0    |    12   |
|    add   |     tmp_24_fu_285     |    0    |    0    |    0    |    15   |
|          |       i_1_fu_301      |    0    |    0    |    0    |    12   |
|          |       j_1_fu_325      |    0    |    0    |    0    |    12   |
|          |     tmp_25_fu_335     |    0    |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|---------|
|          |  exitcond11_i2_fu_245 |    0    |    0    |    0    |    9    |
|   icmp   |   exitcond_i6_fu_269  |    0    |    0    |    0    |    9    |
|          |  exitcond11_i_fu_295  |    0    |    0    |    0    |    9    |
|          |   exitcond_i_fu_319   |    0    |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|---------|
|bitconcatenate|       tmp_fu_257      |    0    |    0    |    0    |    0    |
|          |      tmp_s_fu_307     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   tmp_60_cast_fu_265  |    0    |    0    |    0    |    0    |
|          |    tmp_cast_fu_281    |    0    |    0    |    0    |    0    |
|   zext   |   tmp_63_cast_fu_290  |    0    |    0    |    0    |    0    |
|          |   tmp_62_cast_fu_315  |    0    |    0    |    0    |    0    |
|          |   tmp_20_cast_fu_331  |    0    |    0    |    0    |    0    |
|          |   tmp_64_cast_fu_340  |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   Total  |                       |    1    | 104.065 |   2125  |   3328  |
|----------|-----------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
| gf_mul2_table_V |    2   |    0   |    0   |
| gf_mul3_table_V |    2   |    0   |    0   |
| matrixKey_data_V|    1   |    0   |    0   |
|matrixText_data_V|    1   |    0   |    0   |
|      rcon_V     |    0   |    8   |    2   |
|      sbox_V     |    1   |    0   |    0   |
+-----------------+--------+--------+--------+
|      Total      |    7   |    8   |    2   |
+-----------------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   i_0_i1_reg_130  |    3   |
|   i_0_i_reg_152   |    3   |
|    i_1_reg_369    |    3   |
|     i_reg_348     |    3   |
|   j_0_i5_reg_141  |    3   |
|   j_0_i_reg_163   |    3   |
|    j_1_reg_382    |    3   |
|     j_reg_361     |    3   |
|tmp_60_cast_reg_353|    6   |
|tmp_62_cast_reg_374|    6   |
+-------------------+--------+
|       Total       |   36   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   104  |  2125  |  3328  |
|   Memory  |    7   |    -   |    8   |    2   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   36   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   104  |  2169  |  3330  |
+-----------+--------+--------+--------+--------+
