{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1509974830579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509974830585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 05:27:10 2017 " "Processing started: Mon Nov 06 05:27:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509974830585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1509974830585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1509974830585 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1509974830877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_tb " "Found entity 1: shifter_tb" {  } { { "shifter_tb.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/shifter_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509974839014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509974839016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509974839017 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(97) " "Verilog HDL warning at regfile.v(97): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1509974839018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 5 5 " "Found 5 design units, including 5 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839019 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec " "Found entity 2: dec" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839019 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFFE " "Found entity 3: vDFFE" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839019 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2 " "Found entity 4: mux2" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839019 ""} { "Info" "ISGN_ENTITY_NAME" "5 vDFF " "Found entity 5: vDFF" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509974839019 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break lab8_stage2_tb.v(15) " "Verilog HDL Declaration warning at lab8_stage2_tb.v(15): \"break\" is SystemVerilog-2005 keyword" {  } { { "lab8_stage2_tb.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_stage2_tb.v" 15 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1509974839020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_stage2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_stage2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_stage2_tb " "Found entity 1: lab8_stage2_tb" {  } { { "lab8_stage2_tb.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_stage2_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509974839020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_autograder_check.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_autograder_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_check_tb " "Found entity 1: lab8_check_tb" {  } { { "lab8_autograder_check.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_autograder_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509974839022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_top_tb " "Found entity 1: lab7_top_tb" {  } { { "lab7_top_tb.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab7_top_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509974839023 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lab7_top.v " "Can't analyze file -- file lab7_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1509974839024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/datapath_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509974839025 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(80) " "Verilog HDL warning at datapath.v(80): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/datapath.v" 80 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1509974839027 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 datapath.v " "Entity \"mux41\" obtained from \"datapath.v\" instead of from Quartus II megafunction library" {  } { { "datapath.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/datapath.v" 66 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1509974839027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839027 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux41 " "Found entity 2: mux41" {  } { { "datapath.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/datapath.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509974839027 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FXret cpu.v 169 cpu.v(170) " "Verilog HDL macro warning at cpu.v(170): overriding existing definition for macro \"FXret\", which was defined in \"cpu.v\", line 169" {  } { { "cpu.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 170 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1509974839028 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(252) " "Verilog HDL warning at cpu.v(252): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 252 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1509974839029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839030 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux31 " "Found entity 2: mux31" {  } { { "cpu.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839030 ""} { "Info" "ISGN_ENTITY_NAME" "3 signExtended " "Found entity 3: signExtended" {  } { { "cpu.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839030 ""} { "Info" "ISGN_ENTITY_NAME" "4 FSM " "Found entity 4: FSM" {  } { { "cpu.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839030 ""} { "Info" "ISGN_ENTITY_NAME" "5 BranchCount " "Found entity 5: BranchCount" {  } { { "cpu.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509974839030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/alu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509974839031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 3 3 " "Found 3 design units, including 3 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839033 ""} { "Info" "ISGN_ENTITY_NAME" "2 AddSub " "Found entity 2: AddSub" {  } { { "alu.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/alu.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839033 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder1 " "Found entity 3: Adder1" {  } { { "alu.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/alu.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509974839033 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab8_top.v(29) " "Verilog HDL warning at lab8_top.v(29): extended using \"x\" or \"z\"" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1509974839072 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab8_top.v(40) " "Verilog HDL warning at lab8_top.v(40): extended using \"x\" or \"z\"" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1509974839073 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab8_top.v 2 2 " "Using design file lab8_top.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_top " "Found entity 1: lab8_top" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839073 ""} { "Info" "ISGN_ENTITY_NAME" "2 RAM " "Found entity 2: RAM" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839073 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1509974839073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N lab8_top.v(22) " "Verilog HDL Implicit Net warning at lab8_top.v(22): created implicit net for \"N\"" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509974839073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V lab8_top.v(22) " "Verilog HDL Implicit Net warning at lab8_top.v(22): created implicit net for \"V\"" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509974839073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Z lab8_top.v(22) " "Verilog HDL Implicit Net warning at lab8_top.v(22): created implicit net for \"Z\"" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509974839073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8_top " "Elaborating entity \"lab8_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1509974839074 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s lab8_top.v(14) " "Verilog HDL or VHDL warning at lab8_top.v(14): object \"s\" assigned a value but never read" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509974839075 "|lab8_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load lab8_top.v(15) " "Verilog HDL or VHDL warning at lab8_top.v(15): object \"load\" assigned a value but never read" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1509974839075 "|lab8_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "lab8_top.v" "CPU" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtended cpu:CPU\|signExtended:Xtendimm5 " "Elaborating entity \"signExtended\" for hierarchy \"cpu:CPU\|signExtended:Xtendimm5\"" {  } { { "cpu.v" "Xtendimm5" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtended cpu:CPU\|signExtended:Xtendimm8 " "Elaborating entity \"signExtended\" for hierarchy \"cpu:CPU\|signExtended:Xtendimm8\"" {  } { { "cpu.v" "Xtendimm8" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|vDFFE:instructionReg " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|vDFFE:instructionReg\"" {  } { { "cpu.v" "instructionReg" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux31 cpu:CPU\|mux31:muxintoregister " "Elaborating entity \"mux31\" for hierarchy \"cpu:CPU\|mux31:muxintoregister\"" {  } { { "cpu.v" "muxintoregister" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839078 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.v(89) " "Verilog HDL Case Statement information at cpu.v(89): all case item expressions in this case statement are onehot" {  } { { "cpu.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 89 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1509974839079 "|lab8_top|cpu:CPU|mux31:muxintoregister"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM cpu:CPU\|FSM:FSM " "Elaborating entity \"FSM\" for hierarchy \"cpu:CPU\|FSM:FSM\"" {  } { { "cpu.v" "FSM" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839079 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu.v(229) " "Verilog HDL Casex/Casez warning at cpu.v(229): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "cpu.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 229 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1509974839080 "|lab8_top|cpu:CPU|FSM:FSM"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "cpu.v(230) " "Verilog HDL Casex/Casez warning at cpu.v(230): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "cpu.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 230 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1509974839080 "|lab8_top|cpu:CPU|FSM:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF cpu:CPU\|FSM:FSM\|vDFF:STATE " "Elaborating entity \"vDFF\" for hierarchy \"cpu:CPU\|FSM:FSM\|vDFF:STATE\"" {  } { { "cpu.v" "STATE" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:CPU\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:CPU\|datapath:DP\"" {  } { { "cpu.v" "DP" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 cpu:CPU\|datapath:DP\|mux41:muxintoregister " "Elaborating entity \"mux41\" for hierarchy \"cpu:CPU\|datapath:DP\|mux41:muxintoregister\"" {  } { { "datapath.v" "muxintoregister" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/datapath.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:CPU\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\"" {  } { { "datapath.v" "REGFILE" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec cpu:CPU\|datapath:DP\|regfile:REGFILE\|dec:decodetoregister " "Elaborating entity \"dec\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|dec:decodetoregister\"" {  } { { "regfile.v" "decodetoregister" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regfile.v(55) " "Verilog HDL assignment warning at regfile.v(55): truncated value with size 32 to match size of target (8)" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509974839084 "|lab8_top|cpu:CPU|datapath:DP|regfile:REGFILE|dec:decodetoregister"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:CPU\|datapath:DP\|regfile:REGFILE\|mux2:chooser " "Elaborating entity \"mux2\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|mux2:chooser\"" {  } { { "regfile.v" "chooser" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839086 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "regfile.v(88) " "Verilog HDL Case Statement information at regfile.v(88): all case item expressions in this case statement are onehot" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 88 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1509974839091 "|lab8_top|cpu:CPU|datapath:DP|regfile:REGFILE|mux2:chooser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|datapath:DP\|vDFFE:aRegister " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|datapath:DP\|vDFFE:aRegister\"" {  } { { "datapath.v" "aRegister" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/datapath.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:CPU\|datapath:DP\|shifter:shifting " "Elaborating entity \"shifter\" for hierarchy \"cpu:CPU\|datapath:DP\|shifter:shifting\"" {  } { { "datapath.v" "shifting" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:CPU\|datapath:DP\|alu:CMP " "Elaborating entity \"alu\" for hierarchy \"cpu:CPU\|datapath:DP\|alu:CMP\"" {  } { { "datapath.v" "CMP" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub cpu:CPU\|datapath:DP\|alu:CMP\|AddSub:ADDER1 " "Elaborating entity \"AddSub\" for hierarchy \"cpu:CPU\|datapath:DP\|alu:CMP\|AddSub:ADDER1\"" {  } { { "alu.v" "ADDER1" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/alu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1 cpu:CPU\|datapath:DP\|alu:CMP\|AddSub:ADDER1\|Adder1:ai " "Elaborating entity \"Adder1\" for hierarchy \"cpu:CPU\|datapath:DP\|alu:CMP\|AddSub:ADDER1\|Adder1:ai\"" {  } { { "alu.v" "ai" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/alu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1 cpu:CPU\|datapath:DP\|alu:CMP\|AddSub:ADDER1\|Adder1:as " "Elaborating entity \"Adder1\" for hierarchy \"cpu:CPU\|datapath:DP\|alu:CMP\|AddSub:ADDER1\|Adder1:as\"" {  } { { "alu.v" "as" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/alu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|datapath:DP\|vDFFE:stat " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|datapath:DP\|vDFFE:stat\"" {  } { { "datapath.v" "stat" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/datapath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchCount cpu:CPU\|BranchCount:branchcalc " "Elaborating entity \"BranchCount\" for hierarchy \"cpu:CPU\|BranchCount:branchcalc\"" {  } { { "cpu.v" "branchcalc" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cpu.v(275) " "Verilog HDL assignment warning at cpu.v(275): truncated value with size 32 to match size of target (9)" {  } { { "cpu.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509974839097 "|lab8_top|cpu:CPU|BranchCount:branchcalc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cpu.v(294) " "Verilog HDL assignment warning at cpu.v(294): truncated value with size 32 to match size of target (9)" {  } { { "cpu.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509974839097 "|lab8_top|cpu:CPU|BranchCount:branchcalc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|vDFFE:PCReg " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|vDFFE:PCReg\"" {  } { { "cpu.v" "PCReg" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MEM " "Elaborating entity \"RAM\" for hierarchy \"RAM:MEM\"" {  } { { "lab8_top.v" "MEM" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE vDFFE:ledREG " "Elaborating entity \"vDFFE\" for hierarchy \"vDFFE:ledREG\"" {  } { { "lab8_top.v" "ledREG" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839119 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"x\[15\]\" " "Converted tri-state node \"x\[15\]\" into a selector" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509974839511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"x\[14\]\" " "Converted tri-state node \"x\[14\]\" into a selector" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509974839511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"x\[13\]\" " "Converted tri-state node \"x\[13\]\" into a selector" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509974839511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"x\[12\]\" " "Converted tri-state node \"x\[12\]\" into a selector" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509974839511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"x\[11\]\" " "Converted tri-state node \"x\[11\]\" into a selector" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509974839511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"x\[10\]\" " "Converted tri-state node \"x\[10\]\" into a selector" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509974839511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"x\[9\]\" " "Converted tri-state node \"x\[9\]\" into a selector" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509974839511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"x\[8\]\" " "Converted tri-state node \"x\[8\]\" into a selector" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509974839511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"x\[7\]\" " "Converted tri-state node \"x\[7\]\" into a selector" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509974839511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"x\[6\]\" " "Converted tri-state node \"x\[6\]\" into a selector" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509974839511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"x\[5\]\" " "Converted tri-state node \"x\[5\]\" into a selector" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509974839511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"x\[4\]\" " "Converted tri-state node \"x\[4\]\" into a selector" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509974839511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"x\[3\]\" " "Converted tri-state node \"x\[3\]\" into a selector" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509974839511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"x\[2\]\" " "Converted tri-state node \"x\[2\]\" into a selector" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509974839511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"x\[1\]\" " "Converted tri-state node \"x\[1\]\" into a selector" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509974839511 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"x\[0\]\" " "Converted tri-state node \"x\[0\]\" into a selector" {  } { { "regfile.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/regfile.v" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1509974839511 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1509974839511 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:MEM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:MEM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1509974839744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1509974839744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1509974839744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1509974839744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1509974839744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1509974839744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1509974839744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1509974839744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1509974839744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1509974839744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1509974839744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1509974839744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1509974839744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1509974839744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8_top.ram0_RAM_15119.hdl.mif " "Parameter INIT_FILE set to db/lab8_top.ram0_RAM_15119.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1509974839744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1509974839744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1509974839744 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1509974839744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:MEM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM:MEM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509974839782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:MEM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM:MEM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8_top.ram0_RAM_15119.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8_top.ram0_RAM_15119.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509974839783 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1509974839783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_75r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_75r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_75r1 " "Found entity 1: altsyncram_75r1" {  } { { "db/altsyncram_75r1.tdf" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/db/altsyncram_75r1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509974839821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509974839821 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509974840181 "|lab8_top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1509974840181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1509974840260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Cyrus/Desktop/CPEN211/lab8/output_files/lab8_top.map.smsg " "Generated suppressed messages file C:/Users/Cyrus/Desktop/CPEN211/lab8/output_files/lab8_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1509974840824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1509974840945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509974840945 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509974841020 "|lab8_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509974841020 "|lab8_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab8_top.v" "" { Text "C:/Users/Cyrus/Desktop/CPEN211/lab8/lab8_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509974841020 "|lab8_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1509974841020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "668 " "Implemented 668 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1509974841022 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1509974841022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "585 " "Implemented 585 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1509974841022 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1509974841022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1509974841022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "749 " "Peak virtual memory: 749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509974841058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 05:27:21 2017 " "Processing ended: Mon Nov 06 05:27:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509974841058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509974841058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509974841058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509974841058 ""}
