#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb 20 11:45:48 2021
# Process ID: 2600
# Current directory: D:/VHL/Matricula/POPCOUNT8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6472 D:\VHL\Matricula\POPCOUNT8\POPCOUNT8.xpr
# Log file: D:/VHL/Matricula/POPCOUNT8/vivado.log
# Journal file: D:/VHL/Matricula/POPCOUNT8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VHL/Matricula/POPCOUNT8/POPCOUNT8.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XilinxVivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 906.621 ; gain = 261.352
update_compile_order -fileset sources_1
add_files -norecurse D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/VHL/Matricula/Intento_1/Intento_1.srcs/sim_1/new/tb_popcount_8.vhd
update_compile_order -fileset sim_1
set_property top tb_xnor_popcount_8 [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHL/Matricula/POPCOUNT8/POPCOUNT8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_xnor_popcount_8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHL/Matricula/POPCOUNT8/POPCOUNT8.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_xnor_popcount_8_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Common.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Full_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Popcount_4'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Popcount_8'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ripple_Carry_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xnor_popcount_8'
WARNING: [VRFC 10-3093] actual for formal port 'input_vector' is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:57]
WARNING: [VRFC 10-3093] actual for formal port 'input_vector' is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:58]
WARNING: [VRFC 10-3093] actual for formal port 'input_vector' is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:59]
WARNING: [VRFC 10-3093] actual for formal port 'input_vector' is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:60]
WARNING: [VRFC 10-3093] actual for formal port 'input_vector' is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:61]
WARNING: [VRFC 10-3093] actual for formal port 'input_vector' is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:62]
WARNING: [VRFC 10-3093] actual for formal port 'input_vector' is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:63]
WARNING: [VRFC 10-3093] actual for formal port 'input_vector' is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:64]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sim_1/new/tb_popcount_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_xnor_popcount_8'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHL/Matricula/POPCOUNT8/POPCOUNT8.sim/sim_1/behav/xsim'
"xelab -wto c39436d1509d451ea658bb94326fcfd1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_xnor_popcount_8_behav xil_defaultlib.tb_xnor_popcount_8 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/XilinxVivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c39436d1509d451ea658bb94326fcfd1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_xnor_popcount_8_behav xil_defaultlib.tb_xnor_popcount_8 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common
Compiling architecture behavioral of entity xil_defaultlib.Popcount_4 [popcount_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Ripple_Carry_Adder [ripple_carry_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Popcount_8 [popcount_8_default]
Compiling architecture behavioral of entity xil_defaultlib.xnor_popcount_8 [xnor_popcount_8_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_xnor_popcount_8
Built simulation snapshot tb_xnor_popcount_8_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/VHL/Matricula/POPCOUNT8/POPCOUNT8.sim/sim_1/behav/xsim/xsim.dir/tb_xnor_popcount_8_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VHL/Matricula/POPCOUNT8/POPCOUNT8.sim/sim_1/behav/xsim/xsim.dir/tb_xnor_popcount_8_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 20 12:06:59 2021. For additional details about this file, please refer to the WebTalk help file at D:/XilinxVivado/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 20 12:06:59 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 930.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHL/Matricula/POPCOUNT8/POPCOUNT8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_xnor_popcount_8_behav -key {Behavioral:sim_1:Functional:tb_xnor_popcount_8} -tclbatch {tb_xnor_popcount_8.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_xnor_popcount_8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_xnor_popcount_8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 954.430 ; gain = 23.703
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 959.551 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Sat Feb 20 12:07:34 2021] Launched synth_1...
Run output will be captured here: D:/VHL/Matricula/POPCOUNT8/POPCOUNT8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Feb 20 12:08:12 2021] Launched impl_1...
Run output will be captured here: D:/VHL/Matricula/POPCOUNT8/POPCOUNT8.runs/impl_1/runme.log
add_files -norecurse {D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Feb 20 12:09:59 2021] Launched synth_1...
Run output will be captured here: D:/VHL/Matricula/POPCOUNT8/POPCOUNT8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Feb 20 12:10:49 2021] Launched impl_1...
Run output will be captured here: D:/VHL/Matricula/POPCOUNT8/POPCOUNT8.runs/impl_1/runme.log
close_project
create_project POPCOUNTFINAL D:/VHL/Matricula/POPCOUNTFINAL -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XilinxVivado/Vivado/2019.2/data/ip'.
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Common.vhd D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top Popcount_4 [current_fileset]
update_compile_order -fileset sources_1
file mkdir D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.srcs/sim_1/new/tb_popcount.vhd w ]
add_files -fileset sim_1 D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.srcs/sim_1/new/tb_popcount.vhd
update_compile_order -fileset sim_1
set_property top tb_popcount [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_popcount' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_popcount_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Full_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Popcount_4'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ripple_Carry_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.srcs/sim_1/new/tb_popcount.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_popcount_4'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.sim/sim_1/behav/xsim'
"xelab -wto 70b149c495084028bdaf93f286ccec7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_popcount_behav xil_defaultlib.tb_popcount -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/XilinxVivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 70b149c495084028bdaf93f286ccec7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_popcount_behav xil_defaultlib.tb_popcount -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.tb_popcount in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1087.773 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd] -no_script -reset -force -quiet
remove_files  D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd
update_compile_order -fileset sim_1
set_property top tb_popcount_4 [get_filesets sim_1]
export_ip_user_files -of_objects  [get_files D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd] -no_script -reset -force -quiet
remove_files  D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_popcount_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_popcount_4_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.sim/sim_1/behav/xsim'
"xelab -wto 70b149c495084028bdaf93f286ccec7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_popcount_4_behav xil_defaultlib.tb_popcount_4 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/XilinxVivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 70b149c495084028bdaf93f286ccec7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_popcount_4_behav xil_defaultlib.tb_popcount_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 3 elements ; expected 8 [D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.srcs/sim_1/new/tb_popcount.vhd:11]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_popcount_4 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 8
[Sat Feb 20 12:18:41 2021] Launched synth_1...
Run output will be captured here: D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Feb 20 12:19:16 2021] Launched impl_1...
Run output will be captured here: D:/VHL/Matricula/POPCOUNTFINAL/POPCOUNTFINAL.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1284.973 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1365.828 ; gain = 0.066
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1365.828 ; gain = 0.066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1365.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1528.965 ; gain = 441.191
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Popcount_4
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2038.898 ; gain = 86.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Popcount_4' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:11]
INFO: [Synth 8-226] default block is never used [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Popcount_4' (1#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2083.668 ; gain = 131.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2101.535 ; gain = 149.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2101.535 ; gain = 149.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2101.535 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2142.270 ; gain = 190.289
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2143.293 ; gain = 191.313
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 20 13:53:21 2021...
