mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/BOWTIE2-Interleave': File exists
> Benchmarks for Bowtie2 2.2.6: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593039.BOWTIE2-Interleave.catwoman.t64
21535062 reads; of these:
  21535062 (100.00%) were unpaired; of these:
    970429 (4.51%) aligned 0 times
    14935119 (69.35%) aligned exactly 1 time
    5629514 (26.14%) aligned >1 times
95.49% overall alignment rate
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593039.BOWTIE2-Interleave.catwoman.t8
21535062 reads; of these:
  21535062 (100.00%) were unpaired; of these:
    970429 (4.51%) aligned 0 times
    14935119 (69.35%) aligned exactly 1 time
    5629514 (26.14%) aligned >1 times
95.49% overall alignment rate

 Performance counter stats for 'numactl --interleave=0 --physcpubind=0-7 ./bowtie2 -p 8 -x /tmp/data/indexes/HG_index_bowtie2/bowtie2_index /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -S /scratch/077-hpca4se-bioinf/jlenis/results/BOWTIE2-Interleave/2593039.BOWTIE2-Interleave.catwoman.t8.sam':

S0       16     50,092,235,648 cache-misses                                                  (21.62%)
S0       16 14,214,257,668,234 cycles                    #    0.000 GHz                      (22.54%)
S0       16 14,948,886,702,320 instructions              #   66.07  insns per cycle        
                                             #    0.00  stalled cycles per insn  (28.09%)
S0       16            203,936 cs                                                            (100.00%)
S0       16              4,972 migrations                                                    (100.00%)
S0       16             63,094 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,594,230,054,542 idle-cycles-frontend      #  704.62% frontend cycles idle     (17.61%)
S0       16    852,148,483,243 idle-cycles-backend       #  376.63% backend  cycles idle     (16.78%)
S0       16  6,218,162,266,393 L1-dcache-loads                                               (22.23%)
S0       16    142,800,491,153 L1-dcache-load-misses     #  146.08% of all L1-dcache hits    (27.68%)
S0       16    170,433,131,966 L1-dcache-stores                                              (27.66%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.58%)
S0       16     50,285,585,706 L1-icache-load-misses                                         (27.54%)
S0       16    221,183,015,043 LLC-loads                                                     (11.12%)
S0       16     37,402,401,492 LLC-stores                                                    (11.05%)
S0       16    <not supported> LLC-prefetches          
S0       16  6,224,143,343,482 dTLB-loads                                                    (16.59%)
S0       16      4,807,745,603 dTLB-load-misses          #    4.91% of all dTLB cache hits   (16.46%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  3,913,984,631,825 iTLB-loads                                                    (16.58%)
S0       16        238,862,388 iTLB-load-misses          #    0.39% of all iTLB cache hits   (11.12%)
S0       16  1,657,993,229,666 branch-loads                                                  (16.67%)
S0       16     69,253,060,695 branch-load-misses                                            (22.25%)
S1       16        236,180,863 cache-misses                                                  (21.28%)
S1       16     84,192,423,019 cycles                    #    0.000 GHz                      (21.96%)
S1       16     18,196,770,662 instructions              #    0.00  insns per cycle          (27.52%)
S1       16            101,824 cs                                                            (100.00%)
S1       16              1,474 migrations                                                    (100.00%)
S1       16             37,275 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    614,958,255,666 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.07%)
S1       16     26,759,444,461 idle-cycles-backend       #    0.00% backend  cycles idle     (16.71%)
S1       16      9,489,640,468 L1-dcache-loads                                               (22.11%)
S1       16        449,493,348 L1-dcache-load-misses                                         (27.72%)
S1       16        510,523,004 L1-dcache-stores                                              (27.70%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.72%)
S1       16        243,566,428 L1-icache-load-misses                                         (27.42%)
S1       16        739,548,325 LLC-loads                                                     (11.09%)
S1       16        472,678,019 LLC-stores                                                    (11.10%)
S1       16    <not supported> LLC-prefetches          
S1       16     14,184,311,625 dTLB-loads                                                    (16.98%)
S1       16            377,399 dTLB-load-misses                                              (16.78%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      8,886,476,145 iTLB-loads                                                    (17.37%)
S1       16            193,436 iTLB-load-misses                                              (11.49%)
S1       16      4,930,543,652 branch-loads                                                  (16.82%)
S1       16         45,503,890 branch-load-misses                                            (22.29%)
S2       16        264,475,848 cache-misses                                                  (21.83%)
S2       16     76,933,879,098 cycles                    #    0.000 GHz                      (21.20%)
S2       16     18,613,368,234 instructions              #    0.00  insns per cycle          (26.63%)
S2       16            109,020 cs                                                            (100.00%)
S2       16              5,862 migrations                                                    (100.00%)
S2       16             45,245 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    475,977,155,214 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.82%)
S2       16     18,960,219,111 idle-cycles-backend       #    0.00% backend  cycles idle     (16.07%)
S2       16      7,284,260,798 L1-dcache-loads                                               (23.61%)
S2       16        344,754,579 L1-dcache-load-misses                                         (26.06%)
S2       16        431,707,480 L1-dcache-stores                                              (28.27%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.92%)
S2       16        263,043,251 L1-icache-load-misses                                         (27.81%)
S2       16        682,747,869 LLC-loads                                                     (14.28%)
S2       16        363,635,235 LLC-stores                                                    (10.99%)
S2       16    <not supported> LLC-prefetches          
S2       16      8,630,669,098 dTLB-loads                                                    (17.51%)
S2       16            767,806 dTLB-load-misses                                              (18.17%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      4,560,515,417 iTLB-loads                                                    (15.86%)
S2       16            827,959 iTLB-load-misses                                              (11.07%)
S2       16      2,756,513,980 branch-loads                                                  (16.42%)
S2       16         31,290,490 branch-load-misses                                            (22.89%)
S3       16        596,931,773 cache-misses                                                  (22.19%)
S3       16    104,890,466,836 cycles                    #    0.000 GHz                      (21.31%)
S3       16     34,483,195,868 instructions              #    0.00  insns per cycle          (27.43%)
S3       16             66,008 cs                                                            (100.00%)
S3       16              1,441 migrations                                                    (100.00%)
S3       16             31,226 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    580,271,155,545 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.99%)
S3       16     37,329,302,820 idle-cycles-backend       #    0.00% backend  cycles idle     (16.71%)
S3       16     21,315,630,547 L1-dcache-loads                                               (22.94%)
S3       16      1,001,242,278 L1-dcache-load-misses                                         (27.73%)
S3       16      1,074,277,706 L1-dcache-stores                                              (26.43%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (25.71%)
S3       16        547,615,649 L1-icache-load-misses                                         (27.00%)
S3       16      1,486,797,087 LLC-loads                                                     (12.52%)
S3       16        471,162,278 LLC-stores                                                    (12.55%)
S3       16    <not supported> LLC-prefetches          
S3       16     20,303,187,691 dTLB-loads                                                    (18.29%)
S3       16            698,518 dTLB-load-misses                                              (16.17%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16     10,806,193,098 iTLB-loads                                                    (16.76%)
S3       16            158,522 iTLB-load-misses                                              (11.08%)
S3       16      7,397,527,573 branch-loads                                                  (16.63%)
S3       16        216,791,218 branch-load-misses                                            (22.06%)

     755.800114181 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593039.BOWTIE2-Interleave.catwoman.t16
21535062 reads; of these:
  21535062 (100.00%) were unpaired; of these:
    970429 (4.51%) aligned 0 times
    14935119 (69.35%) aligned exactly 1 time
    5629514 (26.14%) aligned >1 times
95.49% overall alignment rate

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./bowtie2 -p 16 -x /tmp/data/indexes/HG_index_bowtie2/bowtie2_index /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -S /scratch/077-hpca4se-bioinf/jlenis/results/BOWTIE2-Interleave/2593039.BOWTIE2-Interleave.catwoman.t16.sam':

S0       16     51,797,511,407 cache-misses                                                  (21.57%)
S0       16 16,297,570,061,844 cycles                    #    0.000 GHz                      (22.33%)
S0       16 15,101,112,611,110 instructions              #   58.71  insns per cycle        
                                             #    0.01  stalled cycles per insn  (27.89%)
S0       16         12,169,755 cs                                                            (100.00%)
S0       16             30,729 migrations                                                    (100.00%)
S0       16             78,341 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,781,898,129,684 idle-cycles-frontend      #  1470.41% frontend cycles idle     (18.07%)
S0       16  1,468,913,356,866 idle-cycles-backend       #  571.12% backend  cycles idle     (16.32%)
S0       16  6,371,892,003,553 L1-dcache-loads                                               (21.88%)
S0       16    145,343,574,906 L1-dcache-load-misses     #  145.43% of all L1-dcache hits    (27.09%)
S0       16    172,323,286,870 L1-dcache-stores                                              (27.75%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.74%)
S0       16     52,092,374,407 L1-icache-load-misses                                         (27.39%)
S0       16    223,938,441,303 LLC-loads                                                     (11.18%)
S0       16     38,246,145,061 LLC-stores                                                    (11.13%)
S0       16    <not supported> LLC-prefetches          
S0       16  6,403,433,094,222 dTLB-loads                                                    (16.65%)
S0       16      5,639,075,140 dTLB-load-misses          #    5.61% of all dTLB cache hits   (16.54%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  4,013,992,552,354 iTLB-loads                                                    (16.63%)
S0       16        268,853,434 iTLB-load-misses          #    0.43% of all iTLB cache hits   (11.10%)
S0       16  1,694,586,715,802 branch-loads                                                  (16.66%)
S0       16     69,782,011,425 branch-load-misses                                            (22.19%)
S1       16        156,190,239 cache-misses                                                  (22.04%)
S1       16     49,481,068,171 cycles                    #    0.000 GHz                      (22.28%)
S1       16     11,183,958,591 instructions              #    0.00  insns per cycle          (27.92%)
S1       16             89,270 cs                                                            (100.00%)
S1       16              2,168 migrations                                                    (100.00%)
S1       16             30,806 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    290,098,799,497 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.07%)
S1       16     18,386,456,068 idle-cycles-backend       #    0.00% backend  cycles idle     (16.88%)
S1       16      4,736,541,613 L1-dcache-loads                                               (22.50%)
S1       16        234,803,601 L1-dcache-load-misses                                         (28.37%)
S1       16        263,317,035 L1-dcache-stores                                              (28.26%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.10%)
S1       16        143,118,475 L1-icache-load-misses                                         (27.99%)
S1       16        398,395,158 LLC-loads                                                     (11.07%)
S1       16        252,365,078 LLC-stores                                                    (10.70%)
S1       16    <not supported> LLC-prefetches          
S1       16      4,864,151,708 dTLB-loads                                                    (16.09%)
S1       16            244,971 dTLB-load-misses                                              (16.25%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      2,855,998,714 iTLB-loads                                                    (16.57%)
S1       16            130,877 iTLB-load-misses                                              (11.05%)
S1       16      1,982,230,549 branch-loads                                                  (16.37%)
S1       16         23,693,241 branch-load-misses                                            (21.70%)
S2       16        217,845,036 cache-misses                                                  (22.76%)
S2       16     47,705,504,508 cycles                    #    0.000 GHz                      (21.15%)
S2       16     14,765,029,805 instructions              #    0.00  insns per cycle          (26.60%)
S2       16             93,214 cs                                                            (100.00%)
S2       16              7,713 migrations                                                    (100.00%)
S2       16             42,847 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    413,962,412,195 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.60%)
S2       16     19,195,643,709 idle-cycles-backend       #    0.00% backend  cycles idle     (15.22%)
S2       16      7,558,977,248 L1-dcache-loads                                               (22.90%)
S2       16        340,339,468 L1-dcache-load-misses                                         (26.84%)
S2       16        358,299,893 L1-dcache-stores                                              (27.96%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.50%)
S2       16        219,982,246 L1-icache-load-misses                                         (25.43%)
S2       16        539,513,491 LLC-loads                                                     (12.39%)
S2       16        237,993,475 LLC-stores                                                    (11.25%)
S2       16    <not supported> LLC-prefetches          
S2       16      6,047,158,095 dTLB-loads                                                    (17.08%)
S2       16            479,751 dTLB-load-misses                                              (17.01%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,645,611,310 iTLB-loads                                                    (16.91%)
S2       16            480,141 iTLB-load-misses                                              (11.32%)
S2       16      2,465,280,932 branch-loads                                                  (16.75%)
S2       16         39,347,415 branch-load-misses                                            (22.30%)
S3       16        335,604,245 cache-misses                                                  (21.77%)
S3       16     66,025,587,499 cycles                    #    0.000 GHz                      (21.52%)
S3       16     22,736,549,258 instructions              #    0.00  insns per cycle          (27.11%)
S3       16             48,259 cs                                                            (100.00%)
S3       16              1,065 migrations                                                    (100.00%)
S3       16             27,651 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    414,676,277,853 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.32%)
S3       16     22,658,631,048 idle-cycles-backend       #    0.00% backend  cycles idle     (16.85%)
S3       16     12,169,657,190 L1-dcache-loads                                               (22.69%)
S3       16        601,537,346 L1-dcache-load-misses                                         (28.08%)
S3       16        636,286,624 L1-dcache-stores                                              (28.27%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.63%)
S3       16        339,906,552 L1-icache-load-misses                                         (28.57%)
S3       16        909,500,316 LLC-loads                                                     (11.24%)
S3       16        335,319,842 LLC-stores                                                    (11.34%)
S3       16    <not supported> LLC-prefetches          
S3       16     13,895,063,088 dTLB-loads                                                    (16.68%)
S3       16            554,288 dTLB-load-misses                                              (16.38%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      8,231,966,042 iTLB-loads                                                    (16.20%)
S3       16            118,668 iTLB-load-misses                                              (11.18%)
S3       16      4,465,876,890 branch-loads                                                  (16.75%)
S3       16        111,259,892 branch-load-misses                                            (21.94%)

     459.875663934 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593039.BOWTIE2-Interleave.catwoman.t32
21535062 reads; of these:
  21535062 (100.00%) were unpaired; of these:
    970429 (4.51%) aligned 0 times
    14935119 (69.35%) aligned exactly 1 time
    5629514 (26.14%) aligned >1 times
95.49% overall alignment rate

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./bowtie2 -p 32 -x /tmp/data/indexes/HG_index_bowtie2/bowtie2_index /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -S /scratch/077-hpca4se-bioinf/jlenis/results/BOWTIE2-Interleave/2593039.BOWTIE2-Interleave.catwoman.t32.sam':

S0       16     27,786,967,378 cache-misses                                                  (22.23%)
S0       16 13,318,236,900,139 cycles                    #    0.000 GHz                      (22.41%)
S0       16  7,718,037,682,966 instructions              #   18.44  insns per cycle        
                                             #    0.02  stalled cycles per insn  (28.04%)
S0       16            485,636 cs                                                            (100.00%)
S0       16              1,277 migrations                                                    (100.00%)
S0       16             52,526 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  4,394,912,119,284 idle-cycles-frontend      #  1050.13% frontend cycles idle     (16.89%)
S0       16  1,501,499,316,433 idle-cycles-backend       #  358.77% backend  cycles idle     (16.69%)
S0       16  3,308,405,469,983 L1-dcache-loads                                               (22.19%)
S0       16     71,879,216,181 L1-dcache-load-misses     #   70.22% of all L1-dcache hits    (27.70%)
S0       16     88,029,126,398 L1-dcache-stores                                              (27.57%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.55%)
S0       16     28,092,182,967 L1-icache-load-misses                                         (27.56%)
S0       16    116,416,591,317 LLC-loads                                                     (11.06%)
S0       16     19,841,783,932 LLC-stores                                                    (11.10%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,319,152,951,240 dTLB-loads                                                    (16.67%)
S0       16      3,444,775,993 dTLB-load-misses          #    3.34% of all dTLB cache hits   (16.69%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,070,423,274,240 iTLB-loads                                                    (16.70%)
S0       16        128,431,807 iTLB-load-misses          #    0.20% of all iTLB cache hits   (11.12%)
S0       16    875,964,758,926 branch-loads                                                  (16.66%)
S0       16     35,936,962,168 branch-load-misses                                            (22.16%)
S1       16     27,038,028,550 cache-misses                                                  (22.23%)
S1       16 13,363,600,905,073 cycles                    #    0.000 GHz                      (22.39%)
S1       16  7,546,229,002,334 instructions              #    0.00  insns per cycle          (28.02%)
S1       16            390,006 cs                                                            (100.00%)
S1       16              5,066 migrations                                                    (100.00%)
S1       16             93,514 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  4,291,853,798,833 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.89%)
S1       16  1,569,264,278,851 idle-cycles-backend       #    0.00% backend  cycles idle     (16.78%)
S1       16  3,226,699,615,709 L1-dcache-loads                                               (22.32%)
S1       16     69,166,270,939 L1-dcache-load-misses                                         (27.87%)
S1       16     84,696,130,504 L1-dcache-stores                                              (27.77%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.72%)
S1       16     27,190,443,613 L1-icache-load-misses                                         (27.69%)
S1       16    112,792,286,715 LLC-loads                                                     (11.06%)
S1       16     19,186,468,367 LLC-stores                                                    (11.04%)
S1       16    <not supported> LLC-prefetches          
S1       16  3,264,498,424,802 dTLB-loads                                                    (16.57%)
S1       16      3,296,589,433 dTLB-load-misses                                              (16.58%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16  2,037,346,856,793 iTLB-loads                                                    (16.59%)
S1       16        128,133,599 iTLB-load-misses                                              (11.05%)
S1       16    863,640,837,351 branch-loads                                                  (16.57%)
S1       16     35,093,471,341 branch-load-misses                                            (22.08%)
S2       16        229,204,832 cache-misses                                                  (22.47%)
S2       16     51,210,165,280 cycles                    #    0.000 GHz                      (20.94%)
S2       16     13,088,161,330 instructions              #    0.00  insns per cycle          (26.01%)
S2       16             99,564 cs                                                            (100.00%)
S2       16              8,924 migrations                                                    (100.00%)
S2       16             32,770 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    310,748,162,523 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.65%)
S2       16     19,272,160,287 idle-cycles-backend       #    0.00% backend  cycles idle     (17.24%)
S2       16      6,421,034,745 L1-dcache-loads                                               (23.06%)
S2       16        321,458,664 L1-dcache-load-misses                                         (27.93%)
S2       16        357,419,151 L1-dcache-stores                                              (28.71%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.46%)
S2       16        195,124,181 L1-icache-load-misses                                         (25.78%)
S2       16        541,773,305 LLC-loads                                                     (13.37%)
S2       16        289,153,190 LLC-stores                                                    (11.22%)
S2       16    <not supported> LLC-prefetches          
S2       16      6,669,281,205 dTLB-loads                                                    (17.27%)
S2       16            460,264 dTLB-load-misses                                              (16.56%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,815,100,073 iTLB-loads                                                    (16.38%)
S2       16            517,099 iTLB-load-misses                                              (10.83%)
S2       16      2,327,776,526 branch-loads                                                  (16.24%)
S2       16         31,652,740 branch-load-misses                                            (21.46%)
S3       16        260,456,452 cache-misses                                                  (22.08%)
S3       16     51,702,203,819 cycles                    #    0.000 GHz                      (22.31%)
S3       16     15,731,731,329 instructions              #    0.00  insns per cycle          (28.16%)
S3       16             62,332 cs                                                            (100.00%)
S3       16              1,471 migrations                                                    (100.00%)
S3       16             24,642 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    381,829,498,445 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.17%)
S3       16     19,715,963,142 idle-cycles-backend       #    0.00% backend  cycles idle     (17.48%)
S3       16      9,427,688,461 L1-dcache-loads                                               (22.99%)
S3       16        467,638,450 L1-dcache-load-misses                                         (28.90%)
S3       16        513,043,373 L1-dcache-stores                                              (28.52%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.34%)
S3       16        311,828,975 L1-icache-load-misses                                         (27.94%)
S3       16        990,308,461 LLC-loads                                                     (10.68%)
S3       16        285,780,391 LLC-stores                                                    (10.45%)
S3       16    <not supported> LLC-prefetches          
S3       16     11,224,276,335 dTLB-loads                                                    (15.93%)
S3       16            434,088 dTLB-load-misses                                              (16.43%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      6,173,919,538 iTLB-loads                                                    (16.52%)
S3       16            138,434 iTLB-load-misses                                              (10.63%)
S3       16      2,958,167,205 branch-loads                                                  (16.21%)
S3       16         86,322,354 branch-load-misses                                            (21.80%)

     345.392917656 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593039.BOWTIE2-Interleave.catwoman.t48
21535062 reads; of these:
  21535062 (100.00%) were unpaired; of these:
    970429 (4.51%) aligned 0 times
    14935119 (69.35%) aligned exactly 1 time
    5629514 (26.14%) aligned >1 times
95.49% overall alignment rate

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./bowtie2 -p 48 -x /tmp/data/indexes/HG_index_bowtie2/bowtie2_index /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -S /scratch/077-hpca4se-bioinf/jlenis/results/BOWTIE2-Interleave/2593039.BOWTIE2-Interleave.catwoman.t48.sam':

S0       16     20,892,790,701 cache-misses                                                  (21.85%)
S0       16 16,468,244,858,493 cycles                    #    0.000 GHz                      (22.29%)
S0       16  5,397,192,646,457 instructions              #    7.13  insns per cycle        
                                             #    0.06  stalled cycles per insn  (28.01%)
S0       16            967,343 cs                                                            (100.00%)
S0       16                787 migrations                                                    (100.00%)
S0       16             24,704 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  6,276,182,430,536 idle-cycles-frontend      #  829.06% frontend cycles idle     (17.67%)
S0       16  2,872,539,491,966 idle-cycles-backend       #  379.45% backend  cycles idle     (16.91%)
S0       16  2,332,925,229,338 L1-dcache-loads                                               (22.48%)
S0       16     49,118,762,019 L1-dcache-load-misses     #   46.05% of all L1-dcache hits    (27.68%)
S0       16     60,666,397,974 L1-dcache-stores                                              (27.83%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.74%)
S0       16     21,020,926,557 L1-icache-load-misses                                         (27.33%)
S0       16     82,555,006,474 LLC-loads                                                     (11.06%)
S0       16     13,805,017,406 LLC-stores                                                    (11.04%)
S0       16    <not supported> LLC-prefetches          
S0       16  2,376,471,753,040 dTLB-loads                                                    (16.55%)
S0       16      2,455,479,507 dTLB-load-misses          #    2.27% of all dTLB cache hits   (16.51%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,473,163,267,219 iTLB-loads                                                    (16.53%)
S0       16         90,702,172 iTLB-load-misses          #    0.14% of all iTLB cache hits   (11.08%)
S0       16    624,126,946,919 branch-loads                                                  (16.57%)
S0       16     25,015,192,685 branch-load-misses                                            (22.08%)
S1       16     19,941,249,764 cache-misses                                                  (20.49%)
S1       16 15,431,357,884,725 cycles                    #    0.000 GHz                      (22.39%)
S1       16  5,154,885,807,949 instructions              #    0.00  insns per cycle          (28.09%)
S1       16            465,741 cs                                                            (100.00%)
S1       16             10,872 migrations                                                    (100.00%)
S1       16             91,105 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  7,066,848,687,555 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.14%)
S1       16  2,986,918,506,779 idle-cycles-backend       #    0.00% backend  cycles idle     (16.87%)
S1       16  2,247,350,729,814 L1-dcache-loads                                               (22.06%)
S1       16     47,432,036,751 L1-dcache-load-misses                                         (27.56%)
S1       16     58,516,240,673 L1-dcache-stores                                              (27.75%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.66%)
S1       16     20,098,169,320 L1-icache-load-misses                                         (27.66%)
S1       16     79,367,795,664 LLC-loads                                                     (11.01%)
S1       16     13,284,307,909 LLC-stores                                                    (11.04%)
S1       16    <not supported> LLC-prefetches          
S1       16  2,286,587,780,617 dTLB-loads                                                    (16.55%)
S1       16      2,256,926,071 dTLB-load-misses                                              (16.57%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16  1,417,690,841,832 iTLB-loads                                                    (16.17%)
S1       16         82,559,929 iTLB-load-misses                                              (11.00%)
S1       16    600,838,066,416 branch-loads                                                  (16.52%)
S1       16     23,950,792,875 branch-load-misses                                            (22.04%)
S2       16     20,288,028,488 cache-misses                                                  (22.23%)
S2       16 16,444,080,711,812 cycles                    #    0.000 GHz                      (20.97%)
S2       16  5,123,345,794,070 instructions              #    0.00  insns per cycle          (27.26%)
S2       16         19,199,630 cs                                                            (100.00%)
S2       16              7,389 migrations                                                    (100.00%)
S2       16             98,050 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  6,842,712,850,096 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.19%)
S2       16  3,010,871,563,147 idle-cycles-backend       #    0.00% backend  cycles idle     (15.33%)
S2       16  2,231,204,205,111 L1-dcache-loads                                               (23.66%)
S2       16     47,630,482,269 L1-dcache-load-misses                                         (25.02%)
S2       16     58,060,000,157 L1-dcache-stores                                              (27.77%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (23.56%)
S2       16     20,368,629,265 L1-icache-load-misses                                         (26.34%)
S2       16     79,142,327,142 LLC-loads                                                     (15.23%)
S2       16     13,357,153,191 LLC-stores                                                    (11.07%)
S2       16    <not supported> LLC-prefetches          
S2       16  2,247,431,012,902 dTLB-loads                                                    (17.99%)
S2       16      2,354,756,637 dTLB-load-misses                                              (17.99%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16  1,391,159,229,238 iTLB-loads                                                    (16.61%)
S2       16         87,518,360 iTLB-load-misses                                              (11.08%)
S2       16    590,851,018,591 branch-loads                                                  (16.62%)
S2       16     23,675,814,417 branch-load-misses                                            (22.86%)
S3       16        437,433,833 cache-misses                                                  (22.43%)
S3       16    106,106,360,769 cycles                    #    0.000 GHz                      (22.35%)
S3       16     29,146,667,845 instructions              #    0.00  insns per cycle          (27.71%)
S3       16            119,228 cs                                                            (100.00%)
S3       16              4,547 migrations                                                    (100.00%)
S3       16             74,691 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    654,319,842,607 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.55%)
S3       16     39,082,736,223 idle-cycles-backend       #    0.00% backend  cycles idle     (16.62%)
S3       16     14,449,861,659 L1-dcache-loads                                               (22.33%)
S3       16        675,828,980 L1-dcache-load-misses                                         (28.05%)
S3       16        757,177,994 L1-dcache-stores                                              (28.17%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.86%)
S3       16        399,456,927 L1-icache-load-misses                                         (28.10%)
S3       16      1,157,242,053 LLC-loads                                                     (11.35%)
S3       16        481,827,641 LLC-stores                                                    (10.93%)
S3       16    <not supported> LLC-prefetches          
S3       16     15,801,308,334 dTLB-loads                                                    (16.69%)
S3       16            970,898 dTLB-load-misses                                              (16.67%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      9,093,486,961 iTLB-loads                                                    (16.41%)
S3       16            682,114 iTLB-load-misses                                              (10.74%)
S3       16      5,389,225,856 branch-loads                                                  (16.30%)
S3       16        137,287,451 branch-load-misses                                            (21.96%)

     412.557259799 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
2593039.BOWTIE2-Interleave.catwoman.t64
21535062 reads; of these:
  21535062 (100.00%) were unpaired; of these:
    970429 (4.51%) aligned 0 times
    14935119 (69.35%) aligned exactly 1 time
    5629514 (26.14%) aligned >1 times
95.49% overall alignment rate

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./bowtie2 -p 64 -x /tmp/data/indexes/HG_index_bowtie2/bowtie2_index /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -S /scratch/077-hpca4se-bioinf/jlenis/results/BOWTIE2-Interleave/2593039.BOWTIE2-Interleave.catwoman.t64.sam':

S0       16     17,711,437,772 cache-misses                                                  (22.53%)
S0       16 22,666,231,085,141 cycles                    #    0.000 GHz                      (22.29%)
S0       16  4,238,765,136,627 instructions              #    2.97  insns per cycle        
                                             #    0.16  stalled cycles per insn  (27.92%)
S0       16         10,847,903 cs                                                            (100.00%)
S0       16              7,507 migrations                                                    (100.00%)
S0       16            154,184 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16 10,439,426,864,399 idle-cycles-frontend      #  730.69% frontend cycles idle     (17.55%)
S0       16  4,578,845,950,463 idle-cycles-backend       #  320.49% backend  cycles idle     (16.80%)
S0       16  1,876,465,988,260 L1-dcache-loads                                               (22.33%)
S0       16     38,943,956,179 L1-dcache-load-misses     #   34.28% of all L1-dcache hits    (27.88%)
S0       16     47,502,720,340 L1-dcache-stores                                              (27.80%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.76%)
S0       16     17,835,326,636 L1-icache-load-misses                                         (26.70%)
S0       16     65,684,661,092 LLC-loads                                                     (11.15%)
S0       16     10,871,853,068 LLC-stores                                                    (11.10%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,901,349,427,370 dTLB-loads                                                    (16.61%)
S0       16      1,890,465,876 dTLB-load-misses          #    1.65% of all dTLB cache hits   (16.52%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,164,656,397,339 iTLB-loads                                                    (16.53%)
S0       16         77,354,482 iTLB-load-misses          #    0.11% of all iTLB cache hits   (11.08%)
S0       16    497,937,946,333 branch-loads                                                  (16.60%)
S0       16     19,366,275,070 branch-load-misses                                            (22.11%)
S1       16     15,657,010,182 cache-misses                                                  (22.18%)
S1       16 22,871,580,294,747 cycles                    #    0.000 GHz                      (22.30%)
S1       16  3,672,700,027,146 instructions              #    0.00  insns per cycle          (27.96%)
S1       16          4,669,031 cs                                                            (100.00%)
S1       16              3,014 migrations                                                    (100.00%)
S1       16             93,300 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16 11,676,821,817,625 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.88%)
S1       16  4,684,434,636,997 idle-cycles-backend       #    0.00% backend  cycles idle     (16.79%)
S1       16  1,626,364,549,611 L1-dcache-loads                                               (22.33%)
S1       16     34,251,137,470 L1-dcache-load-misses                                         (27.86%)
S1       16     41,352,547,947 L1-dcache-stores                                              (27.75%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.72%)
S1       16     15,798,183,816 L1-icache-load-misses                                         (27.71%)
S1       16     57,857,685,049 LLC-loads                                                     (11.09%)
S1       16      9,651,987,195 LLC-stores                                                    (11.10%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,650,758,115,254 dTLB-loads                                                    (16.63%)
S1       16      1,610,740,940 dTLB-load-misses                                              (16.61%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16  1,008,333,505,349 iTLB-loads                                                    (16.58%)
S1       16         68,549,482 iTLB-load-misses                                              (11.04%)
S1       16    434,833,784,230 branch-loads                                                  (16.56%)
S1       16     16,948,850,039 branch-load-misses                                            (22.08%)
S2       16     17,676,099,997 cache-misses                                                  (22.23%)
S2       16 22,901,293,414,197 cycles                    #    0.000 GHz                      (21.59%)
S2       16  4,196,804,671,107 instructions              #    0.00  insns per cycle          (27.19%)
S2       16          5,329,320 cs                                                            (100.00%)
S2       16              2,909 migrations                                                    (100.00%)
S2       16             68,692 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16 10,655,618,224,899 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.21%)
S2       16  4,483,111,155,242 idle-cycles-backend       #    0.00% backend  cycles idle     (16.75%)
S2       16  1,862,507,917,118 L1-dcache-loads                                               (23.70%)
S2       16     39,018,003,994 L1-dcache-load-misses                                         (26.47%)
S2       16     47,211,761,668 L1-dcache-stores                                              (27.79%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.98%)
S2       16     17,842,782,570 L1-icache-load-misses                                         (26.34%)
S2       16     65,703,834,859 LLC-loads                                                     (13.15%)
S2       16     10,873,565,776 LLC-stores                                                    (11.06%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,886,124,305,914 dTLB-loads                                                    (17.32%)
S2       16      1,800,028,084 dTLB-load-misses                                              (17.29%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16  1,151,832,012,993 iTLB-loads                                                    (16.59%)
S2       16         75,615,878 iTLB-load-misses                                              (11.12%)
S2       16    493,784,935,302 branch-loads                                                  (16.64%)
S2       16     19,201,163,895 branch-load-misses                                            (22.85%)
S3       16     18,122,570,707 cache-misses                                                  (22.18%)
S3       16 22,998,183,524,761 cycles                    #    0.000 GHz                      (21.53%)
S3       16  4,303,539,627,525 instructions              #    0.00  insns per cycle          (27.80%)
S3       16          5,804,469 cs                                                            (100.00%)
S3       16              2,481 migrations                                                    (100.00%)
S3       16             85,709 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16 10,573,795,995,929 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.16%)
S3       16  4,533,467,128,398 idle-cycles-backend       #    0.00% backend  cycles idle     (17.38%)
S3       16  1,905,949,830,244 L1-dcache-loads                                               (22.58%)
S3       16     39,730,736,956 L1-dcache-load-misses                                         (27.79%)
S3       16     48,509,623,703 L1-dcache-stores                                              (27.77%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.77%)
S3       16     18,247,446,488 L1-icache-load-misses                                         (25.34%)
S3       16     67,160,931,448 LLC-loads                                                     (11.11%)
S3       16     11,216,640,717 LLC-stores                                                    (11.13%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,912,977,910,155 dTLB-loads                                                    (16.68%)
S3       16      1,850,021,786 dTLB-load-misses                                              (16.66%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16  1,169,646,759,967 iTLB-loads                                                    (16.65%)
S3       16         77,473,245 iTLB-load-misses                                              (11.10%)
S3       16    506,149,921,658 branch-loads                                                  (16.62%)
S3       16     19,681,398,566 branch-load-misses                                            (22.13%)

     567.731263975 seconds time elapsed

