$comment
	File created using the following command:
		vcd file Projeto_2.msim.vcd -direction
$end
$date
	Thu Sep 23 21:49:43 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module switches_vhd_vec_tst $end
$var wire 1 ! clock $end
$var wire 1 " discovered_vector [3] $end
$var wire 1 # discovered_vector [2] $end
$var wire 1 $ discovered_vector [1] $end
$var wire 1 % discovered_vector [0] $end
$var wire 1 & output_disc $end
$var wire 1 ' output_discovered_vector [3] $end
$var wire 1 ( output_discovered_vector [2] $end
$var wire 1 ) output_discovered_vector [1] $end
$var wire 1 * output_discovered_vector [0] $end
$var wire 1 + SW [9] $end
$var wire 1 , SW [8] $end
$var wire 1 - SW [7] $end
$var wire 1 . SW [6] $end
$var wire 1 / SW [5] $end
$var wire 1 0 SW [4] $end
$var wire 1 1 SW [3] $end
$var wire 1 2 SW [2] $end
$var wire 1 3 SW [1] $end
$var wire 1 4 SW [0] $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var wire 1 8 devoe $end
$var wire 1 9 devclrn $end
$var wire 1 : devpor $end
$var wire 1 ; ww_devoe $end
$var wire 1 < ww_devclrn $end
$var wire 1 = ww_devpor $end
$var wire 1 > ww_clock $end
$var wire 1 ? ww_SW [9] $end
$var wire 1 @ ww_SW [8] $end
$var wire 1 A ww_SW [7] $end
$var wire 1 B ww_SW [6] $end
$var wire 1 C ww_SW [5] $end
$var wire 1 D ww_SW [4] $end
$var wire 1 E ww_SW [3] $end
$var wire 1 F ww_SW [2] $end
$var wire 1 G ww_SW [1] $end
$var wire 1 H ww_SW [0] $end
$var wire 1 I ww_discovered_vector [3] $end
$var wire 1 J ww_discovered_vector [2] $end
$var wire 1 K ww_discovered_vector [1] $end
$var wire 1 L ww_discovered_vector [0] $end
$var wire 1 M ww_output_disc $end
$var wire 1 N ww_output_discovered_vector [3] $end
$var wire 1 O ww_output_discovered_vector [2] $end
$var wire 1 P ww_output_discovered_vector [1] $end
$var wire 1 Q ww_output_discovered_vector [0] $end
$var wire 1 R \clock~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 S \clock~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 T \clock~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 U \clock~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 V \output_disc~output_o\ $end
$var wire 1 W \output_discovered_vector[0]~output_o\ $end
$var wire 1 X \output_discovered_vector[1]~output_o\ $end
$var wire 1 Y \output_discovered_vector[2]~output_o\ $end
$var wire 1 Z \output_discovered_vector[3]~output_o\ $end
$var wire 1 [ \clock~input_o\ $end
$var wire 1 \ \clock~inputclkctrl_outclk\ $end
$var wire 1 ] \SW[0]~input_o\ $end
$var wire 1 ^ \SW[1]~input_o\ $end
$var wire 1 _ \SW[4]~input_o\ $end
$var wire 1 ` \SW[2]~input_o\ $end
$var wire 1 a \SW[5]~input_o\ $end
$var wire 1 b \SW[3]~input_o\ $end
$var wire 1 c \discovered~0_combout\ $end
$var wire 1 d \discovered~1_combout\ $end
$var wire 1 e \SW[7]~input_o\ $end
$var wire 1 f \last_SW[7]~feeder_combout\ $end
$var wire 1 g \SW[8]~input_o\ $end
$var wire 1 h \last_SW[8]~feeder_combout\ $end
$var wire 1 i \last_SW[2]~feeder_combout\ $end
$var wire 1 j \discovered~2_combout\ $end
$var wire 1 k \SW[9]~input_o\ $end
$var wire 1 l \last_SW[9]~feeder_combout\ $end
$var wire 1 m \SW[6]~input_o\ $end
$var wire 1 n \discovered~3_combout\ $end
$var wire 1 o \last_SW[4]~feeder_combout\ $end
$var wire 1 p \last_SW[3]~feeder_combout\ $end
$var wire 1 q \discovered~4_combout\ $end
$var wire 1 r \discovered~5_combout\ $end
$var wire 1 s \discovered~6_combout\ $end
$var wire 1 t \discovered~q\ $end
$var wire 1 u \new_discovered_vector[0]~0_combout\ $end
$var wire 1 v \discovered_vector[0]~input_o\ $end
$var wire 1 w \output_discovered_vector~0_combout\ $end
$var wire 1 x \discovered_vector[1]~input_o\ $end
$var wire 1 y \discovered_vector[2]~input_o\ $end
$var wire 1 z \discovered_vector[3]~input_o\ $end
$var wire 1 { new_discovered_vector [3] $end
$var wire 1 | new_discovered_vector [2] $end
$var wire 1 } new_discovered_vector [1] $end
$var wire 1 ~ new_discovered_vector [0] $end
$var wire 1 !! last_SW [9] $end
$var wire 1 "! last_SW [8] $end
$var wire 1 #! last_SW [7] $end
$var wire 1 $! last_SW [6] $end
$var wire 1 %! last_SW [5] $end
$var wire 1 &! last_SW [4] $end
$var wire 1 '! last_SW [3] $end
$var wire 1 (! last_SW [2] $end
$var wire 1 )! last_SW [1] $end
$var wire 1 *! last_SW [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0&
05
16
x7
18
19
1:
1;
1<
1=
0>
0M
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
1j
0k
0l
0m
1n
0o
0p
1q
1r
0s
0t
0u
0v
0w
0x
0y
1z
1"
0#
0$
0%
0+
0,
0-
0.
0/
00
01
02
03
04
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
1I
0J
0K
0L
1N
0O
0P
0Q
x{
x|
x}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
1R
1S
1T
0U
1'
0(
0)
0*
$end
#5000
1!
1>
1[
1U
1\
#10000
0!
0>
0[
0U
0\
#15000
1!
1>
1[
1U
1\
#20000
0!
0>
0[
0U
0\
#25000
1!
1>
1[
1U
1\
#30000
0!
0>
0[
0U
0\
#35000
1!
1>
1[
1U
1\
#40000
0!
0>
0[
0U
0\
#45000
1!
1>
1[
1U
1\
#50000
0!
0>
0[
0U
0\
#55000
1!
1>
1[
1U
1\
#60000
0!
10
0>
1D
1_
0[
0U
1c
1o
1d
0\
1s
#65000
1!
1>
1[
1U
1\
1&!
1t
1u
0q
0r
1V
1M
1&
#70000
0!
0>
0[
0U
0\
#75000
1!
1>
1[
1U
1\
1~
1w
1W
1Q
1*
#80000
0!
0>
0[
0U
0\
#85000
1!
1>
1[
1U
1\
#90000
0!
0>
0[
0U
0\
#95000
1!
1>
1[
1U
1\
#100000
0!
0>
0[
0U
0\
#105000
1!
1>
1[
1U
1\
#110000
0!
0>
0[
0U
0\
#115000
1!
1>
1[
1U
1\
#120000
0!
0>
0[
0U
0\
#125000
1!
1>
1[
1U
1\
#130000
0!
0>
0[
0U
0\
#135000
1!
1>
1[
1U
1\
#140000
0!
0>
0[
0U
0\
#145000
1!
1>
1[
1U
1\
#150000
0!
0>
0[
0U
0\
#155000
1!
1>
1[
1U
1\
#160000
0!
0>
0[
0U
0\
#165000
1!
1>
1[
1U
1\
#170000
0!
00
0>
0D
0_
0[
0U
0c
0o
0d
0\
#175000
1!
1>
1[
1U
1\
0&!
1q
1r
#180000
0!
0>
0[
0U
0\
#185000
1!
1>
1[
1U
1\
#190000
0!
0>
0[
0U
0\
#195000
1!
1>
1[
1U
1\
#200000
0!
0>
0[
0U
0\
#205000
1!
1>
1[
1U
1\
#210000
0!
0>
0[
0U
0\
#215000
1!
1>
1[
1U
1\
#220000
0!
0>
0[
0U
0\
#225000
1!
1>
1[
1U
1\
#230000
0!
0>
0[
0U
0\
#235000
1!
1>
1[
1U
1\
#240000
0!
0>
0[
0U
0\
#245000
1!
1>
1[
1U
1\
#250000
0!
0>
0[
0U
0\
#255000
1!
1>
1[
1U
1\
#260000
0!
0>
0[
0U
0\
#265000
1!
1>
1[
1U
1\
#270000
0!
0>
0[
0U
0\
#275000
1!
1>
1[
1U
1\
#280000
0!
0>
0[
0U
0\
#285000
1!
1>
1[
1U
1\
#290000
0!
0>
0[
0U
0\
#295000
1!
1>
1[
1U
1\
#300000
0!
0>
0[
0U
0\
#305000
1!
1>
1[
1U
1\
#310000
0!
0>
0[
0U
0\
#315000
1!
1>
1[
1U
1\
#320000
0!
0>
0[
0U
0\
#325000
1!
1>
1[
1U
1\
#330000
0!
0>
0[
0U
0\
#335000
1!
1>
1[
1U
1\
#340000
0!
0>
0[
0U
0\
#345000
1!
1>
1[
1U
1\
#350000
0!
0>
0[
0U
0\
#355000
1!
1>
1[
1U
1\
#360000
0!
0>
0[
0U
0\
#365000
1!
1>
1[
1U
1\
#370000
0!
0>
0[
0U
0\
#375000
1!
1>
1[
1U
1\
#380000
0!
0>
0[
0U
0\
#385000
1!
1>
1[
1U
1\
#390000
0!
0>
0[
0U
0\
#395000
1!
1>
1[
1U
1\
#400000
0!
0>
0[
0U
0\
#405000
1!
1>
1[
1U
1\
#410000
0!
0>
0[
0U
0\
#415000
1!
1>
1[
1U
1\
#420000
0!
0>
0[
0U
0\
#425000
1!
1>
1[
1U
1\
#430000
0!
0>
0[
0U
0\
#435000
1!
1>
1[
1U
1\
#440000
0!
0>
0[
0U
0\
#445000
1!
1>
1[
1U
1\
#450000
0!
0>
0[
0U
0\
#455000
1!
1>
1[
1U
1\
#460000
0!
0>
0[
0U
0\
#465000
1!
1>
1[
1U
1\
#470000
0!
0>
0[
0U
0\
#475000
1!
1>
1[
1U
1\
#480000
0!
0>
0[
0U
0\
#485000
1!
1>
1[
1U
1\
#490000
0!
0>
0[
0U
0\
#495000
1!
1>
1[
1U
1\
#500000
0!
0>
0[
0U
0\
#505000
1!
1>
1[
1U
1\
#510000
0!
0>
0[
0U
0\
#515000
1!
1>
1[
1U
1\
#520000
0!
0>
0[
0U
0\
#525000
1!
1>
1[
1U
1\
#530000
0!
0>
0[
0U
0\
#535000
1!
1>
1[
1U
1\
#540000
0!
0>
0[
0U
0\
#545000
1!
1>
1[
1U
1\
#550000
0!
0>
0[
0U
0\
#555000
1!
1>
1[
1U
1\
#560000
0!
0>
0[
0U
0\
#565000
1!
1>
1[
1U
1\
#570000
0!
0>
0[
0U
0\
#575000
1!
1>
1[
1U
1\
#580000
0!
0>
0[
0U
0\
#585000
1!
1>
1[
1U
1\
#590000
0!
0>
0[
0U
0\
#595000
1!
1>
1[
1U
1\
#600000
0!
0>
0[
0U
0\
#605000
1!
1>
1[
1U
1\
#610000
0!
0>
0[
0U
0\
#615000
1!
1>
1[
1U
1\
#620000
0!
0>
0[
0U
0\
#625000
1!
1>
1[
1U
1\
#630000
0!
0>
0[
0U
0\
#635000
1!
1>
1[
1U
1\
#640000
0!
0>
0[
0U
0\
#645000
1!
1>
1[
1U
1\
#650000
0!
0>
0[
0U
0\
#655000
1!
1>
1[
1U
1\
#660000
0!
0>
0[
0U
0\
#665000
1!
1>
1[
1U
1\
#670000
0!
0>
0[
0U
0\
#675000
1!
1>
1[
1U
1\
#680000
0!
0>
0[
0U
0\
#685000
1!
1>
1[
1U
1\
#690000
0!
0>
0[
0U
0\
#695000
1!
1>
1[
1U
1\
#700000
0!
0>
0[
0U
0\
#705000
1!
1>
1[
1U
1\
#710000
0!
0>
0[
0U
0\
#715000
1!
1>
1[
1U
1\
#720000
0!
0>
0[
0U
0\
#725000
1!
1>
1[
1U
1\
#730000
0!
0>
0[
0U
0\
#735000
1!
1>
1[
1U
1\
#740000
0!
0>
0[
0U
0\
#745000
1!
1>
1[
1U
1\
#750000
0!
0>
0[
0U
0\
#755000
1!
1>
1[
1U
1\
#760000
0!
0>
0[
0U
0\
#765000
1!
1>
1[
1U
1\
#770000
0!
0>
0[
0U
0\
#775000
1!
1>
1[
1U
1\
#780000
0!
0>
0[
0U
0\
#785000
1!
1>
1[
1U
1\
#790000
0!
0>
0[
0U
0\
#795000
1!
1>
1[
1U
1\
#800000
0!
0>
0[
0U
0\
#805000
1!
1>
1[
1U
1\
#810000
0!
0>
0[
0U
0\
#815000
1!
1>
1[
1U
1\
#820000
0!
0>
0[
0U
0\
#825000
1!
1>
1[
1U
1\
#830000
0!
0>
0[
0U
0\
#835000
1!
1>
1[
1U
1\
#840000
0!
0>
0[
0U
0\
#845000
1!
1>
1[
1U
1\
#850000
0!
0>
0[
0U
0\
#855000
1!
1>
1[
1U
1\
#860000
0!
0>
0[
0U
0\
#865000
1!
1>
1[
1U
1\
#870000
0!
0>
0[
0U
0\
#875000
1!
1>
1[
1U
1\
#880000
0!
0>
0[
0U
0\
#885000
1!
1>
1[
1U
1\
#890000
0!
0>
0[
0U
0\
#895000
1!
1>
1[
1U
1\
#900000
0!
0>
0[
0U
0\
#905000
1!
1>
1[
1U
1\
#910000
0!
0>
0[
0U
0\
#915000
1!
1>
1[
1U
1\
#920000
0!
0>
0[
0U
0\
#925000
1!
1>
1[
1U
1\
#930000
0!
0>
0[
0U
0\
#935000
1!
1>
1[
1U
1\
#940000
0!
0>
0[
0U
0\
#945000
1!
1>
1[
1U
1\
#950000
0!
0>
0[
0U
0\
#955000
1!
1>
1[
1U
1\
#960000
0!
0>
0[
0U
0\
#965000
1!
1>
1[
1U
1\
#970000
0!
0>
0[
0U
0\
#975000
1!
1>
1[
1U
1\
#980000
0!
0>
0[
0U
0\
#985000
1!
1>
1[
1U
1\
#990000
0!
0>
0[
0U
0\
#995000
1!
1>
1[
1U
1\
#1000000
