<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::AMDGPU Namespace Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="namespaces.html"><span>Namespace&#160;List</span></a></li>
      <li><a href="namespacemembers.html"><span>Namespace&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="namespacellvm_1_1AMDGPU.html">AMDGPU</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">llvm::AMDGPU Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeec">TargetIndex</a> { <br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd">TI_CONSTDATA_START</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777">TI_SCRATCH_RSRC_DWORD0</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed">TI_SCRATCH_RSRC_DWORD1</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72">TI_SCRATCH_RSRC_DWORD2</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914">TI_SCRATCH_RSRC_DWORD3</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835">Fixups</a> { <br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f">fixup_si_sopp_br</a> =  FirstTargetFixupKind, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a819532c929b40f7e0397a8ac8826b891">fixup_si_rodata</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835ab5629f56236d2e2234e326d176f366a5">fixup_si_end_of_text</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a91741a3fb36cfe175007b9b04d8f1059">LastTargetFixupKind</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a8ccc495e3efe651ff2fa94b2747af999">NumTargetFixupKinds</a> =  LastTargetFixupKind - FirstTargetFixupKind
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aad095422c0f9219f6c53f80033fc874e">OperandType</a> { <a class="el" href="namespacellvm_1_1AMDGPU.html#aad095422c0f9219f6c53f80033fc874eaa6eecebb9772532d660c3109181ba21c">OPERAND_REG_IMM32</a> =  llvm::MCOI::OPERAND_FIRST_TARGET, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#aad095422c0f9219f6c53f80033fc874ea80352c9a5704490ea64c92cee0bf3d69">OPERAND_REG_INLINE_C</a>
 }</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3446af075ccd17f35650d8de441903e6">getMCOpcode</a> (uint16_t Opcode, <a class="el" href="classunsigned.html">unsigned</a> Gen)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">getNamedOperandIdx</a> (uint16_t Opcode, uint16_t NamedIndex)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#abdea5cc579b732f069fb0eaa5c764dc5">getLDSNoRetOp</a> (uint16_t Opcode)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a174a22e4761efae879317ddbdaa599b8">getVOPe64</a> (uint16_t Opcode)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa6f9a7dd7b67941d8bd2b60c6e8ff5d7">getVOPe32</a> (uint16_t Opcode)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6e12da455f5ce0c4a83b4267f82ae366">getCommuteRev</a> (uint16_t Opcode)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a02284451a0c9745add36a0016d9e52e4">getCommuteOrig</a> (uint16_t Opcode)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a66e8b9728b1b2b76c0327d4dc91fb7fd">getAddr64Inst</a> (uint16_t Opcode)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a03a5d6b52ed9db25f6ff7af92dfef543">getAtomicRetOp</a> (uint16_t Opcode)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a34e235d22fa05c7fe8bc5236cfb46fb7">getAtomicNoRetOp</a> (uint16_t Opcode)</td></tr>
<tr><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">RSRC_DATA_FORMAT</a> = 0xf00000000000LL</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">RSRC_TID_ENABLE</a> = 1LL &lt;&lt; 55</td></tr>
</table>
<hr/><h2>Enumeration Type Documentation</h2>
<a class="anchor" id="a4b8ddd5c099b639596437f6520057835"></a><!-- doxytag: member="llvm::AMDGPU::Fixups" ref="a4b8ddd5c099b639596437f6520057835" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835">llvm::AMDGPU::Fixups</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f"></a><!-- doxytag: member="fixup_si_sopp_br" ref="a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f" args="" -->fixup_si_sopp_br</em>&nbsp;</td><td>
<p>16-bit PC relative fixup for SOPP branch instructions. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4b8ddd5c099b639596437f6520057835a819532c929b40f7e0397a8ac8826b891"></a><!-- doxytag: member="fixup_si_rodata" ref="a4b8ddd5c099b639596437f6520057835a819532c929b40f7e0397a8ac8826b891" args="" -->fixup_si_rodata</em>&nbsp;</td><td>
<p>fixup for global addresses with constant initializers </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4b8ddd5c099b639596437f6520057835ab5629f56236d2e2234e326d176f366a5"></a><!-- doxytag: member="fixup_si_end_of_text" ref="a4b8ddd5c099b639596437f6520057835ab5629f56236d2e2234e326d176f366a5" args="" -->fixup_si_end_of_text</em>&nbsp;</td><td>
<p>fixup for offset from instruction to end of text section </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4b8ddd5c099b639596437f6520057835a91741a3fb36cfe175007b9b04d8f1059"></a><!-- doxytag: member="LastTargetFixupKind" ref="a4b8ddd5c099b639596437f6520057835a91741a3fb36cfe175007b9b04d8f1059" args="" -->LastTargetFixupKind</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4b8ddd5c099b639596437f6520057835a8ccc495e3efe651ff2fa94b2747af999"></a><!-- doxytag: member="NumTargetFixupKinds" ref="a4b8ddd5c099b639596437f6520057835a8ccc495e3efe651ff2fa94b2747af999" args="" -->NumTargetFixupKinds</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="AMDGPUFixupKinds_8h_source.html#l00017">17</a> of file <a class="el" href="AMDGPUFixupKinds_8h_source.html">AMDGPUFixupKinds.h</a>.</p>

</div>
</div>
<a class="anchor" id="aad095422c0f9219f6c53f80033fc874e"></a><!-- doxytag: member="llvm::AMDGPU::OperandType" ref="aad095422c0f9219f6c53f80033fc874e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU.html#aad095422c0f9219f6c53f80033fc874e">llvm::AMDGPU::OperandType</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aad095422c0f9219f6c53f80033fc874eaa6eecebb9772532d660c3109181ba21c"></a><!-- doxytag: member="OPERAND_REG_IMM32" ref="aad095422c0f9219f6c53f80033fc874eaa6eecebb9772532d660c3109181ba21c" args="" -->OPERAND_REG_IMM32</em>&nbsp;</td><td>
<p>Operand with register or 32-bit immediate. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aad095422c0f9219f6c53f80033fc874ea80352c9a5704490ea64c92cee0bf3d69"></a><!-- doxytag: member="OPERAND_REG_INLINE_C" ref="aad095422c0f9219f6c53f80033fc874ea80352c9a5704490ea64c92cee0bf3d69" args="" -->OPERAND_REG_INLINE_C</em>&nbsp;</td><td>
<p>Operand with register or inline constant. </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="SIDefines_8h_source.html#l00046">46</a> of file <a class="el" href="SIDefines_8h_source.html">SIDefines.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe1ffb7444626273ec47b5526acfdeec"></a><!-- doxytag: member="llvm::AMDGPU::TargetIndex" ref="abe1ffb7444626273ec47b5526acfdeec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeec">llvm::AMDGPU::TargetIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd"></a><!-- doxytag: member="TI_CONSTDATA_START" ref="abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd" args="" -->TI_CONSTDATA_START</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777"></a><!-- doxytag: member="TI_SCRATCH_RSRC_DWORD0" ref="abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777" args="" -->TI_SCRATCH_RSRC_DWORD0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed"></a><!-- doxytag: member="TI_SCRATCH_RSRC_DWORD1" ref="abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed" args="" -->TI_SCRATCH_RSRC_DWORD1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72"></a><!-- doxytag: member="TI_SCRATCH_RSRC_DWORD2" ref="abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72" args="" -->TI_SCRATCH_RSRC_DWORD2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914"></a><!-- doxytag: member="TI_SCRATCH_RSRC_DWORD3" ref="abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914" args="" -->TI_SCRATCH_RSRC_DWORD3</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="AMDGPU_8h_source.html#l00079">79</a> of file <a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a66e8b9728b1b2b76c0327d4dc91fb7fd"></a><!-- doxytag: member="llvm::AMDGPU::getAddr64Inst" ref="a66e8b9728b1b2b76c0327d4dc91fb7fd" args="(uint16_t Opcode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="namespacellvm_1_1AMDGPU.html#a66e8b9728b1b2b76c0327d4dc91fb7fd">llvm::AMDGPU::getAddr64Inst</a> </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01650">llvm::SIInstrInfo::legalizeOperands()</a>.</p>

</div>
</div>
<a class="anchor" id="a34e235d22fa05c7fe8bc5236cfb46fb7"></a><!-- doxytag: member="llvm::AMDGPU::getAtomicNoRetOp" ref="a34e235d22fa05c7fe8bc5236cfb46fb7" args="(uint16_t Opcode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="namespacellvm_1_1AMDGPU.html#a34e235d22fa05c7fe8bc5236cfb46fb7">llvm::AMDGPU::getAtomicNoRetOp</a> </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l02059">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>.</p>

</div>
</div>
<a class="anchor" id="a03a5d6b52ed9db25f6ff7af92dfef543"></a><!-- doxytag: member="llvm::AMDGPU::getAtomicRetOp" ref="a03a5d6b52ed9db25f6ff7af92dfef543" args="(uint16_t Opcode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="namespacellvm_1_1AMDGPU.html#a03a5d6b52ed9db25f6ff7af92dfef543">llvm::AMDGPU::getAtomicRetOp</a> </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a02284451a0c9745add36a0016d9e52e4"></a><!-- doxytag: member="llvm::AMDGPU::getCommuteOrig" ref="a02284451a0c9745add36a0016d9e52e4" args="(uint16_t Opcode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="namespacellvm_1_1AMDGPU.html#a02284451a0c9745add36a0016d9e52e4">llvm::AMDGPU::getCommuteOrig</a> </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00443">llvm::SIInstrInfo::commuteOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a6e12da455f5ce0c4a83b4267f82ae366"></a><!-- doxytag: member="llvm::AMDGPU::getCommuteRev" ref="a6e12da455f5ce0c4a83b4267f82ae366" args="(uint16_t Opcode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="namespacellvm_1_1AMDGPU.html#a6e12da455f5ce0c4a83b4267f82ae366">llvm::AMDGPU::getCommuteRev</a> </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00443">llvm::SIInstrInfo::commuteOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="abdea5cc579b732f069fb0eaa5c764dc5"></a><!-- doxytag: member="llvm::AMDGPU::getLDSNoRetOp" ref="abdea5cc579b732f069fb0eaa5c764dc5" args="(uint16_t Opcode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="namespacellvm_1_1AMDGPU.html#abdea5cc579b732f069fb0eaa5c764dc5">llvm::AMDGPU::getLDSNoRetOp</a> </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00193">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="a3446af075ccd17f35650d8de441903e6"></a><!-- doxytag: member="llvm::AMDGPU::getMCOpcode" ref="a3446af075ccd17f35650d8de441903e6" args="(uint16_t Opcode, unsigned Gen)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classint.html">int</a> <a class="el" href="namespacellvm_1_1AMDGPU.html#a3446af075ccd17f35650d8de441903e6">llvm::AMDGPU::getMCOpcode</a> </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Gen</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00334">334</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00355">llvm::AMDGPUInstrInfo::pseudoToMCOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a96fc2c48f4966f446aa082e866338c23"></a><!-- doxytag: member="llvm::AMDGPU::getNamedOperandIdx" ref="a96fc2c48f4966f446aa082e866338c23" args="(uint16_t Opcode, uint16_t NamedIndex)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int16_t <a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx</a> </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>NamedIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00091">llvm::SIInstrInfo::areLoadsFromSameBasePtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00768">llvm::SIInstrInfo::commuteInstruction()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00109">llvm::AMDGPUInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00844">llvm::SIInstrInfo::findCommutedOpIndices()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00917">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00126">foldImmediates()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00203">llvm::SIInstrInfo::getMemOpBaseRegImmOfs()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02708">llvm::SIInstrInfo::getNamedOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01327">llvm::R600InstrInfo::getOperandIdx()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01227">llvm::SIInstrInfo::hasModifiers()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01650">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00052">nodesHaveSameOperandValue()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00903">removeModOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01273">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="aa6f9a7dd7b67941d8bd2b60c6e8ff5d7"></a><!-- doxytag: member="llvm::AMDGPU::getVOPe32" ref="aa6f9a7dd7b67941d8bd2b60c6e8ff5d7" args="(uint16_t Opcode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="namespacellvm_1_1AMDGPU.html#aa6f9a7dd7b67941d8bd2b60c6e8ff5d7">llvm::AMDGPU::getVOPe32</a> </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01219">llvm::SIInstrInfo::hasVALU32BitEncoding()</a>.</p>

</div>
</div>
<a class="anchor" id="a174a22e4761efae879317ddbdaa599b8"></a><!-- doxytag: member="llvm::AMDGPU::getVOPe64" ref="a174a22e4761efae879317ddbdaa599b8" args="(uint16_t Opcode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="namespacellvm_1_1AMDGPU.html#a174a22e4761efae879317ddbdaa599b8">llvm::AMDGPU::getVOPe64</a> </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="a062b134de5c9143eab05c83faab131e9"></a><!-- doxytag: member="llvm::AMDGPU::RSRC_DATA_FORMAT" ref="a062b134de5c9143eab05c83faab131e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t <a class="el" href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">llvm::AMDGPU::RSRC_DATA_FORMAT</a> = 0xf00000000000LL</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00365">365</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02717">llvm::SIInstrInfo::getDefaultRsrcDataFormat()</a>.</p>

</div>
</div>
<a class="anchor" id="a823f64d5695b8da6f9b418bd4dc55176"></a><!-- doxytag: member="llvm::AMDGPU::RSRC_TID_ENABLE" ref="a823f64d5695b8da6f9b418bd4dc55176" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t <a class="el" href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">llvm::AMDGPU::RSRC_TID_ENABLE</a> = 1LL &lt;&lt; 55</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00366">366</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l02188">llvm::SITargetLowering::buildScratchRSRC()</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:41:27 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
