// Seed: 2598133215
module module_0 ();
  assign id_1 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always begin : id_5
    id_1 <= id_5;
  end
  wire id_6 = {id_2};
  module_0();
endmodule
module module_2 (
    input wire id_0
    , id_25,
    output tri0 id_1,
    input wor id_2,
    output wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri id_7,
    input wand id_8,
    input wand id_9,
    input uwire id_10,
    output tri0 id_11,
    input supply1 id_12,
    input wand id_13,
    input wand id_14,
    input supply0 id_15,
    output tri1 id_16,
    input wand id_17,
    input tri1 id_18,
    input tri id_19
    , id_26,
    output uwire id_20,
    input wand id_21,
    input uwire id_22,
    output wand id_23
);
  assign id_3 = id_9;
  module_0(); id_27 :
  assert property (@(negedge id_18) 1 <-> 1'b0)
  else;
endmodule
