
---------- Begin Simulation Statistics ----------
final_tick                               270776020102000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51095                       # Simulator instruction rate (inst/s)
host_mem_usage                                 804936                       # Number of bytes of host memory used
host_op_rate                                    85326                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   195.72                       # Real time elapsed on the host
host_tick_rate                               44656903                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008740                       # Number of seconds simulated
sim_ticks                                  8740048250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       153143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        310676                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1230480                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60991                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1259371                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       942117                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1230480                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       288363                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1330057                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           34387                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        13047                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6148312                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4087533                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        61060                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1375073                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2216922                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17137778                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.974434                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.339232                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13656759     79.69%     79.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       945418      5.52%     85.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       118793      0.69%     85.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       190533      1.11%     87.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       479461      2.80%     89.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       253312      1.48%     91.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68966      0.40%     91.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        49463      0.29%     91.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1375073      8.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17137778                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.748007                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.748007                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13603171                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19661265                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1012508                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1897491                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          61254                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        876590                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3019999                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10908                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              288128                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   602                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1330057                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1493705                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15850171                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12690                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12415663                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1839                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          122508                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.076090                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1537688                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       976504                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.710275                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17451015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.192393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.607484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13910692     79.71%     79.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           313707      1.80%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           187335      1.07%     82.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           215918      1.24%     83.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           328839      1.88%     85.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           278438      1.60%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           430564      2.47%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           102774      0.59%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1682748      9.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17451015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16020338                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9302491                       # number of floating regfile writes
system.switch_cpus.idleCycles                   29061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        68167                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1088922                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.037971                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3339626                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             288119                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7469317                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3074624                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5264                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       325561                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18914610                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3051507                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       111787                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18143809                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          80422                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        727953                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          61254                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        857259                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        21295                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38443                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          211                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           43                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       423513                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        67039                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          211                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        20193                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47974                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23665133                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17913337                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589629                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13953654                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.024786                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17939050                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15416590                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7202592                       # number of integer regfile writes
system.switch_cpus.ipc                       0.572080                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.572080                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35926      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8006694     43.86%     44.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           30      0.00%     44.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            80      0.00%     44.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       899011      4.92%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1537058      8.42%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41312      0.23%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1394987      7.64%     65.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20123      0.11%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1499006      8.21%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436138      7.87%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1079987      5.92%     87.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       228776      1.25%     88.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2012405     11.02%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64055      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18255602                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9749611                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19317041                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9414821                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10140344                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              318231                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017432                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          109331     34.36%     34.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          52459     16.48%     50.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71657     22.52%     73.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     73.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     73.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19720      6.20%     79.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4187      1.32%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21174      6.65%     87.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          3445      1.08%     88.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        36209     11.38%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           49      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8788296                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     34997997                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8498516                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10989325                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18914610                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18255602                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2214850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        34594                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3329602                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17451015                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.046105                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.902998                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11842292     67.86%     67.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1422137      8.15%     76.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1061934      6.09%     82.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       887409      5.09%     87.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       759980      4.35%     91.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       530681      3.04%     94.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       454549      2.60%     97.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       309513      1.77%     98.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182520      1.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17451015                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.044366                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1493969                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   299                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        42327                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        17289                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3074624                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       325561                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5607643                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17480076                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10815971                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1513405                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1368124                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         393690                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        135004                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      47024795                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19369530                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22319319                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2362435                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         661381                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          61254                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2843230                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3192222                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16837397                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17054605                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4559365                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34679255                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38147079                       # The number of ROB writes
system.switch_cpus.timesIdled                     355                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183647                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4273                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368609                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4273                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             146254                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15737                       # Transaction distribution
system.membus.trans_dist::CleanEvict           137406                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11278                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11278                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        146255                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       468208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       468208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 468208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11089216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11089216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11089216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157533                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157533    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              157533                       # Request fanout histogram
system.membus.reqLayer2.occupancy           405530500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          841824500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8740048250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172603                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          155                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          295678                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12358                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12358                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           445                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172159                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       552525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13502208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13540608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          154379                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1007168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           339341                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012592                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.111506                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 335068     98.74%     98.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4273      1.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             339341                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          210913000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276769500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            664999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           26                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        27403                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27429                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           26                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        27403                       # number of overall hits
system.l2.overall_hits::total                   27429                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          417                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       157111                       # number of demand (read+write) misses
system.l2.demand_misses::total                 157533                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          417                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       157111                       # number of overall misses
system.l2.overall_misses::total                157533                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     36268000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  12892476000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12928744000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     36268000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  12892476000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12928744000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184514                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184962                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184514                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184962                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.941309                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.851486                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.851705                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.941309                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.851486                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.851705                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86973.621103                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82059.664823                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82070.067859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86973.621103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82059.664823                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82070.067859                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               15737                       # number of writebacks
system.l2.writebacks::total                     15737                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          417                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       157111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            157528                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       157111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           157528                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     32098000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11321376000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11353474000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     32098000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11321376000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11353474000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.941309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.851486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.851678                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.941309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.851486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.851678                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76973.621103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72059.728472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72072.736275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76973.621103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72059.728472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72072.736275                       # average overall mshr miss latency
system.l2.replacements                         154379                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        26456                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            26456                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        26456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        26456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          155                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              155                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          155                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          155                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3037                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3037                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1080                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1080                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        11277                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11278                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    902779500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     902779500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12358                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.912600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.912607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80054.934823                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80047.836496                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11277                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11277                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    790009500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    790009500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.912600                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.912526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70054.934823                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70054.934823                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          417                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              419                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     36268000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36268000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.941309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941573                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86973.621103                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86558.472554                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          417                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          417                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     32098000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32098000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.941309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.937079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76973.621103                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76973.621103                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        26323                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26323                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       145834                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          145836                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  11989696500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11989696500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       172157                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172159                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.847099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.847101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82214.685876                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82213.558381                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       145834                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       145834                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  10531366500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10531366500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.847099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.847089                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72214.754447                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72214.754447                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4039.128637                       # Cycle average of tags in use
system.l2.tags.total_refs                      358403                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    154379                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.321579                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.088171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.041488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.098593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.515181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4010.385205                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.979098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986115                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1671                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2223                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1632911                       # Number of tag accesses
system.l2.tags.data_accesses                  1632911                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        26688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10055104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10082112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        26688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1007168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1007168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       157111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15737                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15737                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             21968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3053530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1150463214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1153553357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3053530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3068175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115235977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115235977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115235977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            21968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3053530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1150463214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1268789334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    156749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000573382500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          974                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          974                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              323220                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14781                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157528                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15737                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15737                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    362                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              660                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1913124250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  785830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4859986750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12172.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30922.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121612                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12168                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157528                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15737                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        39098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    282.958310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.450515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.652045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16423     42.00%     42.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8281     21.18%     63.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3962     10.13%     73.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2648      6.77%     80.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1453      3.72%     83.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1245      3.18%     86.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1015      2.60%     89.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          638      1.63%     91.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3433      8.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        39098                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     160.448665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.790901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    387.776563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           816     83.78%     83.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           76      7.80%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           41      4.21%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           12      1.23%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            5      0.51%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           11      1.13%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.10%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            8      0.82%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           974                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.135524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.126882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.553519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              911     93.53%     93.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      1.33%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               35      3.59%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.13%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           974                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10058624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1005824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10081792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1007168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1150.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       115.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1153.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8739928000                       # Total gap between requests
system.mem_ctrls.avgGap                      50442.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        26688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10031936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1005824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3053530.053452508058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1147812427.694549560547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 115082202.206377983093                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       157111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        15737                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     14911750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4845075000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 210100171250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35759.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30838.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13350713.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            124614420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             66230340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           520113300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           35720460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     689626080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3778283760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        174200160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5388788520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.562788                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    419954000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    291720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8028364000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            154573860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             82146570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           602051940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           46317060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     689626080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3805645470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        151396320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5531757300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.920682                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    357089000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    291720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8091229000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8740038000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1493101                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1493108                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1493101                       # number of overall hits
system.cpu.icache.overall_hits::total         1493108                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          604                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            606                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          604                       # number of overall misses
system.cpu.icache.overall_misses::total           606                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     46070500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46070500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     46070500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46070500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1493705                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1493714                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1493705                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1493714                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000404                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000406                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000404                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000406                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76275.662252                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76023.927393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76275.662252                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76023.927393                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           92                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           92                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          155                       # number of writebacks
system.cpu.icache.writebacks::total               155                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          161                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          161                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          161                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          161                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     37214000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37214000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     37214000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37214000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000297                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000297                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000297                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000297                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84004.514673                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84004.514673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84004.514673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84004.514673                       # average overall mshr miss latency
system.cpu.icache.replacements                    155                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1493101                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1493108                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          604                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           606                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     46070500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46070500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1493705                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1493714                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000404                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000406                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76275.662252                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76023.927393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          161                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          161                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     37214000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37214000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000297                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000297                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84004.514673                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84004.514673                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008389                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              309716                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               155                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1998.167742                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000036                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008353                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          290                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          279                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.566406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2987873                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2987873                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2478615                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2478618                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2478615                       # number of overall hits
system.cpu.dcache.overall_hits::total         2478618                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       754073                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         754076                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       754073                       # number of overall misses
system.cpu.dcache.overall_misses::total        754076                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  47385866889                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47385866889                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  47385866889                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47385866889                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3232688                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3232694                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3232688                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3232694                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.233265                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.233266                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.233265                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.233266                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62839.893338                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62839.643337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62839.893338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62839.643337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       844197                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             22494                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.529875                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26456                       # number of writebacks
system.cpu.dcache.writebacks::total             26456                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       569557                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       569557                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       569557                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       569557                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184516                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13472920389                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13472920389                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13472920389                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13472920389                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057078                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057078                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057078                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057078                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73017.626596                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73017.626596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73017.626596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73017.626596                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183492                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2232478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2232481                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       741686                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        741688                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46439447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46439447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2974164                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2974169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.249376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.249377                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62613.353225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62613.184385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       569527                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       569527                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       172159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12539754500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12539754500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057885                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057885                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 72838.216416                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72838.216416                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    946419389                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    946419389                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047914                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047918                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76404.245499                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76398.077898                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           30                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           30                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    933165889                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    933165889                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047798                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047798                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75517.187748                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75517.187748                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270776020102000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.032931                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2583797                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183492                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.081251                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.032929                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6649904                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6649904                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270802442238000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68731                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815008                       # Number of bytes of host memory used
host_op_rate                                   115125                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   581.98                       # Real time elapsed on the host
host_tick_rate                               45400765                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026422                       # Number of seconds simulated
sim_ticks                                 26422136000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       474113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        948392                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3797408                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       197598                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3894360                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2890149                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3797408                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       907259                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4138209                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          119795                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        48043                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18613257                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12733300                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       197618                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4187886                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7482060                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     51691447                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.973090                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.345868                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     41316490     79.93%     79.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2712084      5.25%     85.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       436036      0.84%     86.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       632673      1.22%     87.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1301062      2.52%     89.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       697643      1.35%     91.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       230326      0.45%     91.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       177247      0.34%     91.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4187886      8.10%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     51691447                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.761476                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.761476                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      40658932                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60269989                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3301999                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6084656                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         201041                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2496353                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9280837                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35337                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1182562                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1875                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4138209                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4793991                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              47574321                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         41844                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37906685                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          192                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          402082                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.078310                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4967379                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3009944                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.717328                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     52742981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.212633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.620748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         41884659     79.41%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           872886      1.65%     81.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           602301      1.14%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           680226      1.29%     83.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           976366      1.85%     85.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           966030      1.83%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1331743      2.52%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           316516      0.60%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5112254      9.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     52742981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46287303                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27196571                       # number of floating regfile writes
system.switch_cpus.idleCycles                  101291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       220842                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3329003                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.048080                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10627048                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1182504                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22197493                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9468538                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19476                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1319554                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57836619                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9444544                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       363846                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55385018                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         238401                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1922976                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         201041                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2302211                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        73108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       135441                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          743                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          722                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          184                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1420597                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       328524                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          722                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        67310                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       153532                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70628587                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54584612                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594472                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41986686                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.032933                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54697901                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48816430                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22774909                       # number of integer regfile writes
system.switch_cpus.ipc                       0.567706                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.567706                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       142914      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24964320     44.78%     45.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          222      0.00%     45.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           346      0.00%     45.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2829858      5.08%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4385090      7.87%     57.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1136      0.00%     57.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127958      0.23%     58.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4085573      7.33%     65.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52380      0.09%     65.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4234156      7.60%     73.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8486      0.02%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4148663      7.44%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3522451      6.32%     87.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       848428      1.52%     88.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6045795     10.84%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351051      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55748865                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28759672                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56923270                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27697045                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30028559                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1022895                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018348                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          318540     31.14%     31.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         165419     16.17%     47.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1921      0.19%     47.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       228152     22.30%     69.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            8      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        64051      6.26%     76.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11854      1.16%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          78715      7.70%     84.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         21994      2.15%     87.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       128290     12.54%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3951      0.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27869174                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108463967                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26887567                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35344945                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57836066                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55748865                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          553                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7536196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       123632                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          508                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10530215                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     52742981                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.056991                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.922009                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     35749427     67.78%     67.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4319405      8.19%     75.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3153083      5.98%     81.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2649643      5.02%     86.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2298976      4.36%     91.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1639340      3.11%     94.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1373366      2.60%     97.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       936363      1.78%     98.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       623378      1.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     52742981                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.054965                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4794020                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    55                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       159942                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        65088                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9468538                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1319554                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17633176                       # number of misc regfile reads
system.switch_cpus.numCycles                 52844272                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        32728040                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4262855                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4331773                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1303551                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        405475                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143471819                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59312925                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68294482                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7381320                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1726628                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         201041                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8099903                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10676737                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48690446                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     54131085                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          904                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           82                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13110076                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            105249892                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116618072                       # The number of ROB writes
system.switch_cpus.timesIdled                    1774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       572806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14830                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1145779                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14830                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  26422136000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             444950                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44995                       # Transaction distribution
system.membus.trans_dist::CleanEvict           429117                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29331                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29331                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        444949                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1422673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1422673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1422673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33233664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     33233664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33233664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            474280                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  474280    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              474280                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1225320500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2537361250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  26422136000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26422136000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  26422136000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  26422136000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            538993                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       121638                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2845                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          926503                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33981                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33980                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3012                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535980                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1709883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1718752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       374848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     41382656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41757504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          478180                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2879680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1051153                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014109                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.117942                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1036322     98.59%     98.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14831      1.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1051153                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          652377500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         854942498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4520495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  26422136000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1539                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        97154                       # number of demand (read+write) hits
system.l2.demand_hits::total                    98693                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1539                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        97154                       # number of overall hits
system.l2.overall_hits::total                   98693                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1473                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       472807                       # number of demand (read+write) misses
system.l2.demand_misses::total                 474280                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1473                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       472807                       # number of overall misses
system.l2.overall_misses::total                474280                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    129821500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  39065517500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39195339000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    129821500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  39065517500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39195339000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3012                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       569961                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               572973                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3012                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       569961                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              572973                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.489044                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.829543                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.827753                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.489044                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.829543                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.827753                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88134.080109                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82624.659745                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82641.770684                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88134.080109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82624.659745                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82641.770684                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               44995                       # number of writebacks
system.l2.writebacks::total                     44995                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       472807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            474280                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       472807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           474280                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    115091500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  34337437500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34452529000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    115091500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  34337437500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34452529000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.489044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.829543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.827753                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.489044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.829543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.827753                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78134.080109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72624.638595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72641.749599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78134.080109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72624.638595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72641.749599                       # average overall mshr miss latency
system.l2.replacements                         478180                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        76643                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            76643                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        76643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        76643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2845                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2845                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2845                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2845                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        10763                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10763                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4650                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4650                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        29331                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29331                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2373101500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2373101500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        33981                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33981                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.863159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.863159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80907.623334                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80907.623334                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29331                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29331                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2079791500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2079791500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.863159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.863159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70907.623334                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70907.623334                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1473                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1473                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    129821500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    129821500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3012                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3012                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.489044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.489044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88134.080109                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88134.080109                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1473                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1473                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    115091500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    115091500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.489044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.489044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78134.080109                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78134.080109                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        92504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             92504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       443476                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          443476                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  36692416000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36692416000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       535980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.827411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.827411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82738.222587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82738.222587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       443476                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       443476                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  32257646000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  32257646000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.827411                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.827411                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72738.200038                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72738.200038                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  26422136000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1142184                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    482276                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.368320                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.642744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    14.470309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4049.886947                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.988742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1822                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2067                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5061292                       # Number of tag accesses
system.l2.tags.data_accesses                  5061292                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26422136000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        94272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     30259648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30353920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        94272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2879680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2879680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       472807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              474280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        44995                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              44995                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3567917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1145238523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1148806440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3567917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3567917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      108987404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            108987404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      108987404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3567917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1145238523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1257793844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     44995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    471787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000612460500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2782                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2782                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              968524                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42278                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      474280                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44995                       # Number of write requests accepted
system.mem_ctrls.readBursts                    474280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44995                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1020                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             31462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1933                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6017802750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2366300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14891427750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12715.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31465.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   359372                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33890                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                474280                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44995                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  274162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  152569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   36499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       124995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.343350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.454915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.802095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        54048     43.24%     43.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27485     21.99%     65.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12922     10.34%     75.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8259      6.61%     82.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4528      3.62%     85.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3705      2.96%     88.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2981      2.38%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1845      1.48%     92.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9222      7.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       124995                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     169.937455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.621440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    363.131224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2304     82.82%     82.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          164      5.90%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          167      6.00%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           64      2.30%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           13      0.47%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           30      1.08%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            4      0.14%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           29      1.04%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            4      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2782                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.175054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.164628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.605545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2544     91.45%     91.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      1.47%     92.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              152      5.46%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               39      1.40%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.18%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2782                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30288640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   65280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2879936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30353920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2879680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1146.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       109.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1148.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26422116500                       # Total gap between requests
system.mem_ctrls.avgGap                      50882.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        94272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     30194368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2879936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3567917.446189816110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1142767867.064192056656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 108997092.437946736813                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1473                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       472807                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        44995                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     54403250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14837024500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 644923045750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36933.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31380.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14333215.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            395620260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            210269565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1575790860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          106592400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2085473520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11462349450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        493595520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16329691575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.030714                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1182319500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    882180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24357636500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            496858320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            264086460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1803285540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          128302380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2085473520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11455752840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        499150560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16732909620                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.291329                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1189706750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    882180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24350249250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    35162174000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270802442238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6283505                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6283512                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6283505                       # number of overall hits
system.cpu.icache.overall_hits::total         6283512                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4191                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4193                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4191                       # number of overall misses
system.cpu.icache.overall_misses::total          4193                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    228501500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    228501500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    228501500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    228501500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6287696                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6287705                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6287696                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6287705                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000667                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000667                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54521.951801                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54495.945624                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54521.951801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54495.945624                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          755                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.636364                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3000                       # number of writebacks
system.cpu.icache.writebacks::total              3000                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          736                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          736                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          736                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          736                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3455                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3455                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3455                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3455                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    187823500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    187823500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    187823500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    187823500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000549                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000549                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000549                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000549                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 54362.807525                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54362.807525                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 54362.807525                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54362.807525                       # average overall mshr miss latency
system.cpu.icache.replacements                   3000                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6283505                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6283512                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4191                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4193                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    228501500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    228501500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6287696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6287705                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54521.951801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54495.945624                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          736                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          736                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    187823500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    187823500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000549                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000549                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 54362.807525                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54362.807525                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270802442238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.047840                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6286969                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3457                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1818.619902                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000105                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.047735                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12578867                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12578867                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270802442238000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270802442238000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270802442238000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270802442238000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270802442238000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270802442238000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270802442238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10314083                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10314086                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10330190                       # number of overall hits
system.cpu.dcache.overall_hits::total        10330193                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3011413                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3011416                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3011668                       # number of overall misses
system.cpu.dcache.overall_misses::total       3011671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 192589093409                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 192589093409                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 192589093409                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 192589093409                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13325496                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13325502                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13341858                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13341864                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.225989                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.225989                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.225731                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.225731                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63953.065690                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63953.001979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63947.650740                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63947.587040                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3556878                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            100032                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.557402                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       103099                       # number of writebacks
system.cpu.dcache.writebacks::total            103099                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2257097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2257097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2257097                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2257097                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       754316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       754316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       754475                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754475                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  54465648913                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  54465648913                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  54472635413                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  54472635413                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056607                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056607                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056549                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056549                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 72205.347511                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72205.347511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 72199.390852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72199.390852                       # average overall mshr miss latency
system.cpu.dcache.replacements                 753453                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9111042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9111045                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2964861                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2964863                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 189126668500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 189126668500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12075903                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12075908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.245519                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.245519                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63789.387934                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63789.344904                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2256874                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2256874                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       707987                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       707987                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  51059221000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  51059221000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 72118.868002                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72118.868002                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46553                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3462424909                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3462424909                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74377.575808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74375.978111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          223                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          223                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3406427913                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3406427913                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037075                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037075                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73526.903516                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73526.903516                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16107                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16107                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          255                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          255                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.015585                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015585                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          159                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          159                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      6986500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      6986500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009718                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009718                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 43940.251572                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 43940.251572                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270802442238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.132839                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11084670                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754477                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.691859                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.132837                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000130                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000130                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          814                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27438205                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27438205                       # Number of data accesses

---------- End Simulation Statistics   ----------
