head	1.2;
access;
symbols
	sid-snapshot-20180601:1.2
	sid-snapshot-20180501:1.2
	sid-snapshot-20180401:1.2
	sid-snapshot-20180301:1.2
	sid-snapshot-20180201:1.2
	sid-snapshot-20180101:1.2
	sid-snapshot-20171201:1.2
	sid-snapshot-20171101:1.2
	sid-snapshot-20171001:1.2
	sid-snapshot-20170901:1.2
	sid-snapshot-20170801:1.2
	sid-snapshot-20170701:1.2
	sid-snapshot-20170601:1.2
	sid-snapshot-20170501:1.2
	sid-snapshot-20170401:1.2
	sid-snapshot-20170301:1.2
	sid-snapshot-20170201:1.2
	sid-snapshot-20170101:1.2
	sid-snapshot-20161201:1.2
	sid-snapshot-20161101:1.2
	sid-snapshot-20160901:1.2
	sid-snapshot-20160801:1.2
	sid-snapshot-20160701:1.2
	sid-snapshot-20160601:1.2
	sid-snapshot-20160501:1.2
	sid-snapshot-20160401:1.2
	sid-snapshot-20160301:1.2
	sid-snapshot-20160201:1.2
	sid-snapshot-20160101:1.2
	sid-snapshot-20151201:1.2
	sid-snapshot-20151101:1.2
	sid-snapshot-20151001:1.2
	sid-snapshot-20150901:1.2
	sid-snapshot-20150801:1.2
	sid-snapshot-20150701:1.2
	sid-snapshot-20150601:1.2
	sid-snapshot-20150501:1.2
	sid-snapshot-20150401:1.2
	sid-snapshot-20150301:1.2
	sid-snapshot-20150201:1.2
	sid-snapshot-20150101:1.2
	sid-snapshot-20141201:1.2
	sid-snapshot-20141101:1.2
	sid-snapshot-20141001:1.2
	sid-snapshot-20140901:1.2
	sid-snapshot-20140801:1.2
	sid-snapshot-20140701:1.2
	sid-snapshot-20140601:1.2
	sid-snapshot-20140501:1.2
	sid-snapshot-20140401:1.2
	sid-snapshot-20140301:1.2
	sid-snapshot-20140201:1.2
	sid-snapshot-20140101:1.2
	sid-snapshot-20131201:1.2
	sid-snapshot-20131101:1.2
	sid-snapshot-20131001:1.2
	sid-snapshot-20130901:1.2
	sid-snapshot-20130801:1.2
	sid-snapshot-20130701:1.2
	sid-snapshot-20130601:1.2
	sid-snapshot-20130501:1.2
	sid-snapshot-20130401:1.2
	sid-snapshot-20130301:1.2
	sid-snapshot-20130201:1.2
	sid-snapshot-20130101:1.2
	sid-snapshot-20121201:1.2
	sid-snapshot-20121101:1.2
	sid-snapshot-20121001:1.2
	sid-snapshot-20120901:1.2
	sid-snapshot-20120801:1.2
	sid-snapshot-20120701:1.2
	sid-snapshot-20120601:1.2
	sid-snapshot-20120501:1.2
	sid-snapshot-20120401:1.2
	sid-snapshot-20120301:1.2
	sid-snapshot-20120201:1.2
	sid-snapshot-20120101:1.2
	sid-snapshot-20111201:1.2
	sid-snapshot-20111101:1.2
	sid-snapshot-20111001:1.2
	sid-snapshot-20110901:1.2
	sid-snapshot-20110801:1.2
	sid-snapshot-20110701:1.2
	sid-snapshot-20110601:1.2
	sid-snapshot-20110501:1.2
	sid-snapshot-20110401:1.2
	sid-snapshot-20110301:1.2
	sid-snapshot-20110201:1.2
	sid-snapshot-20110101:1.2
	sid-snapshot-20101201:1.2
	sid-snapshot-20101101:1.2
	sid-snapshot-20101001:1.2
	sid-snapshot-20100901:1.2
	sid-snapshot-20100801:1.2
	sid-snapshot-20100701:1.2
	sid-snapshot-20100601:1.2
	sid-snapshot-20100501:1.2
	sid-snapshot-20100401:1.2
	sid-snapshot-20100301:1.2
	sid-snapshot-20100201:1.2
	sid-snapshot-20100101:1.2
	sid-snapshot-20091201:1.2
	sid-snapshot-20091101:1.2
	sid-snapshot-20091001:1.2
	sid-snapshot-20090901:1.2
	sid-snapshot-20090801:1.2
	sid-snapshot-20090701:1.2
	sid-snapshot-20090601:1.2
	sid-snapshot-20090501:1.2
	sid-snapshot-20090401:1.2
	sid-snapshot-20090301:1.2
	sid-snapshot-20090201:1.2
	sid-snapshot-20090101:1.2
	sid-snapshot-20081201:1.2
	sid-snapshot-20081101:1.2
	sid-snapshot-20081001:1.2
	sid-snapshot-20080901:1.2
	sid-snapshot-20080801:1.2
	sid-snapshot-20080701:1.2
	sid-snapshot-20080601:1.2
	sid-snapshot-20080501:1.2
	sid-snapshot-20080403:1.2
	sid-snapshot-20080401:1.2
	sid-snapshot-20080301:1.2
	sid-snapshot-20080201:1.2
	sid-snapshot-20080101:1.2
	sid-snapshot-20071201:1.2
	sid-snapshot-20071101:1.2
	sid-snapshot-20071001:1.2
	sid-20020905-branchpoint:1.2
	sid-20020905-branch:1.2.0.2
	cygnus_cvs_20020108_pre:1.2;
locks; strict;
comment	@# @;


1.2
date	2001.08.03.01.30.18;	author bje;	state Exp;
branches;
next	1.1;

1.1
date	2000.12.07.19.30.52;	author fche;	state Exp;
branches;
next	;


desc
@@


1.2
log
@* Freshly generated documentation.
* ChangeLog entries to follow later.
@
text
@  hw-interrupt-cogent/cma222 (libinterrupt.la :: interrupt_component_library)

Synopsis:

   This component simulates the interrupt controller on the Cogent CMA222
   ARM710T CPU model.

     ----------------------------------------------------------------------

Functionality:

  Modelling:

   The interrupt controller model features 8 interrupt sources for the follow
   services: reset, serial port A, serial port B, timer, motherboard ethernet
   (CMA101) or parallel port (CMA102 and CMA110), and 3 interrupt lines for
   motherboard slots.

   +--------------------------------------------------+
   |                    Behaviors                     |
   |--------------------------------------------------|
   |    reset|When the interrupt-source-0 input pin is|
   |         |driven, this component is reset to the  |
   |         |hardware's normal power-up state.       |
   |---------+----------------------------------------|
   | register|When the irq-registers bus is accessed, |
   |   access|the appropriate 8-bit control register  |
   |         |is read or written. Available registers |
   |         |are as follows: ISR (Interrupt Source   |
   |         |Register), Clear ISR, IMR (Interrupt    |
   |         |Mask Register), and 3 Interrupt         |
   |         |Acknowledge slot registers. These       |
   |         |registers are mapped at base address    |
   |         |0xF000000, and the following offsets:   |
   |         |                                        |
   |         |+--------------------------------------+|
   |         || offset    | read        | write      ||
   |         ||-----------+-------------+------------||
   |         || 0xF600000 | ISR         | (reserved) ||
   |         ||-----------+-------------+------------||
   |         || 0xF600008 | (reserved)  | Clear ISR  ||
   |         ||-----------+-------------+------------||
   |         || 0xF600010 | IMR         | (reserved) ||
   |         ||-----------+-------------+------------||
   |         || 0xF600018 | (reserved)  | IMR        ||
   |         ||-----------+-------------+------------||
   |         || 0xF600020 | IRQAckSlot1 | (reserved) ||
   |         ||-----------+-------------+------------||
   |         || 0xF600028 | IRQAckSlot2 | (reserved) ||
   |         ||-----------+-------------+------------||
   |         || 0xF600030 | IRQAckSlot3 | (reserved) ||
   |         |+--------------------------------------+|
   |         |                                        |
   |         |Several registers are also available as |
   |         |watchable attributes.                   |
   |---------+----------------------------------------|
   |interrupt|When any interrupt source is signalled, |
   | handling|or interrupt-enabled masks are modified,|
   |         |pending interrupts are processed. There |
   |         |is only one interrupt source: the       |
   |         |"interrupt-source-N" input pins. Subject|
   |         |to the then-current interrupt-enabling  |
   |         |registers, the interrupt output pin may |
   |         |be driven.                              |
   |         |                                        |
   |         |The polarity for the input interrupt    |
   |         |source pins is positive, meaning that   |
   |         |non-zero values are interpreted as      |
   |         |"asserted". On the other hand, the      |
   |         |polarity for the output interrupt pins  |
   |         |is negative, meaning that zero values   |
   |         |are to be interpreted as "asserted".    |
   |         |                                        |
   |         |Similarly named attributes may be used  |
   |         |to generate/monitor pin traffic.        |
   +--------------------------------------------------+

   +-------------------------------------------------+
   |                 SID Conventions                 |
   |-------------------------------------------------|
   |    functional | supported | This is a           |
   |               |           | functional          |
   |               |           | component.          |
   |---------------+-----------+---------------------|
   |         state | supported | This component      |
   |  save/restore |           | supports state      |
   |               |           | save/restore.       |
   |---------------+-----------+---------------------|
   | triggerpoints | supported | This component      |
   |               |           | supports            |
   |               |           | triggerpoints.      |
   +-------------------------------------------------+

     ----------------------------------------------------------------------

Environment:

   Related components

   The interrupt controller sits between the ARM710T CPU on the CMA222 CPU
   board, and the other components on this board or the CMA motherboard. The
   following configuration file fragment shows all the onboard devices of the
   CMA110 motherboard connected to the interrupt controller.

         new hw-cpu-arm7t cpu
         new hw-timer-arm/ref-nosched timer
         new hw-interrupt-cogent/cma222 intcontrl
         new hw-uart-ns16550 uart1
         new hw-uart-ns16550 uart2
         connect-pin uart2 INTR -> intctrl interrupt-source-1
         connect-pin uart1 INTR -> intctrl interrupt-source-2
         connect-pin timer interrupt -> intcontrl interrupt-source-3
         connect-pin parport INTP -> intctrl interrupt-source-4
         connect-pin intcontrl interrupt -> cpu nirq

     ----------------------------------------------------------------------

Component Reference:

  Component: hw-interrupt-cogent/cma222

   +------------------------------------------------------+
   |                         pins                         |
   |------------------------------------------------------|
   |         name         |direction|legalvalues|behaviors|
   |----------------------+---------+-----------+---------|
   |interrupt-source-[0,7]|in       |any        |interrupt|
   |                      |         |           |handling |
   |----------------------+---------+-----------+---------|
   |interrupt             |out      |0..1       |interrupt|
   |                      |         |           |handling |
   +------------------------------------------------------+

   +-------------------------------------------------+
   |                      buses                      |
   |-------------------------------------------------|
   |    name     |addresses | accesses |  behaviors  |
   |-------------+----------+----------+-------------|
   |irq-registers|0x0..0x37F|read/write|register     |
   |             |          |          |access       |
   +-------------------------------------------------+

   +--------------------------------------------------------+
   |                       attributes                       |
   |--------------------------------------------------------|
   |       name        |category | legal |default|behaviors||
   |                   |         |values | value |         ||
   |-------------------+---------+-------+-------+---------||
   |interrupt          |pin      |numeric|-      |interrupt||
   |                   |watchable|       |       |handling ||
   |-------------------+---------+-------+-------+---------||
   |irq-raw-status     |register |numeric|-      |register ||
   |                   |watchable|       |       |access   ||
   |-------------------+---------+-------+-------+---------||
   |irq-enable-register|register |numeric|-      |register ||
   |                   |watchable|       |       |access   ||
   +--------------------------------------------------------+

     ----------------------------------------------------------------------

References:

   Cogent Computer Systems, Inc. Data Sheets
@


1.1
log
@* public snapshot of sid simulator
@
text
@d1 1
a1 2
* Name
  hw-interrupt-cogent/cma222
d3 1
a3 102
* Synopsis
  This component simulates the interrupt controller on the Cogent
  CMA222 ARM710T CPU model.

  Pins: interrupt interrupt-source-0..interrupt-source-7
  Buses: irq-registers
  Attributes: interrupt irq-raw-status irq-enable-register

  Library: libinterrupt.la
  Symbol name: interrupt_component_library

* Functionality

  - Modelling
   
    * The interrupt controller model features 8 interrupt sources
      for the follow services: reset, serial port A, serial port B,
      timer, motherboard ethernet (CMA101) or parallel port (CMA102
      and CMA110), and 3 interrupt lines for motherboard slots.

  - Behaviors

    * Reset

      When the "interrupt-source-0" input pin is driven, this component
      is reset to the hardware's normal power-up state.

    * Register access

      When the "irq-registers" bus is accessed, the appropriate 8-bit control
      register is read or written.  Available registers are as follows:
      ISR (Interrupt Source Register), Clear ISR, IMR (Interrupt Mask
      Register), and 3 Interrupt Acknowledge slot registers.  These
      registers are mapped at base address 0xF000000, and the following
      offsets:

	offset		read		write
	0xF600000	ISR		(reserved)
	0xF600008	(reserved)	Clear ISR
	0xF600010	IMR		(reserved)
	0xF600018	(reserved)	IMR	
	0xF600020	IRQAckSlot1	(reserved)
	0xF600028	IRQAckSlot2	(reserved)
	0xF600030	IRQAckSlot3	(reserved)

      Several registers are also available as watchable attributes.

    * Interrupt processing

      When any interrupt source is signalled, or interrupt-enabled
      masks are modified, pending interrupts are processed.  There is
      only one interrupt source: the "interrupt-source-N" input pins.
      Subject to the then-current interrupt-enabling registers, the
      "interrupt" output pin may be driven.

      The polarity for the input interrupt source pins is positive,
      meaning that non-zero values are interpreted as "asserted".  On
      the other hand, the polarity for the output interrupt pins is
      negative, meaning that zero values are to be interpreted as
      "asserted".  

      Similarly named attributes may be used to generate/monitor pin
      traffic.

  - SID conventions
  
  * This is a functional component.
  * This component supports state save/restore and triggerpoints.

* Environment

  - Related components
    The interrupt controller sits between the ARM710T CPU on the CMA222
    CPU board, and the other components on this board or the CMA motherboard.
    The following configuration file fragment shows all the onboard devices
    of the CMA110 motherboard connected to the interrupt controller.

	new hw-cpu-arm7t cpu
	new hw-timer-arm/ref-nosched timer
	new hw-interrupt-cogent/cma222 intcontrl
	new hw-uart-ns16550 uart1
	new hw-uart-ns16550 uart2
	connect-pin uart2 INTR -> intctrl interrupt-source-1
	connect-pin uart1 INTR -> intctrl interrupt-source-2
        connect-pin timer interrupt -> intcontrl interrupt-source-3
	connect-pin parport INTP -> intctrl interrupt-source-4
	connect-pin intcontrl interrupt -> cpu nirq

* SID interface reference

  - low level:
    * pins
      - interrupt-source-[0,7] | input | any | interrupt handling
      - interrupt | output | 0,1 | interrupt handling

    * buses
      - irq-registers | 0x0 - 0x37F | read/write | register access

    * attributes
      - interrupt | pin watchable | numeric | n/a | interrupt handling
      - irq-raw-status | register watchable | numeric | n/a | register access
      - irq-enable-register | register watchable | numeric | n/a | register access
d5 159
a163 2
* References
  <http://www.cogcomp.com/data_sheets/>
@

