// Seed: 2593042292
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input uwire id_2,
    output supply1 id_3
    , id_8,
    output tri id_4,
    output supply0 id_5,
    output uwire id_6
);
  assign id_5 = 1;
  wire id_9;
endmodule
module module_1 (
    output tri1  id_0,
    output logic id_1,
    input  wor   id_2
);
  id_4(
      1, id_4
  ); module_0(
      id_2, id_0, id_2, id_0, id_0, id_0, id_0
  );
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9, id_10;
  initial id_1 <= 1'b0;
endmodule
