
Efinity Interface Designer Timing Report
Version: 2021.1.165
Date: 2021-10-14 00:40

Copyright (C) 2017 - 2021 Efinix Inc. All rights reserved.

Device: T8F81
Project: level
Timing Model: C2 (final)

---------- 1. PLL Timing Report (begin) ----------

+-------+-------------+
| Clock | Period (ns) |
+-------+-------------+
|  clk  |    20.00    |
+-------+-------------+

---------- PLL Timing Report (end) ----------

---------- 2. GPIO Timing Report (begin) ----------

Clock Network Delay:
=====================

+-----------+----------+----------+
| Clock Pin | Max (ns) | Min (ns) |
+-----------+----------+----------+
|    clk    |  4.757   |  1.699   |
+-----------+----------+----------+

Non-registered GPIO Configuration:
===================================

+---------------+-------------+-----------+----------+----------+
| Instance Name |   Pin Name  | Parameter | Max (ns) | Min (ns) |
+---------------+-------------+-----------+----------+----------+
|   pll_clkin   |  pll_clkin  |  GPIO_IN  |  1.954   |  0.698   |
|    reset_i    |   reset_i   |  GPIO_IN  |  1.954   |  0.698   |
|  error_led_o  | error_led_o |  GPIO_OUT |  4.915   |  1.756   |
|    led_o[0]   |   led_o[0]  |  GPIO_OUT |  4.915   |  1.756   |
|    led_o[1]   |   led_o[1]  |  GPIO_OUT |  4.915   |  1.756   |
|    led_o[2]   |   led_o[2]  |  GPIO_OUT |  4.915   |  1.756   |
|    led_o[3]   |   led_o[3]  |  GPIO_OUT |  4.915   |  1.756   |
|    led_o[4]   |   led_o[4]  |  GPIO_OUT |  4.915   |  1.756   |
|    led_o[5]   |   led_o[5]  |  GPIO_OUT |  4.915   |  1.756   |
|    led_o[6]   |   led_o[6]  |  GPIO_OUT |  4.915   |  1.756   |
|    led_o[7]   |   led_o[7]  |  GPIO_OUT |  4.915   |  1.756   |
|    led_o[8]   |   led_o[8]  |  GPIO_OUT |  4.915   |  1.756   |
+---------------+-------------+-----------+----------+----------+

Registered GPIO Configuration:
===============================

+---------------+-----------+------------+-----------+-----------------------+-----------------------+
| Instance Name | Clock Pin | Setup (ns) | Hold (ns) | Max Clock To Out (ns) | Min Clock To Out (ns) |
+---------------+-----------+------------+-----------+-----------------------+-----------------------+
|      scl      |    clk    |   -2.110   |   1.625   |                       |                       |
|      scl      |    clk    |            |           |         11.112        |         3.936         |
|      sda      |    clk    |   -2.110   |   1.625   |                       |                       |
|      sda      |    clk    |            |           |         11.112        |         3.936         |
+---------------+-----------+------------+-----------+-----------------------+-----------------------+

---------- GPIO Timing Report (end) ----------
