// Seed: 1983410935
module module_0 (
    input wor id_0,
    input tri id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    input wand id_7,
    input tri0 id_8,
    output wor id_9,
    input wor id_10,
    output supply1 id_11,
    input tri0 id_12
    , id_18,
    output uwire id_13,
    input wire id_14,
    output tri1 id_15,
    input wire id_16
);
  wire id_19;
  wire id_20;
  supply1 id_21 = id_3;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input wire id_2,
    output tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input tri id_7,
    input wand id_8,
    input tri0 id_9,
    output wor id_10,
    input tri1 id_11,
    output tri id_12,
    output tri0 id_13,
    input wand id_14,
    input wor id_15,
    output wor id_16
);
  wire id_18;
  module_0(
      id_15,
      id_2,
      id_6,
      id_2,
      id_13,
      id_13,
      id_6,
      id_7,
      id_11,
      id_10,
      id_5,
      id_4,
      id_15,
      id_12,
      id_8,
      id_0,
      id_1
  );
endmodule
