# Microsemi Physical design constraints file

# Version: v11.8 SP1 11.8.1.12

# Design Name: m2s010_som 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S060T , Package: 325 FCSBGA , Speed grade: STD 

# Date generated: Fri Sep 08 12:09:11 2017 


#
# I/O constraints
#

set_io DEBOUNCE_IN\[0\] -DIRECTION INPUT -pinname R8 -fixed no
set_io DEBOUNCE_IN\[1\] -DIRECTION INPUT -pinname U10 -fixed no
set_io DEBOUNCE_IN\[2\] -DIRECTION INPUT -pinname W11 -fixed no
set_io DEBOUNCE_OUT_1 -DIRECTION OUTPUT -pinname V10 -fixed no
set_io DEBOUNCE_OUT_2 -DIRECTION OUTPUT -pinname V11 -fixed no
set_io DRVR_EN -DIRECTION OUTPUT -pinname W2 -fixed no
set_io Data_FAIL -DIRECTION OUTPUT -pinname N20 -fixed no
set_io GPIO_0_BI -DIRECTION INOUT -pinname J2 -fixed no
set_io GPIO_11_M2F -DIRECTION OUTPUT -pinname K2 -fixed no
set_io GPIO_12_BI -DIRECTION INOUT -pinname G5 -fixed no
set_io GPIO_14_BI -DIRECTION INOUT -pinname G1 -fixed no
set_io GPIO_15_BI -DIRECTION INOUT -pinname F2 -fixed no
set_io GPIO_16_BI -DIRECTION INOUT -pinname F3 -fixed no
set_io GPIO_17_BI -DIRECTION INOUT -pinname P2 -fixed no
set_io GPIO_18_BI -DIRECTION INOUT -pinname R2 -fixed no
set_io GPIO_1_BI\[0\] -DIRECTION INOUT -pinname J1 -fixed no
set_io GPIO_20_OUT -DIRECTION OUTPUT -pinname T1 -fixed no
set_io GPIO_21_M2F -DIRECTION OUTPUT -pinname K7 -fixed no
set_io GPIO_22_M2F -DIRECTION OUTPUT -pinname K5 -fixed no
set_io GPIO_24_M2F -DIRECTION OUTPUT -pinname K4 -fixed no
set_io GPIO_25_BI -DIRECTION INOUT -pinname P1 -fixed no
set_io GPIO_26_BI -DIRECTION INOUT -pinname N2 -fixed no
set_io GPIO_31_BI -DIRECTION INOUT -pinname K1 -fixed no
set_io GPIO_3_BI -DIRECTION INOUT -pinname T5 -fixed no
set_io GPIO_4_BI -DIRECTION INOUT -pinname U5 -fixed no
set_io GPIO_5_M2F -DIRECTION OUTPUT -pinname H2 -fixed no
set_io GPIO_6_PAD\[0\] -DIRECTION INOUT -pinname H5 -fixed no
set_io GPIO_7_PADI\[0\] -DIRECTION INOUT -pinname H4 -fixed no
set_io GPIO_8_M2F -DIRECTION OUTPUT -pinname J4 -fixed no
set_io I2C_1_SCL -DIRECTION INOUT -pinname R5 -fixed no
set_io I2C_1_SDA -DIRECTION INOUT -pinname R4 -fixed no
set_io ID_RES\[0\] -DIRECTION INPUT -pinname N1 -fixed no
set_io ID_RES\[1\] -DIRECTION INPUT -pinname T2 -fixed no
set_io ID_RES\[2\] -DIRECTION INPUT -pinname V1 -fixed no
set_io ID_RES\[3\] -DIRECTION INPUT -pinname M4 -fixed no
set_io MAC_MII_COL -DIRECTION INPUT -pinname L19 -fixed no
set_io MAC_MII_CRS -DIRECTION INPUT -pinname M20 -fixed no
set_io MAC_MII_MDC -DIRECTION OUTPUT -pinname F18 -fixed no
set_io MAC_MII_MDIO -DIRECTION INOUT -pinname G17 -fixed no
set_io MAC_MII_RXD\[0\] -DIRECTION INPUT -pinname L18 -fixed no
set_io MAC_MII_RXD\[1\] -DIRECTION INPUT -pinname L17 -fixed no
set_io MAC_MII_RXD\[2\] -DIRECTION INPUT -pinname K18 -fixed no
set_io MAC_MII_RXD\[3\] -DIRECTION INPUT -pinname K17 -fixed no
set_io MAC_MII_RX_CLK -DIRECTION INPUT -pinname M18 -fixed no
set_io MAC_MII_RX_DV -DIRECTION INPUT -pinname L20 -fixed no
set_io MAC_MII_RX_ER -DIRECTION INPUT -pinname E17 -fixed no
set_io MAC_MII_TXD\[0\] -DIRECTION OUTPUT -pinname G18 -fixed no
set_io MAC_MII_TXD\[1\] -DIRECTION OUTPUT -pinname H17 -fixed no
set_io MAC_MII_TXD\[2\] -DIRECTION OUTPUT -pinname G20 -fixed no
set_io MAC_MII_TXD\[3\] -DIRECTION OUTPUT -pinname G21 -fixed no
set_io MAC_MII_TX_CLK -DIRECTION INPUT -pinname J18 -fixed no
set_io MAC_MII_TX_EN -DIRECTION OUTPUT -pinname F20 -fixed no
set_io MANCHESTER_IN -DIRECTION INPUT -pinname Y2 -fixed no
set_io MANCH_OUT_N -DIRECTION OUTPUT -pinname Y1 -fixed no
set_io MANCH_OUT_P -DIRECTION OUTPUT -pinname AA2 -fixed no
set_io MDDR_ADDR\[0\] -DIRECTION OUTPUT -pinname A4 -fixed no
set_io MDDR_ADDR\[1\] -DIRECTION OUTPUT -pinname E7 -fixed no
set_io MDDR_ADDR\[2\] -DIRECTION OUTPUT -pinname E6 -fixed no
set_io MDDR_ADDR\[3\] -DIRECTION OUTPUT -pinname A5 -fixed no
set_io MDDR_ADDR\[4\] -DIRECTION OUTPUT -pinname B5 -fixed no
set_io MDDR_ADDR\[5\] -DIRECTION OUTPUT -pinname D5 -fixed no
set_io MDDR_ADDR\[6\] -DIRECTION OUTPUT -pinname D6 -fixed no
set_io MDDR_ADDR\[7\] -DIRECTION OUTPUT -pinname A2 -fixed no
set_io MDDR_ADDR\[8\] -DIRECTION OUTPUT -pinname F5 -fixed no
set_io MDDR_ADDR\[9\] -DIRECTION OUTPUT -pinname E5 -fixed no
set_io MDDR_ADDR\[10\] -DIRECTION OUTPUT -pinname B2 -fixed no
set_io MDDR_ADDR\[11\] -DIRECTION OUTPUT -pinname B1 -fixed no
set_io MDDR_ADDR\[12\] -DIRECTION OUTPUT -pinname E4 -fixed no
set_io MDDR_ADDR\[13\] -DIRECTION OUTPUT -pinname D4 -fixed no
set_io MDDR_ADDR\[14\] -DIRECTION OUTPUT -pinname C1 -fixed no
set_io MDDR_ADDR\[15\] -DIRECTION OUTPUT -pinname C2 -fixed no
set_io MDDR_BA\[0\] -DIRECTION OUTPUT -pinname C6 -fixed no
set_io MDDR_BA\[1\] -DIRECTION OUTPUT -pinname B6 -fixed no
set_io MDDR_BA\[2\] -DIRECTION OUTPUT -pinname B4 -fixed no
set_io MDDR_CAS_N -DIRECTION OUTPUT -pinname D8 -fixed no
set_io MDDR_CKE -DIRECTION OUTPUT -pinname G9 -fixed no
set_io MDDR_CLK -DIRECTION OUTPUT -pinname B7 -fixed no
set_io MDDR_CLK_N -DIRECTION OUTPUT -pinname A7 -fixed no
set_io MDDR_CS_N -DIRECTION OUTPUT -pinname G10 -fixed no
set_io MDDR_DM_RDQS\[0\] -DIRECTION INOUT -pinname A12 -fixed no
set_io MDDR_DM_RDQS\[1\] -DIRECTION INOUT -pinname D11 -fixed no
set_io MDDR_DQS\[0\] -DIRECTION INOUT -pinname A15 -fixed no
set_io MDDR_DQS\[1\] -DIRECTION INOUT -pinname C11 -fixed no
set_io MDDR_DQS_TMATCH_0_IN -DIRECTION INPUT -pinname D10 -fixed no
set_io MDDR_DQS_TMATCH_0_OUT -DIRECTION OUTPUT -pinname G13 -fixed no
set_io MDDR_DQ\[0\] -DIRECTION INOUT -pinname D13 -fixed no
set_io MDDR_DQ\[1\] -DIRECTION INOUT -pinname E13 -fixed no
set_io MDDR_DQ\[2\] -DIRECTION INOUT -pinname D14 -fixed no
set_io MDDR_DQ\[3\] -DIRECTION INOUT -pinname D15 -fixed no
set_io MDDR_DQ\[4\] -DIRECTION INOUT -pinname A13 -fixed no
set_io MDDR_DQ\[5\] -DIRECTION INOUT -pinname A14 -fixed no
set_io MDDR_DQ\[6\] -DIRECTION INOUT -pinname B14 -fixed no
set_io MDDR_DQ\[7\] -DIRECTION INOUT -pinname G11 -fixed no
set_io MDDR_DQ\[8\] -DIRECTION INOUT -pinname B12 -fixed no
set_io MDDR_DQ\[9\] -DIRECTION INOUT -pinname B11 -fixed no
set_io MDDR_DQ\[10\] -DIRECTION INOUT -pinname E11 -fixed no
set_io MDDR_DQ\[11\] -DIRECTION INOUT -pinname E12 -fixed no
set_io MDDR_DQ\[12\] -DIRECTION INOUT -pinname D9 -fixed no
set_io MDDR_DQ\[13\] -DIRECTION INOUT -pinname E10 -fixed no
set_io MDDR_DQ\[14\] -DIRECTION INOUT -pinname B9 -fixed no
set_io MDDR_DQ\[15\] -DIRECTION INOUT -pinname A10 -fixed no
set_io MDDR_ODT -DIRECTION OUTPUT -pinname A3 -fixed no
set_io MDDR_RAS_N -DIRECTION OUTPUT -pinname A8 -fixed no
set_io MDDR_RESET_N -DIRECTION OUTPUT -pinname E8 -fixed no
set_io MDDR_WE_N -DIRECTION OUTPUT -pinname A9 -fixed no
set_io MMUART_0_RXD_F2M -DIRECTION INPUT -pinname D1 -fixed no
set_io MMUART_0_TXD_M2F -DIRECTION OUTPUT -pinname F1 -fixed no
set_io MMUART_1_RXD -DIRECTION INPUT -pinname D2 -fixed no
set_io MMUART_1_TXD -DIRECTION OUTPUT -pinname E1 -fixed no
set_io PULLDOWN_R9 -DIRECTION INPUT -pinname R9 -fixed no
set_io RCVR_EN -DIRECTION OUTPUT -pinname W1 -fixed no
set_io SPI_0_CLK -DIRECTION INOUT -pinname U2 -fixed no
set_io SPI_0_DI -DIRECTION INPUT -pinname U1 -fixed no
set_io SPI_0_DO -DIRECTION OUTPUT -pinname P4 -fixed no
set_io SPI_0_SS0 -DIRECTION INOUT -pinname P5 -fixed no
set_io SPI_0_SS1 -DIRECTION OUTPUT -pinname M1 -fixed no
set_io SPI_1_CLK\[0\] -DIRECTION INOUT -pinname N4 -fixed no
set_io SPI_1_DI_CAM -DIRECTION INPUT -pinname D21 -fixed no
set_io SPI_1_DI_OTH -DIRECTION INPUT -pinname N7 -fixed no
set_io SPI_1_DO_CAM -DIRECTION OUTPUT -pinname AA7 -fixed no
set_io SPI_1_DO_OTH -DIRECTION OUTPUT -pinname M5 -fixed no
set_io SPI_1_SS0_CAM\[0\] -DIRECTION INOUT -pinname V7 -fixed no
set_io SPI_1_SS0_OTH\[0\] -DIRECTION INOUT -pinname L5 -fixed no

#
# Core cell constraints
#

set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[3\] -fixed no 771 91
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[0\] -fixed no 701 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0\[8\] -fixed no 697 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg\[5\] -fixed no 703 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg\[3\] -fixed no 718 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[10\] -fixed no 814 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[7\] -fixed no 703 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 759 159
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_FIFO_rd_en -fixed no 775 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m2\[0\] -fixed no 775 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[5\] -fixed no 718 160
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1 -fixed no 662 189
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base -fixed no 761 187
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0\[1\] -fixed no 775 91
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8\[0\] -fixed no 769 162
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB -fixed no 25 194
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[15\] -fixed no 831 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un15_tx_byte_cntr_0_a5_0 -fixed no 815 165
set_location CommsFPGA_top_0/ClkDivider_RNO\[0\] -fixed no 786 159
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8\[4\] -fixed no 778 159
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.TX_DataEn_7_iv -fixed no 783 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_RNI9TLR -fixed no 725 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m5_4 -fixed no 797 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[0\] -fixed no 799 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[2\] -fixed no 638 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_o2_0\[3\] -fixed no 679 156
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[4\] -fixed no 677 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[5\] -fixed no 821 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[5\] -fixed no 770 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[4\] -fixed no 723 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13\[7\] -fixed no 704 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0_a2_0\[3\] -fixed no 686 156
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_1 -fixed no 706 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX\[2\] -fixed no 724 148
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 768 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 834 184
set_location CommsFPGA_top_0/long_reset_cntr\[2\] -fixed no 622 190
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[1\] -fixed no 783 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[2\] -fixed no 818 184
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed no 813 153
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa -fixed no 780 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_a2_i_0\[7\] -fixed no 733 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_PostAmble_d1 -fixed no 784 160
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNINQ3R\[13\] -fixed no 810 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[11\] -fixed no 770 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.address_low4_reg_en_1 -fixed no 699 174
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[5\] -fixed no 857 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en_0_a2_0 -fixed no 750 177
set_location CoreAPB3_0/iPSELS_raw\[0\] -fixed no 853 150
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[0\] -fixed no 813 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[5\] -fixed no 709 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[6\] -fixed no 806 183
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[0\] -fixed no 787 91
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_7 -fixed no 705 183
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 740 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[15\] -fixed no 715 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX\[5\] -fixed no 707 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[5\] -fixed no 730 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_2\[5\] -fixed no 740 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_0\[0\] -fixed no 732 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg\[4\] -fixed no 696 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en_RNIFQLA2 -fixed no 749 180
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[16\] -fixed no 785 202
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 735 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[5\] -fixed no 823 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_CRC_ERROR_INTR.un29_int_reg_clr -fixed no 728 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out_RNIAU0T -fixed no 832 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un25_apb3_addr_0_a2 -fixed no 752 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[1\] -fixed no 711 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[9\] -fixed no 800 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[6\] -fixed no 778 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.apb3_addr_0_a2 -fixed no 743 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[4\] -fixed no 778 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg\[5\] -fixed no 701 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m2s2_i_a5 -fixed no 775 162
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[1\] -fixed no 805 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[3\] -fixed no 725 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[6\] -fixed no 791 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_2 -fixed no 825 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[14\] -fixed no 716 157
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[1\] -fixed no 729 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 755 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[12\] -fixed no 716 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_3\[2\] -fixed no 778 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_11 -fixed no 793 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un5_int_reg_clr -fixed no 724 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[14\] -fixed no 713 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI6OQI\[7\] -fixed no 736 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR.un9_int_reg_clr -fixed no 729 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1 -fixed no 662 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un33_apb3_addr_0_a2 -fixed no 754 180
set_location CommsFPGA_top_0/long_reset_cntr\[3\] -fixed no 615 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en -fixed no 696 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[1\] -fixed no 741 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[5\] -fixed no 749 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 821 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m35_i_0_o2 -fixed no 781 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_11\[6\] -fixed no 716 177
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[2\] -fixed no 770 91
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed no 757 163
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un2_debounce_in -fixed no 791 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg\[3\] -fixed no 701 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[8\] -fixed no 759 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[12\] -fixed no 804 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en_RNI4KU71 -fixed no 745 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_TX_STATE_7_i_a2_0_a5 -fixed no 817 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[6\] -fixed no 822 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[1\] -fixed no 803 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_0\[2\] -fixed no 713 183
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[9\] -fixed no 856 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_UNDERRUN_INTR.un21_int_reg_clr -fixed no 730 177
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINOKG -fixed no 780 189
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[6\] -fixed no 766 171
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[2\] -fixed no 830 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg\[7\] -fixed no 705 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[0\] -fixed no 788 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/T11.un4_fullilto10_i_a2_6 -fixed no 763 159
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[14\] -fixed no 835 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 835 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 747 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg\[1\] -fixed no 708 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8\[3\] -fixed no 778 162
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_4 -fixed no 623 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_9\[3\] -fixed no 716 189
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 757 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg\[6\] -fixed no 698 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[7\] -fixed no 763 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[3\] -fixed no 768 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[12\] -fixed no 808 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 754 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO\[1\] -fixed no 679 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 764 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[4\] -fixed no 707 156
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en -fixed no 821 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_0_a2 -fixed no 740 180
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 733 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[9\] -fixed no 792 169
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1 -fixed no 663 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[7\] -fixed no 751 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_6\[2\] -fixed no 715 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_0\[1\] -fixed no 672 156
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg\[0\] -fixed no 714 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_0_a2_0_i -fixed no 738 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_1\[2\] -fixed no 777 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ_0/U0_RGB1 -fixed no 663 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 756 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_RNIVP6K -fixed no 734 183
set_location CommsFPGA_top_0/long_reset_cntr_3\[4\] -fixed no 616 186
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed no 745 168
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un2_debounce_in -fixed no 757 90
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[8\] -fixed no 843 202
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0\[0\] -fixed no 773 91
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[1\] -fixed no 649 196
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[2\] -fixed no 697 156
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg\[0\] -fixed no 674 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[7\] -fixed no 655 196
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_0_2 -fixed no 816 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 751 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO\[2\] -fixed no 675 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[3\] -fixed no 706 157
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[5\] -fixed no 788 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[8\] -fixed no 801 172
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[11\] -fixed no 796 202
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 -fixed no 783 189
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[13\] -fixed no 745 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO\[0\] -fixed no 782 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[6\] -fixed no 711 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[7\] -fixed no 704 151
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_27 -fixed no 803 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i\[5\] -fixed no 740 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[5\] -fixed no 724 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[8\] -fixed no 811 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_55 -fixed no 784 153
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[11\] -fixed no 755 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2\[15\] -fixed no 776 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[3\] -fixed no 730 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[5\] -fixed no 812 184
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[4\] -fixed no 782 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[5\] -fixed no 708 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en_0_a2_0_0 -fixed no 745 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_RNO\[0\] -fixed no 785 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_0\[4\] -fixed no 672 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[2\] -fixed no 699 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO\[3\] -fixed no 789 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 755 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[4\] -fixed no 739 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[4\] -fixed no 737 175
set_location CommsFPGA_top_0/long_reset_cntr\[1\] -fixed no 620 190
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[2\] -fixed no 765 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg\[3\] -fixed no 702 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[1\] -fixed no 736 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[5\] -fixed no 786 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 836 184
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed no 772 93
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO\[1\] -fixed no 783 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[3\] -fixed no 747 163
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA -fixed no 450 108
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[9\] -fixed no 720 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en -fixed no 757 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg\[6\] -fixed no 699 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg\[5\] -fixed no 704 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC.un19_tx_dataen -fixed no 790 159
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst -fixed no 697 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[0\] -fixed no 697 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_RNIDSP31 -fixed no 740 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg\[2\] -fixed no 707 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[5\] -fixed no 721 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[4\] -fixed no 796 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_o2\[5\] -fixed no 740 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[14\] -fixed no 781 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[1\] -fixed no 770 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[13\] -fixed no 718 157
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[8\] -fixed no 772 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[7\] -fixed no 702 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_0_sqmuxa_0_a3_i -fixed no 703 159
set_location CommsFPGA_top_0/long_reset_set -fixed no 698 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[6\] -fixed no 750 163
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[13\] -fixed no 832 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en -fixed no 739 154
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNISMFV\[9\] -fixed no 771 93
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[13\] -fixed no 810 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1 -fixed no 780 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/T11.un4_fullilto10_i_a2_7 -fixed no 765 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_int_mask_reg_en_0_a2_0_a2 -fixed no 736 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_0_sqmuxa_i_o3_0_a2 -fixed no 688 162
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[1\] -fixed no 769 91
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_1_RNO -fixed no 823 201
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[9\] -fixed no 766 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[9\] -fixed no 753 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_UNDERRUN_INTR.un13_int_reg_clr_0_a2_0 -fixed no 744 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed no 792 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[7\] -fixed no 779 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[2\] -fixed no 708 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg\[6\] -fixed no 699 178
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[4\] -fixed no 736 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr_0_a2 -fixed no 749 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_3_0\[5\] -fixed no 706 153
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[5\] -fixed no 749 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[8\] -fixed no 813 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIM9VM\[3\] -fixed no 714 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_o2_RNIDF0U -fixed no 705 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[9\] -fixed no 764 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un25_read_reg_en_0_a2_0 -fixed no 765 180
set_location m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int -fixed no 767 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[7\] -fixed no 768 160
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[1\] -fixed no 758 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[3\] -fixed no 720 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[5\] -fixed no 797 181
set_location CommsFPGA_top_0/long_reset -fixed no 613 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[6\] -fixed no 797 169
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[2\] -fixed no 734 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[10\] -fixed no 697 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[9\] -fixed no 815 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12\[0\] -fixed no 735 180
set_location m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel -fixed no 786 201
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[3\] -fixed no 757 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i_ns\[6\] -fixed no 718 177
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[9\] -fixed no 777 91
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[2\] -fixed no 727 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[9\] -fixed no 802 172
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[3\] -fixed no 850 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[5\] -fixed no 711 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[2\] -fixed no 719 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E -fixed no 446 108
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[10\] -fixed no 862 202
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[7\] -fixed no 851 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m53_i_0_a2 -fixed no 822 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[7\] -fixed no 802 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[8\] -fixed no 798 175
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9 -fixed no 751 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg\[7\] -fixed no 697 178
set_location CommsFPGA_top_0/byte_clk_en -fixed no 787 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m1 -fixed no 784 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[6\] -fixed no 742 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d\[2\] -fixed no 673 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask_1 -fixed no 675 156
set_location m2s010_som_sb_0/CORECONFIGP_0/state_ns_0\[1\] -fixed no 802 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg\[6\] -fixed no 700 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_1\[5\] -fixed no 732 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg\[1\] -fixed no 717 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[7\] -fixed no 698 169
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[0\] -fixed no 819 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0\[1\] -fixed no 699 156
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[3\] -fixed no 728 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error -fixed no 704 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg\[5\] -fixed no 703 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[13\] -fixed no 805 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_0\[4\] -fixed no 779 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[8\] -fixed no 789 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed no 726 160
set_location m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel -fixed no 807 201
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed no 755 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_d1_NE_3 -fixed no 709 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_o2 -fixed no 699 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg\[0\] -fixed no 698 187
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base -fixed no 766 190
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[5\] -fixed no 841 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[12\] -fixed no 835 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed no 724 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[10\] -fixed no 754 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un10_tx_byte_cntr_0_a2_6 -fixed no 814 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_PreAmble_cntr_1_i_0_o2\[1\] -fixed no 788 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIR1VT\[1\] -fixed no 734 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[3\] -fixed no 801 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed no 738 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[4\] -fixed no 652 196
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[13\] -fixed no 833 201
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_5 -fixed no 753 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[0\] -fixed no 731 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg\[5\] -fixed no 702 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 760 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2\[9\] -fixed no 771 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en -fixed no 746 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[0\] -fixed no 747 165
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1 -fixed no 797 201
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[4\] -fixed no 820 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_d1_NE_2 -fixed no 698 147
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0 -fixed no 788 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0\[1\]/U0_RGB1 -fixed no 663 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en -fixed no 736 184
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[13\] -fixed no 829 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un12_manches_in_dly -fixed no 732 159
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[1\] -fixed no 733 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_am\[4\] -fixed no 736 180
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set -fixed no 784 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[4\] -fixed no 640 190
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a3 -fixed no 793 201
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[2\] -fixed no 828 201
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un4_re_i_8 -fixed no 761 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_2\[3\] -fixed no 791 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in\[0\] -fixed no 737 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[13\] -fixed no 785 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[1\] -fixed no 746 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[4\] -fixed no 702 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en_RNI81M61 -fixed no 708 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_63 -fixed no 787 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_61 -fixed no 822 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[9\] -fixed no 657 196
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_0_a2\[7\] -fixed no 722 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[0\] -fixed no 812 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/overflow_r -fixed no 756 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[2\] -fixed no 801 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[11\] -fixed no 756 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[8\] -fixed no 693 160
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[3\] -fixed no 759 189
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[11\] -fixed no 807 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[13\] -fixed no 828 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[5\] -fixed no 786 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[8\] -fixed no 758 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 760 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare\[4\] -fixed no 700 148
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core -fixed no 749 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[0\] -fixed no 799 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[7\] -fixed no 823 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC.un15_rst_0 -fixed no 694 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[0\] -fixed no 769 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI93CJ\[3\] -fixed no 710 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[9\] -fixed no 719 157
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNI3B611\[1\] -fixed no 770 93
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_2\[11\] -fixed no 779 183
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un2_debounce_in -fixed no 766 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[7\] -fixed no 734 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[0\] -fixed no 806 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[3\] -fixed no 819 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un21_apb3_addr -fixed no 758 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_3 -fixed no 711 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[10\] -fixed no 782 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[1\] -fixed no 794 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed no 784 90
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT -fixed no 745 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[2\] -fixed no 772 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_0\[3\] -fixed no 768 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[1\] -fixed no 756 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg\[0\] -fixed no 702 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed no 839 184
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[3\] -fixed no 850 201
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed no 770 141
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[11\] -fixed no 782 142
set_location m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base -fixed no 781 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO\[2\] -fixed no 738 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1 -fixed no 790 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/fulli -fixed no 764 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_3_RNI1QPI -fixed no 729 159
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_state -fixed no 781 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[0\] -fixed no 777 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[9\] -fixed no 800 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un1_we_p_0_a2_0 -fixed no 737 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[7\] -fixed no 725 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_RNO\[4\] -fixed no 743 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[0\] -fixed no 763 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[11\] -fixed no 807 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_34 -fixed no 787 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0\[6\] -fixed no 737 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un4_we_i_7 -fixed no 787 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC.isampler_clk1x_en_1_0_a2 -fixed no 673 162
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[9\] -fixed no 827 201
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[11\] -fixed no 767 163
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_1 -fixed no 822 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en_0 -fixed no 741 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed no 786 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[10\] -fixed no 802 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[9\] -fixed no 832 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[3\] -fixed no 768 165
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNI48RR\[0\] -fixed no 772 144
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0\[1\] -fixed no 774 91
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 788 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[3\] -fixed no 814 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[2\] -fixed no 687 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un37_apb3_addr_0_a2 -fixed no 752 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m35 -fixed no 791 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed no 732 160
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[8\] -fixed no 846 202
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0\[1\] -fixed no 822 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed no 790 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR.un15_apb3_reset_rs_RNIQI861 -fixed no 720 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1.N_315_i_i -fixed no 680 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_maskce -fixed no 679 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr\[2\] -fixed no 675 160
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[5\] -fixed no 845 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un15_tx_byte_cntr_0_a5 -fixed no 821 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[1\] -fixed no 684 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[8\] -fixed no 717 157
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/SYNC2_APB3_CLK_PROC.RX_FIFO_RST_1 -fixed no 700 168
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1 -fixed no 663 189
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[3\] -fixed no 860 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[5\] -fixed no 702 172
set_location CommsFPGA_top_0/long_reset_cntr\[5\] -fixed no 612 187
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[8\] -fixed no 842 202
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_26 -fixed no 814 201
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr\[1\] -fixed no 679 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2\[8\] -fixed no 718 156
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_0_sqmuxa_0_a3_i_RNIST29 -fixed no 697 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line -fixed no 733 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[1\] -fixed no 703 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_0\[6\] -fixed no 769 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[5\] -fixed no 697 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[5\] -fixed no 783 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNIEEKQ -fixed no 768 144
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_set -fixed no 720 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[1\] -fixed no 717 160
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2 -fixed no 760 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen -fixed no 706 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[10\] -fixed no 766 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI4MQI\[5\] -fixed no 743 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[7\] -fixed no 751 163
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[8\] -fixed no 740 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[4\] -fixed no 797 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed no 834 153
set_location CFG0_GND_INST -fixed no 698 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 781 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO\[3\] -fixed no 715 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg\[7\] -fixed no 701 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[1\] -fixed no 817 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un4_we_i_0 -fixed no 790 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO\[2\] -fixed no 678 156
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[0\] -fixed no 696 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d\[0\] -fixed no 775 163
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0\[0\] -fixed no 775 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed no 738 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_3 -fixed no 728 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[4\] -fixed no 701 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_a5 -fixed no 781 159
set_location CommsFPGA_top_0/long_reset_cntr\[4\] -fixed no 616 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_4\[2\] -fixed no 724 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed no 829 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_1_sqmuxa_1_0_a3_0_a2 -fixed no 733 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_58 -fixed no 823 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end -fixed no 686 163
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[3\] -fixed no 847 201
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc -fixed no 747 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition -fixed no 681 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg\[4\] -fixed no 699 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_rs -fixed no 684 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX\[1\] -fixed no 722 148
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[6\] -fixed no 786 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2\[0\] -fixed no 777 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg\[5\] -fixed no 698 178
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[8\] -fixed no 854 202
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out -fixed no 835 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[1\] -fixed no 709 157
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[12\] -fixed no 816 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[1\] -fixed no 697 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 760 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1\[6\] -fixed no 714 189
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_0 -fixed no 817 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[3\] -fixed no 705 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[3\] -fixed no 808 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 823 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[13\] -fixed no 805 181
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[0\] -fixed no 749 187
set_location CommsFPGA_top_0/long_reset_cntr\[0\] -fixed no 614 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.iTX_FIFO_rd_en_5_iv_RNO_0 -fixed no 820 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[0\] -fixed no 772 154
set_location CommsFPGA_top_0/rx_CRC_error_set -fixed no 740 172
set_location m2s010_som_sb_0/CORECONFIGP_0/psel -fixed no 801 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_2\[4\] -fixed no 786 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r_RNO\[0\] -fixed no 647 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg\[6\] -fixed no 707 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[1\] -fixed no 822 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[5\] -fixed no 706 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIJFNA_0 -fixed no 720 180
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[1\] -fixed no 762 171
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1 -fixed no 755 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/N_343_i -fixed no 719 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[2\] -fixed no 726 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[2\] -fixed no 650 196
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.PostAmble_cntr_9_i_o2\[2\] -fixed no 788 150
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5 -fixed no 451 108
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[8\] -fixed no 769 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[13\] -fixed no 806 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_PreAmble_cntr_1_i_0_o2_0\[0\] -fixed no 785 162
set_location CommsFPGA_top_0/long_reset_cntr_3\[2\] -fixed no 622 189
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel -fixed no 861 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2\[5\] -fixed no 714 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[4\] -fixed no 809 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML\[0\] -fixed no 685 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[1\] -fixed no 762 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg_en -fixed no 745 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[5\] -fixed no 796 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[0\] -fixed no 696 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[2\] -fixed no 712 156
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RE_d1 -fixed no 710 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[1\] -fixed no 783 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[6\] -fixed no 811 163
set_location CommsFPGA_top_0/N_480_rs_2 -fixed no 742 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[9\] -fixed no 781 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[11\] -fixed no 809 178
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[13\] -fixed no 833 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[0\] -fixed no 722 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIAH4K -fixed no 701 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 754 169
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[3\] -fixed no 774 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2\[1\] -fixed no 779 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[7\] -fixed no 734 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/HOLD_COL_PROC.un1_tx_collision_detect -fixed no 695 162
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0 -fixed no 797 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[7\] -fixed no 700 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1 -fixed no 791 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[5\] -fixed no 812 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un6_apb3_reset_rs -fixed no 709 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_i_m2\[7\] -fixed no 711 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_1 -fixed no 698 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[2\] -fixed no 800 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[2\] -fixed no 750 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[5\] -fixed no 709 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_2\[11\] -fixed no 781 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[13\] -fixed no 816 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNITIVE\[0\] -fixed no 739 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[3\] -fixed no 716 190
set_location CommsFPGA_top_0/long_reset_cntr_3\[1\] -fixed no 620 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_0 -fixed no 698 186
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed no 754 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_ns\[1\] -fixed no 711 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_10\[2\] -fixed no 717 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI5NQI\[6\] -fixed no 719 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[11\] -fixed no 711 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[3\] -fixed no 727 148
set_location CommsFPGA_top_0/long_reset_cntr_3\[3\] -fixed no 615 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg\[4\] -fixed no 697 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_bm\[4\] -fixed no 717 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_4 -fixed no 702 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[8\] -fixed no 707 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[6\] -fixed no 719 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1\[6\] -fixed no 709 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_2\[7\] -fixed no 771 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[1\] -fixed no 703 151
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[2\] -fixed no 762 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_0\[3\] -fixed no 717 177
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[15\] -fixed no 792 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_1_1\[3\] -fixed no 696 153
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[15\] -fixed no 784 201
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[12\] -fixed no 806 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO\[2\] -fixed no 784 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_2\[8\] -fixed no 791 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[9\] -fixed no 705 156
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 824 178
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[16\] -fixed no 785 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9\[6\] -fixed no 725 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg\[0\] -fixed no 703 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR.un6_apb3_reset -fixed no 724 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[8\] -fixed no 758 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_1 -fixed no 747 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[1\] -fixed no 799 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_iRX_EarlyTerm_1_sqmuxa_1_0_0_a2_0 -fixed no 698 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[3\] -fixed no 796 172
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2 -fixed no 796 201
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0 -fixed no 802 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[1\] -fixed no 803 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en_RNI1H422 -fixed no 747 180
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[0\] -fixed no 768 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0\[1\] -fixed no 715 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[7\] -fixed no 711 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[7\] -fixed no 784 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_4\[0\] -fixed no 768 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en -fixed no 780 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un4_we_i_9 -fixed no 788 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[11\] -fixed no 804 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un41_apb3_addr_0_a2 -fixed no 755 180
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[3\] -fixed no 651 196
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[0\] -fixed no 720 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[0\] -fixed no 805 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[0\] -fixed no 721 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/CLOCK_ADJUST_PROC.un16_clk1x_enable -fixed no 674 165
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[11\] -fixed no 790 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[3\] -fixed no 775 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1\[4\] -fixed no 742 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg\[6\] -fixed no 705 184
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI6PPM\[14\] -fixed no 839 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[6\] -fixed no 774 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed no 763 163
set_location m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1 -fixed no 765 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed no 761 169
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[11\] -fixed no 743 187
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed no 839 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIUBH3\[3\] -fixed no 697 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/apb3_rd_en_i_i_a2 -fixed no 715 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int -fixed no 727 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[1\] -fixed no 733 169
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[2\] -fixed no 773 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[3\] -fixed no 731 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[8\] -fixed no 780 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[6\] -fixed no 798 181
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[14\] -fixed no 785 142
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[2\] -fixed no 758 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[5\] -fixed no 699 148
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[10\] -fixed no 838 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un1_apb3_addr -fixed no 750 183
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\] -fixed no 753 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[10\] -fixed no 826 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[4\] -fixed no 791 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[5\] -fixed no 788 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[2\] -fixed no 785 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[6\] -fixed no 839 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13_i_o2\[8\] -fixed no 704 147
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed no 760 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_5\[2\] -fixed no 713 180
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[4\] -fixed no 782 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[0\] -fixed no 798 168
set_location CoreAPB3_0/iPSELS_raw_1\[0\] -fixed no 855 150
set_location CommsFPGA_top_0/long_reset_cntr_3\[0\] -fixed no 614 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_2\[10\] -fixed no 771 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[4\] -fixed no 701 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[10\] -fixed no 803 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[2\] -fixed no 678 157
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_384_i -fixed no 714 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg_en -fixed no 747 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[4\] -fixed no 723 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[6\] -fixed no 709 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[11\] -fixed no 696 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[0\] -fixed no 716 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[12\] -fixed no 805 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[6\] -fixed no 696 156
set_location m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel -fixed no 817 201
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[10\] -fixed no 754 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.iTX_FIFO_rd_en_5_iv_RNO -fixed no 819 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare\[6\] -fixed no 716 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt_RNO -fixed no 685 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[7\] -fixed no 761 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[7\] -fixed no 750 151
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[9\] -fixed no 827 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[3\] -fixed no 795 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_5 -fixed no 739 171
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[1\] -fixed no 815 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[2\] -fixed no 749 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync\[2\] -fixed no 706 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_5\[3\] -fixed no 718 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0\[7\] -fixed no 707 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[11\] -fixed no 755 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR.un33_int_reg_clr_0 -fixed no 755 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 830 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[3\] -fixed no 708 156
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[10\] -fixed no 759 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX\[6\] -fixed no 719 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en -fixed no 826 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[2\] -fixed no 774 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0 -fixed no 825 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[1\] -fixed no 783 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[8\] -fixed no 709 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i -fixed no 674 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO\[0\] -fixed no 680 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI4O78 -fixed no 722 180
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[12\] -fixed no 849 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[2\] -fixed no 721 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int_RNIB94L -fixed no 748 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_o2 -fixed no 699 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[11\] -fixed no 724 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[3\] -fixed no 814 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_3 -fixed no 712 186
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[12\] -fixed no 821 201
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 823 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[7\] -fixed no 802 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[6\] -fixed no 756 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[11\] -fixed no 781 184
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[6\] -fixed no 855 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC.un16_irx_center_sample_0_a2 -fixed no 678 162
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 784 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIHSDM\[5\] -fixed no 739 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[4\] -fixed no 712 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR.un15_apb3_reset -fixed no 728 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[4\] -fixed no 710 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[0\] -fixed no 763 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_3\[7\] -fixed no 770 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[9\] -fixed no 705 157
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[9\] -fixed no 706 148
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[2\] -fixed no 785 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 762 159
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m15_e_8 -fixed no 786 153
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[13\] -fixed no 790 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[9\] -fixed no 684 163
set_location m2s010_som_sb_0/CCC_0/GL0_INST -fixed no 435 108
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_3\[1\] -fixed no 770 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed no 736 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[4\] -fixed no 810 183
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[6\] -fixed no 818 202
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[4\] -fixed no 858 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_0 -fixed no 706 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[7\] -fixed no 713 190
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 761 160
set_location m2s010_som_sb_0/CORECONFIGP_0/pwrite -fixed no 852 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un25_read_reg_en_0 -fixed no 750 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un25_read_reg_en_0_4 -fixed no 760 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg\[2\] -fixed no 701 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwe -fixed no 754 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1\[0\] -fixed no 696 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_4 -fixed no 718 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[1\] -fixed no 779 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM.irx_packet_end_all_4_0_a4_0_a2 -fixed no 681 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[6\] -fixed no 756 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 807 178
set_location CommsFPGA_top_0/N_480_rs_3 -fixed no 684 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[4\] -fixed no 726 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[6\] -fixed no 711 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[3\] -fixed no 700 172
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[13\] -fixed no 832 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_2_RNIJ5S61 -fixed no 818 165
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[12\] -fixed no 849 201
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[1\] -fixed no 824 202
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[3\] -fixed no 639 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_57 -fixed no 791 162
set_location m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel -fixed no 811 201
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1 -fixed no 762 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[10\] -fixed no 715 157
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[1\] -fixed no 772 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed no 736 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[2\] -fixed no 758 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[4\] -fixed no 787 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_3 -fixed no 714 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[0\] -fixed no 707 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg\[2\] -fixed no 713 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 811 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2_i_m2\[7\] -fixed no 708 183
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[1\] -fixed no 746 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[7\] -fixed no 757 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[4\] -fixed no 701 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[10\] -fixed no 808 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed no 721 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_i_m2_1\[7\] -fixed no 713 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[0\] -fixed no 787 154
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/empty_r -fixed no 749 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[2\] -fixed no 781 178
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[8\] -fixed no 824 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[6\] -fixed no 781 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1.N_352_i_i -fixed no 678 165
set_location CommsFPGA_CCC_0/GL0_INST -fixed no 438 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr_0_a2_0 -fixed no 748 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[0\] -fixed no 647 190
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[2\] -fixed no 783 171
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[13\] -fixed no 781 91
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_0_i_0_o2\[0\] -fixed no 674 156
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\] -fixed no 803 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[1\] -fixed no 699 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI2EAL\[8\] -fixed no 701 162
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[9\] -fixed no 780 142
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[8\] -fixed no 843 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10\[6\] -fixed no 710 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[5\] -fixed no 690 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[2\] -fixed no 800 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed no 807 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_a2_0_0 -fixed no 703 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_447_i -fixed no 682 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en -fixed no 700 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[4\] -fixed no 751 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[15\] -fixed no 776 166
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1 -fixed no 787 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML\[1\] -fixed no 684 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[4\] -fixed no 787 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr\[2\] -fixed no 672 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_2\[3\] -fixed no 729 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[9\] -fixed no 765 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[7\] -fixed no 710 156
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[13\] -fixed no 803 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC.un1_RX_packet_depthlto7_4 -fixed no 705 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_0_0\[5\] -fixed no 700 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg\[7\] -fixed no 699 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_7_i_a3_i_o2 -fixed no 699 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[5\] -fixed no 697 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r_RNO\[0\] -fixed no 635 189
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNI99AG2\[12\] -fixed no 837 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg\[0\] -fixed no 712 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg\[4\] -fixed no 706 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un1_RX_FIFO_wr_en_d -fixed no 715 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1\[3\] -fixed no 714 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un13_apb3_addr_0_a2 -fixed no 754 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.iTX_FIFO_rd_en_5_iv_0 -fixed no 786 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0_a2 -fixed no 701 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end_RNO -fixed no 686 162
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[3\] -fixed no 847 202
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 757 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data -fixed no 680 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[7\] -fixed no 703 156
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO -fixed no 794 201
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[11\] -fixed no 779 184
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[15\] -fixed no 784 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_60 -fixed no 827 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[10\] -fixed no 793 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[9\] -fixed no 780 184
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_RNO\[0\] -fixed no 749 186
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[2\] -fixed no 735 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\] -fixed no 763 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[0\] -fixed no 692 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_a2_3 -fixed no 827 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13\[6\] -fixed no 702 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1.N_327_i_i -fixed no 677 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_avail_int -fixed no 720 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg\[2\] -fixed no 717 181
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6 -fixed no 747 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[0\] -fixed no 782 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst -fixed no 689 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[1\] -fixed no 735 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed no 784 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[0\] -fixed no 696 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_2\[10\] -fixed no 786 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[4\] -fixed no 791 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 763 165
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_select -fixed no 783 190
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[1\] -fixed no 781 169
set_location CommsFPGA_top_0/N_386_i_set -fixed no 710 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse_d1 -fixed no 724 181
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[15\] -fixed no 781 201
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1 -fixed no 662 192
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed no 835 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg\[0\] -fixed no 711 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_3 -fixed no 716 180
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[11\] -fixed no 758 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[3\] -fixed no 704 160
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_tz\[5\] -fixed no 841 201
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[11\] -fixed no 790 201
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[2\] -fixed no 762 189
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 756 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[0\] -fixed no 788 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa -fixed no 708 174
set_location CommsFPGA_top_0/long_reset_RNIUA27 -fixed no 447 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_8\[2\] -fixed no 726 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 836 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[0\] -fixed no 751 169
set_location m2s010_som_sb_0/SPI_1_SS0_MX -fixed no 880 111
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 24 194
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 797 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un12_manches_in_dly_RNI59RM -fixed no 733 159
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[0\] -fixed no 793 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[2\] -fixed no 794 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen -fixed no 818 163
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNI2A611\[0\] -fixed no 769 93
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[1\] -fixed no 773 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[2\] -fixed no 784 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare\[0\] -fixed no 703 148
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[11\] -fixed no 791 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed no 734 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg_en -fixed no 753 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse -fixed no 782 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO\[4\] -fixed no 707 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 800 178
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[3\] -fixed no 790 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[7\] -fixed no 771 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_9\[2\] -fixed no 721 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[1\] -fixed no 720 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[2\] -fixed no 706 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 750 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[2\] -fixed no 748 151
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed no 836 153
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[0\] -fixed no 810 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_1 -fixed no 780 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status_RNO -fixed no 701 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[6\] -fixed no 797 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[1\] -fixed no 677 157
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_6 -fixed no 706 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[2\] -fixed no 795 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en -fixed no 733 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[12\] -fixed no 808 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 763 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 759 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/tx_col_detect_en -fixed no 737 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[3\] -fixed no 778 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_3 -fixed no 728 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[5\] -fixed no 760 171
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA -fixed no 452 108
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_0\[6\] -fixed no 743 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[2\] -fixed no 719 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[8\] -fixed no 784 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_0\[5\] -fixed no 777 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_RNID9FJ -fixed no 727 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn -fixed no 783 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 767 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[9\] -fixed no 815 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg\[1\] -fixed no 709 181
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[4\] -fixed no 758 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un25_apb3_addr_0_a2_0 -fixed no 748 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1\[4\] -fixed no 712 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[0\] -fixed no 691 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un26_tx_byte_cntr_a_4_cry_9_RNIP84Q -fixed no 813 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[3\] -fixed no 708 157
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2\[8\] -fixed no 769 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[2\] -fixed no 712 157
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[1\] -fixed no 683 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[8\] -fixed no 764 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data\[2\] -fixed no 776 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess -fixed no 703 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed no 804 178
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_0\[1\] -fixed no 805 201
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[4\] -fixed no 759 190
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[8\] -fixed no 800 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_8\[3\] -fixed no 698 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[6\] -fixed no 696 157
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 797 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_0_sqmuxa_i_x2 -fixed no 743 159
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX\[0\] -fixed no 705 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed no 830 184
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0_x -fixed no 798 201
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[14\] -fixed no 831 202
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[8\] -fixed no 842 201
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[9\] -fixed no 694 160
set_location CommsFPGA_top_0/N_480_rs_4 -fixed no 723 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en -fixed no 791 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[11\] -fixed no 810 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_ns\[4\] -fixed no 732 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x -fixed no 698 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0\[4\] -fixed no 712 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_RNO\[0\] -fixed no 722 183
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2 -fixed no 749 168
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[7\] -fixed no 840 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[2\] -fixed no 702 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg\[1\] -fixed no 715 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[1\] -fixed no 727 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[6\] -fixed no 798 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un1_apb3_addr_3 -fixed no 746 183
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_0_1 -fixed no 813 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13 -fixed no 749 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 794 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed no 816 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO\[0\] -fixed no 676 156
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0\[1\] -fixed no 698 156
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 831 171
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[6\] -fixed no 825 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[1\] -fixed no 789 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[7\] -fixed no 812 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m5_5 -fixed no 806 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg\[0\] -fixed no 682 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int -fixed no 729 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_1\[0\] -fixed no 711 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[6\] -fixed no 691 166
set_location CommsFPGA_top_0/long_reset_cntr\[7\] -fixed no 619 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2\[0\] -fixed no 718 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un12_manches_in_dly_4 -fixed no 734 159
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[14\] -fixed no 831 201
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIR6AL -fixed no 682 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg\[5\] -fixed no 696 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed no 745 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[4\] -fixed no 712 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[8\] -fixed no 699 157
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[6\] -fixed no 721 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_a2_d\[5\] -fixed no 705 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m2_1_1\[0\] -fixed no 774 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 746 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 820 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[2\] -fixed no 691 157
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset -fixed no 691 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1\[5\] -fixed no 697 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[7\] -fixed no 784 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg\[4\] -fixed no 697 187
set_location CommsFPGA_top_0/long_reset_RNO -fixed no 613 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_6\[3\] -fixed no 720 177
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[0\] -fixed no 764 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3CB2\[1\] -fixed no 698 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ -fixed no 702 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[1\] -fixed no 715 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[8\] -fixed no 825 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 794 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[5\] -fixed no 714 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[4\] -fixed no 732 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[5\] -fixed no 704 157
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[7\] -fixed no 739 187
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[10\] -fixed no 829 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[8\] -fixed no 726 163
set_location CommsFPGA_top_0/N_480_set -fixed no 771 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 741 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed no 819 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 798 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[4\] -fixed no 814 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg\[3\] -fixed no 700 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM.un1_rx_fifo_din_0_a2_1 -fixed no 702 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 830 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[10\] -fixed no 809 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[5\] -fixed no 765 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO\[2\] -fixed no 672 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status -fixed no 701 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_0\[1\] -fixed no 771 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[3\] -fixed no 744 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[7\] -fixed no 807 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[10\] -fixed no 834 171
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI8MN31\[14\] -fixed no 790 90
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_3 -fixed no 713 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns\[2\] -fixed no 691 156
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_1\[3\] -fixed no 773 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[11\] -fixed no 827 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 807 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[9\] -fixed no 706 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[4\] -fixed no 754 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[9\] -fixed no 801 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[12\] -fixed no 784 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_1\[1\] -fixed no 719 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_3\[5\] -fixed no 784 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[5\] -fixed no 789 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO\[1\] -fixed no 677 156
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync\[1\] -fixed no 707 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2\[1\] -fixed no 709 156
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_2\[5\] -fixed no 774 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_RNO\[0\] -fixed no 812 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/Q_i_m2\[8\] -fixed no 709 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_0\[5\] -fixed no 735 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIVKVE\[2\] -fixed no 737 180
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/T11.un4_fullilto10_i_a2_8 -fixed no 767 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[10\] -fixed no 787 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg\[3\] -fixed no 714 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[4\] -fixed no 776 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[3\] -fixed no 811 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_13_set -fixed no 742 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_9 -fixed no 792 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[12\] -fixed no 829 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_0\[2\] -fixed no 772 162
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed no 788 90
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_OVERFLOW_int -fixed no 743 175
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7 -fixed no 746 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg\[0\] -fixed no 704 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\] -fixed no 777 145
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[7\] -fixed no 800 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[9\] -fixed no 814 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en -fixed no 744 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_1\[2\] -fixed no 742 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[11\] -fixed no 806 178
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base -fixed no 757 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[2\] -fixed no 746 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 833 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg\[6\] -fixed no 706 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[13\] -fixed no 808 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_d1_NE_0 -fixed no 703 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[5\] -fixed no 810 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_4 -fixed no 715 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_am\[1\] -fixed no 709 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[7\] -fixed no 783 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM.clk1x_enable_6_0_0_o2 -fixed no 687 156
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[9\] -fixed no 778 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all_RNIB6KE -fixed no 673 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[2\] -fixed no 713 160
set_location CommsFPGA_top_0/BIT_CLK_RNO -fixed no 782 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[6\] -fixed no 699 154
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 761 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_2\[7\] -fixed no 775 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_10\[3\] -fixed no 714 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[13\] -fixed no 834 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un4_clk1x_enable -fixed no 681 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/REN_d1 -fixed no 723 181
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 793 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[7\] -fixed no 717 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0\[6\] -fixed no 709 183
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0\[0\] -fixed no 772 91
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO\[9\] -fixed no 684 162
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0_RNO\[0\] -fixed no 819 201
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_14_0_0 -fixed no 698 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_1\[5\] -fixed no 771 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_1\[3\] -fixed no 716 186
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[10\] -fixed no 767 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[0\] -fixed no 733 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0\[1\] -fixed no 440 108
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[2\] -fixed no 677 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1.SUM_0_x2\[0\] -fixed no 679 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[0\] -fixed no 782 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[10\] -fixed no 695 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[5\] -fixed no 796 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0\[0\] -fixed no 820 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[7\] -fixed no 698 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_2\[5\] -fixed no 789 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg\[1\] -fixed no 708 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[0\] -fixed no 731 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync\[0\] -fixed no 696 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[12\] -fixed no 789 142
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[9\] -fixed no 753 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 793 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[3\] -fixed no 701 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[7\] -fixed no 692 160
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[7\] -fixed no 775 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_address_low4_reg_en_0_a2_0 -fixed no 732 183
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8 -fixed no 750 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[0\] -fixed no 798 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed no 725 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed no 732 169
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3\[6\] -fixed no 761 189
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[7\] -fixed no 844 202
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[12\] -fixed no 821 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un17_apb3_addr_0_a2 -fixed no 751 183
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[13\] -fixed no 839 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_7 -fixed no 707 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0\[3\] -fixed no 684 156
set_location CommsFPGA_top_0/ClkDivider\[1\] -fixed no 788 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[0\] -fixed no 696 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[9\] -fixed no 832 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIA8LS -fixed no 813 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD -fixed no 436 108
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_9 -fixed no 744 168
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 742 169
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[6\] -fixed no 738 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_12 -fixed no 751 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[1\] -fixed no 793 181
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[9\] -fixed no 826 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/full_r -fixed no 825 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_2\[6\] -fixed no 781 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int -fixed no 715 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_7 -fixed no 705 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX\[7\] -fixed no 712 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[6\] -fixed no 806 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[10\] -fixed no 658 196
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[16\] -fixed no 786 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[5\] -fixed no 796 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[12\] -fixed no 768 184
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI9NN31\[15\] -fixed no 785 90
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[6\] -fixed no 685 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNIJFNA -fixed no 721 180
set_location CommsFPGA_top_0/N_480_rs -fixed no 741 163
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0\[1\] -fixed no 778 142
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base -fixed no 756 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[0\] -fixed no 707 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[7\] -fixed no 703 157
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2\[0\] -fixed no 711 156
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[10\] -fixed no 757 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m35_i_0_a5_0 -fixed no 768 153
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0_RNO -fixed no 788 201
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q_RNO\[9\] -fixed no 719 156
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r\[10\] -fixed no 771 184
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_5 -fixed no 621 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0_RGB1 -fixed no 665 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[1\] -fixed no 781 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 820 177
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228 -fixed no 441 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[2\] -fixed no 719 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_o2\[4\] -fixed no 707 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un21_apb3_addr_2_0_0_a2_0_a2 -fixed no 747 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIK7VM\[1\] -fixed no 713 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr\[0\] -fixed no 683 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[6\] -fixed no 642 190
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIBKL01\[15\] -fixed no 789 141
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled -fixed no 752 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[4\] -fixed no 707 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_9 -fixed no 744 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_7 -fixed no 701 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 782 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[3\] -fixed no 759 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_2\[2\] -fixed no 774 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2\[0\] -fixed no 716 183
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[10\] -fixed no 742 187
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2 -fixed no 449 108
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[9\] -fixed no 817 202
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[0\] -fixed no 744 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[3\] -fixed no 710 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[11\] -fixed no 818 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust -fixed no 680 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_RNO\[0\] -fixed no 751 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_209_i -fixed no 713 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_1 -fixed no 698 177
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[14\] -fixed no 782 91
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7 -fixed no 453 108
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg\[7\] -fixed no 700 187
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[6\] -fixed no 781 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_2\[1\] -fixed no 773 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg\[4\] -fixed no 704 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[8\] -fixed no 752 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg\[2\] -fixed no 718 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[8\] -fixed no 791 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[11\] -fixed no 791 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg\[7\] -fixed no 705 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\] -fixed no 745 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s -fixed no 789 154
set_location CommsFPGA_top_0/N_480_rs_0 -fixed no 721 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIAJL01\[14\] -fixed no 791 141
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[7\] -fixed no 761 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[7\] -fixed no 762 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[10\] -fixed no 811 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[8\] -fixed no 789 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[10\] -fixed no 774 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[12\] -fixed no 810 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m5_4 -fixed no 835 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_2\[9\] -fixed no 778 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un1_read_reg_en_3 -fixed no 711 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[10\] -fixed no 781 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[3\] -fixed no 678 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[3\] -fixed no 715 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[4\] -fixed no 796 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_2 -fixed no 702 180
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[17\] -fixed no 780 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[7\] -fixed no 747 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1\[2\] -fixed no 715 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/PROCESSOR_EOP_READ_PROC.un53_apb3_addr_0_a2 -fixed no 697 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un4_we_i_8 -fixed no 783 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable -fixed no 674 163
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1 -fixed no 662 204
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[8\] -fixed no 764 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[6\] -fixed no 788 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[2\] -fixed no 822 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0\[4\] -fixed no 736 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[8\] -fixed no 838 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[5\] -fixed no 653 196
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[6\] -fixed no 654 196
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_4\[0\] -fixed no 787 90
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[3\] -fixed no 767 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/fulli_0_1 -fixed no 826 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI0L4J3 -fixed no 810 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg\[2\] -fixed no 702 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 748 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_58_1 -fixed no 818 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8\[7\] -fixed no 768 159
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc -fixed no 767 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_ReadFIFO_WR_STATE_15_0_a2 -fixed no 738 153
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 759 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_4\[0\] -fixed no 833 153
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 785 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[3\] -fixed no 727 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\] -fixed no 813 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[8\] -fixed no 831 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en -fixed no 740 184
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst -fixed no 738 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[3\] -fixed no 726 151
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[4\] -fixed no 749 165
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0\[1\] -fixed no 823 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[10\] -fixed no 815 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[0\] -fixed no 785 184
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1 -fixed no 663 192
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask -fixed no 675 157
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_62 -fixed no 790 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[8\] -fixed no 759 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_i_x2\[8\] -fixed no 717 156
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_d1_NE -fixed no 710 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample -fixed no 683 163
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1 -fixed no 662 195
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE_5 -fixed no 704 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[2\] -fixed no 801 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_0\[5\] -fixed no 735 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 809 175
set_location CommsFPGA_top_0/TX_collision_detect_set -fixed no 730 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_3\[4\] -fixed no 789 165
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[8\] -fixed no 776 91
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[5\] -fixed no 732 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[3\] -fixed no 795 184
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[12\] -fixed no 828 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un9_start_tx_fifo_s -fixed no 789 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM.un1_rx_fifo_din_0_a2_5 -fixed no 700 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/underflow_r -fixed no 758 172
set_location CommsFPGA_top_0/RX_FIFO_UNDERRUN_set -fixed no 725 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[0\] -fixed no 738 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[12\] -fixed no 835 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_address_low4_reg_en_0_a2 -fixed no 741 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[1\] -fixed no 799 169
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[11\] -fixed no 791 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI71CJ\[1\] -fixed no 708 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[4\] -fixed no 760 163
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNI0CHM\[0\] -fixed no 808 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[5\] -fixed no 704 156
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[7\] -fixed no 643 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_3 -fixed no 700 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[8\] -fixed no 701 157
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[2\] -fixed no 701 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_0_a2_0\[0\] -fixed no 683 162
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[2\] -fixed no 830 201
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1 -fixed no 765 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_3\[6\] -fixed no 780 165
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[2\] -fixed no 836 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[5\] -fixed no 700 151
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[14\] -fixed no 835 201
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[6\] -fixed no 762 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[10\] -fixed no 748 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un10_tx_byte_cntr_0_a2_5 -fixed no 812 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d\[1\] -fixed no 675 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0\[2\] -fixed no 702 153
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0\[0\] -fixed no 776 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC.un1_RX_FIFO_DIN_d1_NE_1 -fixed no 715 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt -fixed no 690 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[6\] -fixed no 691 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[2\] -fixed no 707 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[1\] -fixed no 685 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_7\[2\] -fixed no 701 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0 -fixed no 785 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1\[1\] -fixed no 743 171
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 782 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_bm\[1\] -fixed no 719 186
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNI59RR\[1\] -fixed no 771 144
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.iTX_FIFO_rd_en_5_iv -fixed no 826 162
set_location CommsFPGA_CCC_0/GL1_INST -fixed no 439 108
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0_x_RNIH9T41 -fixed no 800 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2 -fixed no 675 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[10\] -fixed no 766 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr\[3\] -fixed no 789 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_FIFO_UNDERRUN_int -fixed no 749 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare\[1\] -fixed no 704 148
set_location CommsFPGA_top_0/N_386_i_rs -fixed no 736 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_RNO -fixed no 689 162
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[9\] -fixed no 741 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[0\] -fixed no 635 190
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[5\] -fixed no 641 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[0\] -fixed no 711 157
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[9\] -fixed no 645 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[6\] -fixed no 788 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNIRLFV\[8\] -fixed no 778 93
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed no 739 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un26_tx_byte_cntr_a_4_cry_5_RNI96F55 -fixed no 811 165
set_location CommsFPGA_top_0/TX_FIFO_UNDERRUN_set -fixed no 755 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync_RNIOGPQ\[2\] -fixed no 706 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_RNO\[3\] -fixed no 673 156
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\] -fixed no 787 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[7\] -fixed no 723 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect -fixed no 710 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_4 -fixed no 706 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_2\[2\] -fixed no 719 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[5\] -fixed no 798 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[11\] -fixed no 779 91
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[7\] -fixed no 807 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[10\] -fixed no 815 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_iRX_EarlyTerm_1_sqmuxa_1_0_0 -fixed no 700 153
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[0\] -fixed no 765 169
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[10\] -fixed no 837 202
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable -fixed no 759 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[5\] -fixed no 796 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg_en -fixed no 754 187
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr -fixed no 748 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_1_i -fixed no 757 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[0\] -fixed no 787 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[1\] -fixed no 790 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed no 796 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_0\[7\] -fixed no 776 159
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[3\] -fixed no 827 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_1\[7\] -fixed no 731 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_ss0_0_o5 -fixed no 791 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[5\] -fixed no 760 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un4_re_i_7 -fixed no 776 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[3\] -fixed no 795 181
set_location CommsFPGA_top_0/ID_RES_DECODE_PROC.un4_id_res -fixed no 878 111
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed no 769 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[5\] -fixed no 740 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg\[7\] -fixed no 704 178
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/underflow_r -fixed no 722 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.PostAmble_cntr_9_i\[1\] -fixed no 783 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[12\] -fixed no 812 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[7\] -fixed no 783 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[11\] -fixed no 838 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un29_apb3_addr_0_a2 -fixed no 759 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM.clk1x_enable_6_0_0 -fixed no 674 162
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[3\] -fixed no 819 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr\[5\] -fixed no 777 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed no 723 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[0\] -fixed no 723 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[8\] -fixed no 707 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO_1\[5\] -fixed no 739 183
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed no 790 141
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[7\] -fixed no 844 201
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[6\] -fixed no 825 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable -fixed no 791 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_0_a2_RNO\[7\] -fixed no 708 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m36 -fixed no 758 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1 -fixed no 739 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[0\] -fixed no 759 160
set_location CommsFPGA_top_0/ClkDivider_RNO\[1\] -fixed no 788 159
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[7\] -fixed no 790 165
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1 -fixed no 663 204
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_2\[7\] -fixed no 782 183
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed no 789 90
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[2\] -fixed no 765 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[3\] -fixed no 705 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[7\] -fixed no 717 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[15\] -fixed no 713 157
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_35 -fixed no 789 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray_1\[11\] -fixed no 807 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_199_i_i_o2 -fixed no 674 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 734 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en_RNI2NKJ1 -fixed no 746 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3DOS1\[9\] -fixed no 677 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en_RNIG0JS -fixed no 710 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[2\] -fixed no 706 151
set_location CommsFPGA_top_0/ClkDivider\[0\] -fixed no 786 160
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0\[0\] -fixed no 821 154
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 795 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI7QPM\[15\] -fixed no 838 153
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[4\] -fixed no 760 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO\[10\] -fixed no 697 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_RNO\[4\] -fixed no 677 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[11\] -fixed no 807 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out -fixed no 784 91
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg\[2\] -fixed no 710 181
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[1\] -fixed no 815 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line -fixed no 675 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[1\] -fixed no 735 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_3\[3\] -fixed no 782 165
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed no 788 141
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 664 204
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un4_re_i_0 -fixed no 770 183
set_location m2s010_som_sb_0/SPI_1_DI_MX -fixed no 882 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_0_sqmuxa_rs -fixed no 709 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13\[3\] -fixed no 705 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_7\[3\] -fixed no 723 177
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1 -fixed no 756 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[3\] -fixed no 687 157
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[3\] -fixed no 819 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[0\] -fixed no 793 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_i\[7\] -fixed no 734 177
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[0\] -fixed no 833 154
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m4_e -fixed no 812 201
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[12\] -fixed no 808 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un40_sm_advance_i_2 -fixed no 706 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg\[0\] -fixed no 722 187
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed no 791 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[0\] -fixed no 676 157
set_location CommsFPGA_top_0/N_480_rs_1 -fixed no 748 175
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[3\] -fixed no 744 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[3\] -fixed no 747 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[4\] -fixed no 780 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[8\] -fixed no 644 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[4\] -fixed no 787 166
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_29 -fixed no 792 201
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 736 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_a2_0_1\[3\] -fixed no 704 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[3\] -fixed no 706 156
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[5\] -fixed no 845 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8\[1\] -fixed no 770 162
set_location CommsFPGA_top_0/BIT_CLK -fixed no 782 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[1\] -fixed no 806 163
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[10\] -fixed no 778 91
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_0_a2_0_a2 -fixed no 710 174
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed no 785 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1_RNIKPES -fixed no 696 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0\[4\] -fixed no 705 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[10\] -fixed no 710 163
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT -fixed no 437 108
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[14\] -fixed no 834 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en -fixed no 733 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_4\[3\] -fixed no 710 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 833 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[0\] -fixed no 789 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare\[2\] -fixed no 708 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[7\] -fixed no 799 178
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[2\] -fixed no 818 154
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[5\] -fixed no 758 189
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2 -fixed no 822 202
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 815 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0\[9\] -fixed no 693 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[9\] -fixed no 764 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[9\] -fixed no 809 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un10_tx_byte_cntr_0_a5 -fixed no 817 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.un1_we_p -fixed no 756 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[1\] -fixed no 757 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[3\] -fixed no 688 160
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[7\] -fixed no 863 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_3 -fixed no 717 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_PreAmble_cntr_1_i_0_a5_0\[1\] -fixed no 790 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m53_i_0_a2_0 -fixed no 827 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_0 -fixed no 704 177
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 792 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[4\] -fixed no 794 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_6 -fixed no 704 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNIV7T01 -fixed no 709 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[10\] -fixed no 748 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_2\[12\] -fixed no 768 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[6\] -fixed no 718 159
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[7\] -fixed no 840 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[8\] -fixed no 795 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.PostAmble_cntr_9_i_a5\[0\] -fixed no 781 150
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[11\] -fixed no 809 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[6\] -fixed no 839 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg\[3\] -fixed no 721 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[2\] -fixed no 715 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE\[0\] -fixed no 672 163
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un3_debounce_in -fixed no 786 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg\[5\] -fixed no 697 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un10_read_reg_en_0_a2 -fixed no 719 174
set_location CommsFPGA_top_0/RX_FIFO_OVERFLOW_set -fixed no 720 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg_en_RNIUB1P2 -fixed no 737 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_1_0_a2\[5\] -fixed no 735 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[11\] -fixed no 816 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[0\] -fixed no 789 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_2\[5\] -fixed no 785 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare\[3\] -fixed no 713 148
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed no 737 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[2\] -fixed no 783 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr\[1\] -fixed no 681 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[6\] -fixed no 786 168
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[3\] -fixed no 861 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low1_reg_en_RNILKOE1 -fixed no 744 180
set_location CommsFPGA_top_0/TX_FIFO_OVERFLOW_set -fixed no 734 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[9\] -fixed no 773 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed no 837 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[2\] -fixed no 821 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr\[2\] -fixed no 784 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m5_5 -fixed no 836 171
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[6\] -fixed no 744 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed no 753 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC.un5_packet_avail_0_a2 -fixed no 673 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_3\[2\] -fixed no 705 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_i_x2\[8\] -fixed no 769 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[3\] -fixed no 767 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[7\] -fixed no 704 172
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[4\] -fixed no 789 202
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[8\] -fixed no 752 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[1\] -fixed no 699 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[6\] -fixed no 766 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1 -fixed no 782 169
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 739 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_36 -fixed no 784 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[8\] -fixed no 748 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[4\] -fixed no 712 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition -fixed no 676 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[7\] -fixed no 700 160
set_location CommsFPGA_top_0/ClkDivider_RNO\[2\] -fixed no 789 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[0\] -fixed no 679 166
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 764 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[4\] -fixed no 710 159
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base -fixed no 761 190
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[5\] -fixed no 848 202
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[4\] -fixed no 741 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 789 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un1_apb3_addr_0 -fixed no 745 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[4\] -fixed no 689 160
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in -fixed no 756 90
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13\[5\] -fixed no 700 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un41_apb3_addr_0_a2_0 -fixed no 753 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_UNDERRUN_INTR.un13_int_reg_clr_0_a2 -fixed no 746 177
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[15\] -fixed no 800 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision -fixed no 678 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[6\] -fixed no 746 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO\[0\] -fixed no 683 159
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed no 785 91
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[13\] -fixed no 827 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare\[7\] -fixed no 711 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m59_i_o2 -fixed no 780 150
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[10\] -fixed no 646 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[5\] -fixed no 740 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WRITE_PROC.un15_rst -fixed no 692 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un4_re_i_9 -fixed no 769 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/NRZ_DATA_PROC.iNRZ_data_1_0_x2 -fixed no 680 162
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PSEL_0 -fixed no 795 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/INT_0 -fixed no 723 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all -fixed no 679 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 760 159
set_location CommsFPGA_top_0/SAMPLE_5MHZ_EN_PROC.byte_clk_en_1 -fixed no 787 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3\[1\] -fixed no 729 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[9\] -fixed no 809 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[6\] -fixed no 725 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[1\] -fixed no 733 163
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[2\] -fixed no 806 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int -fixed no 724 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI4O78_0 -fixed no 723 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed no 737 160
set_location m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa_0_a3 -fixed no 765 189
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[1\] -fixed no 817 154
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out -fixed no 769 142
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1 -fixed no 763 190
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[12\] -fixed no 808 172
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[4\] -fixed no 757 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high3_reg\[4\] -fixed no 696 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_10_i_m2\[5\] -fixed no 715 183
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNI1DHM\[1\] -fixed no 806 153
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[4\] -fixed no 820 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un38_sm_advance_i_NE_0 -fixed no 705 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2\[2\] -fixed no 772 165
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIPP7Q\[8\] -fixed no 805 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8\[2\] -fixed no 776 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int -fixed no 721 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_1\[6\] -fixed no 772 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 743 169
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[12\] -fixed no 744 187
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[4\] -fixed no 794 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0\[4\] -fixed no 734 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[1\] -fixed no 728 151
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r\[1\] -fixed no 637 190
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[1\] -fixed no 780 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[10\] -fixed no 793 168
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 859 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/CoreAPB3_0_APBmslave0_PREADY_i_m_i -fixed no 753 165
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0\[1\] -fixed no 777 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[15\] -fixed no 786 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[9\] -fixed no 816 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_address_high1_reg_en_0_a2_0_a2 -fixed no 738 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un10_clk1x_enable -fixed no 676 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13\[4\] -fixed no 701 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un26_tx_byte_cntr_a_4_cry_7_RNI4K5R -fixed no 810 165
set_location m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base -fixed no 756 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un35_sm_advance_i_NE_1 -fixed no 703 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[6\] -fixed no 688 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[6\] -fixed no 745 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg\[4\] -fixed no 703 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[6\] -fixed no 719 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8\[6\] -fixed no 774 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[1\] -fixed no 793 184
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[5\] -fixed no 737 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[4\] -fixed no 787 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1\[1\] -fixed no 701 148
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1 -fixed no 756 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_m2\[0\] -fixed no 737 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_bin_sync2\[0\] -fixed no 740 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_syncCompare\[5\] -fixed no 702 148
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[11\] -fixed no 752 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length\[6\] -fixed no 702 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM.clk1x_enable_6_0_0_1 -fixed no 675 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[7\] -fixed no 710 157
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en_RNIFRQC2 -fixed no 743 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/overflow_r -fixed no 785 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr\[3\] -fixed no 673 157
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m51_i_0_a5_0 -fixed no 824 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_1\[1\] -fixed no 774 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_m2_0 -fixed no 784 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memraddr_r_2\[8\] -fixed no 772 183
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en -fixed no 673 160
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[5\] -fixed no 745 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error_0_sqmuxa_0_213_a2 -fixed no 704 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIJUDM\[7\] -fixed no 742 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[6\] -fixed no 697 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble -fixed no 781 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.iTX_FIFO_rd_en_5_iv_1_0_0_a5 -fixed no 787 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[10\] -fixed no 802 181
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[5\] -fixed no 761 175
set_location CommsFPGA_top_0/bd_reset -fixed no 784 189
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1 -fixed no 665 186
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[11\] -fixed no 767 175
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_1\[16\] -fixed no 787 201
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[1\] -fixed no 824 201
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed no 786 90
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[12\] -fixed no 730 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[10\] -fixed no 826 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_toClk16x_set -fixed no 708 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[3\] -fixed no 801 169
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[12\] -fixed no 780 91
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1\[1\] -fixed no 721 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg\[1\] -fixed no 709 187
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_clkdiv_1.SUM_0_o2\[1\] -fixed no 672 165
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1 -fixed no 748 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[3\] -fixed no 811 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2\[15\] -fixed no 713 156
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_2\[12\] -fixed no 784 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m15_e_6 -fixed no 769 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s -fixed no 788 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a4_0_a2_0_2\[3\] -fixed no 685 156
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt -fixed no 783 154
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[3\] -fixed no 735 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[4\] -fixed no 757 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray_1\[10\] -fixed no 756 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[13\] -fixed no 837 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high4_reg\[6\] -fixed no 700 184
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[2\] -fixed no 794 181
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m16_i_0_a5_0 -fixed no 785 153
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[8\] -fixed no 758 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT -fixed no 785 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed no 766 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIKRPL2\[12\] -fixed no 814 177
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[2\] -fixed no 715 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_4_0_0\[7\] -fixed no 741 177
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[2\] -fixed no 828 202
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/full_r -fixed no 764 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_OVERFLOW_INTR.un25_int_reg_clr -fixed no 722 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_59 -fixed no 780 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO\[9\] -fixed no 792 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[1\] -fixed no 699 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2\[4\] -fixed no 714 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[9\] -fixed no 761 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[8\] -fixed no 811 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[3\] -fixed no 725 163
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m11_0_a3_0_0 -fixed no 809 201
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 853 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg\[2\] -fixed no 706 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/L1.empty_r_3_0_a2_7 -fixed no 752 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR.un15_apb3_reset_rs -fixed no 730 175
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[10\] -fixed no 837 201
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[4\] -fixed no 748 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[6\] -fixed no 744 151
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[6\] -fixed no 823 202
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[11\] -fixed no 827 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[6\] -fixed no 703 172
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2_i -fixed no 801 201
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE\[7\] -fixed no 790 154
set_location m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa -fixed no 760 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO\[5\] -fixed no 733 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[12\] -fixed no 811 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_1\[0\] -fixed no 733 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_1\[7\] -fixed no 773 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r_2\[9\] -fixed no 780 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth\[1\] -fixed no 698 172
set_location m2s010_som_sb_0/FABOSC_0/I_XTLOSC -fixed no 28 194
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[2\] -fixed no 750 166
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[12\] -fixed no 806 180
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r\[8\] -fixed no 656 196
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8\[5\] -fixed no 770 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[9\] -fixed no 766 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr\[6\] -fixed no 799 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1\[7\] -fixed no 718 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr\[2\] -fixed no 807 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store\[13\] -fixed no 708 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.consumer_type_12\[8\] -fixed no 701 156
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[9\] -fixed no 833 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/empty_r -fixed no 810 178
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNITHNK\[8\] -fixed no 777 144
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en -fixed no 673 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1\[3\] -fixed no 729 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un25_read_reg_en_0_1 -fixed no 766 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[2\] -fixed no 738 181
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[1\] -fixed no 798 202
set_location CommsFPGA_top_0/rx_packet_complt_set -fixed no 721 169
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[14\] -fixed no 830 154
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_FIFO_OVERFLOW_INTR.un17_int_reg_clr -fixed no 741 174
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[3\] -fixed no 759 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_12_a2_3_0\[0\] -fixed no 738 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[7\] -fixed no 762 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[1\] -fixed no 703 169
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in -fixed no 762 138
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low2_reg\[1\] -fixed no 716 181
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[11\] -fixed no 803 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d\[5\] -fixed no 704 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_0_i_m2_1\[5\] -fixed no 708 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_Enable_RNO -fixed no 791 153
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 822 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[1\] -fixed no 686 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed no 766 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[6\] -fixed no 709 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNO -fixed no 696 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[4\] -fixed no 707 157
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[0\] -fixed no 747 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d\[6\] -fixed no 731 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[4\] -fixed no 817 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX\[3\] -fixed no 717 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr\[0\] -fixed no 685 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_1_1\[6\] -fixed no 727 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READ_FIFO_ENABLE_PROC.un45_apb3_addr_0_a2_0_a2 -fixed no 721 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0_.m15_e_7 -fixed no 770 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_56 -fixed no 790 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q_0_sqmuxa -fixed no 816 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNO_3\[3\] -fixed no 701 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg_en -fixed no 735 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr\[0\] -fixed no 680 160
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr\[6\] -fixed no 762 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s -fixed no 687 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg\[3\] -fixed no 698 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE\[0\] -fixed no 693 163
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_bin_sync2\[6\] -fixed no 795 175
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 787 178
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_1\[1\] -fixed no 808 201
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[15\] -fixed no 783 91
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[4\] -fixed no 789 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low4_reg\[1\] -fixed no 720 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[7\] -fixed no 757 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un10_tx_byte_cntr_0_a2_6_1 -fixed no 809 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high1_reg\[7\] -fixed no 696 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO\[1\] -fixed no 681 159
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa_a0 -fixed no 806 201
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_low3_reg\[3\] -fixed no 713 187
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr\[1\] -fixed no 745 163
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[12\] -fixed no 814 202
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s_0 -fixed no 687 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC.p2s_data_8_m3_1\[4\] -fixed no 775 159
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[9\] -fixed no 813 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC.un1_RX_packet_depthlto7_3 -fixed no 707 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[1\] -fixed no 719 190
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwaddr_r\[7\] -fixed no 783 184
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[1\] -fixed no 809 202
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR.un33_int_reg_clr -fixed no 751 177
set_location CommsFPGA_top_0/ClkDivider\[2\] -fixed no 789 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm -fixed no 694 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\] -fixed no 750 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_d1\[4\] -fixed no 698 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_sn_m4_0_a2_0_a2 -fixed no 741 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_gray\[10\] -fixed no 814 175
set_location CommsFPGA_top_0/long_reset_cntr\[6\] -fixed no 618 190
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m34 -fixed no 780 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT_RNI19ND -fixed no 873 15
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/L1.un1_we_p_0_a2 -fixed no 785 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP -fixed no 697 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en -fixed no 732 184
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_OVERFLOW_int_RNICNQK -fixed no 720 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_3 -fixed no 802 174
set_location CommsFPGA_top_0/long_reset_cntr_3\[5\] -fixed no 612 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d\[0\] -fixed no 672 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[8\] -fixed no 779 142
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[6\] -fixed no 714 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2\[0\] -fixed no 721 151
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1 -fixed no 666 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RDATA_r\[0\] -fixed no 711 190
set_location CommsFPGA_top_0/RX_FIFO_RST -fixed no 700 169
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed no 779 144
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ_0 -fixed no 434 108
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d\[1\] -fixed no 759 151
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 780 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed no 722 160
set_location m2s010_som_sb_0/SYSRESET_POR -fixed no 876 8
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2\[5\] -fixed no 783 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed no 828 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length\[8\] -fixed no 795 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type\[2\] -fixed no 697 157
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9 -fixed no 448 108
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIQQ7Q\[9\] -fixed no 804 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3\[4\] -fixed no 727 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[0\] -fixed no 737 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en -fixed no 765 187
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIUINK\[9\] -fixed no 787 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un32_sm_advance_i_NE_6 -fixed no 699 180
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr\[7\] -fixed no 799 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM.un1_rx_fifo_din_0_a2 -fixed no 688 156
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[9\] -fixed no 765 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed no 758 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_PostAmble -fixed no 785 154
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[0\] -fixed no 808 202
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q\[12\] -fixed no 786 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1\[0\] -fixed no 735 181
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[15\] -fixed no 781 202
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_bin_sync2\[5\] -fixed no 761 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 762 169
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray_1\[10\] -fixed no 808 183
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa -fixed no 804 201
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_bin_sync2\[0\] -fixed no 824 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNI1NVE\[4\] -fixed no 734 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_ADVANCE_PROC.un2_packet_avail_0_a2 -fixed no 676 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray_1\[5\] -fixed no 765 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_60_1 -fixed no 821 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un40_sm_advance_i_1 -fixed no 707 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_sync2RX\[4\] -fixed no 728 148
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_gray\[4\] -fixed no 810 184
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_RNO\[0\] -fixed no 745 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_RNIITDM\[6\] -fixed no 712 177
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2\[3\] -fixed no 790 168
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/memwe_0_a2 -fixed no 773 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m33_1 -fixed no 815 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en_RNIB6N21 -fixed no 742 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/re_pulse -fixed no 724 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/address_high2_reg_en_RNINGTG -fixed no 748 180
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[9\] -fixed no 758 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_gray\[4\] -fixed no 749 166
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1 -fixed no 667 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un29_sm_advance_i_NE -fixed no 707 180
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNICMQR -fixed no 791 90
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q\[5\] -fixed no 714 157
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1\[5\] -fixed no 702 163
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_gray\[10\] -fixed no 756 172
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C2 -fixed no 780 194
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C4 -fixed no 816 194
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3 -fixed no 672 194
set_location m2s010_som_sb_0/CCC_0/CCC_INST -fixed no 0 194
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 -fixed no 624 194
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0 -fixed no 744 194
set_location CommsFPGA_CCC_0/CCC_INST -fixed no 18 194
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1 -fixed no 708 194
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST -fixed no 780 206
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271 -fixed no 696 171
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memraddr_r_s_270 -fixed no 636 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\] -fixed no 735 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21\[9\] -fixed no 684 159
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rdiff_bus_cry_0 -fixed no 744 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2\[7\] -fixed no 771 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux\[4\] -fixed no 696 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\] -fixed no 720 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux\[7\] -fixed no 699 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0 -fixed no 720 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux\[4\] -fixed no 732 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un58_sm_advance_i_0_I_1 -fixed no 708 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM.un26_tx_byte_cntr_a_4_cry_0 -fixed no 792 165
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/rptr_s_268 -fixed no 756 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux\[0\] -fixed no 702 186
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/un1_memwaddr_r_s_1_276 -fixed no 792 183
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wptr_cry_cy\[0\] -fixed no 792 171
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rptr_s_266 -fixed no 792 180
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un1_sampler_clk1x_en_0_I_1 -fixed no 702 165
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/un1_memraddr_r_s_1_275 -fixed no 816 183
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wptr_s_267 -fixed no 744 162
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/wdiff_bus_cry_0 -fixed no 756 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux\[6\] -fixed no 699 183
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_277 -fixed no 612 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM.un67_sm_advance_i_cry_0 -fixed no 720 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux\[7\] -fixed no 696 177
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274 -fixed no 771 141
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/rdiff_bus_cry_0 -fixed no 792 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux\[0\] -fixed no 711 180
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272 -fixed no 816 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux\[1\] -fixed no 708 186
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux\[5\] -fixed no 696 183
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux\[6\] -fixed no 699 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0 -fixed no 708 150
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273 -fixed no 768 90
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwaddr_r_s_269 -fixed no 648 195
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux\[1\] -fixed no 708 180
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux\[5\] -fixed no 702 177
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265 -fixed no 732 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU\[0\] -fixed no 804 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux\[4\] -fixed no 696 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy\[0\] -fixed no 804 162
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31.U_corefifo_async/wdiff_bus_cry_0 -fixed no 816 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux\[1\] -fixed no 735 171
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 664 183
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 664 177
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB10 -fixed no 665 150
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB11 -fixed no 664 147
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 665 174
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 665 171
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 664 168
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 665 165
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 664 162
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 666 159
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 664 156
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 664 153
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB0 -fixed no 664 189
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1 -fixed no 663 186
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB10 -fixed no 662 144
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB11 -fixed no 663 141
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB12 -fixed no 663 90
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB2 -fixed no 664 174
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB3 -fixed no 664 171
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB4 -fixed no 663 168
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5 -fixed no 664 165
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6 -fixed no 663 162
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB7 -fixed no 664 159
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB8 -fixed no 663 153
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB9 -fixed no 664 150
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB0 -fixed no 663 183
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB1 -fixed no 663 180
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB2 -fixed no 663 177
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB3 -fixed no 663 174
set_location CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1_RGB4 -fixed no 663 171
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1_RGB0 -fixed no 665 189
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1_RGB1 -fixed no 666 174
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1_RGB2 -fixed no 666 171
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1_RGB3 -fixed no 665 168
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1_RGB4 -fixed no 666 165
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1_RGB5 -fixed no 665 162
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1_RGB6 -fixed no 667 159
set_location CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1_RGB7 -fixed no 663 144
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1_RGB0 -fixed no 667 183
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1_RGB1 -fixed no 666 180
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1_RGB2 -fixed no 666 177
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1_RGB3 -fixed no 668 174
set_location CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1_RGB4 -fixed no 668 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0_RGB1_RGB0 -fixed no 663 156
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0\[1\]/U0_RGB1_RGB0 -fixed no 663 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB0 -fixed no 662 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB1 -fixed no 662 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB10 -fixed no 662 147
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB11 -fixed no 662 141
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB12 -fixed no 662 90
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB2 -fixed no 662 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB3 -fixed no 662 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB4 -fixed no 662 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB5 -fixed no 662 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB6 -fixed no 662 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB7 -fixed no 662 156
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB8 -fixed no 662 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1_RGB9 -fixed no 662 150
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 664 201
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 663 195
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10 -fixed no 666 168
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11 -fixed no 667 165
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB12 -fixed no 666 162
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB13 -fixed no 668 159
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 664 192
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 667 189
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 664 186
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 665 183
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 664 180
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 665 177
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 667 174
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 667 171
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1_RGB0 -fixed no 662 186
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1_RGB1 -fixed no 662 183
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1_RGB0 -fixed no 668 183
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0 -fixed no 666 183
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1 -fixed no 665 180
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB0 -fixed no 662 201
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1_RGB0 -fixed no 663 201
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1_RGB1 -fixed no 666 189
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed no 792 179
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_1 -fixed no 804 179
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_0 -fixed no 792 182
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_266_CC_1 -fixed no 804 182
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_0 -fixed no 816 185
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memraddr_r_s_1_275_CC_1 -fixed no 828 185
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_0 -fixed no 792 185
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/un1_memwaddr_r_s_1_276_CC_1 -fixed no 804 185
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed no 816 173
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_1 -fixed no 828 173
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy\[0\]_CC_0 -fixed no 792 173
set_location CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry_cy\[0\]_CC_1 -fixed no 804 173
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_270_CC_0 -fixed no 636 191
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_269_CC_0 -fixed no 648 197
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed no 744 173
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_268_CC_0 -fixed no 756 176
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed no 756 164
set_location CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s_267_CC_0 -fixed no 744 164
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_0 -fixed no 720 161
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0 -fixed no 702 167
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_1 -fixed no 708 167
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un58_sm_advance_i_0_I_1_CC_0 -fixed no 708 155
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_0 -fixed no 720 155
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un67_sm_advance_i_cry_0_CC_1 -fixed no 732 155
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21\[9\]_CC_0 -fixed no 684 161
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21\[9\]_CC_1 -fixed no 696 161
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un56_sm_advance_i_cry_0_CC_0 -fixed no 708 152
set_location CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un65_sm_advance_i_cry_0_CC_0 -fixed no 720 152
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy\[0\]_CC_0 -fixed no 804 164
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy\[0\]_CC_1 -fixed no 816 164
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_0 -fixed no 735 161
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNIG6LU\[0\]_CC_0 -fixed no 804 167
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un26_tx_byte_cntr_a_4_cry_0_CC_0 -fixed no 792 167
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2\[7\]_CC_0 -fixed no 771 155
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2\[7\]_CC_1 -fixed no 780 155
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux\[1\]_CC_0 -fixed no 708 188
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux\[4\]_CC_0 -fixed no 696 188
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_0_0_wmux\[6\]_CC_0 -fixed no 699 185
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux\[0\]_CC_0 -fixed no 702 188
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_0_0_wmux\[5\]_CC_0 -fixed no 696 185
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_7_i_m2_i_m2_0_0_wmux\[7\]_CC_0 -fixed no 699 188
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux\[1\]_CC_0 -fixed no 708 182
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux\[4\]_CC_0 -fixed no 696 182
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_0_0_wmux\[6\]_CC_0 -fixed no 699 179
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux\[0\]_CC_0 -fixed no 711 182
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_0_0_wmux\[5\]_CC_0 -fixed no 702 179
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_8_i_m2_i_m2_0_0_wmux\[7\]_CC_0 -fixed no 696 179
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux\[1\]_CC_0 -fixed no 735 173
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_2_9_0_0_wmux\[4\]_CC_0 -fixed no 732 173
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_271_CC_0 -fixed no 696 173
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_0 -fixed no 816 155
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_272_CC_1 -fixed no 828 155
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_0 -fixed no 768 92
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_273_CC_1 -fixed no 780 92
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_0 -fixed no 771 143
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_274_CC_1 -fixed no 780 143
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_277_CC_0 -fixed no 612 191
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_0 -fixed no 732 188
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_265_CC_1 -fixed no 744 188
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\]_CFG1D_TEST -fixed no 743 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\]_CFG1D_TEST0 -fixed no 742 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\]_CFG1C_TEST -fixed no 734 168
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\]_CFG1C_TEST0 -fixed no 732 168
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\]_CFG1C_TEST1 -fixed no 738 168
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\]_CFG1C_TEST2 -fixed no 739 168
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\]_CFG1D_TEST -fixed no 731 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\]_CFG1C_TEST -fixed no 730 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\]_CFG1D_TEST0 -fixed no 729 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\]_CFG1D_TEST -fixed no 728 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\]_CFG1D_TEST0 -fixed no 727 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\]_CFG1A_TEST -fixed no 726 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\]_CFG1D_TEST -fixed no 725 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\]_CFG1D_TEST0 -fixed no 724 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\]_CFG1C_TEST -fixed no 723 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\]_CFG1D_TEST -fixed no 741 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\]_CFG1D_TEST0 -fixed no 740 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[8\]_CFG1A_TEST -fixed no 739 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\]_CFG1C_TEST -fixed no 762 168
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\]_CFG1C_TEST0 -fixed no 761 168
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\]_CFG1C_TEST1 -fixed no 760 168
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\]_CFG1C_TEST2 -fixed no 759 168
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[9\]_CFG1A_TEST -fixed no 758 168
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\]_CFG1D_TEST -fixed no 738 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\]_CFG1D_TEST0 -fixed no 737 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\]_CFG1A_TEST -fixed no 736 165
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\]_CFG1D_TEST -fixed no 776 144
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\]_CFG1D_TEST0 -fixed no 775 144
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\]_CFG1D_TEST1 -fixed no 774 144
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[7\]_CFG1A_TEST -fixed no 773 144
set_location mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1D_TEST -fixed no 779 150
set_location mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s_CFG1D_TEST0 -fixed no 778 150
set_location mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s_CFG1D_TEST -fixed no 777 150
set_location mdr_CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s_CFG1A_TEST -fixed no 776 150
set_location mdr_CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m14_0_0_CFG1D_TEST -fixed no 779 156
set_location mdr_CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r\[6\]_CFG1C_TEST -fixed no 779 168
