<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>ERRCRICR2</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ERRCRICR2, Critical Error Interrupt Configuration Register 2</h1><p>The ERRCRICR2 characteristics are:</p><h2>Purpose</h2><p>Interrupt configuration register.</p><h2>Configuration</h2><p>External register ERRCRICR2 bits [31:0]
            
                are architecturally mapped to
              External register <a href="ext-errirqcrn.html">ERRIRQCR5[63:32]
            </a>.
          </p><p></p><p>This register is present only
    when ARMv8.4-RAS is implemented.
      
    Otherwise, direct accesses to ERRCRICR2 are <span class="arm-defined-word">RES0</span>.</p><p>Present only if interrupt configuration registers use the recommended format. Otherwise, this register is <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2><p>ERRCRICR2 is a 32-bit register.</p><h2>Field descriptions</h2><p>The ERRCRICR2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#IRQEN_7">IRQEN</a></td><td class="lr" colspan="1"><a href="#NSMSI_6">NSMSI</a></td><td class="lr" colspan="2"><a href="#SH_5">SH</a></td><td class="lr" colspan="4"><a href="#MemAttr_3">MemAttr</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="0_31">
                Bits [31:8]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="IRQEN_7">IRQEN, bit [7]
              </h4><p>Message Signaled Interrupt enable.</p><p>Enables generation of message signaled interrupts.</p><table class="valuetable"><tr><th>IRQEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Message signaled interrupts are disabled.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Message signaled interrupts are enabled.</p></td></tr></table><p>If the component does not support disabling message signaled interrupts, this bit is <span class="arm-defined-word">RES0</span>.</p><p>The following resets apply:</p><ul><li><p>On <ins>an</ins><del>a</del> Error recovery reset, this field resets to <span class="binarynumber">0</span>.
</p></li><li><p>On a Cold reset, this field resets to <span class="binarynumber">0</span>.
</p></li></ul><h4 id="NSMSI_6">NSMSI, bit [6]
              </h4><p>Security attribute.</p><p>Defines the physical address space for message signaled interrupts.</p><table class="valuetable"><tr><th>NSMSI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Physical address space for message signaled interrupts is Secure.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Physical address space for message signaled interrupts is Non-secure.</p></td></tr></table><p>If the component prohibits Non-secure writes and does not support configuring the Security attribute, then the Security attribute for message signaled interrupts is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p><p>If the component allows Non-secure writes, then the Security attribute used for message signaled interrupts is Non-secure.</p><p>This bit is <span class="arm-defined-word">RES0</span> if any of the following are true:</p><ul><li><p>The component allows Non-secure writes.</p></li><li><p>The component does not support configuring the Security attribute.</p></li></ul><p>On a Cold reset, this field resets to an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p><h4 id="SH_5">SH, bits [5:4]
                  </h4><p>Shareability.</p><p>Defines the Shareability domain for message signaled interrupts.</p><table class="valuetable"><tr><th>SH</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Message signaled interrupts are in the Not shared Shareability domain.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>Message signaled interrupts are in the Outer Shareable Shareability domain.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Message signaled interrupts are in the Inner Shareable Shareability domain.</p></td></tr></table><p>If the component does not support configuring the Shareability domain, this field is <span class="arm-defined-word">RES0</span>, meaning the Shareability domain for message signaled interrupts is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p><p>The following resets apply:</p><ul><li><p>On <ins>an</ins><del>a</del> Error recovery reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="MemAttr_3">MemAttr, bits [3:0]
                  </h4><p>Memory type.</p><p>Defines the memory type for message signaled interrupts. The values which correspond to each memory type are:</p><table class="valuetable"><tr><th>MemAttr</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Device-nGnRnE.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>Device-nGnRE.</p></td></tr><tr><td class="bitfield">0b0010</td><td><p>Device-nGRE.</p></td></tr><tr><td class="bitfield">0b0011</td><td><p>Device-GRE.</p></td></tr><tr><td class="bitfield">0b0101</td><td><p>Outer Non-cacheable, Inner Non-cacheable.</p></td></tr><tr><td class="bitfield">0b0110</td><td><p>Outer Non-cacheable, Inner Write-Through Cacheable.</p></td></tr><tr><td class="bitfield">0b0111</td><td><p>Outer Non-cacheable, Inner Write-Back Cacheable.</p></td></tr><tr><td class="bitfield">0b1001</td><td><p>Outer Write-Through Cacheable, Inner Non-cacheable.</p></td></tr><tr><td class="bitfield">0b1010</td><td><p>Outer Write-Through Cacheable, Inner Write-Through Cacheable.</p></td></tr><tr><td class="bitfield">0b1011</td><td><p>Outer Write-Through Cacheable, Inner Write-Back Cacheable.</p></td></tr><tr><td class="bitfield">0b1101</td><td><p>Outer Write-Back Cacheable, Inner Non-cacheable.</p></td></tr><tr><td class="bitfield">0b1110</td><td><p>Outer Write-Back Cacheable, Inner Write-Through Cacheable.</p></td></tr><tr><td class="bitfield">0b1111</td><td><p>Outer Write-Back Cacheable, Inner Write-Back Cacheable.</p></td></tr></table><p>If the component does not support configuring the memory type, this field is <span class="arm-defined-word">RES0</span>, meaning the memory type used for message signaled interrupts is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p><div class="note"><span class="note-header">Note</span><p>This is the same format as the VMSAv8-64 stage 2 memory region attributes.</p></div><p>The following resets apply:</p><ul><li><p>On <ins>an</ins><del>a</del> Error recovery reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><div class="text_after_fields"></div><h2>Accessing the ERRCRICR2</h2><h4>ERRCRICR2 can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>RAS</td><td><span class="hexnumber">0xEAC</span></td><td>ERRCRICR2</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>