#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Nov  8 18:08:01 2025
# Process ID         : 32399
# Current directory  : /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work
# Command line       : vivado -source gen_synth_schematic.tcl
# Log file           : /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/vivado.log
# Journal file       : /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/vivado.jou
# Running On         : DESKTOP-KUORUP8
# Platform           : Ubuntu
# Operating System   : Ubuntu 20.04.6 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12400F
# CPU Frequency      : 2496.001 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 8245 MB
# Swap memory        : 2147 MB
# Total Virtual      : 10392 MB
# Available Virtual  : 8451 MB
#-----------------------------------------------------------
start_gui
source gen_synth_schematic.tcl
close_project
create_project project_1 /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1 -part xc7z010iclg225-1L
file mkdir /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new
close [ open /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v w ]
add_files /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sources_1/new/and_gate.v
update_compile_order -fileset sources_1
synth_design -top and_gate -part xc7z010iclg225-1L -lint 
file mkdir /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sim_1/new/and_gate_tb.v w ]
add_files -fileset sim_1 /home/sg/JSG-Verilog/0_Basic/1_Gate/0_buffer/1_Structural_Modeling/work/project_1/project_1.srcs/sim_1/new/and_gate_tb.v
update_compile_order -fileset sim_1
synth_design -top and_gate -part xc7z010iclg225-1L -lint 
update_compile_order -fileset sim_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
current_design rtl_1
current_design synth_1
current_design rtl_1
