ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_gd32f4xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemInit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	SystemInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	SystemInit:
  26              	.LFB116:
  27              		.file 1 "../../../support/device/gd32f4xx/src/system_gd32f4xx.c"
   1:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
   2:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \file  system_gd32f4xx.c
   3:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief CMSIS Cortex-M4 Device Peripheral Access Layer Source File for
   4:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****            GD32F4xx Device Series
   5:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
   6:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
   7:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /* Copyright (c) 2012 ARM LIMITED
   8:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
   9:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    All rights reserved.
  10:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    Redistribution and use in source and binary forms, with or without
  11:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    modification, are permitted provided that the following conditions are met:
  12:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    - Redistributions of source code must retain the above copyright
  13:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****      notice, this list of conditions and the following disclaimer.
  14:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    - Redistributions in binary form must reproduce the above copyright
  15:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****      notice, this list of conditions and the following disclaimer in the
  16:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****      documentation and/or other materials provided with the distribution.
  17:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****      to endorse or promote products derived from this software without
  19:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****      specific prior written permission.
  20:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    *
  21:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    POSSIBILITY OF SUCH DAMAGE.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 2


  32:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****    ---------------------------------------------------------------------------*/
  33:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
  34:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /* This file refers the CMSIS standard, some adjustments are made according to GigaDevice chips */
  35:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
  36:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #include "gd32f4xx.h"
  37:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
  38:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /* system frequency define */
  39:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #define __IRC16M          (IRC16M_VALUE)            /* internal 16 MHz RC oscillator frequency */
  40:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #define __HXTAL           (HXTAL_VALUE)             /* high speed crystal oscillator frequency */
  41:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #define __SYS_OSC_CLK     (__IRC16M)                /* main oscillator frequency */
  42:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
  43:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /* select a system clock by uncommenting the following line */
  44:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** //#define __SYSTEM_CLOCK_IRC16M                   (uint32_t)(__IRC16M)
  45:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** //#define __SYSTEM_CLOCK_HXTAL                    (uint32_t)(__HXTAL)
  46:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** //#define __SYSTEM_CLOCK_120M_PLL_IRC16M          (uint32_t)(120000000)
  47:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** //#define __SYSTEM_CLOCK_120M_PLL_8M_HXTAL        (uint32_t)(120000000)
  48:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** //#define __SYSTEM_CLOCK_120M_PLL_25M_HXTAL       (uint32_t)(120000000)
  49:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** //#define __SYSTEM_CLOCK_168M_PLL_IRC16M          (uint32_t)(168000000)
  50:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** //#define __SYSTEM_CLOCK_168M_PLL_8M_HXTAL        (uint32_t)(168000000)
  51:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** //#define __SYSTEM_CLOCK_168M_PLL_25M_HXTAL       (uint32_t)(168000000)
  52:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** //#define __SYSTEM_CLOCK_200M_PLL_IRC16M          (uint32_t)(200000000)
  53:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** //#define __SYSTEM_CLOCK_200M_PLL_8M_HXTAL        (uint32_t)(200000000)
  54:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #define __SYSTEM_CLOCK_200M_PLL_25M_HXTAL       (uint32_t)(200000000)
  55:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** //#define __SYSTEM_CLOCK_240M_PLL_IRC16M          (uint32_t)(240000000)
  56:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** //#define __SYSTEM_CLOCK_240M_PLL_8M_HXTAL        (uint32_t)(240000000)
  57:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** //#define __SYSTEM_CLOCK_240M_PLL_25M_HXTAL       (uint32_t)(240000000)
  58:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
  59:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #define RCU_MODIFY(__delay)     do{                                     \
  60:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                                     volatile uint32_t i;                \
  61:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                                     if(0 != __delay){                   \
  62:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                                         RCU_CFG0 |= RCU_AHB_CKSYS_DIV2; \
  63:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                                         for(i=0; i<__delay; i++){       \
  64:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                                         }                               \
  65:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                                         RCU_CFG0 |= RCU_AHB_CKSYS_DIV4; \
  66:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                                         for(i=0; i<__delay; i++){       \
  67:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                                         }                               \
  68:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                                     }                                   \
  69:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                                 }while(0)
  70:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
  71:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #define SEL_IRC16M      0x00U
  72:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #define SEL_HXTAL       0x01U
  73:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #define SEL_PLLP        0x02U
  74:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                         
  75:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /* set the system clock frequency and declare the system clock configuration function */
  76:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #ifdef __SYSTEM_CLOCK_IRC16M
  77:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_IRC16M;
  78:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_16m_irc16m(void);
  79:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_HXTAL)
  80:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_HXTAL;
  81:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_hxtal(void);
  82:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_120M_PLL_IRC16M)
  83:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_120M_PLL_IRC16M;
  84:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_120m_irc16m(void);
  85:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_120M_PLL_8M_HXTAL)
  86:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_120M_PLL_8M_HXTAL;
  87:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_120m_8m_hxtal(void);
  88:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_120M_PLL_25M_HXTAL)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 3


  89:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_120M_PLL_25M_HXTAL;
  90:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_120m_25m_hxtal(void);
  91:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_168M_PLL_IRC16M)
  92:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_168M_PLL_IRC16M;
  93:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_168m_irc16m(void);
  94:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_168M_PLL_8M_HXTAL)
  95:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_168M_PLL_8M_HXTAL;
  96:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_168m_8m_hxtal(void);
  97:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_168M_PLL_25M_HXTAL)
  98:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_168M_PLL_25M_HXTAL;
  99:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_168m_25m_hxtal(void);
 100:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_200M_PLL_IRC16M)
 101:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_200M_PLL_IRC16M;
 102:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_200m_irc16m(void);
 103:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_200M_PLL_8M_HXTAL)
 104:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_200M_PLL_8M_HXTAL;
 105:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_200m_8m_hxtal(void);
 106:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_200M_PLL_25M_HXTAL)
 107:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_200M_PLL_25M_HXTAL;
 108:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_200m_25m_hxtal(void);
 109:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_240M_PLL_IRC16M)
 110:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_240M_PLL_IRC16M;
 111:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_240m_irc16m(void);
 112:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_240M_PLL_8M_HXTAL)
 113:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_240M_PLL_8M_HXTAL;
 114:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_240m_8m_hxtal(void);
 115:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_240M_PLL_25M_HXTAL)
 116:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_240M_PLL_25M_HXTAL;
 117:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_240m_25m_hxtal(void);
 118:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 119:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #endif /* __SYSTEM_CLOCK_IRC16M */
 120:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 121:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /* configure the system clock */
 122:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_config(void);
 123:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 124:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
 125:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      setup the microcontroller system, initialize the system
 126:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
 127:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
 128:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
 129:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
 130:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** void SystemInit (void)
 131:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
  28              		.loc 1 131 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 132:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* FPU settings */
 133:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 134:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 135:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #endif
 136:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Reset the RCU clock configuration to the default reset state */
 137:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Set IRC16MEN bit */
 138:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_IRC16MEN;
  33              		.loc 1 138 5 view .LVU1
 131:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* FPU settings */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 4


  34              		.loc 1 131 1 is_stmt 0 view .LVU2
  35 0000 10B4     		push	{r4}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 4
  38              		.cfi_offset 4, -4
  39              		.loc 1 138 13 view .LVU3
  40 0002 574A     		ldr	r2, .L31
  41 0004 D2F80038 		ldr	r3, [r2, #2048]
  42 0008 43F00103 		orr	r3, r3, #1
 131:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* FPU settings */
  43              		.loc 1 131 1 view .LVU4
  44 000c 83B0     		sub	sp, sp, #12
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 16
  47              		.loc 1 138 13 view .LVU5
  48 000e C2F80038 		str	r3, [r2, #2048]
 139:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CTL & RCU_CTL_IRC16MSTB)){
  49              		.loc 1 139 5 is_stmt 1 view .LVU6
  50              	.L2:
 140:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
  51              		.loc 1 140 5 discriminator 1 view .LVU7
 139:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CTL & RCU_CTL_IRC16MSTB)){
  52              		.loc 1 139 10 discriminator 1 view .LVU8
 139:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CTL & RCU_CTL_IRC16MSTB)){
  53              		.loc 1 139 18 is_stmt 0 discriminator 1 view .LVU9
  54 0012 D2F80038 		ldr	r3, [r2, #2048]
 139:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CTL & RCU_CTL_IRC16MSTB)){
  55              		.loc 1 139 10 discriminator 1 view .LVU10
  56 0016 9907     		lsls	r1, r3, #30
  57 0018 FBD5     		bpl	.L2
 141:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_MODIFY(0x50);
  58              		.loc 1 141 5 is_stmt 1 discriminator 1 view .LVU11
  59              	.LBB10:
  60              		.loc 1 141 5 discriminator 1 view .LVU12
  61              		.loc 1 141 5 discriminator 1 view .LVU13
  62              		.loc 1 141 5 discriminator 1 view .LVU14
  63 001a D2F80838 		ldr	r3, [r2, #2056]
  64 001e 0021     		movs	r1, #0
  65 0020 43F08003 		orr	r3, r3, #128
  66 0024 C2F80838 		str	r3, [r2, #2056]
  67              		.loc 1 141 5 discriminator 1 view .LVU15
  68 0028 0191     		str	r1, [sp, #4]
  69              		.loc 1 141 5 discriminator 1 view .LVU16
  70 002a 019B     		ldr	r3, [sp, #4]
  71 002c 4F2B     		cmp	r3, #79
  72 002e 05D8     		bhi	.L3
  73              	.L4:
  74              		.loc 1 141 5 discriminator 5 view .LVU17
  75              		.loc 1 141 5 discriminator 5 view .LVU18
  76 0030 019B     		ldr	r3, [sp, #4]
  77 0032 0133     		adds	r3, r3, #1
  78 0034 0193     		str	r3, [sp, #4]
  79              		.loc 1 141 5 discriminator 5 view .LVU19
  80 0036 019B     		ldr	r3, [sp, #4]
  81 0038 4F2B     		cmp	r3, #79
  82 003a F9D9     		bls	.L4
  83              	.L3:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 5


  84              		.loc 1 141 5 view .LVU20
  85 003c 484A     		ldr	r2, .L31
  86 003e D2F80838 		ldr	r3, [r2, #2056]
  87 0042 0021     		movs	r1, #0
  88 0044 43F09003 		orr	r3, r3, #144
  89 0048 C2F80838 		str	r3, [r2, #2056]
  90              		.loc 1 141 5 view .LVU21
  91 004c 0191     		str	r1, [sp, #4]
  92              		.loc 1 141 5 view .LVU22
  93 004e 019B     		ldr	r3, [sp, #4]
  94 0050 4F2B     		cmp	r3, #79
  95 0052 05D8     		bhi	.L5
  96              	.L6:
  97              		.loc 1 141 5 discriminator 9 view .LVU23
  98              		.loc 1 141 5 discriminator 9 view .LVU24
  99 0054 019B     		ldr	r3, [sp, #4]
 100 0056 0133     		adds	r3, r3, #1
 101 0058 0193     		str	r3, [sp, #4]
 102              		.loc 1 141 5 discriminator 9 view .LVU25
 103 005a 019B     		ldr	r3, [sp, #4]
 104 005c 4F2B     		cmp	r3, #79
 105 005e F9D9     		bls	.L6
 106              	.L5:
 107              	.LBE10:
 108              		.loc 1 141 5 view .LVU26
 142:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 143:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 109              		.loc 1 143 5 view .LVU27
 110              		.loc 1 143 14 is_stmt 0 view .LVU28
 111 0060 3F49     		ldr	r1, .L31
 144:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 145:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Reset HXTALEN, CKMEN and PLLEN bits */
 146:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL &= ~(RCU_CTL_PLLEN | RCU_CTL_CKMEN | RCU_CTL_HXTALEN);
 147:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 148:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Reset HSEBYP bit */
 149:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL &= ~(RCU_CTL_HXTALBPS);
 150:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 151:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Reset CFG0 register */
 152:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 = 0x00000000U;
 153:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 154:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until IRC16M is selected as system clock */
 155:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0 != (RCU_CFG0 & RCU_SCSS_IRC16M)){
 156:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 157:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 158:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Reset PLLCFGR register */
 159:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_PLL = 0x24003010U;
 112              		.loc 1 159 13 view .LVU29
 113 0062 404C     		ldr	r4, .L31+4
 143:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 114              		.loc 1 143 14 view .LVU30
 115 0064 D1F80838 		ldr	r3, [r1, #2056]
 116 0068 23F00303 		bic	r3, r3, #3
 117 006c C1F80838 		str	r3, [r1, #2056]
 146:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 118              		.loc 1 146 5 is_stmt 1 view .LVU31
 146:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 119              		.loc 1 146 13 is_stmt 0 view .LVU32
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 6


 120 0070 D1F80028 		ldr	r2, [r1, #2048]
 121 0074 22F08472 		bic	r2, r2, #17301504
 122 0078 22F48032 		bic	r2, r2, #65536
 123 007c C1F80028 		str	r2, [r1, #2048]
 149:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 124              		.loc 1 149 5 is_stmt 1 view .LVU33
 149:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 125              		.loc 1 149 13 is_stmt 0 view .LVU34
 126 0080 D1F80028 		ldr	r2, [r1, #2048]
 152:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 127              		.loc 1 152 14 view .LVU35
 128 0084 0020     		movs	r0, #0
 149:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 129              		.loc 1 149 13 view .LVU36
 130 0086 22F48022 		bic	r2, r2, #262144
 131 008a C1F80028 		str	r2, [r1, #2048]
 152:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 132              		.loc 1 152 5 is_stmt 1 view .LVU37
 152:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 133              		.loc 1 152 14 is_stmt 0 view .LVU38
 134 008e C1F80808 		str	r0, [r1, #2056]
 155:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 135              		.loc 1 155 5 is_stmt 1 view .LVU39
 156:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 136              		.loc 1 156 5 view .LVU40
 155:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 137              		.loc 1 155 10 view .LVU41
 155:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 138              		.loc 1 155 17 is_stmt 0 view .LVU42
 139 0092 D1F80828 		ldr	r2, [r1, #2056]
 140              		.loc 1 159 5 is_stmt 1 view .LVU43
 141              		.loc 1 159 13 is_stmt 0 view .LVU44
 142 0096 C1F80448 		str	r4, [r1, #2052]
 160:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 161:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Disable all interrupts */
 162:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_INT = 0x00000000U;
 143              		.loc 1 162 5 is_stmt 1 view .LVU45
 144              		.loc 1 162 13 is_stmt 0 view .LVU46
 145 009a C1F80C08 		str	r0, [r1, #2060]
 163:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****          
 164:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Configure the System clock source, PLL Multiplier and Divider factors, 
 165:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         AHB/APBx prescalers and Flash settings */
 166:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     system_clock_config();
 146              		.loc 1 166 5 is_stmt 1 view .LVU47
 147              	.LBB11:
 148              	.LBI11:
 167:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
 168:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
 169:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      configure the system clock
 170:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
 171:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
 172:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
 173:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
 174:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_config(void)
 149              		.loc 1 174 13 view .LVU48
 150              	.LBE11:
 175:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 7


 176:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #ifdef __SYSTEM_CLOCK_IRC16M
 177:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     system_clock_16m_irc16m();
 178:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_HXTAL)
 179:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     system_clock_hxtal();
 180:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_120M_PLL_IRC16M)
 181:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     system_clock_120m_irc16m();
 182:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_120M_PLL_8M_HXTAL)
 183:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     system_clock_120m_8m_hxtal();
 184:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_120M_PLL_25M_HXTAL)
 185:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     system_clock_120m_25m_hxtal();
 186:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_168M_PLL_IRC16M)
 187:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     system_clock_168m_irc16m();
 188:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_168M_PLL_8M_HXTAL)
 189:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     system_clock_168m_8m_hxtal();
 190:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_168M_PLL_25M_HXTAL)
 191:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     system_clock_168m_25m_hxtal();
 192:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_200M_PLL_IRC16M)
 193:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     system_clock_200m_irc16m();
 194:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_200M_PLL_8M_HXTAL)
 195:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     system_clock_200m_8m_hxtal();
 196:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_200M_PLL_25M_HXTAL)
 197:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     system_clock_200m_25m_hxtal();
 151              		.loc 1 197 5 view .LVU49
 152              	.LBB16:
 153              	.LBB12:
 154              	.LBI12:
 198:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_240M_PLL_IRC16M)
 199:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     system_clock_240m_irc16m();
 200:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_240M_PLL_8M_HXTAL)
 201:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     system_clock_240m_8m_hxtal();
 202:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_240M_PLL_25M_HXTAL)
 203:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     system_clock_240m_25m_hxtal();
 204:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #endif /* __SYSTEM_CLOCK_IRC16M */   
 205:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
 206:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 207:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #ifdef __SYSTEM_CLOCK_IRC16M
 208:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
 209:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      configure the system clock to 16M by IRC16M
 210:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
 211:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
 212:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
 213:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
 214:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_16m_irc16m(void)
 215:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
 216:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t timeout = 0U;
 217:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t stab_flag = 0U;
 218:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 219:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable IRC16M */
 220:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_IRC16MEN;
 221:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 222:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until IRC16M is stable or the startup time is longer than IRC16M_STARTUP_TIMEOUT */
 223:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     do{
 224:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         timeout++;
 225:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         stab_flag = (RCU_CTL & RCU_CTL_IRC16MSTB);
 226:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }while((0U == stab_flag) && (IRC16M_STARTUP_TIMEOUT != timeout));
 227:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 228:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* if fail */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 8


 229:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     if(0U == (RCU_CTL & RCU_CTL_IRC16MSTB)){
 230:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         while(1){
 231:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 232:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 233:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 234:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* AHB = SYSCLK */
 235:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 236:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB2 = AHB */
 237:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 238:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB1 = AHB */
 239:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV1;
 240:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 241:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select IRC16M as system clock */
 242:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 243:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_CKSYSSRC_IRC16M;
 244:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 245:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until IRC16M is selected as system clock */
 246:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0 != (RCU_CFG0 & RCU_SCSS_IRC16M)){
 247:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 248:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
 249:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 250:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_HXTAL)
 251:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
 252:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      configure the system clock to HXTAL
 253:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
 254:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
 255:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
 256:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
 257:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_hxtal(void)
 258:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
 259:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t timeout = 0U;
 260:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t stab_flag = 0U;
 261:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 262:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable HXTAL */
 263:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 264:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 265:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 266:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     do{
 267:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         timeout++;
 268:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 269:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 270:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 271:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* if fail */
 272:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 273:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         while(1){
 274:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 275:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 276:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 277:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* AHB = SYSCLK */
 278:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 279:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB2 = AHB */
 280:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 281:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB1 = AHB */
 282:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV1;
 283:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 284:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select HXTAL as system clock */
 285:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 9


 286:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_CKSYSSRC_HXTAL;
 287:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 288:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until HXTAL is selected as system clock */
 289:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0 == (RCU_CFG0 & RCU_SCSS_HXTAL)){
 290:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 291:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
 292:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 293:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_120M_PLL_IRC16M)
 294:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
 295:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      configure the system clock to 120M by PLL which selects IRC16M as its clock source
 296:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
 297:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
 298:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
 299:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
 300:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_120m_irc16m(void)
 301:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
 302:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t timeout = 0U;
 303:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t stab_flag = 0U;
 304:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 305:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable IRC16M */
 306:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_IRC16MEN;
 307:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 308:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until IRC16M is stable or the startup time is longer than IRC16M_STARTUP_TIMEOUT */
 309:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     do{
 310:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         timeout++;
 311:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         stab_flag = (RCU_CTL & RCU_CTL_IRC16MSTB);
 312:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }while((0U == stab_flag) && (IRC16M_STARTUP_TIMEOUT != timeout));
 313:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 314:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* if fail */
 315:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     if(0U == (RCU_CTL & RCU_CTL_IRC16MSTB)){
 316:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         while(1){
 317:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 318:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 319:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****          
 320:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
 321:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 322:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 323:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* IRC16M is stable */
 324:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* AHB = SYSCLK */
 325:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 326:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB2 = AHB/2 */
 327:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 328:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB1 = AHB/4 */
 329:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV4;
 330:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 331:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Configure the main PLL, PSC = 16, PLL_N = 240, PLL_P = 2, PLL_Q = 5 */ 
 332:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_PLL = (16U | (240U << 6U) | (((2U >> 1U) - 1U) << 16U) |
 333:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                    (RCU_PLLSRC_IRC16M) | (5U << 24U));
 334:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 335:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable PLL */
 336:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 337:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 338:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is stable */
 339:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 340:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 341:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 342:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Enable the high-drive to extend the clock frequency to 120 Mhz */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 10


 343:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDEN;
 344:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 345:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 346:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 347:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select the high-drive mode */
 348:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDS;
 349:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 350:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     } 
 351:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 352:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select PLL as system clock */
 353:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 354:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLLP;
 355:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 356:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is selected as system clock */
 357:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLLP)){
 358:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 359:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
 360:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 361:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_120M_PLL_8M_HXTAL)
 362:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
 363:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      configure the system clock to 120M by PLL which selects HXTAL(8M) as its clock sour
 364:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
 365:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
 366:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
 367:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
 368:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_120m_8m_hxtal(void)
 369:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
 370:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t timeout = 0U;
 371:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t stab_flag = 0U;
 372:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 373:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable HXTAL */
 374:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 375:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 376:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 377:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     do{
 378:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         timeout++;
 379:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 380:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 381:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 382:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* if fail */
 383:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 384:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         while(1){
 385:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 386:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 387:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****          
 388:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
 389:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 390:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 391:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* HXTAL is stable */
 392:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* AHB = SYSCLK */
 393:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 394:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB2 = AHB/2 */
 395:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 396:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB1 = AHB/4 */
 397:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV4;
 398:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 399:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Configure the main PLL, PSC = 8, PLL_N = 240, PLL_P = 2, PLL_Q = 5 */ 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 11


 400:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_PLL = (8U | (240U << 6U) | (((2U >> 1U) - 1U) << 16U) |
 401:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                    (RCU_PLLSRC_HXTAL) | (5U << 24U));
 402:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 403:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable PLL */
 404:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 405:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 406:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is stable */
 407:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 408:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 409:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 410:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Enable the high-drive to extend the clock frequency to 120 Mhz */
 411:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDEN;
 412:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 413:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 414:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 415:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select the high-drive mode */
 416:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDS;
 417:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 418:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     } 
 419:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 420:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select PLL as system clock */
 421:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 422:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLLP;
 423:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 424:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is selected as system clock */
 425:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLLP)){
 426:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 427:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
 428:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 429:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_120M_PLL_25M_HXTAL)
 430:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
 431:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      configure the system clock to 120M by PLL which selects HXTAL(25M) as its clock sou
 432:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
 433:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
 434:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
 435:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
 436:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_120m_25m_hxtal(void)
 437:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
 438:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t timeout = 0U;
 439:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t stab_flag = 0U;
 440:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 441:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable HXTAL */
 442:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 443:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 444:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 445:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     do{
 446:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         timeout++;
 447:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 448:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 449:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 450:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* if fail */
 451:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 452:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         while(1){
 453:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 454:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 455:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****          
 456:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 12


 457:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 458:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 459:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* HXTAL is stable */
 460:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* AHB = SYSCLK */
 461:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 462:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB2 = AHB/2 */
 463:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 464:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB1 = AHB/4 */
 465:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV4;
 466:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 467:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Configure the main PLL, PSC = 25, PLL_N = 240, PLL_P = 2, PLL_Q = 5 */ 
 468:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_PLL = (25U | (240U << 6U) | (((2U >> 1U) - 1U) << 16U) |
 469:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                    (RCU_PLLSRC_HXTAL) | (5U << 24U));
 470:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 471:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable PLL */
 472:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 473:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 474:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is stable */
 475:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 476:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 477:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 478:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Enable the high-drive to extend the clock frequency to 120 Mhz */
 479:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDEN;
 480:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 481:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 482:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 483:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select the high-drive mode */
 484:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDS;
 485:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 486:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     } 
 487:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 488:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select PLL as system clock */
 489:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 490:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLLP;
 491:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 492:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is selected as system clock */
 493:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLLP)){
 494:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 495:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
 496:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 497:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_168M_PLL_IRC16M)
 498:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
 499:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      configure the system clock to 168M by PLL which selects IRC16M as its clock source
 500:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
 501:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
 502:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
 503:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
 504:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_168m_irc16m(void)
 505:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
 506:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t timeout = 0U;
 507:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t stab_flag = 0U;
 508:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 509:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable IRC16M */
 510:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_IRC16MEN;
 511:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 512:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until IRC16M is stable or the startup time is longer than IRC16M_STARTUP_TIMEOUT */
 513:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     do{
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 13


 514:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         timeout++;
 515:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         stab_flag = (RCU_CTL & RCU_CTL_IRC16MSTB);
 516:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }while((0U == stab_flag) && (IRC16M_STARTUP_TIMEOUT != timeout));
 517:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 518:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* if fail */
 519:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     if(0U == (RCU_CTL & RCU_CTL_IRC16MSTB)){
 520:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         while(1){
 521:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 522:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 523:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****          
 524:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
 525:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 526:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 527:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* IRC16M is stable */
 528:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* AHB = SYSCLK */
 529:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 530:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB2 = AHB/2 */
 531:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 532:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB1 = AHB/4 */
 533:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV4;
 534:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 535:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Configure the main PLL, PSC = 16, PLL_N = 336, PLL_P = 2, PLL_Q = 7 */ 
 536:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_PLL = (16U | (336U << 6U) | (((2U >> 1U) - 1U) << 16U) |
 537:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                    (RCU_PLLSRC_IRC16M) | (7U << 24U));
 538:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 539:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable PLL */
 540:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 541:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 542:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is stable */
 543:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 544:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 545:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 546:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Enable the high-drive to extend the clock frequency to 168 Mhz */
 547:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDEN;
 548:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 549:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 550:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 551:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select the high-drive mode */
 552:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDS;
 553:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 554:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     } 
 555:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 556:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select PLL as system clock */
 557:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 558:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLLP;
 559:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 560:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is selected as system clock */
 561:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLLP)){
 562:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 563:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
 564:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 565:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_168M_PLL_8M_HXTAL)
 566:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
 567:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      configure the system clock to 168M by PLL which selects HXTAL(8M) as its clock sour
 568:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
 569:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
 570:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 14


 571:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
 572:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_168m_8m_hxtal(void)
 573:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
 574:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t timeout = 0U;
 575:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 576:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable HXTAL */
 577:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 578:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 579:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 580:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while((0U == (RCU_CTL & RCU_CTL_HXTALSTB)) && (HXTAL_STARTUP_TIMEOUT != timeout++)){
 581:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 582:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 583:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* if fail */
 584:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 585:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         while(1){
 586:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 587:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 588:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 589:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
 590:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 591:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* HXTAL is stable */
 592:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* AHB = SYSCLK */
 593:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 594:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB2 = AHB/2 */
 595:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 596:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB1 = AHB/4 */
 597:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV4;
 598:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 599:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Configure the main PLL, PSC = 8, PLL_N = 336, PLL_P = 2, PLL_Q = 7 */ 
 600:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_PLL = (8U | (336 << 6U) | (((2 >> 1U) -1U) << 16U) |
 601:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                    (RCU_PLLSRC_HXTAL) | (7 << 24U));
 602:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 603:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable PLL */
 604:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 605:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 606:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is stable */
 607:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 608:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 609:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****   
 610:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Enable the high-drive to extend the clock frequency to 168 Mhz */
 611:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDEN;
 612:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 613:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 614:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 615:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select the high-drive mode */
 616:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDS;
 617:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 618:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 619:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 620:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select PLL as system clock */
 621:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 622:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLLP;
 623:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 624:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is selected as system clock */
 625:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLLP)){
 626:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 627:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 15


 628:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 629:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_168M_PLL_25M_HXTAL)
 630:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
 631:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      configure the system clock to 168M by PLL which selects HXTAL(25M) as its clock sou
 632:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
 633:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
 634:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
 635:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
 636:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_168m_25m_hxtal(void)
 637:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
 638:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t timeout = 0U;
 639:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t stab_flag = 0U;
 640:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 641:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable HXTAL */
 642:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 643:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 644:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 645:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     do{
 646:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         timeout++;
 647:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 648:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 649:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 650:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* if fail */
 651:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 652:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         while(1){
 653:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 654:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 655:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****          
 656:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
 657:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 658:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 659:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* HXTAL is stable */
 660:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* AHB = SYSCLK */
 661:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 662:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB2 = AHB */
 663:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 664:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB1 = AHB */
 665:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV4;
 666:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 667:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Configure the main PLL, PSC = 25, PLL_N = 336, PLL_P = 2, PLL_Q = 7 */ 
 668:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_PLL = (25U | (336U << 6U) | (((2U >> 1U) - 1U) << 16U) |
 669:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                    (RCU_PLLSRC_HXTAL) | (7U << 24U));
 670:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 671:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable PLL */
 672:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 673:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 674:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is stable */
 675:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 676:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 677:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 678:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Enable the high-drive to extend the clock frequency to 168 Mhz */
 679:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDEN;
 680:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 681:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 682:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 683:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select the high-drive mode */
 684:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDS;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 16


 685:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 686:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     } 
 687:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 688:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select PLL as system clock */
 689:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 690:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLLP;
 691:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 692:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is selected as system clock */
 693:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLLP)){
 694:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 695:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
 696:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 697:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_200M_PLL_IRC16M)
 698:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
 699:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      configure the system clock to 200M by PLL which selects IRC16M as its clock source
 700:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
 701:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
 702:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
 703:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
 704:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_200m_irc16m(void)
 705:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
 706:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t timeout = 0U;
 707:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t stab_flag = 0U;
 708:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 709:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable IRC16M */
 710:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_IRC16MEN;
 711:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 712:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until IRC16M is stable or the startup time is longer than IRC16M_STARTUP_TIMEOUT */
 713:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     do{
 714:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         timeout++;
 715:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         stab_flag = (RCU_CTL & RCU_CTL_IRC16MSTB);
 716:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }while((0U == stab_flag) && (IRC16M_STARTUP_TIMEOUT != timeout));
 717:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 718:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* if fail */
 719:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     if(0U == (RCU_CTL & RCU_CTL_IRC16MSTB)){
 720:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         while(1){
 721:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 722:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 723:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****          
 724:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
 725:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 726:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 727:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* IRC16M is stable */
 728:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* AHB = SYSCLK */
 729:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 730:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB2 = AHB/2 */
 731:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 732:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB1 = AHB/4 */
 733:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV4;
 734:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 735:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Configure the main PLL, PSC = 16, PLL_N = 400, PLL_P = 2, PLL_Q = 9 */ 
 736:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_PLL = (16U | (400U << 6U) | (((2U >> 1U) - 1U) << 16U) |
 737:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                    (RCU_PLLSRC_IRC16M) | (9U << 24U));
 738:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 739:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable PLL */
 740:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 741:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 17


 742:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is stable */
 743:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 744:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 745:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 746:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Enable the high-drive to extend the clock frequency to 200 Mhz */
 747:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDEN;
 748:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 749:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 750:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 751:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select the high-drive mode */
 752:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDS;
 753:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 754:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     } 
 755:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 756:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select PLL as system clock */
 757:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 758:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLLP;
 759:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 760:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is selected as system clock */
 761:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLLP)){
 762:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 763:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
 764:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 765:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_200M_PLL_8M_HXTAL)
 766:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
 767:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      configure the system clock to 200M by PLL which selects HXTAL(8M) as its clock sour
 768:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
 769:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
 770:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
 771:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
 772:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_200m_8m_hxtal(void)
 773:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
 774:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t timeout = 0U;
 775:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t stab_flag = 0U;
 776:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 777:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable HXTAL */
 778:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 779:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 780:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 781:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     do{
 782:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         timeout++;
 783:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 784:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 785:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 786:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* if fail */
 787:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 788:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         while(1){
 789:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 790:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 791:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****          
 792:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
 793:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 794:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 795:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* HXTAL is stable */
 796:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* AHB = SYSCLK */
 797:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 798:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB2 = AHB/2 */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 18


 799:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 800:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB1 = AHB/4 */
 801:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV4;
 802:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 803:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Configure the main PLL, PSC = 8, PLL_N = 400, PLL_P = 2, PLL_Q = 9 */ 
 804:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_PLL = (8U | (400U << 6U) | (((2U >> 1U) - 1U) << 16U) |
 805:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                    (RCU_PLLSRC_HXTAL) | (9U << 24U));
 806:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 807:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable PLL */
 808:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 809:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 810:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is stable */
 811:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 812:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 813:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 814:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Enable the high-drive to extend the clock frequency to 200 Mhz */
 815:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDEN;
 816:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 817:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 818:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 819:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select the high-drive mode */
 820:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDS;
 821:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 822:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     } 
 823:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 824:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select PLL as system clock */
 825:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 826:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLLP;
 827:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 828:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is selected as system clock */
 829:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLLP)){
 830:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 831:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
 832:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 833:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_200M_PLL_25M_HXTAL)
 834:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
 835:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      configure the system clock to 200M by PLL which selects HXTAL(25M) as its clock sou
 836:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
 837:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
 838:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
 839:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
 840:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_200m_25m_hxtal(void)
 155              		.loc 1 840 13 view .LVU50
 156              	.LBB13:
 841:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
 842:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t timeout = 0U;
 157              		.loc 1 842 5 view .LVU51
 158              	.LVL0:
 843:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t stab_flag = 0U;
 159              		.loc 1 843 5 view .LVU52
 844:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 845:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable HXTAL */
 846:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 160              		.loc 1 846 5 view .LVU53
 161              		.loc 1 846 13 is_stmt 0 view .LVU54
 162 009e D1F80028 		ldr	r2, [r1, #2048]
 163 00a2 42F48032 		orr	r2, r2, #65536
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 19


 164 00a6 4FF6FF73 		movw	r3, #65535
 165 00aa C1F80028 		str	r2, [r1, #2048]
 166 00ae 01E0     		b	.L8
 167              	.LVL1:
 168              	.L30:
 847:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 848:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 849:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     do{
 850:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         timeout++;
 851:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 852:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 169              		.loc 1 852 30 view .LVU55
 170 00b0 013B     		subs	r3, r3, #1
 171 00b2 03D0     		beq	.L7
 172              	.L8:
 849:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         timeout++;
 173              		.loc 1 849 5 is_stmt 1 view .LVU56
 850:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 174              		.loc 1 850 9 view .LVU57
 851:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 175              		.loc 1 851 9 view .LVU58
 851:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 176              		.loc 1 851 22 is_stmt 0 view .LVU59
 177 00b4 D1F80028 		ldr	r2, [r1, #2048]
 178              	.LVL2:
 179              		.loc 1 852 11 is_stmt 1 view .LVU60
 180              		.loc 1 852 5 is_stmt 0 view .LVU61
 181 00b8 9203     		lsls	r2, r2, #14
 182              	.LVL3:
 183              		.loc 1 852 5 view .LVU62
 184 00ba F9D5     		bpl	.L30
 185              	.L7:
 853:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 854:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* if fail */
 855:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 186              		.loc 1 855 5 is_stmt 1 view .LVU63
 187              		.loc 1 855 15 is_stmt 0 view .LVU64
 188 00bc 284B     		ldr	r3, .L31
 189 00be D3F80028 		ldr	r2, [r3, #2048]
 190              		.loc 1 855 7 view .LVU65
 191 00c2 9403     		lsls	r4, r2, #14
 192 00c4 4BD5     		bpl	.L10
 856:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         while(1){
 857:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 858:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 859:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****          
 860:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
 193              		.loc 1 860 5 is_stmt 1 view .LVU66
 194              		.loc 1 860 16 is_stmt 0 view .LVU67
 195 00c6 D3F84028 		ldr	r2, [r3, #2112]
 861:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 196              		.loc 1 861 13 view .LVU68
 197 00ca 2749     		ldr	r1, .L31+8
 862:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 863:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* HXTAL is stable */
 864:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* AHB = SYSCLK */
 865:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 20


 866:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB2 = AHB/2 */
 867:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 868:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB1 = AHB/4 */
 869:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV4;
 870:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 871:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Configure the main PLL, PSC = 25, PLL_N = 400, PLL_P = 2, PLL_Q = 9 */ 
 872:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_PLL = (25U | (400U << 6U) | (((2U >> 1U) - 1U) << 16U) |
 198              		.loc 1 872 13 view .LVU69
 199 00cc 2748     		ldr	r0, .L31+12
 860:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 200              		.loc 1 860 16 view .LVU70
 201 00ce 42F08052 		orr	r2, r2, #268435456
 202 00d2 C3F84028 		str	r2, [r3, #2112]
 861:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 203              		.loc 1 861 5 is_stmt 1 view .LVU71
 861:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 204              		.loc 1 861 13 is_stmt 0 view .LVU72
 205 00d6 0A68     		ldr	r2, [r1]
 206 00d8 42F44042 		orr	r2, r2, #49152
 207 00dc 0A60     		str	r2, [r1]
 865:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB2 = AHB/2 */
 208              		.loc 1 865 5 is_stmt 1 view .LVU73
 865:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB2 = AHB/2 */
 209              		.loc 1 865 14 is_stmt 0 view .LVU74
 210 00de D3F80828 		ldr	r2, [r3, #2056]
 211 00e2 C3F80828 		str	r2, [r3, #2056]
 867:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB1 = AHB/4 */
 212              		.loc 1 867 5 is_stmt 1 view .LVU75
 867:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB1 = AHB/4 */
 213              		.loc 1 867 14 is_stmt 0 view .LVU76
 214 00e6 D3F80828 		ldr	r2, [r3, #2056]
 215 00ea 42F40042 		orr	r2, r2, #32768
 216 00ee C3F80828 		str	r2, [r3, #2056]
 869:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 217              		.loc 1 869 5 is_stmt 1 view .LVU77
 869:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 218              		.loc 1 869 14 is_stmt 0 view .LVU78
 219 00f2 D3F80828 		ldr	r2, [r3, #2056]
 220 00f6 42F4A052 		orr	r2, r2, #5120
 221 00fa C3F80828 		str	r2, [r3, #2056]
 222              		.loc 1 872 5 is_stmt 1 view .LVU79
 223              		.loc 1 872 13 is_stmt 0 view .LVU80
 224 00fe C3F80408 		str	r0, [r3, #2052]
 873:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                    (RCU_PLLSRC_HXTAL) | (9U << 24U));
 874:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 875:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable PLL */
 876:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 225              		.loc 1 876 5 is_stmt 1 view .LVU81
 226              		.loc 1 876 13 is_stmt 0 view .LVU82
 227 0102 D3F80028 		ldr	r2, [r3, #2048]
 228 0106 42F08072 		orr	r2, r2, #16777216
 229 010a C3F80028 		str	r2, [r3, #2048]
 877:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 878:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is stable */
 879:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 230              		.loc 1 879 5 is_stmt 1 view .LVU83
 231              	.L11:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 21


 880:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 232              		.loc 1 880 5 view .LVU84
 879:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 233              		.loc 1 879 10 view .LVU85
 879:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 234              		.loc 1 879 18 is_stmt 0 view .LVU86
 235 010e D3F80028 		ldr	r2, [r3, #2048]
 879:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 236              		.loc 1 879 10 view .LVU87
 237 0112 9001     		lsls	r0, r2, #6
 238 0114 FBD5     		bpl	.L11
 881:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 882:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Enable the high-drive to extend the clock frequency to 200 Mhz */
 883:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDEN;
 239              		.loc 1 883 5 is_stmt 1 view .LVU88
 240              		.loc 1 883 13 is_stmt 0 view .LVU89
 241 0116 144A     		ldr	r2, .L31+8
 242 0118 1368     		ldr	r3, [r2]
 243 011a 43F48033 		orr	r3, r3, #65536
 244 011e 1360     		str	r3, [r2]
 884:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 245              		.loc 1 884 5 is_stmt 1 view .LVU90
 246              	.L12:
 885:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 247              		.loc 1 885 5 view .LVU91
 884:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 248              		.loc 1 884 10 view .LVU92
 884:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 249              		.loc 1 884 18 is_stmt 0 view .LVU93
 250 0120 5368     		ldr	r3, [r2, #4]
 884:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 251              		.loc 1 884 10 view .LVU94
 252 0122 D903     		lsls	r1, r3, #15
 253 0124 FCD5     		bpl	.L12
 886:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 887:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select the high-drive mode */
 888:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDS;
 254              		.loc 1 888 5 is_stmt 1 view .LVU95
 255              		.loc 1 888 13 is_stmt 0 view .LVU96
 256 0126 1368     		ldr	r3, [r2]
 889:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 257              		.loc 1 889 18 view .LVU97
 258 0128 0F49     		ldr	r1, .L31+8
 888:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 259              		.loc 1 888 13 view .LVU98
 260 012a 43F40033 		orr	r3, r3, #131072
 261 012e 1360     		str	r3, [r2]
 262              		.loc 1 889 5 is_stmt 1 view .LVU99
 263              	.L13:
 890:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     } 
 264              		.loc 1 890 5 view .LVU100
 889:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 265              		.loc 1 889 10 view .LVU101
 889:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 266              		.loc 1 889 18 is_stmt 0 view .LVU102
 267 0130 4B68     		ldr	r3, [r1, #4]
 889:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 22


 268              		.loc 1 889 10 view .LVU103
 269 0132 9A03     		lsls	r2, r3, #14
 270 0134 FCD5     		bpl	.L13
 891:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 892:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select PLL as system clock */
 893:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 271              		.loc 1 893 5 is_stmt 1 view .LVU104
 272              		.loc 1 893 14 is_stmt 0 view .LVU105
 273 0136 0A4A     		ldr	r2, .L31
 274 0138 D2F80838 		ldr	r3, [r2, #2056]
 275 013c 23F00303 		bic	r3, r3, #3
 276 0140 C2F80838 		str	r3, [r2, #2056]
 894:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLLP;
 277              		.loc 1 894 5 is_stmt 1 view .LVU106
 278              		.loc 1 894 14 is_stmt 0 view .LVU107
 279 0144 D2F80838 		ldr	r3, [r2, #2056]
 280 0148 43F00203 		orr	r3, r3, #2
 281 014c C2F80838 		str	r3, [r2, #2056]
 895:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 896:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is selected as system clock */
 897:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLLP)){
 282              		.loc 1 897 5 is_stmt 1 view .LVU108
 283              	.L14:
 898:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 284              		.loc 1 898 5 view .LVU109
 897:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 285              		.loc 1 897 10 view .LVU110
 897:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 286              		.loc 1 897 18 is_stmt 0 view .LVU111
 287 0150 D2F80838 		ldr	r3, [r2, #2056]
 897:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 288              		.loc 1 897 10 view .LVU112
 289 0154 1B07     		lsls	r3, r3, #28
 290 0156 FBD5     		bpl	.L14
 291              	.LBE13:
 292              	.LBE12:
 293              	.LBE16:
 167:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
 294              		.loc 1 167 1 view .LVU113
 295 0158 03B0     		add	sp, sp, #12
 296              	.LCFI2:
 297              		.cfi_remember_state
 298              		.cfi_def_cfa_offset 4
 299              		@ sp needed
 300 015a 10BC     		pop	{r4}
 301              	.LCFI3:
 302              		.cfi_restore 4
 303              		.cfi_def_cfa_offset 0
 304 015c 7047     		bx	lr
 305              	.L10:
 306              	.LCFI4:
 307              		.cfi_restore_state
 308              	.LBB17:
 309              	.LBB15:
 310              	.LBB14:
 856:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 311              		.loc 1 856 9 is_stmt 1 view .LVU114
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 23


 857:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 312              		.loc 1 857 9 view .LVU115
 856:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 313              		.loc 1 856 14 view .LVU116
 856:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 314              		.loc 1 856 9 view .LVU117
 857:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 315              		.loc 1 857 9 view .LVU118
 856:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 316              		.loc 1 856 14 view .LVU119
 317 015e FEE7     		b	.L10
 318              	.L32:
 319              		.align	2
 320              	.L31:
 321 0160 00300240 		.word	1073885184
 322 0164 10300024 		.word	603992080
 323 0168 00700040 		.word	1073770496
 324 016c 19644009 		.word	155214873
 325              	.LBE14:
 326              	.LBE15:
 327              	.LBE17:
 328              		.cfi_endproc
 329              	.LFE116:
 331              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 332              		.align	1
 333              		.p2align 2,,3
 334              		.global	SystemCoreClockUpdate
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 339              	SystemCoreClockUpdate:
 340              	.LFB119:
 899:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
 900:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 901:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_240M_PLL_IRC16M)
 902:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
 903:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      configure the system clock to 240M by PLL which selects IRC16M as its clock source
 904:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
 905:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
 906:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
 907:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
 908:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_240m_irc16m(void)
 909:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
 910:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t timeout = 0U;
 911:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t stab_flag = 0U;
 912:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 913:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable IRC16M */
 914:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_IRC16MEN;
 915:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 916:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until IRC16M is stable or the startup time is longer than IRC16M_STARTUP_TIMEOUT */
 917:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     do{
 918:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         timeout++;
 919:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         stab_flag = (RCU_CTL & RCU_CTL_IRC16MSTB);
 920:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }while((0U == stab_flag) && (IRC16M_STARTUP_TIMEOUT != timeout));
 921:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 922:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* if fail */
 923:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     if(0U == (RCU_CTL & RCU_CTL_IRC16MSTB)){
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 24


 924:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         while(1){
 925:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 926:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 927:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****          
 928:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
 929:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 930:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 931:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* IRC16M is stable */
 932:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* AHB = SYSCLK */
 933:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 934:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB2 = AHB/2 */
 935:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 936:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB1 = AHB/4 */
 937:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV4;
 938:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 939:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Configure the main PLL, PSC = 16, PLL_N = 480, PLL_P = 2, PLL_Q = 10 */ 
 940:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_PLL = (16U | (480U << 6U) | (((2U >> 1U) - 1U) << 16U) |
 941:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                    (RCU_PLLSRC_IRC16M) | (10U << 24U));
 942:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 943:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable PLL */
 944:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 945:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 946:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is stable */
 947:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 948:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 949:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 950:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Enable the high-drive to extend the clock frequency to 240 Mhz */
 951:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDEN;
 952:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 953:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 954:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 955:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select the high-drive mode */
 956:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDS;
 957:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 958:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     } 
 959:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
 960:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select PLL as system clock */
 961:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 962:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLLP;
 963:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 964:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is selected as system clock */
 965:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLLP)){
 966:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 967:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
 968:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 969:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_240M_PLL_8M_HXTAL)
 970:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
 971:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      configure the system clock to 240M by PLL which selects HXTAL(8M) as its clock sour
 972:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
 973:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
 974:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
 975:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
 976:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_240m_8m_hxtal(void)
 977:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
 978:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t timeout = 0U;
 979:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t stab_flag = 0U;
 980:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 25


 981:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable HXTAL */
 982:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 983:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 984:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 985:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     do{
 986:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         timeout++;
 987:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 988:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 989:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 990:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* if fail */
 991:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 992:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         while(1){
 993:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 994:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
 995:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****          
 996:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
 997:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 998:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 999:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* HXTAL is stable */
1000:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* AHB = SYSCLK */
1001:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
1002:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB2 = AHB/2 */
1003:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
1004:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB1 = AHB/4 */
1005:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV4;
1006:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
1007:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Configure the main PLL, PSC = 8, PLL_N = 480, PLL_P = 2, PLL_Q = 10 */ 
1008:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_PLL = (8U | (480U << 6U) | (((2U >> 1U) - 1U) << 16U) |
1009:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                    (RCU_PLLSRC_HXTAL) | (10U << 24U));
1010:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
1011:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable PLL */
1012:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_PLLEN;
1013:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
1014:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is stable */
1015:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
1016:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
1017:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
1018:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Enable the high-drive to extend the clock frequency to 240 Mhz */
1019:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDEN;
1020:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
1021:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
1022:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
1023:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select the high-drive mode */
1024:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDS;
1025:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
1026:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     } 
1027:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
1028:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select PLL as system clock */
1029:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
1030:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLLP;
1031:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
1032:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is selected as system clock */
1033:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLLP)){
1034:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
1035:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
1036:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
1037:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #elif defined (__SYSTEM_CLOCK_240M_PLL_25M_HXTAL)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 26


1038:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
1039:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      configure the system clock to 240M by PLL which selects HXTAL(25M) as its clock sou
1040:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
1041:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
1042:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
1043:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
1044:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** static void system_clock_240m_25m_hxtal(void)
1045:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
1046:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t timeout = 0U;
1047:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t stab_flag = 0U;
1048:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
1049:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable HXTAL */
1050:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
1051:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
1052:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
1053:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     do{
1054:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         timeout++;
1055:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
1056:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
1057:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
1058:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* if fail */
1059:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
1060:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         while(1){
1061:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
1062:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
1063:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****          
1064:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
1065:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_LDOVS;
1066:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
1067:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* HXTAL is stable */
1068:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* AHB = SYSCLK */
1069:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
1070:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB2 = AHB/2 */
1071:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
1072:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* APB1 = AHB/4 */
1073:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV4;
1074:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
1075:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Configure the main PLL, PSC = 25, PLL_N = 480, PLL_P = 2, PLL_Q = 10 */ 
1076:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_PLL = (25U | (480U << 6U) | (((2U >> 1U) - 1U) << 16U) |
1077:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****                    (RCU_PLLSRC_HXTAL) | (10U << 24U));
1078:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
1079:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* enable PLL */
1080:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CTL |= RCU_CTL_PLLEN;
1081:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
1082:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is stable */
1083:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
1084:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
1085:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
1086:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* Enable the high-drive to extend the clock frequency to 240 Mhz */
1087:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDEN;
1088:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
1089:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
1090:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
1091:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select the high-drive mode */
1092:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     PMU_CTL |= PMU_CTL_HDS;
1093:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
1094:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     } 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 27


1095:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
1096:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* select PLL as system clock */
1097:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
1098:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLLP;
1099:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
1100:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* wait until PLL is selected as system clock */
1101:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLLP)){
1102:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
1103:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
1104:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** #endif /* __SYSTEM_CLOCK_IRC16M */
1105:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** /*!
1106:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \brief      update the SystemCoreClock with current core clock retrieved from cpu registers
1107:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[in]  none
1108:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \param[out] none
1109:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     \retval     none
1110:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** */
1111:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** void SystemCoreClockUpdate(void)
1112:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** {
 341              		.loc 1 1112 1 view -0
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 16
 344              		@ frame_needed = 0, uses_anonymous_args = 0
 345              		@ link register save eliminated.
1113:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t sws;
 346              		.loc 1 1113 5 view .LVU121
1114:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t pllpsc, plln, pllsel, pllp, ck_src, idx, clk_exp;
 347              		.loc 1 1114 5 view .LVU122
1115:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     
1116:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1117:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 348              		.loc 1 1117 5 view .LVU123
1112:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t sws;
 349              		.loc 1 1112 1 is_stmt 0 view .LVU124
 350 0000 30B4     		push	{r4, r5}
 351              	.LCFI5:
 352              		.cfi_def_cfa_offset 8
 353              		.cfi_offset 4, -8
 354              		.cfi_offset 5, -4
 355              		.loc 1 1117 19 view .LVU125
 356 0002 234B     		ldr	r3, .L40
1118:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
1119:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 357              		.loc 1 1119 11 view .LVU126
 358 0004 234C     		ldr	r4, .L40+4
1117:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 359              		.loc 1 1117 19 view .LVU127
 360 0006 0FCB     		ldm	r3, {r0, r1, r2, r3}
1112:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     uint32_t sws;
 361              		.loc 1 1112 1 view .LVU128
 362 0008 84B0     		sub	sp, sp, #16
 363              	.LCFI6:
 364              		.cfi_def_cfa_offset 24
1117:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** 
 365              		.loc 1 1117 19 view .LVU129
 366 000a 04AD     		add	r5, sp, #16
 367 000c 05E90F00 		stmdb	r5, {r0, r1, r2, r3}
 368              		.loc 1 1119 5 is_stmt 1 view .LVU130
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 28


 369              		.loc 1 1119 11 is_stmt 0 view .LVU131
 370 0010 D4F80838 		ldr	r3, [r4, #2056]
 371              		.loc 1 1119 9 view .LVU132
 372 0014 C3F38103 		ubfx	r3, r3, #2, #2
 373              	.LVL4:
1120:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     switch(sws){
 374              		.loc 1 1120 5 is_stmt 1 view .LVU133
 375 0018 012B     		cmp	r3, #1
 376 001a 13D0     		beq	.L34
 377 001c 022B     		cmp	r3, #2
 378 001e 16D0     		beq	.L35
1121:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* IRC16M is selected as CK_SYS */
1122:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     case SEL_IRC16M:
1123:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         SystemCoreClock = IRC16M_VALUE;
 379              		.loc 1 1123 9 view .LVU134
 380              		.loc 1 1123 25 is_stmt 0 view .LVU135
 381 0020 1D4A     		ldr	r2, .L40+8
 382 0022 1E49     		ldr	r1, .L40+12
1124:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         break;
 383              		.loc 1 1124 9 view .LVU136
 384 0024 1346     		mov	r3, r2
 385              	.LVL5:
1123:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         break;
 386              		.loc 1 1123 25 view .LVU137
 387 0026 0A60     		str	r2, [r1]
 388              		.loc 1 1124 9 is_stmt 1 view .LVU138
 389              	.L36:
1125:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* HXTAL is selected as CK_SYS */
1126:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     case SEL_HXTAL:
1127:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         SystemCoreClock = HXTAL_VALUE;
1128:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         break;
1129:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* PLLP is selected as CK_SYS */
1130:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     case SEL_PLLP:
1131:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         /* get the value of PLLPSC[5:0] */
1132:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         pllpsc = GET_BITS(RCU_PLL, 0U, 5U);
1133:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         plln = GET_BITS(RCU_PLL, 6U, 14U);
1134:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         pllp = (GET_BITS(RCU_PLL, 16U, 17U) + 1U) * 2U;
1135:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         /* PLL clock source selection, HXTAL or IRC8M/2 */
1136:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         pllsel = (RCU_PLL & RCU_PLL_PLLSEL);
1137:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         if (RCU_PLLSRC_HXTAL == pllsel) {
1138:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****             ck_src = HXTAL_VALUE;
1139:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         } else {
1140:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****             ck_src = IRC16M_VALUE;
1141:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
1142:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         SystemCoreClock = ((ck_src / pllpsc) * plln) / pllp;
1143:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         break;
1144:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* IRC16M is selected as CK_SYS */
1145:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     default:
1146:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         SystemCoreClock = IRC16M_VALUE;
1147:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         break;
1148:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     }
1149:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* calculate AHB clock frequency */
1150:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 390              		.loc 1 1150 5 view .LVU139
 391              		.loc 1 1150 11 is_stmt 0 view .LVU140
 392 0028 1A4A     		ldr	r2, .L40+4
 393 002a D2F80828 		ldr	r2, [r2, #2056]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 29


 394              	.LVL6:
1151:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     clk_exp = ahb_exp[idx];
 395              		.loc 1 1151 5 is_stmt 1 view .LVU141
1152:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     SystemCoreClock = SystemCoreClock >> clk_exp;
 396              		.loc 1 1152 5 view .LVU142
1150:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     clk_exp = ahb_exp[idx];
 397              		.loc 1 1150 9 is_stmt 0 view .LVU143
 398 002e C2F30312 		ubfx	r2, r2, #4, #4
 399              	.LVL7:
1151:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     clk_exp = ahb_exp[idx];
 400              		.loc 1 1151 22 view .LVU144
 401 0032 1032     		adds	r2, r2, #16
 402 0034 6A44     		add	r2, sp, r2
1151:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     clk_exp = ahb_exp[idx];
 403              		.loc 1 1151 13 view .LVU145
 404 0036 12F8102C 		ldrb	r2, [r2, #-16]	@ zero_extendqisi2
 405              		.loc 1 1152 39 view .LVU146
 406 003a D340     		lsrs	r3, r3, r2
 407              		.loc 1 1152 21 view .LVU147
 408 003c 0B60     		str	r3, [r1]
1153:../../../support/device/gd32f4xx/src/system_gd32f4xx.c **** }
 409              		.loc 1 1153 1 view .LVU148
 410 003e 04B0     		add	sp, sp, #16
 411              	.LCFI7:
 412              		.cfi_remember_state
 413              		.cfi_def_cfa_offset 8
 414              		@ sp needed
 415 0040 30BC     		pop	{r4, r5}
 416              	.LCFI8:
 417              		.cfi_restore 5
 418              		.cfi_restore 4
 419              		.cfi_def_cfa_offset 0
 420              		.loc 1 1153 1 view .LVU149
 421 0042 7047     		bx	lr
 422              	.LVL8:
 423              	.L34:
 424              	.LCFI9:
 425              		.cfi_restore_state
1127:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         break;
 426              		.loc 1 1127 9 is_stmt 1 view .LVU150
1127:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         break;
 427              		.loc 1 1127 25 is_stmt 0 view .LVU151
 428 0044 164A     		ldr	r2, .L40+16
 429 0046 1549     		ldr	r1, .L40+12
1128:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* PLLP is selected as CK_SYS */
 430              		.loc 1 1128 9 view .LVU152
 431 0048 1346     		mov	r3, r2
 432              	.LVL9:
1127:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         break;
 433              		.loc 1 1127 25 view .LVU153
 434 004a 0A60     		str	r2, [r1]
1128:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* PLLP is selected as CK_SYS */
 435              		.loc 1 1128 9 is_stmt 1 view .LVU154
 436 004c ECE7     		b	.L36
 437              	.LVL10:
 438              	.L35:
1132:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         plln = GET_BITS(RCU_PLL, 6U, 14U);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 30


 439              		.loc 1 1132 9 view .LVU155
1132:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         plln = GET_BITS(RCU_PLL, 6U, 14U);
 440              		.loc 1 1132 18 is_stmt 0 view .LVU156
 441 004e D4F80458 		ldr	r5, [r4, #2052]
1133:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         pllp = (GET_BITS(RCU_PLL, 16U, 17U) + 1U) * 2U;
 442              		.loc 1 1133 16 view .LVU157
 443 0052 D4F80408 		ldr	r0, [r4, #2052]
1134:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         /* PLL clock source selection, HXTAL or IRC8M/2 */
 444              		.loc 1 1134 17 view .LVU158
 445 0056 D4F80428 		ldr	r2, [r4, #2052]
1136:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         if (RCU_PLLSRC_HXTAL == pllsel) {
 446              		.loc 1 1136 19 view .LVU159
 447 005a D4F80418 		ldr	r1, [r4, #2052]
1140:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 448              		.loc 1 1140 20 view .LVU160
 449 005e 104B     		ldr	r3, .L40+16
 450              	.LVL11:
1140:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 451              		.loc 1 1140 20 view .LVU161
 452 0060 11F4800F 		tst	r1, #4194304
1132:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         plln = GET_BITS(RCU_PLL, 6U, 14U);
 453              		.loc 1 1132 16 view .LVU162
 454 0064 05F03F04 		and	r4, r5, #63
 455              	.LVL12:
1133:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         pllp = (GET_BITS(RCU_PLL, 16U, 17U) + 1U) * 2U;
 456              		.loc 1 1133 9 is_stmt 1 view .LVU163
1142:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         break;
 457              		.loc 1 1142 25 is_stmt 0 view .LVU164
 458 0068 0C49     		ldr	r1, .L40+12
1140:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 459              		.loc 1 1140 20 view .LVU165
 460 006a 0B4D     		ldr	r5, .L40+8
1134:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         /* PLL clock source selection, HXTAL or IRC8M/2 */
 461              		.loc 1 1134 17 view .LVU166
 462 006c C2F30142 		ubfx	r2, r2, #16, #2
1133:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         pllp = (GET_BITS(RCU_PLL, 16U, 17U) + 1U) * 2U;
 463              		.loc 1 1133 14 view .LVU167
 464 0070 C0F38810 		ubfx	r0, r0, #6, #9
 465              	.LVL13:
1134:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         /* PLL clock source selection, HXTAL or IRC8M/2 */
 466              		.loc 1 1134 9 is_stmt 1 view .LVU168
1134:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         /* PLL clock source selection, HXTAL or IRC8M/2 */
 467              		.loc 1 1134 45 is_stmt 0 view .LVU169
 468 0074 02F10102 		add	r2, r2, #1
1134:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         /* PLL clock source selection, HXTAL or IRC8M/2 */
 469              		.loc 1 1134 14 view .LVU170
 470 0078 4FEA4202 		lsl	r2, r2, #1
 471              	.LVL14:
1136:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         if (RCU_PLLSRC_HXTAL == pllsel) {
 472              		.loc 1 1136 9 is_stmt 1 view .LVU171
1137:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****             ck_src = HXTAL_VALUE;
 473              		.loc 1 1137 9 view .LVU172
1140:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         }
 474              		.loc 1 1140 20 is_stmt 0 view .LVU173
 475 007c 08BF     		it	eq
 476 007e 2B46     		moveq	r3, r5
 477              	.LVL15:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 31


1142:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         break;
 478              		.loc 1 1142 9 is_stmt 1 view .LVU174
1142:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         break;
 479              		.loc 1 1142 36 is_stmt 0 view .LVU175
 480 0080 B3FBF4F3 		udiv	r3, r3, r4
 481              	.LVL16:
1142:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         break;
 482              		.loc 1 1142 46 view .LVU176
 483 0084 00FB03F3 		mul	r3, r0, r3
1142:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         break;
 484              		.loc 1 1142 54 view .LVU177
 485 0088 B3FBF2F3 		udiv	r3, r3, r2
1142:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****         break;
 486              		.loc 1 1142 25 view .LVU178
 487 008c 0B60     		str	r3, [r1]
1143:../../../support/device/gd32f4xx/src/system_gd32f4xx.c ****     /* IRC16M is selected as CK_SYS */
 488              		.loc 1 1143 9 is_stmt 1 view .LVU179
 489 008e CBE7     		b	.L36
 490              	.L41:
 491              		.align	2
 492              	.L40:
 493 0090 00000000 		.word	.LANCHOR0
 494 0094 00300240 		.word	1073885184
 495 0098 0024F400 		.word	16000000
 496 009c 00000000 		.word	.LANCHOR1
 497 00a0 40787D01 		.word	25000000
 498              		.cfi_endproc
 499              	.LFE119:
 501              		.global	SystemCoreClock
 502              		.section	.rodata
 503              		.align	2
 504              		.set	.LANCHOR0,. + 0
 505              	.LC0:
 506 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 506      00000000 
 506      01020304 
 506      06
 507 000d 070809   		.ascii	"\007\010\011"
 508              		.section	.data.SystemCoreClock,"aw"
 509              		.align	2
 510              		.set	.LANCHOR1,. + 0
 513              	SystemCoreClock:
 514 0000 00C2EB0B 		.word	200000000
 515              		.text
 516              	.Letext0:
 517              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 518              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 519              		.file 4 "../../../support/device/gd32f4xx/inc/system_gd32f4xx.h"
 520              		.file 5 "../../../support/device/gd32f4xx/peripherals/inc/gd32f4xx_dbg.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_gd32f4xx.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s:18     .text.SystemInit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s:25     .text.SystemInit:0000000000000000 SystemInit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s:321    .text.SystemInit:0000000000000160 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s:332    .text.SystemCoreClockUpdate:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s:339    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s:493    .text.SystemCoreClockUpdate:0000000000000090 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s:513    .data.SystemCoreClock:0000000000000000 SystemCoreClock
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s:503    .rodata:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccgNlbQj.s:509    .data.SystemCoreClock:0000000000000000 $d

NO UNDEFINED SYMBOLS
