"use strict";(globalThis.webpackChunksemiconductor_docs=globalThis.webpackChunksemiconductor_docs||[]).push([[9308],{2073(e,n,t){t.d(n,{A:()=>i});var a=t(6540);const i=function({pdfLink:e,pdfSize:n,title:t,description:i}){if(!e)return null;const r=e.startsWith("http"),o=(e=>{if(!e)return null;try{const n=new URL(e,r?void 0:window.location.origin);return n.pathname.split("/").pop()}catch{return e.split("/").pop()}})(e);return a.createElement("div",{className:"pdf-download-card"},a.createElement("div",{className:"pdf-download-card__header"},a.createElement("div",{className:"pdf-download-card__icon"},"\ud83d\udce5"),a.createElement("div",{className:"pdf-download-card__title"},a.createElement("h3",null,"\u4e0b\u8f7d\u5b8c\u6574PDF"),t&&a.createElement("p",{className:"pdf-download-card__doc-title"},t))),a.createElement("div",{className:"pdf-download-card__info"},a.createElement("div",{className:"pdf-download-card__meta"},a.createElement("span",{className:"pdf-download-card__label"},"\u6587\u4ef6\u5927\u5c0f:"),a.createElement("span",{className:"pdf-download-card__value"},"string"==typeof(s=n)?s:s<1048576?`${(s/1024).toFixed(1)}KB`:`${(s/1024/1024).toFixed(1)}MB`)),i&&a.createElement("div",{className:"pdf-download-card__description"},i),r&&a.createElement("div",{className:"pdf-download-card__notice"},a.createElement("span",{className:"pdf-download-card__notice-icon"},"\u2139\ufe0f"),a.createElement("span",null,"\u6b64\u6587\u4ef6\u6258\u7ba1\u5728GitHub Releases\uff0c\u53ef\u80fd\u9700\u8981GitHub\u8d26\u53f7"))),a.createElement("div",{className:"pdf-download-card__actions"},a.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--primary",download:r?void 0:o,target:r?"_blank":void 0,rel:r?"noopener noreferrer":void 0},a.createElement("span",{className:"pdf-download-card__button-icon"},"\u2b07\ufe0f"),"\u4e0b\u8f7dPDF"),r&&a.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--secondary",target:"_blank",rel:"noopener noreferrer"},a.createElement("span",{className:"pdf-download-card__button-icon"},"\ud83d\udd17"),"\u5728\u65b0\u7a97\u53e3\u6253\u5f00")));var s}},5680(e,n,t){t.d(n,{xA:()=>d,yg:()=>p});var a=t(6540);function i(e,n,t){return n in e?Object.defineProperty(e,n,{value:t,enumerable:!0,configurable:!0,writable:!0}):e[n]=t,e}function r(e,n){var t=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);n&&(a=a.filter(function(n){return Object.getOwnPropertyDescriptor(e,n).enumerable})),t.push.apply(t,a)}return t}function o(e){for(var n=1;n<arguments.length;n++){var t=null!=arguments[n]?arguments[n]:{};n%2?r(Object(t),!0).forEach(function(n){i(e,n,t[n])}):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(t)):r(Object(t)).forEach(function(n){Object.defineProperty(e,n,Object.getOwnPropertyDescriptor(t,n))})}return e}function s(e,n){if(null==e)return{};var t,a,i=function(e,n){if(null==e)return{};var t,a,i={},r=Object.keys(e);for(a=0;a<r.length;a++)t=r[a],n.indexOf(t)>=0||(i[t]=e[t]);return i}(e,n);if(Object.getOwnPropertySymbols){var r=Object.getOwnPropertySymbols(e);for(a=0;a<r.length;a++)t=r[a],n.indexOf(t)>=0||Object.prototype.propertyIsEnumerable.call(e,t)&&(i[t]=e[t])}return i}var l=a.createContext({}),c=function(e){var n=a.useContext(l),t=n;return e&&(t="function"==typeof e?e(n):o(o({},n),e)),t},d=function(e){var n=c(e.components);return a.createElement(l.Provider,{value:n},e.children)},h={inlineCode:"code",wrapper:function(e){var n=e.children;return a.createElement(a.Fragment,{},n)}},m=a.forwardRef(function(e,n){var t=e.components,i=e.mdxType,r=e.originalType,l=e.parentName,d=s(e,["components","mdxType","originalType","parentName"]),m=c(t),p=i,u=m["".concat(l,".").concat(p)]||m[p]||h[p]||r;return t?a.createElement(u,o(o({ref:n},d),{},{components:t})):a.createElement(u,o({ref:n},d))});function p(e,n){var t=arguments,i=n&&n.mdxType;if("string"==typeof e||i){var r=t.length,o=new Array(r);o[0]=m;var s={};for(var l in n)hasOwnProperty.call(n,l)&&(s[l]=n[l]);s.originalType=e,s.mdxType="string"==typeof e?e:i,o[1]=s;for(var c=2;c<r;c++)o[c]=t[c];return a.createElement.apply(null,o)}return a.createElement.apply(null,t)}m.displayName="MDXCreateElement"},7943(e,n,t){t.r(n),t.d(n,{assets:()=>l,contentTitle:()=>o,default:()=>h,frontMatter:()=>r,metadata:()=>s,toc:()=>c});var a=t(8168),i=(t(6540),t(5680));t(2073);const r={title:"G20-96 - \xa9 SEMI 1980, 19961...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"G20-96 - \xa9 SEMI 1980, 19961...",sidebar_position:1230,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-123.pdf",chapter:123,page_count:50}},o=void 0,s={unversionedId:"standards/semi/semi-chapter-123",id:"standards/semi/semi-chapter-123",title:"G20-96 - \xa9 SEMI 1980, 19961...",description:"SEMI\u6807\u51c6\u6587\u6863",source:"@site/docs/standards/semi/semi-chapter-123.md",sourceDirName:"standards/semi",slug:"/standards/semi/semi-chapter-123",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-123",draft:!1,editUrl:"https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-123.md",tags:[{label:"SEMI",permalink:"/semiconductor-docs/docs/tags/semi"},{label:"Standard",permalink:"/semiconductor-docs/docs/tags/standard"}],version:"current",sidebarPosition:1230,frontMatter:{title:"G20-96 - \xa9 SEMI 1980, 19961...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"G20-96 - \xa9 SEMI 1980, 19961...",sidebar_position:1230,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-123.pdf",chapter:123,page_count:50}}},l={},c=[{value:"Bromide (Br",id:"bromide-br",level:2}],d={toc:c};function h({components:e,...n}){return(0,i.yg)("wrapper",(0,a.A)({},d,n,{components:e,mdxType:"MDXLayout"}),(0,i.yg)("p",null,'PdfDownloadCard\npdfLink="/pdfs/semi/123.pdf"\npdfSize="0.96MB"\ntitle="G20-96 - \xa9 SEMI 1980, 19961..."\ndescription="SEMI\u6807\u51c6\u6587\u6863\uff0c\u517150\u9875"\n/'),(0,i.yg)("h1",{id:"\u6587\u6863\u6807\u9898"},"\u6587\u6863\u6807\u9898"),(0,i.yg)("p",null,"SEMI G20-96 \xa9 SEMI 1980, 19961\nSEMI G20-96\nSPECIFICATION FOR LEAD FINISHES FOR PLASTIC PACKAGES\n(ACTIVE DEVICES ONLY)\n1  Purpose\nThis   specification   defines   lead   finishes   for   plastic\npackages (e.g., single-in-line, dual-in-line, quad-in-line)\nutilizing  leadframes  with  SEMI  specified  leadframe\nmaterials.\n2  Scope\nThis  specification  defines  the  composition,  properties,\nand limits and refers to the appropriate tests for utility.\n3  Referenced Documents\nUnless otherwise specified, the following standards and\nspecifications,  with  appropriate  issue  letter  at  time  of\norder  entry,  form  a  part  of  this  specification  to  the\nextent, and for the purpose, specified herein.\n3. 1  SEMI Specifications\nSEMI   G4   \u2014   Specification   for   Integrated   Circuit\nLeadframe   Materials   Used   in   the   Production   of\nStamped Leadframes\nSEMI   G18   \u2014   Specification   for   Integrated   Circuit\nLeadframe  Material  Used  in  the  Production  of  Etched\nLeadframes\nSEMI  G55  \u2014  Test  Method  Measurement  of  Silver\nPlating Brightness\nSEMI  G56  \u2014  Test  Method  Measurement  of  Silver\nPlating Thickness\n3. 2  ASTM Specifications\n1"),(0,i.yg)("p",null,"B   487   \u2014   Measuring   Metal   and   Oxide   Coating\nThickness   by   Microscopical   Examination   of   Cross\nSection\nB  545  \u2014  Standard  Specification  for  Electrodeposited\nCoatings of Tin\nB  567  \u2014  Measurement  of  Coating  Thickness  by  the\nBeta Backscatter Principle\nB 568 \u2014 Measurement of Coating Thickness by X-Ray\nSpectrometry\nE 1B 571 \u2014 Adhesion of Metallic Coatings\nE 10 \u2014 Standard Test Method for Brinell Hardness for\nMetallic Materials"),(0,i.yg)("p",null,"1 American Society for Testing Materials, 100 Barr Harbor Drive,\nWest Conshohoken, PA 19428-2959\nE  384  \u2014  Standard  Test  Methods  for  Microhardness  of\nMaterials\n3. 3  Federal Specifications\n2"),(0,i.yg)("p",null,"QQ-S-365  \u2014  Silver  Plating,  Electrodeposited,  General\nRequirements for\nQQ-S-571  \u2014  Solder,  Tin  Alloy:  Tin  Lead  Alloy,  and\nLead Alloy\n3. 4  Military Specifications\n2\nMIL-G-45204 \u2014 Gold Plating, Electrodeposited\nMIL-P-81728 \u2014 Plating, Tin Lead, Electrodeposited\nMIL-STD-883  \u2014  Test  Methods  and  Procedures  for\nMicroelectronics\nMIL-T-10727  \u2014  Tin  Plating;  Electrodeposits  or  Hot-\nDipped, for Ferrous and Non-Ferrous Metals\n4  Application\n4. 1  Table 1 lists recommended fin ishes for copper and\nnickel/iron alloys.\n4. 1.1   Silver  is  approved  as  a  lead  fin ish  for  all  alloys\nbut  only  for  internal  processing.  When  shipped  to  a\ncustomer,  silver  must  be  removed  and  replaced  by  tin\nlead.\n4. 1.2   Gold  plate  is  usable  in  sockete d  applications  as\nwell  as  in  soldered  applications.  Hardness,  grain  size,\nand    other    properties    shall    be    specified    on    the\nprocurement drawing.\n4. 1.3  Solder, as used in this specific ation, refers to tin\nlead  as  63/37  or  60/40  unless  otherwise  specified  and\nagreed  upon  between  user  and  supplier,  and  stated  on\nprocurement drawings.\n4. 1.4   \u201cTinning\u201d  is  a  generic  term  (pr i marily  used  in\nuser  industries)  and  means  hot  solder  dip  (near  60/40\ntin lead) and not an application of tin.\n4. 2    Composition,   limits,   mechanic al   and   physical\nproperties,    and    dimensions    and    tolerances    for\nleadframes are stated in SEMI G4 and SEMI G18.\n4. 3  Lead finish details are stated in  Section 5."),(0,i.yg)("p",null,"2 Military Standards, Naval Publications and Forms Center, 5801\nTabor Ave., Philadelphia, PA  19120"),(0,i.yg)("p",null,"SEMI G20-96 \xa9 SEMI 1980, 19962\n5  Lead Finish\n5. 1  Tin Electroplate\n5. 1.1   Composition  \u2014  The  tin  shall  n ot  be  less  than\n99. 8%  pure  tin  and  shall  not  contain  more  than  0.1%\ncarbon.  The  deposit  is  Type  I  as  defined  in  MIL-T-"),(0,i.yg)("h1",{id:"10727"},"10727"),(0,i.yg)("ol",{start:10727},(0,i.yg)("li",{parentName:"ol"},"Table 1  Alloys\nFinish Iron\nAlloys\nFinish Copper\nAlloys\nTin MIL-T-10727\nTin (over base metal)XX\nAcceptable Undercoats")),(0,i.yg)("h1",{id:"1"},"1"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"CopperXX")),(0,i.yg)("h1",{id:"2"},"2"),(0,i.yg)("ol",{start:2},(0,i.yg)("li",{parentName:"ol"},"NickelXX\nTin Lead (Sn/Pb)\nMIL-P-81728\nTin Lead (over base metal)XX\nSn/Pb\nAcceptable Undercoats"),(0,i.yg)("li",{parentName:"ol"},"CopperXX"),(0,i.yg)("li",{parentName:"ol"},"NickelXX\nSolder Dip (Sn/Pb)\nQQ-S-571\nSolder Dip (over base metal)XX\nAcceptable Undercoats"),(0,i.yg)("li",{parentName:"ol"},"CopperXX"),(0,i.yg)("li",{parentName:"ol"},"NickelXX")),(0,i.yg)("h1",{id:"3"},"3"),(0,i.yg)("ol",{start:3},(0,i.yg)("li",{parentName:"ol"},"SilverXX\nGold MIL-G-45204\nGold (over base metal)X\nAcceptable Undercoats"),(0,i.yg)("li",{parentName:"ol"},"NickelXX"),(0,i.yg)("li",{parentName:"ol"},"Copper FlashX\nSilver QQ-S-365\nSilver (over base metal)XX\nAcceptable Undercoats"),(0,i.yg)("li",{parentName:"ol"},"CopperX"),(0,i.yg)("li",{parentName:"ol"},"GoldX"),(0,i.yg)("li",{parentName:"ol"},"1.2 Characteristics   \u2014   The   procedu re   used   for\nevaluating the tin coating and the general requirements\nfor  the  coating  shall  comply  with  ASTM  B  545  or  the\nlatest current revision, except where noted below."),(0,i.yg)("li",{parentName:"ol"},"1.3  Thickness \u2014 The plated coatin g as measured on\nthe  major  flat  of  the  leads  shall  be  a  minimum  of  5\nmicrometers (200 microinches)."),(0,i.yg)("li",{parentName:"ol"},"1.4   Appearance  \u2014  The  surface  tex ture  of  the  tin\nshall be non-reflective matte finish."),(0,i.yg)("li",{parentName:"ol"},"1.5  Hardness \u2014 None specified."),(0,i.yg)("li",{parentName:"ol"},"1.6   Preservation  \u2014  Preservation  c oating,  if  desired\nand  agreed  upon  by  user  and  supplier,  is  acceptable.\n(Example:  Stearic  acid  solution  in  xylol  as  defined  in\nMIL-T-10727.)"),(0,i.yg)("li",{parentName:"ol"},"2  Tin Lead (SnPb) Electroplate"),(0,i.yg)("li",{parentName:"ol"},"2.1   Composition  \u2014  Major  constitu ents  shall  be  tin\nlead with minor impurities. Range of major constituents\nshall be:\nTin60%\u201495%\nLead5%\u201440%"),(0,i.yg)("li",{parentName:"ol"},"2.2  Purity and Application \u2014 Per  MIL-P-81728."),(0,i.yg)("li",{parentName:"ol"},"2.3    Thickness   \u2014   Shall   be   a   minim um   of   5\nmicrometers  (200  microinches)  measured  on  the  major\nflat of the leads."),(0,i.yg)("li",{parentName:"ol"},"2.4  The surface of the tin lead sha ll be non-reflective\nmatte finish."),(0,i.yg)("li",{parentName:"ol"},"2.5  Hardness \u2014 None specified."),(0,i.yg)("li",{parentName:"ol"},"3  Tin Lead Solder-Dip"),(0,i.yg)("li",{parentName:"ol"},"3.1  Composition \u2014 60/40 or 63/37 ."),(0,i.yg)("li",{parentName:"ol"},"3.2   Purity  \u2014  As  per  Federal  Spec ification  QQ-S-")),(0,i.yg)("h1",{id:"571"},"571"),(0,i.yg)("ol",{start:571},(0,i.yg)("li",{parentName:"ol"}),(0,i.yg)("li",{parentName:"ol"},"3.3    Thickness   \u2014   Shall   be   a   minim um   of   5\nmicrometers  (200  microinches)  as  measured  on  the\nmajor flat of the leads."),(0,i.yg)("li",{parentName:"ol"},"3.4    Process   Conformance   \u2014   Sold er   coating   is\napplicable as shown in Table 1. In addition, the coating\nis acceptable as follows:"),(0,i.yg)("li",{parentName:"ol"},"Over  the  electroplated  tin  or  tin  lead  as  per  Section"),(0,i.yg)("li",{parentName:"ol"},"1 or 5.2."),(0,i.yg)("li",{parentName:"ol"},"Over the electroplated silver as per Section 5.4."),(0,i.yg)("li",{parentName:"ol"},"Over the electroplated gold as per Section 5.5."),(0,i.yg)("li",{parentName:"ol"},"3.5   Appearance  \u2014  Surface  shall  b e  smooth  and\ncontinuous."),(0,i.yg)("li",{parentName:"ol"},"3.6  Hardness \u2014 None specified."),(0,i.yg)("li",{parentName:"ol"},"4  Silver Electroplate"),(0,i.yg)("li",{parentName:"ol"},"4.1  Composition \u2014 Silver electrop late shall be semi-\nbright,  Type  II  as  per  Federal  Specification  QQ-S-365,\nGrade   B,   (without   supplementary   tarnish   resistant\ntreatment)."),(0,i.yg)("li",{parentName:"ol"},"4.2    Thickness   \u2014   Shall   be   a   minim um   of   1.25\nmicrometers   (50   microinches)   as   measured   on   the\nmajor flat of the leads, in accordance with SEMI G56.")),(0,i.yg)("p",null,"SEMI G20-96 \xa9 SEMI 1980, 19963\n5. 4.3   Appearance   \u2014   Smooth   and   co ntinuous   and\nsemi-bright  with  minimum  discoloration  as  measured,\nin accordance with SEMI G55.\n5. 4.4   Hardness  \u2014  Hardness  shall  be   between  90  and\n135  on  the  Brinell  Hardness  Scale,  in  accordance  with\nASTM E 10.\n5. 4.5  Additional Processing\n5. 4.5.1  Due to chemical reactions, silv er electroplated\nsurfaces  should  be  protected  from  sulfur  and  sulfur\nbearing  materials  such  as  note  paper,  cardboard,  and\nother like materials. Sulfur-free papers shall be used for\npacking.\n5. 4.5.2  Prior to shipment to a user, dev ices with silver\nelectroplated  leads  shall  have  the  silver  removed  and\nreplaced  with  tin  lead  coated  leads,  unless  accepted  by\ncontract.\n5. 5  Gold Electroplate\n5. 5.1  Composition  \u2014  Gold  plating  s hall  be  applied  in\naccordance  with  MIL-G-45204  in  any  and  all  of  the\nfollowing grades depending on application.\nType I- 99.7 Percent minimum\nType II- 99.0 Percent minimum\nType III- 99.9 Percent minimum\nNOTE 1: Type II is suitable for socketing application only.\n5. 5.2    Thickness   \u2014   Shall   be   a   minim um   of   1.25\nmicrometers   (50   microinches)   as   measured   on   the\nmajor flat of the leads.\n5. 5.3   Appearance  \u2014  Appearance  of   surface  shall  be\nsmooth   and   continuous.   Attributes   and   defects   are\nspecified in MIL-G-45204 (workmanship paragraph).\n5. 5.4   Purity  \u2014  Composition  limits  a re  as  specified  in\nSection 5.5.1 above. Individual metallics in the deposit\nshall   not   exceed   0.1%.   Metallic   hardening   agents,\npurposely  added  to  adjust  a  plating  bath  to  specified\nhardness, are not considered as impurities.\n5. 5.5     Hardness    \u2014    Depending    on    Ty pe    and\nApplication,    hardness    is    specified,    using    Knoop\nindenter  in  the  following  categories  (testing  shall  be  in\naccordance with ASTM E 384):\nTypeGradeHardness (Knoop)\nIA90 max\nB91\u2014129\nC130\u2014200\nIIB91\u2014129\nC130\u2014200\nD201 and over\nIIIA90 max\nNOTICE:  These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G21-94 \xa9 SEMI 1980, 19961\nSEMI G21-94\nSPECIFICATION FOR PLATING INTEGRATED CIRCUIT LEADFRAMES\n1  Preface"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1     Purpose    \u2014    This    specification     details    the\nrequirements  for  plating  layers  on  leadframes  intended\nfor use in platic semiconductor packages. It is intended\nas a design guideline."),(0,i.yg)("li",{parentName:"ol"},"2   Scope  \u2014  The  specifications  an d  test  procedures\ndetailed in this document apply to all plating applied to\nthe  internal  section  of  leadframes.  External  leadframe\nfinishes are not included."),(0,i.yg)("li",{parentName:"ol"},"3  Units  \u2014  U.S.  Customary  (inch -pound)  or  SI  units\nmay   be   used   at   the   customer's   discretion.   This\nspecification  uses  U.S.  Customary  units  as  the  prime\nunit.\n2  Referenced Documents"),(0,i.yg)("li",{parentName:"ol"},"1   Applicable  Documents  \u2014  To  a void  conflicts,  the\norder  of  precedence  when  ordering  plated  leadframes\nshall be as follows:\nPurchase Order\nCustomer\u2019s Leadframe Drawing\nThis Specification\nReferenced Documents\nRelated Documents"),(0,i.yg)("li",{parentName:"ol"},"2  Referenced Documents"),(0,i.yg)("li",{parentName:"ol"},"2.1  SEMI Specifications\nSEMI  G4  \u2014  Integrated  Circuit  Leadframe  Materials\nused in the Production of Stamped Leadframes\nSEMI  G18  \u2014  Materials  Used  in  the  Production  of\nEtched Leadframes for Semiconductor Devices\nSEMI \u2014 All leadframe specifications"),(0,i.yg)("li",{parentName:"ol"},"2.2  ASTM Specifications\n1\nB  847  \u2014  Test  Method  for  Measurement  of  Metal  and\nOxide      Coating      Thicknesses      by      Microscopic\nExamination of a Cross-Section\nB   567   \u2014   Method   for   Measurement   of   Coating\nThickness by the Beta Backscatter Method\nB 568  \u2014  Method  for  Measuring  Coating  Thickness  by\nX-Ray Spectrometry")),(0,i.yg)("p",null,"1 American Society of Testing and Materials, 100 Barr Harbor Drive,\nWest Conshohoken, PA 19428-2959\nE  384  \u2014  Standard  Test  Method  for  Microhardness  of\nMaterials\nF 1269 \u2014 Test Methods for Destructive Shear Testing\nof Ball Bonds\n2. 2.3  Military and Federal Specifica tions\n2\nMIL-C-14550  \u2014 Copper Plating, Electrodeposited\nMIL-G-45204 \u2014 Gold Plating, Electrodeposited\nMIL-T-10727  \u2014  Tin  Plating,  Electrdeposits  or  Hot\nDipped, for Ferrous and Non-Ferrous Metals\nMIL-STD-883  \u2014  Test  Methods  and  Procedures  for\nMicroelectronics\nQQ-N-290 \u2014 Nickel Plating, Electrodeposited\nQQ-S-3651       \u2014       General       Requirements       for\nElectrodeposited Silver Plating\n2. 3  Related Documents\n2. 3.1  Military and Federal Specifica tions\nMIL-P-81728      \u2014      Plating      Tin/Lead      (Sn/Pb)\nElectrodeposited\nMIL-STD-105  \u2014  Sampling  Procedures  and  Tables  for\nInspection by Attributes\nMIL-STD-202   \u2014   Test   Methods   for   Electronic   and\nElectrical Component Parts\nMIL-S-19500       \u2014       General       Specification       for\nSemiconductor Devices\n2. 3.2  ISO Standards\n3\nISO-3497 \u2014 Metallic Coating Measurement of Coating\nThickness, X-Ray Spectrometry Method\n3  Terminology\n3. 1  finish (plating)  \u2014 The final p lating layer.\n3. 2   resin  bleed-out  (die  attach)  \u2014   The  surface  creep\nof a resin used for die attach beyond the outer perimeter\nof  the  bulk  of  the  resin  (filler).  For  a  given  resin\nformulation, the resin creep may be exacerbated by the\nmicro-structure   and   cleanliness   of   the   die   attach\nsurface."),(0,i.yg)("p",null,"2 Military Standards, Naval Publications and Form Center, 5801\nTabor Ave., Philadelphia, PA 19120\n3 ANSI, 1430 Broadway, New York, NY 10018"),(0,i.yg)("p",null,"SEMI G21-94 \xa9 SEMI 1980, 19962\n4  Ordering Information\nPurchase    orders    for    material    furnished    to    this\nspecification shall include the following information:\n4. 1  Leadframe drawing showing th e areas to be plated\nand tolerances for the location.\n4. 2  Plating Metal, Type, and Grad e \u2014 Underplate and\nfinish plate.\n4. 3  Plating(s) thickness and tolera nce.\n4. 4  Certification or Test Report re quirements.\n4. 5  Reference to this specification .\n4. 6     Any    additions    to    or    variations     from    this\nspecification.\n5  Materials\n5. 1   Base  Material  \u2014  See    SEMI  G 4  and  G18  for\nleadframe base metal specifications.\n5. 2   Underplates  \u2014  When  underpl ates  are  specified,\nthe materials specified in Table 1 shall be used.\nTable 1  Underplates\nPlatingsType Grade   SpecificationsSpecifications\nNickelQQN-290\nCopperMIL-C-14550\nGoldIIIAMIL-G-45204\nSilverI, II, IIIBQQ-S-365\n5. 3   Finish/Underplates  \u2014  The  rec ommended  finish\nplating options for copper and nickel-iron alloys and the\nsuggested underplates are show in Table 2.\nTable 2  Undercoat Finishes\nFinishCopper Alloys\nNickel/Iron\nAlloy\nGold MIL-G-45204\nOver Base MaterialX\nAcceptable Underplate\nNickel",(0,i.yg)("em",{parentName:"p"},"XX\nSilver QQ-S-365\nOver Base MaterialX\nAcceptable Underplate\nGoldX\nCopperXX\nTin MIL-T-10727\nOver Base MaterialXX\nAcceptable Underplate\nFinishCopper Alloys\nNickel/Iron\nAlloy\nNickel\nXX\nCopperXX\nCopper MIL-C-14550\nOver Base MaterialXX\nAcceptable Underplate\nNickel QQN-290\nOver Base MaterialXX\nAcceptable Underplate\nPalladium\nOver Base Material\nAcceptable Underplate NickelXX\nCopperXX\n"),"Copper strike may be used under nickel.\n6  Sampling\n6. 1   The  sampling  plan  shall  be  agr eed  between  user\nand supplier.\n7  Equipment\n7. 1  Beta Backscatter system.\n7. 2  Die Attach equipment.\n7. 3   Eutectic  Die  Attach  heater  blo ck  or  hot  plate\ncapable of 450\xb0C \xb1 10\xb0C.\n7. 4    Microscope   10\u201330\xd7   magnifica tion   with   45\xb0\nlighting.\n7. 5  Micro Cross-Section equipmen t.\n7. 6  Toolmaker\u2019s Microscope\n7. 7  Wire Bond equipment\n7. 8  X-ray Fluorescence system\n7. 9  Solderability equipment\n8  Incoming Inspection\nIf incoming inspection is performed, materials shall be\ninspected in the following sequence:\n8. 1  Visual Inspection\n8. 2  Surface Finish\n8. 3  Plating Area and Thickness\n8. 4  Plating Quality \u2014 Heat Test a nd Adhesion Test\n8. 5 Functional Tests\n8. 5.1  Die Attach"),(0,i.yg)("p",null,'SEMI G21-94 \xa9 SEMI 1980, 19963\n8. 5.2  Wire Bond\n8. 5.3  Solderability\n8. 6  Plating Hardness\n9  Test Methods\n9. 1  Visual Inspection\n9. 1.1  Visually inspect the plated are a using a binocular\nmicroscope,    at    10\xd7\u201330\xd7    magnification    for    the\nfollowing rejectable conditions.\n9. 1.1.1   Any  bare  spots  or  missing  plat ing  in  critical\nareas  as  defined  by  the  coined  areas  or  minimum  flat\nwire    bond    area    in    the    appropriate    leadframe\nspecification.\n9. 1.1.2  Any peeling or blistered platin g.\n9. 1.1.3   Any  nodules  in  critical  area  as   defined  in\n9. 1.1.1.\nNote  1:  Nodules  not  exceeding  0.0005"  (0.0381  mm)  in  a\nsurface dimension and 0.0005" (0.0127 mm) in height in non-\ncritical  areas  are  allowed  providing  there  are  no  more  than\none per internal lead finger or six (6) per leadframe.\n9. 1.1.4  Any pits which exceed 0.0003 " (0.008 mm) in\ndepth or 0.0005" (0.0127 mm) in a surface dimension in\ncritical areas or 0.001" (0.0254 mm) in depth or 0.002"\n(0.051 mm) in a surface dimension in non-critical areas.\n9. 1.1.5   Any  scratches  or  scrapes  in  the   metallization\nplating which expose underplate or base material.\n9. 1.1.6  Any scratches or scrapes in cri tical areas which\ncause  a  build  up  of  material  in  excess  of  0.0005"\n(0.0127 mm) in height.\n9. 1.1.7  Any foreign material, contami nation, oxidation\nor tarnish.\n9. 2  Surface Finish\n9. 2.1    The   surface   finish   or   brightnes s   shall   be\ninspected according to procedures agreed upon between\nvendor and customer.\n9. 3  Plating Area and Thickness\n9. 3.1  Plating Area\n9. 3.1.1   Using  a  toolmaker\u2019s  microscop e  determine  if\nspot   plated   areas   meet   the   requirements   of   the\nleadframe drawing for position and size tolerance.\n9. 3.2  Thickness\n9. 3.2.1     Plating    thickness    shall    be    mea sured    at\nlocations    agreed    between    vendor    and    customer\naccording  to  procedures  detailed  in  ASTM  B  487,\nASTM B 567, or ASTM B 568.\nNote  2:  Only  use  ASTM  B  487  for  thicknesses  greater  than\n100 micro-inches (0.0025 mm).\n9. 4  Plating Quality \u2014 Heat Test a nd Adhesion Test.\n9. 4.1   Copper  Plate  \u2014  Test  accordin g  to  procedures\nagreed between vendor and customer.\n9. 4.2  Gold and Silver Plate\n9. 4.2.1   Submit  gold  plated  samples  to   450\xb0C  +  10\xb0C\nfor two (2) minutes in air on a die attach heater block or\nhot  plate  and  silver  plated  samples  to  300\xb0  C  +  10\xb0  C\nwith the same conditions.\nNote  3:  For  silver  plating  thicknesses  less  than  100  micro-\ninches  (0.0025  mm),  heat  testing  is  not  valid  unless  an\nalternate  time  and  temperature  is  agreed  upon  between  the\nvendor and the customer.\n9. 4.2.2     Visually    inspect    the    plating    un der    the\nmicroscope  set  at  10\xd7  magnification  for  blistering,\npeeling, and discoloration.\nNote 4: For gold plating, discoloration after the heat testing is\nonly  allowable  if  the  fold  plate  thickness  is  less  than  20\nmicro-inches (508 microns) by design.\nNote 5: 30\xd7 magnification may be used for confirmation.\n9. 4.2.3   Place  a  strip  of  tape  across  the   plated  area.\nPress firmly with fingertips or another smooth object.\n9. 4.2.4   Peel  the  tape  quickly  off  the  pl ated  surface.  If\nthere is any plating on the tape the component shall be\nrejected.\n9. 4.3   Nickel  Plate  \u2014  Test  according   to  procedures\nagreed between vendor and customer.\n9. 4.4  Palladium Plate \u2014 Test accor ding to procedures\nagreed between vendor and customer.\n9. 4.5  Tin Plate \u2014 Test according to  procedures agreed\nbetween vendor and customer.\n9. 5  Functional Tests\n9. 5.1  Die Attach\n9. 5.1.1   Sample  die,  using  a  resin  agree d  between\nvendor   and   customer,   shall   be   attached   to   plated\nleadframes.\n9. 5.1.2   Die  shear  tests  shall  be  perform ed  per  MIL-\nSTD-883, Method 2019 or to a method agreed between\nvendor and customer.\n9. 5.1.3  Resin bleed-out shall not exce ed 0.010" (0.254\nmm).\nNote   6:   Control   samples   from   a   previously   accepted\nleadframe lot shall be tested at the same time, using the same\nresin batch, for comparison.'),(0,i.yg)("p",null,"SEMI G21-94 \xa9 SEMI 1980, 19964\n9. 5.2  Wire Bond\n9. 5.3   Sample  leadframes  shall  be  bo nded  using  wire\nand procedures agreed between vendor and customer.\n9. 5.3.1   Wires  and  bonds  shall  be  teste d  according  to\nMIL-STD-883, Method 2011, and/or ASTM F 1269 by\nagreement between vendor and customer.\n9. 5.4  Tin Plate Solderability\n9. 5.5  The solderability or alloying c apability of the tin\nplate shall be evaluated per procedures agreed between\nvendor and customer.\n9. 6  Plating Hardness\n9. 6.1    Where   required   for   verification    of   results\nobtained  in  other  tests,  the  plating  hardness  shall  be\nmeasured per ASTM E 384.\n10  Certification\n10. 1   Upon  request  by  the  customer   in  the  purchase\norder,  a  vendor\u2019s  certification  that  the  plating  was\nperformed    and    tested    in    accordance    with    this\nspecification,  together  with  a  report  of  the  test  results,\nshall   be   furnished   at   the   time   of   shipment.   This\ncertification does not remove the vendor's responsibility\nfor   discrepant   product   subsequently   found   by   the\ncustomer.\n10. 2   When  certification  is  requested ,  the  following\ninformation    shall    be    supplied    as    a    minimum\nrequirement:\n10. 2.1  Vendor Name\n10. 2.2  Purchase Order Number\n10. 2.3  Vendor Lot Number\n10. 2.4  Customer Part Number\n10. 2.5   Plating  Type,  Grade  and  Meas ured  Thickness\nfor Under and Finsh Plates\n10. 2.6   Plating  hardness  if  agreed  betw een  vendor  and\nuser.\n11  Packaging and Marking\n11. 1  Packaging\n11. 1.1    Shipping   containers   and   mater ials   shall   be\nsuitably selected to provide the material with protection\nfrom normal transportation damage risks which include\ncrushing,  abrasion,  spillage,  and  exposure  to  moisture\nand  other  corrosive  gases.  The  inner  packing  materials\nmay be further specified by the customer for cleanliness\nand non-tarnishing issues.\n11. 2  Marking\n11. 2.1   Internal  Packages  \u2014  Each  int ernal  package\nshall be marked as follows:\nVendor\u2019s Name\nCustomer\u2019s Part Number\nCustomer\u2019s Order Number\nVendor\u2019s  Specification  Number  and  Customer\u2019s,  if\nappropriate\nManufacturing Lot Number\nQuantity\nDate of Manufacture\n11. 2.2  External Packages\nCustomer\u2019s Specification Number\nCustomer\u2019s Order Number\nQuantity\nShipping Date\nAny    specific    instructions    for    receiving    dock\npersonnel if requested on the purchase order\n12  Discrepancy Material\n12. 1  Material rejected at incoming  inspection shall be\nsegregated and tagged as rejectable.\n12. 2   The  vendor  shall  be  informed   and  the  returned\ngoods policy activated.\nNote  7:  Samples  showing  the  defects  shall  be  identified  for\nthe  vendor.  If  the  vendor  wishes  to  see  the  samples  before\nreturn  of  the  complete  shipment,  the  material  shall  be  stored\nby  the  customer  in  a  manner  to  prevent  further  damage  or\ndeterioration."),(0,i.yg)("p",null,"SEMI G21-94 \xa9 SEMI 1980, 19965\nNOTICE: These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G22-1296 \xa9 SEMI 1980, 19961\nSEMI G22-1296\nSPECIFICATION FOR CERAMIC PIN GRID ARRAY PACKAGES\n1  Purpose\nThis  specification  defines  the  acceptance  criteria  for\ncofired ceramic pin grid array packages.\n2  Scope\nThis specification includes the visual, dimensional, and\nfunctional requirements for the ceramics PGA package.\n3  Referenced Documents\n3. 1  Military Standards\n1\nMIL-G-45204 \u2014 Gold Plating, Electrodeposited\nMIL-I-23011   \u2014   Iron   Nickel   Alloys   for   Sealing   to\nGlasses and Ceramics\nMIL-PRF-38535  \u2014  Integrated  Circuits  (Microcircuits)\nManufacturing, General Specification for\nMIL-STD-105  \u2014  Sampling  Procedures  and  Tables  for\nInspection by Attributes\nMIL-STD-883  \u2014  Test  Methods  and  Procedures  for\nMicroelectronics\nMIL-STD-1835  \u2014  Interface  Standard  for  Microcircuit\nCase Outlines\nMIL-STD-7883 \u2014 Brazing\nQQ-N-290A \u2014 Nickel Plating\n3. 2  Other Documents\nANSI Y14.5\n2"),(0,i.yg)("p",null,"\u2014 Dimensioning and Tolerancing\nJEDEC   Pub.   No.   95\n3"),(0,i.yg)("p",null,"\u2014   Registered   and   Standard\nOutlines for Semiconductor Devices\n4  Terminology\n4. 1  blister (bubble) ceramic \u2014 An y  separation  within\nthe ceramic which does not expose underlying ceramic\nmaterial.\n4. 2  blister (bubble) metal \u2014 Any l ocalized separation\nwithin  the  metallized  or  between  the  metallization  and\nceramic  which  does  not  expose  underlying  metal  or\nceramic material."),(0,i.yg)("p",null,"1 Military Standards, Naval Publications and Form Center, 5801\nTabor Ave., Philadelphia, PA 19120\n2 ANSI, 1430 Broadway, New York, NY 10018\n3 JEDEC, 2500 Wilson Blvd., Arlington, VA 22201-3834\n4. 3  braze \u2014 An alloy with a melti ng point equal to or\ngreater than 450\xb0C.\n4. 4   burr  \u2014  An  adherent  fragment   of  excess  parent\nmaterial,  either  horizontal  or  vertical,  adhering  to  the\ncomponent surface.\n4. 5   chip  \u2014  A  region  of  ceramic  m issing  from  the\nsurface   or   edge   of   a   package   which   does   not   go\ncompletely  through  the  package.  Chip  size  is  given  by\nits length, width, and depth from a projection of design\nplan form (Figure 1).\nFigure 1\nChip Illustration\n4. 6     cofired    \u2014    A    process    or    techno logy    for\nmanufacturing   products   in   which   the   ceramic   and\nrefractory metallizations are fired simultaneously.\n4. 7    contact   pad   \u2014   That   metallized    pattern   that\nprovides  mechanical  or  electrical  connection  to  the\nexternal circuitry.\n4. 8  crack \u2014 A cleavage or fractur e that extends to the\nsurface  of  a  package.  It  may  or  may  not  pass  through\nthe entire thickness of the package.\n4. 9   delamination  \u2014  The  separatio n  of  the  individual\nlayers of the ceramic.\n4. 10    die   attach   area   \u2014   A   dimensio nal   outline\ndesignated for die attach.\n4. 11   discoloration  \u2014  Any  change  i n  the  color  of  the\npackage  plating  or  metallization  as  detected  by  the\nunaided    eye    which    normally    appears    after    the\napplication of heat per Section 8.7.1.\n4. 12   flatness  \u2014  The  allowable  devi ation  of  a  surface\nfrom  a  reference  plane.  The  tolerance  zone  is  defined\nby  two  parallel  planes  within  which  the  surface  must\nlie.\n4. 13  footprint \u2014 Pin pattern.\n4. 14   foreign  material  \u2014  An  adhere nt  particle  other\nthan parent material of that component."),(0,i.yg)("p",null,'SEMI G22-1296 \xa9 SEMI 1980, 19962\n4. 15    isolation   gap   \u2014   Metal-free   spa ce   between\nconductive areas.\n4. 16    layer   \u2014   A   dielectric   sheet   with    or   without\nmetallization that performs a discrete function as part of\nthe package.\n4. 17     peeling    (flaking)    \u2014    Any    separ ation    of\nmetallization  from  the  base  material  that  exposes  the\nbase material.\n4. 18  pit \u2014 Any unspecified depress ion in the package.\n4. 19   projection  \u2014  An  adherent  frag ment  of  excess\nparent material on the component surface.\n4. 20   pullback  \u2014  A  dimension  cove ring  the  linear\ndistance  between  the  edge  of  the  ceramic  and  the  first\nmeasurable metallization (see Figure 2).\nFigure 2\nMetallization Misalignment\n4. 21   rundown  \u2014  The  linear  distanc e  down  a  vertical\nsurface   from   the   top   to   the   point   of   maximum\nmetallization overhang (see Figure 2).\n4. 22    seal   area   \u2014      A   dimensional   ou tline   area\ndesignated  for  either  metallization  or  bare  ceramic  to\nprovide a surface area for sealing.\n4. 23   seating  plane  \u2014  As  defined  by   the  standoff\nfeatures or the package base plane if no standoff is used\n(see Figure 3).\nFigure 3\nSeating Plane\n4. 24   standoff  \u2014  The  designed  separ ation  between  the\nbase  plane  and  the  seating  plane  created  by  a  physical\nfeature.  Standoff  use,  configuration,  and  placement  is\noptional (see Figure 3).\n4. 25   terminal  \u2014  Metallization  at  th e  point  of  electri\ncal contact to package internal circuitry.\n4. 26  TIR  \u2014 Total indicator reading .\n4. 27   voids  \u2014  An  absence  of  refract ory  metallization,\nbraze, or plating material from a designated area greater\nthan 0.002" (0.051 mm) in diameter.\n5  Ordering Information\nPurchase orders for pin grid array packages furnished to\nthis specification shall include the following items:'),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Drawing number and revision level"),(0,i.yg)("li",{parentName:"ol"},"Certification requirements"),(0,i.yg)("li",{parentName:"ol"},"Quantity")),(0,i.yg)("h1",{id:"4"},"4"),(0,i.yg)("ol",{start:4},(0,i.yg)("li",{parentName:"ol"},"Reference to this document")),(0,i.yg)("h1",{id:"5"},"5"),(0,i.yg)("ol",{start:5},(0,i.yg)("li",{parentName:"ol"},"Any exceptions to print or specifications\n6  Dimensions and Permissi b le Variations\nThe  dimensions  of  the  pin  grid  array  package  shall\nconform  to  the  SEMI  Standards  or  to  the  customer\ndrawing  and  be  within  the  outline  of  the  appropriate\nJEDEC  standard.  Refer  to  MIL-PRF-38535  and  MIL-\nSTD-1835.\n7  Material Parameters\nThe    definitions,    defects,    and    functional    testing\ndescribed   in   this   specification   relate   directly   to   a\nnominal  package  made  with  the  following  materials.\nThey  may  also  be  applicable  to  similar  pin  grid  array\npackages made with other materials."),(0,i.yg)("li",{parentName:"ol"},"1  Ceramic Properties"),(0,i.yg)("li",{parentName:"ol"},"1.1   Materials  \u2014  Alumina  content   90%  minimum.\nBeryllia content to be determined."),(0,i.yg)("li",{parentName:"ol"},"1.2  Color \u2014 Dark or white."),(0,i.yg)("li",{parentName:"ol"},"2  Metal Properties"),(0,i.yg)("li",{parentName:"ol"},'2.1   Metallized  circuits  and  areas  s hall  be  refractory\nmetal     tungsten,     molybdenum,     or     an     approved\nequivalent, 0.0003" (0.00762 mm) minimum thickness.'),(0,i.yg)("li",{parentName:"ol"},'2.2   Finish  shall  be  per  MIL-PRF-3 8535  and  MIL-\nSTD-1835;  Nickel  Plating  (if  designated)  shall  be  per\nQQ-N-290A, 50 \u03bc"\u2013350 \u03bc" (0.0013 mm\u20130.00889 mm).\nGold  plating  shall  conform  to  MIL-G-45204,  Type  III\nand 50 \u03bc"\u2013225 \u03bc" (0.0013 mm\u20130.00508 mm).'),(0,i.yg)("li",{parentName:"ol"},"2.3  Braze shall be per MIL-STD-7 883."),(0,i.yg)("li",{parentName:"ol"},"2.4   Pin  Material  \u2014  Iron  nickel  co balt  alloy  per\nMIL-PRF-38535 and MIL-STD-1835, Type A (Kovar).\nIron  nickel  alloy  per  MIL-PRF-38535  and  MIL-STD-\n1835,  Type  B  (Alloy  42).  Phosphor  bronze  per  ASTM\nB159.")),(0,i.yg)("p",null,'SEMI G22-1296 \xa9 SEMI 1980, 19963\n8  Defect Limits\nA magnification of  10\xd7 to 30\xd7 shall be used to inspect\nthe packages unless otherwise specified.\n8. 1  Ceramic\n8. 1.1  Cracks \u2014 Per MIL-STD-883,  Method 2009.\n8. 1.2  Chips \u2014 (See Figure 1.)\n8. 1.2.1   Edge  \u2014  0.100"  (2.54  mm)  len gth  \xd7  0.030"\n(0.762  mm)  width  \xd7  0.020"  (0.508  mm)  (see  Figure  1,\nA).\n8. 1.2.2   Corner  \u2014 0.030" (0.762 mm)  length \xd7 0.030"\n(0.762  mm)  width  \xd7  0.030"  (0.762  mm)  (see  Figure  1,\nB).\n8. 1.2.3   Chips  cannot  encroach  upon  c ontact  pad  or\nexpose any buried metallization.\n8. 1.2.4  Seal Area \u2014 0.060" (1.52 mm ) length \xd7 0.020"\n(0.508   mm)   width   \xd7   0.020"   (0.508   mm)   depth\nmaximum.\n8. 1.2.5   Chips  cannot  reduce  the  seal  w idth  by  more\nthan 1/3 of the design width.\n8. 2    Package   Flatness   \u2014   0.004   inc h/inch   (0.004\nmm/mm) maximum.\n8. 2.1  Seal Area Flatness\nSeal Area SizeSeal Area Flatness (TIR)\n0. 000" \u2013 0.500" (0 \u2013 12.7 mm)0.002" (0.51 mm)\nMaximum\n0. 501" \u2013 0.750" (12.72 \u2013 19.05 mm)0.003" (0.076 mm)\nMaximum\n0. 751" & greater (19.07 mm)0.004" (0.101 mm)\nMaximum\n8. 2.2  Die Attach Area Flatness\nDie Attach Area Flatness\nDie Attach Area Flatness\n(TIR)\n0. 000" \u2013 0.500" (0 \u2013 12.7 mm)0.002" (0.051 mm)\nMaximum\n0. 501" \u2013 0.750" (12.72 \u2013 19.05 mm)0.0035" (0.088 mm)\nMaximum\n8. 3   Metallization  Voids  \u2014  (Voids   greater  than  0.003"\n(0.075 mm) should be considered.)\n8. 3.1   Seal  Area  \u2014  Maximum  numbe r  of  three  (3)\nvoids   per   seal   ring   allowed.   The   maximum   void\ndimension  is  0.010"  (0.254  mm)  and  voids  must  be\nseparated by a minimum of 0.030" (0.762 mm).\n8. 3.2   Wire  Bond  Finger  \u2014  Be  free  o f  voids  or  bare\nspots  in  the  bonding  area  as  defined  by  customer\ndrawing.\n8. 3.3   Die  Attach  Area  \u2014  Three  (3)  v oids  allowed,\nmaximum 0.010" (0.254 mm) diameter voids separated\nby  a  distance  greater  than  0.010"  (0.254  mm).  Voids\nwithin 0.015" (0.381 mm) of die attach cavity wall shall\nnot be considered as the basis for rejection.\n8. 3.4   Braze  Metallization  \u2014  A  0.010 "  (0.254  mm)\nmaximum diameter void is acceptable, one (1) void per\npad.\n8. 4  Metallization Misalignment \u2014  (See Figure 2.)\n8. 4.1   Metallization  Rundown  \u2014  Inte rnal  cavity  not  to\nexceed 0.010" (0.254 mm) maximum.\n8. 4.2   Wire  Bond  Finger  Pullback  \u2014  0.010"  (0.254\nmm) maximum.\n8. 4.3   Wire  Bond  Finger  Rundown  \u2014  M etallization\nrundown not to exceed 0.010" (0.254 mm) maximum.\n8. 4.4    Pattern   Isolation   \u2014   Minimum    shall   not   be\nreduced by more than 50% of the design.\n8. 5  Pins\n8. 5.1   Pin  Attachment  \u2014  The  pin  mu st  be  within  the\narea  of  the  braze  pad  (fillet  seen  on  all  sides).  The  pin\nmust  be  located  within  0.010"  (0.254  mm)  radius  of\ntrue location with respect to all other pins.\n8. 5.2   Pins  that  are  broken,  missing,   twisted,  or  bent\nmore than 30 \xb0.\n8. 5.3  Pin burrs greater than 0.005" ( 0.125 mm) in any\ndirection.\n8. 6  Plating\n8. 6.1   Any  visual  evidence  of  plating   defects  such  as\nblistering, peeling, voids, or stains.\n8. 6.2  Any plating damage such as sc ratches or marred\nareas that expose underlying base metal.\n8. 7  Components (General)\n8. 7.1  Any visual evidence of corrosi on, contamination,\nor chemical stains on the package component.\n8. 7.2   Any  protrusion,  conductive,  or   non-conductive,\nthat is more than 0.005" (0.125 mm) in height.\n9  Sampling\nSampling  size  must  meet  the  requirements  of  MIL-\nSTD-105  or  MIL-PRF-38535  and  MIL-STD-1835,  or\nas  agreed  to  between  vendor  and  customer.  Single,\ndouble or multiple samples may be used per vendor and\ncustomer agreement.'),(0,i.yg)("p",null,"SEMI G22-1296 \xa9 SEMI 1980, 19964\n10  Test Methods\n10. 1  Mechanical,    Electrical,    and    Th ermal    Test\nMethods \u2014 Per MIL-STD-883 unless otherwise noted.\n10. 1.1   Gold  plating  and  bake  test  of  g old  plated\npackage shall be tested by placing parts on a calibrated\nheater   per   MIL-STD-883,   Method   1008   (excluding\ntemperature).\n10. 1.1.1  Condition A \u2014 450 \xb1 10\xb0C for  two minutes in\nair, or\n10. 1.1.2  Condition B \u2014 470 \xb1 10\xb0C for  one minute in\nnitrogen.\n10. 1.1.3    After   cooling   at   room   tempera ture   the\npackages will be examined for the following criteria:"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Blisters \u2014 None allowed at 10\xd7 magnification."),(0,i.yg)("li",{parentName:"ol"},'Any  non-uniform  color  change  of  the  gold  at  die\nattach pad. Discolorations within edges up to 0.015"\n(.381 mm) from the cavity wall is acceptable.'),(0,i.yg)("li",{parentName:"ol"},"Any   non-uniform   color   change   of   the   bonding\nfingers,  seal  ring  surface,  or  external  pins  is  not\nacceptable."),(0,i.yg)("li",{parentName:"ol"},"There  shall  be  no  flaking  or  peeling  of  the  package\nplating when viewed at 10x magnification."),(0,i.yg)("li",{parentName:"ol"},"Superficial   stains   left   during   drying   or   prior\noperations is not cause for rejection.")),(0,i.yg)("h1",{id:"6"},"6"),(0,i.yg)("ol",{start:6},(0,i.yg)("li",{parentName:"ol"},"Plating adhesion tape test."),(0,i.yg)("li",{parentName:"ol"},"1.2  Lead Pull \u2014 Under the test co ndition of five (5)\npounds  \xb1  one-quarter  (1/4)  pound  pull  at  an  angle  of\n20\xb0   or   less   from   the   pins   vertical   line,   measured\nperpendicular  to  the  package,  there  shall  be  no  visible\nseparation  of  the  braze  joint  under  10x  magnification.\nThis excludes plating."),(0,i.yg)("li",{parentName:"ol"},"1.3    Lead   Fatigue   \u2014   Test   per   MIL -STD-883,\nMethod 2004, Test Condition B2, Section 3.1."),(0,i.yg)("li",{parentName:"ol"},"2  Functional Test Methods"),(0,i.yg)("li",{parentName:"ol"},"2.1  Die Attach Quality \u2014 Destruc tive die shear test\npost  environmental  testing  per  MIL-STD-883,  Method\n2019, Paragraph 3.2C."),(0,i.yg)("li",{parentName:"ol"},"2.2   Wire  Bond  Quality  \u2014  Minimu m  pre-seal  and\npost-seal bond strength test per MIL-STD-883, Method\n2011,  Test  Condition  D.  Reject  for  bonds  which  cause\nplating to lift from the base metal of the bonding fingers\nor fail to meet minimum strength requirement."),(0,i.yg)("li",{parentName:"ol"},"2.3    Solderability   \u2014   Test   per   MIL-S TD-883,\nMethod 2003 (omit aging)."),(0,i.yg)("li",{parentName:"ol"},"2.4   Insulation  Resistance  \u2014  Test  p er  MIL-STD-\n883, Method 1003, Condition D."),(0,i.yg)("li",{parentName:"ol"},"2.5  Hermetic and Environmental T esting per MIL-\nSTD-883."),(0,i.yg)("li",{parentName:"ol"},"2.5.1  The hermetic integrity of the p ackage must be\nmaintained  after  all  environmental  testing.  Hermetic\nchecks shall comply with MIL-STD-883, Method 1014,\nTest Conditions A, B, C, or D."),(0,i.yg)("li",{parentName:"ol"},"2.5.2  Environmental testing shall inc lude but not be\nlimited to the following:"),(0,i.yg)("li",{parentName:"ol"},"Temperature   Cycle   \u2014   MIL-STD-883,   Method\n1010,  Condition  C  without  heat  sink;  Condition  B\nwith heat sink."),(0,i.yg)("li",{parentName:"ol"},"Thermal  Shock  \u2014  MIL-STD-883,  Method  1011,\nCondition  C  without  heat  sink;  Condition  B  with\nheat sink."),(0,i.yg)("li",{parentName:"ol"},"Centrifuge    \u2014    MIL-STD-883,    Method    2001,\nCondition  E.  Y1  axis  only  \u2014  cavity  up;  Y2  axis\nonly \u2014 cavity down (optional)."),(0,i.yg)("li",{parentName:"ol"},"Mechanical Shock \u2014 MIL-STD-883, Method 2002,\nCondition B."),(0,i.yg)("li",{parentName:"ol"},"Vibration     \u2014     MIL-STD-883,     Method     2007,\nCondition A.\nNOTE  1:  Package  applications  requiring  a  heat  sink  attach\nwill require the environmental test requirements (temp. cycle,\nshock,  etc.)  to  be  evaluated  on  an  individual  basis.  The\nmaterial, form factor, and method of attach used for heat sinks\nmay  result  in  severe  stresses  being  induced  on  the  package\nassembly  during  environmental  testing.  Actual  accelerated\ntest  requirements  should  be  based  on  the  expected  product\napplication  environment  and  may  be  less  rigorous  than  those\ntests for packages without heat sinks.\n11  Sequence of Events and I ncoming Testing\nDuring  incoming  inspection  the  sequence  of  testing\nshall be:\nA.  Visual\nB.  Dimensional\nC.  Functional  (typical  functional  tests  which  may  be\napplied):\nDie Attach\nWire Bond\nPre-seal wire pull\nSeal\nHeat sink attach (if applicable)")),(0,i.yg)("p",null,"SEMI G22-1296 \xa9 SEMI 1980, 19965\nEnvironmental Test\nFine    Leak    \u2014    MIL-STD-883,    Method    1014,\nCondition B\nGross   Leak   \u2014   MIL-STD-883,   Method   1014,\nCondition C\nPost-Seal Bond Pull\nRadiography\nDie Shear \u2014 MIL-STD-883, Method 2019\nSolderability \u2014 MIL-STD-883, Method 2003\nNOTE 2: An initial vendor qualification may be performed on\nthe  thermal  and  electrical  characteristics  of  the  package.  The\ncharacteristics tested will be:\nInsulation  Resistance  \u2014  MIL-STD-883,  Method  1003,\nTest Condition D.\nThermal Dissipation \u2014 MIL-STD-883, Method 1012.\n12  Packaging and Marking\n12. 1  Packaging \u2014 Containers  selec ted  shall  be  strong\nenough  and  suitably  designed  to  provide  maximum\nprotection against crushing, spillage, and other forms of\ndamage to the container or its contents to contamination\nfrom  exposure  to  excessive  moisture  or  oxidation  by\ngases.   Packaging   materials   shall   be   so   selected   to\nprevent  any  contamination  of  the  ceramic  components\nparts with fibers or organic particles.\n12. 2  Marking \u2014 The  outer  containe rs  shall  be  clearly\nmarked identifying the customer part number, customer\npurchase  order  number,  drawing  number  (optional),\nquantity, date, and vendor lot number (optional).\nNOTICE:  These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G23-0996 \xa9 SEMI 1980, 19961\nSEMI G23-0996\nTEST METHOD FOR INDUCTANCE OF INTERNAL TRACES OF\nSEMICONDUCTOR PACKAGES\nNOTE: This entire document was revised in 1996.\n1  Purpose\nThis test method describes the measurement method for\nthe   inductance   of   internal   traces   of   semiconductor\npackages.\n2  Scope\n2. 1  This test method is applicable  for the measurement\nof package inductance that is greater than 0.5 nH.\n2. 2  This document describes the m easurement of a pin\ngrid array, one of the package types, as a sample.\n2. 3   This  test  method  is  also  applic able  to  other  types\nof packages.\n2. 4  The inductance in this docume nt is limited to that\nof internal traces only and does not contain the portions\ncontributed  by  the  exposed  areas  such  as  pins  and\nwires.\n2. 5  This document uses SI units.\n3  Limitation\nIt is not practical to apply this test method for fine-pitch\npackages  where  traces  or  pads  (point  A  of  Figure  1)\ncannot be connected to with two probes.\n4  Referenced Documents\nNone.\n5  Terminology\n5. 1  internal inductance (of packag es) \u2014 Inductance of\nthe circuit that comprises the signal path starts from the\nshoulder or in the center of the outside lead (point A of\nFigure  1)  and  ends  at  the  end  of  the  lead  on  the  cavity\nside of the lead (point B of Figure 1). The return path is\nmade  by  tying  all  other  traces  (except  for  the  target\ntrace in the same electric potential) together. The target\ntrace is tied to the return path at the bonding finger (see\nFigure 2).\nFigure 1\nInternal Inductance Measurement\nFigure 2\nConcept of Internal Inductance\n5. 2   four-point  probe  \u2014  The  probe   consists  of  four\ncoaxial   measuring   terminals,   H\nc\n(current   high),   H\np\n(potential high), L\nc\n(current low) and L\np\n(potential low),\nto  measure  impedance.  Independent  coaxial  cables  are\nused  between  the  package  being  measured  and  the\nmeasurement  instrument  to  minimize  the  effect  caused\nby   mutual   inductance   (between   terminals)   and/or\ninterferences  from  the  measured  signals  (see  Figures  3\nand 6).\n6  Summary of Method\nFabricate  the  package  to  be  measured.  Then  measure\nthe inductance of internal traces using the four terminal\nprobe method.\n7  Interference\n7. 1  It is desirable that an operator  who is familiar with\nthe    measuring    system,    measuring    method,    and"),(0,i.yg)("p",null,"SEMI G23-0996 \xa9 SEMI 1980, 19962\nprinciples,  conduct  the  actual  measurement  to  get  the\nbest result.\n7. 2   To  get  an  accurate  measureme nt,  maintain  equal\nprobe angle and distance.\n8  Apparatus\n8. 1  LCR Meter\n8. 1.1  Four terminal probe attachmen t capability\n8. 1.2   Capable  of  measuring  at  the  fr equency  of  10\nMHz or higher\n8. 1.3   Measurement  error  of  less  than   0.1  nH  for  the\nmeasurement range more than 1 nH at the measurement\nfrequency\n8. 2  Four Terminal Probe \u2014 See F igure 3.\nFigure 3\nConfiguration of Four Terminal Probe\n8. 2.1  Residual Inductance \u2014 less th an 1 nH\n9  Material\n9. 1  Copper Plate\n9. 1.1  Plating \u2014 gold\n9. 1.2  Thickness \u2014 2 mm or thicker\n9. 2  Insulator \u2014 such as Teflon\n9. 3  Silver Foil\n9. 3.1  Thickness \u2014 around 50 \u03bcm\n9. 4  Solder or Conductive Paste\n9. 4.1  Resistivity \u2014 10\n-4\n\u2126 \xb7 m or less\n10  Test Specimens\n10. 1  Preparation of Sample \u2014 Con duct the circuit by\nmeasuring the trace as a signal path and the rest, which\nhas  a  different  potential  from  this  signal  path,  will  be\nthe return path, as follows:\n10. 1.1   All  the  bonding  fingers  shall  b e  soldered  or\npasted  together  at  the  bond  finger  area  to  form  a  short\ncircuit.\nNOTE  1:  The  short  circuit  area  shall  be  0.5  mm  from  the  tip\nof the bond fingers. The entire bond fingers shall not be short\ncircuited (see Figure 4).\nFigure 4\nSample Preparation (Part of Bonding Finger)\n10. 1.2  Short all pins or leads except f or the ones with\nthe same potential as the trace being measured.\nNOTE 2: The location for the short circuit shall be as close as\npossible to the bottom of the pins or the braze pad of the leads\nto minimize the inductance caused by the pins or leads.\nNOTE   3:   In   case   of   Pin   Grid   Array   packages,   it   is\nrecommended  to  press  50  \u03bcm  thickness  silver  foil,  which  is\nthe  same  size  of  package,  through  the  pins.  In  case  of  Flat\nPackages, it is recommended to solder silver foil (or a copper\nfoil) at the braze pads of the leads.\n11  Preparation of Apparatus\nBefore    starting    the    measurement,    warm    up    the\ninstruments as specified in the manual.\n12  Calibration\nBefore    starting    the    measurement,    calibrate    the\ninstruments as specified in the manual.\n13  Procedures\n13. 1  Measurement of Residual Indu ctance\n13. 1.1     Set    the    LCR    meter    to    the    induc tance\nmeasurement mode.\n13. 1.2  Measure the inductance by con ducting the four\nterminal probe on the gold plated copper plate as shown\nin Figure 5.\nFigure 5\nMeasurement of Residual Inductance"),(0,i.yg)("p",null,"SEMI G23-0996 \xa9 SEMI 1980, 19963\nNOTE 4: The angle between the potential terminal probe and\nthe  current  terminal  probe  has  to  be  maintained  at  a  right\nangle  (90\xb0).  This  is  to  nullify  the  mutual  interference  caused\nby the magnetic flux.\n13. 2  Measurement of the Resultant  Inductance\n13. 2.1   Place  the  sample  on  the  insula tor  such  as\nTeflon.\n13. 2.2   Set  the  probe  at  the  bottom  of   the  pin  of  the\ntrace being measured and at the closest traces belonging\nto the short circuit as shown in Figure 6.\nFigure 6\nProbing Method\nNOTE  5:  The  probes  H\np\nand  H\nc\nare  attached/placed  onto  the\npins   to   be   measured   and   the   probes   L\np\nand   L\nc\nare\nattached/placed onto the short circuit.\n14  Calculation\n14. 1  The inductance of the internal  trace is calculated\nas follows:\nInternal  Inductance  (nH)  =  Measured  Inductance  \u2014\nResidual Inductance\n14. 2  Round the second digit after th e decimal point to\nthe unit of 0.1 nH.\n15  Report\nThe following information shall be reported:\n\u2022 Brief description of the package\n\u2022 Measurement instrument or system\n\u2022 Measurement frequency\n\u2022 Measurement pin numbers\n\u2022 Inductance  \u2014  Raw  data  as  well  as  the  average  in\ncase of multiple measurements.\n16  Accuracy\nUsing   the   same   samples,   four   different   packaging\nmanufactures  were  tested.  The  following  results  were\nobtained:\nRepeatability \u2014 \xb1 0.2 nH\nReproductibility \u2014 \xb1 0.5 nH\n17  Related Documents\nSEMI G24 \u2014 Test Method for Measuring the Lead-to-\nLead and Loading Capacitance of Package Leads\nSEMI   G25   \u2014   Test   Method   for   Measuring   the\nResistance of Package Leads"),(0,i.yg)("p",null,"SEMI G23-0996 \xa9 SEMI 1980, 19964\nNOTICE:  These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe  user.  Users  are  cautioned  to  refer  to  manufacturer's\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G24-89 \xa9 SEMI 1984, 19961\nSEMI G24-89\nTEST METHOD FOR MEASURING THE LEAD-TO-LEAD AND LOADING\nCAPACITANCE OF PACKAGE LEADS\n1"),(0,i.yg)("p",null,"1 This test method applies to measurements in the range of 1 to 100 pico farands.\n1  Purpose\nThis  document  defines  the  equipment,  materials,  and\nprocedures   used   to   measure   the   lead-to-lead   and\nloading  capacitance  of  package  leads.  Semiconductor\npackages   are   shown   as   examples;   however,   other\npackaging elements can be measured by this method.\n2  Equipment and Materials\n2. 1   Capacitance  meter  which  uses   a  two  probe  plus\nguard  method  with  two  coax  cables,  or  a  meter  which\nutilizes a four probe plus guard method. The four probe\nmethod  requires  four  cables  to  be  modified  to  connect\nto  two  probes  at  the  probe  end  of  the  cables.  Both\nmethods require an 18 awg. or larger insulated wire for\nthe  guard  connection.  Keep  cables  at  minimum  length\n(1  meter)  unless  specified  by  individual  equipment.\nCoaxial  cables  must  be  used  to  connect  the  probes  to\nthe  meter.  Meter  accuracy  \xb1  2%.  The  probe  shields\nmust  be  connected  together.  This  connection  should  be\nshort, approximately one to two inches.\n2. 2    Probe   station   with   two   coax   pr obes   and   one\nregular   probe.   Recommendation:   Micromanipulator,\ntwo  (2)  each  coax  probe  model  44-FPC-6000  with  #5\ncollet, and one each OON-FPC-6000 with #3 collet, or\nequivalent.\n3  Procedure: Lead-to-Lead  Capacitance(See\nFigure 1)\n3. 1   Set  the  instrument  to  measure   at  1  Mhz.  If  the\nequipment  has  a  cable  length  selection  switch,  adjust\nthe switch to the appropriate coax cable length.\nFigure 1\nLead-to-Lead Capacitance\n3. 2  Connect together all the pins in  close proximity to\nthose  being  measured,  for  multi-layer  ceramic  package\npins  should  be  chosen  to  connect  all  traces  adjacent  to\ntraces  being  measured.  Example:  Eight  surrounding\npins  are  connected  for  the  68  lead  pin  grid;  twelve\nsurrounding pins are connected together for the 124 pin\ngrid;  eight  surrounding  pins  are  connected  together  for\nall  flat  packs  (see  Figure  1).  If  there  are  power  planes\nand/or large power buses in the package, their pins must\nbe connected together with the eight or 12 surrounding\npins discussed above.\n3. 3   Place  the  guard  probe  down  on   the  cavity  side  of\nany  one  of  the  eight  or  12  leads  discussed  in  Section\n3. 2, to ensure that they will not affect the measurement.\n3. 4   Place  one  coaxial  probe  appro ximately  1/8  inch\nabove   the   cavity   side   of   one   of   the   leads   to   be\nmeasured.\n3. 5   Place  the  other  coaxial  probe  a pproximately  1/8\ninch  above  the  cavity  side  of  the  other  lead  to  be\nmeasured.\n3. 6   Nulling  Procedure  \u2014  If  using   an  instrument  that\nauto-zeros,    such    as    the    H.P.4275A,    follow    the\ninstrument instructions for capacitance measurement. If\nthis  type  of  instrument  is  not  being  used,  take  the\nreading on the instrument at this point."),(0,i.yg)("p",null,"SEMI G24-89 \xa9 SEMI 1984, 19962\n3. 7    Place   the   probes   down   on   the   l eads   to   be\nmeasured. This should be a vertical movement only.\n3. 8    Take   the   capacitance   reading.    If   using   auto-\nzeroing  equipment,  this  capacitance  measurement  will\nbe used. If not, take the reading from 3.6 and subtract it\nfrom   the   reading   in   3.8   to   derive   the   capacitance\nmeasurement of interest. (See Table 1.)\nTable 1  Capacitance Nulling Procedurefor Non-\nZeroing Equipment\nPins to be\nMeasured\nCapacitance\nReading at\n3. 6\nCapacitance\nReading at\n3. 8\nSubtraction Step to\nDerive Desired\nCapacitance at 3.9\n1 & 2C\n1\nC\n2\nC\n2\n\u2013C\n1\n= C\n3\n3 & 40.050 pf2.130 pf2.130\u20130.050 = 2.080\npf\nFor Auto-Zeroing Equipment:\nPins to be\nMeasured\nCapacitance\nReading at\n3. 6\nCapacitance\nReading at\n3. 8\nSubtraction Step to\nDerive Desired\nCapacitance at 3.9\n5 & 6C\n1\nC\n2\nC\n2\n\u2013C\n1\n= C\n3\n7 & 80.00 pf",(0,i.yg)("em",{parentName:"p"},"2.08 pf2.080\u20130.000 = 2.080\npf\n"),"Follow instrument instructions to read 0.00 pf\n3. 9  Repeat the procedure as requir ed.\n4  Procedure: Loading Capa citance\n(See Figure 2)\n4. 1  Omit guard terminal. Connect  together all the pins\nin close proximity to the one to be measured. Example:\nEight  surrounding  pins  are  connected  together  for  the\n68  pin  grid;  twelve  surrounding  pins  are  connected\ntogether for the 124 pin grid; eight surrounding pins are\nconnected  together  for  all  flat  packs  (see  Figure  2).  If\nthere  are  power  planes  and/or  large  power  buses  in  the\npackage, their pins must be connected together with the\neight or 12 surrounding pins discussed above.\n4. 2   Place  one  coaxial  probe  appro ximately  1/8  inch\nabove the cavity side of any one of the eight or 12 leads\ndiscussed in Section 4.1.\nFigure 2\nLoading Capacitance\n4. 3   Place  the  other  coaxial  probe  a pproximately  1/8\ninch above the cavity side of the lead to be measured.\n4. 4  Continue as in Steps 3.6 to 3.9 .\n4. 5  Overall accuracy with this met hod is \xb1 5%.\nNOTICE: These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,'SEMI G25-89 \xa9 SEMI 1984, 19891\nSEMI G25-89\nTEST METHOD FOR MEASURING THE RESISTANCE OF PACKAGE\nLEADS\n1  Purpose\nThis  document  defines  the  equipment,  materials,  and\nprocedure  used  to  measure  the  resistance  of  leads  in\npackaging  elements.  This  document  uses  a  pin  grid\n(cavity  down)  package  as  one  example  of  the  type  of\npackaging   element   that   can   be   measured   with   the\nmethod  described  herein;  however,  this  measurement\ntechnique  can  be  applied  to  other  geometrics  with\nproper consideration.\n2  Equipment and Materials\n2. 1   D.C.  Ohmmeter  which  uses  th e  four  point  probe\n(Kelvin)  method  with  four  cables.  Minimum  accuracy\nshould be \xb1 4 m\u2126.\n2. 2   Probe  station  with  four  probes .  Probes  should  be\nsuch  that  the  taper  of  the  probe  and  the  diameter  of  its\npoint allow two probes to come together within a 5 mil.\nsquare    without    touching    each    other    elsewhere.\nRecommendation:  Micromanipulator,  four  each,  probe\nnumber OON-FPC-6000 with #3 collet or equivalent.\n3  Procedure\n3. 1   Place  both  probes  of  the  low  s ide  of  the  meter  as\nclose  together  as  possible  on  the  shoulder  or  in  the\ncenter of the outside lead (see Figure 1, Point A).\n3. 2   Place  both  probes  of  the  high  s ide  of  the  meter\nwithin 5 mils of the end of the lead on the cavity side of\nthe lead (see Figure 1, Point B).\n3. 3   Set   the   ohmmeter   scale   to   the   lowest   setting\npossible   without   putting   meter   in   an   \u201cover   range\u201d\nmode.\nFigure 1\nResistance Measurement\n3. 4  Take resistance reading. Overall accuracy with this\nmethod  is  \xb1  20  m\u2126.    This  accuracy  estimate  includes\nbasic      instrumentation      error,      probe      placement\nrepeatability,  and  typical  package  construction  (printed\npattern accuracy).=\n4  Application Note\nReadings  below  100  m\u2126  can  be  made  with  acceptable\nreeatability if considerable care in pleacement is taken.\nFor   example,   in   measuring   a   conductor   made   of\ntungsten 0.010" wide, a 0.010" variation in the distance\nbetween  the  two  sets  of  probes  will  result  in  a  15  m\u2126\nchange in the measured reading.  The same variation in\na gold conductor would result in a 3\u20135 m\u2126 error.\nNOTICE: These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI.'),(0,i.yg)("p",null,'SEMI G26-90 \xa9 SEMI 1983, 19961\nSEMI G26-90\nSPECIFICATION FOR HERMETIC SLAM CHIP CARRIER LIDS\n1  Preface\nThis   specification   covers   the   ceramic   piece   part\ncommonly referred to as a lid, used in the construction\nof   a   hermetic   SLAM   package   with   a   .050"   pad\ncenterline. The SLAM package is covered separately in\nthe SEMI G5 Specification for Ceramic Chip Carriers.\n2  Applicable Documents\nMIL-STD-883\n1'),(0,i.yg)("p",null,"\u2014  Test  Methods  and  Procedures  for\nMicroelectronics\nMIL-M-38510      \u2014      General      Specification      for\nMicrocircuits\nMIL-I-23011 \u2014 Iron Nickel Alloys for Sealing to Glass\nand Ceramic\n3  Selected Definitions\nburr  \u2014  A  fragment  of  excess  material  or  foreign\nparticle adhering to the surface.\nchip \u2014 Region of ceramic missing from the surface or\nedge   of   a   package   which   does   not   go   completely\nthrough  the  package.  Chip  size  is  given  by  its  length,\nwidth  and  depth  from  a  projection  of  the  design  plan-\nform (see Figure 1).\nFigure 1\nChip Illustration\ncrack  \u2014  A  cleavage  or  fracture  that  extends  to  the\nsurface  of  a  package.  It  may  or  may  not  pass  through\nthe entire thickness of the package."),(0,i.yg)("p",null,"1 Military Standards, Naval Publications and Form Center, 5801\nTabor Ave., Philadelphia, PA 19120\nfin \u2014 A fine, feathery-edged projection on the edge or\ncorner of the ceramic.\nglass  flow  \u2014  Heated  just  sufficiently  to  remove  all\nscreen mesh marks visible at 10\xd7 magnification.\noverhang  \u2014  Horizontal  extension  of  glass  from  the\nceramic.\nprojection  \u2014  Raised  portion  of  the  surface  indigenous\nwith the parent material.\npullback  \u2014  Defines  a  dimension  covering  the  linear\ndistance  between  the  edge  of  the  ceramic  and  the  first\nmeasurable  glass  interface  excluding  any  glass  spatter\n(see Figure 2).\nrundown   \u2014   Vertical   extension   of   glass   from   the\nceramic (see Figure 2).\nFigure 2\nGlass Misalignment\nseal area \u2014 A dimensional outline area designated for\nsealing the lid and package together.\nterminal  \u2014  Case  outline  at  point  of  entry  or  exit  of  an\nelectrical contact.\nvoid  \u2014An  absence  of  glass  from  a  designated  glassed\narea on the ceramic surface.\n4  Ordering Information\nPurchase   orders   for   SLAM   lids   furnished   to   this\nspecification shall include the following items:"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Drawing number and revision level"),(0,i.yg)("li",{parentName:"ol"},"Type and color of ceramic"),(0,i.yg)("li",{parentName:"ol"},"Type and thickness of sealing material"),(0,i.yg)("li",{parentName:"ol"},"Length, width, thickness and sealing area"),(0,i.yg)("li",{parentName:"ol"},"Certification"),(0,i.yg)("li",{parentName:"ol"},"Method of test and measurements (see Section 9)")),(0,i.yg)("h1",{id:"7"},"7"),(0,i.yg)("ol",{start:7},(0,i.yg)("li",{parentName:"ol"},"Lot acceptance procedures (see Section 8)")),(0,i.yg)("h1",{id:"8"},"8"),(0,i.yg)("ol",{start:8},(0,i.yg)("li",{parentName:"ol"},"Packaging and marking (see Section 10)")),(0,i.yg)("p",null,'SEMI G26-90 \xa9 SEMI 1983, 19962\n5  Dimensions and Permissi b le Variations\nThe lid dimensions shall conform as specified in Figure\n3 and Table 1.\nFigure 3\nDimensions\nTable 1  Lid Dimensions for 0.050" Pad Centerline\nTerminals\nChip Carrier\nBase\nThickness\n(Reference)   DIM A  DIM B   DIM T   DIM W\nS/R,\nWIDTH\n200. 0200.310   0.230   0.0600.0200.040\n280. 0250.410   0.330   0.0600.0250.040\n440. 0400.500   0.420   0.0650.0250.040\n680. 0400.700   0.560   0.0650.0220.070\n6  Materials\n6. 1  Ceramic\n6. 1.1    Alumina   content   90%   minimu m   or   Beryllia\ncontent 94% minimum.\n6. 1.2  Dark or white.\n6. 2   Sealing  Material  \u2014  As  specifi ed  in  the  ordering\ninformation.\n7  Defect Limits\n7. 1  Ceramic\n7. 1.1  Cracks \u2014 Cracks are not allow ed.\n7. 1.2  Chips\n7. 1.2.1  Corner \u2014 0.762 mm \xd7 0.762 m m \xd7 0.762 mm\n(0.030" \xd7 0.030" \xd7 0.030").\n7. 1.2.2   Edge  \u2014  0.762  mm  \xd7  0.762  mm   \xd7  0.762  mm\n(0.030" \xd7 0.030" \xd7 0.030").\n7. 1.2.3  Chips cannot reduce the seal p ath by more than\n0. 381 mm (0.015") or 10%, whichever is smaller.\n7. 1.3   Burrs,  Projections,  and  Fins  \u2014   Lids  \u2014  0.127\nmm (0.005") maximum.\n7. 1.4  Camber \u2014 0.004 inch/inch. Fo r sizes below one\ninch the maximum camber shall be 0.076 mm (0.003").\n7. 2  Glass\n7. 2.1   Chips  or  Voids  \u2014  There  shall   be  no  chips  or\nvoids after glass flow test.\n7. 2.2  Glass Misalignment \u2014 (As rec eived.)\n7. 2.2.1   External  Overhang  \u2014  0.254  m m  (0.010")\nmaximum.\n7. 2.2.2    External   Rundown   \u2014   30%   of    ceramic\nthickness maximum at maximum material condition.\n7. 2.2.3    Glass   Pullback    \u2014    0.254    mm    ( 0.010")\nmaximum.\n7. 2.2.4    Regardless   of   maximum   allow able   criteria\nstated  above,  the  seal  area  must  not  be  reduced  by\ngreater than 20% of the nominal design width.\n7. 2.3    Glass   thickness   shall   be   measu red   in   four\nlocations.  Measurement  shall  be  made  on  glass  and\nbase  total  thickness.  Base  reference  thickness  shall  be\nmeasured  on  the  same  part  by  removal  of  a  portion  of\nthe glass.\n7. 2.4   Glass  splatter  in  all  areas  may   not  exceed  0.052\nmm (0.002") in height, 0.127 mm (0.005") in diameter,\nwith  a  maximum  of  three  per  0.1"  square  area  on  the\ncavity surface.\n8  Sampling\nSampling  will  be  determined  between  supplier  and\npurchaser.\n9  Test Methods\n9. 1   Sequence  of  Events  and  Funct ional  Testing \u2014\nDuring  functional  testing,  the  sequence  of  testing  shall\nbe:'),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Seal"),(0,i.yg)("li",{parentName:"ol"},"Vapor Content"),(0,i.yg)("li",{parentName:"ol"},"Environmental Testing"),(0,i.yg)("li",{parentName:"ol"},"Fine Leak"),(0,i.yg)("li",{parentName:"ol"},"Gross Leak"),(0,i.yg)("li",{parentName:"ol"},"Torque Test"),(0,i.yg)("li",{parentName:"ol"},"2  Hermetic and Environmental T esting"),(0,i.yg)("li",{parentName:"ol"},"2.1   The  hermetic  integrity  of  the  p ackage  must  be\nmaintained  after  all  environmental  testing.  Hermetic\nchecks shall comply with MIL-STD-883, Method 1014,\nTest Conditions A\n1\n, or B and C."),(0,i.yg)("li",{parentName:"ol"},"2.2    Environmental   testing   shall   inc lude:   Temp\nCycle, MIL-STD-883, Method 1010, Condition C.")),(0,i.yg)("p",null,"SEMI G26-90 \xa9 SEMI 1983, 19963\n10  Packaging and Marking\n10. 1  Packaging \u2014 Containers selec ted shall be strong\nenough  and  suitably  designed  to  provide  maximum\nprotection against crushing, spillage and other forms of\ndamage to the container or its contents. Containers shall\nafford protection of the contents to contamination from\nexposure  to  excessive  moisture  or  oxidation  by  gases.\nPackaging materials shall be so selected to prevent any\ncontamination  of  the  ceramic  component  parts  with\npaper fibers or organic particles.\n10. 2  Marking \u2014 The outer containe rs shall be clearly\nmarked to identify the user stock number, user purchase\norder  number,  drawing  number,  quantity,  vendor  lot\nnumber, and solder glass type.\nNOTICE: These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G27-89 \xa9 SEMI 1985, 19891\nSEMI G27-89\nSPECIFICATION FOR LEADFRAMES FOR PLASTIC LEADED CHIP\nCARRIER (PLCC) PACKAGES\n1  Preface\nThis   specification   is   a   guideline   for   high   volume\nproduction of leadframes for plastic leaded chip carrier\nsemiconductor  packages.  It  is  a  design  guideline  for\npackaging   engineers,   leadframe   stampers   and   mold\nmanufacturers,  and  has  been  developed  to  meet  the\nrequirements of automatic assemblers.\n2  Applicable Documents\n2. 1   Order  of  Precedence  \u2014  To  av oid  conflicts,  the\norder  of  precedence  when  ordering  leadframes  to  this\nspecification shall be as follows:\nPurchase Order\nThis Specification\nReferenced Documents\n2. 2  SEMI Specifications\nSEMI   G4   \u2014   Specification   for   Integrated   Circuit\nLeadframe Material\nSEMI    G10    \u2014    Standard    Method    of    Mechanical\nMeasurement for Leadframes\nSEMI    G18    \u2014    Specification,    Integrated    Circuit\nLeadframe  Materials  Used  in  the  Production  of  Etched\nLeadframes\nSEMI  G21  \u2014  Specification,  Plating  Integrated  Circuit\nLeadframes\n2. 3  Military and Federal Specifica tions\n1\nMIL-STD-105  \u2014  Sampling  Procedures  and  Tables  for\nInspection by Attributes\nMIL-STD-883  \u2014  Test  Methods  and  Procedures  for\nMicroelectronics\n2. 4  ANSI Specification\n2\nY14.5M \u2014 Dimensioning and Tolerancing\n2. 5  JEDEC Publication\n3\nPublication 9b \u2014 Registered and Standard Outlines for\nSemiconductor Devices"),(0,i.yg)("p",null,"1 Military Standards, Naval Publications and Form Center, 5801\nTabor Avenue, Philadelphia, PA 19120\n2 ANSI, 1430 Broadway, New York, NY 10018\n3 JEDEC, 20001 Eye Street N.W., Washington, D.C. 20006\n3  Selected Definitions\nburr \u2014 a fragment of excess material either horizontal\nor vertical attached to the leadframe.\ncamber  \u2014  curvature  of  the  leadframe  strip  edge  (see\nFigure 1).\nFigure 1\nCamber\ncoil  set  \u2014  longitudinal  bowing  of  the  leadframe  (see\nFigure 2).\nFigure 2\nCoil Set\ncoined  area  \u2014  that  area  at  the  tip  end  of  the  bond\nfingers coined to produce a flattened area for functional\nuse (see Figure 3)."),(0,i.yg)("p",null,'SEMI G27-89 \xa9 SEMI 1985, 19892\nFigure 3\nCoined Area\ncrossbow  \u2014  transverse  bowing  of  the  leadframe  (see\nFigure 4).\nfunctional area \u2014 the die attach pad and the lead tips.\nlead  twist  \u2014  angular  rotation  of  bonding  fingers  (see\nFigure 5).\npits  \u2014  shallow  surface  depression  or  craters  in  the\nleadframe material.\nFigure 4\nCrossbow\nFigure 5\nLead Twist\nslug marks \u2014 random dents in the leadframe caused by\nforeign material in the stamping die.\nstamped leadframe terminology \u2014 (See Figure 6.)\ntrue   position   circle   \u2014   the   circle   with   its   center\npositioned   at   the   center   of   the   coined   lead   which\ndefines the design position of the lead tip.\nFigure 6\nPlastic Leaded Chip Carrier Leadframe\n4  Ordering Information\n4. 1   Purchase  orders  for  leadframes   furnished  to  this\nspecification shall include the following information:\n4. 1.1    Current   revision   of   the   leadfra me   drawing\ndetailing  the  base  material  and  the  plating  type(s),\nthickness(es) and area(s).\n4. 1.2  Reference to this specification .\n4. 1.3  Vendor certification requireme nts.\n5  Dimensions\nSee Table 1.\n6  Defect Limits and Parame ters\nNote:  Measurement  methods  are  described  in  SEMI  G10.\nAlternate  methods  may  be  used  as  agreed  to  between  vendor\nand  customer.  The  methods  described  in  SEMI  G10  are\nconsidered   to   be   standard   for   the   purpose   of   solving\ndifferences.\n6. 1  Dimensional Tolerances \u2014 Se e Figure 6.\n6. 2   Minimum  Flat  Wire  Bonding  A rea  \u2014  80%  of\nnominal lead width and 0.635 mm (0.025") in length.\n6. 3  Coined Depth \u2014 0.013 mm (0 .0005") min. to 30%\nof material thickness maximum.\n6. 4  Horizontal Lead   Spacing   and    Location   (Lead\nTips)'),(0,i.yg)("p",null,'SEMI G27-89 \xa9 SEMI 1985, 19893\n6. 4.1  The lead spacing and lead loca tion that can be maintained is a function of the designed lead spacing and lead\nwidth.\nDesign Lead\nWidth\nDesign Lead\nSpace\nMinimum\nLead Sapce\nMinimum True\nPosition Circle Dia.\n\u2265 0.011"\u2265 0.011"0.006"0.007"\n0. 010"0.010"0.005"0.006"\nTolerances for lead designs smaller than .010" should be negotiated between vendor and user.\n6. 4.2   18  -  100  Pin  Lead  Frames  \u2014  Leads  to  be  located  so  that  a  0.007"  diameter  circle  centered  on  the  nominal\ncenter of the coined lead in width and 0.152 mm (0.006") back from lead tip in length shall be totally encompassed\nby the coined area.\nTable 1  Plastic Leaded Chip Carrier Leadframe Standard Dimensions (all dimensions in inches)\nLEAD COUNT18 LD   18 LD   20 LD   28 LD  28 LD  32 LD  44 LD   52 LD   68 LD   84 LD  100 LD  100 LD\nPACKAGE SHAPE\nRect.\nRect.\nStretch  Square  Square   Rect.    Rect.   Square  Square  Square  Square  Square   Square\nJEDEC\nPACKAGEDESIGNATION\nAAABAAABADAEACADAEAF\nNominal Pkg. Width0.290    0.2900.350    0.450   0.350   0.450   0.650    0.750    0.950    1.1501.3501.150\nLength0.425    0.4900.350    0.450   0.550   0.550   0.650    0.750    0.950    1.1501.3501.150\nPROGRESSION0.720    0.7200.780    0.880   0.780   0.880   1.080    1.180    1.400    1.6001.8001.600\nSTRIP WIDTH0.970    1.2300.970    1.070   1.230   1.230   1.230    1.430    1.670    1.8702.0701.870\nTOOLING DIMENSIONS (See Figure 6)\nA0.170    0.1700.200    0.250   0.200   0.250   0.350    0.400    0.500    0.6000.7000.600\nB0.340    0.3400.400    0.500   0.400   0.500   0.700    0.800    1.000    1.2001.4001.200\nC0.530    0.5300.590    0.690   0.590   0.690   0.890    0.990    1.200    1.4001.6001.400\nD0.190    0.1900.190    0.190   0.190   0.190   0.190    0.190    0.200    0.2000.2000.200\nE0.020    0.0200.020    0.020   0.020   0.020   0.020    9.020    0.020    0.0200.0200.020\nF0.050    0.0500.050    0.050   0.050   0.050   0.050    0.050    0.050    0.0500.0500.050\nG0.920    1.1800.920    1.020   1.180   1.180   1.180    1.380    1.620    1.8202.0201.820\nDiameter0.060    0.0600.060    0.060   0.060   0.060   0.060    0.060    0.060    0.0600.0600.060\nMetal Thickness0.010    0.0100.010    0.010   0.010   0.010   0.010    0.010    0.008    0.0080.0080.008\nNote 1:Gate \u2014 All packages; gate on the corner counter-clockwise from pin one.\nNote 2:Dam Bar \u2014 Recommend 0.025 wide with 0.025 space between package and dam bar.\nNote 3:Lead shall meet the JEDEC Quad Package requirements.\n6. 5  Horizontal Die Attach Pad Lo cation \u2014 Die attach pad shall be located within 0.051 mm (\xb1 0.002") on 18-100\npin leads.\n6. 6  Lead Twist \u2014 Shall not exceed  3\xb0 30\' or 0.015 mm (0.0006") per 0.254 mm (0.010") of lead width.\n6. 7  Die Attach Pad Tilt and Flatne ss\n6. 7.1  Tilt \u2014 0.025 mm (0.001") max imum per 2.54 mm (0.100") of length or width in the undepressed state. 0.051\nmm (0.002") maximum per 2.54 mm (0.100") of length or width in the depressed conditions when measuring from\ncorner to corner.\n6. 7.2  Flatness \u2014 0.005 mm (0.0002 ") per 0.100" pad length on 18-100 pin leadframes when measuring from the\ncenter to the average of the four corners. The corners are defined at 0.127 mm (0.005") from each edge.\n6. 8  Die Attach Pad Downset or De pression \u2014 The nominal downset recommended is 0.015" (0.381 mm) \xb1 0.002".\n6. 9  Lead and Die Attach Pad Cop lanarity'),(0,i.yg)("p",null,'SEMI G27-89 \xa9 SEMI 1985, 19894\n6. 9.1   Lead  Planarity  \u2014  The  lead  tip s  shall  be  within\nthe  following  tolerances  of  the  Z  plane  in  the  taped  or\nuntaped condition.\nTable 2  Taped or Untaped Condition\nNo. of LeadsStrip Width\nLead Tip\nCoplanarity\n18 Rect.1.070" - 1.230"\n(27.18 mm - 31.24 mm)\n\xb1 0.003"\n(0.76 mm)\n20 Square0.970"\n(24.64 mm)\n\xb1 0.003"\n(0.076 mm)\n28-521.070" - 1.470"\n(27.18 mm - 37.34 mm)\n\xb1 0.004"\n(0.120 mm)\n64-841.670" - 1.870"\n(42.42 mm - 47.50 mm)\n\xb1 0.005"\n(0.127 mm)\n6. 9.2  Die Attach Pad Planarity  \u2014  T he  die  attach  pad\nshall be within the following tolerances of the Z plane.\n6. 10  Material\n6. 10.1     0.203    mm    (0.008")    material    th ickness\nrecommended for greater than 52 leads.\n6. 10.2     0.254    mm    (0.010")    material    th ickness\nrecommended for 52 lead and below.\n6. 10.3  Nominal thickness tolerances f or both Alloy 42\nand  copper  materials  of  0.203  mm  (0.008")  and  0.254\nmm (0.010") shall be 0.008 mm (\xb1 0.0003").\n6. 10.4   Width  Tolerance  \u2014  0.051  mm   (\xb1  0.002")  for\nboth Alloy 42 and copper.\n6. 11  Coil Set \u2014 Maximum of 0.508  mm (0.020") over\nthe  nominal  strip  length.  Does  not  include  material\nthickness.\n6. 12   Crossbow  \u2014  Crossbow  shall  n ot  exceed  the\nfollowing dimensions:\nNo. of LeadsMaximum Crossbow\n18\u201420\xb1 0.005" (0.127 mm)\n28 - 52\xb1 0.006" (0.152 mm)\n68 - 84\xb1 0.010" (0.254 mm)\n6. 13  Camber \u2014 Shall not exceed 0 .002" over nominal\nstrip lengths of 8 \xb1 2 inches.\nThe  relationship  to  determine  maximum  camber  for\nother lengths is approximated as follows:\nC\n1\nC'),(0,i.yg)("h1",{id:"2-1"},"2"),(0,i.yg)("p",null,'L\n1\n2\nL\n2\n2\n6. 14  Progression \u2014 The progressio n over the nominal\nstrip  length  shall  be  within  0.051  mm  (\xb1  0.002")  and\nnoncumulative.\n6. 15   Burrs  \u2014  Shall  be  firmly  attach ed  and  able  to\nwithstand  a  probe  force  of  10  grams.  Vertical  burrs\ninside the dambar shall not exceed 0.025 mm (0.001").\nVertical  burrs  outside  the  dambar  and  horizontal  burrs\nin any location shall not exceed 0.051 mm (0.002").\n6. 16  Pits and Slugmarks\n6. 16.1   Within  functional  area  and  on   external  leads,\nthere shall be no slugmarks. Pits shall not exceed 0.008\nmm  (0.0003")  in  depth  and  0.013  mm  (0.0005")  in\nlargest surface dimension in these areas.\nAPPLICATION  NOTE:  There  is  a  question  regarding  the\nability   of   material   suppliers   to   meet   this   specification.\nRevision of this specification is under review.\n6. 16.2   In  other  areas,  pits  and  imperfe ctions  shall  not\naffect  leadframe  strength  regardless  of  size  and  shall\nnot  exceed  0.051  mm  (0.002")  in  depth  and  0.127  mm\n(0.005") in largest surface dimension.\n6. 17   Strip  Cut  Off  Location  \u2014  Strip   cut  off  shall  be\nwithin  0.076  mm  (\xb1  0.003")  of  basic  strip  length  (see\nFigure 6).\n6. 18  Coining and Metal Clearance\n6. 18.1  Dimensions shown on drawing s are before coin\ndimensions.\n6. 18.2  Maximum coining bulge shall  not exceed 0.051\nmm  (0.002")  per  edge  and  shall  be  governed  by  metal\nto  metal  clearance  requirements  (lead  to  lead  and  lead\nto pad).\n6. 18.3  Metal to Metal Clearance \u2014 S hall be as agreed\nto between vendor and customer.\n7  Sampling\n7. 1   The  sampling  plan  shall  be  agr eed  upon  between\nvendor and customer.\n8  Packaging and Marking\n8. 1  Packaging  \u2014  Containers  and   packaging  materials\nshall  be  selected  to  provide  protection  against  normal\ntransportation damage risks and spillage. They will also\noffer   protection   from   contamination,   exposure   to\nmoisture, oxidation, and tarnishing.'),(0,i.yg)("p",null,"SEMI G27-89 \xa9 SEMI 1985, 19895\n8. 2  Marking\n8. 2.1 The   following   details   shall   be   n oted   on   the\npacking  slip  attached  to  the  outside  of  the  shipping\npackage:\nVendor Part Number\nCustomer Part Number\nQuantity\nDate\nVendor Lot Number\nUser PO Number\nDrawing Number\nNOTICE: These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G28-0997 \xa9 SEMI 1986, 19971\nSEMI G28-0997\nSPECIFICATION FOR LEADFRAMES FOR PLASTIC MOLDED S.O.\nPACKAGES\n1  Purpose\nThis  specification  defines  the  acceptance  criteria  for\nstamped leadframes for plastic molded S.O. packages.\n2  Scope\nThis   specification   is   a   guideline   for   production   of\nstamped  S.O.  Leadframes  to  be  used  in  plastic  molded\nS.O. packages.\n3  Referenced Documents\n3. 1  SEMI Specifications\nSEMI   G4   \u2014   Specification   for   Integrated   Circuit\nLeadframe Materials used in the Production of Stamped\nLeadframes\nSEMI G9 \u2014 Specification for Stamped Leadframes for\nPlastic Molded Dual-In-Line Semiconductor Packages\nSEMI   G10   \u2014   Standard   Method   for   Mechanical\nMeasurement for Plastic Package Leadframes\nSEMI   G21   \u2014   Specification   for   Plating   Integrated\nCircuit Leadframes\n3. 2  ANSI/ASQC Specifications\n1\nANSI/ASQC  Z1.4  \u2014  Sampling  Procedures  and  Tables\nfor Inspection by Attributes\n3. 3  ANSI Specifications\n2\nANSI Y14.5M \u2014 Dimensioning and Tolerancing\n4  Terminology\n4. 1   burr  \u2014  A  fragment  of  excess   material  either\nhorizontal   or   vertical   adhering   to   the   component\nsurface.\n4. 2  camber \u2014 Curvature of the lea dframe strip edge in\nthe horizontal plane (see Figure 1).\n4. 3   coil  set  \u2014  Longitudinal  bowin g  of  the  leadframe\n(see Figure 2).\n4. 4   coined  area  \u2014  That  area  at  the   tip  of  the  bond\nfingers  flattened  to  produce  an  acceptable  surface  for\nwire bonding (see Figure 3)."),(0,i.yg)("p",null,'1 ASQC, 611 East Wisconsin Avenue, Milwaukee, WI 53202\n2 ANSI, 1430 Broadway, New York, NY 10018\n4. 5   crossbow  \u2014  Transverse  bowin g  of  the  leadframe\n(see Figure 4).\n4. 6  functional area \u2014 The die atta ch pad and the wire\nbond (lead tips) area.\n4. 7   lead  twist  \u2014  Angular  rotation   of  bonding  fingers\n(see Figure 5).\n4. 8  pit \u2014 A shallow surface depre ssion or crater in the\nleadframe material.\n4. 9   slugmarks  \u2014  Random  dents  in   the  leadframe\ncaused by foreign material in the stamping die.\n4. 10   stamped  leadframe  terminolog y  \u2014  (See  Figure\n6. )\n5  Ordering Information\nPurchase orders for leadframes for plastic molded S.O.\npackages  furnished  to  this  specification  shall  include\nthe following items:\na.   Current leadframe specification drawing.\nb.   All  dimensions  and  tolerances  per  ANSI  Y14.5\npractices.\nc.   Material   type   and   physical   characteristics   (see\nSEMI G4).\nd.   Type hardness and thickness of any required plating\n(see SEMI G21).\n6  Dimensions\nSee  Table  1  and  Figure  7  for  standard  dimensions.\nTolerances   shall   be   agreed   between   vendor   and\ncustomer.\n7  Defect Limits and Parame ters (see SEMI\nG10 for measurement methods)\n7. 1  Internal Frame Area\n7. 1.1   Minimum  Flat  Wire  Bonding  A rea  \u2014  80%  of\nnominal lead width and .015" (.381 mm) in length.\n7. 1.2  Coin Depth\n7. 1.2.1   0.008"  (0.20  mm)  material:  0.0 005"  (0.013\nmm) minimum/0.001" (0.02 mm) maximum.\n7. 1.2.2   0.010"  (0.25  mm)  material:  0.0 005"  (0.013\nmm) minimum/0.002" (0.05 mm) maximum.'),(0,i.yg)("p",null,'SEMI G28-0997 \xa9 SEMI 1986, 19972\nNOTE:    Maximum  coin  depth  may  also  be  constrained  by\nminimum  lead  spacing  requirement  given  in  Section  7.1.3.1.\nMinimum  coin  depth  may  also  be  constrained  by  minimum\nbond area requirement given in Section 7.1.1.\n7. 1.3  X-Y Plane Lead Spacing and Location\n7. 1.3.1   Spacing  between  leads  to  be  0 .004"  (0.100\nmm) minimum.\n7. 1.3.2   Leads  to  be  located  so  that  a  0 .007"  diameter\ncircle centered on the nominal center of the coined lead\nin  width  and  0.006"  (0.152  mm)  back  from  lead  tip  in\nlength shall be totally encompassed by the coined area.\n7. 1.4   X-Y  Plane  Die  Attach  Pad  Loc ation  \u2014  Die\nattach pad to be located within \xb1 0.002" (0.051 mm) as\nmeasured  from  the  centerline  of  the  reference  hole  in\nthe side rail.\n7. 1.5  Lead Twist \u2014 Shall not exceed  3\xb030\u2019 or 0.0006"\n(0.015 mm) per 0.010" (0.254 mm) of lead width.\n7. 1.6  Die Attach Pad Tilt and Flatne ss\n7. 1.6.1    Tilt  \u2014  0.001"  (0.025  mm)  max imum  per\n0. 100"  (2.54  mm)  in  the  undepressed  state.  0.002"\n(0.015  mm)  maximum  per  0.100"  (2.54  mm)  in  the\ndepressed condition.\n7. 1.6.2   Flatness  \u2014  To  be  within  0.002 "  (0.051  mm)\nT.I.R.  per  0.100"  (2.54  mm)  when  measured  from  the\ncenter  to  each  of  the  four  corners.  The  corners  are\ndefined at 0.005" (0.127 mm) from each edge.\n7. 1.7   Die  Attach  Pad  Downset  \u2014  \xb1   0.002"  (0.051\nmm) as measured from the center of the pad to a point\non  the  bar  pad  support  strip.  The  nominal  downset\nrecommended  is  0.012"  (0.30  mm)  for  0.010"  (0.25\nmm)  thick  material  and  0.008"  (0.20  mm)  for  0.008"\n(0.20 mm) thick material.\n7. 1.8  Lead and Die Attach Pad Cop lanarity\n7. 1.8.1    The   coplanarity   relationship   is    based   on\nreference to the Z plane (see SEMI G10).\n7. 1.8.2  Lead Planarity \u2014 The lead tip s as measured in\nthe  center  of  the  back,  uncoined  surface  of  the  lead  tip\nshall be located within the following tolerances of the Z\nplane:\nLead Planarity: \xb1 0.004"\n7. 1.8.3   Die  Attach  Pad  Planarity  \u2014  T he  die  attach\npad  when  measured  at  the  center  must  be  within  the\nfollowing tolerances of the Z plane:\nPad Planarity: + 0.003"/-0.005"\n7. 2  External Area and Strip\n7. 2.1  Material\n7. 2.1.1      0.008"     (0.20     mm)     material     thic kness\nrecommended for 0.150" wide packages.\n7. 2.1.2      0.010"     (0.25     mm)     material     thic kness\nrecommended for 0.300" wide packages.\n7. 2.1.3   Nominal  Thickness  \u2014  Toleran ces  shall  be  \xb1\n0. 0003" (0.008 mm).\n7. 2.1.4  Width Tolerance \u2014 \xb1 0.002" ( 0.051 mm).\n7. 2.2   Coil  Set  \u2014  Maximum  of  0.125 "  (3.175  mm)\nmeasured in a free standing state over strip length.\n7. 2.3   Crossbow  \u2014  Crossbow  shall  n ot  exceed  the\nfollowing dimensions:\nMaximum Crossbow: \xb1 0.005" (0.127 mm)\n7. 2.4   Camber  \u2014  Shall  not  exceed  0 .002"  (0.05  mm)\nover  a  gage  length  of  6.00"  (150  mm).  (See  SEMI\nG10.)\n7. 2.5   Progression  \u2014  Should  be  spec ified  along  with\ntolerances on the drawing.\n7. 2.6  Burrs \u2014 Burrs shall be firmly  attached and able\nto  withstand  a  probe  force  of  10  grams.  Vertical  burrs\ninside  the  dambar  shall  not  exceed  0.001"  (0.02  mm).\nVertical  burrs  outside  the  dambar  and  horizontal  burrs\nin any location shall not exceed 0.002" (0.05 mm).\n7. 2.7  Pits and Slugmarks\n7. 2.7.1   Within  functional  area  and  on   external  leads\nthere  shall  be  no  slugmarks.  Pits  shall  not  exceed\n0. 0003"  (0.008  mm)  in  depth  and  0.0005"  (0.013  mm)\nin largest surface dimension in these areas.\n7. 2.7.2    Areas   Other   than   7.2.7.1    \u2014    Pi ts    and\nimperfections    shall    not    affect    leadframe    strength\nregardless  of  size  and  shall  not  exceed  0.002"  (0.05\nmm) in depth and 0.005" (0.127 mm) in largest surface\ndimension.\n7. 2.8  Strip Length Cutoff \u2014 (See SE MI G10.)\n7. 2.8.1   Strip  cutoff  location  and  tolera nce  shall  be\ndetailed on the drawing.\n7. 2.8.2   Overall  strip  length  and  toleran ce  shall  be\ndetailed on the drawing.\n8  Functional Testing\nFunctional testing shall be agreed upon between vendor\nand customer.\n9  Sampling\nSampling  based  on  ANSI/ASQC  Z1.4  shall  be  agreed\nbetween supplier and purchaser.'),(0,i.yg)("p",null,"SEMI G28-0997 \xa9 SEMI 1986, 19973\n10  Packaging, Marking, and P acking List\n10. 1    Packaging   \u2014   The   shipping   co ntainers   and\nmaterials  shall  be  suitably  designed  to  provide  the\nleadframes       with       protection       against       normal\ntransportation damage risks which include crushing and\nspillage,  and  exposure  to  moisture  and  other  corrosive\ngases.\n10. 1.1   The  inner  packaging  materials   for  cut  strips\nmust   not   cause   particulate   contamination   on   the\nleadframes  and  shall  be  clean  room  compatible  as\ndefined by the customer. The leadframes boxes shall be\nvacuum   sealed   in   a   bag   with   a   desiccant.   If   the\nleadframes  are  to  be  delivered  in  coil  form,  the  coil\ndiameter  shall  be  set  in  the  purchase  order  (see  SEMI\nG9).\n10. 2  Marking\n10. 2.1   Internal  Packages  \u2014  Each  int ernal  package\nshall be clearly marked with the following information,\nas appropriate:\na.   Customer\u2019s part number\nb.   Customer\u2019s purchase order number\nc.   Drawing  number  (customer\u2019s  and/or  vendor\u2019s,  as\nrequested by customer)\nd.   Vendor\u2019s shipping lot number\ne.   Quantity\nf.   Date of Manufacture\ng.   Any agreed upon certification data\n10. 2.2   External  Packages  \u2014  The  pac king  list  on  the\noutside   of   the   external   package   shall   contain   the\nfollowing information:\na.   Customer\u2019s part number\nb.   Customer\u2019s purchase order number\nc.   Quantity\nd.   Shipping Date\ne.   Any    specific    instructions    for    receiving    dock\npersonnel\n11  Certification\n11. 1   Upon  request  of  the  customer   in  the  contract  or\npurchase order, a vendor\u2019s certification that the product\nwas  manufactured  and  tested  in  accordance  with  this\nspecification,  together  with  a  report  of  the  test  results\nshall  be  furnished  at  the  time  of  shipment.  However,  if\nthe  customer  does  perform  inspection  and  test  on  a\ncertified  shipment  and  the  product  fails  to  meet  the\nrequirements, the product shall be subject to rejection.\n11. 2   If  the  customer  and  vendor  agr ee,  the  product\nmay    be    certified    as    capable    of    meeting    this\nspecification.   In   this   context,   capable   of   meeting\nsignifies  that  the  vendor  is  not  required  to  perform  all\nthe inspections and tests. However, if the customer does\nperform inspection and test on a certified shipment and\nthe  product  fails  to  meet  the  requirements,  the  product\nshall be subject to rejection."),(0,i.yg)("p",null,'SEMI G28-0997 \xa9 SEMI 1986, 19974\nTable 1\n0. 150 WIDE0.30 WIDE (J-COMPATIBLE)\n81416141618202428\nMATERIAL\nGAGE\n0. 008"\n(0.200 mm)\n0. 008\n(0.200)\n0. 008\n(0.200)\n0. 010\n(0.250)\n0. 010\n(0.250)\n0. 010\n(0.250)\n0. 010\n(0.250)\n0. 010\n(0.250)\n0. 010\n(0.250)\nA    STRIP WIDTH0.600\n(15.2)\n0. 600\n(15.2)\n0. 600\n(15.2)\n0. 720\n(18.30)\n0. 720\n(18.30)\n0. 720\n(18.30)\n0. 970\n(24.60)\n0. 970\n(24.60)\n0. 970\n(24.60)\nB   PROGRESSION0.336\n(8.53)\n0. 336\n(8.53)\n0. 336\n(8.53)\n0. 674\n(17.12)\n0. 674\n(17.12)\n0. 674\n(17.12)\n0. 674\n(17.12)\n0. 674\n(17.12)\n0. 674\n(17.12)\nCTOOLING\nHOLE\n0. 060\n(1.52)\n0. 060\n(1.52)\n0. 060\n(1.52)\n0. 060\n(1.52)\n0. 060\n(1.52)\n0. 060\n(1.52)\nDDAMBAR\nWIDTH 0\n0. 010\n(.250)\n0. 010\n(.250)\n0. 010\n(.250)\n0. 010\n(.250)\n0. 010\n(.250)\n0. 010\n(.250)\nEDAMBAR\nDISTANCE\nFROM CL\n0. 079\n(2.00)\n0. 079\n(2.00)\n0. 079\n(2.00)\n0. 156\n(4.00)\n0. 156\n(4.00)\n0. 156\n(4.00)\n0. 156\n(4.00)\n0. 156\n(4.00)\n0. 156\n(4.00)\nF   LEAD LENGTH\nCL TO LEAD\nRAIL\n0. 167\n(4.24)\n0. 167\n(4.24)\n0. 167\n(4.24)\n0. 322\n(8.18)\n0. 322\n(8.18)\n0. 322\n(8.18)\n0. 322\n(8.18)\n0. 322\n(8.18)\n0. 322\n(8.18)\nGPKG. LENGTH\nBOUNDARY\n0. 098\n(2.49)\n0. 172\n(4.37)\n0. 198\n(5.03)\n0. 181\n(4.60)\n0. 198\n(5.03)\n0. 231\n(5.87)\n0. 255\n(6.48)\n0. 307\n(7.80)\n0. 356\n(9.04)\nHPARTS PER\nSTRIP (STRIP\nLENGTH)\n24\n(8.064)\n24\n(8.064)\n24\n(8.064)\n12\n(8.088)\n12\n(8.088)\n12\n(8.088)\n12\n(8.088)\n12\n(8.088)\n12\n(8.088)\nIPAD\nDOWNSET\n0. 008\n(0.200)\n0. 008\n(0.200)\n0. 008\n(0.200)\n0. 012\n(0.305)\n0. 012\n(0.305)\n0. 012\n(0.305)\n0. 012\n(0.305)\n0. 012\n(0.305)\n0. 012\n(0.305)'),(0,i.yg)("p",null,"SEMI G28-0997 \xa9 SEMI 1986, 19975\nFigure 1\nCamber\nFigure 2\nCoil Set\nFigure 3\nCoined Area"),(0,i.yg)("p",null,"SEMI G28-0997 \xa9 SEMI 1986, 19976\nFigure 4\nCrossbow\nFigure 5\nLead Twist"),(0,i.yg)("p",null,"SEMI G28-0997 \xa9 SEMI 1986, 19977\nFigure 6\nStamped Leadframe Terminology\nFigure 7\nS.O. Leadframe Standard"),(0,i.yg)("p",null,"SEMI G28-0997 \xa9 SEMI 1986, 19978\nFigure 8\nS.O. Leadframe\nNOTICE:   These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the\napplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability\nof the standards set forth herein for any particular application. The determination of the suitability of the standard is\nsolely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,\nproduct  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are\nsubject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G29-1296\nE\n\xa9 SEMI 1986, 2002 1\nSEMI G29-1296\nE"),(0,i.yg)("p",null,"TEST METHOD FOR TRACE CONTAMINANTS IN MOLDING\nCOMPOUNDS\nE\nThis document was editorially modified in September 2002.  Changes were made to Section 5.4 to correct a\ntypographical error.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1      This   specification   defines   the   test   method   for\ndetermination   of   extractable   trace   contaminants   in\nmolding compound.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1      This   test   method   is   suitable   for   all   molding\ncompound  materials  and  may  be  used  by  supplier  and\ncustomers   to   determine   the   trace   contaminants   in\nmolding compound."),(0,i.yg)("li",{parentName:"ol"},"2    This  standard  does  not  purport  to  address  safety\nissues,   if   any,   associated   with   its   use.      It   is   the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  health  practices  and  determine  the\napplicability or regulatory limitations prior to use.\n3  Referenced Documents"),(0,i.yg)("li",{parentName:"ol"},"1  ASTM Documents\n1")),(0,i.yg)("p",null,"ASTM D 1193 \u2014 Specification for Reagent Water\nASTM    D    4327    \u2014    Anions    in    Water    by    Ion\nChromatography\n4  Method Summary\n4. 1      Plastic   molding   compound   material   is   molded,\nground to a defined mesh size, and placed into a sealed\nextraction  vessel  with  de-ionized  water.  Extraction  is\ncarried  out  at  120  \xb1  2\xb0C  for  48  hours.  The  extract  is\nanalyzed for both anionic and cationic impurities.\n5  Sample Preparation\n5. 1      Samples  of  molding  compound  materials  may  be\nobtained  from  either  standard  molding  operations,  or\nprepared in the laboratory.\n5. 1.1   Samples  from  molding  operations  may  include\nmold  runners  post-cured  according  to  manufacturer\u2019s\nrecommendations.\n5. 1.2   To  secure  a  sample in  the  laboratory,  spread  a\nthin  layer  of  uncured  compound  in  a  dedicated  clean"),(0,i.yg)("p",null,"1 American Society for Testing and Materials, 100 Barr Harbor\nDrive, West Conshohocken, Pennsylvania 19428-2959, USA.\nTelephone: 610.832.9585, Fax: 610.832.9555 Website:\n",(0,i.yg)("a",{parentName:"p",href:"http://www.astm.org"},"www.astm.org"),"\nteflon-coated    container.    Cure    and    post-cure    the\ncompound    material    according    to    manufacturer\u2019s\nrecommendations.\n5. 2    Crush  the  cured  material  using  a  suitable  grinding\napparatus,   such   as   Spex   mixer-mill   No.   8000,   or\nequivalent.\nNOTE 1: The grinder used must not generate excess localized\nheat, or else sample decomposition and erroneous results may\nbe generated.\nNOTE  2:  Addition  of  liquid  nitrogen is a suitable method for\neliminating    undesirable    thermal    decomposition    during\ngrinding.\n5. 3  Remove the ground compound and sieve it. Collect\nfor analysis the portion which passes through a 40 mesh\nsize,  but  is  retained  on  a  100  mesh  size  screen.  This\nparticle  size  is  best  suited  for  adequate  extraction  of\nimpurities.\n5. 4    Weigh  10  \xb1  0.1  grams  of  the  powdered  material\nand  place  in  an  extraction  vessel.  Parr  bombs  with\nteflon liners are suitable extraction vessels. Add 100 ml\nde-ionized  water.  Prepare  blank  extraction  vessel  by\nprocessing  it  in  the  same  manner  as  your  sample.\nWeigh the sealed bombs and record their weights. Place\nthe sealed bottles on their sides in an oven at 120 \xb1 2\xb0C\nfor forty-eight (48) hours.\nNOTE 3: Certain compounds may require addition of reagent\ngrade methanol 10% (V:V) to enhance wetting.\n5. 5    At  the  completion  of  forty-eight  (48)  hours  of\nextraction,    allow    the    bombs    to    cool    to    room\ntemperature and reweigh. If the weight loss exceeds 0.5\ngrams  the  sample  should  not  be  used  for  analysis.\nPortion of this extract may be used to generate pH and\nconductivity  data.  Anion  analysis  may  be  performed\nusing  ion  chromatography  or  specific  ion  electrodes.\nCation   analysis   may   be   conducted   using   atomic\nabsorption,        plasma        spectrometry,        or        ion\nchromatography.\nNOTE    4:    It    is    important    to    avoid    contamination    with\nparticulate  matter  in  the  extract  used  for  the  analysis  by  AA,\nICAP,   or   IC.   This   procedure   addresses   determination   of\nextractive species only."),(0,i.yg)("p",null,"SEMI G29-1296\nE\n\xa9 SEMI 1986, 2002 2\n6  Instrumentation Techniques\n6. 1  Measurement of Conductivity\n6. 1.1  Apparatus \u2014 Conductivity Meter Model RC1682\nwith  microconductivity  cell,  industrial  instruments,  or\nequivalent.\n6. 1.2  Measurement  \u2014  Measure  conductivity  of  the\nsample   and   black   solutions.   Calculate   the   specific\nconductance of sample using the following equation:\nL\ns\n= (L\ne"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"L\nb\n) K\nL\ns"),(0,i.yg)("li",{parentName:"ul"},"Specific conductance, S cm\n-1")),(0,i.yg)("p",null,"L\ne"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"Conductance of extract, S\nL\nb"),(0,i.yg)("li",{parentName:"ul"},"Conductance of the blank\nK - Conductivity cell constant")),(0,i.yg)("ol",{start:6},(0,i.yg)("li",{parentName:"ol"},"2  Measurement of pH"),(0,i.yg)("li",{parentName:"ol"},"2.1  Apparatus"),(0,i.yg)("li",{parentName:"ol"},"2.1.1  pH meter (Orion, Model 601, or equivalent)"),(0,i.yg)("li",{parentName:"ol"},"2.1.2  pH standard solutions"),(0,i.yg)("li",{parentName:"ol"},"2.2  Measurement  \u2014  Adjust  pH  meter  indicator  by\nusing  standard  solutions.  Remove  the  electrodes  with\nde-ionized  water  and  dry  with  clean  filter  paper.  Place\nthe   electrodes   into   the   molding   compound   extract.\nAllow the meter to equilibrate. Record the pH value."),(0,i.yg)("li",{parentName:"ol"},"3  Ion  Specific  Electrodes  \u2014  Ion-specific  electrodes\nmay be used for the determination of chloride, bromide,\nsulfate, and phosphate. A separate specific electrode for\neach ion is required and, in some instances, a reference\nelectrode   may   be   necessary   to   complete   the   test.\nIndividual  standards  are  needed  for  each  ion  tested.\nMethodology  recommended  by  the  manufacturer  for\neach  ion  specific  electrode  should  be  closely  followed.\nMeasured   concentrations   corrected   for   blank   value\nshould  be  compared  to  the  known  standards  in  the\nrange  0.1\u2013100  ppm.  Chloride  and  bromide  are  usually\ndetermined,   using   a   solid   state   single   electrode.\nDetermination   of   sulfate   and   phosphate   ions   may\nrequire use of additional buffers and a titration."),(0,i.yg)("li",{parentName:"ol"},"4  Determination     of     Sodium,     Potassium,     and\nAntimony Using Atomic Absorption"),(0,i.yg)("li",{parentName:"ol"},"4.1  Apparatus          \u2014          Atomic          absorption\nspectrophotometer."),(0,i.yg)("li",{parentName:"ol"},"4.2  Standard Solutions"),(0,i.yg)("li",{parentName:"ol"},"4.2.1    Sodium  standard  solutions  0.1,  0.2,  0.4,  0.6,"),(0,i.yg)("li",{parentName:"ol"},"8, 1.0 ppm."),(0,i.yg)("li",{parentName:"ol"},"4.2.2    Potassium  standard  solutions  0.1,  0.2,  0.4,  0.6,"),(0,i.yg)("li",{parentName:"ol"},"8, 1.0 ppm."),(0,i.yg)("li",{parentName:"ol"},"4.2.3    Antimony  standard  solution  0.1,  0.2,  0.4,  0.6,"),(0,i.yg)("li",{parentName:"ol"},"8, 1.0 ppm."),(0,i.yg)("li",{parentName:"ol"},"4.3  Measurement  \u2014  Set  up  instrument  according  to\nmanufacturer\u2019s recommendation. Analyze water extract\nbased  on  the  calibration  curve  prepared  using  standard\nsolutions to obtain concentration of ion of interest."),(0,i.yg)("li",{parentName:"ol"},"4.4  Calculation"),(0,i.yg)("li",{parentName:"ol"},"5    Determination  of  Chloride,  Bromide,  Phosphate,\nSulfate,       Sodium,       and       Potassium       by       Ion\nChromatography"),(0,i.yg)("li",{parentName:"ol"},"5.1  Method  Principle  \u2014  Ion  chromatography  is  a\nform  of  liquid  chromatography  used  in  the  separation\nand quantitation of ions. A filtered aliquot of sample is\ninjected  into  an  Ion  chromatograph.  The  sample  is\npumped  by  the  eluent  stream  through  two  (2)  different\nion exchange columns: a guard column, which serves to\nprotect  the  separator  column  from  residual  particulate\nmatter  and  retain  certain  organics,  and  the  separator\ncolumn,  the  primary  function  of  which  is  to  separate\nanalyzed  ions  based  on  their  affinity  for  the  exchange\nsites of the resin. Both guard column and the separator\ncolumn  are  packed  with  identical  low  capacity  anion\nexchanger  (anion  analysis)  or  cation  exchange  (cation\nanalysis).  The  separated  ionic  species  then  pass  to  a\ndetector  module  consisting  of  a  chemical  suppressor\ndevice and a conductivity cell. The suppressor device is\nused to reduce background conductivity of the eluent to\na  low,  or  negligible  level,  and  convert  analyte  anions\ninto   their   acid   form   or   analyte   cations   into   their\nhydroxide  form.  Thus,  separated  and  modified  ionic\nspecies  are  detected  using  an  electrical  conductivity\ncell. Anions are identified based on their retention time\ncompared   to   the   known   standards.   Quantitation   is\naccomplished by measuring the peak height or area, and\ncomparing  it  to  a  calibration  curve  generated  from\nknown standards.\nNOTE 5: For  recommended  practice  for  ion  chromatography\nanalyses, see instrument manufacturer\u2019s literature and ASTM\nD 4327."),(0,i.yg)("li",{parentName:"ol"},"5.2  Interferences"),(0,i.yg)("li",{parentName:"ol"},"5.2.1    High  levels  of  organic  acids  may  be  present  in\nmolding  compound  extracts.  This  may  interfere  with\ninorganic  anion  analysis.  Two  (2)  common  species,\nformate   and   acetate,   elute   between   fluoride   and\nchloride.   This   may   be   minimized   by   modifying\ninstrument set-up."),(0,i.yg)("li",{parentName:"ol"},"5.2.2        Certain    amines    may    interfere    with    the\ndetermination  of  sodium  or  potassium.  This  may  be\nminimized by using different instrument set-ups.")),(0,i.yg)("p",null,"SEMI G29-1296\nE\n\xa9 SEMI 1986, 2002 3\n6. 5.3  Apparatus\n6. 5.3.1  Ion chromatograph (Dionex or equivalent). The\nchromatograph   shall   be   equipped   with   an   injection\nvalve, a 50\u2013100 \u03bcl sample loop, and shall be set up with\nthe following:"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Guard   Column"),(0,i.yg)("li",{parentName:"ol"},"Separator   Column"),(0,i.yg)("li",{parentName:"ol"},"Chemical   Suppressor   Device"),(0,i.yg)("li",{parentName:"ol"},"Conductivity   Detector"),(0,i.yg)("li",{parentName:"ol"},"5.4  Reagents"),(0,i.yg)("li",{parentName:"ol"},"5.4.1  Water  Purity  \u2014  Water  used  in  the  preparation\nof   eluents,   standards,   and   sample   extraction   shall\nconform to ASTM D 1193."),(0,i.yg)("li",{parentName:"ol"},"5.4.2  Reagent  Purity  \u2014  Reagent  grade  chemicals\nshould be used in all tests."),(0,i.yg)("li",{parentName:"ol"},"5.4.3  Eluent/Regenerant   Solutions   \u2014   Should   be\nprepared in accordance with instrument  manufacturer\u2019s\ninstructions recommended for each column set."),(0,i.yg)("li",{parentName:"ol"},"5.4.4  Stock Solutions \u2014 Stock solutions (1 ml - 1 mg")),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"1 ppm ion of interest) should be prepared according to\naccepted  practice,  and  as  described  in  the  instrument\nmanufacturer\u2019s instructions.")),(0,i.yg)("ol",{start:6},(0,i.yg)("li",{parentName:"ol"},"5.4.5  Calibration  Standards  \u2014  Prepare  a  blank  and\nat    least    three    (3)    different    calibration    solutions\ncontaining    combination    of    anion/cations.    These\nsolutions  must  be  prepared  in  volumeric  flasks  (see\nTable 1)."),(0,i.yg)("li",{parentName:"ol"},"5.4.5.1    Prepare  a  standard  solution  I  by  diluting  the\nvolume of each anion/cation stock solution as specified\nin Table 1 together with 1 litre of water."),(0,i.yg)("li",{parentName:"ol"},"5.4.5.2    Prepare  a  standard  solution  II  by  diluting  20\nml  of  standard  solution  II  to  100  ml  with  water  (see\nTable 1).\nNOTE  6:  If  the  concentrations  of  the  sample  ions  are  known,\nor   estimated,   the   concentration   of   calibration   standard\nsolutions  may  be  varied  to  better  approximate  or  bracket\nconcentration range of interest."),(0,i.yg)("li",{parentName:"ol"},"5.5  Calibration"),(0,i.yg)("li",{parentName:"ol"},"5.5.1    Analyze  the  blank  and  each  of  the  prepared\ncalibration solutions described in Section 6.5.4.5."),(0,i.yg)("li",{parentName:"ol"},"5.5.2  Prepare  analytical  curves  for  each  anion/cation\nof interest by plotting on linear graph paper peak height\nor   peak   area   versus   nominal   concentrations   of   the\nanion/cation calibration standard.\nNOTE 7: Each  analytical  curve  should  be  established  using\nonly one (1) scale setting."),(0,i.yg)("li",{parentName:"ol"},"5.6  Procedure"),(0,i.yg)("li",{parentName:"ol"},"5.6.1    Set-up  the  ion  chromatograph  according  to  the\nmanufacturer\u2019s instructions.\nNOTE  8:  The  range  setting  required  for  the  analysis  will\ndepend on the concentration of ions in the sample and should\nbe  chosen  accordingly.  For  these  types  of  samples,  operating\nrange from 30 to 30\u03bc S/cm, full scale is most frqurntly used."),(0,i.yg)("li",{parentName:"ol"},"5.6.2      Equilibriate   the   system   by   pumping   eluent\nthrough  the  analytical  system  until  a  stable  baseline  is\nobtained (approximately twenty (20) minutes)."),(0,i.yg)("li",{parentName:"ol"},"5.6.3    Filter  samples  through  a  pre-washed  0.22  \u03bcm\nfilter prior to analysis.\nNOTE  9:  Several  types  of  syringe-tip  filters  are  available\n(Millipore or equivalent)."),(0,i.yg)("li",{parentName:"ol"},"5.6.4    Load  2\u20133  ml  of  sample  into  the  injection  part\nusing a syringe. Inject the sample into the eluent stream\nand record the ion chromatogram."),(0,i.yg)("li",{parentName:"ol"},"5.7  Calculations"),(0,i.yg)("li",{parentName:"ol"},"5.7.1      Refer   to   the   peak   height   or   area   for   the\nanions/cations  of  interest  to  the  appropriate  analytical\ncurves to determine the anion concentration."),(0,i.yg)("li",{parentName:"ol"},"6  Inductivity Coupled          Argon          Plasma\nSpectrometry/ICP"),(0,i.yg)("li",{parentName:"ol"},"6.1  Method  Principle  \u2014  Inductivity  coupled  Argon\nPlasma  (ICP)  uses  high  frequency  Argon  Plasma  to\nexcite   sample   constituents   to   8000\xb0K.   Because   the\nplasma   ionizes   most   atomic   species,   background\ninterferences  are  vastly  reduced  and  linear  response\nover  several  orders  of  magnitude  can  be  observed  for\nmost elements. The sample extract is aspirated into the\nplasma by means of a high purity argon carrier gas. The\nresulting  emissions  are  directed  into  the  spectrometer\nand  signal  strengths  are  read  by  photomultiplier  tubes\nplaced  at  emission  points  in  a  focal  curve.  A  computer\nis  used  to  scan  each  elemental  channel  many  times  a\nsecond, and this output is sent to a printer in numerical\nform.  The  cycle  or  time  of  analysis  is  usually  about\nseven  (7)  seconds.  With  this  instrument,  very  little  of\nthe extracted sample is consumed.")),(0,i.yg)("p",null,"SEMI G26-1296\nE\n\xa9 SEMI 2002 4\n6. 6.2  Instrument Conditions\nTypical operating conditions are:\nExcitation source 27 MHz plasma\nCarrier gas 99.999% Argon\nSample flow 1 ml/min\nPower output 1000 watts\nPlasma temperature 8000\xb0K\nSlit width of Spectrometer 30 \u03bcm\n6. 6.3  Measurement  of  Sodium,  Potassium,  and  Antimony  \u2014  A  standard  solution  of  ten  (10)  ppm  of  sodium,\npotassium, and antimony should be prepared and cycled through the ICP instrument. The blank extract sample and\nthe unknown molding compound extracts are then run through the ICP. The values obtained for sample are corrected\nby subtracting values obtained for the blank. With the ICP, sodium, potassium, and antimony can be analyzed with\nsensitivities to the ten (10) PPB levels. Any additional elements present may be obtained on the same cycle with no\nadditional preparation.\nTable 1  Preparation of Standard Solutions for Instrument Calibration\nStandard Solution\nAnion\nml of Stock Soln. Diluted\nto 1000 ml"),(0,i.yg)("p",null,"Anion Conc. mg/1"),(0,i.yg)("p",null,"Standard Solution II"),(0,i.yg)("p",null,"Standard Solution III\nChloride (Cl) 5 5 1 0.2\nPhosphate (HPO\n4\n2-\n)                             25                             25                             5                             1.0"),(0,i.yg)("h2",{id:"bromide-br"},"Bromide (Br"),(0,i.yg)("p",null,")                                  10                                    10                                   2                                     0.4\nNitrate (NO\n3\n30                                    30                                   6                                     1.2\nSulfate (SO\n4\n2-\n) 25                                   25                                   5                                    1.0\nCation\nSodium (NA"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},")                                  5                                     5                                   1                                    0.2\nAmmonium (NH\n4"),(0,i.yg)("li",{parentName:"ul"},")                              5                              5                              1                              0.2\nPotassium (K"),(0,i.yg)("li",{parentName:"ul"},")                                 10                                   10                                   2                                     0.4")),(0,i.yg)("p",null,"NOTICE:    SEMI  makes  no  warranties  or  representations  as  to  the  suitability  of  the  standards  set  forth  herein  for\nany particular application. The determination of the suitability of the standard is solely the responsibility of the user.\nUsers  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature respecting any materials mentioned herein. These standards are subject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G30-88 \xa9 SEMI 1986, 19881\nSEMI G30-88\nTEST METHOD FOR JUNCTION-TO-CASE THERMAL RESISTANCE\nMEASUREMENTS OF CERAMIC PACKAGES\n1  Purpose\nThe  purpose  of  this  test  is  to  determine  the  thermal\nresistance of ceramic packages using thermal test chips.\nThis  test  method  deals  only  with  junction-to-case  or\nmounting  surface  measurements  of  thermal  resistance\nand  limits  itself  to  heat  sink  and  fluid  bath  testing\nenvironments. Following the guidelines outlined in this\ntest    method,    junction-to-case    thermal    resistance\nmeasurements  of  ceramic  packages  using  the  heat  sink\nand  fluid  bath  methods  should  give  the  same  results\nonly   under   certain   limited   conditions   (i.e.,   under\nconditions  that  approximate  unidirectional  heat  flow\nthrough  the  chip  and  substrate  to  the  preferred  heat\nremoval  surface).  If  discrepancies  occur,  the  heat  sink\nmounting  technique  shall  be  considered  as  the  referee\ntest   method.   The   heat   sink   mounting   method   for\nmeasuring  junction-to-case  thermal  resistance  will  be  a\nconservative   measure   of   the   package\u2019s   ability   to\ntransfer  heat  to  the  ambient  environment  because  heat\nsinking  is  provided  only  on  one  side  of  the  package,\nwhereas   the   fluid   bath   mounting   method   has   the\npotential for equally cooling both sides of the package."),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1    Definitions   \u2014   The   following   d efinitions   and\nsymbols shall apply for the purpose of this test:\na.case  temperature,  T\nC\n,  in  degrees  Celsius.  The  case\ntemperature   is   the   temperature   at   a   specified\naccessible  reference  point  on  the  package  in  which\nthe microelectronic chip is mounted.\nb.mounting   surface   temperature,   T\nM\n,   in   degrees\nCelsius.  The  mounting  surface  temperature  is  the\ntemperature  of  a  specified  point  at  the  device-heat\nsink  mounting  interface  (or  primary  heat  removal\nsurface).\nc.junction  temperature,  T\nJ\n,  in  degrees  Celsius.  The\nterm   is   used   to   denote   the   temperature   of   the\nsemiconductor junction in the microcircuit in which\nthe major part of the heat is generated. For purposes\nof  this  test,  the  measured  junction  temperature  is\nonly  indicative  of  the  temperature  in  the  immediate\nvicinity    of    the    element    used    to    sense    the\ntemperature.\nd.power dissipation, P\nH\n, in watts, is the heating power\napplied to the device causing a junction-to-reference\npoint temperature difference.\ne.thermal  resistance,  junction-to-specified  reference\npoint, R\n\u0398JR\n,  in  degrees  Celsius/watt.  The  thermal\nresistance  of  the  microcircuit  is  the  temperature\ndifference from the junction to some reference point\non the package divided by the power dissipation P\nH\n.\nf.temperature-sensitive    parameter,    TSP,    is    the\ntemperature-dependent   electrical   characteristic   of\nthe junction under test which can be calibrated with\nrespect  to  temperature  and  subsequently  used  to\ndetect the junction temperature of interest.\n2  Apparatus"),(0,i.yg)("li",{parentName:"ol"},"1  The apparatus required for the se tests shall include\nthe   following   as   applicable   to   the   specified   test\nprocedures.\na.   Thermocouple  material  shall  be  copper-constantan\n(type  T)  or  equivalent,  for  the  temperature  range\n-100  to  +300\xb0C.  The  wire  size  shall  be  no  larger\nthan    AWG    size    30.    The    junction    of    the\nthermocouple shall be welded to form a bead rather\nthan   soldered   or   twisted.   The   accuracy   of   the\nthermocouple   and   associated   measuring   system\nshall be \xb1 0.5\xb0C.\nb.   Suitable electrical equipment as required to provide\ncontrolled levels of conditioning power and to make\nthe specified measurements. The instrument used to\nelectrically     measure     the     temperature-sensitive\nparameter  shall  be  capable  of  resolving  a  voltage\nchange of 0.5 mV.\nc.   Controlled  temperature  chamber,  fluid  bath,  or  heat\nsink  capable  of  maintaining  the  specified  reference\npoint  temperature  to  within  \xb1  0.5\xb0C  of  the  preset\n(measured)   value.   Typical   temperature-controlled\nheat sink and fluid bath assemblies are presented for\nillustrative purposes only."),(0,i.yg)("li",{parentName:"ol"},"2    Heat   Sink   Assembly   \u2014   A   typic al   heat   sink\nassembly   for   mounting   the   microelectronic   device\nunder  test  is  shown  in  Figure  1.  The  primary  heat  sink\nis  water  cooled  using  a  temperature-controlled  fluid\ncirculator  bath.  An  adapter  socket/heat  sink  is  fastened\nto  the  heat  removal  surface  of  the  primary  heat  sink,\nand  has  a  special  geometry  to  handle  specific  size\npackages  (e.g.,  flat  packs,  dual-in-line  packages,  chip\ncarriers).   This   adapter   provides   a   repeatable   and")),(0,i.yg)("p",null,"SEMI G30-88 \xa9 SEMI 1986, 19882\nefficient interface between the package and the primary\nheat   sink.   The   mounting   surface   temperature   is\ndetermined with a thermocouple attached from the side\nor  bottom  of  the  adapter  with  a  thermal  conducting\nadhesive  or  grease  at  or  near  the  interface  between  the\nadapter  and  the  package.  It  is  at  this  point  that  the\ndevice-under-test     temperature     is     specified     and\ncontrolled. The adapter also contains the socket or other\nelectrical interconnection scheme. A thin coating (about\n25 \u2013 50 mm thick) of a thermal heat-sinking compound,\nsuch  as  zinc-oxide-loaded  silicone  thermal  grease,  is\nused  at  the  interface  to  provide  a  reliable  thermal\ncontact.\n2. 3  Fluid  Bath  Assembly  \u2014  A  typ ical  temperature-\ncontrolled  fluid  bath  for  thermally  characterizing  the\nmicroelectronic device under test is shown in Figure 2.\nIn  this  figure,  the  package  is  mounted  in  a  fluid  bath\nseparate  from  the  fluid  circulator,  although  it  can  be\nimmersed  directly  in  an  integrated  fluid  circulator/bath\nunit.  The  fluid  in  the  bath  should  be  continuously\nstirred  or  agitated  to  ensure  the  required  temperature\nstability.  Since  this  working  fluid  is  being  used  as  an\ninfinite     heat     sink,     the     case-to-fluid     (ambient)\ntemperature difference at the case temperature reference\npoint  of  interest  should  be  minimized,  i.e.,  less  than  or\nequal to 20\xb0C. For case-to-fluid temperature differences\ngreater     than     20\xb0C,     accuracy     and     repeatability\ndifficulties    may    occur    due    to    a    large    variable\ntemperature gradient in the fluid film boundary layer at\nthe     package-fluid     interface.     The     case-to-fluid\ntemperature difference can be minimized by increasing\nthe  fluid  velocity  and  by  decreasing  the  power  density\nseen  by  the  fluid.  The  device  under  test  should  be\nmounted  such  that  heat  transfer  to  the  fluid  is  not\nimpeded.   For   leaded   devices,   the   leads   should   be\noriented in such a manner so as not to interfere with the\nheat  transfer  to  the  fluid  and  provide  freedom  to  any\nthermal currents caused by the power dissipation within\nthe  package.  The  case  temperature  of  the  device  under\ntest  should  be  measured  with  a  thermocouple  that  is\nattached  to  the  package  and  should  not  be  assumed  to\nbe  at  the  fluid  temperature.  Care  should  be  taken  to\nminimize  exposure  of  the  thermocouple  bead  to  the\nhigh  temperature  gradient  in  the  fluid  film  boundary\nlayer  at  the  package-fluid  interface.  The  working  fluid\nshould  have  a  thermal  conductivity  at  25\xb0C  of  at  least\n0. 0006    W/cm\xb0C.    Working    fluids    such    as    inert\nfluorocarbon  liquids  and  silicone  oils  are  suitable  as  a\ncooling media.\n3  Procedure\n3. 1      Direct     Measurement     of     Refere nce     Point\nTemperature  \u2014  T\nC\n.  For  the  purpose  of  measuring  a\nmicroelectronic device thermal resistance, the reference\npoint  temperature  shall  be  measured  at  the  package\nlocation  of  highest  temperature  which  is  accessible\noutside  the  package.  This  reference  point  location  is\ndetermined  with  the  device  operating  in  free  air  and\nwith no external heat-sinking. In general, this reference\npoint  is  found  to  be  on  the  outside  surface  of  the\npackage  substrate  directly  underneath  the  chip  in  the\nmajor path of heat flow from the chip to the heat sink or\nambient.  Examples  of  the  reference  point  location  for\nboth  cavity-up  and  cavity-down  ceramic  packages  are\ndepicted  in  Figure  3.  The  package  surface  may  be\naltered  to  facilitate  this  measurement,  provided  that\nsuch alteration does not affect the original heat transfer\npaths  and,  hence,  the  thermal  resistance,  within  the\npackage by more than a few percent. For packages with\nan   integral   heat   dissipater   attached   to   the   outside\nsurface  of  the  package  substrate,  the  case  temperature\nreference  point  shall  be  on  the  surface  of  the  heat\ndissipater at a point opposite the backside of the chip as\nindicated in Figure 4.\n3. 1.1    Case   temperature,   T\nC\n.   The   mic roelectronic\ndevice  under  test  shall  be  mounted  under  specified\nconditions  so  that  the  case  temperature  can  be  held  at\nthe  specified  value.  A  thermocouple  shall  be  attached\non the surface of the device package directly under the\nchip. A conducting epoxy may be used for this purpose.\nThe  thermocouple  bead  should  be  in  direct  mechanical\ncontact  with  the  case  of  the  microelectronic  device\nunder   test.   For   devices   which,   in   their   normal\napplication,   are   intimately   connected   (by   pressure\ncontact,  adhesive,  soldering,  or  other  means)  to  an\nexternal heat sink, the mounting surface temperature, as\nmeasured   directly   below   the   primary   heat   removal\nsurface of the case, may be used as the equivalent case\ntemperature.\nIf it is found that attaching the thermocouple directly to\nthe case is impractical, an alternate approach utilizing a\nthermocouple  welded  to  one  side  of  a  thin  metal  disk\nshould  be  used.  This  can  be  accomplished  by  parallel\ngap welding the crossed thermocouple wires to one side\nof  a  0.25  cm  (0.094  in)  diameter,  0.02  cm  (0.008  in)\nthick  beryllium-copper  disk  and  then,  with  a  thin  layer\nof  adhesive,  bonding  the  other  side  of  the  disk  to  the\ncase at the point of interest.\n3. 1.1.1     Mounting    surface    temperature ,    T\nM\n.    The\nmounting   surface   temperature   is   measured   directly\nbelow the primary heat removal surface of the case. It is\nmeasured  with  a  thermocouple  at  or  near  the  mounting\nsurface    of    the    heat    sink.    A    typical    mounting\narrangement  is  shown  in  Figure  5.  The  surface  of  the\ncopper mounting base shall be nickel plated and free of\noxides.\nThe   thermocouple   hole   shall   be   drilled   into   the\nmounting   base   such   that   the   thermocouple   lead   is\ndirectly  below  the  area  on  the  case  of  interest.  It  is"),(0,i.yg)("p",null,"SEMI G30-88 \xa9 SEMI 1986, 19883\nrecommended that the thermocouple be secured into the\nmounting  base  with  a  thermal  conducting  adhesive  (or\nsolder)   and   that   particular   attention   be   paid   to\nminimizing    air    voids    around    the    ball    or    the\nthermocouple.   A   thermal   conducting   compound   (or\nadhesive)   should   be   used   at   the   interfaces   of   the\nmounting base and the device under test. The mounting\nsurface technique is application oriented in that it takes\ninto account the mounting surface interface.\n3. 2  Thermal      Resistance,      Junction-t o-Specified\nReference point, R\n\u0398JR\n3. 2.1     General    Considerations    \u2014    Th e    thermal\nresistance of a semiconductor device is a measure of the\nability of its carrier or package and mounting technique\nto  provide  for  heat  removal  from  the  semiconductor\njunction.  The  thermal  resistance  of  a  microelectronic\ndevice   can   be   calculated   when   the   case/mounting\nsurface temperature and power dissipation in the device\nand  a  measurement  of  the  junction  temperature  are\nknown.\nWhen making the indicated measurements, the package\nshall    be    considered    to    have    achieved    thermal\nequilibrium   when   halving   the   time   between   the\napplication  of  power  and  the  taking  of  the  reading\ncauses  no  error  in  the  indicated  results  within  the\nrequired accuracy of measurement.\n3. 2.2   Indirect  Measurement  of  Junct ion  Temperature\nfor the Determination of R\n\u0398JR\n\u2014 The purpose of the test\nis   to   measure   the   thermal   resistance   of   integrated\ncircuits  by  using  particular  semiconductor  elements  on\nthe  chip  to  indicate  the  device  junction  temperature.  In\norder  to  obtain  a  realistic  estimate  of  the  operating\njunction  temperature,  the  whole  chip  in  the  package\nshould  be  powered  in  order  to  provide  the  proper\ninternal  temperature  distribution.  During  measurement\nof  the  junction  temperature  the  chip  heating  power\n(constant  voltage  source)  shall  remain  constant  while\nthe  junction  calibration  current  remains  stable.  It  is\nassumed that the calibration current will not be affected\nby   the   circuit   operation   during   the   application   of\nheating power.\nThe  temperature-sensitive  device  parameter  is  used  as\nan    indicator    of    an    average    (weighted)    junction\ntemperature    of    the    semiconductor    element    for\ncalculations   of   thermal   resistance.   The   measured\njunction  temperature  is  indicative  of  the  temperature\nonly  in  the  immediate  vicinity  of  the  element  used  to\nsense the temperature.\nThe      temperature-sensitive      electrical      parameters\ngenerally   used   to   indirectly   measure   the   junction\ntemperature  are  the  forward  voltage  of  diodes  and  the\nemitter-base   voltage   of   bipolar   transistors.   Other\nappropriate  temperature-sensitive  parameters  may  be\nused  for  indirectly  measuring  junction  temperature  for\nfabrication  technologies  that  do  not  lend  themselves  to\nsensing the active junction voltages.\n3. 2.2.1   Steady-state  technique  for  mea suring  T\nJ\n.  The\nfollowing  symbols  shall  apply  for  the  purpose  of  these\nmeasurements:\nI\nM\nMeasuring current in milliamperes.\nV\nMH-\nValue    of    temperature-sensitive    parameter    in\nmillivolts, measured at I\nM\n, and corresponding to the\ntemperature of the junction heated by P\nH\n.\nT\nMC-\nCalibration    temperature    in    degrees    Celsius,\nmeasured at the reference point.\nV\nMC-\nValue    of    temperature-sensitive    parameter    in\nmillivolts,  measured  at  I\nM\n,  and  specific  value  of\nT\nMC\n.\nThe measurement of T\nJ\nusing  junction  forward  voltage\nas the TSP is made in the following manner:\nStep  1  \u2014  Measurement  of  the  temperature  coefficient\nof the TSP (calibration).\nThe  coefficient  of  the  temperature-sensitive  parameter\nis  generated  by  measuring  the  TSP  as  a  function  of  the\nreference  point  temperature,  for  a  specified  constant\nmeasuring current, IM, by externally heating the device\nunder  test  in  an  oven  or  in  a  fluid  bath.  The  reference-\npoint  temperature  range  used  during  calibration  shall\nencompass  the  temperature  range  encountered  in  the\npower  application  test  (see  Step  2).  The  measuring\ncurrent is generally chosen such that the TSP decreases\nlinearly  with  increasing  temperature  over  the  range  of\ninterest,  and  that  negligible  internal  heating  occurs  in\nthe   silicon   and   metal   traces.   For   determining   the\noptimum TSP calibration or measuring current, V\nMC\nvs.\nlog I\nM\ncurves for two temperature levels that encompass\nthe  calibration  temperature  range  of  interest  should  be\nplotted.  The  optimum  measuring  current,  I\nM\n,  is  then\nselected such that it resides on the linear portion of the\ntwo  V\nMC\nvs.  log  I\nM\ncurves  that  were  generated.  A\nmeasuring   current   ranging   from   0.05   to   5   mA   is\ngenerally  used,  depending  on  the  specifications  and\noperating   conditions   of   the   device   under   test,   for\nmeasuring  the  TSP.  The  value  of  the  TSP  temperature\ncoefficient,  V\nMC\n/T\nMC\n,  for  the  particular  measuring\ncurrent   used   in   the   test,   is   calculated   from   the\ncalibration  curve,  V\nMC\nvs.  T\nMC\n.  At  least  three  points\nshould  be  used  to  generate  the  voltage  vs.  temperature\ncurve  for  the  determination  of  the  TSP  temperature\ncoefficient.\nStep 2 \u2014 Power application test.\nThe  power  application  test  is  performed  in  two  parts.\nFor   both   portions   of   the   test,   the   reference   point\ntemperature is held constant at a preset value. The first"),(0,i.yg)("p",null,"SEMI G30-88 \xa9 SEMI 1986, 19884\nmeasurement  to  be  made  is  that  of  the  temperature-\nsensitive    parameter,    i.e.,    V\nMC\n,    under    operating\nconditions  with  the  measuring  current,  I\nM\n,  used  during\nthe  calibration  procedure.  The  microelectronic  device\nunder  test  shall  then  be  operated  with  heating  power\n(P\nH\n)   applied.   The   temperature-sensitive   parameter,\nV\nMH\n,   shall   be   measured   with   constant   measuring\ncurrent,  I\nM\n,  that  was  applied  during  the  calibration\nprocedure (See Step 1).\nThe  heating  power,  P\nH\n,  shall  be  chosen  such  that  the\ncalculated    junction-to-reference    point    temperature\ndifference  as  measured  at  V\nMH\nis  greater  than  or  equal\nto  20\xb0C.  In  accomplishing  this,  the  device  under  test\nshould  not  be  operated  at  such  a  high  heating  power\nlevel  that  the  on-chip  temperature-sensing  and  heating\ncircuitry  is  no  longer  electrically  isolated.  Care  should\nalso  be  taken  not  to  exceed  the  design  ratings  of  the\npackage-interconnect  system,  as  this  may  lead  to  an\noverestimation  of  the  power  being  dissipated  in  the\nactive area of the chip due to excessive power losses in\nthe  package  leads  and  wire  bonds.  The  values  of  V\nMH\n,\nV\nMC\n, and P\nH\nare recorded during the power application\ntest.\nThe  following  data  shall  be  recorded  for  these  test\nconditions:\na.   Temperature-sensitive   electrical   parameters   (V\nF\n,\nV\nEB\n, or other appropriate TSP).\nb.   Junction  temperature,  T\nJ\n,   is   calculated   from   the\nequation:\nT\nJ\n=T\nR\n+V\nMH\n\u2212V\nMC\n()\n\u2206V\nMC\n\u2206T\nMC"),(0,i.yg)("p",null,"\xea\n\xea"),(0,i.yg)("p",null,"\xfa\n\xfa\n\u22121\nwhere T\nR\n=T\nC\nor T\nM"),(0,i.yg)("p",null,"c.   Case or mounting surface temperature, T\nC\nor T\nM\n.\nd.   Power dissipation, P\nH\n.\ne.   Mounting      arrangement      (including      package\nmounting force).\n3. 3  Calculations of R\n\u0398JR\n3. 3.1   Calculations  of  Package  Therm al  Resistance \u2014\nThe  thermal  resistance  of  a  microelectronic  device  can\nbe  calculated  when  the  junction  temperature,  T\nJ\n,  has\nbeen  measured  in  accordance  with  procedures  outlined\nin Sections 3.1 and 3.2.\nWith  the  data  recorded  from  each  test,  the  thermal\nresistance shall be determined from:\nR\n\u0398"),(0,i.yg)("h1",{id:"jr"},"JR"),(0,i.yg)("p",null,"T\nJ\n\u2212\nT\nR\nP\nH(package)\n,  junction - to reference point,\nwhere R\nQJR\n=R\nQJC\nor R\nQJM\nand T\nR\n=T\nC\nor T\nM\n, respectively.\n4  Summary Report\nThe following details shall be specified as appropriate:\na.   Description of package, including thermal test chip,\nlocation    of    case    or    chip    carrier    temperature\nmeasurement(s), and heat sinking arrangement.\nb.   Test condition(s), as applicable (see Section 3).\nc.   Test voltage(s), current(s), and power dissipation of\ntest chip.\nd.   Recorded data for each test condition, as applicable.\ne.   Symbol(s)   with   subscript   designation(s)   of   the\nthermal characteristics determined.\nf.   Accept or reject criteria.\nRELATED REFERENCES"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Unencapsulated  Thermal  Test  Chip,  SEMI  G32-86\nGuideline,   Book   of   SEMI   Standards,   Packaging\nVolume."),(0,i.yg)("li",{parentName:"ol"},"Accepted   Practices   for   Making   Microelectronic\nDevice  Thermal  Characteristics  Test  \u2014  A  User\u2019s\nGuide.   JEDEC   Engrg.   Bull.   No.   20,   Jan.   1975\n(Electronic Industries Assoc., Washington, D.C.)."),(0,i.yg)("li",{parentName:"ol"},"Thermal Characteristics, Method 1012.1, MIL-STD-\n883C     Test     Methods     and     Procedures     for\nMicroelectronics,   Nov.   4,   1980   (Rev.   Aug.   15,\n1984).")),(0,i.yg)("p",null,"SEMI G30-88 \xa9 SEMI 1986, 19885\nFigure 1\nTemperature-Controlled Heat Sink Assembly\nFigure 2\nTemperature-Controlled Fluid Bath Assembly\nFigure 3\nReference Point Location for Case Temperture\nMeasurement of A) Cavity-Up and B) Cavity\u2014\nDown Ceramic Packages\nFigure 4\nReference Point Location for Case Temperature\nMeasurement of a Ceramic Package with an\nIntegral Head Dissipater"),(0,i.yg)("p",null,"SEMI G30-88 \xa9 SEMI 1986, 19886\nFigure 5\nMounting Surface Temperature Measurements\nNOTICE: These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,'SEMI G31-0997 \xa9 SEMI 1986, 19971\nSEMI G31-0997\nTEST METHOD FOR DETERMINING THE ABRASIVE\nCHARACTERISTICS OF MOLDING COMPOUNDS\n1  Purpose\nThis  document  describes  the  method  to  measure  the\nabrasive   characteristics   of   molding   compounds   by\nmeasuring  mold  orifice  weight  loss  as  a  function  of\nmolded volume.\n2 Scope\n2. 1    All   thermoset   molding   compou nds   used   for\nmicroelectronic   device   encapsulation   contain   filler\nmaterials,  typically  60\u201390%  \u2014  which  contribute  to\nmold  wear.  Mold  wear,  typically  at  gates,  is  a  major\nreason for mold rework. This test method may be used\nby   suppliers   to   evaluate   new   molding   materials   or\ncontrol  current  materials  or  by  customers  to  evaluate\nthe  use  of  new  materials.  This  test  method  provides  a\ncomparison of abrasiveness between materials.\n2. 2   This  procedure  can  be  used  to   determine  the\nabrasive   character   of   a   given   molding   compound.\nKnowing  the  conditions  of  test,  the  results  of  the  test,\nand   the   mold   life   experience   (within   one\u2019s   own\ncompany)  in  the  field,  it  is  possible  to  judge  if  a\nmolding  compound  is  more  or  less  abrasive  to  current\ncompound in use.\n3  Referenced Documents\n3. 1    Operational   manuals   for   all   eq uipment   listed\nwithin this document.\n3. 2  Mold compound data sheets\n4  Method\nThis  procedure  determines  the  abrasive  character  of  a\ngiven  filled  molding  compound  by  measuring  orifice\nweight loss as a function of extruded volume.\n5  Interferences\n5. 1  Care must be taken to avoid or ifice weight loss by\nmishandling  during  placing  and  removing  the  orifice\nfrom the mold base.\n5. 2   Before  the  orifice  is  re-weighe d  after  molding,\ncarefully remove all contamination.\n6  Equipment\n6. 1  Transfer molding press, 50 ton s clamp minimum\n6. 2  Dielectric preheater\n6. 3   Orifice  insert  and  mold  assemb ly  (See  Figures  2\u2013\n6. )\n6. 4  Mold base with pot diameter 1 .75 to 2.00 inches\n6. 5  Photoelectric safety light scree n\n6. 6  Stop watch\n6. 7  Pyrometer\n6. 8  Force gauge\n6. 9  Asbestos gloves\n7  Procedure\n7. 1   Equipment  Set-Up  \u2014  Orifice  M old  Installation\n(see Figure 1).\n7. 1.1   Place  mold  assembly  on  mold   base  and  align\norifice retainer opening with center of transfer pot.\n7. 1.2  Clamp bottom plate of mold as sembly to bottom\nmold platen.\n7. 1.3  Set press limit switch to ensure  clamp slow close\nis initiated 1" from completion of mold closing.\n7. 2  Process Parameters\n7. 2.1   Set  up  the  molding  parameters   according  to  the\nmaterial  data  sheet  recommendations  or  expected  use\nconditions, if known. These conditions include:\n\u2022 Mold temperature\n\u2022 Pre-heat temperature or pre-heat time\n\u2022 Transfer speed\n\u2022 Transfer pressure\n\u2022 Clamp pressure\n\u2022 Cure time\nNOTE:  The  charge  weight  to  be  determined  by  trial  molding\nshots to achieve a cull thickness between 0.060\u20130.120" and a\nsuitable weight of extrudate.\n7. 3  Operating Procedure\n7. 3.1   Weigh  orifice  to  one  ten-thous andth  of  a  gram.\nRecord weight.\n7. 3.2  Verify process parameter settin gs.\n7. 3.3   Place  orifice  in  orifice  retainer   and  clamp  mold\nassembly.'),(0,i.yg)("p",null,"SEMI G31-0997 \xa9 SEMI 1986, 19972\n7. 3.4    Preheat   preformed   material   to    the   required\ntemperature.\n7. 3.5   Insert  preheated  material  into  t ransfer  pot  and\nactivate transfer ram (semi-automatic mode).\n7. 3.6   Start  stopwatch  when  extrudat e  first  appears.\nRecord total extrusion time.\n7. 3.7  Collect and weigh extrudate to  nearest one tenth\nof a gram. Record extrudate weight.\n7. 3.8   At  the  end  of  cure  cycle,  remo ve  orifice  from\nretainer.  Loosen  set-screws  to  split  orifice  and,  with\ncompressed air, blow out cured slug.\n7. 3.9   Ensure  mating  orifice  halves  a re  clean,  realign\nthe halves and tighten set screws.\n7. 3.10   Place  orifice  in  retainer  and  re peat  steps  7.3.4\nthrough 7.3.9.\n7. 3.11    Repeat   steps   7.3.4   through   7.3 .10   until   a\nminimum of 40 shots are run.\n7. 3.12  Record the following:"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Original orifice weight"),(0,i.yg)("li",{parentName:"ol"},"Shot number"),(0,i.yg)("li",{parentName:"ol"},"Extruded weight per shot in grams"),(0,i.yg)("li",{parentName:"ol"},"Cumulative extruded weight in grams"),(0,i.yg)("li",{parentName:"ol"},"Orifice weight in grams"),(0,i.yg)("li",{parentName:"ol"},"Orifice percent weight loss"),(0,i.yg)("li",{parentName:"ol"},"Extrusion rate\n8  Calculation"),(0,i.yg)("li",{parentName:"ol"},"1  Orifice Weight Loss\nI\nO\n\u2212 I\nN\nI\nO\n100%()=% wt. loss\nI\nO\n= Initial orifice weight to ten thousandth of a gram\nI\nN\n=  Orifice  weight  after  \u201cN\u201d  number  of  shots  to  ten\nthousandth of a gram"),(0,i.yg)("li",{parentName:"ol"},"2\nPlot  on  linear  graph  paper  the   orifice  weight  loss\nvs. cumulative extruded weight."),(0,i.yg)("li",{parentName:"ol"},"3\nConvert cumulative weight ex truded to cumulative\nvolume extruded.\nExample:    Molding    compound    density    2.0    g/cm\n3\ncumulative weight = 2000 g\n2000"),(0,i.yg)("li",{parentName:"ol"},"0g\n1000\n3\n3\ng\ncm\ncm\n\xd7="),(0,i.yg)("li",{parentName:"ol"},"4\nConvert cumulative volume ex truded to equivalent\nproduction mold shots.\nExample: 28 mm \xd7 28 mm \xd7 3.4 mm - 208 Id PQFP\nPackage Volume:\n28\n1000\n2 6656\n3\nmm \xd7 28 mm \xd7 3.4 mm x\ncm\nm\nm\ncm\n3",(0,i.yg)("h1",{parentName:"li",id:"3-1"},"3"),".\nVolume to shots:\n1000cm\xd7\nsho\nt"),(0,i.yg)("li",{parentName:"ol"},"6656 cm\n375 shots\n3",(0,i.yg)("h1",{parentName:"li",id:"3-2"},"3")),(0,i.yg)("li",{parentName:"ol"},"5\nPlot  on  linear  graph  paper  the   orifice  weight  loss\nvs. equivalent production mold shots.")),(0,i.yg)("p",null,"SEMI G31-0997 \xa9 SEMI 1986, 19973\nFigure 1\nOrifice Abrasion\nFigure 2\nOrifice Mold"),(0,i.yg)("p",null,"SEMI G31-0997 \xa9 SEMI 1986, 19974\nFigure 3\nTop Plate\nFigure 4\nOrifice Holder"))}h.isMDXComponent=!0}}]);