--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml controller.twx controller.ncd -o controller.twr
controller.pcf

Design file:              controller.ncd
Physical constraint file: controller.pcf
Device,package,speed:     xc3s400,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
isr<8>      |    1.030(F)|    0.651(F)|clk_BUFGP         |   0.000|
isr<9>      |    0.773(F)|    0.857(F)|clk_BUFGP         |   0.000|
isr<10>     |    0.548(F)|    1.037(F)|clk_BUFGP         |   0.000|
isr<11>     |    5.475(F)|    0.049(F)|clk_BUFGP         |   0.000|
isr<12>     |    6.404(F)|   -0.907(F)|clk_BUFGP         |   0.000|
isr<13>     |    6.446(F)|   -1.010(F)|clk_BUFGP         |   0.000|
isr<14>     |    7.298(F)|   -0.825(F)|clk_BUFGP         |   0.000|
isr<15>     |    5.588(F)|   -0.249(F)|clk_BUFGP         |   0.000|
reset       |    4.085(F)|    0.096(F)|clk_BUFGP         |   0.000|
sreg<0>     |    4.537(F)|   -0.888(F)|clk_BUFGP         |   0.000|
sreg<1>     |    4.949(F)|   -0.817(F)|clk_BUFGP         |   0.000|
sreg<2>     |    5.139(F)|   -0.810(F)|clk_BUFGP         |   0.000|
sreg<3>     |    5.816(F)|   -0.710(F)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
funsel<0>   |    8.785(F)|clk_BUFGP         |   0.000|
funsel<1>   |    9.850(F)|clk_BUFGP         |   0.000|
funsel<2>   |    9.739(F)|clk_BUFGP         |   0.000|
lisr        |    8.748(F)|clk_BUFGP         |   0.000|
lmar        |   10.754(F)|clk_BUFGP         |   0.000|
lmdr        |    8.765(F)|clk_BUFGP         |   0.000|
lpc         |    9.573(F)|clk_BUFGP         |   0.000|
lsp         |   11.173(F)|clk_BUFGP         |   0.000|
ly          |   10.102(F)|clk_BUFGP         |   0.000|
mdrm        |    9.630(F)|clk_BUFGP         |   0.000|
mdrz        |    8.413(F)|clk_BUFGP         |   0.000|
mrw         |    9.794(F)|clk_BUFGP         |   0.000|
pcmar       |    9.484(F)|clk_BUFGP         |   0.000|
rsel<0>     |    9.478(F)|clk_BUFGP         |   0.000|
rsel<1>     |    8.454(F)|clk_BUFGP         |   0.000|
rsel<2>     |    9.479(F)|clk_BUFGP         |   0.000|
spmar       |   10.116(F)|clk_BUFGP         |   0.000|
tisr        |   11.310(F)|clk_BUFGP         |   0.000|
tmdr        |    9.508(F)|clk_BUFGP         |   0.000|
tpc         |    9.087(F)|clk_BUFGP         |   0.000|
tr          |    9.485(F)|clk_BUFGP         |   0.000|
tsp         |   10.397(F)|clk_BUFGP         |   0.000|
wrr         |    9.945(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    5.419|
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 20 16:02:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 144 MB



