// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module decode_start_data_out (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        y_address0,
        y_ce0,
        y_we0,
        y_d0,
        y_q0,
        y_address1,
        y_ce1,
        y_we1,
        y_d1,
        OutData_image_width_s,
        OutData_image_height_s,
        OutData_comp_vpos_s_address0,
        OutData_comp_vpos_s_ce0,
        OutData_comp_vpos_s_q0,
        OutData_comp_hpos_s_address0,
        OutData_comp_hpos_s_ce0,
        OutData_comp_hpos_s_q0,
        OutData_comp_buf_s_address0,
        OutData_comp_buf_s_ce0,
        OutData_comp_buf_s_q0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 9'b1;
parameter    ap_ST_st2_fsm_1 = 9'b10;
parameter    ap_ST_st3_fsm_2 = 9'b100;
parameter    ap_ST_st4_fsm_3 = 9'b1000;
parameter    ap_ST_st5_fsm_4 = 9'b10000;
parameter    ap_ST_st6_fsm_5 = 9'b100000;
parameter    ap_ST_st7_fsm_6 = 9'b1000000;
parameter    ap_ST_st8_fsm_7 = 9'b10000000;
parameter    ap_ST_st9_fsm_8 = 9'b100000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv14_0 = 14'b00000000000000;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv14_14BE = 14'b1010010111110;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv16_7F81 = 16'b111111110000001;
parameter    ap_const_lv13_14BE = 13'b1010010111110;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv16_8F19 = 16'b1000111100011001;
parameter    ap_const_lv13_8 = 13'b1000;
parameter    ap_const_lv13_F9F = 13'b111110011111;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv5_7 = 5'b111;
parameter    ap_const_lv6_1F = 6'b11111;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] y_address0;
output   y_ce0;
output   y_we0;
output  [31:0] y_d0;
input  [31:0] y_q0;
output  [11:0] y_address1;
output   y_ce1;
output   y_we1;
output  [31:0] y_d1;
input  [31:0] OutData_image_width_s;
input  [31:0] OutData_image_height_s;
output  [1:0] OutData_comp_vpos_s_address0;
output   OutData_comp_vpos_s_ce0;
input  [31:0] OutData_comp_vpos_s_q0;
output  [1:0] OutData_comp_hpos_s_address0;
output   OutData_comp_hpos_s_ce0;
input  [31:0] OutData_comp_hpos_s_q0;
output  [13:0] OutData_comp_buf_s_address0;
output   OutData_comp_buf_s_ce0;
input  [7:0] OutData_comp_buf_s_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] y_address0;
reg y_ce0;
reg y_we0;
reg[31:0] y_d0;
reg[11:0] y_address1;
reg y_ce1;
reg y_we1;
reg[31:0] y_d1;
reg OutData_comp_vpos_s_ce0;
reg OutData_comp_hpos_s_ce0;
reg OutData_comp_buf_s_ce0;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm = 9'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_27;
reg   [11:0] y_addr_2_reg_551;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_71;
wire   [1:0] i_18_fu_255_p2;
reg   [1:0] i_18_reg_559;
wire   [0:0] exitcond8_fu_249_p2;
reg   [11:0] y_addr_3_reg_569;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_88;
wire   [1:0] i_17_fu_287_p2;
reg   [1:0] i_17_reg_577;
wire   [0:0] exitcond6_fu_281_p2;
wire   [13:0] next_mul_fu_298_p2;
reg   [13:0] next_mul_reg_587;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_104;
wire   [1:0] i_19_fu_310_p2;
reg   [1:0] i_19_reg_595;
wire   [13:0] scevgep_rec_fu_316_p2;
reg   [13:0] scevgep_rec_reg_600;
wire   [0:0] exitcond1_fu_304_p2;
wire   [1:0] tmp_148_fu_332_p1;
reg   [1:0] tmp_148_reg_605;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_120;
wire   [12:0] j_1_fu_362_p2;
reg   [12:0] j_1_reg_613;
wire   [0:0] exitcond4_fu_356_p2;
reg   [11:0] y_addr_4_reg_623;
wire   [31:0] tmp_165_fu_503_p3;
reg   [31:0] tmp_165_reg_629;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_138;
wire   [31:0] p_demorgan_fu_523_p2;
reg   [31:0] p_demorgan_reg_634;
reg   [1:0] i_reg_156;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_153;
reg   [1:0] i_1_reg_167;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_162;
reg   [1:0] i_2_reg_178;
reg   [13:0] x_0_rec_reg_189;
reg   [13:0] phi_mul_reg_201;
reg   [12:0] j_reg_213;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_185;
wire   [63:0] sum_cast_fu_244_p1;
wire   [63:0] tmp_fu_261_p1;
wire   [63:0] sum3_cast_fu_276_p1;
wire   [63:0] tmp_s_fu_293_p1;
wire   [63:0] tmp_186_cast_fu_374_p1;
wire   [63:0] gepindex2_cast_fu_403_p1;
wire   [31:0] tmp_171_fu_544_p2;
wire   [2:0] p_0_rec_cast_fu_234_p1;
wire   [2:0] sum_fu_238_p2;
wire   [3:0] p_1_rec_cast_fu_266_p1;
wire   [3:0] sum3_fu_270_p2;
wire   [13:0] x_1_rec_cast9_fu_322_p1;
wire   [13:0] x_0_sum_fu_326_p2;
wire   [11:0] adjSize_fu_336_p4;
wire   [15:0] adjSize81_cast_fu_346_p1;
wire   [13:0] tmp_144_fu_368_p2;
wire   [15:0] mem_index_gep50_fu_350_p2;
wire   [12:0] tmp_149_fu_385_p1;
wire   [0:0] addrCmp88_fu_379_p2;
wire   [12:0] tmp_150_fu_389_p2;
wire   [12:0] gepindex2_fu_395_p3;
wire   [4:0] start_pos_fu_408_p3;
wire   [4:0] end_pos_fu_415_p2;
wire   [5:0] tmp_152_fu_427_p1;
wire   [0:0] tmp_151_fu_421_p2;
wire   [5:0] tmp_153_fu_431_p1;
wire   [5:0] tmp_155_fu_439_p2;
wire   [5:0] tmp_156_fu_445_p3;
wire   [5:0] tmp_158_fu_461_p3;
wire   [5:0] tmp_157_fu_453_p3;
wire   [5:0] tmp_159_fu_469_p2;
wire   [31:0] tmp_154_fu_435_p1;
wire   [31:0] tmp_160_fu_475_p1;
wire   [31:0] tmp_163_fu_487_p2;
reg   [31:0] tmp_164_fu_493_p4;
wire   [31:0] tmp_161_fu_479_p1;
wire   [31:0] tmp_162_fu_483_p1;
wire   [31:0] tmp_166_fu_511_p2;
wire   [31:0] tmp_167_fu_517_p2;
wire   [31:0] tmp_168_fu_529_p2;
wire   [31:0] tmp_169_fu_534_p2;
wire   [31:0] tmp_170_fu_540_p2;
reg   [8:0] ap_NS_fsm;




always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond8_fu_249_p2 == ap_const_lv1_0))) begin
        i_1_reg_167 <= ap_const_lv2_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        i_1_reg_167 <= i_17_reg_577;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == exitcond4_fu_356_p2))) begin
        i_2_reg_178 <= i_19_reg_595;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == exitcond6_fu_281_p2))) begin
        i_2_reg_178 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_reg_156 <= i_18_reg_559;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_156 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        j_reg_213 <= j_1_reg_613;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == exitcond1_fu_304_p2))) begin
        j_reg_213 <= ap_const_lv13_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == exitcond4_fu_356_p2))) begin
        phi_mul_reg_201 <= next_mul_reg_587;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == exitcond6_fu_281_p2))) begin
        phi_mul_reg_201 <= ap_const_lv14_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == exitcond4_fu_356_p2))) begin
        x_0_rec_reg_189 <= scevgep_rec_reg_600;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == exitcond6_fu_281_p2))) begin
        x_0_rec_reg_189 <= ap_const_lv14_0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        i_17_reg_577 <= i_17_fu_287_p2;
        y_addr_3_reg_569[3 : 0] <= sum3_cast_fu_276_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_18_reg_559 <= i_18_fu_255_p2;
        y_addr_2_reg_551[2 : 0] <= sum_cast_fu_244_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        i_19_reg_595 <= i_19_fu_310_p2;
        next_mul_reg_587 <= next_mul_fu_298_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        j_1_reg_613 <= j_1_fu_362_p2;
        tmp_148_reg_605 <= tmp_148_fu_332_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        p_demorgan_reg_634 <= p_demorgan_fu_523_p2;
        tmp_165_reg_629 <= tmp_165_fu_503_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == exitcond1_fu_304_p2))) begin
        scevgep_rec_reg_600 <= scevgep_rec_fu_316_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == exitcond4_fu_356_p2))) begin
        y_addr_4_reg_623 <= gepindex2_cast_fu_403_p1;
    end
end

always @ (ap_sig_cseq_ST_st7_fsm_6) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        OutData_comp_buf_s_ce0 = ap_const_logic_1;
    end else begin
        OutData_comp_buf_s_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        OutData_comp_hpos_s_ce0 = ap_const_logic_1;
    end else begin
        OutData_comp_hpos_s_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        OutData_comp_vpos_s_ce0 = ap_const_logic_1;
    end else begin
        OutData_comp_vpos_s_ce0 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st6_fsm_5 or exitcond1_fu_304_p2) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(ap_const_lv1_0 == exitcond1_fu_304_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st6_fsm_5 or exitcond1_fu_304_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(ap_const_lv1_0 == exitcond1_fu_304_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_27) begin
    if (ap_sig_bdd_27) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_71) begin
    if (ap_sig_bdd_71) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_153) begin
    if (ap_sig_bdd_153) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_88) begin
    if (ap_sig_bdd_88) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_162) begin
    if (ap_sig_bdd_162) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_104) begin
    if (ap_sig_bdd_104) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_120) begin
    if (ap_sig_bdd_120) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_138) begin
    if (ap_sig_bdd_138) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_185) begin
    if (ap_sig_bdd_185) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or y_addr_2_reg_551 or y_addr_4_reg_623 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st3_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        y_address0 = y_addr_2_reg_551;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        y_address0 = ap_const_lv64_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        y_address0 = y_addr_4_reg_623;
    end else begin
        y_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or y_addr_3_reg_569 or y_addr_4_reg_623 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st9_fsm_8) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        y_address1 = y_addr_4_reg_623;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        y_address1 = y_addr_3_reg_569;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        y_address1 = ap_const_lv64_1;
    end else begin
        y_address1 = 'bx;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st3_fsm_2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2))) begin
        y_ce0 = ap_const_logic_1;
    end else begin
        y_ce0 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st9_fsm_8) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        y_ce1 = ap_const_logic_1;
    end else begin
        y_ce1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or OutData_image_width_s or OutData_comp_vpos_s_q0 or ap_sig_cseq_ST_st3_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        y_d0 = OutData_comp_vpos_s_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        y_d0 = OutData_image_width_s;
    end else begin
        y_d0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or OutData_image_height_s or OutData_comp_hpos_s_q0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st9_fsm_8 or tmp_171_fu_544_p2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        y_d1 = tmp_171_fu_544_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        y_d1 = OutData_comp_hpos_s_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        y_d1 = OutData_image_height_s;
    end else begin
        y_d1 = 'bx;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st3_fsm_2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2))) begin
        y_we0 = ap_const_logic_1;
    end else begin
        y_we0 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st9_fsm_8) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        y_we1 = ap_const_logic_1;
    end else begin
        y_we1 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or exitcond8_fu_249_p2 or exitcond6_fu_281_p2 or exitcond1_fu_304_p2 or exitcond4_fu_356_p2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond8_fu_249_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st4_fsm_3 : 
        begin
            if (~(ap_const_lv1_0 == exitcond6_fu_281_p2)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st6_fsm_5 : 
        begin
            if (~(ap_const_lv1_0 == exitcond1_fu_304_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st7_fsm_6 : 
        begin
            if ((ap_const_lv1_0 == exitcond4_fu_356_p2)) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign OutData_comp_buf_s_address0 = tmp_186_cast_fu_374_p1;

assign OutData_comp_hpos_s_address0 = tmp_s_fu_293_p1;

assign OutData_comp_vpos_s_address0 = tmp_fu_261_p1;

assign addrCmp88_fu_379_p2 = (mem_index_gep50_fu_350_p2 < ap_const_lv16_8F19? 1'b1: 1'b0);

assign adjSize81_cast_fu_346_p1 = adjSize_fu_336_p4;

assign adjSize_fu_336_p4 = {{x_0_sum_fu_326_p2[ap_const_lv32_D : ap_const_lv32_2]}};


always @ (ap_CS_fsm) begin
    ap_sig_bdd_104 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_120 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_138 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_153 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_162 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_185 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_27 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_71 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_88 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

assign end_pos_fu_415_p2 = (start_pos_fu_408_p3 | ap_const_lv5_7);

assign exitcond1_fu_304_p2 = (i_2_reg_178 == ap_const_lv2_3? 1'b1: 1'b0);

assign exitcond4_fu_356_p2 = (j_reg_213 == ap_const_lv13_14BE? 1'b1: 1'b0);

assign exitcond6_fu_281_p2 = (i_1_reg_167 == ap_const_lv2_3? 1'b1: 1'b0);

assign exitcond8_fu_249_p2 = (i_reg_156 == ap_const_lv2_3? 1'b1: 1'b0);

assign gepindex2_cast_fu_403_p1 = gepindex2_fu_395_p3;

assign gepindex2_fu_395_p3 = ((addrCmp88_fu_379_p2[0:0] === 1'b1) ? tmp_150_fu_389_p2 : ap_const_lv13_F9F);

assign i_17_fu_287_p2 = (i_1_reg_167 + ap_const_lv2_1);

assign i_18_fu_255_p2 = (i_reg_156 + ap_const_lv2_1);

assign i_19_fu_310_p2 = (i_2_reg_178 + ap_const_lv2_1);

assign j_1_fu_362_p2 = (ap_const_lv13_1 + j_reg_213);

assign mem_index_gep50_fu_350_p2 = (ap_const_lv16_7F81 + adjSize81_cast_fu_346_p1);

assign next_mul_fu_298_p2 = (phi_mul_reg_201 + ap_const_lv14_14BE);

assign p_0_rec_cast_fu_234_p1 = i_reg_156;

assign p_1_rec_cast_fu_266_p1 = i_1_reg_167;

assign p_demorgan_fu_523_p2 = (tmp_166_fu_511_p2 & tmp_167_fu_517_p2);

assign scevgep_rec_fu_316_p2 = (x_0_rec_reg_189 + ap_const_lv14_14BE);

assign start_pos_fu_408_p3 = {{tmp_148_reg_605}, {ap_const_lv3_0}};

assign sum3_cast_fu_276_p1 = sum3_fu_270_p2;

assign sum3_fu_270_p2 = (p_1_rec_cast_fu_266_p1 + ap_const_lv4_5);

assign sum_cast_fu_244_p1 = sum_fu_238_p2;

assign sum_fu_238_p2 = (p_0_rec_cast_fu_234_p1 + ap_const_lv3_2);

assign tmp_144_fu_368_p2 = (phi_mul_reg_201 + x_1_rec_cast9_fu_322_p1);

assign tmp_148_fu_332_p1 = x_0_sum_fu_326_p2[1:0];

assign tmp_149_fu_385_p1 = adjSize_fu_336_p4;

assign tmp_150_fu_389_p2 = (tmp_149_fu_385_p1 + ap_const_lv13_8);

assign tmp_151_fu_421_p2 = (start_pos_fu_408_p3 > end_pos_fu_415_p2? 1'b1: 1'b0);

assign tmp_152_fu_427_p1 = start_pos_fu_408_p3;

assign tmp_153_fu_431_p1 = end_pos_fu_415_p2;

assign tmp_154_fu_435_p1 = OutData_comp_buf_s_q0;

assign tmp_155_fu_439_p2 = (tmp_152_fu_427_p1 ^ ap_const_lv6_1F);

assign tmp_156_fu_445_p3 = ((tmp_151_fu_421_p2[0:0] === 1'b1) ? tmp_152_fu_427_p1 : tmp_153_fu_431_p1);

assign tmp_157_fu_453_p3 = ((tmp_151_fu_421_p2[0:0] === 1'b1) ? tmp_153_fu_431_p1 : tmp_152_fu_427_p1);

assign tmp_158_fu_461_p3 = ((tmp_151_fu_421_p2[0:0] === 1'b1) ? tmp_155_fu_439_p2 : tmp_152_fu_427_p1);

assign tmp_159_fu_469_p2 = (tmp_156_fu_445_p3 ^ ap_const_lv6_1F);

assign tmp_160_fu_475_p1 = tmp_158_fu_461_p3;

assign tmp_161_fu_479_p1 = tmp_157_fu_453_p3;

assign tmp_162_fu_483_p1 = tmp_159_fu_469_p2;

assign tmp_163_fu_487_p2 = tmp_154_fu_435_p1 << tmp_160_fu_475_p1;


integer ap_tvar_int_0;

always @ (tmp_163_fu_487_p2) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > ap_const_lv32_1F - ap_const_lv32_0) begin
            tmp_164_fu_493_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_164_fu_493_p4[ap_tvar_int_0] = tmp_163_fu_487_p2[ap_const_lv32_1F - ap_tvar_int_0];
        end
    end
end



assign tmp_165_fu_503_p3 = ((tmp_151_fu_421_p2[0:0] === 1'b1) ? tmp_164_fu_493_p4 : tmp_163_fu_487_p2);

assign tmp_166_fu_511_p2 = ap_const_lv32_FFFFFFFF << tmp_161_fu_479_p1;

assign tmp_167_fu_517_p2 = ap_const_lv32_FFFFFFFF >> tmp_162_fu_483_p1;

assign tmp_168_fu_529_p2 = (p_demorgan_reg_634 ^ ap_const_lv32_FFFFFFFF);

assign tmp_169_fu_534_p2 = (y_q0 & tmp_168_fu_529_p2);

assign tmp_170_fu_540_p2 = (tmp_165_reg_629 & p_demorgan_reg_634);

assign tmp_171_fu_544_p2 = (tmp_169_fu_534_p2 | tmp_170_fu_540_p2);

assign tmp_186_cast_fu_374_p1 = tmp_144_fu_368_p2;

assign tmp_fu_261_p1 = i_reg_156;

assign tmp_s_fu_293_p1 = i_1_reg_167;

assign x_0_sum_fu_326_p2 = (x_1_rec_cast9_fu_322_p1 + x_0_rec_reg_189);

assign x_1_rec_cast9_fu_322_p1 = j_reg_213;
always @ (posedge ap_clk) begin
    y_addr_2_reg_551[11:3] <= 9'b000000000;
    y_addr_3_reg_569[11:4] <= 8'b00000000;
end



endmodule //decode_start_data_out

