Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 18:15:29 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -79.487    -2019.223                    991                 2475        0.130        0.000                      0                 2475        3.000        0.000                       0                  1046  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -79.487    -2019.223                    991                 2475        0.130        0.000                      0                 2475        3.000        0.000                       0                  1046  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          991  Failing Endpoints,  Worst Slack      -79.487ns,  Total Violation    -2019.223ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -79.487ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        86.497ns  (logic 58.436ns (67.559%)  route 28.061ns (32.441%))
  Logic Levels:           308  (CARRY4=280 LUT2=1 LUT3=27)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.973     0.973    div0/clk
    SLICE_X43Y44         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.479     1.908    div0/ltmp[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.032 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.032    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.545 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.545    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.662 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.662    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.779 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.779    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.896 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.896    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.013 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.013    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.130 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.001     3.130    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.247 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.247    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.364 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.364    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.645 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.048     4.694    div0/p_1_in[31]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     5.532 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.532    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.649    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.766    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.883    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.000    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.117    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.234 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.001     6.234    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.351 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.351    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.530 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.115     7.645    div0/p_1_in[30]
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.332     7.977 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.977    div0/out_tmp[29]_i_42_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.527 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.527    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.641 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.641    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.755 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.755    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.869    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.983    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.211 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.211    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.326    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.504 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.122    10.626    div0/p_1_in[29]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.329    10.955 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.955    div0/out_tmp[28]_i_42_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.488 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.605    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.722 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.722    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.839 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.839    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.956 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.956    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.073 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.073    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.190 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.190    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.307 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.486 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.028    13.514    div0/p_1_in[28]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.332    13.846 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.846    div0/out_tmp[27]_i_42_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.379 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.379    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.496 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.496    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.613 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.613    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.730 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.730    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.847 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.847    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.964 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.964    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.081    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.198    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.377 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.928    16.304    div0/p_1_in[27]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.332    16.636 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.636    div0/out_tmp[26]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.186 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.186    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.300 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.300    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.414 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.414    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.528 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.528    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.642 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.642    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.756 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.756    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.870    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.984    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.162 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.920    19.083    div0/p_1_in[26]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.329    19.412 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.412    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.962 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.962    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.076 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.076    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.190 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.190    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.304 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.304    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.418 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.418    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.532 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.532    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.646    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.938 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.783    21.720    div0/p_1_in[25]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    22.049 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    22.049    div0/out_tmp[24]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.599 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.599    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.713    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.827    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.941    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.055    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.169 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.169    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.283 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.283    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.397 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.397    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.575 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.875    24.450    div0/p_1_in[24]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.329    24.779 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.779    div0/out_tmp[23]_i_42_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.329 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.329    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.443 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.443    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.557 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.557    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.671 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.671    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.785 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.785    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.899 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.899    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.013 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.013    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.127 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.127    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.305 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    27.352    div0/p_1_in[23]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.329    27.681 r  div0/out_tmp[22]_i_38/O
                         net (fo=1, routed)           0.000    27.681    div0/out_tmp[22]_i_38_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.231 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.231    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.345 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.345    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.459 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.459    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.573    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.687    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.801    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.915    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.072 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.018    30.090    div0/p_1_in[22]
    SLICE_X39Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.875 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.875    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.989 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.989    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.103 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.103    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.217 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.217    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.331 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.331    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.445 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.445    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.559 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.559    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.673 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.673    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.851 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.986    32.837    div0/p_1_in[21]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    33.166 r  div0/out_tmp[20]_i_38/O
                         net (fo=1, routed)           0.000    33.166    div0/out_tmp[20]_i_38_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.716 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.716    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.830    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.944    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.058    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.001    34.173    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.287    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.401 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.401    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.579 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          1.050    35.629    div0/p_1_in[20]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.958 r  div0/out_tmp[19]_i_39/O
                         net (fo=1, routed)           0.000    35.958    div0/out_tmp[19]_i_39_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.490 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.490    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.604 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.001    36.605    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.719 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.719    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.833 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.833    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.947 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.947    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.061 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.061    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.175 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.175    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.353 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.929    38.282    div0/p_1_in[19]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.329    38.611 r  div0/out_tmp[18]_i_38/O
                         net (fo=1, routed)           0.000    38.611    div0/out_tmp[18]_i_38_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.161    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.275    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.389    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.503    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.617    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.731    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.845    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.023 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.867    40.890    div0/p_1_in[18]
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.329    41.219 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.219    div0/out_tmp[17]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.769 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.769    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.883 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.883    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.997 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.997    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.111 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.111    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.225 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.225    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.339 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.339    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.453 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.453    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.567 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.567    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.745 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.835    43.580    div0/p_1_in[17]
    SLICE_X39Y63         LUT3 (Prop_lut3_I0_O)        0.329    43.909 r  div0/out_tmp[16]_i_39/O
                         net (fo=1, routed)           0.000    43.909    div0/out_tmp[16]_i_39_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.441 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.441    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.555 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.555    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.669 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.669    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.783 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.783    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.897 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.897    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.011 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.011    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.125 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.125    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.303 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.716    46.019    div0/p_1_in[16]
    SLICE_X40Y69         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.348    div0/out_tmp[15]_i_42_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.898    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.012    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.126    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.240    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.354    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    47.477    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.591    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.705    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.883 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.812    48.695    div0/p_1_in[15]
    SLICE_X41Y70         LUT3 (Prop_lut3_I0_O)        0.329    49.024 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    49.024    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.574 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.574    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.688 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.688    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.802 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.802    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.916 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.916    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.030 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.009    50.039    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.153 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.153    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.267 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.267    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.381 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.381    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.559 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.815    51.374    div0/p_1_in[14]
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.329    51.703 r  div0/out_tmp[13]_i_33/O
                         net (fo=1, routed)           0.000    51.703    div0/out_tmp[13]_i_33_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.253 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.253    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.367 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.367    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.481 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.481    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.595 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.595    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.709 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.709    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.823 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.823    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.001 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.813    53.815    div0/p_1_in[13]
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.329    54.144 r  div0/out_tmp[12]_i_39/O
                         net (fo=1, routed)           0.000    54.144    div0/out_tmp[12]_i_39_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.676 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.676    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.790 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.790    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.904 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.904    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.018 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.018    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.132 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.132    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.246 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.246    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.360 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.538 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.726    56.263    div0/p_1_in[12]
    SLICE_X39Y94         LUT3 (Prop_lut3_I0_O)        0.329    56.592 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.592    div0/out_tmp[11]_i_42_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.142    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.256    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.370    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.484    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.598    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.001    57.713    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.827    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.941    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.119 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          1.006    59.126    div0/p_1_in[11]
    SLICE_X38Y97         LUT3 (Prop_lut3_I0_O)        0.329    59.455 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    59.455    div0/out_tmp[10]_i_42_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.988 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.988    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.105 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.105    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.222 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.001    60.222    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.339 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.339    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.456 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.456    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.573 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.573    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.690 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.690    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.807 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.807    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.986 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.905    61.891    div0/p_1_in[10]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.332    62.223 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    62.223    div0/out_tmp[9]_i_42_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.756 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.756    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.873    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.990 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.990    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.107 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.107    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.224 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.224    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.341 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.341    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.458 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.458    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.575 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.575    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.754 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.733    64.487    div0/p_1_in[9]
    SLICE_X37Y106        LUT3 (Prop_lut3_I0_O)        0.332    64.819 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    64.819    div0/out_tmp[8]_i_42_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.369 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.369    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.483 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.483    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.597 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.597    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.711 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.711    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.825 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.939 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.939    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.053 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.053    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.167 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.167    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.345 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.565    66.910    div0/p_1_in[8]
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.329    67.239 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    67.239    div0/out_tmp[7]_i_42_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.789 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.789    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.903 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.903    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.017 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.017    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.131 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.131    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.245 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.245    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.359 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.359    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.473 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.473    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.587 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.587    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.765 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.646    69.411    div0/p_1_in[7]
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.329    69.740 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    69.740    div0/out_tmp[6]_i_42_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.290 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.290    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.404    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.518    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.632    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.746 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.009    70.755    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.869    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.983 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.983    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.097 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.097    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.275 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.737    72.012    div0/p_1_in[6]
    SLICE_X39Y127        LUT3 (Prop_lut3_I0_O)        0.329    72.341 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    72.341    div0/out_tmp[5]_i_42_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.891 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.891    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.005    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.119 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.119    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.233    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.347    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.461    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.575 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.575    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.689 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.689    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.867 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.763    74.630    div0/p_1_in[5]
    SLICE_X40Y133        LUT3 (Prop_lut3_I0_O)        0.329    74.959 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    74.959    div0/out_tmp[4]_i_42_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.509 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.509    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.623 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.623    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.737    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.851 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.851    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.965 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.965    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.079 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.079    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.193 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.193    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.307 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.307    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.485 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.800    77.285    div0/p_1_in[4]
    SLICE_X39Y139        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.070 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.070    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.184 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.184    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.298 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.298    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.412 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.412    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.526 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.526    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.640 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.640    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.754 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.754    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.868 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.868    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    79.046 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          1.024    80.069    div0/p_1_in[3]
    SLICE_X36Y139        LUT3 (Prop_lut3_I0_O)        0.329    80.398 r  div0/out_tmp[2]_i_42/O
                         net (fo=1, routed)           0.000    80.398    div0/out_tmp[2]_i_42_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.931 r  div0/out_tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.931    div0/out_tmp_reg[2]_i_35_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.048 r  div0/out_tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.048    div0/out_tmp_reg[2]_i_30_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.165 r  div0/out_tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.165    div0/out_tmp_reg[2]_i_25_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.282 r  div0/out_tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.282    div0/out_tmp_reg[2]_i_20_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.399 r  div0/out_tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.399    div0/out_tmp_reg[2]_i_15_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.516 r  div0/out_tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.516    div0/out_tmp_reg[2]_i_10_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.633 r  div0/out_tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.633    div0/out_tmp_reg[2]_i_5_n_0
    SLICE_X36Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.750 r  div0/out_tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.750    div0/out_tmp_reg[2]_i_2_n_0
    SLICE_X36Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    81.929 r  div0/out_tmp_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.950    82.879    div0/p_1_in[2]
    SLICE_X37Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.667 r  div0/out_tmp_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.667    div0/out_tmp_reg[1]_i_35_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.781 r  div0/out_tmp_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.781    div0/out_tmp_reg[1]_i_30_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.895 r  div0/out_tmp_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.895    div0/out_tmp_reg[1]_i_25_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.009 r  div0/out_tmp_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.009    div0/out_tmp_reg[1]_i_20_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.123 r  div0/out_tmp_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.123    div0/out_tmp_reg[1]_i_15_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.237 r  div0/out_tmp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.237    div0/out_tmp_reg[1]_i_10_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.351 r  div0/out_tmp_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.351    div0/out_tmp_reg[1]_i_5_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.465 r  div0/out_tmp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    84.465    div0/out_tmp_reg[1]_i_2_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    84.643 r  div0/out_tmp_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.989    85.632    div0/p_1_in[1]
    SLICE_X38Y134        LUT3 (Prop_lut3_I0_O)        0.329    85.961 r  div0/out_tmp[0]_i_42/O
                         net (fo=1, routed)           0.000    85.961    div0/out_tmp[0]_i_42_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.493 r  div0/out_tmp_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.493    div0/out_tmp_reg[0]_i_35_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.610 r  div0/out_tmp_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    86.610    div0/out_tmp_reg[0]_i_30_n_0
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.727 r  div0/out_tmp_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.727    div0/out_tmp_reg[0]_i_25_n_0
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.844 r  div0/out_tmp_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.844    div0/out_tmp_reg[0]_i_20_n_0
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.961 r  div0/out_tmp_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.961    div0/out_tmp_reg[0]_i_15_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.078 r  div0/out_tmp_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    87.078    div0/out_tmp_reg[0]_i_10_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.195 r  div0/out_tmp_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.195    div0/out_tmp_reg[0]_i_5_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.312 r  div0/out_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.312    div0/out_tmp_reg[0]_i_2_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.469 r  div0/out_tmp_reg[0]_i_1/CO[1]
                         net (fo=1, routed)           0.000    87.469    div0/p_1_in[0]
    SLICE_X38Y142        FDRE                                         r  div0/out_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1048, unset)         0.924     7.924    div0/clk
    SLICE_X38Y142        FDRE                                         r  div0/out_tmp_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y142        FDRE (Setup_fdre_C_D)        0.094     7.983    div0/out_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                         -87.470    
  -------------------------------------------------------------------
                         slack                                -79.487    

Slack (VIOLATED) :        -76.737ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        83.670ns  (logic 56.598ns (67.644%)  route 27.072ns (32.356%))
  Logic Levels:           298  (CARRY4=271 LUT2=1 LUT3=26)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.973     0.973    div0/clk
    SLICE_X43Y44         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.479     1.908    div0/ltmp[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.032 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.032    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.545 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.545    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.662 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.662    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.779 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.779    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.896 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.896    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.013 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.013    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.130 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.001     3.130    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.247 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.247    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.364 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.364    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.645 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.048     4.694    div0/p_1_in[31]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     5.532 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.532    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.649    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.766    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.883    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.000    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.117    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.234 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.001     6.234    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.351 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.351    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.530 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.115     7.645    div0/p_1_in[30]
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.332     7.977 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.977    div0/out_tmp[29]_i_42_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.527 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.527    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.641 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.641    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.755 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.755    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.869    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.983    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.211 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.211    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.326    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.504 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.122    10.626    div0/p_1_in[29]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.329    10.955 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.955    div0/out_tmp[28]_i_42_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.488 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.605    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.722 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.722    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.839 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.839    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.956 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.956    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.073 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.073    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.190 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.190    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.307 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.486 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.028    13.514    div0/p_1_in[28]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.332    13.846 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.846    div0/out_tmp[27]_i_42_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.379 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.379    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.496 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.496    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.613 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.613    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.730 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.730    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.847 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.847    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.964 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.964    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.081    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.198    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.377 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.928    16.304    div0/p_1_in[27]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.332    16.636 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.636    div0/out_tmp[26]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.186 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.186    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.300 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.300    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.414 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.414    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.528 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.528    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.642 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.642    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.756 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.756    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.870    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.984    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.162 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.920    19.083    div0/p_1_in[26]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.329    19.412 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.412    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.962 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.962    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.076 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.076    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.190 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.190    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.304 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.304    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.418 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.418    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.532 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.532    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.646    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.938 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.783    21.720    div0/p_1_in[25]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    22.049 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    22.049    div0/out_tmp[24]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.599 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.599    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.713    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.827    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.941    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.055    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.169 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.169    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.283 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.283    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.397 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.397    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.575 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.875    24.450    div0/p_1_in[24]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.329    24.779 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.779    div0/out_tmp[23]_i_42_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.329 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.329    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.443 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.443    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.557 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.557    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.671 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.671    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.785 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.785    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.899 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.899    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.013 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.013    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.127 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.127    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.305 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    27.352    div0/p_1_in[23]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.329    27.681 r  div0/out_tmp[22]_i_38/O
                         net (fo=1, routed)           0.000    27.681    div0/out_tmp[22]_i_38_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.231 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.231    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.345 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.345    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.459 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.459    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.573    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.687    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.801    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.915    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.072 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.018    30.090    div0/p_1_in[22]
    SLICE_X39Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.875 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.875    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.989 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.989    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.103 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.103    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.217 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.217    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.331 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.331    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.445 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.445    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.559 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.559    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.673 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.673    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.851 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.986    32.837    div0/p_1_in[21]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    33.166 r  div0/out_tmp[20]_i_38/O
                         net (fo=1, routed)           0.000    33.166    div0/out_tmp[20]_i_38_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.716 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.716    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.830    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.944    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.058    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.001    34.173    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.287    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.401 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.401    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.579 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          1.050    35.629    div0/p_1_in[20]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.958 r  div0/out_tmp[19]_i_39/O
                         net (fo=1, routed)           0.000    35.958    div0/out_tmp[19]_i_39_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.490 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.490    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.604 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.001    36.605    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.719 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.719    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.833 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.833    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.947 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.947    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.061 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.061    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.175 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.175    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.353 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.929    38.282    div0/p_1_in[19]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.329    38.611 r  div0/out_tmp[18]_i_38/O
                         net (fo=1, routed)           0.000    38.611    div0/out_tmp[18]_i_38_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.161    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.275    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.389    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.503    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.617    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.731    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.845    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.023 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.867    40.890    div0/p_1_in[18]
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.329    41.219 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.219    div0/out_tmp[17]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.769 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.769    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.883 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.883    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.997 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.997    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.111 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.111    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.225 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.225    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.339 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.339    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.453 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.453    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.567 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.567    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.745 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.835    43.580    div0/p_1_in[17]
    SLICE_X39Y63         LUT3 (Prop_lut3_I0_O)        0.329    43.909 r  div0/out_tmp[16]_i_39/O
                         net (fo=1, routed)           0.000    43.909    div0/out_tmp[16]_i_39_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.441 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.441    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.555 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.555    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.669 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.669    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.783 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.783    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.897 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.897    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.011 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.011    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.125 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.125    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.303 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.716    46.019    div0/p_1_in[16]
    SLICE_X40Y69         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.348    div0/out_tmp[15]_i_42_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.898    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.012    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.126    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.240    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.354    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    47.477    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.591    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.705    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.883 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.812    48.695    div0/p_1_in[15]
    SLICE_X41Y70         LUT3 (Prop_lut3_I0_O)        0.329    49.024 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    49.024    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.574 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.574    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.688 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.688    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.802 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.802    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.916 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.916    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.030 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.009    50.039    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.153 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.153    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.267 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.267    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.381 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.381    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.559 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.815    51.374    div0/p_1_in[14]
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.329    51.703 r  div0/out_tmp[13]_i_33/O
                         net (fo=1, routed)           0.000    51.703    div0/out_tmp[13]_i_33_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.253 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.253    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.367 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.367    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.481 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.481    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.595 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.595    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.709 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.709    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.823 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.823    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.001 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.813    53.815    div0/p_1_in[13]
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.329    54.144 r  div0/out_tmp[12]_i_39/O
                         net (fo=1, routed)           0.000    54.144    div0/out_tmp[12]_i_39_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.676 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.676    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.790 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.790    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.904 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.904    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.018 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.018    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.132 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.132    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.246 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.246    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.360 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.538 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.726    56.263    div0/p_1_in[12]
    SLICE_X39Y94         LUT3 (Prop_lut3_I0_O)        0.329    56.592 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.592    div0/out_tmp[11]_i_42_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.142    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.256    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.370    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.484    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.598    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.001    57.713    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.827    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.941    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.119 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          1.006    59.126    div0/p_1_in[11]
    SLICE_X38Y97         LUT3 (Prop_lut3_I0_O)        0.329    59.455 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    59.455    div0/out_tmp[10]_i_42_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.988 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.988    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.105 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.105    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.222 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.001    60.222    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.339 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.339    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.456 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.456    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.573 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.573    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.690 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.690    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.807 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.807    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.986 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.905    61.891    div0/p_1_in[10]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.332    62.223 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    62.223    div0/out_tmp[9]_i_42_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.756 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.756    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.873    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.990 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.990    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.107 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.107    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.224 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.224    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.341 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.341    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.458 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.458    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.575 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.575    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.754 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.733    64.487    div0/p_1_in[9]
    SLICE_X37Y106        LUT3 (Prop_lut3_I0_O)        0.332    64.819 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    64.819    div0/out_tmp[8]_i_42_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.369 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.369    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.483 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.483    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.597 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.597    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.711 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.711    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.825 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.939 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.939    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.053 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.053    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.167 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.167    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.345 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.565    66.910    div0/p_1_in[8]
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.329    67.239 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    67.239    div0/out_tmp[7]_i_42_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.789 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.789    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.903 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.903    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.017 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.017    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.131 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.131    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.245 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.245    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.359 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.359    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.473 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.473    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.587 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.587    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.765 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.646    69.411    div0/p_1_in[7]
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.329    69.740 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    69.740    div0/out_tmp[6]_i_42_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.290 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.290    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.404    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.518    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.632    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.746 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.009    70.755    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.869    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.983 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.983    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.097 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.097    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.275 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.737    72.012    div0/p_1_in[6]
    SLICE_X39Y127        LUT3 (Prop_lut3_I0_O)        0.329    72.341 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    72.341    div0/out_tmp[5]_i_42_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.891 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.891    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.005    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.119 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.119    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.233    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.347    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.461    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.575 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.575    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.689 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.689    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.867 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.763    74.630    div0/p_1_in[5]
    SLICE_X40Y133        LUT3 (Prop_lut3_I0_O)        0.329    74.959 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    74.959    div0/out_tmp[4]_i_42_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.509 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.509    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.623 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.623    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.737    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.851 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.851    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.965 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.965    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.079 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.079    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.193 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.193    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.307 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.307    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.485 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.800    77.285    div0/p_1_in[4]
    SLICE_X39Y139        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.070 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.070    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.184 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.184    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.298 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.298    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.412 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.412    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.526 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.526    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.640 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.640    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.754 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.754    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.868 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.868    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    79.046 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          1.024    80.069    div0/p_1_in[3]
    SLICE_X36Y139        LUT3 (Prop_lut3_I0_O)        0.329    80.398 r  div0/out_tmp[2]_i_42/O
                         net (fo=1, routed)           0.000    80.398    div0/out_tmp[2]_i_42_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.931 r  div0/out_tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.931    div0/out_tmp_reg[2]_i_35_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.048 r  div0/out_tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.048    div0/out_tmp_reg[2]_i_30_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.165 r  div0/out_tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.165    div0/out_tmp_reg[2]_i_25_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.282 r  div0/out_tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.282    div0/out_tmp_reg[2]_i_20_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.399 r  div0/out_tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.399    div0/out_tmp_reg[2]_i_15_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.516 r  div0/out_tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.516    div0/out_tmp_reg[2]_i_10_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.633 r  div0/out_tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.633    div0/out_tmp_reg[2]_i_5_n_0
    SLICE_X36Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.750 r  div0/out_tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.750    div0/out_tmp_reg[2]_i_2_n_0
    SLICE_X36Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    81.929 r  div0/out_tmp_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.950    82.879    div0/p_1_in[2]
    SLICE_X37Y138        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.667 r  div0/out_tmp_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.667    div0/out_tmp_reg[1]_i_35_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.781 r  div0/out_tmp_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.781    div0/out_tmp_reg[1]_i_30_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.895 r  div0/out_tmp_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.895    div0/out_tmp_reg[1]_i_25_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.009 r  div0/out_tmp_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.009    div0/out_tmp_reg[1]_i_20_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.123 r  div0/out_tmp_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.123    div0/out_tmp_reg[1]_i_15_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.237 r  div0/out_tmp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.237    div0/out_tmp_reg[1]_i_10_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.351 r  div0/out_tmp_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.351    div0/out_tmp_reg[1]_i_5_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.465 r  div0/out_tmp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    84.465    div0/out_tmp_reg[1]_i_2_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    84.643 r  div0/out_tmp_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.000    84.643    div0/p_1_in[1]
    SLICE_X37Y146        FDRE                                         r  div0/out_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1048, unset)         0.924     7.924    div0/clk
    SLICE_X37Y146        FDRE                                         r  div0/out_tmp_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y146        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -84.643    
  -------------------------------------------------------------------
                         slack                                -76.737    

Slack (VIOLATED) :        -73.974ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        80.956ns  (logic 54.834ns (67.733%)  route 26.122ns (32.267%))
  Logic Levels:           289  (CARRY4=262 LUT2=1 LUT3=26)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.973     0.973    div0/clk
    SLICE_X43Y44         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.479     1.908    div0/ltmp[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.032 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.032    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.545 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.545    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.662 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.662    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.779 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.779    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.896 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.896    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.013 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.013    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.130 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.001     3.130    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.247 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.247    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.364 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.364    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.645 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.048     4.694    div0/p_1_in[31]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     5.532 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.532    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.649    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.766    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.883    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.000    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.117    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.234 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.001     6.234    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.351 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.351    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.530 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.115     7.645    div0/p_1_in[30]
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.332     7.977 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.977    div0/out_tmp[29]_i_42_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.527 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.527    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.641 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.641    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.755 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.755    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.869    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.983    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.211 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.211    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.326    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.504 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.122    10.626    div0/p_1_in[29]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.329    10.955 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.955    div0/out_tmp[28]_i_42_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.488 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.605    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.722 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.722    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.839 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.839    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.956 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.956    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.073 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.073    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.190 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.190    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.307 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.486 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.028    13.514    div0/p_1_in[28]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.332    13.846 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.846    div0/out_tmp[27]_i_42_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.379 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.379    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.496 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.496    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.613 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.613    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.730 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.730    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.847 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.847    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.964 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.964    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.081    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.198    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.377 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.928    16.304    div0/p_1_in[27]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.332    16.636 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.636    div0/out_tmp[26]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.186 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.186    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.300 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.300    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.414 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.414    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.528 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.528    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.642 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.642    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.756 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.756    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.870    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.984    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.162 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.920    19.083    div0/p_1_in[26]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.329    19.412 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.412    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.962 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.962    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.076 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.076    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.190 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.190    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.304 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.304    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.418 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.418    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.532 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.532    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.646    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.938 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.783    21.720    div0/p_1_in[25]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    22.049 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    22.049    div0/out_tmp[24]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.599 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.599    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.713    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.827    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.941    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.055    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.169 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.169    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.283 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.283    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.397 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.397    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.575 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.875    24.450    div0/p_1_in[24]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.329    24.779 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.779    div0/out_tmp[23]_i_42_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.329 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.329    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.443 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.443    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.557 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.557    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.671 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.671    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.785 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.785    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.899 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.899    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.013 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.013    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.127 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.127    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.305 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    27.352    div0/p_1_in[23]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.329    27.681 r  div0/out_tmp[22]_i_38/O
                         net (fo=1, routed)           0.000    27.681    div0/out_tmp[22]_i_38_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.231 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.231    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.345 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.345    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.459 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.459    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.573    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.687    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.801    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.915    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.072 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.018    30.090    div0/p_1_in[22]
    SLICE_X39Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.875 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.875    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.989 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.989    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.103 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.103    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.217 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.217    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.331 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.331    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.445 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.445    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.559 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.559    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.673 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.673    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.851 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.986    32.837    div0/p_1_in[21]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    33.166 r  div0/out_tmp[20]_i_38/O
                         net (fo=1, routed)           0.000    33.166    div0/out_tmp[20]_i_38_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.716 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.716    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.830    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.944    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.058    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.001    34.173    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.287    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.401 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.401    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.579 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          1.050    35.629    div0/p_1_in[20]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.958 r  div0/out_tmp[19]_i_39/O
                         net (fo=1, routed)           0.000    35.958    div0/out_tmp[19]_i_39_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.490 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.490    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.604 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.001    36.605    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.719 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.719    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.833 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.833    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.947 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.947    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.061 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.061    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.175 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.175    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.353 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.929    38.282    div0/p_1_in[19]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.329    38.611 r  div0/out_tmp[18]_i_38/O
                         net (fo=1, routed)           0.000    38.611    div0/out_tmp[18]_i_38_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.161    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.275    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.389    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.503    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.617    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.731    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.845    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.023 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.867    40.890    div0/p_1_in[18]
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.329    41.219 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.219    div0/out_tmp[17]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.769 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.769    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.883 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.883    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.997 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.997    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.111 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.111    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.225 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.225    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.339 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.339    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.453 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.453    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.567 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.567    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.745 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.835    43.580    div0/p_1_in[17]
    SLICE_X39Y63         LUT3 (Prop_lut3_I0_O)        0.329    43.909 r  div0/out_tmp[16]_i_39/O
                         net (fo=1, routed)           0.000    43.909    div0/out_tmp[16]_i_39_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.441 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.441    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.555 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.555    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.669 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.669    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.783 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.783    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.897 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.897    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.011 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.011    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.125 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.125    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.303 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.716    46.019    div0/p_1_in[16]
    SLICE_X40Y69         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.348    div0/out_tmp[15]_i_42_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.898    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.012    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.126    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.240    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.354    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    47.477    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.591    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.705    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.883 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.812    48.695    div0/p_1_in[15]
    SLICE_X41Y70         LUT3 (Prop_lut3_I0_O)        0.329    49.024 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    49.024    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.574 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.574    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.688 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.688    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.802 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.802    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.916 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.916    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.030 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.009    50.039    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.153 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.153    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.267 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.267    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.381 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.381    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.559 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.815    51.374    div0/p_1_in[14]
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.329    51.703 r  div0/out_tmp[13]_i_33/O
                         net (fo=1, routed)           0.000    51.703    div0/out_tmp[13]_i_33_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.253 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.253    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.367 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.367    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.481 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.481    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.595 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.595    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.709 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.709    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.823 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.823    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.001 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.813    53.815    div0/p_1_in[13]
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.329    54.144 r  div0/out_tmp[12]_i_39/O
                         net (fo=1, routed)           0.000    54.144    div0/out_tmp[12]_i_39_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.676 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.676    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.790 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.790    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.904 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.904    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.018 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.018    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.132 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.132    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.246 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.246    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.360 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.538 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.726    56.263    div0/p_1_in[12]
    SLICE_X39Y94         LUT3 (Prop_lut3_I0_O)        0.329    56.592 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.592    div0/out_tmp[11]_i_42_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.142    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.256    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.370    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.484    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.598    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.001    57.713    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.827    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.941    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.119 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          1.006    59.126    div0/p_1_in[11]
    SLICE_X38Y97         LUT3 (Prop_lut3_I0_O)        0.329    59.455 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    59.455    div0/out_tmp[10]_i_42_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.988 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.988    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.105 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.105    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.222 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.001    60.222    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.339 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.339    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.456 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.456    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.573 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.573    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.690 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.690    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.807 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.807    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.986 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.905    61.891    div0/p_1_in[10]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.332    62.223 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    62.223    div0/out_tmp[9]_i_42_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.756 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.756    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.873    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.990 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.990    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.107 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.107    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.224 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.224    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.341 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.341    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.458 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.458    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.575 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.575    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.754 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.733    64.487    div0/p_1_in[9]
    SLICE_X37Y106        LUT3 (Prop_lut3_I0_O)        0.332    64.819 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    64.819    div0/out_tmp[8]_i_42_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.369 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.369    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.483 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.483    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.597 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.597    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.711 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.711    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.825 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.939 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.939    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.053 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.053    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.167 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.167    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.345 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.565    66.910    div0/p_1_in[8]
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.329    67.239 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    67.239    div0/out_tmp[7]_i_42_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.789 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.789    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.903 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.903    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.017 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.017    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.131 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.131    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.245 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.245    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.359 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.359    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.473 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.473    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.587 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.587    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.765 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.646    69.411    div0/p_1_in[7]
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.329    69.740 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    69.740    div0/out_tmp[6]_i_42_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.290 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.290    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.404    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.518    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.632    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.746 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.009    70.755    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.869    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.983 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.983    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.097 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.097    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.275 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.737    72.012    div0/p_1_in[6]
    SLICE_X39Y127        LUT3 (Prop_lut3_I0_O)        0.329    72.341 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    72.341    div0/out_tmp[5]_i_42_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.891 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.891    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.005    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.119 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.119    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.233    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.347    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.461    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.575 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.575    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.689 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.689    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.867 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.763    74.630    div0/p_1_in[5]
    SLICE_X40Y133        LUT3 (Prop_lut3_I0_O)        0.329    74.959 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    74.959    div0/out_tmp[4]_i_42_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.509 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.509    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.623 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.623    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.737    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.851 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.851    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.965 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.965    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.079 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.079    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.193 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.193    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.307 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.307    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.485 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.800    77.285    div0/p_1_in[4]
    SLICE_X39Y139        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.070 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.070    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.184 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.184    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.298 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.298    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.412 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.412    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.526 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.526    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.640 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.640    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.754 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.754    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.868 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.868    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    79.046 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          1.024    80.069    div0/p_1_in[3]
    SLICE_X36Y139        LUT3 (Prop_lut3_I0_O)        0.329    80.398 r  div0/out_tmp[2]_i_42/O
                         net (fo=1, routed)           0.000    80.398    div0/out_tmp[2]_i_42_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.931 r  div0/out_tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.931    div0/out_tmp_reg[2]_i_35_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.048 r  div0/out_tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.048    div0/out_tmp_reg[2]_i_30_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.165 r  div0/out_tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.165    div0/out_tmp_reg[2]_i_25_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.282 r  div0/out_tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.282    div0/out_tmp_reg[2]_i_20_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.399 r  div0/out_tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.399    div0/out_tmp_reg[2]_i_15_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.516 r  div0/out_tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.516    div0/out_tmp_reg[2]_i_10_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.633 r  div0/out_tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.633    div0/out_tmp_reg[2]_i_5_n_0
    SLICE_X36Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.750 r  div0/out_tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.750    div0/out_tmp_reg[2]_i_2_n_0
    SLICE_X36Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    81.929 r  div0/out_tmp_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.000    81.929    div0/p_1_in[2]
    SLICE_X36Y147        FDRE                                         r  div0/out_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1048, unset)         0.924     7.924    div0/clk
    SLICE_X36Y147        FDRE                                         r  div0/out_tmp_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y147        FDRE (Setup_fdre_C_D)        0.066     7.955    div0/out_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -81.929    
  -------------------------------------------------------------------
                         slack                                -73.974    

Slack (VIOLATED) :        -71.140ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        78.073ns  (logic 52.974ns (67.852%)  route 25.099ns (32.148%))
  Logic Levels:           279  (CARRY4=253 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.973     0.973    div0/clk
    SLICE_X43Y44         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.479     1.908    div0/ltmp[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.032 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.032    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.545 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.545    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.662 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.662    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.779 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.779    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.896 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.896    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.013 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.013    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.130 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.001     3.130    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.247 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.247    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.364 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.364    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.645 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.048     4.694    div0/p_1_in[31]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     5.532 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.532    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.649    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.766    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.883    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.000    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.117    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.234 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.001     6.234    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.351 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.351    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.530 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.115     7.645    div0/p_1_in[30]
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.332     7.977 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.977    div0/out_tmp[29]_i_42_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.527 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.527    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.641 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.641    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.755 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.755    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.869    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.983    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.211 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.211    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.326    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.504 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.122    10.626    div0/p_1_in[29]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.329    10.955 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.955    div0/out_tmp[28]_i_42_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.488 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.605    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.722 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.722    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.839 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.839    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.956 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.956    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.073 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.073    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.190 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.190    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.307 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.486 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.028    13.514    div0/p_1_in[28]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.332    13.846 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.846    div0/out_tmp[27]_i_42_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.379 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.379    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.496 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.496    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.613 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.613    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.730 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.730    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.847 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.847    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.964 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.964    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.081    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.198    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.377 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.928    16.304    div0/p_1_in[27]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.332    16.636 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.636    div0/out_tmp[26]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.186 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.186    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.300 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.300    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.414 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.414    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.528 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.528    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.642 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.642    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.756 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.756    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.870    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.984    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.162 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.920    19.083    div0/p_1_in[26]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.329    19.412 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.412    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.962 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.962    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.076 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.076    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.190 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.190    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.304 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.304    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.418 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.418    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.532 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.532    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.646    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.938 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.783    21.720    div0/p_1_in[25]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    22.049 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    22.049    div0/out_tmp[24]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.599 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.599    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.713    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.827    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.941    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.055    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.169 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.169    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.283 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.283    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.397 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.397    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.575 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.875    24.450    div0/p_1_in[24]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.329    24.779 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.779    div0/out_tmp[23]_i_42_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.329 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.329    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.443 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.443    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.557 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.557    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.671 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.671    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.785 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.785    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.899 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.899    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.013 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.013    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.127 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.127    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.305 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    27.352    div0/p_1_in[23]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.329    27.681 r  div0/out_tmp[22]_i_38/O
                         net (fo=1, routed)           0.000    27.681    div0/out_tmp[22]_i_38_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.231 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.231    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.345 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.345    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.459 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.459    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.573    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.687    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.801    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.915    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.072 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.018    30.090    div0/p_1_in[22]
    SLICE_X39Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.875 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.875    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.989 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.989    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.103 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.103    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.217 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.217    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.331 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.331    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.445 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.445    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.559 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.559    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.673 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.673    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.851 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.986    32.837    div0/p_1_in[21]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    33.166 r  div0/out_tmp[20]_i_38/O
                         net (fo=1, routed)           0.000    33.166    div0/out_tmp[20]_i_38_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.716 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.716    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.830    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.944    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.058    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.001    34.173    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.287    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.401 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.401    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.579 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          1.050    35.629    div0/p_1_in[20]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.958 r  div0/out_tmp[19]_i_39/O
                         net (fo=1, routed)           0.000    35.958    div0/out_tmp[19]_i_39_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.490 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.490    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.604 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.001    36.605    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.719 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.719    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.833 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.833    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.947 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.947    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.061 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.061    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.175 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.175    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.353 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.929    38.282    div0/p_1_in[19]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.329    38.611 r  div0/out_tmp[18]_i_38/O
                         net (fo=1, routed)           0.000    38.611    div0/out_tmp[18]_i_38_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.161    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.275    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.389    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.503    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.617    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.731    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.845    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.023 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.867    40.890    div0/p_1_in[18]
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.329    41.219 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.219    div0/out_tmp[17]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.769 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.769    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.883 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.883    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.997 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.997    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.111 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.111    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.225 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.225    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.339 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.339    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.453 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.453    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.567 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.567    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.745 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.835    43.580    div0/p_1_in[17]
    SLICE_X39Y63         LUT3 (Prop_lut3_I0_O)        0.329    43.909 r  div0/out_tmp[16]_i_39/O
                         net (fo=1, routed)           0.000    43.909    div0/out_tmp[16]_i_39_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.441 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.441    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.555 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.555    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.669 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.669    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.783 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.783    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.897 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.897    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.011 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.011    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.125 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.125    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.303 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.716    46.019    div0/p_1_in[16]
    SLICE_X40Y69         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.348    div0/out_tmp[15]_i_42_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.898    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.012    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.126    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.240    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.354    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    47.477    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.591    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.705    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.883 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.812    48.695    div0/p_1_in[15]
    SLICE_X41Y70         LUT3 (Prop_lut3_I0_O)        0.329    49.024 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    49.024    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.574 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.574    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.688 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.688    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.802 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.802    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.916 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.916    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.030 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.009    50.039    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.153 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.153    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.267 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.267    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.381 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.381    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.559 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.815    51.374    div0/p_1_in[14]
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.329    51.703 r  div0/out_tmp[13]_i_33/O
                         net (fo=1, routed)           0.000    51.703    div0/out_tmp[13]_i_33_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.253 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.253    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.367 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.367    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.481 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.481    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.595 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.595    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.709 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.709    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.823 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.823    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.001 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.813    53.815    div0/p_1_in[13]
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.329    54.144 r  div0/out_tmp[12]_i_39/O
                         net (fo=1, routed)           0.000    54.144    div0/out_tmp[12]_i_39_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.676 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.676    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.790 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.790    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.904 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.904    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.018 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.018    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.132 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.132    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.246 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.246    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.360 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.538 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.726    56.263    div0/p_1_in[12]
    SLICE_X39Y94         LUT3 (Prop_lut3_I0_O)        0.329    56.592 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.592    div0/out_tmp[11]_i_42_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.142    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.256    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.370    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.484    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.598    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.001    57.713    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.827    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.941    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.119 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          1.006    59.126    div0/p_1_in[11]
    SLICE_X38Y97         LUT3 (Prop_lut3_I0_O)        0.329    59.455 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    59.455    div0/out_tmp[10]_i_42_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.988 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.988    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.105 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.105    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.222 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.001    60.222    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.339 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.339    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.456 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.456    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.573 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.573    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.690 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.690    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.807 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.807    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.986 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.905    61.891    div0/p_1_in[10]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.332    62.223 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    62.223    div0/out_tmp[9]_i_42_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.756 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.756    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.873    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.990 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.990    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.107 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.107    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.224 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.224    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.341 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.341    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.458 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.458    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.575 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.575    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.754 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.733    64.487    div0/p_1_in[9]
    SLICE_X37Y106        LUT3 (Prop_lut3_I0_O)        0.332    64.819 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    64.819    div0/out_tmp[8]_i_42_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.369 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.369    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.483 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.483    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.597 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.597    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.711 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.711    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.825 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.939 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.939    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.053 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.053    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.167 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.167    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.345 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.565    66.910    div0/p_1_in[8]
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.329    67.239 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    67.239    div0/out_tmp[7]_i_42_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.789 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.789    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.903 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.903    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.017 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.017    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.131 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.131    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.245 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.245    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.359 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.359    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.473 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.473    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.587 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.587    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.765 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.646    69.411    div0/p_1_in[7]
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.329    69.740 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    69.740    div0/out_tmp[6]_i_42_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.290 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.290    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.404    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.518    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.632    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.746 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.009    70.755    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.869    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.983 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.983    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.097 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.097    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.275 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.737    72.012    div0/p_1_in[6]
    SLICE_X39Y127        LUT3 (Prop_lut3_I0_O)        0.329    72.341 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    72.341    div0/out_tmp[5]_i_42_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.891 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.891    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.005    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.119 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.119    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.233    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.347    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.461    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.575 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.575    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.689 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.689    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.867 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.763    74.630    div0/p_1_in[5]
    SLICE_X40Y133        LUT3 (Prop_lut3_I0_O)        0.329    74.959 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    74.959    div0/out_tmp[4]_i_42_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.509 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.509    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.623 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.623    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.737    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.851 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.851    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.965 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.965    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.079 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.079    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.193 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.193    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.307 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.307    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.485 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.800    77.285    div0/p_1_in[4]
    SLICE_X39Y139        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.070 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.070    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.184 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.184    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.298 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.298    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.412 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.412    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.526 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.526    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.640 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.640    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.754 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.754    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.868 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.868    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    79.046 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.000    79.046    div0/p_1_in[3]
    SLICE_X39Y147        FDRE                                         r  div0/out_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1048, unset)         0.924     7.924    div0/clk
    SLICE_X39Y147        FDRE                                         r  div0/out_tmp_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y147        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -79.046    
  -------------------------------------------------------------------
                         slack                                -71.140    

Slack (VIOLATED) :        -68.579ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        75.512ns  (logic 51.213ns (67.821%)  route 24.299ns (32.179%))
  Logic Levels:           270  (CARRY4=244 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.973     0.973    div0/clk
    SLICE_X43Y44         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.479     1.908    div0/ltmp[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.032 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.032    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.545 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.545    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.662 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.662    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.779 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.779    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.896 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.896    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.013 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.013    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.130 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.001     3.130    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.247 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.247    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.364 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.364    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.645 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.048     4.694    div0/p_1_in[31]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     5.532 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.532    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.649    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.766    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.883    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.000    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.117    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.234 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.001     6.234    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.351 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.351    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.530 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.115     7.645    div0/p_1_in[30]
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.332     7.977 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.977    div0/out_tmp[29]_i_42_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.527 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.527    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.641 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.641    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.755 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.755    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.869    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.983    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.211 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.211    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.326    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.504 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.122    10.626    div0/p_1_in[29]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.329    10.955 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.955    div0/out_tmp[28]_i_42_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.488 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.605    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.722 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.722    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.839 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.839    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.956 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.956    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.073 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.073    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.190 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.190    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.307 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.486 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.028    13.514    div0/p_1_in[28]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.332    13.846 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.846    div0/out_tmp[27]_i_42_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.379 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.379    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.496 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.496    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.613 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.613    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.730 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.730    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.847 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.847    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.964 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.964    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.081    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.198    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.377 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.928    16.304    div0/p_1_in[27]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.332    16.636 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.636    div0/out_tmp[26]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.186 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.186    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.300 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.300    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.414 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.414    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.528 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.528    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.642 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.642    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.756 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.756    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.870    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.984    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.162 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.920    19.083    div0/p_1_in[26]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.329    19.412 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.412    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.962 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.962    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.076 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.076    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.190 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.190    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.304 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.304    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.418 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.418    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.532 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.532    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.646    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.938 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.783    21.720    div0/p_1_in[25]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    22.049 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    22.049    div0/out_tmp[24]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.599 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.599    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.713    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.827    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.941    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.055    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.169 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.169    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.283 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.283    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.397 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.397    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.575 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.875    24.450    div0/p_1_in[24]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.329    24.779 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.779    div0/out_tmp[23]_i_42_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.329 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.329    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.443 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.443    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.557 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.557    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.671 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.671    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.785 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.785    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.899 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.899    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.013 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.013    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.127 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.127    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.305 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    27.352    div0/p_1_in[23]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.329    27.681 r  div0/out_tmp[22]_i_38/O
                         net (fo=1, routed)           0.000    27.681    div0/out_tmp[22]_i_38_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.231 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.231    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.345 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.345    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.459 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.459    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.573    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.687    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.801    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.915    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.072 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.018    30.090    div0/p_1_in[22]
    SLICE_X39Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.875 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.875    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.989 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.989    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.103 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.103    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.217 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.217    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.331 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.331    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.445 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.445    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.559 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.559    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.673 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.673    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.851 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.986    32.837    div0/p_1_in[21]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    33.166 r  div0/out_tmp[20]_i_38/O
                         net (fo=1, routed)           0.000    33.166    div0/out_tmp[20]_i_38_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.716 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.716    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.830    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.944    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.058    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.001    34.173    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.287    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.401 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.401    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.579 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          1.050    35.629    div0/p_1_in[20]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.958 r  div0/out_tmp[19]_i_39/O
                         net (fo=1, routed)           0.000    35.958    div0/out_tmp[19]_i_39_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.490 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.490    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.604 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.001    36.605    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.719 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.719    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.833 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.833    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.947 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.947    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.061 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.061    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.175 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.175    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.353 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.929    38.282    div0/p_1_in[19]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.329    38.611 r  div0/out_tmp[18]_i_38/O
                         net (fo=1, routed)           0.000    38.611    div0/out_tmp[18]_i_38_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.161    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.275    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.389    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.503    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.617    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.731    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.845    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.023 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.867    40.890    div0/p_1_in[18]
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.329    41.219 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.219    div0/out_tmp[17]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.769 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.769    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.883 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.883    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.997 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.997    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.111 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.111    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.225 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.225    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.339 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.339    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.453 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.453    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.567 r  div0/  out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.567    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.745 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.835    43.580    div0/p_1_in[17]
    SLICE_X39Y63         LUT3 (Prop_lut3_I0_O)        0.329    43.909 r  div0/out_tmp[16]_i_39/O
                         net (fo=1, routed)           0.000    43.909    div0/out_tmp[16]_i_39_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.441 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.441    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.555 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.555    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.669 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.669    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.783 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.783    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.897 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.897    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.011 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.011    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.125 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.125    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.303 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.716    46.019    div0/p_1_in[16]
    SLICE_X40Y69         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.348    div0/out_tmp[15]_i_42_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.898    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.012    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.126    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.240    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.354    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    47.477    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.591    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.705    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.883 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.812    48.695    div0/p_1_in[15]
    SLICE_X41Y70         LUT3 (Prop_lut3_I0_O)        0.329    49.024 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    49.024    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.574 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.574    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.688 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.688    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.802 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.802    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.916 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.916    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.030 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.009    50.039    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.153 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.153    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.267 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.267    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.381 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.381    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.559 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.815    51.374    div0/p_1_in[14]
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.329    51.703 r  div0/out_tmp[13]_i_33/O
                         net (fo=1, routed)           0.000    51.703    div0/out_tmp[13]_i_33_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.253 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.253    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.367 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.367    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.481 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.481    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.595 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.595    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.709 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.709    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.823 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.823    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.001 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.813    53.815    div0/p_1_in[13]
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.329    54.144 r  div0/out_tmp[12]_i_39/O
                         net (fo=1, routed)           0.000    54.144    div0/out_tmp[12]_i_39_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.676 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.676    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.790 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.790    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.904 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.904    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.018 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.018    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.132 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.132    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.246 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.246    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.360 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.538 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.726    56.263    div0/p_1_in[12]
    SLICE_X39Y94         LUT3 (Prop_lut3_I0_O)        0.329    56.592 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.592    div0/out_tmp[11]_i_42_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.142    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.256    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.370    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.484    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.598    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.001    57.713    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.827    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.941    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.119 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          1.006    59.126    div0/p_1_in[11]
    SLICE_X38Y97         LUT3 (Prop_lut3_I0_O)        0.329    59.455 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    59.455    div0/out_tmp[10]_i_42_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.988 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.988    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.105 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.105    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.222 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.001    60.222    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.339 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.339    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.456 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.456    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.573 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.573    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.690 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.690    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.807 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.807    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.986 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.905    61.891    div0/p_1_in[10]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.332    62.223 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    62.223    div0/out_tmp[9]_i_42_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.756 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.756    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.873    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.990 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.990    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.107 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.107    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.224 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.224    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.341 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.341    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.458 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.458    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.575 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.575    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.754 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.733    64.487    div0/p_1_in[9]
    SLICE_X37Y106        LUT3 (Prop_lut3_I0_O)        0.332    64.819 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    64.819    div0/out_tmp[8]_i_42_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.369 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.369    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.483 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.483    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.597 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.597    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.711 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.711    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.825 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.939 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.939    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.053 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.053    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.167 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.167    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.345 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.565    66.910    div0/p_1_in[8]
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.329    67.239 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    67.239    div0/out_tmp[7]_i_42_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.789 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.789    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.903 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.903    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.017 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.017    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.131 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.131    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.245 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.245    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.359 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.359    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.473 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.473    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.587 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.587    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.765 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.646    69.411    div0/p_1_in[7]
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.329    69.740 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    69.740    div0/out_tmp[6]_i_42_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.290 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.290    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.404    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.518    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.632    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.746 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.009    70.755    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.869    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.983 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.983    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.097 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.097    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.275 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.737    72.012    div0/p_1_in[6]
    SLICE_X39Y127        LUT3 (Prop_lut3_I0_O)        0.329    72.341 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    72.341    div0/out_tmp[5]_i_42_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.891 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.891    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.005    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.119 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.119    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.233    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.347    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.461    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.575 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.575    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.689 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.689    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.867 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.763    74.630    div0/p_1_in[5]
    SLICE_X40Y133        LUT3 (Prop_lut3_I0_O)        0.329    74.959 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    74.959    div0/out_tmp[4]_i_42_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.509 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.509    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.623 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.623    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.737    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.851 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.851    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.965 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.965    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.079 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.079    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.193 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.193    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.307 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.307    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.485 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.000    76.485    div0/p_1_in[4]
    SLICE_X40Y141        FDRE                                         r  div0/out_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1048, unset)         0.924     7.924    div0/clk
    SLICE_X40Y141        FDRE                                         r  div0/out_tmp_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y141        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -76.485    
  -------------------------------------------------------------------
                         slack                                -68.579    

Slack (VIOLATED) :        -65.961ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        72.894ns  (logic 49.358ns (67.712%)  route 23.536ns (32.288%))
  Logic Levels:           260  (CARRY4=235 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.973     0.973    div0/clk
    SLICE_X43Y44         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.479     1.908    div0/ltmp[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.032 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.032    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.545 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.545    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.662 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.662    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.779 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.779    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.896 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.896    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.013 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.013    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.130 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.001     3.130    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.247 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.247    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.364 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.364    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.645 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.048     4.694    div0/p_1_in[31]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     5.532 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.532    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.649    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.766    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.883    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.000    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.117    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.234 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.001     6.234    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.351 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.351    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.530 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.115     7.645    div0/p_1_in[30]
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.332     7.977 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.977    div0/out_tmp[29]_i_42_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.527 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.527    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.641 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.641    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.755 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.755    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.869    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.983    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.211 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.211    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.326    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.504 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.122    10.626    div0/p_1_in[29]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.329    10.955 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.955    div0/out_tmp[28]_i_42_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.488 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.605    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.722 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.722    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.839 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.839    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.956 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.956    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.073 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.073    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.190 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.190    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.307 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.486 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.028    13.514    div0/p_1_in[28]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.332    13.846 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.846    div0/out_tmp[27]_i_42_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.379 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.379    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.496 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.496    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.613 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.613    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.730 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.730    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.847 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.847    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.964 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.964    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.081    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.198    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.377 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.928    16.304    div0/p_1_in[27]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.332    16.636 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.636    div0/out_tmp[26]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.186 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.186    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.300 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.300    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.414 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.414    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.528 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.528    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.642 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.642    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.756 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.756    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.870    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.984    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.162 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.920    19.083    div0/p_1_in[26]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.329    19.412 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.412    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.962 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.962    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.076 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.076    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.190 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.190    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.304 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.304    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.418 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.418    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.532 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.532    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.646    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.938 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.783    21.720    div0/p_1_in[25]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    22.049 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    22.049    div0/out_tmp[24]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.599 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.599    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.713    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.827    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.941    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.055    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.169 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.169    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.283 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.283    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.397 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.397    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.575 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.875    24.450    div0/p_1_in[24]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.329    24.779 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.779    div0/out_tmp[23]_i_42_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.329 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.329    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.443 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.443    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.557 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.557    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.671 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.671    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.785 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.785    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.899 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.899    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.013 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.013    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.127 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.127    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.305 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    27.352    div0/p_1_in[23]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.329    27.681 r  div0/out_tmp[22]_i_38/O
                         net (fo=1, routed)           0.000    27.681    div0/out_tmp[22]_i_38_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.231 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.231    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.345 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.345    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.459 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.459    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.573    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.687    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.801    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.915    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.072 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.018    30.090    div0/p_1_in[22]
    SLICE_X39Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.875 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.875    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.989 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.989    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.103 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.103    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.217 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.217    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.331 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.331    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.445 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.445    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.559 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.559    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.673 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.673    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.851 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.986    32.837    div0/p_1_in[21]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    33.166 r  div0/out_tmp[20]_i_38/O
                         net (fo=1, routed)           0.000    33.166    div0/out_tmp[20]_i_38_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.716 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.716    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.830    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.944    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.058    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.001    34.173    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.287    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.401 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.401    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.579 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          1.050    35.629    div0/p_1_in[20]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.958 r  div0/out_tmp[19]_i_39/O
                         net (fo=1, routed)           0.000    35.958    div0/out_tmp[19]_i_39_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.490 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.490    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.604 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.001    36.605    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.719 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.719    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.833 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.833    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.947 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.947    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.061 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.061    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.175 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.175    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.353 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.929    38.282    div0/p_1_in[19]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.329    38.611 r  div0/out_tmp[18]_i_38/O
                         net (fo=1, routed)           0.000    38.611    div0/out_tmp[18]_i_38_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.161    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.275    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.389    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.503    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.617    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.731    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.845    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.023 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.867    40.890    div0/p_1_in[18]
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.329    41.219 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.219    div0/out_tmp[17]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.769 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.769    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.883 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.883    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.997 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.997    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.111 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.111    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.225 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.225    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.339 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.339    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.453 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.453    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.567 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.567    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.745 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.835    43.580    div0/p_1_in[17]
    SLICE_X39Y63         LUT3 (Prop_lut3_I0_O)        0.329    43.909 r  div0/out_tmp[16]_i_39/O
                         net (fo=1, routed)           0.000    43.909    div0/out_tmp[16]_i_39_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.441 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.441    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.555 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.555    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.669 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.669    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.783 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.783    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.897 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.897    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.011 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.011    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.125 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.125    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.303 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.716    46.019    div0/p_1_in[16]
    SLICE_X40Y69         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.348    div0/out_tmp[15]_i_42_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.898    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.012    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.126    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.240    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.354    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    47.477    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.591    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.705    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.883 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.812    48.695    div0/p_1_in[15]
    SLICE_X41Y70         LUT3 (Prop_lut3_I0_O)        0.329    49.024 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    49.024    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.574 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.574    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.688 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.688    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.802 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.802    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.916 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.916    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.030 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.009    50.039    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.153 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.153    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.267 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.267    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.381 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.381    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.559 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.815    51.374    div0/p_1_in[14]
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.329    51.703 r  div0/out_tmp[13]_i_33/O
                         net (fo=1, routed)           0.000    51.703    div0/out_tmp[13]_i_33_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.253 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.253    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.367 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.367    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.481 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.481    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.595 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.595    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.709 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.709    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.823 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.823    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.001 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.813    53.815    div0/p_1_in[13]
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.329    54.144 r  div0/out_tmp[12]_i_39/O
                         net (fo=1, routed)           0.000    54.144    div0/out_tmp[12]_i_39_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.676 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.676    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.790 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.790    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.904 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.904    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.018 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.018    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.132 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.132    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.246 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.246    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.360 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.538 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.726    56.263    div0/p_1_in[12]
    SLICE_X39Y94         LUT3 (Prop_lut3_I0_O)        0.329    56.592 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.592    div0/out_tmp[11]_i_42_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.142    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.256    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.370    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.484    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.598    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.001    57.713    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.827    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.941    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.119 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          1.006    59.126    div0/p_1_in[11]
    SLICE_X38Y97         LUT3 (Prop_lut3_I0_O)        0.329    59.455 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    59.455    div0/out_tmp[10]_i_42_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.988 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.988    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.105 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.105    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.222 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.001    60.222    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.339 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.339    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.456 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.456    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.573 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.573    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.690 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.690    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.807 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.807    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.986 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.905    61.891    div0/p_1_in[10]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.332    62.223 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    62.223    div0/out_tmp[9]_i_42_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.756 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.756    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.873    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.990 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.990    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.107 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.107    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.224 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.224    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.341 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.341    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.458 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.458    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.575 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.575    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.754 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.733    64.487    div0/p_1_in[9]
    SLICE_X37Y106        LUT3 (Prop_lut3_I0_O)        0.332    64.819 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    64.819    div0/out_tmp[8]_i_42_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.369 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.369    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.483 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.483    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.597 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.597    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.711 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.711    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.825 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.939 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.939    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.053 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.053    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.167 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.167    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.345 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.565    66.910    div0/p_1_in[8]
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.329    67.239 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    67.239    div0/out_tmp[7]_i_42_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.789 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.789    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.903 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.903    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.017 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.017    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.131 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.131    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.245 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.245    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.359 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.359    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.473 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.473    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.587 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.587    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.765 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.646    69.411    div0/p_1_in[7]
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.329    69.740 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    69.740    div0/out_tmp[6]_i_42_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.290 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.290    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.404    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.518    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.632    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.746 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.009    70.755    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.869    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.983 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.983    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.097 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.097    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.275 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.737    72.012    div0/p_1_in[6]
    SLICE_X39Y127        LUT3 (Prop_lut3_I0_O)        0.329    72.341 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    72.341    div0/out_tmp[5]_i_42_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.891 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.891    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.005    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.119 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.119    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.233    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.347    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.461    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.575 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.575    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.689 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.689    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.867 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.000    73.867    div0/p_1_in[5]
    SLICE_X39Y135        FDRE                                         r  div0/out_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1048, unset)         0.924     7.924    div0/clk
    SLICE_X39Y135        FDRE                                         r  div0/out_tmp_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y135        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -73.867    
  -------------------------------------------------------------------
                         slack                                -65.961    

Slack (VIOLATED) :        -63.369ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        70.302ns  (logic 47.503ns (67.570%)  route 22.799ns (32.430%))
  Logic Levels:           250  (CARRY4=226 LUT2=1 LUT3=23)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.973     0.973    div0/clk
    SLICE_X43Y44         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.479     1.908    div0/ltmp[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.032 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.032    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.545 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.545    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.662 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.662    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.779 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.779    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.896 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.896    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.013 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.013    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.130 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.001     3.130    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.247 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.247    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.364 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.364    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.645 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.048     4.694    div0/p_1_in[31]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     5.532 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.532    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.649    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.766    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.883    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.000    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.117    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.234 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.001     6.234    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.351 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.351    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.530 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.115     7.645    div0/p_1_in[30]
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.332     7.977 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.977    div0/out_tmp[29]_i_42_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.527 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.527    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.641 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.641    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.755 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.755    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.869    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.983    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.211 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.211    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.326    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.504 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.122    10.626    div0/p_1_in[29]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.329    10.955 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.955    div0/out_tmp[28]_i_42_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.488 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.605    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.722 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.722    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.839 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.839    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.956 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.956    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.073 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.073    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.190 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.190    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.307 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.486 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.028    13.514    div0/p_1_in[28]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.332    13.846 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.846    div0/out_tmp[27]_i_42_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.379 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.379    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.496 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.496    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.613 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.613    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.730 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.730    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.847 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.847    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.964 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.964    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.081    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.198    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.377 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.928    16.304    div0/p_1_in[27]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.332    16.636 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.636    div0/out_tmp[26]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.186 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.186    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.300 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.300    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.414 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.414    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.528 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.528    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.642 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.642    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.756 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.756    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.870    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.984    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.162 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.920    19.083    div0/p_1_in[26]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.329    19.412 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.412    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.962 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.962    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.076 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.076    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.190 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.190    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.304 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.304    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.418 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.418    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.532 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.532    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.646    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.938 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.783    21.720    div0/p_1_in[25]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    22.049 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    22.049    div0/out_tmp[24]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.599 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.599    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.713    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.827    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.941    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.055    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.169 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.169    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.283 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.283    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.397 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.397    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.575 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.875    24.450    div0/p_1_in[24]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.329    24.779 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.779    div0/out_tmp[23]_i_42_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.329 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.329    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.443 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.443    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.557 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.557    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.671 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.671    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.785 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.785    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.899 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.899    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.013 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.013    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.127 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.127    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.305 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    27.352    div0/p_1_in[23]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.329    27.681 r  div0/out_tmp[22]_i_38/O
                         net (fo=1, routed)           0.000    27.681    div0/out_tmp[22]_i_38_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.231 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.231    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.345 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.345    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.459 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.459    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.573    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.687    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.801    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.915    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.072 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.018    30.090    div0/p_1_in[22]
    SLICE_X39Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.875 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.875    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.989 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.989    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.103 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.103    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.217 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.217    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.331 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.331    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.445 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.445    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.559 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.559    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.673 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.673    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.851 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.986    32.837    div0/p_1_in[21]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    33.166 r  div0/out_tmp[20]_i_38/O
                         net (fo=1, routed)           0.000    33.166    div0/out_tmp[20]_i_38_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.716 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.716    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.830    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.944    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.058    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.001    34.173    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.287    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.401 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.401    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.579 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          1.050    35.629    div0/p_1_in[20]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.958 r  div0/out_tmp[19]_i_39/O
                         net (fo=1, routed)           0.000    35.958    div0/out_tmp[19]_i_39_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.490 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.490    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.604 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.001    36.605    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.719 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.719    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.833 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.833    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.947 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.947    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.061 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.061    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.175 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.175    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.353 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.929    38.282    div0/p_1_in[19]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.329    38.611 r  div0/out_tmp[18]_i_38/O
                         net (fo=1, routed)           0.000    38.611    div0/out_tmp[18]_i_38_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.161    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.275    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.389    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.503    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.617    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.731    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.845    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.023 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.867    40.890    div0/p_1_in[18]
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.329    41.219 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.219    div0/out_tmp[17]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.769 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.769    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.883 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.883    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.997 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.997    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.111 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.111    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.225 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.225    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.339 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.339    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.453 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.453    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.567 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.567    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.745 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.835    43.580    div0/p_1_in[17]
    SLICE_X39Y63         LUT3 (Prop_lut3_I0_O)        0.329    43.909 r  div0/out_tmp[16]_i_39/O
                         net (fo=1, routed)           0.000    43.909    div0/out_tmp[16]_i_39_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.441 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.441    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.555 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.555    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.669 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.669    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.783 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.783    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.897 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.897    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.011 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.011    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.125 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.125    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.303 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.716    46.019    div0/p_1_in[16]
    SLICE_X40Y69         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.348    div0/out_tmp[15]_i_42_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.898    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.012    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.126    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.240    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.354    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    47.477    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.591    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.705    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.883 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.812    48.695    div0/p_1_in[15]
    SLICE_X41Y70         LUT3 (Prop_lut3_I0_O)        0.329    49.024 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    49.024    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.574 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.574    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.688 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.688    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.802 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.802    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.916 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.916    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.030 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.009    50.039    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.153 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.153    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.267 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.267    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.381 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.381    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.559 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.815    51.374    div0/p_1_in[14]
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.329    51.703 r  div0/out_tmp[13]_i_33/O
                         net (fo=1, routed)           0.000    51.703    div0/out_tmp[13]_i_33_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.253 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.253    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.367 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.367    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.481 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.481    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.595 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.595    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.709 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.709    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.823 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.823    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.001 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.813    53.815    div0/p_1_in[13]
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.329    54.144 r  div0/out_tmp[12]_i_39/O
                         net (fo=1, routed)           0.000    54.144    div0/out_tmp[12]_i_39_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.676 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.676    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.790 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.790    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.904 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.904    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.018 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.018    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.132 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.132    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.246 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.246    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.360 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.538 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.726    56.263    div0/p_1_in[12]
    SLICE_X39Y94         LUT3 (Prop_lut3_I0_O)        0.329    56.592 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.592    div0/out_tmp[11]_i_42_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.142    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.256    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.370    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.484    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.598    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.001    57.713    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.827    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.941    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.119 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          1.006    59.126    div0/p_1_in[11]
    SLICE_X38Y97         LUT3 (Prop_lut3_I0_O)        0.329    59.455 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    59.455    div0/out_tmp[10]_i_42_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.988 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.988    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.105 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.105    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.222 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.001    60.222    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.339 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.339    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.456 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.456    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.573 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.573    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.690 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.690    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.807 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.807    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.986 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.905    61.891    div0/p_1_in[10]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.332    62.223 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    62.223    div0/out_tmp[9]_i_42_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.756 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.756    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.873    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.990 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.990    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.107 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.107    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.224 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.224    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.341 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.341    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.458 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.458    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.575 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.575    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.754 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.733    64.487    div0/p_1_in[9]
    SLICE_X37Y106        LUT3 (Prop_lut3_I0_O)        0.332    64.819 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    64.819    div0/out_tmp[8]_i_42_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.369 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.369    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.483 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.483    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.597 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.597    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.711 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.711    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.825 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.939 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.939    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.053 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.053    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.167 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.167    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.345 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.565    66.910    div0/p_1_in[8]
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.329    67.239 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    67.239    div0/out_tmp[7]_i_42_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.789 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.789    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.903 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.903    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.017 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.017    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.131 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.131    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.245 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.245    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.359 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.359    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.473 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.473    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.587 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.587    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.765 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.646    69.411    div0/p_1_in[7]
    SLICE_X40Y120        LUT3 (Prop_lut3_I0_O)        0.329    69.740 r  div0/out_tmp[6]_i_42/O
                         net (fo=1, routed)           0.000    69.740    div0/out_tmp[6]_i_42_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.290 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.290    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.404 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.404    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.518 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.518    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.632 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.632    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.746 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.009    70.755    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.869 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.869    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.983 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.983    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.097 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.097    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.275 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.000    71.275    div0/p_1_in[6]
    SLICE_X40Y128        FDRE                                         r  div0/out_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1048, unset)         0.924     7.924    div0/clk
    SLICE_X40Y128        FDRE                                         r  div0/out_tmp_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y128        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -71.275    
  -------------------------------------------------------------------
                         slack                                -63.369    

Slack (VIOLATED) :        -60.859ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        67.792ns  (logic 45.648ns (67.336%)  route 22.144ns (32.664%))
  Logic Levels:           240  (CARRY4=217 LUT2=1 LUT3=22)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.973     0.973    div0/clk
    SLICE_X43Y44         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.479     1.908    div0/ltmp[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.032 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.032    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.545 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.545    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.662 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.662    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.779 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.779    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.896 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.896    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.013 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.013    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.130 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.001     3.130    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.247 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.247    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.364 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.364    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.645 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.048     4.694    div0/p_1_in[31]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     5.532 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.532    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.649    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.766    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.883    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.000    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.117    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.234 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.001     6.234    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.351 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.351    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.530 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.115     7.645    div0/p_1_in[30]
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.332     7.977 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.977    div0/out_tmp[29]_i_42_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.527 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.527    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.641 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.641    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.755 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.755    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.869    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.983    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.211 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.211    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.326    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.504 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.122    10.626    div0/p_1_in[29]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.329    10.955 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.955    div0/out_tmp[28]_i_42_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.488 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.605    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.722 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.722    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.839 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.839    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.956 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.956    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.073 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.073    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.190 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.190    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.307 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.486 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.028    13.514    div0/p_1_in[28]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.332    13.846 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.846    div0/out_tmp[27]_i_42_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.379 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.379    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.496 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.496    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.613 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.613    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.730 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.730    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.847 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.847    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.964 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.964    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.081    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.198    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.377 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.928    16.304    div0/p_1_in[27]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.332    16.636 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.636    div0/out_tmp[26]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.186 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.186    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.300 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.300    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.414 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.414    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.528 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.528    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.642 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.642    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.756 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.756    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.870    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.984    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.162 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.920    19.083    div0/p_1_in[26]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.329    19.412 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.412    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.962 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.962    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.076 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.076    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.190 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.190    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.304 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.304    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.418 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.418    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.532 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.532    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.646    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.938 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.783    21.720    div0/p_1_in[25]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    22.049 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    22.049    div0/out_tmp[24]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.599 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.599    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.713    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.827    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.941    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.055    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.169 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.169    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.283 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.283    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.397 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.397    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.575 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.875    24.450    div0/p_1_in[24]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.329    24.779 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.779    div0/out_tmp[23]_i_42_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.329 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.329    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.443 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.443    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.557 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.557    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.671 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.671    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.785 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.785    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.899 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.899    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.013 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.013    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.127 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.127    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.305 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    27.352    div0/p_1_in[23]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.329    27.681 r  div0/out_tmp[22]_i_38/O
                         net (fo=1, routed)           0.000    27.681    div0/out_tmp[22]_i_38_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.231 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.231    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.345 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.345    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.459 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.459    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.573    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.687    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.801    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.915    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.072 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.018    30.090    div0/p_1_in[22]
    SLICE_X39Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.875 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.875    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.989 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.989    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.103 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.103    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.217 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.217    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.331 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.331    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.445 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.445    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.559 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.559    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.673 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.673    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.851 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.986    32.837    div0/p_1_in[21]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    33.166 r  div0/out_tmp[20]_i_38/O
                         net (fo=1, routed)           0.000    33.166    div0/out_tmp[20]_i_38_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.716 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.716    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.830    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.944    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.058    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.001    34.173    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.287    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.401 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.401    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.579 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          1.050    35.629    div0/p_1_in[20]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.958 r  div0/out_tmp[19]_i_39/O
                         net (fo=1, routed)           0.000    35.958    div0/out_tmp[19]_i_39_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.490 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.490    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.604 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.001    36.605    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.719 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.719    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.833 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.833    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.947 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.947    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.061 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.061    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.175 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.175    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.353 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.929    38.282    div0/p_1_in[19]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.329    38.611 r  div0/out_tmp[18]_i_38/O
                         net (fo=1, routed)           0.000    38.611    div0/out_tmp[18]_i_38_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.161    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.275    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.389    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.503    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.617    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.731    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.845    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.023 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.867    40.890    div0/p_1_in[18]
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.329    41.219 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.219    div0/out_tmp[17]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.769 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.769    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.883 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.883    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.997 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.997    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.111 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.111    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.225 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.225    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.339 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.339    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.453 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.453    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.567 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.567    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.745 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.835    43.580    div0/p_1_in[17]
    SLICE_X39Y63         LUT3 (Prop_lut3_I0_O)        0.329    43.909 r  div0/out_tmp[16]_i_39/O
                         net (fo=1, routed)           0.000    43.909    div0/out_tmp[16]_i_39_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.441 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.441    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.555 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.555    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.669 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.669    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.783 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.783    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.897 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.897    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.011 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.011    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.125 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.125    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.303 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.716    46.019    div0/p_1_in[16]
    SLICE_X40Y69         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.348    div0/out_tmp[15]_i_42_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.898    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.012    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.126    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.240    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.354    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    47.477    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.591    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.705    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.883 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.812    48.695    div0/p_1_in[15]
    SLICE_X41Y70         LUT3 (Prop_lut3_I0_O)        0.329    49.024 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    49.024    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.574 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.574    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.688 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.688    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.802 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.802    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.916 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.916    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.030 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.009    50.039    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.153 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.153    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.267 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.267    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.381 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.381    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.559 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.815    51.374    div0/p_1_in[14]
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.329    51.703 r  div0/out_tmp[13]_i_33/O
                         net (fo=1, routed)           0.000    51.703    div0/out_tmp[13]_i_33_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.253 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.253    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.367 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.367    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.481 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.481    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.595 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.595    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.709 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.709    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.823 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.823    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.001 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.813    53.815    div0/p_1_in[13]
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.329    54.144 r  div0/out_tmp[12]_i_39/O
                         net (fo=1, routed)           0.000    54.144    div0/out_tmp[12]_i_39_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.676 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.676    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.790 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.790    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.904 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.904    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.018 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.018    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.132 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.132    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.246 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.246    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.360 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.538 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.726    56.263    div0/p_1_in[12]
    SLICE_X39Y94         LUT3 (Prop_lut3_I0_O)        0.329    56.592 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.592    div0/out_tmp[11]_i_42_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.142    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.256    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.370    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.484    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.598    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.001    57.713    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.827    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.941    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.119 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          1.006    59.126    div0/p_1_in[11]
    SLICE_X38Y97         LUT3 (Prop_lut3_I0_O)        0.329    59.455 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    59.455    div0/out_tmp[10]_i_42_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.988 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.988    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.105 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.105    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.222 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.001    60.222    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.339 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.339    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.456 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.456    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.573 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.573    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.690 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.690    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.807 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.807    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.986 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.905    61.891    div0/p_1_in[10]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.332    62.223 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    62.223    div0/out_tmp[9]_i_42_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.756 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.756    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.873    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.990 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.990    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.107 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.107    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.224 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.224    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.341 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.341    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.458 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.458    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.575 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.575    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.754 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.733    64.487    div0/p_1_in[9]
    SLICE_X37Y106        LUT3 (Prop_lut3_I0_O)        0.332    64.819 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    64.819    div0/out_tmp[8]_i_42_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.369 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.369    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.483 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.483    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.597 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.597    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.711 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.711    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.825 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.939 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.939    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.053 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.053    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.167 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.167    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.345 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.565    66.910    div0/p_1_in[8]
    SLICE_X39Y113        LUT3 (Prop_lut3_I0_O)        0.329    67.239 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    67.239    div0/out_tmp[7]_i_42_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.789 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.789    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.903 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.903    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.017 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.017    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.131 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.131    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.245 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.245    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.359 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.359    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.473 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.473    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.587 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.587    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.765 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.000    68.765    div0/p_1_in[7]
    SLICE_X39Y121        FDRE                                         r  div0/out_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1048, unset)         0.924     7.924    div0/clk
    SLICE_X39Y121        FDRE                                         r  div0/out_tmp_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y121        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -68.765    
  -------------------------------------------------------------------
                         slack                                -60.859    

Slack (VIOLATED) :        -58.439ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        65.372ns  (logic 43.793ns (66.991%)  route 21.579ns (33.009%))
  Logic Levels:           230  (CARRY4=208 LUT2=1 LUT3=21)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.973     0.973    div0/clk
    SLICE_X43Y44         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.479     1.908    div0/ltmp[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.032 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.032    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.545 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.545    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.662 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.662    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.779 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.779    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.896 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.896    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.013 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.013    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.130 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.001     3.130    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.247 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.247    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.364 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.364    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.645 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.048     4.694    div0/p_1_in[31]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     5.532 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.532    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.649    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.766    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.883    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.000    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.117    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.234 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.001     6.234    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.351 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.351    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.530 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.115     7.645    div0/p_1_in[30]
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.332     7.977 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.977    div0/out_tmp[29]_i_42_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.527 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.527    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.641 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.641    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.755 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.755    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.869    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.983    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.211 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.211    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.326    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.504 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.122    10.626    div0/p_1_in[29]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.329    10.955 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.955    div0/out_tmp[28]_i_42_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.488 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.605    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.722 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.722    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.839 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.839    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.956 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.956    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.073 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.073    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.190 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.190    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.307 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.486 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.028    13.514    div0/p_1_in[28]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.332    13.846 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.846    div0/out_tmp[27]_i_42_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.379 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.379    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.496 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.496    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.613 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.613    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.730 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.730    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.847 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.847    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.964 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.964    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.081    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.198    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.377 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.928    16.304    div0/p_1_in[27]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.332    16.636 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.636    div0/out_tmp[26]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.186 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.186    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.300 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.300    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.414 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.414    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.528 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.528    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.642 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.642    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.756 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.756    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.870    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.984    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.162 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.920    19.083    div0/p_1_in[26]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.329    19.412 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.412    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.962 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.962    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.076 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.076    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.190 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.190    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.304 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.304    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.418 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.418    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.532 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.532    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.646    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.938 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.783    21.720    div0/p_1_in[25]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    22.049 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    22.049    div0/out_tmp[24]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.599 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.599    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.713    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.827    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.941    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.055    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.169 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.169    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.283 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.283    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.397 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.397    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.575 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.875    24.450    div0/p_1_in[24]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.329    24.779 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.779    div0/out_tmp[23]_i_42_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.329 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.329    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.443 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.443    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.557 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.557    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.671 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.671    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.785 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.785    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.899 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.899    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.013 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.013    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.127 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.127    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.305 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    27.352    div0/p_1_in[23]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.329    27.681 r  div0/out_tmp[22]_i_38/O
                         net (fo=1, routed)           0.000    27.681    div0/out_tmp[22]_i_38_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.231 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.231    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.345 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.345    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.459 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.459    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.573    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.687    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.801    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.915    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.072 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.018    30.090    div0/p_1_in[22]
    SLICE_X39Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.875 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.875    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.989 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.989    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.103 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.103    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.217 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.217    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.331 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.331    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.445 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.445    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.559 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.559    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.673 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.673    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.851 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.986    32.837    div0/p_1_in[21]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    33.166 r  div0/out_tmp[20]_i_38/O
                         net (fo=1, routed)           0.000    33.166    div0/out_tmp[20]_i_38_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.716 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.716    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.830    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.944    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.058    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.001    34.173    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.287    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.401 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.401    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.579 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          1.050    35.629    div0/p_1_in[20]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.958 r  div0/out_tmp[19]_i_39/O
                         net (fo=1, routed)           0.000    35.958    div0/out_tmp[19]_i_39_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.490 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.490    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.604 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.001    36.605    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.719 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.719    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.833 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.833    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.947 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.947    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.061 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.061    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.175 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.175    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.353 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.929    38.282    div0/p_1_in[19]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.329    38.611 r  div0/out_tmp[18]_i_38/O
                         net (fo=1, routed)           0.000    38.611    div0/out_tmp[18]_i_38_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.161    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.275    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.389    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.503    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.617    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.731    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.845    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.023 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.867    40.890    div0/p_1_in[18]
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.329    41.219 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.219    div0/out_tmp[17]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.769 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.769    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.883 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.883    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.997 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.997    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.111 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.111    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.225 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.225    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.339 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.339    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.453 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.453    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.567 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.567    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.745 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.835    43.580    div0/p_1_in[17]
    SLICE_X39Y63         LUT3 (Prop_lut3_I0_O)        0.329    43.909 r  div0/out_tmp[16]_i_39/O
                         net (fo=1, routed)           0.000    43.909    div0/out_tmp[16]_i_39_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.441 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.441    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.555 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.555    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.669 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.669    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.783 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.783    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.897 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.897    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.011 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.011    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.125 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.125    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.303 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.716    46.019    div0/p_1_in[16]
    SLICE_X40Y69         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.348    div0/out_tmp[15]_i_42_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.898    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.012    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.126    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.240    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.354    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    47.477    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.591    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.705    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.883 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.812    48.695    div0/p_1_in[15]
    SLICE_X41Y70         LUT3 (Prop_lut3_I0_O)        0.329    49.024 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    49.024    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.574 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.574    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.688 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.688    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.802 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.802    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.916 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.916    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.030 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.009    50.039    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.153 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.153    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.267 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.267    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.381 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.381    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.559 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.815    51.374    div0/p_1_in[14]
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.329    51.703 r  div0/out_tmp[13]_i_33/O
                         net (fo=1, routed)           0.000    51.703    div0/out_tmp[13]_i_33_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.253 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.253    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.367 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.367    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.481 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.481    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.595 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.595    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.709 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.709    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.823 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.823    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.001 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.813    53.815    div0/p_1_in[13]
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.329    54.144 r  div0/out_tmp[12]_i_39/O
                         net (fo=1, routed)           0.000    54.144    div0/out_tmp[12]_i_39_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.676 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.676    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.790 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.790    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.904 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.904    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.018 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.018    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.132 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.132    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.246 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.246    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.360 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.538 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.726    56.263    div0/p_1_in[12]
    SLICE_X39Y94         LUT3 (Prop_lut3_I0_O)        0.329    56.592 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.592    div0/out_tmp[11]_i_42_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.142    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.256    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.370    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.484    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.598    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.001    57.713    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.827    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.941    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.119 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          1.006    59.126    div0/p_1_in[11]
    SLICE_X38Y97         LUT3 (Prop_lut3_I0_O)        0.329    59.455 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    59.455    div0/out_tmp[10]_i_42_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.988 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.988    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.105 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.105    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.222 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.001    60.222    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.339 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.339    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.456 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.456    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.573 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.573    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.690 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.690    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.807 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.807    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.986 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.905    61.891    div0/p_1_in[10]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.332    62.223 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    62.223    div0/out_tmp[9]_i_42_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.756 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.756    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.873    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.990 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.990    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.107 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.107    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.224 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.224    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.341 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.341    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.458 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.458    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.575 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.575    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.754 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.733    64.487    div0/p_1_in[9]
    SLICE_X37Y106        LUT3 (Prop_lut3_I0_O)        0.332    64.819 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    64.819    div0/out_tmp[8]_i_42_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.369 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.369    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.483 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.483    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.597 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.597    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.711 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.711    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.825 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.825    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.939 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.939    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.053 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.053    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.167 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.167    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.345 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.000    66.345    div0/p_1_in[8]
    SLICE_X37Y114        FDRE                                         r  div0/out_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1048, unset)         0.924     7.924    div0/clk
    SLICE_X37Y114        FDRE                                         r  div0/out_tmp_reg[8]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y114        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -66.345    
  -------------------------------------------------------------------
                         slack                                -58.439    

Slack (VIOLATED) :        -55.799ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        62.781ns  (logic 41.935ns (66.796%)  route 20.846ns (33.204%))
  Logic Levels:           220  (CARRY4=199 LUT2=1 LUT3=20)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.973     0.973    div0/clk
    SLICE_X43Y44         FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.479     1.908    div0/ltmp[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.032 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.032    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.545 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.545    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.662 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.662    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.779 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.779    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.896 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.896    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.013 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.013    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.130 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.001     3.130    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.247 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.247    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.364 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.364    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.645 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.048     4.694    div0/p_1_in[31]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838     5.532 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.532    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.649 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.649    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.766 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.766    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.883 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.883    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.000 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.000    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.117 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.117    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.234 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.001     6.234    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.351 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.351    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.530 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.115     7.645    div0/p_1_in[30]
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.332     7.977 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.977    div0/out_tmp[29]_i_42_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.527 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.527    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.641 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.641    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.755 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.755    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.869    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.983    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.097    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.211 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.211    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.326    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.504 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.122    10.626    div0/p_1_in[29]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.329    10.955 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.955    div0/out_tmp[28]_i_42_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.488 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.488    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.605    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.722 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.722    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.839 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.839    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.956 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.956    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.073 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.073    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.190 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.190    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.307 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.307    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.486 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.028    13.514    div0/p_1_in[28]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.332    13.846 r  div0/out_tmp[27]_i_42/O
                         net (fo=1, routed)           0.000    13.846    div0/out_tmp[27]_i_42_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.379 r  div0/out_tmp_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.379    div0/out_tmp_reg[27]_i_35_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.496 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.496    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.613 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.613    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.730 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.730    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.847 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.847    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.964 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.964    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.081 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.081    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.198 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.198    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.377 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.928    16.304    div0/p_1_in[27]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.332    16.636 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    16.636    div0/out_tmp[26]_i_42_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.186 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.186    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.300 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.300    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.414 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.414    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.528 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.528    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.642 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.642    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.756 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.756    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.870    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.984    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.162 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.920    19.083    div0/p_1_in[26]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.329    19.412 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    19.412    div0/out_tmp[25]_i_42_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.962 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.962    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.076 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.076    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.190 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.190    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.304 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.304    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.418 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.418    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.532 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.532    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.646    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.938 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.783    21.720    div0/p_1_in[25]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.329    22.049 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    22.049    div0/out_tmp[24]_i_42_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.599 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.599    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.713 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.713    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.827 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.827    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.941 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.941    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.055 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.055    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.169 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.169    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.283 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.283    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.397 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.397    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.575 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.875    24.450    div0/p_1_in[24]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.329    24.779 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    24.779    div0/out_tmp[23]_i_42_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.329 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.329    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.443 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.443    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.557 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.557    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.671 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.671    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.785 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.785    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.899 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.899    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.013 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.013    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.127 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.127    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.305 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.047    27.352    div0/p_1_in[23]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.329    27.681 r  div0/out_tmp[22]_i_38/O
                         net (fo=1, routed)           0.000    27.681    div0/out_tmp[22]_i_38_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.231 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.231    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.345 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.345    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.459 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.459    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.573    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.687    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.801    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.915    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.072 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.018    30.090    div0/p_1_in[22]
    SLICE_X39Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.875 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.875    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.989 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.989    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.103 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.103    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.217 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.217    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.331 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.331    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.445 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.445    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.559 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.559    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.673 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.673    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    31.851 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.986    32.837    div0/p_1_in[21]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.329    33.166 r  div0/out_tmp[20]_i_38/O
                         net (fo=1, routed)           0.000    33.166    div0/out_tmp[20]_i_38_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.716 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.716    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.830 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.830    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.944 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.944    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.058 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.058    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.172 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.001    34.173    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.287    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.401 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.401    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.579 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          1.050    35.629    div0/p_1_in[20]
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    35.958 r  div0/out_tmp[19]_i_39/O
                         net (fo=1, routed)           0.000    35.958    div0/out_tmp[19]_i_39_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.490 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.490    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.604 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.001    36.605    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.719 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.719    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.833 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.833    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.947 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.947    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.061 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.061    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.175 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.175    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.353 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.929    38.282    div0/p_1_in[19]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.329    38.611 r  div0/out_tmp[18]_i_38/O
                         net (fo=1, routed)           0.000    38.611    div0/out_tmp[18]_i_38_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.161    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.275    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.389    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.503    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.617    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.731    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.845    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.023 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.867    40.890    div0/p_1_in[18]
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.329    41.219 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    41.219    div0/out_tmp[17]_i_42_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.769 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.769    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.883 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.883    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.997 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.997    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.111 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.111    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.225 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.225    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.339 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.339    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.453 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.453    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.567 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.567    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.745 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.835    43.580    div0/p_1_in[17]
    SLICE_X39Y63         LUT3 (Prop_lut3_I0_O)        0.329    43.909 r  div0/out_tmp[16]_i_39/O
                         net (fo=1, routed)           0.000    43.909    div0/out_tmp[16]_i_39_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.441 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.441    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.555 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.555    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.669 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.669    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.783 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.783    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.897 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.897    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.011 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.011    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.125 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.125    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.303 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.716    46.019    div0/p_1_in[16]
    SLICE_X40Y69         LUT3 (Prop_lut3_I0_O)        0.329    46.348 r  div0/out_tmp[15]_i_42/O
                         net (fo=1, routed)           0.000    46.348    div0/out_tmp[15]_i_42_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.898 r  div0/out_tmp_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.898    div0/out_tmp_reg[15]_i_35_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.012 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.012    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.126 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.126    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.240 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.240    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.354 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.354    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.468 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    47.477    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.591 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.591    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.705 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.705    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.883 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.812    48.695    div0/p_1_in[15]
    SLICE_X41Y70         LUT3 (Prop_lut3_I0_O)        0.329    49.024 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    49.024    div0/out_tmp[14]_i_42_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.574 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.574    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.688 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.688    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.802 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.802    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.916 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.916    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.030 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.009    50.039    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.153 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.153    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.267 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.267    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.381 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.381    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.559 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.815    51.374    div0/p_1_in[14]
    SLICE_X41Y82         LUT3 (Prop_lut3_I0_O)        0.329    51.703 r  div0/out_tmp[13]_i_33/O
                         net (fo=1, routed)           0.000    51.703    div0/out_tmp[13]_i_33_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.253 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.253    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.367 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.367    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.481 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.481    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.595 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.595    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.709 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.709    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.823 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.823    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.001 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.813    53.815    div0/p_1_in[13]
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.329    54.144 r  div0/out_tmp[12]_i_39/O
                         net (fo=1, routed)           0.000    54.144    div0/out_tmp[12]_i_39_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.676 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.676    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.790 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.790    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.904 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.904    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.018 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.018    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.132 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.132    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.246 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.246    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.360 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.538 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.726    56.263    div0/p_1_in[12]
    SLICE_X39Y94         LUT3 (Prop_lut3_I0_O)        0.329    56.592 r  div0/out_tmp[11]_i_42/O
                         net (fo=1, routed)           0.000    56.592    div0/out_tmp[11]_i_42_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  div0/out_tmp_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.142    div0/out_tmp_reg[11]_i_35_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.256    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.370    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.484    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.598    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.001    57.713    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.827 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.827    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.941 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.941    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.119 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          1.006    59.126    div0/p_1_in[11]
    SLICE_X38Y97         LUT3 (Prop_lut3_I0_O)        0.329    59.455 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    59.455    div0/out_tmp[10]_i_42_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.988 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.988    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.105 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.105    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.222 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.001    60.222    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.339 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.339    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.456 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.456    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.573 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.573    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.690 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.690    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.807 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.807    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    60.986 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.905    61.891    div0/p_1_in[10]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.332    62.223 r  div0/out_tmp[9]_i_42/O
                         net (fo=1, routed)           0.000    62.223    div0/out_tmp[9]_i_42_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.756 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.756    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.873 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.873    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.990 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.990    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.107 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.107    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.224 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.224    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.341 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.341    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.458 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.458    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.575 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.575    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.754 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.000    63.754    div0/p_1_in[9]
    SLICE_X36Y108        FDRE                                         r  div0/out_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1048, unset)         0.924     7.924    div0/clk
    SLICE_X36Y108        FDRE                                         r  div0/out_tmp_reg[9]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y108        FDRE (Setup_fdre_C_D)        0.066     7.955    div0/out_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -63.754    
  -------------------------------------------------------------------
                         slack                                -55.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 k0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.410     0.410    k0/clk
    SLICE_X51Y81         FDRE                                         r  k0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[1]/Q
                         net (fo=10, routed)          0.086     0.638    k0/k0_out[1]
    SLICE_X50Y81         LUT6 (Prop_lut6_I0_O)        0.045     0.683 r  k0/out[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.683    j0/D[1]
    SLICE_X50Y81         FDRE                                         r  j0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.432     0.432    j0/clk
    SLICE_X50Y81         FDRE                                         r  j0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.121     0.553    j0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mult1/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.410     0.410    mult1/clk
    SLICE_X35Y92         FDRE                                         r  mult1/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[20]/Q
                         net (fo=1, routed)           0.108     0.659    v0/Q[20]
    SLICE_X34Y91         FDRE                                         r  v0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.432     0.432    v0/clk
    SLICE_X34Y91         FDRE                                         r  v0/out_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y91         FDRE (Hold_fdre_C_D)         0.076     0.508    v0/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mult1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.410     0.410    mult1/clk
    SLICE_X35Y91         FDRE                                         r  mult1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[19]/Q
                         net (fo=1, routed)           0.114     0.666    v0/Q[19]
    SLICE_X34Y91         FDRE                                         r  v0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.432     0.432    v0/clk
    SLICE_X34Y91         FDRE                                         r  v0/out_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y91         FDRE (Hold_fdre_C_D)         0.076     0.508    v0/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult2/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.410     0.410    mult2/clk
    SLICE_X53Y85         FDRE                                         r  mult2/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.110     0.661    mult2/done_buf_reg[0]__0
    SLICE_X53Y84         FDRE                                         r  mult2/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.432     0.432    mult2/clk
    SLICE_X53Y84         FDRE                                         r  mult2/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.070     0.502    mult2/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult1/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.410     0.410    mult1/clk
    SLICE_X33Y92         FDRE                                         r  mult1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[10]/Q
                         net (fo=1, routed)           0.110     0.661    v0/Q[10]
    SLICE_X33Y91         FDRE                                         r  v0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.432     0.432    v0/clk
    SLICE_X33Y91         FDRE                                         r  v0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.070     0.502    v0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 RRead00/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/rtmp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.410     0.410    RRead00/clk
    SLICE_X37Y39         FDRE                                         r  RRead00/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  RRead00/out_reg[21]/Q
                         net (fo=1, routed)           0.099     0.650    div0/div0_right[21]
    SLICE_X38Y38         FDRE                                         r  div0/rtmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.432     0.432    div0/clk
    SLICE_X38Y38         FDRE                                         r  div0/rtmp_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.059     0.491    div0/rtmp_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mult1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.410     0.410    mult1/clk
    SLICE_X33Y92         FDRE                                         r  mult1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[4]/Q
                         net (fo=1, routed)           0.113     0.664    v0/Q[4]
    SLICE_X33Y91         FDRE                                         r  v0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.432     0.432    v0/clk
    SLICE_X33Y91         FDRE                                         r  v0/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.072     0.504    v0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.410     0.410    mult1/clk
    SLICE_X38Y92         FDRE                                         r  mult1/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.057     0.615    mult1/p_1_in[14]
    SLICE_X38Y92         FDRE                                         r  mult1/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.432     0.432    mult1/clk
    SLICE_X38Y92         FDRE                                         r  mult1/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.023     0.455    mult1/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 div0/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            QWrite00/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.410     0.410    div0/clk
    SLICE_X45Y48         FDRE                                         r  div0/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/out_reg[24]/Q
                         net (fo=1, routed)           0.112     0.663    QWrite00/out[24]
    SLICE_X44Y49         FDRE                                         r  QWrite00/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.432     0.432    QWrite00/clk
    SLICE_X44Y49         FDRE                                         r  QWrite00/out_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.070     0.502    QWrite00/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 v0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            RWrite20/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.410     0.410    v0/clk
    SLICE_X33Y87         FDRE                                         r  v0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v0/out_reg[0]/Q
                         net (fo=1, routed)           0.112     0.663    RWrite20/out_reg[0]_1
    SLICE_X33Y88         FDRE                                         r  RWrite20/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         0.432     0.432    RWrite20/clk
    SLICE_X33Y88         FDRE                                         r  RWrite20/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.070     0.502    RWrite20/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y29   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y34   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y31   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y36   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y38   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X3Y36   mult2/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X41Y43  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X44Y46  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X44Y46  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X43Y49  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X41Y43  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y46  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y46  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X43Y49  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y47  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y47  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y47  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X40Y48  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X41Y50  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X40Y48  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X41Y43  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y46  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y46  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X43Y49  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y47  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y47  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X44Y47  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X40Y48  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X41Y50  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X40Y48  ARead00/out_reg[18]/C



