// Seed: 891511047
module module_0 (
    output uwire id_0,
    output tri1 id_1,
    output supply1 id_2
);
  assign id_2 = -1;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd63,
    parameter id_3 = 32'd26
) (
    input  wor  _id_0,
    output wire id_1
);
  wire _id_3;
  wire [id_3 : (  1  )] id_4;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
  wire [|  id_3 : id_0] id_5;
  assign id_1 = 1;
  assign id_3 = id_0;
endmodule
module module_2 (
    output tri1 id_0,
    input  wire id_1,
    output tri0 id_2,
    input  wand id_3
);
  logic [1 'b0 : ""] id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2
  );
  logic [(  1  ) : -1] id_6;
  ;
endmodule
