INFO-FLOW: Workspace C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1 opened at Tue Apr 26 03:20:01 -0400 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.305 sec.
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.426 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=example1 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=example1
Execute     config_export -display_name=example1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=0.0.1 
INFO: [HLS 200-1464] Running solution command: config_export -version=0.0.1
Execute     config_export -version=0.0.1 
Command   open_solution done; 0.468 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.104 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.122 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name example1 -format ip_catalog -rtl verilog -version 0.0.1 
INFO: [HLS 200-1510] Running: config_export -display_name example1 -format ip_catalog -rtl verilog -version 0.0.1 
Execute   source ./project5_hls_opt/solution1/directives.tcl 
Execute     set_directive_top -name example example 
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 793.223 MB.
INFO: [HLS 200-10] Analyzing design file 'hls/example.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling hls/example.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang hls/example.cpp -foptimization-record-file=C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.cpp.clang.out.log 2> C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.cpp.clang.err.log 
Command       ap_eval done; 1.025 sec.
INFO-FLOW: Done: GCC PP 39 time: 1 seconds per iteration
Execute       set_directive_top example -name=example 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/clang.out.log 2> C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.3 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.535 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.765 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.541 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.783 sec.
Execute         source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.823 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.521 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp.clang.out.log 2> C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.034 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.65 seconds; current allocated memory: 1.068 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.g.bc"  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.g.bc -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.512 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.513 sec.
Execute       run_link_or_opt -opt -out C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=example -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=example -reflow-float-conversion -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.92 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.923 sec.
Execute       run_link_or_opt -out C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=example 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=example -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=example -mllvm -hls-db-dir -mllvm C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.357 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (hls/example.cpp:57:4)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (hls/example.cpp:270:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (hls/example.cpp:268:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (hls/example.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (hls/example.cpp:63:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (hls/example.cpp:59:26)
INFO: [HLS 214-186] Unrolling loop 'convC' (hls/example.cpp:131:25) in function 'example' completely with a factor of 30 (hls/example.cpp:20:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'example(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (E:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.154 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.068 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top example -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.559 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.575 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.398 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.452 seconds; current allocated memory: 1.068 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.g.1.bc to C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'KENEL_INIT' (hls/example.cpp:33) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'RECEIVING_INPUT' (hls/example.cpp:29) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Clear_dst' (hls/example.cpp:99) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'convR' (hls/example.cpp:130) in function 'example' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SENDING_OUTPUT' (hls/example.cpp:49) in function 'example' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'convR' (hls/example.cpp:130) in function 'example' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'KERNELH' (hls/example.cpp:138) in function 'example' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KERNELW' (hls/example.cpp:138) in function 'example' completely with a factor of 3.
Command         transform done; 5.43 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls/example.cpp:130:31) in function 'example'... converting 897 basic blocks.
Command         transform done; 0.696 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.129 seconds; current allocated memory: 1.068 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'kernel' (hls/example.cpp:34:28)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel' (hls/example.cpp:35:19)
INFO: [HLS 200-472] Inferring partial write operation for 'local_out_buffer' (hls/example.cpp:100:36)
INFO: [HLS 200-472] Inferring partial write operation for 'local_out_buffer' (hls/example.cpp:190:52)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel' (hls/example.cpp:59:16)
INFO: [HLS 200-472] Inferring partial write operation for 'local_in_buffer' (hls/example.cpp:63:25)
Command         transform done; 0.258 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.068 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 9.421 sec.
Command     elaborate done; 23.243 sec.
Execute     ap_eval exec zip -j C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'example' ...
Execute       ap_set_top_model example 
Execute       get_model_list example -filter all-wo-channel -topdown 
Execute       preproc_iomode -model example 
Execute       preproc_iomode -model example_Pipeline_SENDING_OUTPUT 
Execute       preproc_iomode -model example_Pipeline_convR 
Execute       preproc_iomode -model example_Pipeline_Clear_dst 
Execute       preproc_iomode -model example_Pipeline_RECEIVING_INPUT 
Execute       preproc_iomode -model example_Pipeline_KENEL_INIT 
Execute       get_model_list example -filter all-wo-channel 
INFO-FLOW: Model list for configure: example_Pipeline_KENEL_INIT example_Pipeline_RECEIVING_INPUT example_Pipeline_Clear_dst example_Pipeline_convR example_Pipeline_SENDING_OUTPUT example
INFO-FLOW: Configuring Module : example_Pipeline_KENEL_INIT ...
Execute       set_default_model example_Pipeline_KENEL_INIT 
Execute       apply_spec_resource_limit example_Pipeline_KENEL_INIT 
INFO-FLOW: Configuring Module : example_Pipeline_RECEIVING_INPUT ...
Execute       set_default_model example_Pipeline_RECEIVING_INPUT 
Execute       apply_spec_resource_limit example_Pipeline_RECEIVING_INPUT 
INFO-FLOW: Configuring Module : example_Pipeline_Clear_dst ...
Execute       set_default_model example_Pipeline_Clear_dst 
Execute       apply_spec_resource_limit example_Pipeline_Clear_dst 
INFO-FLOW: Configuring Module : example_Pipeline_convR ...
Execute       set_default_model example_Pipeline_convR 
Execute       apply_spec_resource_limit example_Pipeline_convR 
INFO-FLOW: Configuring Module : example_Pipeline_SENDING_OUTPUT ...
Execute       set_default_model example_Pipeline_SENDING_OUTPUT 
Execute       apply_spec_resource_limit example_Pipeline_SENDING_OUTPUT 
INFO-FLOW: Configuring Module : example ...
Execute       set_default_model example 
Execute       apply_spec_resource_limit example 
INFO-FLOW: Model list for preprocess: example_Pipeline_KENEL_INIT example_Pipeline_RECEIVING_INPUT example_Pipeline_Clear_dst example_Pipeline_convR example_Pipeline_SENDING_OUTPUT example
INFO-FLOW: Preprocessing Module: example_Pipeline_KENEL_INIT ...
Execute       set_default_model example_Pipeline_KENEL_INIT 
Execute       cdfg_preprocess -model example_Pipeline_KENEL_INIT 
Execute       rtl_gen_preprocess example_Pipeline_KENEL_INIT 
INFO-FLOW: Preprocessing Module: example_Pipeline_RECEIVING_INPUT ...
Execute       set_default_model example_Pipeline_RECEIVING_INPUT 
Execute       cdfg_preprocess -model example_Pipeline_RECEIVING_INPUT 
Execute       rtl_gen_preprocess example_Pipeline_RECEIVING_INPUT 
INFO-FLOW: Preprocessing Module: example_Pipeline_Clear_dst ...
Execute       set_default_model example_Pipeline_Clear_dst 
Execute       cdfg_preprocess -model example_Pipeline_Clear_dst 
Execute       rtl_gen_preprocess example_Pipeline_Clear_dst 
INFO-FLOW: Preprocessing Module: example_Pipeline_convR ...
Execute       set_default_model example_Pipeline_convR 
Execute       cdfg_preprocess -model example_Pipeline_convR 
Execute       rtl_gen_preprocess example_Pipeline_convR 
INFO-FLOW: Preprocessing Module: example_Pipeline_SENDING_OUTPUT ...
Execute       set_default_model example_Pipeline_SENDING_OUTPUT 
Execute       cdfg_preprocess -model example_Pipeline_SENDING_OUTPUT 
Execute       rtl_gen_preprocess example_Pipeline_SENDING_OUTPUT 
INFO-FLOW: Preprocessing Module: example ...
Execute       set_default_model example 
Execute       cdfg_preprocess -model example 
Execute       rtl_gen_preprocess example 
INFO-FLOW: Model list for synthesis: example_Pipeline_KENEL_INIT example_Pipeline_RECEIVING_INPUT example_Pipeline_Clear_dst example_Pipeline_convR example_Pipeline_SENDING_OUTPUT example
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_KENEL_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model example_Pipeline_KENEL_INIT 
Execute       schedule -model example_Pipeline_KENEL_INIT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KENEL_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'KENEL_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_KENEL_INIT.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_KENEL_INIT.sched.adb -f 
INFO-FLOW: Finish scheduling example_Pipeline_KENEL_INIT.
Execute       set_default_model example_Pipeline_KENEL_INIT 
Execute       bind -model example_Pipeline_KENEL_INIT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_KENEL_INIT.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_KENEL_INIT.bind.adb -f 
INFO-FLOW: Finish binding example_Pipeline_KENEL_INIT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_RECEIVING_INPUT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model example_Pipeline_RECEIVING_INPUT 
Execute       schedule -model example_Pipeline_RECEIVING_INPUT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_in_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'RECEIVING_INPUT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'RECEIVING_INPUT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_RECEIVING_INPUT.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_RECEIVING_INPUT.sched.adb -f 
INFO-FLOW: Finish scheduling example_Pipeline_RECEIVING_INPUT.
Execute       set_default_model example_Pipeline_RECEIVING_INPUT 
Execute       bind -model example_Pipeline_RECEIVING_INPUT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_RECEIVING_INPUT.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_RECEIVING_INPUT.bind.adb -f 
INFO-FLOW: Finish binding example_Pipeline_RECEIVING_INPUT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_Clear_dst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model example_Pipeline_Clear_dst 
Execute       schedule -model example_Pipeline_Clear_dst 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Clear_dst'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Clear_dst'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_Clear_dst.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_Clear_dst.sched.adb -f 
INFO-FLOW: Finish scheduling example_Pipeline_Clear_dst.
Execute       set_default_model example_Pipeline_Clear_dst 
Execute       bind -model example_Pipeline_Clear_dst 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_Clear_dst.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_Clear_dst.bind.adb -f 
INFO-FLOW: Finish binding example_Pipeline_Clear_dst.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_convR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model example_Pipeline_convR 
Execute       schedule -model example_Pipeline_convR 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_in_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'convR'.
WARNING: [HLS 200-885] The II Violation in module 'example_Pipeline_convR' (loop 'convR'): Unable to schedule 'load' operation ('local_in_buffer_load_16', hls/example.cpp:152) on array 'local_in_buffer' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'local_in_buffer'.
WARNING: [HLS 200-885] The II Violation in module 'example_Pipeline_convR' (loop 'convR'): Unable to schedule 'store' operation ('local_out_buffer_addr_3_write_ln190', hls/example.cpp:190) of variable 'tmp_19_2_2', hls/example.cpp:130 on array 'local_out_buffer' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'local_out_buffer'.
WARNING: [HLS 200-885] The II Violation in module 'example_Pipeline_convR' (loop 'convR'): Unable to schedule 'store' operation ('local_out_buffer_addr_5_write_ln190', hls/example.cpp:190) of variable 'tmp_31_2_2', hls/example.cpp:130 on array 'local_out_buffer' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'local_out_buffer'.
WARNING: [HLS 200-885] The II Violation in module 'example_Pipeline_convR' (loop 'convR'): Unable to schedule 'store' operation ('local_out_buffer_addr_7_write_ln190', hls/example.cpp:190) of variable 'tmp_43_2_2', hls/example.cpp:130 on array 'local_out_buffer' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'local_out_buffer'.
WARNING: [HLS 200-885] The II Violation in module 'example_Pipeline_convR' (loop 'convR'): Unable to schedule 'store' operation ('local_out_buffer_addr_21_write_ln190', hls/example.cpp:190) of variable 'tmp_127_2_2', hls/example.cpp:130 on array 'local_out_buffer' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'local_out_buffer'.
WARNING: [HLS 200-885] The II Violation in module 'example_Pipeline_convR' (loop 'convR'): Unable to schedule 'store' operation ('local_out_buffer_addr_25_write_ln190', hls/example.cpp:190) of variable 'tmp_151_2_2', hls/example.cpp:130 on array 'local_out_buffer' due to limited memory ports (II = 13). Please consider using a memory core with more ports or partitioning the array 'local_out_buffer'.
WARNING: [HLS 200-885] The II Violation in module 'example_Pipeline_convR' (loop 'convR'): Unable to schedule 'store' operation ('local_out_buffer_addr_27_write_ln190', hls/example.cpp:190) of variable 'tmp_163_2_2', hls/example.cpp:130 on array 'local_out_buffer' due to limited memory ports (II = 14). Please consider using a memory core with more ports or partitioning the array 'local_out_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 15, Depth = 23, loop 'convR'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.579 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.607 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_convR.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.607 sec.
Execute       db_write -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_convR.sched.adb -f 
Command       db_write done; 0.113 sec.
INFO-FLOW: Finish scheduling example_Pipeline_convR.
Execute       set_default_model example_Pipeline_convR 
Execute       bind -model example_Pipeline_convR 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.614 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.334 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_convR.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.542 sec.
Execute       db_write -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_convR.bind.adb -f 
Command       db_write done; 0.144 sec.
INFO-FLOW: Finish binding example_Pipeline_convR.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_Pipeline_SENDING_OUTPUT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model example_Pipeline_SENDING_OUTPUT 
Execute       schedule -model example_Pipeline_SENDING_OUTPUT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SENDING_OUTPUT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'SENDING_OUTPUT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.735 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_SENDING_OUTPUT.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_SENDING_OUTPUT.sched.adb -f 
INFO-FLOW: Finish scheduling example_Pipeline_SENDING_OUTPUT.
Execute       set_default_model example_Pipeline_SENDING_OUTPUT 
Execute       bind -model example_Pipeline_SENDING_OUTPUT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_SENDING_OUTPUT.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_SENDING_OUTPUT.bind.adb -f 
INFO-FLOW: Finish binding example_Pipeline_SENDING_OUTPUT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model example 
Execute       schedule -model example 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.sched.adb -f 
INFO-FLOW: Finish scheduling example.
Execute       set_default_model example 
Execute       bind -model example 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.381 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.068 GB.
Execute       syn_report -verbosereport -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.006 sec.
Execute       db_write -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.bind.adb -f 
INFO-FLOW: Finish binding example.
Execute       get_model_list example -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess example_Pipeline_KENEL_INIT 
Execute       rtl_gen_preprocess example_Pipeline_RECEIVING_INPUT 
Execute       rtl_gen_preprocess example_Pipeline_Clear_dst 
Execute       rtl_gen_preprocess example_Pipeline_convR 
Execute       rtl_gen_preprocess example_Pipeline_SENDING_OUTPUT 
Execute       rtl_gen_preprocess example 
INFO-FLOW: Model list for RTL generation: example_Pipeline_KENEL_INIT example_Pipeline_RECEIVING_INPUT example_Pipeline_Clear_dst example_Pipeline_convR example_Pipeline_SENDING_OUTPUT example
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_KENEL_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model example_Pipeline_KENEL_INIT -top_prefix example_ -sub_prefix example_ -mg_file C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_KENEL_INIT.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_KENEL_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.064 seconds; current allocated memory: 1.068 GB.
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl example_Pipeline_KENEL_INIT -style xilinx -f -lang vhdl -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/vhdl/example_example_Pipeline_KENEL_INIT 
Execute       gen_rtl example_Pipeline_KENEL_INIT -style xilinx -f -lang vlog -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/verilog/example_example_Pipeline_KENEL_INIT 
Execute       syn_report -csynth -model example_Pipeline_KENEL_INIT -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/report/example_Pipeline_KENEL_INIT_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model example_Pipeline_KENEL_INIT -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/report/example_Pipeline_KENEL_INIT_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model example_Pipeline_KENEL_INIT -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_KENEL_INIT.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model example_Pipeline_KENEL_INIT -f -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_KENEL_INIT.adb 
Execute       db_write -model example_Pipeline_KENEL_INIT -bindview -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info example_Pipeline_KENEL_INIT -p C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_KENEL_INIT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_RECEIVING_INPUT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model example_Pipeline_RECEIVING_INPUT -top_prefix example_ -sub_prefix example_ -mg_file C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_RECEIVING_INPUT.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_RECEIVING_INPUT' pipeline 'RECEIVING_INPUT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_RECEIVING_INPUT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.068 GB.
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl example_Pipeline_RECEIVING_INPUT -style xilinx -f -lang vhdl -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/vhdl/example_example_Pipeline_RECEIVING_INPUT 
Execute       gen_rtl example_Pipeline_RECEIVING_INPUT -style xilinx -f -lang vlog -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/verilog/example_example_Pipeline_RECEIVING_INPUT 
Execute       syn_report -csynth -model example_Pipeline_RECEIVING_INPUT -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/report/example_Pipeline_RECEIVING_INPUT_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model example_Pipeline_RECEIVING_INPUT -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/report/example_Pipeline_RECEIVING_INPUT_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model example_Pipeline_RECEIVING_INPUT -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_RECEIVING_INPUT.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model example_Pipeline_RECEIVING_INPUT -f -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_RECEIVING_INPUT.adb 
Execute       db_write -model example_Pipeline_RECEIVING_INPUT -bindview -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info example_Pipeline_RECEIVING_INPUT -p C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_RECEIVING_INPUT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_Clear_dst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model example_Pipeline_Clear_dst -top_prefix example_ -sub_prefix example_ -mg_file C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_Clear_dst.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_Clear_dst'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.068 GB.
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl example_Pipeline_Clear_dst -style xilinx -f -lang vhdl -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/vhdl/example_example_Pipeline_Clear_dst 
Execute       gen_rtl example_Pipeline_Clear_dst -style xilinx -f -lang vlog -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/verilog/example_example_Pipeline_Clear_dst 
Execute       syn_report -csynth -model example_Pipeline_Clear_dst -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/report/example_Pipeline_Clear_dst_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model example_Pipeline_Clear_dst -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/report/example_Pipeline_Clear_dst_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model example_Pipeline_Clear_dst -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_Clear_dst.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model example_Pipeline_Clear_dst -f -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_Clear_dst.adb 
Execute       db_write -model example_Pipeline_Clear_dst -bindview -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info example_Pipeline_Clear_dst -p C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_Clear_dst 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_convR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model example_Pipeline_convR -top_prefix example_ -sub_prefix example_ -mg_file C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_convR.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_convR' pipeline 'convR' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 55 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_convR'.
Command       create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 1.068 GB.
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl example_Pipeline_convR -style xilinx -f -lang vhdl -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/vhdl/example_example_Pipeline_convR 
Execute       gen_rtl example_Pipeline_convR -style xilinx -f -lang vlog -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/verilog/example_example_Pipeline_convR 
Execute       syn_report -csynth -model example_Pipeline_convR -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/report/example_Pipeline_convR_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.711 sec.
Execute       syn_report -rtlxml -model example_Pipeline_convR -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/report/example_Pipeline_convR_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.35 sec.
Execute       syn_report -verbosereport -model example_Pipeline_convR -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_convR.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.896 sec.
Execute       db_write -model example_Pipeline_convR -f -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_convR.adb 
Command       db_write done; 0.541 sec.
Execute       db_write -model example_Pipeline_convR -bindview -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.367 sec.
Execute       gen_tb_info example_Pipeline_convR -p C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_convR 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_Pipeline_SENDING_OUTPUT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model example_Pipeline_SENDING_OUTPUT -top_prefix example_ -sub_prefix example_ -mg_file C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_SENDING_OUTPUT.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'example_Pipeline_SENDING_OUTPUT' pipeline 'SENDING_OUTPUT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_Pipeline_SENDING_OUTPUT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.886 seconds; current allocated memory: 1.068 GB.
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl example_Pipeline_SENDING_OUTPUT -style xilinx -f -lang vhdl -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/vhdl/example_example_Pipeline_SENDING_OUTPUT 
Execute       gen_rtl example_Pipeline_SENDING_OUTPUT -style xilinx -f -lang vlog -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/verilog/example_example_Pipeline_SENDING_OUTPUT 
Execute       syn_report -csynth -model example_Pipeline_SENDING_OUTPUT -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/report/example_Pipeline_SENDING_OUTPUT_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model example_Pipeline_SENDING_OUTPUT -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/report/example_Pipeline_SENDING_OUTPUT_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model example_Pipeline_SENDING_OUTPUT -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_SENDING_OUTPUT.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model example_Pipeline_SENDING_OUTPUT -f -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_SENDING_OUTPUT.adb 
Execute       db_write -model example_Pipeline_SENDING_OUTPUT -bindview -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info example_Pipeline_SENDING_OUTPUT -p C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_SENDING_OUTPUT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model example -top_prefix  -sub_prefix example_ -mg_file C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
Command       create_rtl_model done; 0.137 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.068 GB.
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       gen_rtl example -istop -style xilinx -f -lang vhdl -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/vhdl/example 
Execute       gen_rtl example -istop -style xilinx -f -lang vlog -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/verilog/example 
Execute       syn_report -csynth -model example -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/report/example_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model example -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/report/example_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model example -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.021 sec.
Execute       db_write -model example -f -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.adb 
Execute       db_write -model example -bindview -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info example -p C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example 
Execute       export_constraint_db -f -tool general -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.constraint.tcl 
Execute       syn_report -designview -model example -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.design.xml 
Command       syn_report done; 0.731 sec.
Execute       syn_report -csynthDesign -model example -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model example -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model example -o C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks example 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain example 
INFO-FLOW: Model list for RTL component generation: example_Pipeline_KENEL_INIT example_Pipeline_RECEIVING_INPUT example_Pipeline_Clear_dst example_Pipeline_convR example_Pipeline_SENDING_OUTPUT example
INFO-FLOW: Handling components in module [example_Pipeline_KENEL_INIT] ... 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_KENEL_INIT.compgen.tcl 
INFO-FLOW: Found component example_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model example_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [example_Pipeline_RECEIVING_INPUT] ... 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_RECEIVING_INPUT.compgen.tcl 
INFO-FLOW: Found component example_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model example_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [example_Pipeline_Clear_dst] ... 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_Clear_dst.compgen.tcl 
INFO-FLOW: Found component example_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model example_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [example_Pipeline_convR] ... 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_convR.compgen.tcl 
INFO-FLOW: Found component example_mul_32s_32s_32_2_1.
INFO-FLOW: Append model example_mul_32s_32s_32_2_1
INFO-FLOW: Found component example_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model example_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [example_Pipeline_SENDING_OUTPUT] ... 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_SENDING_OUTPUT.compgen.tcl 
INFO-FLOW: Found component example_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model example_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [example] ... 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.compgen.tcl 
INFO-FLOW: Found component example_local_in_buffer_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model example_local_in_buffer_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component example_local_out_buffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model example_local_out_buffer_RAM_AUTO_1R1W
INFO-FLOW: Found component example_kernel_RAM_AUTO_1R1W.
INFO-FLOW: Append model example_kernel_RAM_AUTO_1R1W
INFO-FLOW: Found component example_control_s_axi.
INFO-FLOW: Append model example_control_s_axi
INFO-FLOW: Found component example_regslice_both.
INFO-FLOW: Append model example_regslice_both
INFO-FLOW: Found component example_regslice_both.
INFO-FLOW: Append model example_regslice_both
INFO-FLOW: Found component example_regslice_both.
INFO-FLOW: Append model example_regslice_both
INFO-FLOW: Found component example_regslice_both.
INFO-FLOW: Append model example_regslice_both
INFO-FLOW: Found component example_regslice_both.
INFO-FLOW: Append model example_regslice_both
INFO-FLOW: Found component example_regslice_both.
INFO-FLOW: Append model example_regslice_both
INFO-FLOW: Found component example_regslice_both.
INFO-FLOW: Append model example_regslice_both
INFO-FLOW: Found component example_regslice_both.
INFO-FLOW: Append model example_regslice_both
INFO-FLOW: Found component example_regslice_both.
INFO-FLOW: Append model example_regslice_both
INFO-FLOW: Found component example_regslice_both.
INFO-FLOW: Append model example_regslice_both
INFO-FLOW: Found component example_regslice_both.
INFO-FLOW: Append model example_regslice_both
INFO-FLOW: Found component example_regslice_both.
INFO-FLOW: Append model example_regslice_both
INFO-FLOW: Found component example_regslice_both.
INFO-FLOW: Append model example_regslice_both
INFO-FLOW: Found component example_regslice_both.
INFO-FLOW: Append model example_regslice_both
INFO-FLOW: Append model example_Pipeline_KENEL_INIT
INFO-FLOW: Append model example_Pipeline_RECEIVING_INPUT
INFO-FLOW: Append model example_Pipeline_Clear_dst
INFO-FLOW: Append model example_Pipeline_convR
INFO-FLOW: Append model example_Pipeline_SENDING_OUTPUT
INFO-FLOW: Append model example
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: example_flow_control_loop_pipe_sequential_init example_flow_control_loop_pipe_sequential_init example_flow_control_loop_pipe_sequential_init example_mul_32s_32s_32_2_1 example_flow_control_loop_pipe_sequential_init example_flow_control_loop_pipe_sequential_init example_local_in_buffer_RAM_1WNR_AUTO_1R1W example_local_out_buffer_RAM_AUTO_1R1W example_kernel_RAM_AUTO_1R1W example_control_s_axi example_regslice_both example_regslice_both example_regslice_both example_regslice_both example_regslice_both example_regslice_both example_regslice_both example_regslice_both example_regslice_both example_regslice_both example_regslice_both example_regslice_both example_regslice_both example_regslice_both example_Pipeline_KENEL_INIT example_Pipeline_RECEIVING_INPUT example_Pipeline_Clear_dst example_Pipeline_convR example_Pipeline_SENDING_OUTPUT example
INFO-FLOW: Generating C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model example_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model example_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model example_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model example_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model example_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model example_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model example_local_in_buffer_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model example_local_out_buffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model example_kernel_RAM_AUTO_1R1W
INFO-FLOW: To file: write model example_control_s_axi
INFO-FLOW: To file: write model example_regslice_both
INFO-FLOW: To file: write model example_regslice_both
INFO-FLOW: To file: write model example_regslice_both
INFO-FLOW: To file: write model example_regslice_both
INFO-FLOW: To file: write model example_regslice_both
INFO-FLOW: To file: write model example_regslice_both
INFO-FLOW: To file: write model example_regslice_both
INFO-FLOW: To file: write model example_regslice_both
INFO-FLOW: To file: write model example_regslice_both
INFO-FLOW: To file: write model example_regslice_both
INFO-FLOW: To file: write model example_regslice_both
INFO-FLOW: To file: write model example_regslice_both
INFO-FLOW: To file: write model example_regslice_both
INFO-FLOW: To file: write model example_regslice_both
INFO-FLOW: To file: write model example_Pipeline_KENEL_INIT
INFO-FLOW: To file: write model example_Pipeline_RECEIVING_INPUT
INFO-FLOW: To file: write model example_Pipeline_Clear_dst
INFO-FLOW: To file: write model example_Pipeline_convR
INFO-FLOW: To file: write model example_Pipeline_SENDING_OUTPUT
INFO-FLOW: To file: write model example
INFO-FLOW: Generating C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/vlog' tclDir='C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db' modelList='example_flow_control_loop_pipe_sequential_init
example_flow_control_loop_pipe_sequential_init
example_flow_control_loop_pipe_sequential_init
example_mul_32s_32s_32_2_1
example_flow_control_loop_pipe_sequential_init
example_flow_control_loop_pipe_sequential_init
example_local_in_buffer_RAM_1WNR_AUTO_1R1W
example_local_out_buffer_RAM_AUTO_1R1W
example_kernel_RAM_AUTO_1R1W
example_control_s_axi
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_Pipeline_KENEL_INIT
example_Pipeline_RECEIVING_INPUT
example_Pipeline_Clear_dst
example_Pipeline_convR
example_Pipeline_SENDING_OUTPUT
example
' expOnly='0'
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_KENEL_INIT.compgen.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_RECEIVING_INPUT.compgen.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_Clear_dst.compgen.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_convR.compgen.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_SENDING_OUTPUT.compgen.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'example_local_in_buffer_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'example_local_out_buffer_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'example_kernel_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.128 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.267 seconds; current allocated memory: 1.068 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='example_flow_control_loop_pipe_sequential_init
example_flow_control_loop_pipe_sequential_init
example_flow_control_loop_pipe_sequential_init
example_mul_32s_32s_32_2_1
example_flow_control_loop_pipe_sequential_init
example_flow_control_loop_pipe_sequential_init
example_local_in_buffer_RAM_1WNR_AUTO_1R1W
example_local_out_buffer_RAM_AUTO_1R1W
example_kernel_RAM_AUTO_1R1W
example_control_s_axi
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_Pipeline_KENEL_INIT
example_Pipeline_RECEIVING_INPUT
example_Pipeline_Clear_dst
example_Pipeline_convR
example_Pipeline_SENDING_OUTPUT
example
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.compgen.dataonly.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.compgen.dataonly.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_KENEL_INIT.tbgen.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_RECEIVING_INPUT.tbgen.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_Clear_dst.tbgen.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_convR.tbgen.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_SENDING_OUTPUT.tbgen.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.constraint.tcl 
Execute       sc_get_clocks example 
Execute       source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE example LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}' bind_report_dict='TOP example DATA {example {DEPTH 1 CHILDREN {example_Pipeline_KENEL_INIT example_Pipeline_RECEIVING_INPUT example_Pipeline_Clear_dst example_Pipeline_convR example_Pipeline_SENDING_OUTPUT} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_in_buffer_U SOURCE hls/example.cpp:26 VARIABLE local_in_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_out_buffer_U SOURCE hls/example.cpp:27 VARIABLE local_out_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME kernel_U SOURCE hls/example.cpp:28 VARIABLE kernel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 165 BRAM 64 URAM 0}} example_Pipeline_KENEL_INIT {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_74_p2 SOURCE hls/example.cpp:33 VARIABLE add_ln33 LOOP KENEL_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} example_Pipeline_RECEIVING_INPUT {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_224_p2 SOURCE hls/example.cpp:60 VARIABLE add_ln60 LOOP RECEIVING_INPUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME jj_2_fu_233_p2 SOURCE hls/example.cpp:59 VARIABLE jj_2 LOOP RECEIVING_INPUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} example_Pipeline_Clear_dst {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_60_p2 SOURCE hls/example.cpp:99 VARIABLE add_ln99 LOOP Clear_dst BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} example_Pipeline_convR {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_1092_p2 SOURCE hls/example.cpp:130 VARIABLE add_ln130 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_13_fu_1122_p2 SOURCE hls/example.cpp:130 VARIABLE empty_13 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U18 SOURCE hls/example.cpp:160 VARIABLE mul_ln160 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U54 SOURCE hls/example.cpp:152 VARIABLE mul_ln152 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_1253_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U19 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_1 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_1_fu_1272_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_1 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U20 SOURCE hls/example.cpp:148 VARIABLE sel_tmp64_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp64_fu_1329_p2 SOURCE hls/example.cpp:148 VARIABLE sel_tmp64 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U21 SOURCE hls/example.cpp:165 VARIABLE mul_ln165 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_1341_p2 SOURCE hls/example.cpp:165 VARIABLE add_ln165 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U22 SOURCE hls/example.cpp:148 VARIABLE sel_tmp67_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp67_fu_1436_p2 SOURCE hls/example.cpp:148 VARIABLE sel_tmp67 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U23 SOURCE hls/example.cpp:148 VARIABLE sel_tmp73_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp73_fu_1447_p2 SOURCE hls/example.cpp:148 VARIABLE sel_tmp73 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U24 SOURCE hls/example.cpp:165 VARIABLE mul_ln165_1 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_1_fu_1581_p2 SOURCE hls/example.cpp:165 VARIABLE add_ln165_1 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U25 SOURCE hls/example.cpp:148 VARIABLE sel_tmp76_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp76_fu_1587_p2 SOURCE hls/example.cpp:148 VARIABLE sel_tmp76 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U26 SOURCE hls/example.cpp:152 VARIABLE sel_tmp82 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U27 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_2 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_2_fu_1285_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_2 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U28 SOURCE hls/example.cpp:152 VARIABLE sel_tmp85_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp85_fu_1291_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp85 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U29 SOURCE hls/example.cpp:152 VARIABLE sel_tmp91_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp91_fu_1347_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp91 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U30 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_3 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_3_fu_1358_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_3 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U31 SOURCE hls/example.cpp:152 VARIABLE sel_tmp94_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp94_fu_1453_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp94 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U32 SOURCE hls/example.cpp:152 VARIABLE sel_tmp100_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp100_fu_1464_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp100 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U33 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_4 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_4_fu_1605_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_4 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U34 SOURCE hls/example.cpp:152 VARIABLE sel_tmp103_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp103_fu_1611_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp103 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_fu_1181_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U35 SOURCE hls/example.cpp:152 VARIABLE sel_tmp109 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U36 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_5 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_5_fu_1371_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_5 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U37 SOURCE hls/example.cpp:152 VARIABLE sel_tmp112_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp112_fu_1377_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp112 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U38 SOURCE hls/example.cpp:152 VARIABLE sel_tmp118_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp118_fu_1470_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp118 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U39 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_6 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_6_fu_1481_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_6 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U40 SOURCE hls/example.cpp:152 VARIABLE sel_tmp121_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp121_fu_1624_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp121 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U41 SOURCE hls/example.cpp:152 VARIABLE sel_tmp127_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp127_fu_1635_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp127 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U42 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_7 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_7_fu_1769_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_7 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U43 SOURCE hls/example.cpp:152 VARIABLE sel_tmp130_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp130_fu_1775_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp130 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_1_fu_1191_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_1 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U44 SOURCE hls/example.cpp:152 VARIABLE sel_tmp136 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U45 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_8 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_8_fu_1397_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_8 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U46 SOURCE hls/example.cpp:152 VARIABLE sel_tmp139_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp139_fu_1403_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp139 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U47 SOURCE hls/example.cpp:152 VARIABLE sel_tmp145_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp145_fu_1487_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp145 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U48 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_9 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_9_fu_1498_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_9 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U49 SOURCE hls/example.cpp:152 VARIABLE sel_tmp148_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp148_fu_1641_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp148 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U50 SOURCE hls/example.cpp:152 VARIABLE sel_tmp154_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp154_fu_1652_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp154 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U51 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_10 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_10_fu_1793_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_10 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U52 SOURCE hls/example.cpp:152 VARIABLE sel_tmp157_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp157_fu_1799_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp157 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_2_fu_1206_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_2 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U18 SOURCE hls/example.cpp:152 VARIABLE sel_tmp163 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U53 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_11 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_11_fu_1511_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_11 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U19 SOURCE hls/example.cpp:152 VARIABLE sel_tmp166_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp166_fu_1517_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp166 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U20 SOURCE hls/example.cpp:152 VARIABLE sel_tmp172_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp172_fu_1658_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp172 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U21 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_12 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_12_fu_1669_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_12 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U22 SOURCE hls/example.cpp:152 VARIABLE sel_tmp175_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp175_fu_1812_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp175 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U23 SOURCE hls/example.cpp:152 VARIABLE sel_tmp181_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp181_fu_1823_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp181 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U24 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_13 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_13_fu_1957_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_13 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U25 SOURCE hls/example.cpp:152 VARIABLE sel_tmp184_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp184_fu_1963_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp184 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_3_fu_1216_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_3 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U26 SOURCE hls/example.cpp:152 VARIABLE sel_tmp190 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U27 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_14 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_14_fu_1537_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_14 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U28 SOURCE hls/example.cpp:152 VARIABLE sel_tmp193_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp193_fu_1543_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp193 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U29 SOURCE hls/example.cpp:152 VARIABLE sel_tmp199_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp199_fu_1675_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp199 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U30 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_15 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_15_fu_1686_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_15 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U31 SOURCE hls/example.cpp:152 VARIABLE sel_tmp202_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp202_fu_1829_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp202 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U32 SOURCE hls/example.cpp:152 VARIABLE sel_tmp208_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp208_fu_1840_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp208 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U33 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_16 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_16_fu_1981_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_16 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U34 SOURCE hls/example.cpp:152 VARIABLE sel_tmp211_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp211_fu_1987_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp211 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_4_fu_1226_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_4 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U35 SOURCE hls/example.cpp:152 VARIABLE sel_tmp217 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U36 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_17 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_17_fu_1699_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_17 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U37 SOURCE hls/example.cpp:152 VARIABLE sel_tmp220_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp220_fu_1705_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp220 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U38 SOURCE hls/example.cpp:152 VARIABLE sel_tmp226_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp226_fu_1846_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp226 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U39 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_18 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_18_fu_1857_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_18 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U40 SOURCE hls/example.cpp:152 VARIABLE sel_tmp229_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp229_fu_2000_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp229 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U41 SOURCE hls/example.cpp:152 VARIABLE sel_tmp235_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp235_fu_2011_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp235 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U42 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_19 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_19_fu_2145_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_19 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U43 SOURCE hls/example.cpp:152 VARIABLE sel_tmp238_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp238_fu_2151_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp238 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_5_fu_1236_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_5 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U44 SOURCE hls/example.cpp:152 VARIABLE sel_tmp244 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U45 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_20 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_20_fu_1725_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_20 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U46 SOURCE hls/example.cpp:152 VARIABLE sel_tmp247_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp247_fu_1731_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp247 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U47 SOURCE hls/example.cpp:152 VARIABLE sel_tmp253_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp253_fu_1863_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp253 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U48 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_21 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_21_fu_1874_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_21 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U49 SOURCE hls/example.cpp:152 VARIABLE sel_tmp256_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp256_fu_2017_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp256 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U50 SOURCE hls/example.cpp:152 VARIABLE sel_tmp262_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp262_fu_2028_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp262 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U51 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_22 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_22_fu_2169_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_22 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U52 SOURCE hls/example.cpp:152 VARIABLE sel_tmp265_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp265_fu_2175_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp265 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_6_fu_1304_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_6 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U18 SOURCE hls/example.cpp:152 VARIABLE sel_tmp271 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U53 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_23 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_23_fu_1887_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_23 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U19 SOURCE hls/example.cpp:152 VARIABLE sel_tmp274_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp274_fu_1893_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp274 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U20 SOURCE hls/example.cpp:152 VARIABLE sel_tmp280_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp280_fu_2034_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp280 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U21 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_24 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_24_fu_2045_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_24 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U22 SOURCE hls/example.cpp:152 VARIABLE sel_tmp283_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp283_fu_2188_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp283 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U23 SOURCE hls/example.cpp:152 VARIABLE sel_tmp289_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp289_fu_2199_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp289 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U24 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_25 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_25_fu_2333_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_25 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U25 SOURCE hls/example.cpp:152 VARIABLE sel_tmp292_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp292_fu_2339_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp292 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_7_fu_1314_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_7 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U26 SOURCE hls/example.cpp:152 VARIABLE sel_tmp298 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U27 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_26 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_26_fu_1913_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_26 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U28 SOURCE hls/example.cpp:152 VARIABLE sel_tmp301_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp301_fu_1919_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp301 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U29 SOURCE hls/example.cpp:152 VARIABLE sel_tmp307_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp307_fu_2051_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp307 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U30 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_27 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_27_fu_2062_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_27 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U31 SOURCE hls/example.cpp:152 VARIABLE sel_tmp310_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp310_fu_2205_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp310 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U32 SOURCE hls/example.cpp:152 VARIABLE sel_tmp316_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp316_fu_2216_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp316 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U33 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_28 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_28_fu_2357_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_28 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U34 SOURCE hls/example.cpp:152 VARIABLE sel_tmp319_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp319_fu_2363_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp319 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_8_fu_1416_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_8 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U35 SOURCE hls/example.cpp:152 VARIABLE sel_tmp325 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U36 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_29 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_29_fu_2075_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_29 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U37 SOURCE hls/example.cpp:152 VARIABLE sel_tmp328_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp328_fu_2081_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp328 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U38 SOURCE hls/example.cpp:152 VARIABLE sel_tmp334_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp334_fu_2222_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp334 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U39 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_30 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_30_fu_2233_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_30 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U40 SOURCE hls/example.cpp:152 VARIABLE sel_tmp337_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp337_fu_2376_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp337 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U41 SOURCE hls/example.cpp:152 VARIABLE sel_tmp343_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp343_fu_2387_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp343 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U42 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_31 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_31_fu_2521_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_31 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U43 SOURCE hls/example.cpp:152 VARIABLE sel_tmp346_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp346_fu_2527_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp346 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_9_fu_1426_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_9 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U44 SOURCE hls/example.cpp:152 VARIABLE sel_tmp352 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U45 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_32 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_32_fu_2101_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_32 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U46 SOURCE hls/example.cpp:152 VARIABLE sel_tmp355_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp355_fu_2107_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp355 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U47 SOURCE hls/example.cpp:152 VARIABLE sel_tmp361_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp361_fu_2239_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp361 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U48 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_33 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_33_fu_2250_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_33 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U49 SOURCE hls/example.cpp:152 VARIABLE sel_tmp364_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp364_fu_2393_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp364 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U50 SOURCE hls/example.cpp:152 VARIABLE sel_tmp370_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp370_fu_2404_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp370 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U51 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_34 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_34_fu_2545_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_34 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U52 SOURCE hls/example.cpp:152 VARIABLE sel_tmp373_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp373_fu_2551_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp373 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_10_fu_1556_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_10 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U18 SOURCE hls/example.cpp:152 VARIABLE sel_tmp379 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U53 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_35 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_35_fu_2263_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_35 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U19 SOURCE hls/example.cpp:152 VARIABLE sel_tmp382_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp382_fu_2269_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp382 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U20 SOURCE hls/example.cpp:152 VARIABLE sel_tmp388_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp388_fu_2410_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp388 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U21 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_36 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_36_fu_2421_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_36 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U22 SOURCE hls/example.cpp:152 VARIABLE sel_tmp391_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp391_fu_2564_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp391 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U23 SOURCE hls/example.cpp:152 VARIABLE sel_tmp397_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp397_fu_2575_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp397 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U24 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_37 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_37_fu_2709_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_37 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U25 SOURCE hls/example.cpp:152 VARIABLE sel_tmp400_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp400_fu_2715_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp400 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_11_fu_1566_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_11 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U26 SOURCE hls/example.cpp:152 VARIABLE sel_tmp406 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U27 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_38 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_38_fu_2289_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_38 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U28 SOURCE hls/example.cpp:152 VARIABLE sel_tmp409_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp409_fu_2295_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp409 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U29 SOURCE hls/example.cpp:152 VARIABLE sel_tmp415_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp415_fu_2427_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp415 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U30 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_39 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_39_fu_2438_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_39 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U31 SOURCE hls/example.cpp:152 VARIABLE sel_tmp418_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp418_fu_2581_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp418 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U32 SOURCE hls/example.cpp:152 VARIABLE sel_tmp424_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp424_fu_2592_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp424 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U33 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_40 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_40_fu_2733_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_40 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U34 SOURCE hls/example.cpp:152 VARIABLE sel_tmp427_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp427_fu_2739_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp427 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_12_fu_1744_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_12 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U35 SOURCE hls/example.cpp:152 VARIABLE sel_tmp433 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U36 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_41 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_41_fu_2451_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_41 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U37 SOURCE hls/example.cpp:152 VARIABLE sel_tmp436_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp436_fu_2457_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp436 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U38 SOURCE hls/example.cpp:152 VARIABLE sel_tmp442_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp442_fu_2598_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp442 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U39 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_42 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_42_fu_2609_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_42 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U40 SOURCE hls/example.cpp:152 VARIABLE sel_tmp445_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp445_fu_2752_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp445 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U41 SOURCE hls/example.cpp:152 VARIABLE sel_tmp451_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp451_fu_2763_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp451 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U42 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_43 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_43_fu_2897_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_43 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U43 SOURCE hls/example.cpp:152 VARIABLE sel_tmp454_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp454_fu_2903_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp454 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_13_fu_1754_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_13 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U44 SOURCE hls/example.cpp:152 VARIABLE sel_tmp460 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U45 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_44 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_44_fu_2477_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_44 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U46 SOURCE hls/example.cpp:152 VARIABLE sel_tmp463_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp463_fu_2483_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp463 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U47 SOURCE hls/example.cpp:152 VARIABLE sel_tmp469_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp469_fu_2615_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp469 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U48 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_45 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_45_fu_2626_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_45 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U49 SOURCE hls/example.cpp:152 VARIABLE sel_tmp472_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp472_fu_2769_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp472 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U50 SOURCE hls/example.cpp:152 VARIABLE sel_tmp478_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp478_fu_2780_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp478 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U51 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_46 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_46_fu_2921_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_46 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U52 SOURCE hls/example.cpp:152 VARIABLE sel_tmp481_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp481_fu_2927_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp481 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_14_fu_1932_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_14 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U18 SOURCE hls/example.cpp:152 VARIABLE sel_tmp487 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U53 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_47 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_47_fu_2639_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_47 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U19 SOURCE hls/example.cpp:152 VARIABLE sel_tmp490_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp490_fu_2645_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp490 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U20 SOURCE hls/example.cpp:152 VARIABLE sel_tmp496_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp496_fu_2786_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp496 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U21 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_48 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_48_fu_2797_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_48 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U22 SOURCE hls/example.cpp:152 VARIABLE sel_tmp499_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp499_fu_2940_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp499 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U23 SOURCE hls/example.cpp:152 VARIABLE sel_tmp505_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp505_fu_2951_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp505 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U24 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_49 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_49_fu_3085_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_49 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U25 SOURCE hls/example.cpp:152 VARIABLE sel_tmp508_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp508_fu_3091_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp508 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_15_fu_1942_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_15 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U26 SOURCE hls/example.cpp:152 VARIABLE sel_tmp514 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U27 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_50 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_50_fu_2665_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_50 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U28 SOURCE hls/example.cpp:152 VARIABLE sel_tmp517_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp517_fu_2671_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp517 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U29 SOURCE hls/example.cpp:152 VARIABLE sel_tmp523_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp523_fu_2803_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp523 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U30 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_51 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_51_fu_2814_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_51 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U31 SOURCE hls/example.cpp:152 VARIABLE sel_tmp526_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp526_fu_2957_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp526 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U32 SOURCE hls/example.cpp:152 VARIABLE sel_tmp532_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp532_fu_2968_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp532 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U33 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_52 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_52_fu_3109_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_52 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U34 SOURCE hls/example.cpp:152 VARIABLE sel_tmp535_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp535_fu_3115_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp535 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_16_fu_2120_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_16 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U35 SOURCE hls/example.cpp:152 VARIABLE sel_tmp541 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U36 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_53 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_53_fu_2827_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_53 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U37 SOURCE hls/example.cpp:152 VARIABLE sel_tmp544_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp544_fu_2833_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp544 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U38 SOURCE hls/example.cpp:152 VARIABLE sel_tmp550_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp550_fu_2974_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp550 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U39 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_54 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_54_fu_2985_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_54 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U40 SOURCE hls/example.cpp:152 VARIABLE sel_tmp553_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp553_fu_3128_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp553 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U41 SOURCE hls/example.cpp:152 VARIABLE sel_tmp559_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp559_fu_3139_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp559 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U42 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_55 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_55_fu_3253_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_55 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U43 SOURCE hls/example.cpp:152 VARIABLE sel_tmp562_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp562_fu_3259_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp562 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_17_fu_2130_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_17 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U44 SOURCE hls/example.cpp:152 VARIABLE sel_tmp568 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U45 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_56 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_56_fu_2853_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_56 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U46 SOURCE hls/example.cpp:152 VARIABLE sel_tmp571_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp571_fu_2859_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp571 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U47 SOURCE hls/example.cpp:152 VARIABLE sel_tmp577_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp577_fu_2991_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp577 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U48 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_57 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_57_fu_3002_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_57 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U49 SOURCE hls/example.cpp:152 VARIABLE sel_tmp580_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp580_fu_3145_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp580 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U50 SOURCE hls/example.cpp:152 VARIABLE sel_tmp586_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp586_fu_3156_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp586 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U51 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_58 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_58_fu_3277_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_58 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U52 SOURCE hls/example.cpp:152 VARIABLE sel_tmp589_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp589_fu_3283_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp589 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_18_fu_2308_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_18 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U18 SOURCE hls/example.cpp:152 VARIABLE sel_tmp595 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U53 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_59 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_59_fu_3015_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_59 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U19 SOURCE hls/example.cpp:152 VARIABLE sel_tmp598_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp598_fu_3021_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp598 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U20 SOURCE hls/example.cpp:152 VARIABLE sel_tmp604_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp604_fu_3162_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp604 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U21 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_60 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_60_fu_3173_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_60 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U22 SOURCE hls/example.cpp:152 VARIABLE sel_tmp607_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp607_fu_3296_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp607 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U23 SOURCE hls/example.cpp:152 VARIABLE sel_tmp613_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp613_fu_3307_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp613 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U24 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_61 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_61_fu_3493_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_61 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U25 SOURCE hls/example.cpp:152 VARIABLE sel_tmp616_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp616_fu_3499_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp616 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_19_fu_2318_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_19 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U26 SOURCE hls/example.cpp:152 VARIABLE sel_tmp622 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U27 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_62 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_62_fu_3041_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_62 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U28 SOURCE hls/example.cpp:152 VARIABLE sel_tmp625_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp625_fu_3047_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp625 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U29 SOURCE hls/example.cpp:152 VARIABLE sel_tmp631_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp631_fu_3179_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp631 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U30 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_63 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_63_fu_3190_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_63 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U31 SOURCE hls/example.cpp:152 VARIABLE sel_tmp634_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp634_fu_3313_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp634 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U32 SOURCE hls/example.cpp:152 VARIABLE sel_tmp640_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp640_fu_3324_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp640 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U33 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_64 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_64_fu_3517_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_64 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U34 SOURCE hls/example.cpp:152 VARIABLE sel_tmp643_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp643_fu_3523_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp643 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_20_fu_2496_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_20 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U35 SOURCE hls/example.cpp:152 VARIABLE sel_tmp649 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U36 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_65 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_65_fu_3203_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_65 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U37 SOURCE hls/example.cpp:152 VARIABLE sel_tmp652_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp652_fu_3209_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp652 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U38 SOURCE hls/example.cpp:152 VARIABLE sel_tmp658_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp658_fu_3330_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp658 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U39 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_66 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_66_fu_3341_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_66 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U40 SOURCE hls/example.cpp:152 VARIABLE sel_tmp661_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp661_fu_3536_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp661 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U41 SOURCE hls/example.cpp:152 VARIABLE sel_tmp667_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp667_fu_3547_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp667 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U42 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_67 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_67_fu_3661_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_67 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U43 SOURCE hls/example.cpp:152 VARIABLE sel_tmp670_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp670_fu_3667_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp670 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_21_fu_2506_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_21 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U44 SOURCE hls/example.cpp:152 VARIABLE sel_tmp676 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U45 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_68 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_68_fu_3229_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_68 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U46 SOURCE hls/example.cpp:152 VARIABLE sel_tmp679_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp679_fu_3235_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp679 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U47 SOURCE hls/example.cpp:152 VARIABLE sel_tmp685_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp685_fu_3347_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp685 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U48 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_69 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_69_fu_3358_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_69 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U49 SOURCE hls/example.cpp:152 VARIABLE sel_tmp688_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp688_fu_3553_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp688 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U50 SOURCE hls/example.cpp:152 VARIABLE sel_tmp694_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp694_fu_3564_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp694 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U51 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_70 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_70_fu_3685_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_70 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U52 SOURCE hls/example.cpp:152 VARIABLE sel_tmp697_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp697_fu_3691_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp697 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_22_fu_2684_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_22 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U18 SOURCE hls/example.cpp:152 VARIABLE sel_tmp703 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U53 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_71 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_71_fu_3371_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_71 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U19 SOURCE hls/example.cpp:152 VARIABLE sel_tmp706_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp706_fu_3377_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp706 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U20 SOURCE hls/example.cpp:152 VARIABLE sel_tmp712_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp712_fu_3570_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp712 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U21 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_72 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_72_fu_3581_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_72 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U22 SOURCE hls/example.cpp:152 VARIABLE sel_tmp715_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp715_fu_3704_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp715 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U23 SOURCE hls/example.cpp:152 VARIABLE sel_tmp721_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp721_fu_3715_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp721 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U24 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_73 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_73_fu_3823_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_73 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U25 SOURCE hls/example.cpp:152 VARIABLE sel_tmp724_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp724_fu_3828_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp724 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_23_fu_2694_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_23 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U26 SOURCE hls/example.cpp:152 VARIABLE sel_tmp730 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U27 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_74 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_74_fu_3397_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_74 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U28 SOURCE hls/example.cpp:152 VARIABLE sel_tmp733_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp733_fu_3403_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp733 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U29 SOURCE hls/example.cpp:152 VARIABLE sel_tmp739_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp739_fu_3587_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp739 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U30 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_75 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_75_fu_3598_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_75 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U31 SOURCE hls/example.cpp:152 VARIABLE sel_tmp742_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp742_fu_3721_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp742 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U32 SOURCE hls/example.cpp:152 VARIABLE sel_tmp748_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp748_fu_3732_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp748 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U33 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_76 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_76_fu_3845_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_76 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U34 SOURCE hls/example.cpp:152 VARIABLE sel_tmp751_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp751_fu_3850_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp751 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_24_fu_2872_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_24 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U35 SOURCE hls/example.cpp:152 VARIABLE sel_tmp757 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U36 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_77 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_77_fu_3611_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_77 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U37 SOURCE hls/example.cpp:152 VARIABLE sel_tmp760_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp760_fu_3617_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp760 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U38 SOURCE hls/example.cpp:152 VARIABLE sel_tmp766_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp766_fu_3738_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp766 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U39 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_78 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_78_fu_3749_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_78 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U40 SOURCE hls/example.cpp:152 VARIABLE sel_tmp769_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp769_fu_3862_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp769 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U41 SOURCE hls/example.cpp:152 VARIABLE sel_tmp775_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp775_fu_3873_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp775 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U42 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_79 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_79_fu_3931_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_79 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U43 SOURCE hls/example.cpp:152 VARIABLE sel_tmp778_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp778_fu_3936_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp778 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_25_fu_2882_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_25 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U44 SOURCE hls/example.cpp:152 VARIABLE sel_tmp784 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U45 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_80 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_80_fu_3637_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_80 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U46 SOURCE hls/example.cpp:152 VARIABLE sel_tmp787_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp787_fu_3643_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp787 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U47 SOURCE hls/example.cpp:152 VARIABLE sel_tmp793_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp793_fu_3755_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp793 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U48 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_81 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_81_fu_3766_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_81 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U49 SOURCE hls/example.cpp:152 VARIABLE sel_tmp796_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp796_fu_3879_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp796 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U50 SOURCE hls/example.cpp:152 VARIABLE sel_tmp802_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp802_fu_3890_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp802 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U51 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_82 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_82_fu_3953_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_82 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U52 SOURCE hls/example.cpp:152 VARIABLE sel_tmp805_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp805_fu_3958_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp805 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_26_fu_3060_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_26 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U55 SOURCE hls/example.cpp:152 VARIABLE sel_tmp811 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U56 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_83 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_83_fu_3778_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_83 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U57 SOURCE hls/example.cpp:152 VARIABLE sel_tmp814_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp814_fu_3783_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp814 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U58 SOURCE hls/example.cpp:152 VARIABLE sel_tmp820_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp820_fu_3896_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp820 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U59 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_84 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_84_fu_3906_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_84 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U60 SOURCE hls/example.cpp:152 VARIABLE sel_tmp823_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp823_fu_3970_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp823 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U61 SOURCE hls/example.cpp:152 VARIABLE sel_tmp829_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp829_fu_3980_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp829 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U62 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_85 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_85_fu_4012_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_85 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U63 SOURCE hls/example.cpp:152 VARIABLE sel_tmp832_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp832_fu_4017_p2 SOURCE hls/example.cpp:152 VARIABLE sel_tmp832 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_27_fu_3070_p2 SOURCE hls/example.cpp:132 VARIABLE add_ln132_27 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U64 SOURCE hls/example.cpp:150 VARIABLE sel_tmp838 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U65 SOURCE hls/example.cpp:150 VARIABLE mul_ln150 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_3801_p2 SOURCE hls/example.cpp:150 VARIABLE add_ln150 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U66 SOURCE hls/example.cpp:150 VARIABLE sel_tmp841_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp841_fu_3806_p2 SOURCE hls/example.cpp:150 VARIABLE sel_tmp841 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U67 SOURCE hls/example.cpp:150 VARIABLE sel_tmp847_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp847_fu_3911_p2 SOURCE hls/example.cpp:150 VARIABLE sel_tmp847 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U68 SOURCE hls/example.cpp:150 VARIABLE mul_ln150_1 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_1_fu_3921_p2 SOURCE hls/example.cpp:150 VARIABLE add_ln150_1 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U69 SOURCE hls/example.cpp:150 VARIABLE sel_tmp850_v LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sel_tmp850_fu_3985_p2 SOURCE hls/example.cpp:150 VARIABLE sel_tmp850 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U70 SOURCE hls/example.cpp:160 VARIABLE mul_ln160_1 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_3995_p2 SOURCE hls/example.cpp:160 VARIABLE add_ln160 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U71 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_86 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_86_fu_4029_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_86 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U72 SOURCE hls/example.cpp:152 VARIABLE mul_ln152_87 LOOP convR BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_87_fu_4046_p2 SOURCE hls/example.cpp:152 VARIABLE add_ln152_87 LOOP convR BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 165 BRAM 0 URAM 0}} example_Pipeline_SENDING_OUTPUT {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln269_fu_181_p2 SOURCE hls/example.cpp:269 VARIABLE add_ln269 LOOP SENDING_OUTPUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.859 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
Execute       syn_report -model example -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.61 MHz
Command     autosyn done; 18.697 sec.
Command   csynth_design done; 42.035 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 1 seconds. Elapsed time: 42.035 seconds; current allocated memory: 316.445 MB.
Command ap_source done; 42.667 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1 opened at Tue Apr 26 03:21:03 -0400 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.273 sec.
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.394 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=example 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=example
Execute     config_export -display_name=example 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=0.0.1 
INFO: [HLS 200-1464] Running solution command: config_export -version=0.0.1
Execute     config_export -version=0.0.1 
Command   open_solution done; 0.422 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.113 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name example -format ip_catalog -rtl verilog -version 0.0.1 
INFO: [HLS 200-1510] Running: config_export -display_name example -format ip_catalog -rtl verilog -version 0.0.1 
Execute   source ./project5_hls_opt/solution1/directives.tcl 
Execute     set_directive_top -name example example 
INFO: [HLS 200-1510] Running: set_directive_top -name example example 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -version 0.0.1 -display_name example
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=example xml_exists=0
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to example
Execute     get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=30 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='example_flow_control_loop_pipe_sequential_init
example_flow_control_loop_pipe_sequential_init
example_flow_control_loop_pipe_sequential_init
example_mul_32s_32s_32_2_1
example_flow_control_loop_pipe_sequential_init
example_flow_control_loop_pipe_sequential_init
example_local_in_buffer_RAM_1WNR_AUTO_1R1W
example_local_out_buffer_RAM_AUTO_1R1W
example_kernel_RAM_AUTO_1R1W
example_control_s_axi
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_regslice_both
example_Pipeline_KENEL_INIT
example_Pipeline_RECEIVING_INPUT
example_Pipeline_Clear_dst
example_Pipeline_convR
example_Pipeline_SENDING_OUTPUT
example
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.compgen.dataonly.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.compgen.dataonly.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_KENEL_INIT.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_RECEIVING_INPUT.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_Clear_dst.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_convR.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example_Pipeline_SENDING_OUTPUT.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.constraint.tcl 
Execute     sc_get_clocks example 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_export -deadlock_detection 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to example
Execute     get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 0_0 C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.compgen.dataonly.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.compgen.dataonly.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=example
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.constraint.tcl 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/example.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/Cody/Documents/cs3220/3220_Haotian_Subbarao/project5_files/project5_hls_opt/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s project5_hls_opt/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file project5_hls_opt/solution1/impl/export.zip
Command   export_design done; 8.792 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.792 seconds; current allocated memory: 346.094 MB.
Command ap_source done; 9.371 sec.
Execute cleanup_all 
