#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jul 26 13:45:50 2019
# Process ID: 6808
# Current directory: g:/working_dir/xilinx/PCIe_5GRadio/PCIe_5GRadio_lms7_trx/ip/vivado/pcie_x4/pcie_x4_ex
# Command line: vivado.exe -notrace -source g:/working_dir/xilinx/PCIe_5GRadio/PCIe_5GRadio_lms7_trx/ip/vivado/pcie_x4/pcie_x4_ex.tcl
# Log file: g:/working_dir/xilinx/PCIe_5GRadio/PCIe_5GRadio_lms7_trx/ip/vivado/pcie_x4/pcie_x4_ex/vivado.log
# Journal file: g:/working_dir/xilinx/PCIe_5GRadio/PCIe_5GRadio_lms7_trx/ip/vivado/pcie_x4/pcie_x4_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source g:/working_dir/xilinx/PCIe_5GRadio/PCIe_5GRadio_lms7_trx/ip/vivado/pcie_x4/pcie_x4_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'g:/working_dir/xilinx/PCIe_5GRadio/PCIe_5GRadio_lms7_trx/ip/vivado/pcie_x4/pcie_x4_ex'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 675.234 ; gain = 95.629
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'G:/working_dir/xilinx/PCIe_5GRadio/PCIe_5GRadio_lms7_trx/ip/vivado/pcie_x4/pcie_x4_ex/pcie_x4_ex.ip_user_files/sim_scripts/pcie_x4/xsim/pcie_x4.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'G:/working_dir/xilinx/PCIe_5GRadio/PCIe_5GRadio_lms7_trx/ip/vivado/pcie_x4/pcie_x4_ex/pcie_x4_ex.ip_user_files/sim_scripts/pcie_x4/modelsim/pcie_x4.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'G:/working_dir/xilinx/PCIe_5GRadio/PCIe_5GRadio_lms7_trx/ip/vivado/pcie_x4/pcie_x4_ex/pcie_x4_ex.ip_user_files/sim_scripts/pcie_x4/questa/pcie_x4.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'G:/working_dir/xilinx/PCIe_5GRadio/PCIe_5GRadio_lms7_trx/ip/vivado/pcie_x4/pcie_x4_ex/pcie_x4_ex.ip_user_files/sim_scripts/pcie_x4/ies/pcie_x4.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'G:/working_dir/xilinx/PCIe_5GRadio/PCIe_5GRadio_lms7_trx/ip/vivado/pcie_x4/pcie_x4_ex/pcie_x4_ex.ip_user_files/sim_scripts/pcie_x4/vcs/pcie_x4.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'G:/working_dir/xilinx/PCIe_5GRadio/PCIe_5GRadio_lms7_trx/ip/vivado/pcie_x4/pcie_x4_ex/pcie_x4_ex.ip_user_files/sim_scripts/pcie_x4/riviera/pcie_x4.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'G:/working_dir/xilinx/PCIe_5GRadio/PCIe_5GRadio_lms7_trx/ip/vivado/pcie_x4/pcie_x4_ex/pcie_x4_ex.ip_user_files/sim_scripts/pcie_x4/activehdl/pcie_x4.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'G:/working_dir/xilinx/PCIe_5GRadio/PCIe_5GRadio_lms7_trx/ip/vivado/pcie_x4/pcie_x4_ex/pcie_x4_ex.ip_user_files/sim_scripts/pcie_x4/xcelium/pcie_x4.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'g:/working_dir/xilinx/PCIe_5GRadio/PCIe_5GRadio_lms7_trx/ip/vivado/pcie_x4/pcie_x4_ex/pcie_x4_ex.srcs/sources_1/ip/pcie_x4/pcie_x4.xci' is already up-to-date
[Fri Jul 26 14:01:39 2019] Launched synth_1...
Run output will be captured here: g:/working_dir/xilinx/PCIe_5GRadio/PCIe_5GRadio_lms7_trx/ip/vivado/pcie_x4/pcie_x4_ex/pcie_x4_ex.runs/synth_1/runme.log
close_project
create_project ac701_pcie_example G:/working_dir/xilinx/ac701_pcie_example -part xc7a200tfbg676-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
set_property board_part xilinx.com:ac701:part0:1.4 [current_project]
set_property target_language VHDL [current_project]
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
create_ip -name pcie_7x -vendor xilinx.com -library ip -version 3.3 -module_name ac701_pcie_x4_ge2 -dir g:/working_dir/xilinx/ac701_pcie_example/ac701_pcie_example.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ac701_pcie_x4_ge2} CONFIG.Maximum_Link_Width {X4} CONFIG.Link_Speed {5.0_GT/s} CONFIG.Bar0_Scale {Megabytes} CONFIG.Bar0_Size {1} CONFIG.Xlnx_Ref_Board {AC701} CONFIG.Interface_Width {64_bit} CONFIG.User_Clk_Freq {250} CONFIG.Device_ID {7024} CONFIG.Max_Payload_Size {512_bytes} CONFIG.Trgt_Link_Speed {4'h2} CONFIG.PCIe_Blk_Locn {X0Y0} CONFIG.Trans_Buf_Pipeline {None} CONFIG.Ref_Clk_Freq {100_MHz} CONFIG.Pcie_fast_config {None}] [get_ips ac701_pcie_x4_ge2]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ac701_pcie_x4_ge2' to 'ac701_pcie_x4_ge2' is not allowed and is ignored.
generate_target {instantiation_template} [get_files g:/working_dir/xilinx/ac701_pcie_example/ac701_pcie_example.srcs/sources_1/ip/ac701_pcie_x4_ge2/ac701_pcie_x4_ge2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ac701_pcie_x4_ge2'...
generate_target all [get_files  g:/working_dir/xilinx/ac701_pcie_example/ac701_pcie_example.srcs/sources_1/ip/ac701_pcie_x4_ge2/ac701_pcie_x4_ge2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ac701_pcie_x4_ge2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ac701_pcie_x4_ge2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ac701_pcie_x4_ge2'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 803.309 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all ac701_pcie_x4_ge2] }
export_ip_user_files -of_objects [get_files g:/working_dir/xilinx/ac701_pcie_example/ac701_pcie_example.srcs/sources_1/ip/ac701_pcie_x4_ge2/ac701_pcie_x4_ge2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/working_dir/xilinx/ac701_pcie_example/ac701_pcie_example.srcs/sources_1/ip/ac701_pcie_x4_ge2/ac701_pcie_x4_ge2.xci]
launch_runs -jobs 2 ac701_pcie_x4_ge2_synth_1
[Fri Jul 26 14:29:51 2019] Launched ac701_pcie_x4_ge2_synth_1...
Run output will be captured here: G:/working_dir/xilinx/ac701_pcie_example/ac701_pcie_example.runs/ac701_pcie_x4_ge2_synth_1/runme.log
export_simulation -of_objects [get_files g:/working_dir/xilinx/ac701_pcie_example/ac701_pcie_example.srcs/sources_1/ip/ac701_pcie_x4_ge2/ac701_pcie_x4_ge2.xci] -directory G:/working_dir/xilinx/ac701_pcie_example/ac701_pcie_example.ip_user_files/sim_scripts -ip_user_files_dir G:/working_dir/xilinx/ac701_pcie_example/ac701_pcie_example.ip_user_files -ipstatic_source_dir G:/working_dir/xilinx/ac701_pcie_example/ac701_pcie_example.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/working_dir/xilinx/ac701_pcie_example/ac701_pcie_example.cache/compile_simlib/modelsim} {questa=G:/working_dir/xilinx/ac701_pcie_example/ac701_pcie_example.cache/compile_simlib/questa} {riviera=G:/working_dir/xilinx/ac701_pcie_example/ac701_pcie_example.cache/compile_simlib/riviera} {activehdl=G:/working_dir/xilinx/ac701_pcie_example/ac701_pcie_example.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
open_example_project -force -dir G:/working_dir/xilinx/ac701_pcie_example/ex [get_ips  ac701_pcie_x4_ge2]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'ac701_pcie_x4_ge2'...
open_example_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 811.934 ; gain = 8.625
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 26 16:19:50 2019...
