0.6
2018.3
Dec  7 2018
00:33:28
D:/shuzisheji/UART/UART.sim/sim_1/behav/xsim/glbl.v,1544155480,verilog,,,,glbl,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,,,,,,
D:/shuzisheji/UART/UART.srcs/sim_1/new/tb_async_receiver.sv,1764068586,systemVerilog,,,,tb_async_receiver,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../UART.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/58e2/hdl;../../../../UART.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/70cf/hdl;../../../../UART.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/ec67/hdl;D:/Vivado/2018.3/data/xilinx_vip/include,,,,,
D:/shuzisheji/UART/UART.srcs/sim_1/new/tb_async_transmitter.sv,1764068420,systemVerilog,,,,tb_async_transmitter,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../UART.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/58e2/hdl;../../../../UART.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/70cf/hdl;../../../../UART.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/ec67/hdl;D:/Vivado/2018.3/data/xilinx_vip/include,,,,,
D:/shuzisheji/UART/UART.srcs/sources_1/new/BaudTickGen.sv,1763906888,systemVerilog,,D:/shuzisheji/UART/UART.srcs/sources_1/new/async_receiver.sv,,BaudTickGen,,,,,,,,
D:/shuzisheji/UART/UART.srcs/sources_1/new/async_receiver.sv,1765801323,systemVerilog,,D:/shuzisheji/UART/UART.srcs/sim_1/new/tb_async_receiver.sv,,async_receiver,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../UART.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/58e2/hdl;../../../../UART.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/70cf/hdl;../../../../UART.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/ec67/hdl;D:/Vivado/2018.3/data/xilinx_vip/include,,,,,
D:/shuzisheji/UART/UART.srcs/sources_1/new/async_transmitter.sv,1765801359,systemVerilog,,D:/shuzisheji/UART/UART.srcs/sim_1/new/tb_async_transmitter.sv,,async_transmitter,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../UART.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/58e2/hdl;../../../../UART.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/70cf/hdl;../../../../UART.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/ec67/hdl;D:/Vivado/2018.3/data/xilinx_vip/include,,,,,
