# CSC3050-Projects
This is the implementation of CSC3050 projects in Spring 2022.  
Based on MIPS and Verilog, it includes an assembler and a five-staged pipeline CPU.
