
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//scriptreplay_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401648 <.init>:
  401648:	stp	x29, x30, [sp, #-16]!
  40164c:	mov	x29, sp
  401650:	bl	401b20 <ferror@plt+0x60>
  401654:	ldp	x29, x30, [sp], #16
  401658:	ret

Disassembly of section .plt:

0000000000401660 <memcpy@plt-0x20>:
  401660:	stp	x16, x30, [sp, #-16]!
  401664:	adrp	x16, 416000 <ferror@plt+0x14540>
  401668:	ldr	x17, [x16, #4088]
  40166c:	add	x16, x16, #0xff8
  401670:	br	x17
  401674:	nop
  401678:	nop
  40167c:	nop

0000000000401680 <memcpy@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x15540>
  401684:	ldr	x17, [x16]
  401688:	add	x16, x16, #0x0
  40168c:	br	x17

0000000000401690 <_exit@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x15540>
  401694:	ldr	x17, [x16, #8]
  401698:	add	x16, x16, #0x8
  40169c:	br	x17

00000000004016a0 <strtoul@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4016a4:	ldr	x17, [x16, #16]
  4016a8:	add	x16, x16, #0x10
  4016ac:	br	x17

00000000004016b0 <strlen@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4016b4:	ldr	x17, [x16, #24]
  4016b8:	add	x16, x16, #0x18
  4016bc:	br	x17

00000000004016c0 <fputs@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4016c4:	ldr	x17, [x16, #32]
  4016c8:	add	x16, x16, #0x20
  4016cc:	br	x17

00000000004016d0 <exit@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4016d4:	ldr	x17, [x16, #40]
  4016d8:	add	x16, x16, #0x28
  4016dc:	br	x17

00000000004016e0 <dup@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4016e4:	ldr	x17, [x16, #48]
  4016e8:	add	x16, x16, #0x30
  4016ec:	br	x17

00000000004016f0 <strtoimax@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4016f4:	ldr	x17, [x16, #56]
  4016f8:	add	x16, x16, #0x38
  4016fc:	br	x17

0000000000401700 <getegid@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x15540>
  401704:	ldr	x17, [x16, #64]
  401708:	add	x16, x16, #0x40
  40170c:	br	x17

0000000000401710 <strtod@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x15540>
  401714:	ldr	x17, [x16, #72]
  401718:	add	x16, x16, #0x48
  40171c:	br	x17

0000000000401720 <geteuid@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x15540>
  401724:	ldr	x17, [x16, #80]
  401728:	add	x16, x16, #0x50
  40172c:	br	x17

0000000000401730 <getuid@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x15540>
  401734:	ldr	x17, [x16, #88]
  401738:	add	x16, x16, #0x58
  40173c:	br	x17

0000000000401740 <__cxa_atexit@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x15540>
  401744:	ldr	x17, [x16, #96]
  401748:	add	x16, x16, #0x60
  40174c:	br	x17

0000000000401750 <fputc@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15540>
  401754:	ldr	x17, [x16, #104]
  401758:	add	x16, x16, #0x68
  40175c:	br	x17

0000000000401760 <snprintf@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15540>
  401764:	ldr	x17, [x16, #112]
  401768:	add	x16, x16, #0x70
  40176c:	br	x17

0000000000401770 <localeconv@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15540>
  401774:	ldr	x17, [x16, #120]
  401778:	add	x16, x16, #0x78
  40177c:	br	x17

0000000000401780 <fileno@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15540>
  401784:	ldr	x17, [x16, #128]
  401788:	add	x16, x16, #0x80
  40178c:	br	x17

0000000000401790 <fclose@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15540>
  401794:	ldr	x17, [x16, #136]
  401798:	add	x16, x16, #0x88
  40179c:	br	x17

00000000004017a0 <getpid@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4017a4:	ldr	x17, [x16, #144]
  4017a8:	add	x16, x16, #0x90
  4017ac:	br	x17

00000000004017b0 <fopen@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4017b4:	ldr	x17, [x16, #152]
  4017b8:	add	x16, x16, #0x98
  4017bc:	br	x17

00000000004017c0 <malloc@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4017c4:	ldr	x17, [x16, #160]
  4017c8:	add	x16, x16, #0xa0
  4017cc:	br	x17

00000000004017d0 <__isoc99_fscanf@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4017d4:	ldr	x17, [x16, #168]
  4017d8:	add	x16, x16, #0xa8
  4017dc:	br	x17

00000000004017e0 <strncmp@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4017e4:	ldr	x17, [x16, #176]
  4017e8:	add	x16, x16, #0xb0
  4017ec:	br	x17

00000000004017f0 <bindtextdomain@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4017f4:	ldr	x17, [x16, #184]
  4017f8:	add	x16, x16, #0xb8
  4017fc:	br	x17

0000000000401800 <__libc_start_main@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15540>
  401804:	ldr	x17, [x16, #192]
  401808:	add	x16, x16, #0xc0
  40180c:	br	x17

0000000000401810 <fgetc@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15540>
  401814:	ldr	x17, [x16, #200]
  401818:	add	x16, x16, #0xc8
  40181c:	br	x17

0000000000401820 <calloc@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15540>
  401824:	ldr	x17, [x16, #208]
  401828:	add	x16, x16, #0xd0
  40182c:	br	x17

0000000000401830 <dprintf@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15540>
  401834:	ldr	x17, [x16, #216]
  401838:	add	x16, x16, #0xd8
  40183c:	br	x17

0000000000401840 <realloc@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15540>
  401844:	ldr	x17, [x16, #224]
  401848:	add	x16, x16, #0xe0
  40184c:	br	x17

0000000000401850 <strdup@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15540>
  401854:	ldr	x17, [x16, #232]
  401858:	add	x16, x16, #0xe8
  40185c:	br	x17

0000000000401860 <close@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15540>
  401864:	ldr	x17, [x16, #240]
  401868:	add	x16, x16, #0xf0
  40186c:	br	x17

0000000000401870 <__gmon_start__@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15540>
  401874:	ldr	x17, [x16, #248]
  401878:	add	x16, x16, #0xf8
  40187c:	br	x17

0000000000401880 <write@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15540>
  401884:	ldr	x17, [x16, #256]
  401888:	add	x16, x16, #0x100
  40188c:	br	x17

0000000000401890 <strtoumax@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15540>
  401894:	ldr	x17, [x16, #264]
  401898:	add	x16, x16, #0x108
  40189c:	br	x17

00000000004018a0 <fseek@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4018a4:	ldr	x17, [x16, #272]
  4018a8:	add	x16, x16, #0x110
  4018ac:	br	x17

00000000004018b0 <abort@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4018b4:	ldr	x17, [x16, #280]
  4018b8:	add	x16, x16, #0x118
  4018bc:	br	x17

00000000004018c0 <feof@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4018c4:	ldr	x17, [x16, #288]
  4018c8:	add	x16, x16, #0x120
  4018cc:	br	x17

00000000004018d0 <textdomain@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4018d4:	ldr	x17, [x16, #296]
  4018d8:	add	x16, x16, #0x128
  4018dc:	br	x17

00000000004018e0 <getopt_long@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4018e4:	ldr	x17, [x16, #304]
  4018e8:	add	x16, x16, #0x130
  4018ec:	br	x17

00000000004018f0 <strcmp@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4018f4:	ldr	x17, [x16, #312]
  4018f8:	add	x16, x16, #0x138
  4018fc:	br	x17

0000000000401900 <warn@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15540>
  401904:	ldr	x17, [x16, #320]
  401908:	add	x16, x16, #0x140
  40190c:	br	x17

0000000000401910 <__ctype_b_loc@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15540>
  401914:	ldr	x17, [x16, #328]
  401918:	add	x16, x16, #0x148
  40191c:	br	x17

0000000000401920 <strtol@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15540>
  401924:	ldr	x17, [x16, #336]
  401928:	add	x16, x16, #0x150
  40192c:	br	x17

0000000000401930 <fread@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15540>
  401934:	ldr	x17, [x16, #344]
  401938:	add	x16, x16, #0x158
  40193c:	br	x17

0000000000401940 <free@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15540>
  401944:	ldr	x17, [x16, #352]
  401948:	add	x16, x16, #0x160
  40194c:	br	x17

0000000000401950 <ungetc@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15540>
  401954:	ldr	x17, [x16, #360]
  401958:	add	x16, x16, #0x168
  40195c:	br	x17

0000000000401960 <getgid@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15540>
  401964:	ldr	x17, [x16, #368]
  401968:	add	x16, x16, #0x170
  40196c:	br	x17

0000000000401970 <nanosleep@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15540>
  401974:	ldr	x17, [x16, #376]
  401978:	add	x16, x16, #0x178
  40197c:	br	x17

0000000000401980 <vasprintf@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15540>
  401984:	ldr	x17, [x16, #384]
  401988:	add	x16, x16, #0x180
  40198c:	br	x17

0000000000401990 <strndup@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15540>
  401994:	ldr	x17, [x16, #392]
  401998:	add	x16, x16, #0x188
  40199c:	br	x17

00000000004019a0 <strspn@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4019a4:	ldr	x17, [x16, #400]
  4019a8:	add	x16, x16, #0x190
  4019ac:	br	x17

00000000004019b0 <strchr@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4019b4:	ldr	x17, [x16, #408]
  4019b8:	add	x16, x16, #0x198
  4019bc:	br	x17

00000000004019c0 <fflush@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4019c4:	ldr	x17, [x16, #416]
  4019c8:	add	x16, x16, #0x1a0
  4019cc:	br	x17

00000000004019d0 <warnx@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4019d4:	ldr	x17, [x16, #424]
  4019d8:	add	x16, x16, #0x1a8
  4019dc:	br	x17

00000000004019e0 <memchr@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4019e4:	ldr	x17, [x16, #432]
  4019e8:	add	x16, x16, #0x1b0
  4019ec:	br	x17

00000000004019f0 <dcgettext@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15540>
  4019f4:	ldr	x17, [x16, #440]
  4019f8:	add	x16, x16, #0x1b8
  4019fc:	br	x17

0000000000401a00 <errx@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a04:	ldr	x17, [x16, #448]
  401a08:	add	x16, x16, #0x1c0
  401a0c:	br	x17

0000000000401a10 <strcspn@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a14:	ldr	x17, [x16, #456]
  401a18:	add	x16, x16, #0x1c8
  401a1c:	br	x17

0000000000401a20 <vfprintf@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a24:	ldr	x17, [x16, #464]
  401a28:	add	x16, x16, #0x1d0
  401a2c:	br	x17

0000000000401a30 <printf@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a34:	ldr	x17, [x16, #472]
  401a38:	add	x16, x16, #0x1d8
  401a3c:	br	x17

0000000000401a40 <__assert_fail@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a44:	ldr	x17, [x16, #480]
  401a48:	add	x16, x16, #0x1e0
  401a4c:	br	x17

0000000000401a50 <__errno_location@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a54:	ldr	x17, [x16, #488]
  401a58:	add	x16, x16, #0x1e8
  401a5c:	br	x17

0000000000401a60 <getenv@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a64:	ldr	x17, [x16, #496]
  401a68:	add	x16, x16, #0x1f0
  401a6c:	br	x17

0000000000401a70 <putchar@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a74:	ldr	x17, [x16, #504]
  401a78:	add	x16, x16, #0x1f8
  401a7c:	br	x17

0000000000401a80 <fprintf@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a84:	ldr	x17, [x16, #512]
  401a88:	add	x16, x16, #0x200
  401a8c:	br	x17

0000000000401a90 <fgets@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15540>
  401a94:	ldr	x17, [x16, #520]
  401a98:	add	x16, x16, #0x208
  401a9c:	br	x17

0000000000401aa0 <err@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15540>
  401aa4:	ldr	x17, [x16, #528]
  401aa8:	add	x16, x16, #0x210
  401aac:	br	x17

0000000000401ab0 <setlocale@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15540>
  401ab4:	ldr	x17, [x16, #536]
  401ab8:	add	x16, x16, #0x218
  401abc:	br	x17

0000000000401ac0 <ferror@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15540>
  401ac4:	ldr	x17, [x16, #544]
  401ac8:	add	x16, x16, #0x220
  401acc:	br	x17

Disassembly of section .text:

0000000000401ad0 <.text>:
  401ad0:	mov	x29, #0x0                   	// #0
  401ad4:	mov	x30, #0x0                   	// #0
  401ad8:	mov	x5, x0
  401adc:	ldr	x1, [sp]
  401ae0:	add	x2, sp, #0x8
  401ae4:	mov	x6, sp
  401ae8:	movz	x0, #0x0, lsl #48
  401aec:	movk	x0, #0x0, lsl #32
  401af0:	movk	x0, #0x40, lsl #16
  401af4:	movk	x0, #0x1bdc
  401af8:	movz	x3, #0x0, lsl #48
  401afc:	movk	x3, #0x0, lsl #32
  401b00:	movk	x3, #0x40, lsl #16
  401b04:	movk	x3, #0x56d0
  401b08:	movz	x4, #0x0, lsl #48
  401b0c:	movk	x4, #0x0, lsl #32
  401b10:	movk	x4, #0x40, lsl #16
  401b14:	movk	x4, #0x5750
  401b18:	bl	401800 <__libc_start_main@plt>
  401b1c:	bl	4018b0 <abort@plt>
  401b20:	adrp	x0, 416000 <ferror@plt+0x14540>
  401b24:	ldr	x0, [x0, #4064]
  401b28:	cbz	x0, 401b30 <ferror@plt+0x70>
  401b2c:	b	401870 <__gmon_start__@plt>
  401b30:	ret
  401b34:	nop
  401b38:	adrp	x0, 417000 <ferror@plt+0x15540>
  401b3c:	add	x0, x0, #0x240
  401b40:	adrp	x1, 417000 <ferror@plt+0x15540>
  401b44:	add	x1, x1, #0x240
  401b48:	cmp	x1, x0
  401b4c:	b.eq	401b64 <ferror@plt+0xa4>  // b.none
  401b50:	adrp	x1, 405000 <ferror@plt+0x3540>
  401b54:	ldr	x1, [x1, #1920]
  401b58:	cbz	x1, 401b64 <ferror@plt+0xa4>
  401b5c:	mov	x16, x1
  401b60:	br	x16
  401b64:	ret
  401b68:	adrp	x0, 417000 <ferror@plt+0x15540>
  401b6c:	add	x0, x0, #0x240
  401b70:	adrp	x1, 417000 <ferror@plt+0x15540>
  401b74:	add	x1, x1, #0x240
  401b78:	sub	x1, x1, x0
  401b7c:	lsr	x2, x1, #63
  401b80:	add	x1, x2, x1, asr #3
  401b84:	cmp	xzr, x1, asr #1
  401b88:	asr	x1, x1, #1
  401b8c:	b.eq	401ba4 <ferror@plt+0xe4>  // b.none
  401b90:	adrp	x2, 405000 <ferror@plt+0x3540>
  401b94:	ldr	x2, [x2, #1928]
  401b98:	cbz	x2, 401ba4 <ferror@plt+0xe4>
  401b9c:	mov	x16, x2
  401ba0:	br	x16
  401ba4:	ret
  401ba8:	stp	x29, x30, [sp, #-32]!
  401bac:	mov	x29, sp
  401bb0:	str	x19, [sp, #16]
  401bb4:	adrp	x19, 417000 <ferror@plt+0x15540>
  401bb8:	ldrb	w0, [x19, #616]
  401bbc:	cbnz	w0, 401bcc <ferror@plt+0x10c>
  401bc0:	bl	401b38 <ferror@plt+0x78>
  401bc4:	mov	w0, #0x1                   	// #1
  401bc8:	strb	w0, [x19, #616]
  401bcc:	ldr	x19, [sp, #16]
  401bd0:	ldp	x29, x30, [sp], #32
  401bd4:	ret
  401bd8:	b	401b68 <ferror@plt+0xa8>
  401bdc:	sub	sp, sp, #0xd0
  401be0:	stp	x24, x23, [sp, #160]
  401be4:	mov	x24, x1
  401be8:	adrp	x1, 405000 <ferror@plt+0x3540>
  401bec:	stp	x29, x30, [sp, #112]
  401bf0:	stp	x26, x25, [sp, #144]
  401bf4:	add	x29, sp, #0x60
  401bf8:	mov	w25, w0
  401bfc:	add	x1, x1, #0xed2
  401c00:	mov	w0, #0x6                   	// #6
  401c04:	str	d8, [sp, #96]
  401c08:	stp	x28, x27, [sp, #128]
  401c0c:	stp	x22, x21, [sp, #176]
  401c10:	stp	x20, x19, [sp, #192]
  401c14:	str	xzr, [x29, #8]
  401c18:	strh	wzr, [sp, #44]
  401c1c:	str	wzr, [sp, #40]
  401c20:	bl	401ab0 <setlocale@plt>
  401c24:	adrp	x1, 405000 <ferror@plt+0x3540>
  401c28:	add	x1, x1, #0xa2d
  401c2c:	mov	w0, #0x1                   	// #1
  401c30:	bl	401ab0 <setlocale@plt>
  401c34:	adrp	x19, 405000 <ferror@plt+0x3540>
  401c38:	add	x19, x19, #0xa2f
  401c3c:	adrp	x1, 405000 <ferror@plt+0x3540>
  401c40:	add	x1, x1, #0xa3a
  401c44:	mov	x0, x19
  401c48:	bl	4017f0 <bindtextdomain@plt>
  401c4c:	mov	x0, x19
  401c50:	bl	4018d0 <textdomain@plt>
  401c54:	adrp	x0, 402000 <ferror@plt+0x540>
  401c58:	add	x0, x0, #0x814
  401c5c:	bl	405758 <ferror@plt+0x3c98>
  401c60:	bl	4029b0 <ferror@plt+0xef0>
  401c64:	adrp	x2, 405000 <ferror@plt+0x3540>
  401c68:	adrp	x3, 405000 <ferror@plt+0x3540>
  401c6c:	add	x2, x2, #0xa4c
  401c70:	add	x3, x3, #0x7a0
  401c74:	mov	w0, w25
  401c78:	mov	x1, x24
  401c7c:	mov	x4, xzr
  401c80:	stp	xzr, xzr, [sp, #48]
  401c84:	bl	4018e0 <getopt_long@plt>
  401c88:	cmn	w0, #0x1
  401c8c:	b.eq	40249c <ferror@plt+0x9dc>  // b.none
  401c90:	adrp	x28, 405000 <ferror@plt+0x3540>
  401c94:	adrp	x27, 405000 <ferror@plt+0x3540>
  401c98:	adrp	x19, 405000 <ferror@plt+0x3540>
  401c9c:	mov	w22, wzr
  401ca0:	mov	x23, xzr
  401ca4:	mov	w21, wzr
  401ca8:	fmov	d8, #1.000000000000000000e+00
  401cac:	adrp	x20, 417000 <ferror@plt+0x15540>
  401cb0:	add	x28, x28, #0xa4c
  401cb4:	add	x27, x27, #0x7a0
  401cb8:	add	x19, x19, #0x964
  401cbc:	stp	xzr, xzr, [sp, #8]
  401cc0:	stp	xzr, xzr, [sp, #24]
  401cc4:	cmp	w0, #0x4f
  401cc8:	mov	w8, w21
  401ccc:	b.ge	401d20 <ferror@plt+0x260>  // b.tcont
  401cd0:	mov	w21, w8
  401cd4:	cmp	w0, #0x63
  401cd8:	b.le	401d44 <ferror@plt+0x284>
  401cdc:	cmp	w0, #0x73
  401ce0:	b.gt	401d68 <ferror@plt+0x2a8>
  401ce4:	cmp	w0, #0x6c
  401ce8:	b.le	401e54 <ferror@plt+0x394>
  401cec:	cmp	w0, #0x6d
  401cf0:	b.ne	401e74 <ferror@plt+0x3b4>  // b.any
  401cf4:	ldr	x26, [x20, #584]
  401cf8:	adrp	x1, 405000 <ferror@plt+0x3540>
  401cfc:	mov	w2, #0x5                   	// #5
  401d00:	mov	x0, xzr
  401d04:	add	x1, x1, #0xa91
  401d08:	bl	4019f0 <dcgettext@plt>
  401d0c:	mov	x2, x0
  401d10:	add	x1, sp, #0x30
  401d14:	mov	x0, x26
  401d18:	bl	404a90 <ferror@plt+0x2fd0>
  401d1c:	b	401ee4 <ferror@plt+0x424>
  401d20:	mov	w10, #0x4f                  	// #79
  401d24:	mov	x9, x19
  401d28:	cmp	w10, w0
  401d2c:	b.eq	401dd8 <ferror@plt+0x318>  // b.none
  401d30:	ldr	w10, [x9], #4
  401d34:	cbz	w10, 401cd0 <ferror@plt+0x210>
  401d38:	cmp	w10, w0
  401d3c:	b.le	401d28 <ferror@plt+0x268>
  401d40:	b	401cd0 <ferror@plt+0x210>
  401d44:	cmp	w0, #0x53
  401d48:	b.gt	401df0 <ferror@plt+0x330>
  401d4c:	cmp	w0, #0x42
  401d50:	b.eq	401e80 <ferror@plt+0x3c0>  // b.none
  401d54:	cmp	w0, #0x49
  401d58:	b.ne	401ea0 <ferror@plt+0x3e0>  // b.any
  401d5c:	ldr	x8, [x20, #584]
  401d60:	str	x8, [sp, #24]
  401d64:	b	401ee4 <ferror@plt+0x424>
  401d68:	cmp	w0, #0x74
  401d6c:	b.eq	401e48 <ferror@plt+0x388>  // b.none
  401d70:	cmp	w0, #0x78
  401d74:	b.ne	401e8c <ferror@plt+0x3cc>  // b.any
  401d78:	ldr	x26, [x20, #584]
  401d7c:	adrp	x0, 405000 <ferror@plt+0x3540>
  401d80:	add	x0, x0, #0x9f7
  401d84:	mov	x1, x26
  401d88:	bl	4018f0 <strcmp@plt>
  401d8c:	cbz	w0, 401eb8 <ferror@plt+0x3f8>
  401d90:	adrp	x0, 405000 <ferror@plt+0x3540>
  401d94:	add	x0, x0, #0x9fe
  401d98:	mov	x1, x26
  401d9c:	bl	4018f0 <strcmp@plt>
  401da0:	cbz	w0, 401ecc <ferror@plt+0x40c>
  401da4:	adrp	x0, 405000 <ferror@plt+0x3540>
  401da8:	add	x0, x0, #0xab8
  401dac:	mov	x1, x26
  401db0:	bl	4018f0 <strcmp@plt>
  401db4:	cbz	w0, 401ed8 <ferror@plt+0x418>
  401db8:	adrp	x0, 405000 <ferror@plt+0x3540>
  401dbc:	add	x0, x0, #0xabf
  401dc0:	mov	x1, x26
  401dc4:	bl	4018f0 <strcmp@plt>
  401dc8:	cbnz	w0, 402254 <ferror@plt+0x794>
  401dcc:	add	x0, sp, #0x28
  401dd0:	mov	w1, #0x48                  	// #72
  401dd4:	b	401ee0 <ferror@plt+0x420>
  401dd8:	mov	w21, w0
  401ddc:	cbz	w8, 401cd4 <ferror@plt+0x214>
  401de0:	cmp	w8, w0
  401de4:	mov	w21, w0
  401de8:	b.eq	401cd4 <ferror@plt+0x214>  // b.none
  401dec:	b	401fd4 <ferror@plt+0x514>
  401df0:	cmp	w0, #0x54
  401df4:	b.eq	401e48 <ferror@plt+0x388>  // b.none
  401df8:	cmp	w0, #0x63
  401dfc:	b.ne	401f24 <ferror@plt+0x464>  // b.any
  401e00:	ldr	x22, [x20, #584]
  401e04:	adrp	x0, 405000 <ferror@plt+0x3540>
  401e08:	add	x0, x0, #0xa63
  401e0c:	mov	x1, x22
  401e10:	bl	4018f0 <strcmp@plt>
  401e14:	cbz	w0, 401eb0 <ferror@plt+0x3f0>
  401e18:	adrp	x0, 405000 <ferror@plt+0x3540>
  401e1c:	add	x0, x0, #0xa68
  401e20:	mov	x1, x22
  401e24:	bl	4018f0 <strcmp@plt>
  401e28:	cbz	w0, 401ec4 <ferror@plt+0x404>
  401e2c:	adrp	x0, 405000 <ferror@plt+0x3540>
  401e30:	add	x0, x0, #0xa6e
  401e34:	mov	x1, x22
  401e38:	bl	4018f0 <strcmp@plt>
  401e3c:	cbnz	w0, 402200 <ferror@plt+0x740>
  401e40:	mov	w22, #0x2                   	// #2
  401e44:	b	401ee4 <ferror@plt+0x424>
  401e48:	ldr	x8, [x20, #584]
  401e4c:	str	x8, [sp, #32]
  401e50:	b	401ee4 <ferror@plt+0x424>
  401e54:	cmp	w0, #0x64
  401e58:	b.ne	401f5c <ferror@plt+0x49c>  // b.any
  401e5c:	ldr	x0, [x20, #584]
  401e60:	bl	4024cc <ferror@plt+0xa0c>
  401e64:	mov	w8, #0x1                   	// #1
  401e68:	mov	v8.16b, v0.16b
  401e6c:	str	w8, [sp, #12]
  401e70:	b	401ee4 <ferror@plt+0x424>
  401e74:	cmp	w0, #0x73
  401e78:	b.eq	401ea8 <ferror@plt+0x3e8>  // b.none
  401e7c:	b	401fa0 <ferror@plt+0x4e0>
  401e80:	ldr	x8, [x20, #584]
  401e84:	str	x8, [sp, #16]
  401e88:	b	401ee4 <ferror@plt+0x424>
  401e8c:	cmp	w0, #0x80
  401e90:	b.ne	401fa0 <ferror@plt+0x4e0>  // b.any
  401e94:	mov	w8, #0x1                   	// #1
  401e98:	str	w8, [sp, #8]
  401e9c:	b	401ee4 <ferror@plt+0x424>
  401ea0:	cmp	w0, #0x4f
  401ea4:	b.ne	401fa0 <ferror@plt+0x4e0>  // b.any
  401ea8:	ldr	x23, [x20, #584]
  401eac:	b	401ee4 <ferror@plt+0x424>
  401eb0:	mov	w22, wzr
  401eb4:	b	401ee4 <ferror@plt+0x424>
  401eb8:	add	x0, sp, #0x28
  401ebc:	mov	w1, #0x49                  	// #73
  401ec0:	b	401ee0 <ferror@plt+0x420>
  401ec4:	mov	w22, #0x1                   	// #1
  401ec8:	b	401ee4 <ferror@plt+0x424>
  401ecc:	add	x0, sp, #0x28
  401ed0:	mov	w1, #0x4f                  	// #79
  401ed4:	b	401ee0 <ferror@plt+0x420>
  401ed8:	add	x0, sp, #0x28
  401edc:	mov	w1, #0x53                  	// #83
  401ee0:	bl	402548 <ferror@plt+0xa88>
  401ee4:	mov	w0, w25
  401ee8:	mov	x1, x24
  401eec:	mov	x2, x28
  401ef0:	mov	x3, x27
  401ef4:	mov	x4, xzr
  401ef8:	bl	4018e0 <getopt_long@plt>
  401efc:	cmn	w0, #0x1
  401f00:	b.ne	401cc4 <ferror@plt+0x204>  // b.any
  401f04:	adrp	x8, 417000 <ferror@plt+0x15540>
  401f08:	ldrsw	x9, [x8, #592]
  401f0c:	ldr	w10, [sp, #8]
  401f10:	sub	w8, w25, w9
  401f14:	add	x9, x24, x9, lsl #3
  401f18:	cbnz	w10, 401f68 <ferror@plt+0x4a8>
  401f1c:	mov	w26, wzr
  401f20:	b	401f74 <ferror@plt+0x4b4>
  401f24:	cmp	w0, #0x56
  401f28:	b.ne	401fa0 <ferror@plt+0x4e0>  // b.any
  401f2c:	adrp	x1, 405000 <ferror@plt+0x3540>
  401f30:	add	x1, x1, #0xae2
  401f34:	mov	w2, #0x5                   	// #5
  401f38:	mov	x0, xzr
  401f3c:	bl	4019f0 <dcgettext@plt>
  401f40:	adrp	x8, 417000 <ferror@plt+0x15540>
  401f44:	ldr	x1, [x8, #608]
  401f48:	adrp	x2, 405000 <ferror@plt+0x3540>
  401f4c:	add	x2, x2, #0xaee
  401f50:	bl	401a30 <printf@plt>
  401f54:	mov	w0, wzr
  401f58:	bl	4016d0 <exit@plt>
  401f5c:	cmp	w0, #0x68
  401f60:	b.ne	401fa0 <ferror@plt+0x4e0>  // b.any
  401f64:	bl	402588 <ferror@plt+0xac8>
  401f68:	mov	w10, #0x48                  	// #72
  401f6c:	mov	w26, #0x1                   	// #1
  401f70:	strh	w10, [sp, #40]
  401f74:	ldp	x20, x19, [sp, #16]
  401f78:	mov	x21, x23
  401f7c:	ldr	w11, [sp, #12]
  401f80:	ldr	x23, [sp, #32]
  401f84:	cbnz	x23, 4020b8 <ferror@plt+0x5f8>
  401f88:	cmp	w8, #0x1
  401f8c:	b.lt	4020b4 <ferror@plt+0x5f4>  // b.tstop
  401f90:	ldr	x23, [x9]
  401f94:	mov	w10, #0x1                   	// #1
  401f98:	cbz	x20, 4020c0 <ferror@plt+0x600>
  401f9c:	b	4020dc <ferror@plt+0x61c>
  401fa0:	adrp	x8, 417000 <ferror@plt+0x15540>
  401fa4:	ldr	x19, [x8, #576]
  401fa8:	adrp	x1, 405000 <ferror@plt+0x3540>
  401fac:	add	x1, x1, #0xb00
  401fb0:	mov	w2, #0x5                   	// #5
  401fb4:	mov	x0, xzr
  401fb8:	bl	4019f0 <dcgettext@plt>
  401fbc:	adrp	x8, 417000 <ferror@plt+0x15540>
  401fc0:	ldr	x2, [x8, #608]
  401fc4:	mov	x1, x0
  401fc8:	mov	x0, x19
  401fcc:	bl	401a80 <fprintf@plt>
  401fd0:	b	4020ac <ferror@plt+0x5ec>
  401fd4:	adrp	x21, 417000 <ferror@plt+0x15540>
  401fd8:	ldr	x19, [x21, #576]
  401fdc:	adrp	x1, 405000 <ferror@plt+0x3540>
  401fe0:	add	x1, x1, #0xbaf
  401fe4:	mov	w2, #0x5                   	// #5
  401fe8:	mov	x0, xzr
  401fec:	bl	4019f0 <dcgettext@plt>
  401ff0:	adrp	x8, 417000 <ferror@plt+0x15540>
  401ff4:	ldr	x2, [x8, #608]
  401ff8:	mov	x1, x0
  401ffc:	mov	x0, x19
  402000:	bl	401a80 <fprintf@plt>
  402004:	adrp	x22, 405000 <ferror@plt+0x3540>
  402008:	adrp	x24, 405000 <ferror@plt+0x3540>
  40200c:	adrp	x19, 405000 <ferror@plt+0x3540>
  402010:	adrp	x25, 405000 <ferror@plt+0x3540>
  402014:	adrp	x20, 405000 <ferror@plt+0x3540>
  402018:	add	x22, x22, #0x960
  40201c:	mov	w23, #0x1                   	// #1
  402020:	add	x24, x24, #0x9e0
  402024:	add	x19, x19, #0xbd1
  402028:	add	x25, x25, #0x7c0
  40202c:	add	x20, x20, #0xbd7
  402030:	ldr	w2, [x22]
  402034:	cbz	w2, 4020a0 <ferror@plt+0x5e0>
  402038:	cmp	w2, #0x63
  40203c:	mov	x8, x24
  402040:	b.eq	402060 <ferror@plt+0x5a0>  // b.none
  402044:	mov	x9, x25
  402048:	ldr	x8, [x9]
  40204c:	cbz	x8, 402084 <ferror@plt+0x5c4>
  402050:	ldr	w10, [x9, #24]
  402054:	add	x9, x9, #0x20
  402058:	cmp	w10, w2
  40205c:	b.ne	402048 <ferror@plt+0x588>  // b.any
  402060:	ldr	x0, [x21, #576]
  402064:	mov	x1, x19
  402068:	mov	x2, x8
  40206c:	bl	401a80 <fprintf@plt>
  402070:	add	x23, x23, #0x1
  402074:	cmp	x23, #0x10
  402078:	add	x22, x22, #0x4
  40207c:	b.ne	402030 <ferror@plt+0x570>  // b.any
  402080:	b	4020a0 <ferror@plt+0x5e0>
  402084:	sub	w8, w2, #0x21
  402088:	cmp	w8, #0x5d
  40208c:	b.hi	402070 <ferror@plt+0x5b0>  // b.pmore
  402090:	ldr	x0, [x21, #576]
  402094:	mov	x1, x20
  402098:	bl	401a80 <fprintf@plt>
  40209c:	b	402070 <ferror@plt+0x5b0>
  4020a0:	ldr	x1, [x21, #576]
  4020a4:	mov	w0, #0xa                   	// #10
  4020a8:	bl	401750 <fputc@plt>
  4020ac:	mov	w0, #0x1                   	// #1
  4020b0:	bl	4016d0 <exit@plt>
  4020b4:	mov	x23, xzr
  4020b8:	mov	w10, wzr
  4020bc:	cbnz	x20, 4020dc <ferror@plt+0x61c>
  4020c0:	cbnz	x19, 4020dc <ferror@plt+0x61c>
  4020c4:	cbnz	x21, 4020dc <ferror@plt+0x61c>
  4020c8:	tbnz	w26, #0, 4020dc <ferror@plt+0x61c>
  4020cc:	cmp	w10, w8
  4020d0:	b.ge	4020f0 <ferror@plt+0x630>  // b.tcont
  4020d4:	ldr	x21, [x9, w10, uxtw #3]
  4020d8:	add	w10, w10, #0x1
  4020dc:	cbz	w11, 4020fc <ferror@plt+0x63c>
  4020e0:	cbnz	x23, 402120 <ferror@plt+0x660>
  4020e4:	adrp	x1, 405000 <ferror@plt+0x3540>
  4020e8:	add	x1, x1, #0xb27
  4020ec:	b	4021c4 <ferror@plt+0x704>
  4020f0:	adrp	x21, 405000 <ferror@plt+0x3540>
  4020f4:	add	x21, x21, #0xa09
  4020f8:	cbnz	w11, 4020e0 <ferror@plt+0x620>
  4020fc:	cmp	w10, w8
  402100:	b.ge	402118 <ferror@plt+0x658>  // b.tcont
  402104:	ldr	x0, [x9, w10, uxtw #3]
  402108:	bl	4024cc <ferror@plt+0xa0c>
  40210c:	mov	v8.16b, v0.16b
  402110:	cbnz	x23, 402120 <ferror@plt+0x660>
  402114:	b	4020e4 <ferror@plt+0x624>
  402118:	fmov	d8, #1.000000000000000000e+00
  40211c:	cbz	x23, 4020e4 <ferror@plt+0x624>
  402120:	orr	x8, x19, x21
  402124:	orr	x8, x20, x8
  402128:	cmp	x8, #0x0
  40212c:	cset	w8, ne  // ne = any
  402130:	orr	w8, w26, w8
  402134:	tbz	w8, #0, 4021bc <ferror@plt+0x6fc>
  402138:	bl	402a98 <ferror@plt+0xfd8>
  40213c:	mov	x1, x23
  402140:	mov	x24, x0
  402144:	bl	402bb0 <ferror@plt+0x10f0>
  402148:	cbnz	w0, 4021dc <ferror@plt+0x71c>
  40214c:	cbz	x21, 402168 <ferror@plt+0x6a8>
  402150:	adrp	x1, 405000 <ferror@plt+0x3540>
  402154:	add	x1, x1, #0xb6f
  402158:	mov	x0, x24
  40215c:	mov	x2, x21
  402160:	bl	402f90 <ferror@plt+0x14d0>
  402164:	cbnz	w0, 40220c <ferror@plt+0x74c>
  402168:	cbz	x19, 402184 <ferror@plt+0x6c4>
  40216c:	adrp	x1, 405000 <ferror@plt+0x3540>
  402170:	add	x1, x1, #0xb6c
  402174:	mov	x0, x24
  402178:	mov	x2, x19
  40217c:	bl	402f90 <ferror@plt+0x14d0>
  402180:	cbnz	w0, 402230 <ferror@plt+0x770>
  402184:	cbz	x20, 4021a0 <ferror@plt+0x6e0>
  402188:	adrp	x1, 405000 <ferror@plt+0x3540>
  40218c:	add	x1, x1, #0xb6e
  402190:	mov	x0, x24
  402194:	mov	x2, x20
  402198:	bl	402f90 <ferror@plt+0x14d0>
  40219c:	cbnz	w0, 402278 <ferror@plt+0x7b8>
  4021a0:	ldrb	w8, [sp, #40]
  4021a4:	cbnz	w8, 4022ac <ferror@plt+0x7ec>
  4021a8:	orr	x8, x20, x21
  4021ac:	cbz	x8, 40229c <ferror@plt+0x7dc>
  4021b0:	add	x0, sp, #0x28
  4021b4:	mov	w1, #0x4f                  	// #79
  4021b8:	b	4022a8 <ferror@plt+0x7e8>
  4021bc:	adrp	x1, 405000 <ferror@plt+0x3540>
  4021c0:	add	x1, x1, #0xb41
  4021c4:	mov	w2, #0x5                   	// #5
  4021c8:	mov	x0, xzr
  4021cc:	bl	4019f0 <dcgettext@plt>
  4021d0:	mov	x1, x0
  4021d4:	mov	w0, #0x1                   	// #1
  4021d8:	bl	401a00 <errx@plt>
  4021dc:	adrp	x1, 405000 <ferror@plt+0x3540>
  4021e0:	add	x1, x1, #0xb5d
  4021e4:	mov	w2, #0x5                   	// #5
  4021e8:	mov	x0, xzr
  4021ec:	bl	4019f0 <dcgettext@plt>
  4021f0:	mov	x1, x0
  4021f4:	mov	w0, #0x1                   	// #1
  4021f8:	mov	x2, x23
  4021fc:	bl	401aa0 <err@plt>
  402200:	adrp	x1, 405000 <ferror@plt+0x3540>
  402204:	add	x1, x1, #0xa75
  402208:	b	40225c <ferror@plt+0x79c>
  40220c:	adrp	x1, 405000 <ferror@plt+0x3540>
  402210:	add	x1, x1, #0xb5d
  402214:	mov	w2, #0x5                   	// #5
  402218:	mov	x0, xzr
  40221c:	bl	4019f0 <dcgettext@plt>
  402220:	mov	x1, x0
  402224:	mov	w0, #0x1                   	// #1
  402228:	mov	x2, x21
  40222c:	bl	401aa0 <err@plt>
  402230:	adrp	x1, 405000 <ferror@plt+0x3540>
  402234:	add	x1, x1, #0xb5d
  402238:	mov	w2, #0x5                   	// #5
  40223c:	mov	x0, xzr
  402240:	bl	4019f0 <dcgettext@plt>
  402244:	mov	x1, x0
  402248:	mov	w0, #0x1                   	// #1
  40224c:	mov	x2, x19
  402250:	bl	401aa0 <err@plt>
  402254:	adrp	x1, 405000 <ferror@plt+0x3540>
  402258:	add	x1, x1, #0xac4
  40225c:	mov	w2, #0x5                   	// #5
  402260:	mov	x0, xzr
  402264:	bl	4019f0 <dcgettext@plt>
  402268:	ldr	x2, [x20, #584]
  40226c:	mov	x1, x0
  402270:	mov	w0, #0x1                   	// #1
  402274:	bl	401a00 <errx@plt>
  402278:	adrp	x1, 405000 <ferror@plt+0x3540>
  40227c:	add	x1, x1, #0xb5d
  402280:	mov	w2, #0x5                   	// #5
  402284:	mov	x0, xzr
  402288:	bl	4019f0 <dcgettext@plt>
  40228c:	mov	x1, x0
  402290:	mov	w0, #0x1                   	// #1
  402294:	mov	x2, x20
  402298:	bl	401aa0 <err@plt>
  40229c:	cbz	x19, 4022ac <ferror@plt+0x7ec>
  4022a0:	add	x0, sp, #0x28
  4022a4:	mov	w1, #0x49                  	// #73
  4022a8:	bl	402548 <ferror@plt+0xa88>
  4022ac:	ldrb	w8, [sp, #41]
  4022b0:	ldrb	w9, [sp, #40]
  4022b4:	mov	w10, #0x4f                  	// #79
  4022b8:	mov	x0, x24
  4022bc:	cmp	w8, #0x0
  4022c0:	csel	w8, w9, w10, eq  // eq = none
  4022c4:	cmp	w9, #0x0
  4022c8:	csel	w1, w10, w8, eq  // eq = none
  4022cc:	bl	402b0c <ferror@plt+0x104c>
  4022d0:	mov	x0, x24
  4022d4:	mov	w1, w22
  4022d8:	bl	402b48 <ferror@plt+0x1088>
  4022dc:	fmov	d0, #1.000000000000000000e+00
  4022e0:	fcmp	d8, d0
  4022e4:	b.eq	4022f4 <ferror@plt+0x834>  // b.none
  4022e8:	mov	x0, x24
  4022ec:	mov	v0.16b, v8.16b
  4022f0:	bl	402ba4 <ferror@plt+0x10e4>
  4022f4:	ldp	x8, x9, [sp, #48]
  4022f8:	orr	x8, x9, x8
  4022fc:	cbz	x8, 40230c <ferror@plt+0x84c>
  402300:	add	x1, sp, #0x30
  402304:	mov	x0, x24
  402308:	bl	402b94 <ferror@plt+0x10d4>
  40230c:	adrp	x1, 405000 <ferror@plt+0x3540>
  402310:	add	x1, x1, #0x790
  402314:	mov	x0, x24
  402318:	bl	402b84 <ferror@plt+0x10c4>
  40231c:	adrp	x19, 405000 <ferror@plt+0x3540>
  402320:	adrp	x20, 405000 <ferror@plt+0x3540>
  402324:	adrp	x21, 405000 <ferror@plt+0x3540>
  402328:	mov	w25, #0x3e8                 	// #1000
  40232c:	adrp	x27, 417000 <ferror@plt+0x15540>
  402330:	adrp	x28, 417000 <ferror@plt+0x15540>
  402334:	add	x19, x19, #0xf89
  402338:	add	x20, x20, #0xf97
  40233c:	add	x21, x21, #0xfa4
  402340:	add	x1, sp, #0x28
  402344:	add	x2, x29, #0x8
  402348:	mov	x0, x24
  40234c:	bl	4031fc <ferror@plt+0x173c>
  402350:	cbnz	w0, 402404 <ferror@plt+0x944>
  402354:	tbnz	w26, #0, 4023f0 <ferror@plt+0x930>
  402358:	ldr	x0, [x29, #8]
  40235c:	bl	40313c <ferror@plt+0x167c>
  402360:	cbz	x0, 4023f0 <ferror@plt+0x930>
  402364:	ldp	x8, x9, [x0]
  402368:	mov	x22, x0
  40236c:	orr	x10, x8, x9
  402370:	cbz	x10, 4023f0 <ferror@plt+0x930>
  402374:	ldrb	w10, [x27, #620]
  402378:	mul	x9, x9, x25
  40237c:	stp	x8, x9, [x29, #-16]
  402380:	tbz	w10, #2, 4023ac <ferror@plt+0x8ec>
  402384:	ldr	x23, [x28, #576]
  402388:	bl	4017a0 <getpid@plt>
  40238c:	mov	w2, w0
  402390:	mov	x0, x23
  402394:	mov	x1, x19
  402398:	mov	x3, x20
  40239c:	mov	x4, x21
  4023a0:	bl	401a80 <fprintf@plt>
  4023a4:	ldp	x1, x2, [x22]
  4023a8:	bl	402920 <ferror@plt+0xe60>
  4023ac:	sub	x0, x29, #0x10
  4023b0:	sub	x1, x29, #0x20
  4023b4:	bl	401970 <nanosleep@plt>
  4023b8:	cmn	w0, #0x1
  4023bc:	b.ne	4023f0 <ferror@plt+0x930>  // b.any
  4023c0:	bl	401a50 <__errno_location@plt>
  4023c4:	mov	x22, x0
  4023c8:	ldr	w8, [x22]
  4023cc:	cmp	w8, #0x4
  4023d0:	b.ne	4023f0 <ferror@plt+0x930>  // b.any
  4023d4:	ldur	q0, [x29, #-32]
  4023d8:	sub	x0, x29, #0x10
  4023dc:	sub	x1, x29, #0x20
  4023e0:	stur	q0, [x29, #-16]
  4023e4:	bl	401970 <nanosleep@plt>
  4023e8:	cmn	w0, #0x1
  4023ec:	b.eq	4023c8 <ferror@plt+0x908>  // b.none
  4023f0:	ldr	x1, [x29, #8]
  4023f4:	mov	w2, #0x1                   	// #1
  4023f8:	mov	x0, x24
  4023fc:	bl	403a90 <ferror@plt+0x1fd0>
  402400:	cbz	w0, 402340 <ferror@plt+0x880>
  402404:	tbz	w0, #31, 402444 <ferror@plt+0x984>
  402408:	ldr	x8, [x29, #8]
  40240c:	cbz	x8, 402444 <ferror@plt+0x984>
  402410:	adrp	x1, 405000 <ferror@plt+0x3540>
  402414:	add	x1, x1, #0xb71
  402418:	mov	w2, #0x5                   	// #5
  40241c:	mov	x0, xzr
  402420:	bl	4019f0 <dcgettext@plt>
  402424:	ldr	x8, [x29, #8]
  402428:	mov	x19, x0
  40242c:	mov	x0, x8
  402430:	bl	403170 <ferror@plt+0x16b0>
  402434:	mov	x2, x0
  402438:	mov	w0, #0x1                   	// #1
  40243c:	mov	x1, x19
  402440:	bl	401aa0 <err@plt>
  402444:	tbz	w0, #31, 402488 <ferror@plt+0x9c8>
  402448:	adrp	x1, 405000 <ferror@plt+0x3540>
  40244c:	add	x1, x1, #0xb84
  402450:	mov	w2, #0x5                   	// #5
  402454:	mov	x0, xzr
  402458:	bl	4019f0 <dcgettext@plt>
  40245c:	mov	x19, x0
  402460:	mov	x0, x24
  402464:	bl	402f20 <ferror@plt+0x1460>
  402468:	mov	x20, x0
  40246c:	mov	x0, x24
  402470:	bl	402f58 <ferror@plt+0x1498>
  402474:	mov	w3, w0
  402478:	mov	w0, #0x1                   	// #1
  40247c:	mov	x1, x19
  402480:	mov	x2, x20
  402484:	bl	401aa0 <err@plt>
  402488:	mov	w0, #0xa                   	// #10
  40248c:	bl	401a70 <putchar@plt>
  402490:	mov	x0, x24
  402494:	bl	402acc <ferror@plt+0x100c>
  402498:	b	401f54 <ferror@plt+0x494>
  40249c:	adrp	x8, 417000 <ferror@plt+0x15540>
  4024a0:	ldrsw	x9, [x8, #592]
  4024a4:	mov	x21, xzr
  4024a8:	mov	x19, xzr
  4024ac:	mov	x20, xzr
  4024b0:	mov	w11, wzr
  4024b4:	mov	w22, wzr
  4024b8:	mov	w26, wzr
  4024bc:	sub	w8, w25, w9
  4024c0:	add	x9, x24, x9, lsl #3
  4024c4:	fmov	d8, #1.000000000000000000e+00
  4024c8:	b	401f88 <ferror@plt+0x4c8>
  4024cc:	stp	x29, x30, [sp, #-32]!
  4024d0:	adrp	x1, 405000 <ferror@plt+0x3540>
  4024d4:	str	x19, [sp, #16]
  4024d8:	mov	x19, x0
  4024dc:	add	x1, x1, #0xbdc
  4024e0:	mov	w2, #0x5                   	// #5
  4024e4:	mov	x0, xzr
  4024e8:	mov	x29, sp
  4024ec:	bl	4019f0 <dcgettext@plt>
  4024f0:	mov	x1, x0
  4024f4:	mov	x0, x19
  4024f8:	bl	404810 <ferror@plt+0x2d50>
  4024fc:	fcmp	d0, d0
  402500:	b.vs	402510 <ferror@plt+0xa50>
  402504:	ldr	x19, [sp, #16]
  402508:	ldp	x29, x30, [sp], #32
  40250c:	ret
  402510:	bl	401a50 <__errno_location@plt>
  402514:	mov	w8, #0x16                  	// #22
  402518:	adrp	x1, 405000 <ferror@plt+0x3540>
  40251c:	str	w8, [x0]
  402520:	add	x1, x1, #0xbdc
  402524:	mov	w2, #0x5                   	// #5
  402528:	mov	x0, xzr
  40252c:	bl	4019f0 <dcgettext@plt>
  402530:	adrp	x1, 405000 <ferror@plt+0x3540>
  402534:	mov	x2, x0
  402538:	add	x1, x1, #0xbf3
  40253c:	mov	w0, #0x1                   	// #1
  402540:	mov	x3, x19
  402544:	bl	401aa0 <err@plt>
  402548:	stp	x29, x30, [sp, #-32]!
  40254c:	stp	x20, x19, [sp, #16]
  402550:	mov	x29, sp
  402554:	mov	w19, w1
  402558:	mov	x20, x0
  40255c:	bl	4019b0 <strchr@plt>
  402560:	cbnz	x0, 40257c <ferror@plt+0xabc>
  402564:	mov	x0, x20
  402568:	bl	4016b0 <strlen@plt>
  40256c:	add	x8, x0, #0x1
  402570:	cmp	x8, #0x5
  402574:	b.hi	40257c <ferror@plt+0xabc>  // b.pmore
  402578:	strb	w19, [x20, x0]
  40257c:	ldp	x20, x19, [sp, #16]
  402580:	ldp	x29, x30, [sp], #32
  402584:	ret
  402588:	stp	x29, x30, [sp, #-32]!
  40258c:	adrp	x8, 417000 <ferror@plt+0x15540>
  402590:	stp	x20, x19, [sp, #16]
  402594:	ldr	x19, [x8, #600]
  402598:	adrp	x1, 405000 <ferror@plt+0x3540>
  40259c:	add	x1, x1, #0xbfa
  4025a0:	mov	w2, #0x5                   	// #5
  4025a4:	mov	x0, xzr
  4025a8:	mov	x29, sp
  4025ac:	bl	4019f0 <dcgettext@plt>
  4025b0:	mov	x1, x19
  4025b4:	bl	4016c0 <fputs@plt>
  4025b8:	adrp	x1, 405000 <ferror@plt+0x3540>
  4025bc:	add	x1, x1, #0xc03
  4025c0:	mov	w2, #0x5                   	// #5
  4025c4:	mov	x0, xzr
  4025c8:	bl	4019f0 <dcgettext@plt>
  4025cc:	adrp	x20, 417000 <ferror@plt+0x15540>
  4025d0:	ldr	x2, [x20, #608]
  4025d4:	mov	x1, x0
  4025d8:	mov	x0, x19
  4025dc:	bl	401a80 <fprintf@plt>
  4025e0:	adrp	x1, 405000 <ferror@plt+0x3540>
  4025e4:	add	x1, x1, #0xc12
  4025e8:	mov	w2, #0x5                   	// #5
  4025ec:	mov	x0, xzr
  4025f0:	bl	4019f0 <dcgettext@plt>
  4025f4:	ldr	x2, [x20, #608]
  4025f8:	mov	x1, x0
  4025fc:	mov	x0, x19
  402600:	bl	401a80 <fprintf@plt>
  402604:	adrp	x20, 405000 <ferror@plt+0x3540>
  402608:	add	x20, x20, #0xed1
  40260c:	mov	x0, x20
  402610:	mov	x1, x19
  402614:	bl	4016c0 <fputs@plt>
  402618:	adrp	x1, 405000 <ferror@plt+0x3540>
  40261c:	add	x1, x1, #0xc3e
  402620:	mov	w2, #0x5                   	// #5
  402624:	mov	x0, xzr
  402628:	bl	4019f0 <dcgettext@plt>
  40262c:	mov	x1, x19
  402630:	bl	4016c0 <fputs@plt>
  402634:	adrp	x1, 405000 <ferror@plt+0x3540>
  402638:	add	x1, x1, #0xc79
  40263c:	mov	w2, #0x5                   	// #5
  402640:	mov	x0, xzr
  402644:	bl	4019f0 <dcgettext@plt>
  402648:	mov	x1, x19
  40264c:	bl	4016c0 <fputs@plt>
  402650:	adrp	x1, 405000 <ferror@plt+0x3540>
  402654:	add	x1, x1, #0xc84
  402658:	mov	w2, #0x5                   	// #5
  40265c:	mov	x0, xzr
  402660:	bl	4019f0 <dcgettext@plt>
  402664:	mov	x1, x19
  402668:	bl	4016c0 <fputs@plt>
  40266c:	adrp	x1, 405000 <ferror@plt+0x3540>
  402670:	add	x1, x1, #0xcb5
  402674:	mov	w2, #0x5                   	// #5
  402678:	mov	x0, xzr
  40267c:	bl	4019f0 <dcgettext@plt>
  402680:	mov	x1, x19
  402684:	bl	4016c0 <fputs@plt>
  402688:	adrp	x1, 405000 <ferror@plt+0x3540>
  40268c:	add	x1, x1, #0xcdc
  402690:	mov	w2, #0x5                   	// #5
  402694:	mov	x0, xzr
  402698:	bl	4019f0 <dcgettext@plt>
  40269c:	mov	x1, x19
  4026a0:	bl	4016c0 <fputs@plt>
  4026a4:	adrp	x1, 405000 <ferror@plt+0x3540>
  4026a8:	add	x1, x1, #0xd0c
  4026ac:	mov	w2, #0x5                   	// #5
  4026b0:	mov	x0, xzr
  4026b4:	bl	4019f0 <dcgettext@plt>
  4026b8:	mov	x1, x19
  4026bc:	bl	4016c0 <fputs@plt>
  4026c0:	adrp	x1, 405000 <ferror@plt+0x3540>
  4026c4:	add	x1, x1, #0xd47
  4026c8:	mov	w2, #0x5                   	// #5
  4026cc:	mov	x0, xzr
  4026d0:	bl	4019f0 <dcgettext@plt>
  4026d4:	mov	x1, x19
  4026d8:	bl	4016c0 <fputs@plt>
  4026dc:	mov	x0, x20
  4026e0:	mov	x1, x19
  4026e4:	bl	4016c0 <fputs@plt>
  4026e8:	adrp	x1, 405000 <ferror@plt+0x3540>
  4026ec:	add	x1, x1, #0xd82
  4026f0:	mov	w2, #0x5                   	// #5
  4026f4:	mov	x0, xzr
  4026f8:	bl	4019f0 <dcgettext@plt>
  4026fc:	mov	x1, x19
  402700:	bl	4016c0 <fputs@plt>
  402704:	mov	x0, x20
  402708:	mov	x1, x19
  40270c:	bl	4016c0 <fputs@plt>
  402710:	adrp	x1, 405000 <ferror@plt+0x3540>
  402714:	add	x1, x1, #0xdb3
  402718:	mov	w2, #0x5                   	// #5
  40271c:	mov	x0, xzr
  402720:	bl	4019f0 <dcgettext@plt>
  402724:	mov	x1, x19
  402728:	bl	4016c0 <fputs@plt>
  40272c:	adrp	x1, 405000 <ferror@plt+0x3540>
  402730:	add	x1, x1, #0xdfe
  402734:	mov	w2, #0x5                   	// #5
  402738:	mov	x0, xzr
  40273c:	bl	4019f0 <dcgettext@plt>
  402740:	mov	x1, x19
  402744:	bl	4016c0 <fputs@plt>
  402748:	adrp	x1, 405000 <ferror@plt+0x3540>
  40274c:	add	x1, x1, #0xe4a
  402750:	mov	w2, #0x5                   	// #5
  402754:	mov	x0, xzr
  402758:	bl	4019f0 <dcgettext@plt>
  40275c:	mov	x1, x19
  402760:	bl	4016c0 <fputs@plt>
  402764:	adrp	x1, 405000 <ferror@plt+0x3540>
  402768:	add	x1, x1, #0xe93
  40276c:	mov	w2, #0x5                   	// #5
  402770:	mov	x0, xzr
  402774:	bl	4019f0 <dcgettext@plt>
  402778:	mov	x1, x19
  40277c:	bl	4016c0 <fputs@plt>
  402780:	adrp	x1, 405000 <ferror@plt+0x3540>
  402784:	add	x1, x1, #0xed3
  402788:	mov	w2, #0x5                   	// #5
  40278c:	mov	x0, xzr
  402790:	bl	4019f0 <dcgettext@plt>
  402794:	mov	x1, x19
  402798:	bl	4016c0 <fputs@plt>
  40279c:	adrp	x1, 405000 <ferror@plt+0x3540>
  4027a0:	add	x1, x1, #0xf2d
  4027a4:	mov	w2, #0x5                   	// #5
  4027a8:	mov	x0, xzr
  4027ac:	bl	4019f0 <dcgettext@plt>
  4027b0:	adrp	x1, 405000 <ferror@plt+0x3540>
  4027b4:	mov	x19, x0
  4027b8:	add	x1, x1, #0xf4e
  4027bc:	mov	w2, #0x5                   	// #5
  4027c0:	mov	x0, xzr
  4027c4:	bl	4019f0 <dcgettext@plt>
  4027c8:	mov	x4, x0
  4027cc:	adrp	x0, 405000 <ferror@plt+0x3540>
  4027d0:	adrp	x1, 405000 <ferror@plt+0x3540>
  4027d4:	adrp	x3, 405000 <ferror@plt+0x3540>
  4027d8:	add	x0, x0, #0xf10
  4027dc:	add	x1, x1, #0xf21
  4027e0:	add	x3, x3, #0xf3f
  4027e4:	mov	x2, x19
  4027e8:	bl	401a30 <printf@plt>
  4027ec:	adrp	x1, 405000 <ferror@plt+0x3540>
  4027f0:	add	x1, x1, #0xf5e
  4027f4:	mov	w2, #0x5                   	// #5
  4027f8:	mov	x0, xzr
  4027fc:	bl	4019f0 <dcgettext@plt>
  402800:	adrp	x1, 405000 <ferror@plt+0x3540>
  402804:	add	x1, x1, #0xf79
  402808:	bl	401a30 <printf@plt>
  40280c:	mov	w0, wzr
  402810:	bl	4016d0 <exit@plt>
  402814:	stp	x29, x30, [sp, #-32]!
  402818:	adrp	x8, 417000 <ferror@plt+0x15540>
  40281c:	stp	x20, x19, [sp, #16]
  402820:	ldr	x20, [x8, #600]
  402824:	mov	x29, sp
  402828:	bl	401a50 <__errno_location@plt>
  40282c:	mov	x19, x0
  402830:	str	wzr, [x0]
  402834:	mov	x0, x20
  402838:	bl	401ac0 <ferror@plt>
  40283c:	cbnz	w0, 4028dc <ferror@plt+0xe1c>
  402840:	mov	x0, x20
  402844:	bl	4019c0 <fflush@plt>
  402848:	cbz	w0, 40289c <ferror@plt+0xddc>
  40284c:	ldr	w20, [x19]
  402850:	cmp	w20, #0x9
  402854:	b.eq	402860 <ferror@plt+0xda0>  // b.none
  402858:	cmp	w20, #0x20
  40285c:	b.ne	4028f4 <ferror@plt+0xe34>  // b.any
  402860:	adrp	x8, 417000 <ferror@plt+0x15540>
  402864:	ldr	x20, [x8, #576]
  402868:	str	wzr, [x19]
  40286c:	mov	x0, x20
  402870:	bl	401ac0 <ferror@plt>
  402874:	cbnz	w0, 402918 <ferror@plt+0xe58>
  402878:	mov	x0, x20
  40287c:	bl	4019c0 <fflush@plt>
  402880:	cbz	w0, 4028bc <ferror@plt+0xdfc>
  402884:	ldr	w8, [x19]
  402888:	cmp	w8, #0x9
  40288c:	b.ne	402918 <ferror@plt+0xe58>  // b.any
  402890:	ldp	x20, x19, [sp, #16]
  402894:	ldp	x29, x30, [sp], #32
  402898:	ret
  40289c:	mov	x0, x20
  4028a0:	bl	401780 <fileno@plt>
  4028a4:	tbnz	w0, #31, 40284c <ferror@plt+0xd8c>
  4028a8:	bl	4016e0 <dup@plt>
  4028ac:	tbnz	w0, #31, 40284c <ferror@plt+0xd8c>
  4028b0:	bl	401860 <close@plt>
  4028b4:	cbnz	w0, 40284c <ferror@plt+0xd8c>
  4028b8:	b	402860 <ferror@plt+0xda0>
  4028bc:	mov	x0, x20
  4028c0:	bl	401780 <fileno@plt>
  4028c4:	tbnz	w0, #31, 402884 <ferror@plt+0xdc4>
  4028c8:	bl	4016e0 <dup@plt>
  4028cc:	tbnz	w0, #31, 402884 <ferror@plt+0xdc4>
  4028d0:	bl	401860 <close@plt>
  4028d4:	cbnz	w0, 402884 <ferror@plt+0xdc4>
  4028d8:	b	402890 <ferror@plt+0xdd0>
  4028dc:	adrp	x1, 405000 <ferror@plt+0x3540>
  4028e0:	add	x1, x1, #0xba3
  4028e4:	mov	w2, #0x5                   	// #5
  4028e8:	mov	x0, xzr
  4028ec:	bl	4019f0 <dcgettext@plt>
  4028f0:	b	40290c <ferror@plt+0xe4c>
  4028f4:	adrp	x1, 405000 <ferror@plt+0x3540>
  4028f8:	add	x1, x1, #0xba3
  4028fc:	mov	w2, #0x5                   	// #5
  402900:	mov	x0, xzr
  402904:	bl	4019f0 <dcgettext@plt>
  402908:	cbnz	w20, 402914 <ferror@plt+0xe54>
  40290c:	bl	4019d0 <warnx@plt>
  402910:	b	402918 <ferror@plt+0xe58>
  402914:	bl	401900 <warn@plt>
  402918:	mov	w0, #0x1                   	// #1
  40291c:	bl	401690 <_exit@plt>
  402920:	sub	sp, sp, #0x120
  402924:	stp	x29, x30, [sp, #256]
  402928:	add	x29, sp, #0x100
  40292c:	mov	x8, #0xffffffffffffffc8    	// #-56
  402930:	mov	x9, sp
  402934:	sub	x10, x29, #0x78
  402938:	movk	x8, #0xff80, lsl #32
  40293c:	add	x11, x29, #0x20
  402940:	add	x9, x9, #0x80
  402944:	add	x10, x10, #0x38
  402948:	stp	x28, x19, [sp, #272]
  40294c:	adrp	x19, 417000 <ferror@plt+0x15540>
  402950:	stp	x9, x8, [x29, #-16]
  402954:	stp	x11, x10, [x29, #-32]
  402958:	stp	x1, x2, [x29, #-120]
  40295c:	stp	x3, x4, [x29, #-104]
  402960:	stp	x5, x6, [x29, #-88]
  402964:	stur	x7, [x29, #-72]
  402968:	stp	q0, q1, [sp]
  40296c:	ldr	x0, [x19, #576]
  402970:	ldp	q0, q1, [x29, #-32]
  402974:	adrp	x1, 405000 <ferror@plt+0x3540>
  402978:	add	x1, x1, #0xfab
  40297c:	sub	x2, x29, #0x40
  402980:	stp	q2, q3, [sp, #32]
  402984:	stp	q4, q5, [sp, #64]
  402988:	stp	q6, q7, [sp, #96]
  40298c:	stp	q0, q1, [x29, #-64]
  402990:	bl	401a20 <vfprintf@plt>
  402994:	ldr	x1, [x19, #576]
  402998:	mov	w0, #0xa                   	// #10
  40299c:	bl	401750 <fputc@plt>
  4029a0:	ldp	x28, x19, [sp, #272]
  4029a4:	ldp	x29, x30, [sp, #256]
  4029a8:	add	sp, sp, #0x120
  4029ac:	ret
  4029b0:	sub	sp, sp, #0x30
  4029b4:	adrp	x0, 405000 <ferror@plt+0x3540>
  4029b8:	add	x0, x0, #0xfc8
  4029bc:	stp	x29, x30, [sp, #16]
  4029c0:	stp	x20, x19, [sp, #32]
  4029c4:	add	x29, sp, #0x10
  4029c8:	bl	401a60 <getenv@plt>
  4029cc:	adrp	x20, 417000 <ferror@plt+0x15540>
  4029d0:	ldr	w19, [x20, #620]
  4029d4:	tbnz	w19, #1, 402a14 <ferror@plt+0xf54>
  4029d8:	cbz	x0, 402a78 <ferror@plt+0xfb8>
  4029dc:	add	x1, sp, #0x8
  4029e0:	mov	w2, wzr
  4029e4:	bl	4016a0 <strtoul@plt>
  4029e8:	ldr	x8, [sp, #8]
  4029ec:	mov	x19, x0
  4029f0:	cbz	x8, 402a10 <ferror@plt+0xf50>
  4029f4:	adrp	x1, 406000 <ferror@plt+0x4540>
  4029f8:	add	x1, x1, #0x585
  4029fc:	mov	x0, x8
  402a00:	bl	4018f0 <strcmp@plt>
  402a04:	cmp	w0, #0x0
  402a08:	mov	w8, #0xffff                	// #65535
  402a0c:	csel	w19, w8, w19, eq  // eq = none
  402a10:	str	w19, [x20, #620]
  402a14:	cbz	w19, 402a7c <ferror@plt+0xfbc>
  402a18:	bl	401730 <getuid@plt>
  402a1c:	mov	w19, w0
  402a20:	bl	401720 <geteuid@plt>
  402a24:	cmp	w19, w0
  402a28:	b.ne	402a40 <ferror@plt+0xf80>  // b.any
  402a2c:	bl	401960 <getgid@plt>
  402a30:	mov	w19, w0
  402a34:	bl	401700 <getegid@plt>
  402a38:	cmp	w19, w0
  402a3c:	b.eq	402a7c <ferror@plt+0xfbc>  // b.none
  402a40:	ldr	w8, [x20, #620]
  402a44:	adrp	x9, 417000 <ferror@plt+0x15540>
  402a48:	ldr	x19, [x9, #576]
  402a4c:	orr	w8, w8, #0x1000000
  402a50:	str	w8, [x20, #620]
  402a54:	bl	4017a0 <getpid@plt>
  402a58:	adrp	x1, 405000 <ferror@plt+0x3540>
  402a5c:	adrp	x3, 405000 <ferror@plt+0x3540>
  402a60:	mov	w2, w0
  402a64:	add	x1, x1, #0xfdb
  402a68:	add	x3, x3, #0xf97
  402a6c:	mov	x0, x19
  402a70:	bl	401a80 <fprintf@plt>
  402a74:	b	402a7c <ferror@plt+0xfbc>
  402a78:	str	wzr, [x20, #620]
  402a7c:	ldr	w8, [x20, #620]
  402a80:	ldp	x29, x30, [sp, #16]
  402a84:	orr	w8, w8, #0x2
  402a88:	str	w8, [x20, #620]
  402a8c:	ldp	x20, x19, [sp, #32]
  402a90:	add	sp, sp, #0x30
  402a94:	ret
  402a98:	stp	x29, x30, [sp, #-16]!
  402a9c:	mov	w0, #0x1                   	// #1
  402aa0:	mov	w1, #0x90                  	// #144
  402aa4:	mov	x29, sp
  402aa8:	bl	401820 <calloc@plt>
  402aac:	cbz	x0, 402ab8 <ferror@plt+0xff8>
  402ab0:	ldp	x29, x30, [sp], #16
  402ab4:	ret
  402ab8:	adrp	x1, 406000 <ferror@plt+0x4540>
  402abc:	add	x1, x1, #0x589
  402ac0:	mov	w0, #0x1                   	// #1
  402ac4:	mov	w2, #0x90                  	// #144
  402ac8:	bl	401aa0 <err@plt>
  402acc:	cbz	x0, 402b08 <ferror@plt+0x1048>
  402ad0:	stp	x29, x30, [sp, #-32]!
  402ad4:	str	x19, [sp, #16]
  402ad8:	mov	x19, x0
  402adc:	ldr	x0, [x0]
  402ae0:	mov	x29, sp
  402ae4:	bl	401940 <free@plt>
  402ae8:	ldr	x0, [x19, #32]
  402aec:	bl	401940 <free@plt>
  402af0:	ldr	x0, [x19, #40]
  402af4:	bl	401940 <free@plt>
  402af8:	mov	x0, x19
  402afc:	ldr	x19, [sp, #16]
  402b00:	ldp	x29, x30, [sp], #32
  402b04:	b	401940 <free@plt>
  402b08:	ret
  402b0c:	stp	x29, x30, [sp, #-16]!
  402b10:	mov	x29, sp
  402b14:	cbz	x0, 402b28 <ferror@plt+0x1068>
  402b18:	strb	w1, [x0, #136]
  402b1c:	mov	w0, wzr
  402b20:	ldp	x29, x30, [sp], #16
  402b24:	ret
  402b28:	adrp	x0, 406000 <ferror@plt+0x4540>
  402b2c:	adrp	x1, 406000 <ferror@plt+0x4540>
  402b30:	adrp	x3, 406000 <ferror@plt+0x4540>
  402b34:	add	x0, x0, #0x14
  402b38:	add	x1, x1, #0x18
  402b3c:	add	x3, x3, #0x36
  402b40:	mov	w2, #0x7b                  	// #123
  402b44:	bl	401a40 <__assert_fail@plt>
  402b48:	stp	x29, x30, [sp, #-16]!
  402b4c:	mov	x29, sp
  402b50:	cbz	x0, 402b64 <ferror@plt+0x10a4>
  402b54:	str	w1, [x0, #140]
  402b58:	mov	w0, wzr
  402b5c:	ldp	x29, x30, [sp], #16
  402b60:	ret
  402b64:	adrp	x0, 406000 <ferror@plt+0x4540>
  402b68:	adrp	x1, 406000 <ferror@plt+0x4540>
  402b6c:	adrp	x3, 406000 <ferror@plt+0x4540>
  402b70:	add	x0, x0, #0x14
  402b74:	add	x1, x1, #0x18
  402b78:	add	x3, x3, #0x6f
  402b7c:	mov	w2, #0x83                  	// #131
  402b80:	bl	401a40 <__assert_fail@plt>
  402b84:	ldr	q0, [x1]
  402b88:	str	q0, [x0, #112]
  402b8c:	mov	w0, wzr
  402b90:	ret
  402b94:	ldr	q0, [x1]
  402b98:	str	q0, [x0, #96]
  402b9c:	mov	w0, wzr
  402ba0:	ret
  402ba4:	str	d0, [x0, #128]
  402ba8:	mov	w0, wzr
  402bac:	ret
  402bb0:	stp	x29, x30, [sp, #-64]!
  402bb4:	str	x23, [sp, #16]
  402bb8:	stp	x22, x21, [sp, #32]
  402bbc:	stp	x20, x19, [sp, #48]
  402bc0:	mov	x29, sp
  402bc4:	cbz	x0, 402d60 <ferror@plt+0x12a0>
  402bc8:	mov	x19, x1
  402bcc:	cbz	x1, 402d80 <ferror@plt+0x12c0>
  402bd0:	adrp	x1, 405000 <ferror@plt+0x3540>
  402bd4:	mov	x20, x0
  402bd8:	str	x19, [x0, #80]
  402bdc:	str	wzr, [x0, #92]
  402be0:	add	x1, x1, #0xbf1
  402be4:	mov	x0, x19
  402be8:	bl	4017b0 <fopen@plt>
  402bec:	adrp	x23, 417000 <ferror@plt+0x15540>
  402bf0:	str	x0, [x20, #72]
  402bf4:	cbz	x0, 402c30 <ferror@plt+0x1170>
  402bf8:	bl	401810 <fgetc@plt>
  402bfc:	cmn	w0, #0x1
  402c00:	b.eq	402c38 <ferror@plt+0x1178>  // b.none
  402c04:	mov	w21, w0
  402c08:	bl	401910 <__ctype_b_loc@plt>
  402c0c:	ldr	x8, [x0]
  402c10:	ldr	x1, [x20, #72]
  402c14:	mov	w9, #0x1                   	// #1
  402c18:	mov	w0, w21
  402c1c:	ldrh	w8, [x8, w21, sxtw #1]
  402c20:	bic	w8, w9, w8, lsr #11
  402c24:	str	w8, [x20, #88]
  402c28:	bl	401950 <ungetc@plt>
  402c2c:	b	402c6c <ferror@plt+0x11ac>
  402c30:	mov	x22, xzr
  402c34:	b	402c48 <ferror@plt+0x1188>
  402c38:	ldr	x22, [x20, #72]
  402c3c:	mov	x0, x22
  402c40:	bl	401ac0 <ferror@plt>
  402c44:	cbz	w0, 402c6c <ferror@plt+0x11ac>
  402c48:	bl	401a50 <__errno_location@plt>
  402c4c:	ldr	w8, [x0]
  402c50:	cbz	w8, 402c6c <ferror@plt+0x11ac>
  402c54:	neg	w21, w8
  402c58:	cbz	x22, 402cac <ferror@plt+0x11ec>
  402c5c:	mov	x0, x22
  402c60:	bl	401790 <fclose@plt>
  402c64:	str	xzr, [x20, #72]
  402c68:	b	402cac <ferror@plt+0x11ec>
  402c6c:	ldr	w8, [x20, #88]
  402c70:	cmp	w8, #0x1
  402c74:	b.ne	402ca8 <ferror@plt+0x11e8>  // b.any
  402c78:	ldr	x3, [x20, #72]
  402c7c:	adrp	x1, 406000 <ferror@plt+0x4540>
  402c80:	add	x1, x1, #0xea
  402c84:	mov	x0, x20
  402c88:	mov	x2, x19
  402c8c:	bl	402da0 <ferror@plt+0x12e0>
  402c90:	cbz	x0, 402ccc <ferror@plt+0x120c>
  402c94:	ldrb	w8, [x0, #24]
  402c98:	orr	w8, w8, #0x1
  402c9c:	strb	w8, [x0, #24]
  402ca0:	ldrb	w8, [x23, #620]
  402ca4:	tbnz	w8, #3, 402d1c <ferror@plt+0x125c>
  402ca8:	mov	w21, wzr
  402cac:	ldrb	w8, [x23, #620]
  402cb0:	tbnz	w8, #2, 402cd4 <ferror@plt+0x1214>
  402cb4:	mov	w0, w21
  402cb8:	ldp	x20, x19, [sp, #48]
  402cbc:	ldp	x22, x21, [sp, #32]
  402cc0:	ldr	x23, [sp, #16]
  402cc4:	ldp	x29, x30, [sp], #64
  402cc8:	ret
  402ccc:	mov	w21, #0xfffffff4            	// #-12
  402cd0:	b	402cac <ferror@plt+0x11ec>
  402cd4:	adrp	x8, 417000 <ferror@plt+0x15540>
  402cd8:	ldr	x20, [x8, #576]
  402cdc:	bl	4017a0 <getpid@plt>
  402ce0:	adrp	x1, 405000 <ferror@plt+0x3540>
  402ce4:	adrp	x3, 405000 <ferror@plt+0x3540>
  402ce8:	adrp	x4, 405000 <ferror@plt+0x3540>
  402cec:	mov	w2, w0
  402cf0:	add	x1, x1, #0xf89
  402cf4:	add	x3, x3, #0xf97
  402cf8:	add	x4, x4, #0xfa4
  402cfc:	mov	x0, x20
  402d00:	bl	401a80 <fprintf@plt>
  402d04:	adrp	x0, 406000 <ferror@plt+0x4540>
  402d08:	add	x0, x0, #0x116
  402d0c:	mov	x1, x19
  402d10:	mov	w2, w21
  402d14:	bl	402e90 <ferror@plt+0x13d0>
  402d18:	b	402cb4 <ferror@plt+0x11f4>
  402d1c:	adrp	x8, 417000 <ferror@plt+0x15540>
  402d20:	ldr	x20, [x8, #576]
  402d24:	bl	4017a0 <getpid@plt>
  402d28:	adrp	x1, 405000 <ferror@plt+0x3540>
  402d2c:	adrp	x3, 405000 <ferror@plt+0x3540>
  402d30:	adrp	x4, 406000 <ferror@plt+0x4540>
  402d34:	mov	w2, w0
  402d38:	add	x1, x1, #0xf89
  402d3c:	add	x3, x3, #0xf97
  402d40:	add	x4, x4, #0xed
  402d44:	mov	x0, x20
  402d48:	bl	401a80 <fprintf@plt>
  402d4c:	adrp	x0, 406000 <ferror@plt+0x4540>
  402d50:	add	x0, x0, #0xf1
  402d54:	mov	x1, x19
  402d58:	bl	402e90 <ferror@plt+0x13d0>
  402d5c:	b	402ca8 <ferror@plt+0x11e8>
  402d60:	adrp	x0, 406000 <ferror@plt+0x4540>
  402d64:	adrp	x1, 406000 <ferror@plt+0x4540>
  402d68:	adrp	x3, 406000 <ferror@plt+0x4540>
  402d6c:	add	x0, x0, #0x14
  402d70:	add	x1, x1, #0x18
  402d74:	add	x3, x3, #0xa1
  402d78:	mov	w2, #0xb8                  	// #184
  402d7c:	bl	401a40 <__assert_fail@plt>
  402d80:	adrp	x0, 406000 <ferror@plt+0x4540>
  402d84:	adrp	x1, 406000 <ferror@plt+0x4540>
  402d88:	adrp	x3, 406000 <ferror@plt+0x4540>
  402d8c:	add	x0, x0, #0xe1
  402d90:	add	x1, x1, #0x18
  402d94:	add	x3, x3, #0xa1
  402d98:	mov	w2, #0xb9                  	// #185
  402d9c:	bl	401a40 <__assert_fail@plt>
  402da0:	stp	x29, x30, [sp, #-64]!
  402da4:	str	x23, [sp, #16]
  402da8:	stp	x22, x21, [sp, #32]
  402dac:	stp	x20, x19, [sp, #48]
  402db0:	mov	x29, sp
  402db4:	cbz	x0, 402e1c <ferror@plt+0x135c>
  402db8:	mov	x20, x1
  402dbc:	cbz	x1, 402e3c <ferror@plt+0x137c>
  402dc0:	mov	x21, x2
  402dc4:	cbz	x2, 402e5c <ferror@plt+0x139c>
  402dc8:	mov	x22, x0
  402dcc:	ldp	x0, x8, [x0]
  402dd0:	mov	x19, x3
  402dd4:	lsl	x8, x8, #5
  402dd8:	add	x23, x8, #0x20
  402ddc:	mov	x1, x23
  402de0:	bl	401840 <realloc@plt>
  402de4:	cbnz	x0, 402dec <ferror@plt+0x132c>
  402de8:	cbnz	x23, 402e7c <ferror@plt+0x13bc>
  402dec:	ldr	x8, [x22, #8]
  402df0:	str	x0, [x22]
  402df4:	ldr	x23, [sp, #16]
  402df8:	add	x0, x0, x8, lsl #5
  402dfc:	add	x8, x8, #0x1
  402e00:	str	x8, [x22, #8]
  402e04:	stp	x20, x21, [x0]
  402e08:	stp	x19, xzr, [x0, #16]
  402e0c:	ldp	x20, x19, [sp, #48]
  402e10:	ldp	x22, x21, [sp, #32]
  402e14:	ldp	x29, x30, [sp], #64
  402e18:	ret
  402e1c:	adrp	x0, 406000 <ferror@plt+0x4540>
  402e20:	adrp	x1, 406000 <ferror@plt+0x4540>
  402e24:	adrp	x3, 406000 <ferror@plt+0x4540>
  402e28:	add	x0, x0, #0x14
  402e2c:	add	x1, x1, #0x18
  402e30:	add	x3, x3, #0x5a3
  402e34:	mov	w2, #0xa4                  	// #164
  402e38:	bl	401a40 <__assert_fail@plt>
  402e3c:	adrp	x0, 406000 <ferror@plt+0x4540>
  402e40:	adrp	x1, 406000 <ferror@plt+0x4540>
  402e44:	adrp	x3, 406000 <ferror@plt+0x4540>
  402e48:	add	x0, x0, #0x1f4
  402e4c:	add	x1, x1, #0x18
  402e50:	add	x3, x3, #0x5a3
  402e54:	mov	w2, #0xa5                  	// #165
  402e58:	bl	401a40 <__assert_fail@plt>
  402e5c:	adrp	x0, 406000 <ferror@plt+0x4540>
  402e60:	adrp	x1, 406000 <ferror@plt+0x4540>
  402e64:	adrp	x3, 406000 <ferror@plt+0x4540>
  402e68:	add	x0, x0, #0xe1
  402e6c:	add	x1, x1, #0x18
  402e70:	add	x3, x3, #0x5a3
  402e74:	mov	w2, #0xa6                  	// #166
  402e78:	bl	401a40 <__assert_fail@plt>
  402e7c:	adrp	x1, 406000 <ferror@plt+0x4540>
  402e80:	add	x1, x1, #0x589
  402e84:	mov	w0, #0x1                   	// #1
  402e88:	mov	x2, x23
  402e8c:	bl	401aa0 <err@plt>
  402e90:	sub	sp, sp, #0x120
  402e94:	stp	x29, x30, [sp, #256]
  402e98:	add	x29, sp, #0x100
  402e9c:	mov	x9, #0xffffffffffffffc8    	// #-56
  402ea0:	mov	x10, sp
  402ea4:	sub	x11, x29, #0x78
  402ea8:	movk	x9, #0xff80, lsl #32
  402eac:	add	x12, x29, #0x20
  402eb0:	add	x10, x10, #0x80
  402eb4:	add	x11, x11, #0x38
  402eb8:	stp	x28, x19, [sp, #272]
  402ebc:	adrp	x19, 417000 <ferror@plt+0x15540>
  402ec0:	stp	x10, x9, [x29, #-16]
  402ec4:	stp	x12, x11, [x29, #-32]
  402ec8:	mov	x8, x0
  402ecc:	stp	x1, x2, [x29, #-120]
  402ed0:	stp	x3, x4, [x29, #-104]
  402ed4:	stp	x5, x6, [x29, #-88]
  402ed8:	stur	x7, [x29, #-72]
  402edc:	stp	q0, q1, [sp]
  402ee0:	ldr	x0, [x19, #576]
  402ee4:	ldp	q0, q1, [x29, #-32]
  402ee8:	sub	x2, x29, #0x40
  402eec:	mov	x1, x8
  402ef0:	stp	q2, q3, [sp, #32]
  402ef4:	stp	q4, q5, [sp, #64]
  402ef8:	stp	q6, q7, [sp, #96]
  402efc:	stp	q0, q1, [x29, #-64]
  402f00:	bl	401a20 <vfprintf@plt>
  402f04:	ldr	x1, [x19, #576]
  402f08:	mov	w0, #0xa                   	// #10
  402f0c:	bl	401750 <fputc@plt>
  402f10:	ldp	x28, x19, [sp, #272]
  402f14:	ldp	x29, x30, [sp, #256]
  402f18:	add	sp, sp, #0x120
  402f1c:	ret
  402f20:	stp	x29, x30, [sp, #-16]!
  402f24:	mov	x29, sp
  402f28:	cbz	x0, 402f38 <ferror@plt+0x1478>
  402f2c:	ldr	x0, [x0, #80]
  402f30:	ldp	x29, x30, [sp], #16
  402f34:	ret
  402f38:	adrp	x0, 406000 <ferror@plt+0x4540>
  402f3c:	adrp	x1, 406000 <ferror@plt+0x4540>
  402f40:	adrp	x3, 406000 <ferror@plt+0x4540>
  402f44:	add	x0, x0, #0x136
  402f48:	add	x1, x1, #0x18
  402f4c:	add	x3, x3, #0x13c
  402f50:	mov	w2, #0xe5                  	// #229
  402f54:	bl	401a40 <__assert_fail@plt>
  402f58:	stp	x29, x30, [sp, #-16]!
  402f5c:	mov	x29, sp
  402f60:	cbz	x0, 402f70 <ferror@plt+0x14b0>
  402f64:	ldr	w0, [x0, #92]
  402f68:	ldp	x29, x30, [sp], #16
  402f6c:	ret
  402f70:	adrp	x0, 406000 <ferror@plt+0x4540>
  402f74:	adrp	x1, 406000 <ferror@plt+0x4540>
  402f78:	adrp	x3, 406000 <ferror@plt+0x4540>
  402f7c:	add	x0, x0, #0x136
  402f80:	add	x1, x1, #0x18
  402f84:	add	x3, x3, #0x176
  402f88:	mov	w2, #0xeb                  	// #235
  402f8c:	bl	401a40 <__assert_fail@plt>
  402f90:	stp	x29, x30, [sp, #-64]!
  402f94:	stp	x24, x23, [sp, #16]
  402f98:	stp	x22, x21, [sp, #32]
  402f9c:	stp	x20, x19, [sp, #48]
  402fa0:	mov	x29, sp
  402fa4:	cbz	x0, 4030dc <ferror@plt+0x161c>
  402fa8:	mov	x19, x1
  402fac:	cbz	x1, 4030fc <ferror@plt+0x163c>
  402fb0:	mov	x20, x2
  402fb4:	cbz	x2, 40311c <ferror@plt+0x165c>
  402fb8:	adrp	x1, 405000 <ferror@plt+0x3540>
  402fbc:	mov	x21, x0
  402fc0:	add	x1, x1, #0xbf1
  402fc4:	mov	x0, x20
  402fc8:	bl	4017b0 <fopen@plt>
  402fcc:	mov	x22, x0
  402fd0:	adrp	x24, 417000 <ferror@plt+0x15540>
  402fd4:	cbz	x0, 402ffc <ferror@plt+0x153c>
  402fd8:	mov	x0, x22
  402fdc:	bl	401810 <fgetc@plt>
  402fe0:	cmp	w0, #0xa
  402fe4:	b.eq	402ff0 <ferror@plt+0x1530>  // b.none
  402fe8:	cmn	w0, #0x1
  402fec:	b.ne	402fd8 <ferror@plt+0x1518>  // b.any
  402ff0:	mov	x0, x22
  402ff4:	bl	401ac0 <ferror@plt>
  402ff8:	cbz	w0, 403010 <ferror@plt+0x1550>
  402ffc:	bl	401a50 <__errno_location@plt>
  403000:	ldr	w8, [x0]
  403004:	cbz	w8, 403018 <ferror@plt+0x1558>
  403008:	neg	w21, w8
  40300c:	b	403030 <ferror@plt+0x1570>
  403010:	ldrb	w8, [x24, #620]
  403014:	tbnz	w8, #3, 40309c <ferror@plt+0x15dc>
  403018:	mov	x0, x21
  40301c:	mov	x1, x19
  403020:	mov	x2, x20
  403024:	mov	x3, x22
  403028:	bl	402da0 <ferror@plt+0x12e0>
  40302c:	mov	w21, wzr
  403030:	ldrb	w8, [x24, #620]
  403034:	tbnz	w8, #3, 403050 <ferror@plt+0x1590>
  403038:	mov	w0, w21
  40303c:	ldp	x20, x19, [sp, #48]
  403040:	ldp	x22, x21, [sp, #32]
  403044:	ldp	x24, x23, [sp, #16]
  403048:	ldp	x29, x30, [sp], #64
  40304c:	ret
  403050:	adrp	x8, 417000 <ferror@plt+0x15540>
  403054:	ldr	x22, [x8, #576]
  403058:	bl	4017a0 <getpid@plt>
  40305c:	adrp	x1, 405000 <ferror@plt+0x3540>
  403060:	adrp	x3, 405000 <ferror@plt+0x3540>
  403064:	adrp	x4, 406000 <ferror@plt+0x4540>
  403068:	mov	w2, w0
  40306c:	add	x1, x1, #0xf89
  403070:	add	x3, x3, #0xf97
  403074:	add	x4, x4, #0xed
  403078:	mov	x0, x22
  40307c:	bl	401a80 <fprintf@plt>
  403080:	adrp	x0, 406000 <ferror@plt+0x4540>
  403084:	add	x0, x0, #0x1fc
  403088:	mov	x1, x20
  40308c:	mov	x2, x19
  403090:	mov	w3, w21
  403094:	bl	402e90 <ferror@plt+0x13d0>
  403098:	b	403038 <ferror@plt+0x1578>
  40309c:	adrp	x8, 417000 <ferror@plt+0x15540>
  4030a0:	ldr	x23, [x8, #576]
  4030a4:	bl	4017a0 <getpid@plt>
  4030a8:	adrp	x1, 405000 <ferror@plt+0x3540>
  4030ac:	adrp	x3, 405000 <ferror@plt+0x3540>
  4030b0:	adrp	x4, 406000 <ferror@plt+0x4540>
  4030b4:	mov	w2, w0
  4030b8:	add	x1, x1, #0xf89
  4030bc:	add	x3, x3, #0xf97
  4030c0:	add	x4, x4, #0xed
  4030c4:	mov	x0, x23
  4030c8:	bl	401a80 <fprintf@plt>
  4030cc:	adrp	x0, 406000 <ferror@plt+0x4540>
  4030d0:	add	x0, x0, #0x600
  4030d4:	bl	402e90 <ferror@plt+0x13d0>
  4030d8:	b	403018 <ferror@plt+0x1558>
  4030dc:	adrp	x0, 406000 <ferror@plt+0x4540>
  4030e0:	adrp	x1, 406000 <ferror@plt+0x4540>
  4030e4:	adrp	x3, 406000 <ferror@plt+0x4540>
  4030e8:	add	x0, x0, #0x14
  4030ec:	add	x1, x1, #0x18
  4030f0:	add	x3, x3, #0x1a8
  4030f4:	mov	w2, #0xf5                  	// #245
  4030f8:	bl	401a40 <__assert_fail@plt>
  4030fc:	adrp	x0, 406000 <ferror@plt+0x4540>
  403100:	adrp	x1, 406000 <ferror@plt+0x4540>
  403104:	adrp	x3, 406000 <ferror@plt+0x4540>
  403108:	add	x0, x0, #0x1f4
  40310c:	add	x1, x1, #0x18
  403110:	add	x3, x3, #0x1a8
  403114:	mov	w2, #0xf6                  	// #246
  403118:	bl	401a40 <__assert_fail@plt>
  40311c:	adrp	x0, 406000 <ferror@plt+0x4540>
  403120:	adrp	x1, 406000 <ferror@plt+0x4540>
  403124:	adrp	x3, 406000 <ferror@plt+0x4540>
  403128:	add	x0, x0, #0xe1
  40312c:	add	x1, x1, #0x18
  403130:	add	x3, x3, #0x1a8
  403134:	mov	w2, #0xf7                  	// #247
  403138:	bl	401a40 <__assert_fail@plt>
  40313c:	cbz	x0, 403148 <ferror@plt+0x1688>
  403140:	add	x0, x0, #0x20
  403144:	ret
  403148:	stp	x29, x30, [sp, #-16]!
  40314c:	adrp	x0, 406000 <ferror@plt+0x4540>
  403150:	adrp	x1, 406000 <ferror@plt+0x4540>
  403154:	adrp	x3, 406000 <ferror@plt+0x4540>
  403158:	add	x0, x0, #0x341
  40315c:	add	x1, x1, #0x18
  403160:	add	x3, x3, #0x22a
  403164:	mov	w2, #0x119                 	// #281
  403168:	mov	x29, sp
  40316c:	bl	401a40 <__assert_fail@plt>
  403170:	stp	x29, x30, [sp, #-16]!
  403174:	mov	x29, sp
  403178:	cbz	x0, 40318c <ferror@plt+0x16cc>
  40317c:	ldr	x8, [x0, #48]
  403180:	ldr	x0, [x8, #8]
  403184:	ldp	x29, x30, [sp], #16
  403188:	ret
  40318c:	adrp	x0, 406000 <ferror@plt+0x4540>
  403190:	adrp	x1, 406000 <ferror@plt+0x4540>
  403194:	adrp	x3, 406000 <ferror@plt+0x4540>
  403198:	add	x0, x0, #0x341
  40319c:	add	x1, x1, #0x18
  4031a0:	add	x3, x3, #0x266
  4031a4:	mov	w2, #0x120                 	// #288
  4031a8:	bl	401a40 <__assert_fail@plt>
  4031ac:	stp	x29, x30, [sp, #-16]!
  4031b0:	mov	x29, sp
  4031b4:	cbz	x0, 4031dc <ferror@plt+0x171c>
  4031b8:	ldr	x8, [x0, #8]
  4031bc:	cbz	x8, 4031c8 <ferror@plt+0x1708>
  4031c0:	mov	w0, wzr
  4031c4:	b	4031d4 <ferror@plt+0x1714>
  4031c8:	ldrb	w8, [x0]
  4031cc:	cmp	w8, #0x0
  4031d0:	cset	w0, eq  // eq = none
  4031d4:	ldp	x29, x30, [sp], #16
  4031d8:	ret
  4031dc:	adrp	x0, 406000 <ferror@plt+0x4540>
  4031e0:	adrp	x1, 406000 <ferror@plt+0x4540>
  4031e4:	adrp	x3, 406000 <ferror@plt+0x4540>
  4031e8:	add	x0, x0, #0x341
  4031ec:	add	x1, x1, #0x18
  4031f0:	add	x3, x3, #0x2a1
  4031f4:	mov	w2, #0x126                 	// #294
  4031f8:	bl	401a40 <__assert_fail@plt>
  4031fc:	sub	sp, sp, #0x70
  403200:	stp	x29, x30, [sp, #16]
  403204:	stp	x28, x27, [sp, #32]
  403208:	stp	x26, x25, [sp, #48]
  40320c:	stp	x24, x23, [sp, #64]
  403210:	stp	x22, x21, [sp, #80]
  403214:	stp	x20, x19, [sp, #96]
  403218:	add	x29, sp, #0x10
  40321c:	cbz	x0, 4037b8 <ferror@plt+0x1cf8>
  403220:	ldr	x8, [x0, #72]
  403224:	mov	x19, x0
  403228:	cbz	x8, 4037d8 <ferror@plt+0x1d18>
  40322c:	mov	x20, x2
  403230:	cbz	x2, 4037f8 <ferror@plt+0x1d38>
  403234:	str	xzr, [x20]
  403238:	ldr	x0, [x19, #72]
  40323c:	mov	x21, x1
  403240:	bl	4018c0 <feof@plt>
  403244:	adrp	x27, 417000 <ferror@plt+0x15540>
  403248:	cbz	w0, 403360 <ferror@plt+0x18a0>
  40324c:	mov	x20, xzr
  403250:	mov	x21, xzr
  403254:	mov	w28, #0x1                   	// #1
  403258:	orr	x8, x21, x20
  40325c:	cbz	x8, 403290 <ferror@plt+0x17d0>
  403260:	ldp	x8, x9, [x19, #48]
  403264:	mov	x10, #0xffffffffffffbdc0    	// #-16960
  403268:	mov	w11, #0x423f                	// #16959
  40326c:	movk	x10, #0xfff0, lsl #16
  403270:	movk	w11, #0xf, lsl #16
  403274:	add	x9, x9, x20
  403278:	add	x8, x8, x21
  40327c:	add	x10, x9, x10
  403280:	cmp	x9, x11
  403284:	csel	x9, x10, x9, gt
  403288:	cinc	x8, x8, gt
  40328c:	stp	x8, x9, [x19, #48]
  403290:	ldrb	w8, [x27, #620]
  403294:	tbnz	w8, #2, 403640 <ferror@plt+0x1b80>
  403298:	ldr	d0, [x19, #128]
  40329c:	fcmp	d0, #0.0
  4032a0:	b.eq	4032c4 <ferror@plt+0x1804>  // b.none
  4032a4:	ldrb	w8, [x27, #620]
  4032a8:	tbnz	w8, #2, 4036ac <ferror@plt+0x1bec>
  4032ac:	ldr	q1, [x19, #48]
  4032b0:	dup	v0.2d, v0.d[0]
  4032b4:	scvtf	v1.2d, v1.2d
  4032b8:	fdiv	v0.2d, v1.2d, v0.2d
  4032bc:	fcvtzs	v0.2d, v0.2d
  4032c0:	str	q0, [x19, #48]
  4032c4:	ldr	x8, [x19, #96]
  4032c8:	cbnz	x8, 4032d4 <ferror@plt+0x1814>
  4032cc:	ldr	x9, [x19, #104]
  4032d0:	cbz	x9, 403300 <ferror@plt+0x1840>
  4032d4:	ldr	x9, [x19, #48]
  4032d8:	cmp	x9, x8
  4032dc:	b.ne	4032ec <ferror@plt+0x182c>  // b.any
  4032e0:	ldr	x9, [x19, #56]
  4032e4:	ldr	x10, [x19, #104]
  4032e8:	cmp	x9, x10
  4032ec:	b.le	403300 <ferror@plt+0x1840>
  4032f0:	ldrb	w9, [x27, #620]
  4032f4:	tbnz	w9, #2, 4036f0 <ferror@plt+0x1c30>
  4032f8:	ldr	x9, [x19, #104]
  4032fc:	stp	x8, x9, [x19, #48]
  403300:	ldr	x8, [x19, #112]
  403304:	cbnz	x8, 403310 <ferror@plt+0x1850>
  403308:	ldr	x9, [x19, #120]
  40330c:	cbz	x9, 40333c <ferror@plt+0x187c>
  403310:	mov	x20, x19
  403314:	ldr	x9, [x20, #48]!
  403318:	cmp	x9, x8
  40331c:	b.ne	40332c <ferror@plt+0x186c>  // b.any
  403320:	ldr	x8, [x19, #56]
  403324:	ldr	x9, [x19, #120]
  403328:	cmp	x8, x9
  40332c:	b.ge	40333c <ferror@plt+0x187c>  // b.tcont
  403330:	ldrb	w8, [x27, #620]
  403334:	tbnz	w8, #2, 403734 <ferror@plt+0x1c74>
  403338:	stp	xzr, xzr, [x20]
  40333c:	mov	w0, w28
  403340:	ldp	x20, x19, [sp, #96]
  403344:	ldp	x22, x21, [sp, #80]
  403348:	ldp	x24, x23, [sp, #64]
  40334c:	ldp	x26, x25, [sp, #48]
  403350:	ldp	x28, x27, [sp, #32]
  403354:	ldp	x29, x30, [sp, #16]
  403358:	add	sp, sp, #0x70
  40335c:	ret
  403360:	stp	x20, x21, [sp]
  403364:	mov	x21, xzr
  403368:	mov	x20, xzr
  40336c:	add	x24, x19, #0x10
  403370:	add	x25, x19, #0x30
  403374:	ldrb	w8, [x27, #620]
  403378:	tbnz	w8, #2, 4034c0 <ferror@plt+0x1a00>
  40337c:	str	xzr, [x19, #24]
  403380:	strb	wzr, [x19, #16]
  403384:	stp	xzr, xzr, [x25]
  403388:	str	xzr, [x25, #16]
  40338c:	ldp	w8, w9, [x19, #88]
  403390:	add	w9, w9, #0x1
  403394:	cmp	w8, #0x1
  403398:	str	w9, [x19, #92]
  40339c:	b.eq	4033c4 <ferror@plt+0x1904>  // b.none
  4033a0:	cbnz	w8, 403254 <ferror@plt+0x1794>
  4033a4:	ldr	x1, [x19, #72]
  4033a8:	ldrb	w2, [x19, #136]
  4033ac:	mov	x0, x24
  4033b0:	bl	403818 <ferror@plt+0x1d58>
  4033b4:	cbnz	w0, 403618 <ferror@plt+0x1b58>
  4033b8:	ldrb	w8, [x19, #136]
  4033bc:	strb	w8, [x19, #16]
  4033c0:	b	4033f4 <ferror@plt+0x1934>
  4033c4:	ldr	x0, [x19, #72]
  4033c8:	adrp	x1, 406000 <ferror@plt+0x4540>
  4033cc:	add	x1, x1, #0x346
  4033d0:	mov	x2, x24
  4033d4:	bl	4017d0 <__isoc99_fscanf@plt>
  4033d8:	cmp	w0, #0x1
  4033dc:	b.ne	403694 <ferror@plt+0x1bd4>  // b.any
  4033e0:	ldr	x1, [x19, #72]
  4033e4:	ldrb	w2, [x19, #16]
  4033e8:	mov	x0, x24
  4033ec:	bl	403818 <ferror@plt+0x1d58>
  4033f0:	cbnz	w0, 403618 <ferror@plt+0x1b58>
  4033f4:	ldrb	w8, [x27, #620]
  4033f8:	tbnz	w8, #2, 403500 <ferror@plt+0x1a40>
  4033fc:	ldr	x23, [x19, #8]
  403400:	cbz	x23, 403474 <ferror@plt+0x19b4>
  403404:	ldr	x22, [x19]
  403408:	ldrsb	w28, [x19, #16]
  40340c:	mov	x26, x22
  403410:	ldr	x0, [x26]
  403414:	cbz	x0, 403438 <ferror@plt+0x1978>
  403418:	mov	w1, w28
  40341c:	bl	4019b0 <strchr@plt>
  403420:	cbnz	x0, 403434 <ferror@plt+0x1974>
  403424:	subs	x23, x23, #0x1
  403428:	add	x26, x26, #0x20
  40342c:	b.ne	403410 <ferror@plt+0x1950>  // b.any
  403430:	b	403474 <ferror@plt+0x19b4>
  403434:	cbz	x22, 403474 <ferror@plt+0x19b4>
  403438:	ldr	x0, [sp, #8]
  40343c:	cbz	x0, 403624 <ferror@plt+0x1b64>
  403440:	mov	w1, w28
  403444:	bl	4019b0 <strchr@plt>
  403448:	cbnz	x0, 403624 <ferror@plt+0x1b64>
  40344c:	ldrb	w8, [x26, #24]
  403450:	tbnz	w8, #0, 40347c <ferror@plt+0x19bc>
  403454:	ldrb	w8, [x27, #620]
  403458:	ldr	x28, [x19, #24]
  40345c:	tbnz	w8, #3, 4035d0 <ferror@plt+0x1b10>
  403460:	ldr	x0, [x26, #16]
  403464:	mov	w2, #0x1                   	// #1
  403468:	mov	x1, x28
  40346c:	bl	4018a0 <fseek@plt>
  403470:	b	40347c <ferror@plt+0x19bc>
  403474:	ldrb	w8, [x27, #620]
  403478:	tbnz	w8, #2, 40358c <ferror@plt+0x1acc>
  40347c:	ldrb	w8, [x27, #620]
  403480:	tbnz	w8, #2, 403544 <ferror@plt+0x1a84>
  403484:	ldp	x8, x9, [x19, #48]
  403488:	ldr	x0, [x19, #72]
  40348c:	mov	x10, #0xffffffffffffbdc0    	// #-16960
  403490:	mov	w11, #0x423f                	// #16959
  403494:	add	x9, x9, x20
  403498:	movk	x10, #0xfff0, lsl #16
  40349c:	movk	w11, #0xf, lsl #16
  4034a0:	add	x8, x8, x21
  4034a4:	add	x10, x9, x10
  4034a8:	cmp	x9, x11
  4034ac:	csel	x20, x10, x9, gt
  4034b0:	cinc	x21, x8, gt
  4034b4:	bl	4018c0 <feof@plt>
  4034b8:	cbz	w0, 403374 <ferror@plt+0x18b4>
  4034bc:	b	403254 <ferror@plt+0x1794>
  4034c0:	adrp	x8, 417000 <ferror@plt+0x15540>
  4034c4:	ldr	x28, [x8, #576]
  4034c8:	bl	4017a0 <getpid@plt>
  4034cc:	adrp	x1, 405000 <ferror@plt+0x3540>
  4034d0:	adrp	x3, 405000 <ferror@plt+0x3540>
  4034d4:	adrp	x4, 405000 <ferror@plt+0x3540>
  4034d8:	mov	w2, w0
  4034dc:	mov	x0, x28
  4034e0:	add	x1, x1, #0xf89
  4034e4:	add	x3, x3, #0xf97
  4034e8:	add	x4, x4, #0xfa4
  4034ec:	bl	401a80 <fprintf@plt>
  4034f0:	adrp	x0, 406000 <ferror@plt+0x4540>
  4034f4:	add	x0, x0, #0x334
  4034f8:	bl	402e90 <ferror@plt+0x13d0>
  4034fc:	b	40337c <ferror@plt+0x18bc>
  403500:	adrp	x8, 417000 <ferror@plt+0x15540>
  403504:	ldr	x28, [x8, #576]
  403508:	bl	4017a0 <getpid@plt>
  40350c:	adrp	x1, 405000 <ferror@plt+0x3540>
  403510:	adrp	x3, 405000 <ferror@plt+0x3540>
  403514:	adrp	x4, 405000 <ferror@plt+0x3540>
  403518:	mov	w2, w0
  40351c:	mov	x0, x28
  403520:	add	x1, x1, #0xf89
  403524:	add	x3, x3, #0xf97
  403528:	add	x4, x4, #0xfa4
  40352c:	bl	401a80 <fprintf@plt>
  403530:	ldrsb	w1, [x24]
  403534:	adrp	x0, 406000 <ferror@plt+0x4540>
  403538:	add	x0, x0, #0x34a
  40353c:	bl	402e90 <ferror@plt+0x13d0>
  403540:	b	4033fc <ferror@plt+0x193c>
  403544:	adrp	x8, 417000 <ferror@plt+0x15540>
  403548:	ldr	x26, [x8, #576]
  40354c:	bl	4017a0 <getpid@plt>
  403550:	adrp	x1, 405000 <ferror@plt+0x3540>
  403554:	adrp	x3, 405000 <ferror@plt+0x3540>
  403558:	adrp	x4, 405000 <ferror@plt+0x3540>
  40355c:	mov	w2, w0
  403560:	mov	x0, x26
  403564:	add	x1, x1, #0xf89
  403568:	add	x3, x3, #0xf97
  40356c:	add	x4, x4, #0xfa4
  403570:	bl	401a80 <fprintf@plt>
  403574:	ldrsb	w1, [x19, #16]
  403578:	ldp	x2, x3, [x19, #48]
  40357c:	adrp	x0, 406000 <ferror@plt+0x4540>
  403580:	add	x0, x0, #0x394
  403584:	bl	402e90 <ferror@plt+0x13d0>
  403588:	b	403484 <ferror@plt+0x19c4>
  40358c:	adrp	x8, 417000 <ferror@plt+0x15540>
  403590:	ldr	x26, [x8, #576]
  403594:	bl	4017a0 <getpid@plt>
  403598:	adrp	x1, 405000 <ferror@plt+0x3540>
  40359c:	adrp	x3, 405000 <ferror@plt+0x3540>
  4035a0:	adrp	x4, 405000 <ferror@plt+0x3540>
  4035a4:	mov	w2, w0
  4035a8:	mov	x0, x26
  4035ac:	add	x1, x1, #0xf89
  4035b0:	add	x3, x3, #0xf97
  4035b4:	add	x4, x4, #0xfa4
  4035b8:	bl	401a80 <fprintf@plt>
  4035bc:	ldrsb	w1, [x24]
  4035c0:	adrp	x0, 406000 <ferror@plt+0x4540>
  4035c4:	add	x0, x0, #0x375
  4035c8:	bl	402e90 <ferror@plt+0x13d0>
  4035cc:	b	40347c <ferror@plt+0x19bc>
  4035d0:	adrp	x8, 417000 <ferror@plt+0x15540>
  4035d4:	ldr	x22, [x8, #576]
  4035d8:	bl	4017a0 <getpid@plt>
  4035dc:	adrp	x1, 405000 <ferror@plt+0x3540>
  4035e0:	adrp	x3, 405000 <ferror@plt+0x3540>
  4035e4:	adrp	x4, 406000 <ferror@plt+0x4540>
  4035e8:	mov	w2, w0
  4035ec:	mov	x0, x22
  4035f0:	add	x1, x1, #0xf89
  4035f4:	add	x3, x3, #0xf97
  4035f8:	add	x4, x4, #0xed
  4035fc:	bl	401a80 <fprintf@plt>
  403600:	ldr	x1, [x26, #8]
  403604:	adrp	x0, 406000 <ferror@plt+0x4540>
  403608:	add	x0, x0, #0x66f
  40360c:	mov	x2, x28
  403610:	bl	402e90 <ferror@plt+0x13d0>
  403614:	b	403460 <ferror@plt+0x19a0>
  403618:	mov	w28, w0
  40361c:	tbz	w0, #31, 403258 <ferror@plt+0x1798>
  403620:	b	403698 <ferror@plt+0x1bd8>
  403624:	ldr	x8, [sp]
  403628:	str	x26, [x19, #64]
  40362c:	str	x24, [x8]
  403630:	ldrb	w8, [x27, #620]
  403634:	tbnz	w8, #3, 403774 <ferror@plt+0x1cb4>
  403638:	mov	w28, wzr
  40363c:	b	403258 <ferror@plt+0x1798>
  403640:	adrp	x8, 417000 <ferror@plt+0x15540>
  403644:	ldr	x22, [x8, #576]
  403648:	bl	4017a0 <getpid@plt>
  40364c:	adrp	x1, 405000 <ferror@plt+0x3540>
  403650:	adrp	x3, 405000 <ferror@plt+0x3540>
  403654:	adrp	x4, 405000 <ferror@plt+0x3540>
  403658:	mov	w2, w0
  40365c:	add	x1, x1, #0xf89
  403660:	add	x3, x3, #0xf97
  403664:	add	x4, x4, #0xfa4
  403668:	mov	x0, x22
  40366c:	bl	401a80 <fprintf@plt>
  403670:	ldp	x2, x3, [x19, #48]
  403674:	ldr	x6, [x19, #24]
  403678:	adrp	x0, 406000 <ferror@plt+0x4540>
  40367c:	add	x0, x0, #0x3b8
  403680:	mov	w1, w28
  403684:	mov	x4, x21
  403688:	mov	x5, x20
  40368c:	bl	402e90 <ferror@plt+0x13d0>
  403690:	b	403298 <ferror@plt+0x17d8>
  403694:	mov	w28, #0xffffffea            	// #-22
  403698:	ldr	x0, [x19, #72]
  40369c:	bl	4018c0 <feof@plt>
  4036a0:	cmp	w0, #0x0
  4036a4:	csinc	w28, w28, wzr, eq  // eq = none
  4036a8:	b	403258 <ferror@plt+0x1798>
  4036ac:	adrp	x8, 417000 <ferror@plt+0x15540>
  4036b0:	ldr	x20, [x8, #576]
  4036b4:	bl	4017a0 <getpid@plt>
  4036b8:	adrp	x1, 405000 <ferror@plt+0x3540>
  4036bc:	adrp	x3, 405000 <ferror@plt+0x3540>
  4036c0:	adrp	x4, 405000 <ferror@plt+0x3540>
  4036c4:	mov	w2, w0
  4036c8:	add	x1, x1, #0xf89
  4036cc:	add	x3, x3, #0xf97
  4036d0:	add	x4, x4, #0xfa4
  4036d4:	mov	x0, x20
  4036d8:	bl	401a80 <fprintf@plt>
  4036dc:	adrp	x0, 406000 <ferror@plt+0x4540>
  4036e0:	add	x0, x0, #0x404
  4036e4:	bl	402e90 <ferror@plt+0x13d0>
  4036e8:	ldr	d0, [x19, #128]
  4036ec:	b	4032ac <ferror@plt+0x17ec>
  4036f0:	adrp	x8, 417000 <ferror@plt+0x15540>
  4036f4:	ldr	x20, [x8, #576]
  4036f8:	bl	4017a0 <getpid@plt>
  4036fc:	adrp	x1, 405000 <ferror@plt+0x3540>
  403700:	adrp	x3, 405000 <ferror@plt+0x3540>
  403704:	adrp	x4, 405000 <ferror@plt+0x3540>
  403708:	mov	w2, w0
  40370c:	add	x1, x1, #0xf89
  403710:	add	x3, x3, #0xf97
  403714:	add	x4, x4, #0xfa4
  403718:	mov	x0, x20
  40371c:	bl	401a80 <fprintf@plt>
  403720:	adrp	x0, 406000 <ferror@plt+0x4540>
  403724:	add	x0, x0, #0x41d
  403728:	bl	402e90 <ferror@plt+0x13d0>
  40372c:	ldr	x8, [x19, #96]
  403730:	b	4032f8 <ferror@plt+0x1838>
  403734:	adrp	x8, 417000 <ferror@plt+0x15540>
  403738:	ldr	x19, [x8, #576]
  40373c:	bl	4017a0 <getpid@plt>
  403740:	adrp	x1, 405000 <ferror@plt+0x3540>
  403744:	adrp	x3, 405000 <ferror@plt+0x3540>
  403748:	adrp	x4, 405000 <ferror@plt+0x3540>
  40374c:	mov	w2, w0
  403750:	add	x1, x1, #0xf89
  403754:	add	x3, x3, #0xf97
  403758:	add	x4, x4, #0xfa4
  40375c:	mov	x0, x19
  403760:	bl	401a80 <fprintf@plt>
  403764:	adrp	x0, 406000 <ferror@plt+0x4540>
  403768:	add	x0, x0, #0x43c
  40376c:	bl	402e90 <ferror@plt+0x13d0>
  403770:	b	403338 <ferror@plt+0x1878>
  403774:	adrp	x8, 417000 <ferror@plt+0x15540>
  403778:	ldr	x22, [x8, #576]
  40377c:	bl	4017a0 <getpid@plt>
  403780:	adrp	x1, 405000 <ferror@plt+0x3540>
  403784:	adrp	x3, 405000 <ferror@plt+0x3540>
  403788:	adrp	x4, 406000 <ferror@plt+0x4540>
  40378c:	mov	w2, w0
  403790:	add	x1, x1, #0xf89
  403794:	add	x3, x3, #0xf97
  403798:	add	x4, x4, #0xed
  40379c:	mov	x0, x22
  4037a0:	bl	401a80 <fprintf@plt>
  4037a4:	ldr	x1, [x26, #8]
  4037a8:	adrp	x0, 406000 <ferror@plt+0x4540>
  4037ac:	add	x0, x0, #0x35e
  4037b0:	bl	402e90 <ferror@plt+0x13d0>
  4037b4:	b	403638 <ferror@plt+0x1b78>
  4037b8:	adrp	x0, 406000 <ferror@plt+0x4540>
  4037bc:	adrp	x1, 406000 <ferror@plt+0x4540>
  4037c0:	adrp	x3, 406000 <ferror@plt+0x4540>
  4037c4:	add	x0, x0, #0x14
  4037c8:	add	x1, x1, #0x18
  4037cc:	add	x3, x3, #0x2d0
  4037d0:	mov	w2, #0x186                 	// #390
  4037d4:	bl	401a40 <__assert_fail@plt>
  4037d8:	adrp	x0, 406000 <ferror@plt+0x4540>
  4037dc:	adrp	x1, 406000 <ferror@plt+0x4540>
  4037e0:	adrp	x3, 406000 <ferror@plt+0x4540>
  4037e4:	add	x0, x0, #0x31f
  4037e8:	add	x1, x1, #0x18
  4037ec:	add	x3, x3, #0x2d0
  4037f0:	mov	w2, #0x187                 	// #391
  4037f4:	bl	401a40 <__assert_fail@plt>
  4037f8:	adrp	x0, 406000 <ferror@plt+0x4540>
  4037fc:	adrp	x1, 406000 <ferror@plt+0x4540>
  403800:	adrp	x3, 406000 <ferror@plt+0x4540>
  403804:	add	x0, x0, #0x32e
  403808:	add	x1, x1, #0x18
  40380c:	add	x3, x3, #0x2d0
  403810:	mov	w2, #0x188                 	// #392
  403814:	bl	401a40 <__assert_fail@plt>
  403818:	stp	x29, x30, [sp, #-64]!
  40381c:	str	x28, [sp, #16]
  403820:	stp	x22, x21, [sp, #32]
  403824:	stp	x20, x19, [sp, #48]
  403828:	mov	x29, sp
  40382c:	sub	sp, sp, #0x2, lsl #12
  403830:	sxtb	w8, w2
  403834:	mov	x20, x1
  403838:	mov	x19, x0
  40383c:	cmp	w8, #0x4e
  403840:	mov	w21, wzr
  403844:	b.gt	40385c <ferror@plt+0x1d9c>
  403848:	cmp	w8, #0x48
  40384c:	b.eq	4038a4 <ferror@plt+0x1de4>  // b.none
  403850:	cmp	w8, #0x49
  403854:	b.eq	40386c <ferror@plt+0x1dac>  // b.none
  403858:	b	403a0c <ferror@plt+0x1f4c>
  40385c:	cmp	w8, #0x53
  403860:	b.eq	4038a4 <ferror@plt+0x1de4>  // b.none
  403864:	cmp	w8, #0x4f
  403868:	b.ne	403a0c <ferror@plt+0x1f4c>  // b.any
  40386c:	adrp	x1, 406000 <ferror@plt+0x4540>
  403870:	add	x2, x19, #0x20
  403874:	add	x3, x19, #0x28
  403878:	add	x4, x19, #0x8
  40387c:	add	x1, x1, #0x60e
  403880:	mov	x5, sp
  403884:	mov	x0, x20
  403888:	bl	4017d0 <__isoc99_fscanf@plt>
  40388c:	ldrb	w8, [sp]
  403890:	cmp	w8, #0xa
  403894:	ccmp	w0, #0x4, #0x0, eq  // eq = none
  403898:	mov	w8, #0xffffffea            	// #-22
  40389c:	csel	w21, wzr, w8, eq  // eq = none
  4038a0:	b	403a0c <ferror@plt+0x1f4c>
  4038a4:	adrp	x1, 406000 <ferror@plt+0x4540>
  4038a8:	add	x2, x19, #0x20
  4038ac:	add	x3, x19, #0x28
  4038b0:	add	x1, x1, #0x61f
  4038b4:	mov	x0, x20
  4038b8:	bl	4017d0 <__isoc99_fscanf@plt>
  4038bc:	mov	w21, w0
  4038c0:	cmp	w0, #0x2
  4038c4:	b.ne	403a0c <ferror@plt+0x1f4c>  // b.any
  4038c8:	adrp	x1, 406000 <ferror@plt+0x4540>
  4038cc:	add	x1, x1, #0x62a
  4038d0:	mov	x2, sp
  4038d4:	mov	x0, x20
  4038d8:	bl	4017d0 <__isoc99_fscanf@plt>
  4038dc:	mov	w21, w0
  4038e0:	cmp	w0, #0x1
  4038e4:	b.ne	403a0c <ferror@plt+0x1f4c>  // b.any
  4038e8:	ldr	x21, [x19, #16]
  4038ec:	cbz	x21, 40393c <ferror@plt+0x1e7c>
  4038f0:	mov	x0, x21
  4038f4:	bl	4016b0 <strlen@plt>
  4038f8:	mov	x22, x0
  4038fc:	mov	x0, sp
  403900:	bl	4016b0 <strlen@plt>
  403904:	cmp	x0, x22
  403908:	add	x22, x0, #0x1
  40390c:	b.ls	403924 <ferror@plt+0x1e64>  // b.plast
  403910:	mov	x0, x21
  403914:	mov	x1, x22
  403918:	bl	401840 <realloc@plt>
  40391c:	mov	x21, x0
  403920:	cbz	x0, 403a78 <ferror@plt+0x1fb8>
  403924:	mov	x1, sp
  403928:	mov	x0, x21
  40392c:	mov	x2, x22
  403930:	bl	401680 <memcpy@plt>
  403934:	str	x21, [x19, #16]
  403938:	b	40394c <ferror@plt+0x1e8c>
  40393c:	mov	x0, sp
  403940:	bl	401850 <strdup@plt>
  403944:	str	x0, [x19, #16]
  403948:	cbz	x0, 403a7c <ferror@plt+0x1fbc>
  40394c:	mov	x0, sp
  403950:	mov	w1, #0x2000                	// #8192
  403954:	mov	x2, x20
  403958:	bl	401a90 <fgets@plt>
  40395c:	cbz	x0, 4039e8 <ferror@plt+0x1f28>
  403960:	ldrb	w10, [sp]
  403964:	cbz	w10, 403a08 <ferror@plt+0x1f48>
  403968:	mov	x8, sp
  40396c:	orr	x9, x8, #0x1
  403970:	and	w11, w10, #0xff
  403974:	cmp	w11, #0xa
  403978:	b.eq	403984 <ferror@plt+0x1ec4>  // b.none
  40397c:	cbz	w11, 40398c <ferror@plt+0x1ecc>
  403980:	strb	w10, [x8], #1
  403984:	ldrb	w10, [x9], #1
  403988:	b	403970 <ferror@plt+0x1eb0>
  40398c:	strb	wzr, [x8]
  403990:	ldr	x20, [x19, #24]
  403994:	cbz	x20, 4039f8 <ferror@plt+0x1f38>
  403998:	mov	x0, x20
  40399c:	bl	4016b0 <strlen@plt>
  4039a0:	mov	x21, x0
  4039a4:	mov	x0, sp
  4039a8:	bl	4016b0 <strlen@plt>
  4039ac:	cmp	x0, x21
  4039b0:	add	x21, x0, #0x1
  4039b4:	b.ls	4039cc <ferror@plt+0x1f0c>  // b.plast
  4039b8:	mov	x0, x20
  4039bc:	mov	x1, x21
  4039c0:	bl	401840 <realloc@plt>
  4039c4:	mov	x20, x0
  4039c8:	cbz	x0, 403a84 <ferror@plt+0x1fc4>
  4039cc:	mov	x1, sp
  4039d0:	mov	x0, x20
  4039d4:	mov	x2, x21
  4039d8:	bl	401680 <memcpy@plt>
  4039dc:	mov	w21, wzr
  4039e0:	str	x20, [x19, #24]
  4039e4:	b	403a0c <ferror@plt+0x1f4c>
  4039e8:	bl	401a50 <__errno_location@plt>
  4039ec:	ldr	w8, [x0]
  4039f0:	neg	w21, w8
  4039f4:	b	403a0c <ferror@plt+0x1f4c>
  4039f8:	mov	x0, sp
  4039fc:	bl	401850 <strdup@plt>
  403a00:	str	x0, [x19, #24]
  403a04:	cbz	x0, 403a88 <ferror@plt+0x1fc8>
  403a08:	mov	w21, wzr
  403a0c:	adrp	x8, 417000 <ferror@plt+0x15540>
  403a10:	ldrb	w8, [x8, #620]
  403a14:	tbnz	w8, #2, 403a34 <ferror@plt+0x1f74>
  403a18:	mov	w0, w21
  403a1c:	add	sp, sp, #0x2, lsl #12
  403a20:	ldp	x20, x19, [sp, #48]
  403a24:	ldp	x22, x21, [sp, #32]
  403a28:	ldr	x28, [sp, #16]
  403a2c:	ldp	x29, x30, [sp], #64
  403a30:	ret
  403a34:	adrp	x8, 417000 <ferror@plt+0x15540>
  403a38:	ldr	x19, [x8, #576]
  403a3c:	bl	4017a0 <getpid@plt>
  403a40:	adrp	x1, 405000 <ferror@plt+0x3540>
  403a44:	adrp	x3, 405000 <ferror@plt+0x3540>
  403a48:	adrp	x4, 405000 <ferror@plt+0x3540>
  403a4c:	mov	w2, w0
  403a50:	add	x1, x1, #0xf89
  403a54:	add	x3, x3, #0xf97
  403a58:	add	x4, x4, #0xfa4
  403a5c:	mov	x0, x19
  403a60:	bl	401a80 <fprintf@plt>
  403a64:	adrp	x0, 406000 <ferror@plt+0x4540>
  403a68:	add	x0, x0, #0x630
  403a6c:	mov	w1, w21
  403a70:	bl	402e90 <ferror@plt+0x13d0>
  403a74:	b	403a18 <ferror@plt+0x1f58>
  403a78:	str	xzr, [x19, #16]
  403a7c:	mov	w0, #0x14f                 	// #335
  403a80:	bl	403ee4 <ferror@plt+0x2424>
  403a84:	str	xzr, [x19, #24]
  403a88:	mov	w0, #0x159                 	// #345
  403a8c:	bl	403ee4 <ferror@plt+0x2424>
  403a90:	stp	x29, x30, [sp, #-80]!
  403a94:	stp	x28, x25, [sp, #16]
  403a98:	stp	x24, x23, [sp, #32]
  403a9c:	stp	x22, x21, [sp, #48]
  403aa0:	stp	x20, x19, [sp, #64]
  403aa4:	mov	x29, sp
  403aa8:	sub	sp, sp, #0x2, lsl #12
  403aac:	cbz	x0, 403dc4 <ferror@plt+0x2304>
  403ab0:	mov	x19, x1
  403ab4:	cbz	x1, 403de4 <ferror@plt+0x2324>
  403ab8:	ldrsb	w8, [x19]
  403abc:	mov	w20, w2
  403ac0:	cmp	w8, #0x48
  403ac4:	b.eq	403b38 <ferror@plt+0x2078>  // b.none
  403ac8:	cmp	w8, #0x53
  403acc:	b.ne	403b6c <ferror@plt+0x20ac>  // b.any
  403ad0:	ldr	x2, [x19, #16]
  403ad4:	cbz	x2, 403e04 <ferror@plt+0x2344>
  403ad8:	ldr	x3, [x19, #24]
  403adc:	cbz	x3, 403e24 <ferror@plt+0x2364>
  403ae0:	adrp	x1, 406000 <ferror@plt+0x4540>
  403ae4:	add	x1, x1, #0x4be
  403ae8:	mov	w0, w20
  403aec:	bl	401830 <dprintf@plt>
  403af0:	adrp	x8, 417000 <ferror@plt+0x15540>
  403af4:	ldrb	w8, [x8, #620]
  403af8:	tbz	w8, #3, 403b64 <ferror@plt+0x20a4>
  403afc:	adrp	x8, 417000 <ferror@plt+0x15540>
  403b00:	ldr	x19, [x8, #576]
  403b04:	bl	4017a0 <getpid@plt>
  403b08:	adrp	x1, 405000 <ferror@plt+0x3540>
  403b0c:	adrp	x3, 405000 <ferror@plt+0x3540>
  403b10:	adrp	x4, 406000 <ferror@plt+0x4540>
  403b14:	mov	w2, w0
  403b18:	add	x1, x1, #0xf89
  403b1c:	add	x3, x3, #0xf97
  403b20:	add	x4, x4, #0xed
  403b24:	mov	x0, x19
  403b28:	bl	401a80 <fprintf@plt>
  403b2c:	adrp	x0, 406000 <ferror@plt+0x4540>
  403b30:	add	x0, x0, #0x4c5
  403b34:	b	403cf0 <ferror@plt+0x2230>
  403b38:	ldr	x2, [x19, #16]
  403b3c:	cbz	x2, 403e44 <ferror@plt+0x2384>
  403b40:	ldr	x3, [x19, #24]
  403b44:	cbz	x3, 403e64 <ferror@plt+0x23a4>
  403b48:	adrp	x1, 406000 <ferror@plt+0x4540>
  403b4c:	add	x1, x1, #0x4d8
  403b50:	mov	w0, w20
  403b54:	bl	401830 <dprintf@plt>
  403b58:	adrp	x8, 417000 <ferror@plt+0x15540>
  403b5c:	ldrb	w8, [x8, #620]
  403b60:	tbnz	w8, #3, 403cb8 <ferror@plt+0x21f8>
  403b64:	mov	w20, wzr
  403b68:	b	403c98 <ferror@plt+0x21d8>
  403b6c:	ldr	x22, [x19, #8]
  403b70:	cbz	x22, 403e84 <ferror@plt+0x23c4>
  403b74:	ldr	x9, [x19, #48]
  403b78:	cbz	x9, 403ea4 <ferror@plt+0x23e4>
  403b7c:	ldr	x9, [x9, #16]
  403b80:	cbz	x9, 403ec4 <ferror@plt+0x2404>
  403b84:	ldr	w9, [x0, #140]
  403b88:	cmp	w9, #0x2
  403b8c:	b.eq	403ba4 <ferror@plt+0x20e4>  // b.none
  403b90:	cbnz	w9, 403bac <ferror@plt+0x20ec>
  403b94:	and	w8, w8, #0xff
  403b98:	cmp	w8, #0x49
  403b9c:	cset	w23, eq  // eq = none
  403ba0:	b	403bb0 <ferror@plt+0x20f0>
  403ba4:	mov	w23, #0x1                   	// #1
  403ba8:	b	403bb0 <ferror@plt+0x20f0>
  403bac:	mov	w23, wzr
  403bb0:	mov	w24, #0x2000                	// #8192
  403bb4:	mov	w25, #0xa                   	// #10
  403bb8:	cbz	x22, 403c44 <ferror@plt+0x2184>
  403bbc:	ldr	x8, [x19, #48]
  403bc0:	cmp	x22, #0x2, lsl #12
  403bc4:	csel	x2, x22, x24, cc  // cc = lo, ul, last
  403bc8:	mov	x0, sp
  403bcc:	ldr	x3, [x8, #16]
  403bd0:	mov	w1, #0x1                   	// #1
  403bd4:	bl	401930 <fread@plt>
  403bd8:	cbz	x0, 403c4c <ferror@plt+0x218c>
  403bdc:	mov	x21, x0
  403be0:	cbz	w23, 403c08 <ferror@plt+0x2148>
  403be4:	mov	x8, sp
  403be8:	mov	x9, x21
  403bec:	ldrb	w10, [x8]
  403bf0:	cmp	w10, #0xd
  403bf4:	b.ne	403bfc <ferror@plt+0x213c>  // b.any
  403bf8:	strb	w25, [x8]
  403bfc:	subs	x9, x9, #0x1
  403c00:	add	x8, x8, #0x1
  403c04:	b.ne	403bec <ferror@plt+0x212c>  // b.any
  403c08:	mov	x1, sp
  403c0c:	mov	w0, w20
  403c10:	mov	x2, x21
  403c14:	sub	x22, x22, x21
  403c18:	bl	401880 <write@plt>
  403c1c:	cmp	x0, x21
  403c20:	b.eq	403bb8 <ferror@plt+0x20f8>  // b.none
  403c24:	bl	401a50 <__errno_location@plt>
  403c28:	ldr	w8, [x0]
  403c2c:	adrp	x9, 417000 <ferror@plt+0x15540>
  403c30:	ldrb	w9, [x9, #620]
  403c34:	neg	w20, w8
  403c38:	tbnz	w9, #3, 403d80 <ferror@plt+0x22c0>
  403c3c:	cbnz	x22, 403c5c <ferror@plt+0x219c>
  403c40:	b	403c8c <ferror@plt+0x21cc>
  403c44:	mov	w20, wzr
  403c48:	b	403c8c <ferror@plt+0x21cc>
  403c4c:	adrp	x8, 417000 <ferror@plt+0x15540>
  403c50:	ldrb	w8, [x8, #620]
  403c54:	tbnz	w8, #3, 403d40 <ferror@plt+0x2280>
  403c58:	mov	w20, wzr
  403c5c:	ldr	x8, [x19, #48]
  403c60:	ldr	x21, [x8, #16]
  403c64:	mov	x0, x21
  403c68:	bl	401ac0 <ferror@plt>
  403c6c:	cbz	w0, 403c7c <ferror@plt+0x21bc>
  403c70:	bl	401a50 <__errno_location@plt>
  403c74:	ldr	w8, [x0]
  403c78:	neg	w20, w8
  403c7c:	mov	x0, x21
  403c80:	bl	4018c0 <feof@plt>
  403c84:	cmp	w0, #0x0
  403c88:	csinc	w20, w20, wzr, eq  // eq = none
  403c8c:	adrp	x8, 417000 <ferror@plt+0x15540>
  403c90:	ldrb	w8, [x8, #620]
  403c94:	tbnz	w8, #3, 403cf8 <ferror@plt+0x2238>
  403c98:	mov	w0, w20
  403c9c:	add	sp, sp, #0x2, lsl #12
  403ca0:	ldp	x20, x19, [sp, #64]
  403ca4:	ldp	x22, x21, [sp, #48]
  403ca8:	ldp	x24, x23, [sp, #32]
  403cac:	ldp	x28, x25, [sp, #16]
  403cb0:	ldp	x29, x30, [sp], #80
  403cb4:	ret
  403cb8:	adrp	x8, 417000 <ferror@plt+0x15540>
  403cbc:	ldr	x19, [x8, #576]
  403cc0:	bl	4017a0 <getpid@plt>
  403cc4:	adrp	x1, 405000 <ferror@plt+0x3540>
  403cc8:	adrp	x3, 405000 <ferror@plt+0x3540>
  403ccc:	adrp	x4, 406000 <ferror@plt+0x4540>
  403cd0:	mov	w2, w0
  403cd4:	add	x1, x1, #0xf89
  403cd8:	add	x3, x3, #0xf97
  403cdc:	add	x4, x4, #0xed
  403ce0:	mov	x0, x19
  403ce4:	bl	401a80 <fprintf@plt>
  403ce8:	adrp	x0, 406000 <ferror@plt+0x4540>
  403cec:	add	x0, x0, #0x4e2
  403cf0:	bl	402e90 <ferror@plt+0x13d0>
  403cf4:	b	403b64 <ferror@plt+0x20a4>
  403cf8:	adrp	x8, 417000 <ferror@plt+0x15540>
  403cfc:	ldr	x21, [x8, #576]
  403d00:	bl	4017a0 <getpid@plt>
  403d04:	adrp	x1, 405000 <ferror@plt+0x3540>
  403d08:	adrp	x3, 405000 <ferror@plt+0x3540>
  403d0c:	adrp	x4, 406000 <ferror@plt+0x4540>
  403d10:	mov	w2, w0
  403d14:	add	x1, x1, #0xf89
  403d18:	add	x3, x3, #0xf97
  403d1c:	add	x4, x4, #0xed
  403d20:	mov	x0, x21
  403d24:	bl	401a80 <fprintf@plt>
  403d28:	ldr	x2, [x19, #8]
  403d2c:	adrp	x0, 406000 <ferror@plt+0x4540>
  403d30:	add	x0, x0, #0x563
  403d34:	mov	w1, w20
  403d38:	bl	402e90 <ferror@plt+0x13d0>
  403d3c:	b	403c98 <ferror@plt+0x21d8>
  403d40:	adrp	x8, 417000 <ferror@plt+0x15540>
  403d44:	ldr	x20, [x8, #576]
  403d48:	bl	4017a0 <getpid@plt>
  403d4c:	adrp	x1, 405000 <ferror@plt+0x3540>
  403d50:	adrp	x3, 405000 <ferror@plt+0x3540>
  403d54:	adrp	x4, 406000 <ferror@plt+0x4540>
  403d58:	mov	w2, w0
  403d5c:	add	x1, x1, #0xf89
  403d60:	add	x3, x3, #0xf97
  403d64:	add	x4, x4, #0xed
  403d68:	mov	x0, x20
  403d6c:	bl	401a80 <fprintf@plt>
  403d70:	adrp	x0, 406000 <ferror@plt+0x4540>
  403d74:	add	x0, x0, #0x51a
  403d78:	bl	402e90 <ferror@plt+0x13d0>
  403d7c:	b	403c58 <ferror@plt+0x2198>
  403d80:	adrp	x8, 417000 <ferror@plt+0x15540>
  403d84:	ldr	x21, [x8, #576]
  403d88:	bl	4017a0 <getpid@plt>
  403d8c:	adrp	x1, 405000 <ferror@plt+0x3540>
  403d90:	adrp	x3, 405000 <ferror@plt+0x3540>
  403d94:	adrp	x4, 406000 <ferror@plt+0x4540>
  403d98:	mov	w2, w0
  403d9c:	add	x1, x1, #0xf89
  403da0:	add	x3, x3, #0xf97
  403da4:	add	x4, x4, #0xed
  403da8:	mov	x0, x21
  403dac:	bl	401a80 <fprintf@plt>
  403db0:	adrp	x0, 406000 <ferror@plt+0x4540>
  403db4:	add	x0, x0, #0x53f
  403db8:	bl	402e90 <ferror@plt+0x13d0>
  403dbc:	cbnz	x22, 403c5c <ferror@plt+0x219c>
  403dc0:	b	403c8c <ferror@plt+0x21cc>
  403dc4:	adrp	x0, 406000 <ferror@plt+0x4540>
  403dc8:	adrp	x1, 406000 <ferror@plt+0x4540>
  403dcc:	adrp	x3, 406000 <ferror@plt+0x4540>
  403dd0:	add	x0, x0, #0x14
  403dd4:	add	x1, x1, #0x18
  403dd8:	add	x3, x3, #0x45b
  403ddc:	mov	w2, #0x1f2                 	// #498
  403de0:	bl	401a40 <__assert_fail@plt>
  403de4:	adrp	x0, 406000 <ferror@plt+0x4540>
  403de8:	adrp	x1, 406000 <ferror@plt+0x4540>
  403dec:	adrp	x3, 406000 <ferror@plt+0x4540>
  403df0:	add	x0, x0, #0x341
  403df4:	add	x1, x1, #0x18
  403df8:	add	x3, x3, #0x45b
  403dfc:	mov	w2, #0x1f3                 	// #499
  403e00:	bl	401a40 <__assert_fail@plt>
  403e04:	adrp	x0, 406000 <ferror@plt+0x4540>
  403e08:	adrp	x1, 406000 <ferror@plt+0x4540>
  403e0c:	adrp	x3, 406000 <ferror@plt+0x4540>
  403e10:	add	x0, x0, #0x4a7
  403e14:	add	x1, x1, #0x18
  403e18:	add	x3, x3, #0x45b
  403e1c:	mov	w2, #0x1f6                 	// #502
  403e20:	bl	401a40 <__assert_fail@plt>
  403e24:	adrp	x0, 406000 <ferror@plt+0x4540>
  403e28:	adrp	x1, 406000 <ferror@plt+0x4540>
  403e2c:	adrp	x3, 406000 <ferror@plt+0x4540>
  403e30:	add	x0, x0, #0x4b2
  403e34:	add	x1, x1, #0x18
  403e38:	add	x3, x3, #0x45b
  403e3c:	mov	w2, #0x1f7                 	// #503
  403e40:	bl	401a40 <__assert_fail@plt>
  403e44:	adrp	x0, 406000 <ferror@plt+0x4540>
  403e48:	adrp	x1, 406000 <ferror@plt+0x4540>
  403e4c:	adrp	x3, 406000 <ferror@plt+0x4540>
  403e50:	add	x0, x0, #0x4a7
  403e54:	add	x1, x1, #0x18
  403e58:	add	x3, x3, #0x45b
  403e5c:	mov	w2, #0x1fc                 	// #508
  403e60:	bl	401a40 <__assert_fail@plt>
  403e64:	adrp	x0, 406000 <ferror@plt+0x4540>
  403e68:	adrp	x1, 406000 <ferror@plt+0x4540>
  403e6c:	adrp	x3, 406000 <ferror@plt+0x4540>
  403e70:	add	x0, x0, #0x4b2
  403e74:	add	x1, x1, #0x18
  403e78:	add	x3, x3, #0x45b
  403e7c:	mov	w2, #0x1fd                 	// #509
  403e80:	bl	401a40 <__assert_fail@plt>
  403e84:	adrp	x0, 406000 <ferror@plt+0x4540>
  403e88:	adrp	x1, 406000 <ferror@plt+0x4540>
  403e8c:	adrp	x3, 406000 <ferror@plt+0x4540>
  403e90:	add	x0, x0, #0x4f5
  403e94:	add	x1, x1, #0x18
  403e98:	add	x3, x3, #0x45b
  403e9c:	mov	w2, #0x205                 	// #517
  403ea0:	bl	401a40 <__assert_fail@plt>
  403ea4:	adrp	x0, 406000 <ferror@plt+0x4540>
  403ea8:	adrp	x1, 406000 <ferror@plt+0x4540>
  403eac:	adrp	x3, 406000 <ferror@plt+0x4540>
  403eb0:	add	x0, x0, #0x500
  403eb4:	add	x1, x1, #0x18
  403eb8:	add	x3, x3, #0x45b
  403ebc:	mov	w2, #0x206                 	// #518
  403ec0:	bl	401a40 <__assert_fail@plt>
  403ec4:	adrp	x0, 406000 <ferror@plt+0x4540>
  403ec8:	adrp	x1, 406000 <ferror@plt+0x4540>
  403ecc:	adrp	x3, 406000 <ferror@plt+0x4540>
  403ed0:	add	x0, x0, #0x50b
  403ed4:	add	x1, x1, #0x18
  403ed8:	add	x3, x3, #0x45b
  403edc:	mov	w2, #0x207                 	// #519
  403ee0:	bl	401a40 <__assert_fail@plt>
  403ee4:	stp	x29, x30, [sp, #-16]!
  403ee8:	adrp	x1, 406000 <ferror@plt+0x4540>
  403eec:	adrp	x2, 406000 <ferror@plt+0x4540>
  403ef0:	mov	w3, w0
  403ef4:	add	x1, x1, #0x650
  403ef8:	add	x2, x2, #0x18
  403efc:	mov	w0, #0x1                   	// #1
  403f00:	mov	x29, sp
  403f04:	bl	401aa0 <err@plt>
  403f08:	adrp	x8, 417000 <ferror@plt+0x15540>
  403f0c:	str	w0, [x8, #568]
  403f10:	ret
  403f14:	sub	sp, sp, #0x70
  403f18:	stp	x29, x30, [sp, #16]
  403f1c:	stp	x28, x27, [sp, #32]
  403f20:	stp	x26, x25, [sp, #48]
  403f24:	stp	x24, x23, [sp, #64]
  403f28:	stp	x22, x21, [sp, #80]
  403f2c:	stp	x20, x19, [sp, #96]
  403f30:	add	x29, sp, #0x10
  403f34:	str	xzr, [x1]
  403f38:	cbz	x0, 403f7c <ferror@plt+0x24bc>
  403f3c:	ldrb	w23, [x0]
  403f40:	mov	x20, x0
  403f44:	cbz	x23, 403f7c <ferror@plt+0x24bc>
  403f48:	mov	x21, x2
  403f4c:	mov	x19, x1
  403f50:	bl	401910 <__ctype_b_loc@plt>
  403f54:	ldr	x8, [x0]
  403f58:	mov	x22, x0
  403f5c:	ldrh	w9, [x8, x23, lsl #1]
  403f60:	tbz	w9, #13, 403f74 <ferror@plt+0x24b4>
  403f64:	add	x9, x20, #0x1
  403f68:	ldrb	w23, [x9], #1
  403f6c:	ldrh	w10, [x8, x23, lsl #1]
  403f70:	tbnz	w10, #13, 403f68 <ferror@plt+0x24a8>
  403f74:	cmp	w23, #0x2d
  403f78:	b.ne	403fb0 <ferror@plt+0x24f0>  // b.any
  403f7c:	mov	w24, #0xffffffea            	// #-22
  403f80:	neg	w19, w24
  403f84:	bl	401a50 <__errno_location@plt>
  403f88:	str	w19, [x0]
  403f8c:	mov	w0, w24
  403f90:	ldp	x20, x19, [sp, #96]
  403f94:	ldp	x22, x21, [sp, #80]
  403f98:	ldp	x24, x23, [sp, #64]
  403f9c:	ldp	x26, x25, [sp, #48]
  403fa0:	ldp	x28, x27, [sp, #32]
  403fa4:	ldp	x29, x30, [sp, #16]
  403fa8:	add	sp, sp, #0x70
  403fac:	ret
  403fb0:	bl	401a50 <__errno_location@plt>
  403fb4:	mov	x23, x0
  403fb8:	str	wzr, [x0]
  403fbc:	add	x1, sp, #0x8
  403fc0:	mov	x0, x20
  403fc4:	mov	w2, wzr
  403fc8:	str	xzr, [sp, #8]
  403fcc:	bl	401890 <strtoumax@plt>
  403fd0:	ldr	x25, [sp, #8]
  403fd4:	ldr	w8, [x23]
  403fd8:	cmp	x25, x20
  403fdc:	b.eq	40415c <ferror@plt+0x269c>  // b.none
  403fe0:	add	x9, x0, #0x1
  403fe4:	mov	x20, x0
  403fe8:	cmp	x9, #0x1
  403fec:	b.hi	403ff4 <ferror@plt+0x2534>  // b.pmore
  403ff0:	cbnz	w8, 404160 <ferror@plt+0x26a0>
  403ff4:	cbz	x25, 40416c <ferror@plt+0x26ac>
  403ff8:	ldrb	w8, [x25]
  403ffc:	cbz	w8, 40416c <ferror@plt+0x26ac>
  404000:	mov	w27, wzr
  404004:	mov	x28, xzr
  404008:	mov	w8, #0x400                 	// #1024
  40400c:	str	x8, [sp]
  404010:	ldrb	w8, [x25, #1]
  404014:	cmp	w8, #0x61
  404018:	b.le	404044 <ferror@plt+0x2584>
  40401c:	cmp	w8, #0x62
  404020:	b.eq	40404c <ferror@plt+0x258c>  // b.none
  404024:	cmp	w8, #0x69
  404028:	b.ne	40405c <ferror@plt+0x259c>  // b.any
  40402c:	ldrb	w8, [x25, #2]
  404030:	orr	w8, w8, #0x20
  404034:	cmp	w8, #0x62
  404038:	b.ne	40405c <ferror@plt+0x259c>  // b.any
  40403c:	ldrb	w8, [x25, #3]
  404040:	b	404058 <ferror@plt+0x2598>
  404044:	cmp	w8, #0x42
  404048:	b.ne	404058 <ferror@plt+0x2598>  // b.any
  40404c:	ldrb	w8, [x25, #2]
  404050:	cbnz	w8, 40405c <ferror@plt+0x259c>
  404054:	b	40417c <ferror@plt+0x26bc>
  404058:	cbz	w8, 404184 <ferror@plt+0x26c4>
  40405c:	bl	401770 <localeconv@plt>
  404060:	cbz	x0, 404080 <ferror@plt+0x25c0>
  404064:	ldr	x24, [x0]
  404068:	cbz	x24, 40408c <ferror@plt+0x25cc>
  40406c:	mov	x0, x24
  404070:	bl	4016b0 <strlen@plt>
  404074:	mov	x26, x0
  404078:	mov	w8, #0x1                   	// #1
  40407c:	b	404094 <ferror@plt+0x25d4>
  404080:	mov	w8, wzr
  404084:	mov	x24, xzr
  404088:	b	404090 <ferror@plt+0x25d0>
  40408c:	mov	w8, wzr
  404090:	mov	x26, xzr
  404094:	cbnz	x28, 403f7c <ferror@plt+0x24bc>
  404098:	ldrb	w9, [x25]
  40409c:	eor	w8, w8, #0x1
  4040a0:	cmp	w9, #0x0
  4040a4:	cset	w9, eq  // eq = none
  4040a8:	orr	w8, w8, w9
  4040ac:	tbnz	w8, #0, 403f7c <ferror@plt+0x24bc>
  4040b0:	mov	x0, x24
  4040b4:	mov	x1, x25
  4040b8:	mov	x2, x26
  4040bc:	bl	4017e0 <strncmp@plt>
  4040c0:	cbnz	w0, 403f7c <ferror@plt+0x24bc>
  4040c4:	add	x24, x25, x26
  4040c8:	ldrb	w8, [x24]
  4040cc:	cmp	w8, #0x30
  4040d0:	b.ne	4040e4 <ferror@plt+0x2624>  // b.any
  4040d4:	ldrb	w8, [x24, #1]!
  4040d8:	add	w27, w27, #0x1
  4040dc:	cmp	w8, #0x30
  4040e0:	b.eq	4040d4 <ferror@plt+0x2614>  // b.none
  4040e4:	ldr	x9, [x22]
  4040e8:	sxtb	x8, w8
  4040ec:	ldrh	w8, [x9, x8, lsl #1]
  4040f0:	tbnz	w8, #11, 404104 <ferror@plt+0x2644>
  4040f4:	mov	x28, xzr
  4040f8:	str	x24, [sp, #8]
  4040fc:	mov	x25, x24
  404100:	b	404010 <ferror@plt+0x2550>
  404104:	add	x1, sp, #0x8
  404108:	mov	x0, x24
  40410c:	mov	w2, wzr
  404110:	str	wzr, [x23]
  404114:	str	xzr, [sp, #8]
  404118:	bl	401890 <strtoumax@plt>
  40411c:	ldr	x25, [sp, #8]
  404120:	ldr	w8, [x23]
  404124:	cmp	x25, x24
  404128:	b.eq	40415c <ferror@plt+0x269c>  // b.none
  40412c:	add	x9, x0, #0x1
  404130:	cmp	x9, #0x1
  404134:	b.hi	40413c <ferror@plt+0x267c>  // b.pmore
  404138:	cbnz	w8, 404160 <ferror@plt+0x26a0>
  40413c:	mov	x28, xzr
  404140:	cbz	x0, 404010 <ferror@plt+0x2550>
  404144:	cbz	x25, 403f7c <ferror@plt+0x24bc>
  404148:	ldrb	w8, [x25]
  40414c:	mov	w24, #0xffffffea            	// #-22
  404150:	mov	x28, x0
  404154:	cbnz	w8, 404010 <ferror@plt+0x2550>
  404158:	b	403f80 <ferror@plt+0x24c0>
  40415c:	cbz	w8, 403f7c <ferror@plt+0x24bc>
  404160:	neg	w24, w8
  404164:	tbz	w24, #31, 403f8c <ferror@plt+0x24cc>
  404168:	b	403f80 <ferror@plt+0x24c0>
  40416c:	mov	w24, wzr
  404170:	str	x20, [x19]
  404174:	tbz	w24, #31, 403f8c <ferror@plt+0x24cc>
  404178:	b	403f80 <ferror@plt+0x24c0>
  40417c:	mov	w8, #0x3e8                 	// #1000
  404180:	str	x8, [sp]
  404184:	ldrsb	w23, [x25]
  404188:	adrp	x22, 406000 <ferror@plt+0x4540>
  40418c:	add	x22, x22, #0x694
  404190:	mov	w2, #0x9                   	// #9
  404194:	mov	x0, x22
  404198:	mov	w1, w23
  40419c:	bl	4019e0 <memchr@plt>
  4041a0:	cbnz	x0, 4041c0 <ferror@plt+0x2700>
  4041a4:	adrp	x22, 406000 <ferror@plt+0x4540>
  4041a8:	add	x22, x22, #0x69d
  4041ac:	mov	w2, #0x9                   	// #9
  4041b0:	mov	x0, x22
  4041b4:	mov	w1, w23
  4041b8:	bl	4019e0 <memchr@plt>
  4041bc:	cbz	x0, 403f7c <ferror@plt+0x24bc>
  4041c0:	ldr	x11, [sp]
  4041c4:	sub	w8, w0, w22
  4041c8:	adds	w8, w8, #0x1
  4041cc:	b.cs	4041f0 <ferror@plt+0x2730>  // b.hs, b.nlast
  4041d0:	mvn	w9, w0
  4041d4:	add	w9, w9, w22
  4041d8:	umulh	x10, x11, x20
  4041dc:	cmp	xzr, x10
  4041e0:	b.ne	4041f8 <ferror@plt+0x2738>  // b.any
  4041e4:	adds	w9, w9, #0x1
  4041e8:	mul	x20, x20, x11
  4041ec:	b.cc	4041d8 <ferror@plt+0x2718>  // b.lo, b.ul, b.last
  4041f0:	mov	w24, wzr
  4041f4:	b	4041fc <ferror@plt+0x273c>
  4041f8:	mov	w24, #0xffffffde            	// #-34
  4041fc:	cbz	x21, 404204 <ferror@plt+0x2744>
  404200:	str	w8, [x21]
  404204:	cbz	x28, 404170 <ferror@plt+0x26b0>
  404208:	cbz	w8, 404170 <ferror@plt+0x26b0>
  40420c:	mvn	w8, w0
  404210:	add	w9, w8, w22
  404214:	mov	w8, #0x1                   	// #1
  404218:	umulh	x10, x11, x8
  40421c:	cmp	xzr, x10
  404220:	b.ne	404230 <ferror@plt+0x2770>  // b.any
  404224:	adds	w9, w9, #0x1
  404228:	mul	x8, x8, x11
  40422c:	b.cc	404218 <ferror@plt+0x2758>  // b.lo, b.ul, b.last
  404230:	mov	w9, #0xa                   	// #10
  404234:	cmp	x28, #0xb
  404238:	b.cc	40424c <ferror@plt+0x278c>  // b.lo, b.ul, b.last
  40423c:	add	x9, x9, x9, lsl #2
  404240:	lsl	x9, x9, #1
  404244:	cmp	x9, x28
  404248:	b.cc	40423c <ferror@plt+0x277c>  // b.lo, b.ul, b.last
  40424c:	cmp	w27, #0x1
  404250:	b.lt	404264 <ferror@plt+0x27a4>  // b.tstop
  404254:	add	x9, x9, x9, lsl #2
  404258:	subs	w27, w27, #0x1
  40425c:	lsl	x9, x9, #1
  404260:	b.ne	404254 <ferror@plt+0x2794>  // b.any
  404264:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  404268:	mov	w12, #0x1                   	// #1
  40426c:	movk	x10, #0xcccd
  404270:	mov	w11, #0xa                   	// #10
  404274:	umulh	x13, x28, x10
  404278:	lsr	x13, x13, #3
  40427c:	add	x14, x12, x12, lsl #2
  404280:	msub	x15, x13, x11, x28
  404284:	lsl	x14, x14, #1
  404288:	cbz	x15, 40429c <ferror@plt+0x27dc>
  40428c:	udiv	x12, x9, x12
  404290:	udiv	x12, x12, x15
  404294:	udiv	x12, x8, x12
  404298:	add	x20, x12, x20
  40429c:	cmp	x28, #0x9
  4042a0:	mov	x28, x13
  4042a4:	mov	x12, x14
  4042a8:	b.hi	404274 <ferror@plt+0x27b4>  // b.pmore
  4042ac:	b	404170 <ferror@plt+0x26b0>
  4042b0:	mov	x2, xzr
  4042b4:	b	403f14 <ferror@plt+0x2454>
  4042b8:	stp	x29, x30, [sp, #-48]!
  4042bc:	stp	x20, x19, [sp, #32]
  4042c0:	mov	x20, x1
  4042c4:	mov	x19, x0
  4042c8:	str	x21, [sp, #16]
  4042cc:	mov	x29, sp
  4042d0:	cbz	x0, 404304 <ferror@plt+0x2844>
  4042d4:	ldrb	w21, [x19]
  4042d8:	mov	x8, x19
  4042dc:	cbz	w21, 404308 <ferror@plt+0x2848>
  4042e0:	bl	401910 <__ctype_b_loc@plt>
  4042e4:	ldr	x9, [x0]
  4042e8:	mov	x8, x19
  4042ec:	and	x10, x21, #0xff
  4042f0:	ldrh	w10, [x9, x10, lsl #1]
  4042f4:	tbz	w10, #11, 404308 <ferror@plt+0x2848>
  4042f8:	ldrb	w21, [x8, #1]!
  4042fc:	cbnz	w21, 4042ec <ferror@plt+0x282c>
  404300:	b	404308 <ferror@plt+0x2848>
  404304:	mov	x8, xzr
  404308:	cbz	x20, 404310 <ferror@plt+0x2850>
  40430c:	str	x8, [x20]
  404310:	cmp	x8, x19
  404314:	b.ls	404328 <ferror@plt+0x2868>  // b.plast
  404318:	ldrb	w8, [x8]
  40431c:	cmp	w8, #0x0
  404320:	cset	w0, eq  // eq = none
  404324:	b	40432c <ferror@plt+0x286c>
  404328:	mov	w0, wzr
  40432c:	ldp	x20, x19, [sp, #32]
  404330:	ldr	x21, [sp, #16]
  404334:	ldp	x29, x30, [sp], #48
  404338:	ret
  40433c:	stp	x29, x30, [sp, #-48]!
  404340:	stp	x20, x19, [sp, #32]
  404344:	mov	x20, x1
  404348:	mov	x19, x0
  40434c:	str	x21, [sp, #16]
  404350:	mov	x29, sp
  404354:	cbz	x0, 404388 <ferror@plt+0x28c8>
  404358:	ldrb	w21, [x19]
  40435c:	mov	x8, x19
  404360:	cbz	w21, 40438c <ferror@plt+0x28cc>
  404364:	bl	401910 <__ctype_b_loc@plt>
  404368:	ldr	x9, [x0]
  40436c:	mov	x8, x19
  404370:	and	x10, x21, #0xff
  404374:	ldrh	w10, [x9, x10, lsl #1]
  404378:	tbz	w10, #12, 40438c <ferror@plt+0x28cc>
  40437c:	ldrb	w21, [x8, #1]!
  404380:	cbnz	w21, 404370 <ferror@plt+0x28b0>
  404384:	b	40438c <ferror@plt+0x28cc>
  404388:	mov	x8, xzr
  40438c:	cbz	x20, 404394 <ferror@plt+0x28d4>
  404390:	str	x8, [x20]
  404394:	cmp	x8, x19
  404398:	b.ls	4043ac <ferror@plt+0x28ec>  // b.plast
  40439c:	ldrb	w8, [x8]
  4043a0:	cmp	w8, #0x0
  4043a4:	cset	w0, eq  // eq = none
  4043a8:	b	4043b0 <ferror@plt+0x28f0>
  4043ac:	mov	w0, wzr
  4043b0:	ldp	x20, x19, [sp, #32]
  4043b4:	ldr	x21, [sp, #16]
  4043b8:	ldp	x29, x30, [sp], #48
  4043bc:	ret
  4043c0:	sub	sp, sp, #0x110
  4043c4:	stp	x29, x30, [sp, #208]
  4043c8:	add	x29, sp, #0xd0
  4043cc:	mov	x8, #0xffffffffffffffd0    	// #-48
  4043d0:	mov	x9, sp
  4043d4:	sub	x10, x29, #0x50
  4043d8:	stp	x28, x23, [sp, #224]
  4043dc:	stp	x22, x21, [sp, #240]
  4043e0:	stp	x20, x19, [sp, #256]
  4043e4:	mov	x20, x1
  4043e8:	mov	x19, x0
  4043ec:	movk	x8, #0xff80, lsl #32
  4043f0:	add	x11, x29, #0x40
  4043f4:	add	x9, x9, #0x80
  4043f8:	add	x22, x10, #0x30
  4043fc:	mov	w23, #0xffffffd0            	// #-48
  404400:	stp	x2, x3, [x29, #-80]
  404404:	stp	x4, x5, [x29, #-64]
  404408:	stp	x6, x7, [x29, #-48]
  40440c:	stp	q1, q2, [sp, #16]
  404410:	stp	q3, q4, [sp, #48]
  404414:	str	q0, [sp]
  404418:	stp	q5, q6, [sp, #80]
  40441c:	str	q7, [sp, #112]
  404420:	stp	x9, x8, [x29, #-16]
  404424:	stp	x11, x22, [x29, #-32]
  404428:	tbnz	w23, #31, 404434 <ferror@plt+0x2974>
  40442c:	mov	w8, w23
  404430:	b	40444c <ferror@plt+0x298c>
  404434:	add	w8, w23, #0x8
  404438:	cmn	w23, #0x8
  40443c:	stur	w8, [x29, #-8]
  404440:	b.gt	40444c <ferror@plt+0x298c>
  404444:	add	x9, x22, w23, sxtw
  404448:	b	404458 <ferror@plt+0x2998>
  40444c:	ldur	x9, [x29, #-32]
  404450:	add	x10, x9, #0x8
  404454:	stur	x10, [x29, #-32]
  404458:	ldr	x1, [x9]
  40445c:	cbz	x1, 4044d4 <ferror@plt+0x2a14>
  404460:	tbnz	w8, #31, 40446c <ferror@plt+0x29ac>
  404464:	mov	w23, w8
  404468:	b	404484 <ferror@plt+0x29c4>
  40446c:	add	w23, w8, #0x8
  404470:	cmn	w8, #0x8
  404474:	stur	w23, [x29, #-8]
  404478:	b.gt	404484 <ferror@plt+0x29c4>
  40447c:	add	x8, x22, w8, sxtw
  404480:	b	404490 <ferror@plt+0x29d0>
  404484:	ldur	x8, [x29, #-32]
  404488:	add	x9, x8, #0x8
  40448c:	stur	x9, [x29, #-32]
  404490:	ldr	x21, [x8]
  404494:	cbz	x21, 4044d4 <ferror@plt+0x2a14>
  404498:	mov	x0, x19
  40449c:	bl	4018f0 <strcmp@plt>
  4044a0:	cbz	w0, 4044b8 <ferror@plt+0x29f8>
  4044a4:	mov	x0, x19
  4044a8:	mov	x1, x21
  4044ac:	bl	4018f0 <strcmp@plt>
  4044b0:	cbnz	w0, 404428 <ferror@plt+0x2968>
  4044b4:	b	4044bc <ferror@plt+0x29fc>
  4044b8:	mov	w0, #0x1                   	// #1
  4044bc:	ldp	x20, x19, [sp, #256]
  4044c0:	ldp	x22, x21, [sp, #240]
  4044c4:	ldp	x28, x23, [sp, #224]
  4044c8:	ldp	x29, x30, [sp, #208]
  4044cc:	add	sp, sp, #0x110
  4044d0:	ret
  4044d4:	adrp	x8, 417000 <ferror@plt+0x15540>
  4044d8:	ldr	w0, [x8, #568]
  4044dc:	adrp	x1, 406000 <ferror@plt+0x4540>
  4044e0:	add	x1, x1, #0x6a6
  4044e4:	mov	x2, x20
  4044e8:	mov	x3, x19
  4044ec:	bl	401a00 <errx@plt>
  4044f0:	cbz	x1, 404514 <ferror@plt+0x2a54>
  4044f4:	sxtb	w8, w2
  4044f8:	ldrsb	w9, [x0]
  4044fc:	cbz	w9, 404514 <ferror@plt+0x2a54>
  404500:	cmp	w8, w9
  404504:	b.eq	404518 <ferror@plt+0x2a58>  // b.none
  404508:	sub	x1, x1, #0x1
  40450c:	add	x0, x0, #0x1
  404510:	cbnz	x1, 4044f8 <ferror@plt+0x2a38>
  404514:	mov	x0, xzr
  404518:	ret
  40451c:	stp	x29, x30, [sp, #-32]!
  404520:	stp	x20, x19, [sp, #16]
  404524:	mov	x29, sp
  404528:	mov	x20, x1
  40452c:	mov	x19, x0
  404530:	bl	404570 <ferror@plt+0x2ab0>
  404534:	cmp	w0, w0, sxth
  404538:	b.ne	404548 <ferror@plt+0x2a88>  // b.any
  40453c:	ldp	x20, x19, [sp, #16]
  404540:	ldp	x29, x30, [sp], #32
  404544:	ret
  404548:	bl	401a50 <__errno_location@plt>
  40454c:	mov	w8, #0x22                  	// #34
  404550:	str	w8, [x0]
  404554:	adrp	x8, 417000 <ferror@plt+0x15540>
  404558:	ldr	w0, [x8, #568]
  40455c:	adrp	x1, 406000 <ferror@plt+0x4540>
  404560:	add	x1, x1, #0x6a6
  404564:	mov	x2, x20
  404568:	mov	x3, x19
  40456c:	bl	401aa0 <err@plt>
  404570:	stp	x29, x30, [sp, #-32]!
  404574:	stp	x20, x19, [sp, #16]
  404578:	mov	x29, sp
  40457c:	mov	x20, x1
  404580:	mov	x19, x0
  404584:	bl	404628 <ferror@plt+0x2b68>
  404588:	cmp	x0, w0, sxtw
  40458c:	b.ne	40459c <ferror@plt+0x2adc>  // b.any
  404590:	ldp	x20, x19, [sp, #16]
  404594:	ldp	x29, x30, [sp], #32
  404598:	ret
  40459c:	bl	401a50 <__errno_location@plt>
  4045a0:	mov	w8, #0x22                  	// #34
  4045a4:	str	w8, [x0]
  4045a8:	adrp	x8, 417000 <ferror@plt+0x15540>
  4045ac:	ldr	w0, [x8, #568]
  4045b0:	adrp	x1, 406000 <ferror@plt+0x4540>
  4045b4:	add	x1, x1, #0x6a6
  4045b8:	mov	x2, x20
  4045bc:	mov	x3, x19
  4045c0:	bl	401aa0 <err@plt>
  4045c4:	mov	w2, #0xa                   	// #10
  4045c8:	b	4045cc <ferror@plt+0x2b0c>
  4045cc:	stp	x29, x30, [sp, #-32]!
  4045d0:	stp	x20, x19, [sp, #16]
  4045d4:	mov	x29, sp
  4045d8:	mov	x20, x1
  4045dc:	mov	x19, x0
  4045e0:	bl	4046e4 <ferror@plt+0x2c24>
  4045e4:	cmp	w0, #0x10, lsl #12
  4045e8:	b.cs	4045f8 <ferror@plt+0x2b38>  // b.hs, b.nlast
  4045ec:	ldp	x20, x19, [sp, #16]
  4045f0:	ldp	x29, x30, [sp], #32
  4045f4:	ret
  4045f8:	bl	401a50 <__errno_location@plt>
  4045fc:	mov	w8, #0x22                  	// #34
  404600:	str	w8, [x0]
  404604:	adrp	x8, 417000 <ferror@plt+0x15540>
  404608:	ldr	w0, [x8, #568]
  40460c:	adrp	x1, 406000 <ferror@plt+0x4540>
  404610:	add	x1, x1, #0x6a6
  404614:	mov	x2, x20
  404618:	mov	x3, x19
  40461c:	bl	401aa0 <err@plt>
  404620:	mov	w2, #0x10                  	// #16
  404624:	b	4045cc <ferror@plt+0x2b0c>
  404628:	stp	x29, x30, [sp, #-48]!
  40462c:	mov	x29, sp
  404630:	str	x21, [sp, #16]
  404634:	stp	x20, x19, [sp, #32]
  404638:	mov	x20, x1
  40463c:	mov	x19, x0
  404640:	str	xzr, [x29, #24]
  404644:	bl	401a50 <__errno_location@plt>
  404648:	str	wzr, [x0]
  40464c:	cbz	x19, 40469c <ferror@plt+0x2bdc>
  404650:	ldrb	w8, [x19]
  404654:	cbz	w8, 40469c <ferror@plt+0x2bdc>
  404658:	mov	x21, x0
  40465c:	add	x1, x29, #0x18
  404660:	mov	w2, #0xa                   	// #10
  404664:	mov	x0, x19
  404668:	bl	4016f0 <strtoimax@plt>
  40466c:	ldr	w8, [x21]
  404670:	cbnz	w8, 4046b8 <ferror@plt+0x2bf8>
  404674:	ldr	x8, [x29, #24]
  404678:	cmp	x8, x19
  40467c:	b.eq	40469c <ferror@plt+0x2bdc>  // b.none
  404680:	cbz	x8, 40468c <ferror@plt+0x2bcc>
  404684:	ldrb	w8, [x8]
  404688:	cbnz	w8, 40469c <ferror@plt+0x2bdc>
  40468c:	ldp	x20, x19, [sp, #32]
  404690:	ldr	x21, [sp, #16]
  404694:	ldp	x29, x30, [sp], #48
  404698:	ret
  40469c:	adrp	x8, 417000 <ferror@plt+0x15540>
  4046a0:	ldr	w0, [x8, #568]
  4046a4:	adrp	x1, 406000 <ferror@plt+0x4540>
  4046a8:	add	x1, x1, #0x6a6
  4046ac:	mov	x2, x20
  4046b0:	mov	x3, x19
  4046b4:	bl	401a00 <errx@plt>
  4046b8:	adrp	x9, 417000 <ferror@plt+0x15540>
  4046bc:	ldr	w0, [x9, #568]
  4046c0:	cmp	w8, #0x22
  4046c4:	b.ne	4046a4 <ferror@plt+0x2be4>  // b.any
  4046c8:	adrp	x1, 406000 <ferror@plt+0x4540>
  4046cc:	add	x1, x1, #0x6a6
  4046d0:	mov	x2, x20
  4046d4:	mov	x3, x19
  4046d8:	bl	401aa0 <err@plt>
  4046dc:	mov	w2, #0xa                   	// #10
  4046e0:	b	4046e4 <ferror@plt+0x2c24>
  4046e4:	stp	x29, x30, [sp, #-32]!
  4046e8:	stp	x20, x19, [sp, #16]
  4046ec:	mov	x29, sp
  4046f0:	mov	x20, x1
  4046f4:	mov	x19, x0
  4046f8:	bl	404748 <ferror@plt+0x2c88>
  4046fc:	lsr	x8, x0, #32
  404700:	cbnz	x8, 404710 <ferror@plt+0x2c50>
  404704:	ldp	x20, x19, [sp, #16]
  404708:	ldp	x29, x30, [sp], #32
  40470c:	ret
  404710:	bl	401a50 <__errno_location@plt>
  404714:	mov	w8, #0x22                  	// #34
  404718:	str	w8, [x0]
  40471c:	adrp	x8, 417000 <ferror@plt+0x15540>
  404720:	ldr	w0, [x8, #568]
  404724:	adrp	x1, 406000 <ferror@plt+0x4540>
  404728:	add	x1, x1, #0x6a6
  40472c:	mov	x2, x20
  404730:	mov	x3, x19
  404734:	bl	401aa0 <err@plt>
  404738:	mov	w2, #0x10                  	// #16
  40473c:	b	4046e4 <ferror@plt+0x2c24>
  404740:	mov	w2, #0xa                   	// #10
  404744:	b	404748 <ferror@plt+0x2c88>
  404748:	sub	sp, sp, #0x40
  40474c:	stp	x29, x30, [sp, #16]
  404750:	stp	x22, x21, [sp, #32]
  404754:	stp	x20, x19, [sp, #48]
  404758:	add	x29, sp, #0x10
  40475c:	mov	w21, w2
  404760:	mov	x20, x1
  404764:	mov	x19, x0
  404768:	str	xzr, [sp, #8]
  40476c:	bl	401a50 <__errno_location@plt>
  404770:	str	wzr, [x0]
  404774:	cbz	x19, 4047c8 <ferror@plt+0x2d08>
  404778:	ldrb	w8, [x19]
  40477c:	cbz	w8, 4047c8 <ferror@plt+0x2d08>
  404780:	mov	x22, x0
  404784:	add	x1, sp, #0x8
  404788:	mov	x0, x19
  40478c:	mov	w2, w21
  404790:	bl	401890 <strtoumax@plt>
  404794:	ldr	w8, [x22]
  404798:	cbnz	w8, 4047e4 <ferror@plt+0x2d24>
  40479c:	ldr	x8, [sp, #8]
  4047a0:	cmp	x8, x19
  4047a4:	b.eq	4047c8 <ferror@plt+0x2d08>  // b.none
  4047a8:	cbz	x8, 4047b4 <ferror@plt+0x2cf4>
  4047ac:	ldrb	w8, [x8]
  4047b0:	cbnz	w8, 4047c8 <ferror@plt+0x2d08>
  4047b4:	ldp	x20, x19, [sp, #48]
  4047b8:	ldp	x22, x21, [sp, #32]
  4047bc:	ldp	x29, x30, [sp, #16]
  4047c0:	add	sp, sp, #0x40
  4047c4:	ret
  4047c8:	adrp	x8, 417000 <ferror@plt+0x15540>
  4047cc:	ldr	w0, [x8, #568]
  4047d0:	adrp	x1, 406000 <ferror@plt+0x4540>
  4047d4:	add	x1, x1, #0x6a6
  4047d8:	mov	x2, x20
  4047dc:	mov	x3, x19
  4047e0:	bl	401a00 <errx@plt>
  4047e4:	adrp	x9, 417000 <ferror@plt+0x15540>
  4047e8:	ldr	w0, [x9, #568]
  4047ec:	cmp	w8, #0x22
  4047f0:	b.ne	4047d0 <ferror@plt+0x2d10>  // b.any
  4047f4:	adrp	x1, 406000 <ferror@plt+0x4540>
  4047f8:	add	x1, x1, #0x6a6
  4047fc:	mov	x2, x20
  404800:	mov	x3, x19
  404804:	bl	401aa0 <err@plt>
  404808:	mov	w2, #0x10                  	// #16
  40480c:	b	404748 <ferror@plt+0x2c88>
  404810:	stp	x29, x30, [sp, #-48]!
  404814:	mov	x29, sp
  404818:	str	x21, [sp, #16]
  40481c:	stp	x20, x19, [sp, #32]
  404820:	mov	x20, x1
  404824:	mov	x19, x0
  404828:	str	xzr, [x29, #24]
  40482c:	bl	401a50 <__errno_location@plt>
  404830:	str	wzr, [x0]
  404834:	cbz	x19, 404880 <ferror@plt+0x2dc0>
  404838:	ldrb	w8, [x19]
  40483c:	cbz	w8, 404880 <ferror@plt+0x2dc0>
  404840:	mov	x21, x0
  404844:	add	x1, x29, #0x18
  404848:	mov	x0, x19
  40484c:	bl	401710 <strtod@plt>
  404850:	ldr	w8, [x21]
  404854:	cbnz	w8, 40489c <ferror@plt+0x2ddc>
  404858:	ldr	x8, [x29, #24]
  40485c:	cmp	x8, x19
  404860:	b.eq	404880 <ferror@plt+0x2dc0>  // b.none
  404864:	cbz	x8, 404870 <ferror@plt+0x2db0>
  404868:	ldrb	w8, [x8]
  40486c:	cbnz	w8, 404880 <ferror@plt+0x2dc0>
  404870:	ldp	x20, x19, [sp, #32]
  404874:	ldr	x21, [sp, #16]
  404878:	ldp	x29, x30, [sp], #48
  40487c:	ret
  404880:	adrp	x8, 417000 <ferror@plt+0x15540>
  404884:	ldr	w0, [x8, #568]
  404888:	adrp	x1, 406000 <ferror@plt+0x4540>
  40488c:	add	x1, x1, #0x6a6
  404890:	mov	x2, x20
  404894:	mov	x3, x19
  404898:	bl	401a00 <errx@plt>
  40489c:	adrp	x9, 417000 <ferror@plt+0x15540>
  4048a0:	ldr	w0, [x9, #568]
  4048a4:	cmp	w8, #0x22
  4048a8:	b.ne	404888 <ferror@plt+0x2dc8>  // b.any
  4048ac:	adrp	x1, 406000 <ferror@plt+0x4540>
  4048b0:	add	x1, x1, #0x6a6
  4048b4:	mov	x2, x20
  4048b8:	mov	x3, x19
  4048bc:	bl	401aa0 <err@plt>
  4048c0:	stp	x29, x30, [sp, #-48]!
  4048c4:	mov	x29, sp
  4048c8:	str	x21, [sp, #16]
  4048cc:	stp	x20, x19, [sp, #32]
  4048d0:	mov	x20, x1
  4048d4:	mov	x19, x0
  4048d8:	str	xzr, [x29, #24]
  4048dc:	bl	401a50 <__errno_location@plt>
  4048e0:	str	wzr, [x0]
  4048e4:	cbz	x19, 404934 <ferror@plt+0x2e74>
  4048e8:	ldrb	w8, [x19]
  4048ec:	cbz	w8, 404934 <ferror@plt+0x2e74>
  4048f0:	mov	x21, x0
  4048f4:	add	x1, x29, #0x18
  4048f8:	mov	w2, #0xa                   	// #10
  4048fc:	mov	x0, x19
  404900:	bl	401920 <strtol@plt>
  404904:	ldr	w8, [x21]
  404908:	cbnz	w8, 404950 <ferror@plt+0x2e90>
  40490c:	ldr	x8, [x29, #24]
  404910:	cmp	x8, x19
  404914:	b.eq	404934 <ferror@plt+0x2e74>  // b.none
  404918:	cbz	x8, 404924 <ferror@plt+0x2e64>
  40491c:	ldrb	w8, [x8]
  404920:	cbnz	w8, 404934 <ferror@plt+0x2e74>
  404924:	ldp	x20, x19, [sp, #32]
  404928:	ldr	x21, [sp, #16]
  40492c:	ldp	x29, x30, [sp], #48
  404930:	ret
  404934:	adrp	x8, 417000 <ferror@plt+0x15540>
  404938:	ldr	w0, [x8, #568]
  40493c:	adrp	x1, 406000 <ferror@plt+0x4540>
  404940:	add	x1, x1, #0x6a6
  404944:	mov	x2, x20
  404948:	mov	x3, x19
  40494c:	bl	401a00 <errx@plt>
  404950:	adrp	x9, 417000 <ferror@plt+0x15540>
  404954:	ldr	w0, [x9, #568]
  404958:	cmp	w8, #0x22
  40495c:	b.ne	40493c <ferror@plt+0x2e7c>  // b.any
  404960:	adrp	x1, 406000 <ferror@plt+0x4540>
  404964:	add	x1, x1, #0x6a6
  404968:	mov	x2, x20
  40496c:	mov	x3, x19
  404970:	bl	401aa0 <err@plt>
  404974:	stp	x29, x30, [sp, #-48]!
  404978:	mov	x29, sp
  40497c:	str	x21, [sp, #16]
  404980:	stp	x20, x19, [sp, #32]
  404984:	mov	x20, x1
  404988:	mov	x19, x0
  40498c:	str	xzr, [x29, #24]
  404990:	bl	401a50 <__errno_location@plt>
  404994:	str	wzr, [x0]
  404998:	cbz	x19, 4049e8 <ferror@plt+0x2f28>
  40499c:	ldrb	w8, [x19]
  4049a0:	cbz	w8, 4049e8 <ferror@plt+0x2f28>
  4049a4:	mov	x21, x0
  4049a8:	add	x1, x29, #0x18
  4049ac:	mov	w2, #0xa                   	// #10
  4049b0:	mov	x0, x19
  4049b4:	bl	4016a0 <strtoul@plt>
  4049b8:	ldr	w8, [x21]
  4049bc:	cbnz	w8, 404a04 <ferror@plt+0x2f44>
  4049c0:	ldr	x8, [x29, #24]
  4049c4:	cmp	x8, x19
  4049c8:	b.eq	4049e8 <ferror@plt+0x2f28>  // b.none
  4049cc:	cbz	x8, 4049d8 <ferror@plt+0x2f18>
  4049d0:	ldrb	w8, [x8]
  4049d4:	cbnz	w8, 4049e8 <ferror@plt+0x2f28>
  4049d8:	ldp	x20, x19, [sp, #32]
  4049dc:	ldr	x21, [sp, #16]
  4049e0:	ldp	x29, x30, [sp], #48
  4049e4:	ret
  4049e8:	adrp	x8, 417000 <ferror@plt+0x15540>
  4049ec:	ldr	w0, [x8, #568]
  4049f0:	adrp	x1, 406000 <ferror@plt+0x4540>
  4049f4:	add	x1, x1, #0x6a6
  4049f8:	mov	x2, x20
  4049fc:	mov	x3, x19
  404a00:	bl	401a00 <errx@plt>
  404a04:	adrp	x9, 417000 <ferror@plt+0x15540>
  404a08:	ldr	w0, [x9, #568]
  404a0c:	cmp	w8, #0x22
  404a10:	b.ne	4049f0 <ferror@plt+0x2f30>  // b.any
  404a14:	adrp	x1, 406000 <ferror@plt+0x4540>
  404a18:	add	x1, x1, #0x6a6
  404a1c:	mov	x2, x20
  404a20:	mov	x3, x19
  404a24:	bl	401aa0 <err@plt>
  404a28:	sub	sp, sp, #0x30
  404a2c:	stp	x20, x19, [sp, #32]
  404a30:	mov	x20, x1
  404a34:	add	x1, sp, #0x8
  404a38:	mov	x2, xzr
  404a3c:	stp	x29, x30, [sp, #16]
  404a40:	add	x29, sp, #0x10
  404a44:	mov	x19, x0
  404a48:	bl	403f14 <ferror@plt+0x2454>
  404a4c:	cbnz	w0, 404a64 <ferror@plt+0x2fa4>
  404a50:	ldr	x0, [sp, #8]
  404a54:	ldp	x20, x19, [sp, #32]
  404a58:	ldp	x29, x30, [sp, #16]
  404a5c:	add	sp, sp, #0x30
  404a60:	ret
  404a64:	bl	401a50 <__errno_location@plt>
  404a68:	adrp	x9, 417000 <ferror@plt+0x15540>
  404a6c:	ldr	w8, [x0]
  404a70:	ldr	w0, [x9, #568]
  404a74:	adrp	x1, 406000 <ferror@plt+0x4540>
  404a78:	add	x1, x1, #0x6a6
  404a7c:	mov	x2, x20
  404a80:	mov	x3, x19
  404a84:	cbnz	w8, 404a8c <ferror@plt+0x2fcc>
  404a88:	bl	401a00 <errx@plt>
  404a8c:	bl	401aa0 <err@plt>
  404a90:	stp	x29, x30, [sp, #-32]!
  404a94:	str	x19, [sp, #16]
  404a98:	mov	x19, x1
  404a9c:	mov	x1, x2
  404aa0:	mov	x29, sp
  404aa4:	bl	404810 <ferror@plt+0x2d50>
  404aa8:	adrp	x8, 406000 <ferror@plt+0x4540>
  404aac:	ldr	d1, [x8, #1664]
  404ab0:	fcvtzs	x8, d0
  404ab4:	scvtf	d2, x8
  404ab8:	fsub	d0, d0, d2
  404abc:	fmul	d0, d0, d1
  404ac0:	fcvtzs	x9, d0
  404ac4:	stp	x8, x9, [x19]
  404ac8:	ldr	x19, [sp, #16]
  404acc:	ldp	x29, x30, [sp], #32
  404ad0:	ret
  404ad4:	and	w8, w0, #0xf000
  404ad8:	sub	w8, w8, #0x1, lsl #12
  404adc:	lsr	w9, w8, #12
  404ae0:	cmp	w9, #0xb
  404ae4:	mov	w8, wzr
  404ae8:	b.hi	404b3c <ferror@plt+0x307c>  // b.pmore
  404aec:	adrp	x10, 406000 <ferror@plt+0x4540>
  404af0:	add	x10, x10, #0x688
  404af4:	adr	x11, 404b08 <ferror@plt+0x3048>
  404af8:	ldrb	w12, [x10, x9]
  404afc:	add	x11, x11, x12, lsl #2
  404b00:	mov	w9, #0x64                  	// #100
  404b04:	br	x11
  404b08:	mov	w9, #0x70                  	// #112
  404b0c:	b	404b34 <ferror@plt+0x3074>
  404b10:	mov	w9, #0x63                  	// #99
  404b14:	b	404b34 <ferror@plt+0x3074>
  404b18:	mov	w9, #0x62                  	// #98
  404b1c:	b	404b34 <ferror@plt+0x3074>
  404b20:	mov	w9, #0x6c                  	// #108
  404b24:	b	404b34 <ferror@plt+0x3074>
  404b28:	mov	w9, #0x73                  	// #115
  404b2c:	b	404b34 <ferror@plt+0x3074>
  404b30:	mov	w9, #0x2d                  	// #45
  404b34:	mov	w8, #0x1                   	// #1
  404b38:	strb	w9, [x1]
  404b3c:	tst	w0, #0x100
  404b40:	mov	w9, #0x72                  	// #114
  404b44:	mov	w10, #0x2d                  	// #45
  404b48:	add	x11, x1, x8
  404b4c:	mov	w12, #0x77                  	// #119
  404b50:	csel	w17, w10, w9, eq  // eq = none
  404b54:	tst	w0, #0x80
  404b58:	mov	w14, #0x53                  	// #83
  404b5c:	mov	w15, #0x73                  	// #115
  404b60:	mov	w16, #0x78                  	// #120
  404b64:	strb	w17, [x11]
  404b68:	csel	w17, w10, w12, eq  // eq = none
  404b6c:	tst	w0, #0x40
  404b70:	orr	x13, x8, #0x2
  404b74:	strb	w17, [x11, #1]
  404b78:	csel	w11, w15, w14, ne  // ne = any
  404b7c:	csel	w17, w16, w10, ne  // ne = any
  404b80:	tst	w0, #0x800
  404b84:	csel	w11, w17, w11, eq  // eq = none
  404b88:	add	x13, x13, x1
  404b8c:	tst	w0, #0x20
  404b90:	strb	w11, [x13]
  404b94:	csel	w11, w10, w9, eq  // eq = none
  404b98:	tst	w0, #0x10
  404b9c:	strb	w11, [x13, #1]
  404ba0:	csel	w11, w10, w12, eq  // eq = none
  404ba4:	tst	w0, #0x8
  404ba8:	csel	w14, w15, w14, ne  // ne = any
  404bac:	csel	w15, w16, w10, ne  // ne = any
  404bb0:	tst	w0, #0x400
  404bb4:	orr	x8, x8, #0x6
  404bb8:	csel	w14, w15, w14, eq  // eq = none
  404bbc:	tst	w0, #0x4
  404bc0:	add	x8, x8, x1
  404bc4:	csel	w9, w10, w9, eq  // eq = none
  404bc8:	tst	w0, #0x2
  404bcc:	mov	w17, #0x54                  	// #84
  404bd0:	strb	w11, [x13, #2]
  404bd4:	mov	w11, #0x74                  	// #116
  404bd8:	strb	w14, [x13, #3]
  404bdc:	strb	w9, [x8]
  404be0:	csel	w9, w10, w12, eq  // eq = none
  404be4:	tst	w0, #0x1
  404be8:	strb	w9, [x8, #1]
  404bec:	csel	w9, w11, w17, ne  // ne = any
  404bf0:	csel	w10, w16, w10, ne  // ne = any
  404bf4:	tst	w0, #0x200
  404bf8:	csel	w9, w10, w9, eq  // eq = none
  404bfc:	mov	x0, x1
  404c00:	strb	w9, [x8, #2]
  404c04:	strb	wzr, [x8, #3]
  404c08:	ret
  404c0c:	sub	sp, sp, #0x50
  404c10:	add	x8, sp, #0x8
  404c14:	stp	x29, x30, [sp, #48]
  404c18:	stp	x20, x19, [sp, #64]
  404c1c:	add	x29, sp, #0x30
  404c20:	tbz	w0, #1, 404c30 <ferror@plt+0x3170>
  404c24:	orr	x8, x8, #0x1
  404c28:	mov	w9, #0x20                  	// #32
  404c2c:	strb	w9, [sp, #8]
  404c30:	mov	x9, xzr
  404c34:	add	x10, x9, #0xa
  404c38:	lsr	x11, x1, x10
  404c3c:	cbz	x11, 404c54 <ferror@plt+0x3194>
  404c40:	cmp	x10, #0x33
  404c44:	mov	x9, x10
  404c48:	b.cc	404c34 <ferror@plt+0x3174>  // b.lo, b.ul, b.last
  404c4c:	mov	w9, #0x3c                  	// #60
  404c50:	b	404c58 <ferror@plt+0x3198>
  404c54:	cbz	w9, 404d0c <ferror@plt+0x324c>
  404c58:	mov	w10, #0x6667                	// #26215
  404c5c:	movk	w10, #0x6666, lsl #16
  404c60:	smull	x10, w9, w10
  404c64:	adrp	x11, 406000 <ferror@plt+0x4540>
  404c68:	lsr	x12, x10, #63
  404c6c:	asr	x10, x10, #34
  404c70:	add	x11, x11, #0x6af
  404c74:	add	w10, w10, w12
  404c78:	ldrb	w12, [x11, w10, sxtw]
  404c7c:	mov	x10, #0xffffffffffffffff    	// #-1
  404c80:	lsl	x10, x10, x9
  404c84:	mov	x11, x8
  404c88:	lsr	x19, x1, x9
  404c8c:	bic	x10, x1, x10
  404c90:	strb	w12, [x11], #1
  404c94:	tbz	w0, #0, 404cb0 <ferror@plt+0x31f0>
  404c98:	add	w12, w9, #0x9
  404c9c:	cmp	w12, #0x13
  404ca0:	b.cc	404cb0 <ferror@plt+0x31f0>  // b.lo, b.ul, b.last
  404ca4:	mov	w11, #0x4269                	// #17001
  404ca8:	sturh	w11, [x8, #1]
  404cac:	add	x11, x8, #0x3
  404cb0:	strb	wzr, [x11]
  404cb4:	cbz	x10, 404d84 <ferror@plt+0x32c4>
  404cb8:	sub	w8, w9, #0xa
  404cbc:	lsr	x8, x10, x8
  404cc0:	tbnz	w0, #2, 404cd8 <ferror@plt+0x3218>
  404cc4:	sub	x9, x8, #0x3b6
  404cc8:	cmp	x9, #0x64
  404ccc:	b.cs	404d1c <ferror@plt+0x325c>  // b.hs, b.nlast
  404cd0:	add	w19, w19, #0x1
  404cd4:	b	404d84 <ferror@plt+0x32c4>
  404cd8:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404cdc:	add	x8, x8, #0x5
  404ce0:	movk	x9, #0xcccd
  404ce4:	umulh	x10, x8, x9
  404ce8:	lsr	x20, x10, #3
  404cec:	mul	x9, x20, x9
  404cf0:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  404cf4:	ror	x9, x9, #1
  404cf8:	movk	x10, #0x1999, lsl #48
  404cfc:	cmp	x9, x10
  404d00:	b.ls	404d20 <ferror@plt+0x3260>  // b.plast
  404d04:	cbnz	x20, 404d40 <ferror@plt+0x3280>
  404d08:	b	404d84 <ferror@plt+0x32c4>
  404d0c:	mov	w9, #0x42                  	// #66
  404d10:	strh	w9, [x8]
  404d14:	mov	w19, w1
  404d18:	b	404d84 <ferror@plt+0x32c4>
  404d1c:	add	x8, x8, #0x32
  404d20:	mov	x9, #0xf5c3                	// #62915
  404d24:	movk	x9, #0x5c28, lsl #16
  404d28:	movk	x9, #0xc28f, lsl #32
  404d2c:	lsr	x8, x8, #2
  404d30:	movk	x9, #0x28f5, lsl #48
  404d34:	umulh	x8, x8, x9
  404d38:	lsr	x20, x8, #2
  404d3c:	cbz	x20, 404d84 <ferror@plt+0x32c4>
  404d40:	bl	401770 <localeconv@plt>
  404d44:	cbz	x0, 404d58 <ferror@plt+0x3298>
  404d48:	ldr	x4, [x0]
  404d4c:	cbz	x4, 404d58 <ferror@plt+0x3298>
  404d50:	ldrb	w8, [x4]
  404d54:	cbnz	w8, 404d60 <ferror@plt+0x32a0>
  404d58:	adrp	x4, 406000 <ferror@plt+0x4540>
  404d5c:	add	x4, x4, #0x6b7
  404d60:	adrp	x2, 406000 <ferror@plt+0x4540>
  404d64:	add	x2, x2, #0x6b9
  404d68:	add	x0, sp, #0x10
  404d6c:	add	x6, sp, #0x8
  404d70:	mov	w1, #0x20                  	// #32
  404d74:	mov	w3, w19
  404d78:	mov	x5, x20
  404d7c:	bl	401760 <snprintf@plt>
  404d80:	b	404da0 <ferror@plt+0x32e0>
  404d84:	adrp	x2, 406000 <ferror@plt+0x4540>
  404d88:	add	x2, x2, #0x6c3
  404d8c:	add	x0, sp, #0x10
  404d90:	add	x4, sp, #0x8
  404d94:	mov	w1, #0x20                  	// #32
  404d98:	mov	w3, w19
  404d9c:	bl	401760 <snprintf@plt>
  404da0:	add	x0, sp, #0x10
  404da4:	bl	401850 <strdup@plt>
  404da8:	ldp	x20, x19, [sp, #64]
  404dac:	ldp	x29, x30, [sp, #48]
  404db0:	add	sp, sp, #0x50
  404db4:	ret
  404db8:	stp	x29, x30, [sp, #-64]!
  404dbc:	stp	x24, x23, [sp, #16]
  404dc0:	stp	x22, x21, [sp, #32]
  404dc4:	stp	x20, x19, [sp, #48]
  404dc8:	mov	x29, sp
  404dcc:	cbz	x0, 404e80 <ferror@plt+0x33c0>
  404dd0:	mov	x19, x3
  404dd4:	mov	x9, x0
  404dd8:	mov	w0, #0xffffffff            	// #-1
  404ddc:	cbz	x3, 404e84 <ferror@plt+0x33c4>
  404de0:	mov	x20, x2
  404de4:	cbz	x2, 404e84 <ferror@plt+0x33c4>
  404de8:	mov	x21, x1
  404dec:	cbz	x1, 404e84 <ferror@plt+0x33c4>
  404df0:	ldrb	w10, [x9]
  404df4:	cbz	w10, 404e84 <ferror@plt+0x33c4>
  404df8:	mov	x23, xzr
  404dfc:	mov	x8, xzr
  404e00:	add	x22, x9, #0x1
  404e04:	cmp	x23, x20
  404e08:	b.cs	404e98 <ferror@plt+0x33d8>  // b.hs, b.nlast
  404e0c:	and	w11, w10, #0xff
  404e10:	ldrb	w10, [x22]
  404e14:	sub	x9, x22, #0x1
  404e18:	cmp	x8, #0x0
  404e1c:	csel	x8, x9, x8, eq  // eq = none
  404e20:	cmp	w11, #0x2c
  404e24:	csel	x9, x9, xzr, eq  // eq = none
  404e28:	cmp	w10, #0x0
  404e2c:	csel	x24, x22, x9, eq  // eq = none
  404e30:	cbz	x8, 404e6c <ferror@plt+0x33ac>
  404e34:	cbz	x24, 404e6c <ferror@plt+0x33ac>
  404e38:	subs	x1, x24, x8
  404e3c:	b.ls	404e80 <ferror@plt+0x33c0>  // b.plast
  404e40:	mov	x0, x8
  404e44:	blr	x19
  404e48:	cmn	w0, #0x1
  404e4c:	b.eq	404e80 <ferror@plt+0x33c0>  // b.none
  404e50:	str	w0, [x21, x23, lsl #2]
  404e54:	ldrb	w8, [x24]
  404e58:	add	x0, x23, #0x1
  404e5c:	cbz	w8, 404e84 <ferror@plt+0x33c4>
  404e60:	ldrb	w10, [x22]
  404e64:	mov	x8, xzr
  404e68:	b	404e70 <ferror@plt+0x33b0>
  404e6c:	mov	x0, x23
  404e70:	add	x22, x22, #0x1
  404e74:	mov	x23, x0
  404e78:	cbnz	w10, 404e04 <ferror@plt+0x3344>
  404e7c:	b	404e84 <ferror@plt+0x33c4>
  404e80:	mov	w0, #0xffffffff            	// #-1
  404e84:	ldp	x20, x19, [sp, #48]
  404e88:	ldp	x22, x21, [sp, #32]
  404e8c:	ldp	x24, x23, [sp, #16]
  404e90:	ldp	x29, x30, [sp], #64
  404e94:	ret
  404e98:	mov	w0, #0xfffffffe            	// #-2
  404e9c:	b	404e84 <ferror@plt+0x33c4>
  404ea0:	stp	x29, x30, [sp, #-32]!
  404ea4:	str	x19, [sp, #16]
  404ea8:	mov	x29, sp
  404eac:	cbz	x0, 404ed0 <ferror@plt+0x3410>
  404eb0:	mov	x19, x3
  404eb4:	mov	w8, #0xffffffff            	// #-1
  404eb8:	cbz	x3, 404ed4 <ferror@plt+0x3414>
  404ebc:	ldrb	w9, [x0]
  404ec0:	cbz	w9, 404ed4 <ferror@plt+0x3414>
  404ec4:	ldr	x8, [x19]
  404ec8:	cmp	x8, x2
  404ecc:	b.ls	404ee4 <ferror@plt+0x3424>  // b.plast
  404ed0:	mov	w8, #0xffffffff            	// #-1
  404ed4:	ldr	x19, [sp, #16]
  404ed8:	mov	w0, w8
  404edc:	ldp	x29, x30, [sp], #32
  404ee0:	ret
  404ee4:	cmp	w9, #0x2b
  404ee8:	b.ne	404ef4 <ferror@plt+0x3434>  // b.any
  404eec:	add	x0, x0, #0x1
  404ef0:	b	404efc <ferror@plt+0x343c>
  404ef4:	mov	x8, xzr
  404ef8:	str	xzr, [x19]
  404efc:	add	x1, x1, x8, lsl #2
  404f00:	sub	x2, x2, x8
  404f04:	mov	x3, x4
  404f08:	bl	404db8 <ferror@plt+0x32f8>
  404f0c:	mov	w8, w0
  404f10:	cmp	w0, #0x1
  404f14:	b.lt	404ed4 <ferror@plt+0x3414>  // b.tstop
  404f18:	ldr	x9, [x19]
  404f1c:	add	x9, x9, w8, uxtw
  404f20:	str	x9, [x19]
  404f24:	b	404ed4 <ferror@plt+0x3414>
  404f28:	stp	x29, x30, [sp, #-64]!
  404f2c:	mov	x8, x0
  404f30:	mov	w0, #0xffffffea            	// #-22
  404f34:	str	x23, [sp, #16]
  404f38:	stp	x22, x21, [sp, #32]
  404f3c:	stp	x20, x19, [sp, #48]
  404f40:	mov	x29, sp
  404f44:	cbz	x1, 404fe4 <ferror@plt+0x3524>
  404f48:	cbz	x8, 404fe4 <ferror@plt+0x3524>
  404f4c:	mov	x19, x2
  404f50:	cbz	x2, 404fe4 <ferror@plt+0x3524>
  404f54:	ldrb	w9, [x8]
  404f58:	cbz	w9, 404fe0 <ferror@plt+0x3520>
  404f5c:	mov	x20, x1
  404f60:	mov	x0, xzr
  404f64:	add	x21, x8, #0x1
  404f68:	mov	w22, #0x1                   	// #1
  404f6c:	mov	x8, x21
  404f70:	ldrb	w10, [x8], #-1
  404f74:	and	w9, w9, #0xff
  404f78:	cmp	x0, #0x0
  404f7c:	csel	x0, x8, x0, eq  // eq = none
  404f80:	cmp	w9, #0x2c
  404f84:	csel	x8, x8, xzr, eq  // eq = none
  404f88:	cmp	w10, #0x0
  404f8c:	mov	w9, w10
  404f90:	csel	x23, x21, x8, eq  // eq = none
  404f94:	cbz	x0, 404fd8 <ferror@plt+0x3518>
  404f98:	cbz	x23, 404fd8 <ferror@plt+0x3518>
  404f9c:	subs	x1, x23, x0
  404fa0:	b.ls	404ff8 <ferror@plt+0x3538>  // b.plast
  404fa4:	blr	x19
  404fa8:	tbnz	w0, #31, 404fe4 <ferror@plt+0x3524>
  404fac:	mov	w8, w0
  404fb0:	lsr	x8, x8, #3
  404fb4:	ldrb	w9, [x20, x8]
  404fb8:	and	w10, w0, #0x7
  404fbc:	lsl	w10, w22, w10
  404fc0:	orr	w9, w9, w10
  404fc4:	strb	w9, [x20, x8]
  404fc8:	ldrb	w8, [x23]
  404fcc:	cbz	w8, 404fe0 <ferror@plt+0x3520>
  404fd0:	ldrb	w9, [x21]
  404fd4:	mov	x0, xzr
  404fd8:	add	x21, x21, #0x1
  404fdc:	cbnz	w9, 404f6c <ferror@plt+0x34ac>
  404fe0:	mov	w0, wzr
  404fe4:	ldp	x20, x19, [sp, #48]
  404fe8:	ldp	x22, x21, [sp, #32]
  404fec:	ldr	x23, [sp, #16]
  404ff0:	ldp	x29, x30, [sp], #64
  404ff4:	ret
  404ff8:	mov	w0, #0xffffffff            	// #-1
  404ffc:	b	404fe4 <ferror@plt+0x3524>
  405000:	stp	x29, x30, [sp, #-48]!
  405004:	mov	x8, x0
  405008:	mov	w0, #0xffffffea            	// #-22
  40500c:	stp	x22, x21, [sp, #16]
  405010:	stp	x20, x19, [sp, #32]
  405014:	mov	x29, sp
  405018:	cbz	x1, 4050a4 <ferror@plt+0x35e4>
  40501c:	cbz	x8, 4050a4 <ferror@plt+0x35e4>
  405020:	mov	x19, x2
  405024:	cbz	x2, 4050a4 <ferror@plt+0x35e4>
  405028:	ldrb	w9, [x8]
  40502c:	cbz	w9, 4050a0 <ferror@plt+0x35e0>
  405030:	mov	x20, x1
  405034:	mov	x0, xzr
  405038:	add	x21, x8, #0x1
  40503c:	mov	x8, x21
  405040:	ldrb	w10, [x8], #-1
  405044:	and	w9, w9, #0xff
  405048:	cmp	x0, #0x0
  40504c:	csel	x0, x8, x0, eq  // eq = none
  405050:	cmp	w9, #0x2c
  405054:	csel	x8, x8, xzr, eq  // eq = none
  405058:	cmp	w10, #0x0
  40505c:	mov	w9, w10
  405060:	csel	x22, x21, x8, eq  // eq = none
  405064:	cbz	x0, 405098 <ferror@plt+0x35d8>
  405068:	cbz	x22, 405098 <ferror@plt+0x35d8>
  40506c:	subs	x1, x22, x0
  405070:	b.ls	4050b4 <ferror@plt+0x35f4>  // b.plast
  405074:	blr	x19
  405078:	tbnz	x0, #63, 4050a4 <ferror@plt+0x35e4>
  40507c:	ldr	x8, [x20]
  405080:	orr	x8, x8, x0
  405084:	str	x8, [x20]
  405088:	ldrb	w8, [x22]
  40508c:	cbz	w8, 4050a0 <ferror@plt+0x35e0>
  405090:	ldrb	w9, [x21]
  405094:	mov	x0, xzr
  405098:	add	x21, x21, #0x1
  40509c:	cbnz	w9, 40503c <ferror@plt+0x357c>
  4050a0:	mov	w0, wzr
  4050a4:	ldp	x20, x19, [sp, #32]
  4050a8:	ldp	x22, x21, [sp, #16]
  4050ac:	ldp	x29, x30, [sp], #48
  4050b0:	ret
  4050b4:	mov	w0, #0xffffffff            	// #-1
  4050b8:	b	4050a4 <ferror@plt+0x35e4>
  4050bc:	stp	x29, x30, [sp, #-64]!
  4050c0:	mov	x29, sp
  4050c4:	str	x23, [sp, #16]
  4050c8:	stp	x22, x21, [sp, #32]
  4050cc:	stp	x20, x19, [sp, #48]
  4050d0:	str	xzr, [x29, #24]
  4050d4:	cbz	x0, 4051ac <ferror@plt+0x36ec>
  4050d8:	mov	w21, w3
  4050dc:	mov	x19, x2
  4050e0:	mov	x23, x1
  4050e4:	mov	x22, x0
  4050e8:	str	w3, [x1]
  4050ec:	str	w3, [x2]
  4050f0:	bl	401a50 <__errno_location@plt>
  4050f4:	str	wzr, [x0]
  4050f8:	ldrb	w8, [x22]
  4050fc:	mov	x20, x0
  405100:	cmp	w8, #0x3a
  405104:	b.ne	405110 <ferror@plt+0x3650>  // b.any
  405108:	add	x21, x22, #0x1
  40510c:	b	40516c <ferror@plt+0x36ac>
  405110:	add	x1, x29, #0x18
  405114:	mov	w2, #0xa                   	// #10
  405118:	mov	x0, x22
  40511c:	bl	401920 <strtol@plt>
  405120:	str	w0, [x23]
  405124:	str	w0, [x19]
  405128:	ldr	x8, [x29, #24]
  40512c:	mov	w0, #0xffffffff            	// #-1
  405130:	cmp	x8, x22
  405134:	b.eq	4051ac <ferror@plt+0x36ec>  // b.none
  405138:	ldr	w9, [x20]
  40513c:	cbnz	w9, 4051ac <ferror@plt+0x36ec>
  405140:	cbz	x8, 4051ac <ferror@plt+0x36ec>
  405144:	ldrb	w9, [x8]
  405148:	cmp	w9, #0x2d
  40514c:	b.eq	405160 <ferror@plt+0x36a0>  // b.none
  405150:	cmp	w9, #0x3a
  405154:	b.ne	4051a8 <ferror@plt+0x36e8>  // b.any
  405158:	ldrb	w9, [x8, #1]
  40515c:	cbz	w9, 4051c0 <ferror@plt+0x3700>
  405160:	add	x21, x8, #0x1
  405164:	str	xzr, [x29, #24]
  405168:	str	wzr, [x20]
  40516c:	add	x1, x29, #0x18
  405170:	mov	w2, #0xa                   	// #10
  405174:	mov	x0, x21
  405178:	bl	401920 <strtol@plt>
  40517c:	str	w0, [x19]
  405180:	ldr	w8, [x20]
  405184:	mov	w0, #0xffffffff            	// #-1
  405188:	cbnz	w8, 4051ac <ferror@plt+0x36ec>
  40518c:	ldr	x8, [x29, #24]
  405190:	cbz	x8, 4051ac <ferror@plt+0x36ec>
  405194:	cmp	x8, x21
  405198:	mov	w0, #0xffffffff            	// #-1
  40519c:	b.eq	4051ac <ferror@plt+0x36ec>  // b.none
  4051a0:	ldrb	w8, [x8]
  4051a4:	cbnz	w8, 4051ac <ferror@plt+0x36ec>
  4051a8:	mov	w0, wzr
  4051ac:	ldp	x20, x19, [sp, #48]
  4051b0:	ldp	x22, x21, [sp, #32]
  4051b4:	ldr	x23, [sp, #16]
  4051b8:	ldp	x29, x30, [sp], #64
  4051bc:	ret
  4051c0:	str	w21, [x19]
  4051c4:	b	4051a8 <ferror@plt+0x36e8>
  4051c8:	sub	sp, sp, #0x40
  4051cc:	mov	w8, wzr
  4051d0:	stp	x29, x30, [sp, #16]
  4051d4:	str	x21, [sp, #32]
  4051d8:	stp	x20, x19, [sp, #48]
  4051dc:	add	x29, sp, #0x10
  4051e0:	cbz	x1, 405280 <ferror@plt+0x37c0>
  4051e4:	cbz	x0, 405280 <ferror@plt+0x37c0>
  4051e8:	mov	x20, x1
  4051ec:	add	x1, x29, #0x18
  4051f0:	bl	405298 <ferror@plt+0x37d8>
  4051f4:	mov	x19, x0
  4051f8:	add	x1, sp, #0x8
  4051fc:	mov	x0, x20
  405200:	bl	405298 <ferror@plt+0x37d8>
  405204:	ldr	x20, [x29, #24]
  405208:	ldr	x8, [sp, #8]
  40520c:	mov	x21, x0
  405210:	add	x9, x8, x20
  405214:	cmp	x9, #0x1
  405218:	b.eq	405224 <ferror@plt+0x3764>  // b.none
  40521c:	cbnz	x9, 405244 <ferror@plt+0x3784>
  405220:	b	40527c <ferror@plt+0x37bc>
  405224:	cbz	x19, 405234 <ferror@plt+0x3774>
  405228:	ldrb	w9, [x19]
  40522c:	cmp	w9, #0x2f
  405230:	b.eq	40527c <ferror@plt+0x37bc>  // b.none
  405234:	cbz	x21, 405274 <ferror@plt+0x37b4>
  405238:	ldrb	w9, [x21]
  40523c:	cmp	w9, #0x2f
  405240:	b.eq	40527c <ferror@plt+0x37bc>  // b.none
  405244:	cbz	x19, 405274 <ferror@plt+0x37b4>
  405248:	cbz	x21, 405274 <ferror@plt+0x37b4>
  40524c:	cmp	x20, x8
  405250:	b.ne	405274 <ferror@plt+0x37b4>  // b.any
  405254:	mov	x0, x19
  405258:	mov	x1, x21
  40525c:	mov	x2, x20
  405260:	bl	4017e0 <strncmp@plt>
  405264:	cbnz	w0, 405274 <ferror@plt+0x37b4>
  405268:	add	x0, x19, x20
  40526c:	add	x20, x21, x20
  405270:	b	4051ec <ferror@plt+0x372c>
  405274:	mov	w8, wzr
  405278:	b	405280 <ferror@plt+0x37c0>
  40527c:	mov	w8, #0x1                   	// #1
  405280:	ldp	x20, x19, [sp, #48]
  405284:	ldr	x21, [sp, #32]
  405288:	ldp	x29, x30, [sp, #16]
  40528c:	mov	w0, w8
  405290:	add	sp, sp, #0x40
  405294:	ret
  405298:	mov	x8, x0
  40529c:	str	xzr, [x1]
  4052a0:	mov	x0, x8
  4052a4:	cbz	x8, 4052d0 <ferror@plt+0x3810>
  4052a8:	ldrb	w8, [x0]
  4052ac:	cmp	w8, #0x2f
  4052b0:	b.ne	4052c8 <ferror@plt+0x3808>  // b.any
  4052b4:	mov	x8, x0
  4052b8:	ldrb	w9, [x8, #1]!
  4052bc:	cmp	w9, #0x2f
  4052c0:	b.eq	4052a0 <ferror@plt+0x37e0>  // b.none
  4052c4:	b	4052d4 <ferror@plt+0x3814>
  4052c8:	cbnz	w8, 4052d4 <ferror@plt+0x3814>
  4052cc:	mov	x0, xzr
  4052d0:	ret
  4052d4:	mov	w8, #0x1                   	// #1
  4052d8:	str	x8, [x1]
  4052dc:	ldrb	w9, [x0, x8]
  4052e0:	cbz	w9, 4052d0 <ferror@plt+0x3810>
  4052e4:	cmp	w9, #0x2f
  4052e8:	b.eq	4052d0 <ferror@plt+0x3810>  // b.none
  4052ec:	add	x8, x8, #0x1
  4052f0:	b	4052d8 <ferror@plt+0x3818>
  4052f4:	stp	x29, x30, [sp, #-64]!
  4052f8:	orr	x8, x0, x1
  4052fc:	stp	x24, x23, [sp, #16]
  405300:	stp	x22, x21, [sp, #32]
  405304:	stp	x20, x19, [sp, #48]
  405308:	mov	x29, sp
  40530c:	cbz	x8, 405340 <ferror@plt+0x3880>
  405310:	mov	x19, x1
  405314:	mov	x21, x0
  405318:	mov	x20, x2
  40531c:	cbz	x0, 40535c <ferror@plt+0x389c>
  405320:	cbz	x19, 405378 <ferror@plt+0x38b8>
  405324:	mov	x0, x21
  405328:	bl	4016b0 <strlen@plt>
  40532c:	mvn	x8, x0
  405330:	cmp	x8, x20
  405334:	b.cs	405380 <ferror@plt+0x38c0>  // b.hs, b.nlast
  405338:	mov	x22, xzr
  40533c:	b	4053bc <ferror@plt+0x38fc>
  405340:	adrp	x0, 405000 <ferror@plt+0x3540>
  405344:	add	x0, x0, #0xed2
  405348:	ldp	x20, x19, [sp, #48]
  40534c:	ldp	x22, x21, [sp, #32]
  405350:	ldp	x24, x23, [sp, #16]
  405354:	ldp	x29, x30, [sp], #64
  405358:	b	401850 <strdup@plt>
  40535c:	mov	x0, x19
  405360:	mov	x1, x20
  405364:	ldp	x20, x19, [sp, #48]
  405368:	ldp	x22, x21, [sp, #32]
  40536c:	ldp	x24, x23, [sp, #16]
  405370:	ldp	x29, x30, [sp], #64
  405374:	b	401990 <strndup@plt>
  405378:	mov	x0, x21
  40537c:	b	405348 <ferror@plt+0x3888>
  405380:	add	x24, x0, x20
  405384:	mov	x23, x0
  405388:	add	x0, x24, #0x1
  40538c:	bl	4017c0 <malloc@plt>
  405390:	mov	x22, x0
  405394:	cbz	x0, 4053bc <ferror@plt+0x38fc>
  405398:	mov	x0, x22
  40539c:	mov	x1, x21
  4053a0:	mov	x2, x23
  4053a4:	bl	401680 <memcpy@plt>
  4053a8:	add	x0, x22, x23
  4053ac:	mov	x1, x19
  4053b0:	mov	x2, x20
  4053b4:	bl	401680 <memcpy@plt>
  4053b8:	strb	wzr, [x22, x24]
  4053bc:	mov	x0, x22
  4053c0:	ldp	x20, x19, [sp, #48]
  4053c4:	ldp	x22, x21, [sp, #32]
  4053c8:	ldp	x24, x23, [sp, #16]
  4053cc:	ldp	x29, x30, [sp], #64
  4053d0:	ret
  4053d4:	stp	x29, x30, [sp, #-32]!
  4053d8:	stp	x20, x19, [sp, #16]
  4053dc:	mov	x19, x1
  4053e0:	mov	x20, x0
  4053e4:	mov	x29, sp
  4053e8:	cbz	x1, 4053fc <ferror@plt+0x393c>
  4053ec:	mov	x0, x19
  4053f0:	bl	4016b0 <strlen@plt>
  4053f4:	mov	x2, x0
  4053f8:	b	405400 <ferror@plt+0x3940>
  4053fc:	mov	x2, xzr
  405400:	mov	x0, x20
  405404:	mov	x1, x19
  405408:	ldp	x20, x19, [sp, #16]
  40540c:	ldp	x29, x30, [sp], #32
  405410:	b	4052f4 <ferror@plt+0x3834>
  405414:	sub	sp, sp, #0x120
  405418:	stp	x29, x30, [sp, #256]
  40541c:	add	x29, sp, #0x100
  405420:	add	x9, sp, #0x80
  405424:	mov	x10, sp
  405428:	mov	x11, #0xffffffffffffffd0    	// #-48
  40542c:	add	x8, x29, #0x20
  405430:	movk	x11, #0xff80, lsl #32
  405434:	add	x9, x9, #0x30
  405438:	add	x10, x10, #0x80
  40543c:	stp	x8, x9, [x29, #-32]
  405440:	stp	x10, x11, [x29, #-16]
  405444:	stp	q1, q2, [sp, #16]
  405448:	str	q0, [sp]
  40544c:	ldp	q0, q1, [x29, #-32]
  405450:	stp	x28, x19, [sp, #272]
  405454:	mov	x19, x0
  405458:	stp	x2, x3, [sp, #128]
  40545c:	sub	x0, x29, #0x28
  405460:	sub	x2, x29, #0x50
  405464:	stp	x4, x5, [sp, #144]
  405468:	stp	x6, x7, [sp, #160]
  40546c:	stp	q3, q4, [sp, #48]
  405470:	stp	q5, q6, [sp, #80]
  405474:	str	q7, [sp, #112]
  405478:	stp	q0, q1, [x29, #-80]
  40547c:	bl	401980 <vasprintf@plt>
  405480:	tbnz	w0, #31, 4054a8 <ferror@plt+0x39e8>
  405484:	ldur	x1, [x29, #-40]
  405488:	mov	w2, w0
  40548c:	mov	x0, x19
  405490:	bl	4052f4 <ferror@plt+0x3834>
  405494:	ldur	x8, [x29, #-40]
  405498:	mov	x19, x0
  40549c:	mov	x0, x8
  4054a0:	bl	401940 <free@plt>
  4054a4:	b	4054ac <ferror@plt+0x39ec>
  4054a8:	mov	x19, xzr
  4054ac:	mov	x0, x19
  4054b0:	ldp	x28, x19, [sp, #272]
  4054b4:	ldp	x29, x30, [sp, #256]
  4054b8:	add	sp, sp, #0x120
  4054bc:	ret
  4054c0:	stp	x29, x30, [sp, #-80]!
  4054c4:	stp	x24, x23, [sp, #32]
  4054c8:	stp	x22, x21, [sp, #48]
  4054cc:	stp	x20, x19, [sp, #64]
  4054d0:	ldr	x19, [x0]
  4054d4:	str	x25, [sp, #16]
  4054d8:	mov	x29, sp
  4054dc:	ldrb	w8, [x19]
  4054e0:	cbz	w8, 4055e0 <ferror@plt+0x3b20>
  4054e4:	mov	x20, x0
  4054e8:	mov	x22, x1
  4054ec:	mov	x0, x19
  4054f0:	mov	x1, x2
  4054f4:	mov	w23, w3
  4054f8:	mov	x21, x2
  4054fc:	bl	4019a0 <strspn@plt>
  405500:	add	x19, x19, x0
  405504:	ldrb	w25, [x19]
  405508:	cbz	x25, 4055dc <ferror@plt+0x3b1c>
  40550c:	cbz	w23, 405590 <ferror@plt+0x3ad0>
  405510:	cmp	w25, #0x3f
  405514:	b.hi	4055ac <ferror@plt+0x3aec>  // b.pmore
  405518:	mov	w8, #0x1                   	// #1
  40551c:	mov	x9, #0x1                   	// #1
  405520:	lsl	x8, x8, x25
  405524:	movk	x9, #0x84, lsl #32
  405528:	and	x8, x8, x9
  40552c:	cbz	x8, 4055ac <ferror@plt+0x3aec>
  405530:	add	x23, x19, #0x1
  405534:	add	x1, x29, #0x1c
  405538:	mov	x0, x23
  40553c:	strb	w25, [x29, #28]
  405540:	strb	wzr, [x29, #29]
  405544:	bl	405600 <ferror@plt+0x3b40>
  405548:	str	x0, [x22]
  40554c:	add	x8, x0, x19
  405550:	ldrb	w8, [x8, #1]
  405554:	cbz	w8, 4055dc <ferror@plt+0x3b1c>
  405558:	cmp	w8, w25
  40555c:	b.ne	4055dc <ferror@plt+0x3b1c>  // b.any
  405560:	add	x8, x0, x19
  405564:	ldrsb	w1, [x8, #2]
  405568:	mov	x24, x0
  40556c:	cbz	w1, 40557c <ferror@plt+0x3abc>
  405570:	mov	x0, x21
  405574:	bl	4019b0 <strchr@plt>
  405578:	cbz	x0, 4055dc <ferror@plt+0x3b1c>
  40557c:	add	x8, x19, x24
  405580:	add	x8, x8, #0x2
  405584:	str	x8, [x20]
  405588:	mov	x19, x23
  40558c:	b	4055e4 <ferror@plt+0x3b24>
  405590:	mov	x0, x19
  405594:	mov	x1, x21
  405598:	bl	401a10 <strcspn@plt>
  40559c:	add	x8, x19, x0
  4055a0:	str	x0, [x22]
  4055a4:	str	x8, [x20]
  4055a8:	b	4055e4 <ferror@plt+0x3b24>
  4055ac:	mov	x0, x19
  4055b0:	mov	x1, x21
  4055b4:	bl	405600 <ferror@plt+0x3b40>
  4055b8:	str	x0, [x22]
  4055bc:	add	x22, x19, x0
  4055c0:	ldrsb	w1, [x22]
  4055c4:	cbz	w1, 4055d4 <ferror@plt+0x3b14>
  4055c8:	mov	x0, x21
  4055cc:	bl	4019b0 <strchr@plt>
  4055d0:	cbz	x0, 4055dc <ferror@plt+0x3b1c>
  4055d4:	str	x22, [x20]
  4055d8:	b	4055e4 <ferror@plt+0x3b24>
  4055dc:	str	x19, [x20]
  4055e0:	mov	x19, xzr
  4055e4:	mov	x0, x19
  4055e8:	ldp	x20, x19, [sp, #64]
  4055ec:	ldp	x22, x21, [sp, #48]
  4055f0:	ldp	x24, x23, [sp, #32]
  4055f4:	ldr	x25, [sp, #16]
  4055f8:	ldp	x29, x30, [sp], #80
  4055fc:	ret
  405600:	stp	x29, x30, [sp, #-48]!
  405604:	stp	x20, x19, [sp, #32]
  405608:	ldrb	w9, [x0]
  40560c:	str	x21, [sp, #16]
  405610:	mov	x29, sp
  405614:	cbz	w9, 405670 <ferror@plt+0x3bb0>
  405618:	mov	x19, x1
  40561c:	mov	x21, xzr
  405620:	mov	w8, wzr
  405624:	add	x20, x0, #0x1
  405628:	cbz	w8, 405640 <ferror@plt+0x3b80>
  40562c:	mov	w8, wzr
  405630:	ldrb	w9, [x20, x21]
  405634:	add	x21, x21, #0x1
  405638:	cbnz	w9, 405628 <ferror@plt+0x3b68>
  40563c:	b	40566c <ferror@plt+0x3bac>
  405640:	and	w8, w9, #0xff
  405644:	cmp	w8, #0x5c
  405648:	b.ne	405654 <ferror@plt+0x3b94>  // b.any
  40564c:	mov	w8, #0x1                   	// #1
  405650:	b	405630 <ferror@plt+0x3b70>
  405654:	sxtb	w1, w9
  405658:	mov	x0, x19
  40565c:	bl	4019b0 <strchr@plt>
  405660:	cbz	x0, 40562c <ferror@plt+0x3b6c>
  405664:	mov	w8, wzr
  405668:	b	405678 <ferror@plt+0x3bb8>
  40566c:	b	405678 <ferror@plt+0x3bb8>
  405670:	mov	w8, wzr
  405674:	mov	w21, wzr
  405678:	sub	w8, w21, w8
  40567c:	ldp	x20, x19, [sp, #32]
  405680:	ldr	x21, [sp, #16]
  405684:	sxtw	x0, w8
  405688:	ldp	x29, x30, [sp], #48
  40568c:	ret
  405690:	stp	x29, x30, [sp, #-32]!
  405694:	str	x19, [sp, #16]
  405698:	mov	x19, x0
  40569c:	mov	x29, sp
  4056a0:	mov	x0, x19
  4056a4:	bl	401810 <fgetc@plt>
  4056a8:	cmp	w0, #0xa
  4056ac:	b.eq	4056c0 <ferror@plt+0x3c00>  // b.none
  4056b0:	cmn	w0, #0x1
  4056b4:	b.ne	4056a0 <ferror@plt+0x3be0>  // b.any
  4056b8:	mov	w0, #0x1                   	// #1
  4056bc:	b	4056c4 <ferror@plt+0x3c04>
  4056c0:	mov	w0, wzr
  4056c4:	ldr	x19, [sp, #16]
  4056c8:	ldp	x29, x30, [sp], #32
  4056cc:	ret
  4056d0:	stp	x29, x30, [sp, #-64]!
  4056d4:	mov	x29, sp
  4056d8:	stp	x19, x20, [sp, #16]
  4056dc:	adrp	x20, 416000 <ferror@plt+0x14540>
  4056e0:	add	x20, x20, #0xdf0
  4056e4:	stp	x21, x22, [sp, #32]
  4056e8:	adrp	x21, 416000 <ferror@plt+0x14540>
  4056ec:	add	x21, x21, #0xde8
  4056f0:	sub	x20, x20, x21
  4056f4:	mov	w22, w0
  4056f8:	stp	x23, x24, [sp, #48]
  4056fc:	mov	x23, x1
  405700:	mov	x24, x2
  405704:	bl	401648 <memcpy@plt-0x38>
  405708:	cmp	xzr, x20, asr #3
  40570c:	b.eq	405738 <ferror@plt+0x3c78>  // b.none
  405710:	asr	x20, x20, #3
  405714:	mov	x19, #0x0                   	// #0
  405718:	ldr	x3, [x21, x19, lsl #3]
  40571c:	mov	x2, x24
  405720:	add	x19, x19, #0x1
  405724:	mov	x1, x23
  405728:	mov	w0, w22
  40572c:	blr	x3
  405730:	cmp	x20, x19
  405734:	b.ne	405718 <ferror@plt+0x3c58>  // b.any
  405738:	ldp	x19, x20, [sp, #16]
  40573c:	ldp	x21, x22, [sp, #32]
  405740:	ldp	x23, x24, [sp, #48]
  405744:	ldp	x29, x30, [sp], #64
  405748:	ret
  40574c:	nop
  405750:	ret
  405754:	nop
  405758:	adrp	x2, 417000 <ferror@plt+0x15540>
  40575c:	mov	x1, #0x0                   	// #0
  405760:	ldr	x2, [x2, #560]
  405764:	b	401740 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405768 <.fini>:
  405768:	stp	x29, x30, [sp, #-16]!
  40576c:	mov	x29, sp
  405770:	ldp	x29, x30, [sp], #16
  405774:	ret
