
*** Running vivado
    with args -log topmodule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source topmodule.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source topmodule.tcl -notrace
Command: synth_design -top topmodule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21136 
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/floating_multiplier.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1268.184 ; gain = 85.238 ; free physical = 1277 ; free virtual = 21793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topmodule' [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/TopModule.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter WAIT1 bound to: 2'b01 
	Parameter WAIT2 bound to: 2'b10 
	Parameter RESULT bound to: 2'b11 
	Parameter Floating_X bound to: 2'b00 
	Parameter Floating_Y bound to: 2'b01 
	Parameter Fixed_X bound to: 2'b10 
	Parameter Fixed_Y bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'lookup2' [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/lut_fixed.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lookup2' (1#1) [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/lut_fixed.v:20]
WARNING: [Synth 8-689] width (32) of port connection 'inp' does not match port width (16) of module 'lookup2' [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/TopModule.v:37]
INFO: [Synth 8-6157] synthesizing module 'fixed_multi' [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/floating_multiplier.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fixed_multi' (2#1) [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/floating_multiplier.v:3]
INFO: [Synth 8-6157] synthesizing module 'lookup' [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/lut.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lookup' (3#1) [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/lut.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'inp' does not match port width (16) of module 'lookup' [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/TopModule.v:41]
INFO: [Synth 8-6157] synthesizing module 'float_multi' [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/floating_multiplier.v:51]
INFO: [Synth 8-6157] synthesizing module 'normalize' [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/floating_multiplier.v:43]
INFO: [Synth 8-6155] done synthesizing module 'normalize' (4#1) [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/floating_multiplier.v:43]
INFO: [Synth 8-6155] done synthesizing module 'float_multi' (5#1) [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/floating_multiplier.v:51]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/bin_to_bcd.v:3]
WARNING: [Synth 8-567] referenced signal 'rbin' should be on the sensitivity list [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/bin_to_bcd.v:27]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (6#1) [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/bin_to_bcd.v:3]
INFO: [Synth 8-6157] synthesizing module 'ssdDecode' [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/sevensegment_util.v:4]
	Parameter zero bound to: 7'b0000001 
	Parameter one bound to: 7'b1001111 
	Parameter two bound to: 7'b0010010 
	Parameter thr bound to: 7'b0000110 
	Parameter four bound to: 7'b1001100 
	Parameter five bound to: 7'b0100100 
	Parameter six bound to: 7'b0100000 
	Parameter svn bound to: 7'b0001111 
	Parameter eght bound to: 7'b0000000 
	Parameter nine bound to: 7'b0000100 
	Parameter A bound to: 7'b0001000 
	Parameter B bound to: 7'b1100000 
	Parameter C bound to: 7'b0110001 
	Parameter D bound to: 7'b1000010 
	Parameter E bound to: 7'b0110000 
	Parameter F bound to: 7'b0111000 
INFO: [Synth 8-6155] done synthesizing module 'ssdDecode' (7#1) [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/sevensegment_util.v:4]
INFO: [Synth 8-6157] synthesizing module 'ssd_cntr' [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/sevensegment_util.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ssd_cntr' (8#1) [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/sevensegment_util.v:43]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/debouncer.v:2]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (9#1) [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/debouncer.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/TopModule.v:141]
INFO: [Synth 8-6155] done synthesizing module 'topmodule' (10#1) [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/TopModule.v:3]
WARNING: [Synth 8-3917] design topmodule has port leds[14] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[13] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[12] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[11] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[10] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[9] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[8] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[7] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[6] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[5] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[4] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[3] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[2] driven by constant 0
WARNING: [Synth 8-3331] design normalize has unconnected port prdt[9]
WARNING: [Synth 8-3331] design normalize has unconnected port prdt[8]
WARNING: [Synth 8-3331] design normalize has unconnected port prdt[7]
WARNING: [Synth 8-3331] design normalize has unconnected port prdt[6]
WARNING: [Synth 8-3331] design normalize has unconnected port prdt[5]
WARNING: [Synth 8-3331] design normalize has unconnected port prdt[4]
WARNING: [Synth 8-3331] design normalize has unconnected port prdt[3]
WARNING: [Synth 8-3331] design normalize has unconnected port prdt[2]
WARNING: [Synth 8-3331] design normalize has unconnected port prdt[1]
WARNING: [Synth 8-3331] design normalize has unconnected port prdt[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1305.434 ; gain = 122.488 ; free physical = 1286 ; free virtual = 21802
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1305.434 ; gain = 122.488 ; free physical = 1279 ; free virtual = 21795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1305.434 ; gain = 122.488 ; free physical = 1279 ; free virtual = 21795
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/constrs_1/new/mult_constraints.xdc]
Finished Parsing XDC File [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/constrs_1/new/mult_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/constrs_1/new/mult_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topmodule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topmodule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1670.793 ; gain = 0.000 ; free physical = 1064 ; free virtual = 21580
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1670.793 ; gain = 487.848 ; free physical = 1145 ; free virtual = 21661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1670.793 ; gain = 487.848 ; free physical = 1145 ; free virtual = 21661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1670.793 ; gain = 487.848 ; free physical = 1146 ; free virtual = 21663
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'abcdefg_reg' [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/sevensegment_util.v:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1670.793 ; gain = 487.848 ; free physical = 1136 ; free virtual = 21653
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     24 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 22    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 2     
	  92 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module topmodule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module lookup2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  92 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fixed_multi 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     24 Bit       Adders := 1     
Module lookup 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	  92 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module normalize 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module float_multi 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module bin2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
Module ssd_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 11    
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP m, operation Mode is: A*B.
DSP Report: operator m is absorbed into DSP m.
DSP Report: Generating DSP m, operation Mode is: A*B.
DSP Report: operator m is absorbed into DSP m.
WARNING: [Synth 8-3917] design topmodule has port leds[14] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[13] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[12] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[11] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[10] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[9] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[8] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[7] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[6] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[5] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[4] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[3] driven by constant 0
WARNING: [Synth 8-3917] design topmodule has port leds[2] driven by constant 0
INFO: [Synth 8-3886] merging instance 'lutY/outReg_reg[15]' (FDE) to 'lutY/outReg_reg[14]'
INFO: [Synth 8-3886] merging instance 'lutX/outReg_reg[15]' (FDE) to 'lutX/outReg_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lutX/outReg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lutY/outReg_reg[14] )
INFO: [Synth 8-3886] merging instance 'lutfx/outReg_reg[10]' (FDE) to 'lutfx/outReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'lutfx/outReg_reg[13]' (FDE) to 'lutfx/outReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'lutfx/outReg_reg[11]' (FDE) to 'lutfx/outReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'lutfx/outReg_reg[12]' (FDE) to 'lutfx/outReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'lutfx/outReg_reg[8]' (FDE) to 'lutfx/outReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'lutfx/outReg_reg[15]' (FDE) to 'lutfx/outReg_reg[14]'
INFO: [Synth 8-3886] merging instance 'lutfx/outReg_reg[9]' (FDE) to 'lutfx/outReg_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lutfx/outReg_reg[14] )
INFO: [Synth 8-3886] merging instance 'lutfy/outReg_reg[10]' (FDE) to 'lutfy/outReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'lutfy/outReg_reg[13]' (FDE) to 'lutfy/outReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'lutfy/outReg_reg[11]' (FDE) to 'lutfy/outReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'lutfy/outReg_reg[12]' (FDE) to 'lutfy/outReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'lutfy/outReg_reg[8]' (FDE) to 'lutfy/outReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'lutfy/outReg_reg[15]' (FDE) to 'lutfy/outReg_reg[14]'
INFO: [Synth 8-3886] merging instance 'lutfy/outReg_reg[9]' (FDE) to 'lutfy/outReg_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lutfy/outReg_reg[14] )
WARNING: [Synth 8-3332] Sequential element (lutfx/outReg_reg[14]) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (lutfy/outReg_reg[14]) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (lutX/outReg_reg[14]) is unused and will be removed from module topmodule.
WARNING: [Synth 8-3332] Sequential element (lutY/outReg_reg[14]) is unused and will be removed from module topmodule.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1670.793 ; gain = 487.848 ; free physical = 1110 ; free virtual = 21629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|lookup2     | p_0_out    | 128x8         | LUT            | 
|lookup2     | p_0_out    | 128x8         | LUT            | 
|lookup      | p_0_out    | 128x14        | LUT            | 
|lookup      | p_0_out    | 128x14        | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|float_multi | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|float_multi | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/TopModule.v:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/TopModule.v:39]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1670.793 ; gain = 487.848 ; free physical = 939 ; free virtual = 21458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1670.793 ; gain = 487.848 ; free physical = 937 ; free virtual = 21456
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/TopModule.v:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.srcs/sources_1/new/TopModule.v:39]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1670.793 ; gain = 487.848 ; free physical = 934 ; free virtual = 21453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1670.793 ; gain = 487.848 ; free physical = 934 ; free virtual = 21453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1670.793 ; gain = 487.848 ; free physical = 934 ; free virtual = 21453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1670.793 ; gain = 487.848 ; free physical = 934 ; free virtual = 21453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1670.793 ; gain = 487.848 ; free physical = 934 ; free virtual = 21453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1670.793 ; gain = 487.848 ; free physical = 934 ; free virtual = 21453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1670.793 ; gain = 487.848 ; free physical = 934 ; free virtual = 21453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    28|
|3     |DSP48E1 |     2|
|4     |LUT1    |    18|
|5     |LUT2    |    50|
|6     |LUT3    |    40|
|7     |LUT4    |    56|
|8     |LUT5    |    93|
|9     |LUT6    |   179|
|10    |MUXF7   |    38|
|11    |MUXF8   |     3|
|12    |FDCE    |    68|
|13    |FDRE    |    22|
|14    |FDSE    |    24|
|15    |LDP     |    28|
|16    |IBUF    |    22|
|17    |OBUF    |    27|
+------+--------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |   699|
|2     |  db0           |debouncer     |     5|
|3     |  db1           |debouncer_0   |     5|
|4     |  db2           |debouncer_1   |     8|
|5     |  db3           |debouncer_2   |     6|
|6     |  fiX           |fixed_multi   |    51|
|7     |  fiY           |fixed_multi_3 |    69|
|8     |  flX           |float_multi   |    33|
|9     |  flY           |float_multi_4 |    16|
|10    |  lutX          |lookup        |    85|
|11    |  lutY          |lookup_5      |    67|
|12    |  lutfx         |lookup2       |    94|
|13    |  lutfy         |lookup2_6     |    94|
|14    |  ssdController |ssd_cntr      |    36|
|15    |  ssd_0         |ssdDecode     |     9|
|16    |  ssd_1         |ssdDecode_7   |     7|
|17    |  ssd_2         |ssdDecode_8   |     7|
|18    |  ssd_3         |ssdDecode_9   |     9|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1670.793 ; gain = 487.848 ; free physical = 934 ; free virtual = 21453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1670.793 ; gain = 122.488 ; free physical = 1005 ; free virtual = 21523
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1670.793 ; gain = 487.848 ; free physical = 1005 ; free virtual = 21523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LDP => LDPE: 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1697.824 ; gain = 515.016 ; free physical = 1003 ; free virtual = 21522
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/2017csb1108/Downloads/Polar-to-rectangular-verilog-master/multiplier/multiplier.runs/synth_1/topmodule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topmodule_utilization_synth.rpt -pb topmodule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1721.836 ; gain = 0.000 ; free physical = 1000 ; free virtual = 21519
INFO: [Common 17-206] Exiting Vivado at Tue Nov 27 14:40:19 2018...
