\hypertarget{class_xila___class_1_1_g_p_i_o___class}{}\doxysection{Xila\+\_\+\+Class\+::GPIO\+\_\+\+Class Class Reference}
\label{class_xila___class_1_1_g_p_i_o___class}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}


GPIO management class.  




{\ttfamily \#include $<$Core.\+hpp$>$}

\doxysubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a476ef78e4ebbbce44ae4bc5a82eb914b}{Digital\+\_\+\+States}} \+: uint8\+\_\+t \{ \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a476ef78e4ebbbce44ae4bc5a82eb914ba8e2f6845a0f1263573fa1f7351047757}{Low}} = LOW
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a476ef78e4ebbbce44ae4bc5a82eb914ba58d99dc2621426b9b22ee47becca04d1}{High}} = HIGH
 \}
\begin{DoxyCompactList}\small\item\em Digital IOs states. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfc}{Modes}} \+: uint8\+\_\+t \{ \newline
\mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca744a1c47f17384ceb34b3c686963cd75}{Input}} = 0x01
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcad19f97e127de37752a423ca8309dcdb2}{Output}} = 0x02
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca144491ba7170bb51a8d13457dff0f252}{Pull\+\_\+\+Up}} = 0x04
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcae103a76f9cc27b04c341da8343242864}{Input\+\_\+\+Pull\+\_\+\+Up}} = 0x05
, \newline
\mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca879615a66fb550387508041c6e1d1428}{Pull\+\_\+\+Down}} = 0x08
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcab23f38db1c99be10860ca250a0de03ff}{Input\+\_\+\+Pull\+\_\+\+Down}} = 0x09
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcaddc6ed829794710b0b2abffaf044f59a}{Open\+\_\+\+Drain}} = 0x10
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcaf4759436a568039e197216570f1d299a}{Output\+\_\+\+Open\+\_\+\+Drain}} = 0x12
, \newline
\mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcad6a1eb23eb80e84f5fca1d6e6f5f7da1}{Special}} = 0x\+F0
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcadbb78999341dde39ae503789ca600c7b}{Function\+\_\+1}} = 0x00
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca6fc55a47c4dd7d02a5cf13015f000261}{Function\+\_\+2}} = 0x20
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca45f1287a031f95b856af4e5177c1299c}{Function\+\_\+3}} = 0x40
, \newline
\mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcae8dc621aa284b13899edeb7e498056ef}{Function\+\_\+4}} = 0x60
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca3e005602b8354fce4940f5dd90b20676}{Function\+\_\+5}} = 0x80
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca4fee26c1f992cfe8476820a85a45c208}{Function\+\_\+6}} = 0x\+A0
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca0103143bffe62a5ce7991cab6c57e540}{Analog}} = 0x\+C0
 \}
\begin{DoxyCompactList}\small\item\em IOs modes. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014}{Interrupt\+\_\+\+Modes}} \+: uint8\+\_\+t \{ \newline
\mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a52c0aa4cd81d541c68eebd43af859d03}{Disabled}} = 0x00
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a708bba428e0bcd6db1054903303651f6}{Rising}} = 0x01
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a16219b7240b92b41289cd1acffb2dcca}{Falling}} = 0x02
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a5f3ad6926ebcda668893f054bb07fa20}{Change}} = 0x03
, \newline
\mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014ab67233c7464880e32cd06daab3936664}{On\+\_\+\+Low}} = 0x04
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014acdb8cf43b0dc1d8fab3e8df708ac6863}{On\+\_\+\+High}} = 0x05
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a61a25f35d146ce0ef056080ca65fc861}{On\+\_\+\+Low\+\_\+\+WE}} = 0x0C
, \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a495d2faef0d4809a30745c1e165ab218}{On\+\_\+\+High\+\_\+\+WE}} = 0x0D
 \}
\begin{DoxyCompactList}\small\item\em Interrupt modes. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_aa1e1263e2be3527f88d29ba716553b35}\label{class_xila___class_1_1_g_p_i_o___class_aa1e1263e2be3527f88d29ba716553b35}} 
\mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_aa1e1263e2be3527f88d29ba716553b35}{GPIO\+\_\+\+Class}} ()
\begin{DoxyCompactList}\small\item\em Construct a new \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_aa1e1263e2be3527f88d29ba716553b35}{Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+GPIO\+\_\+\+Class}} object. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a4d61aa3002e4d810c8446430ce979c2f}{Set\+\_\+\+Mode}} (uint8\+\_\+t Pin, uint8\+\_\+t Mode)
\begin{DoxyCompactList}\small\item\em Set GPIO mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_xila___class_a8d959952ae902a1d9caddcff96acc9ee}{Xila\+\_\+\+Class\+::\+Event}} \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a390fe5acf401820f1866d15286f5e3d0}{Valid\+\_\+\+Output\+\_\+\+Pin}} (uint8\+\_\+t Pin)
\begin{DoxyCompactList}\small\item\em Check if a GPIO is valid for output purpose. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_ae0884fdc33e1d1fd732381945b97431b}{Digital\+\_\+\+Write}} (uint8\+\_\+t Pin, uint8\+\_\+t \mbox{\hyperlink{class_xila___class_a97f78ce2a2da8c5879eb6568b4f74fe8}{State}})
\begin{DoxyCompactList}\small\item\em Set GPIO digital state. \end{DoxyCompactList}\item 
int16\+\_\+t \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_ac148f7cfbefb87451768ae29dc858ba3}{Digital\+\_\+\+Read}} (uint8\+\_\+t Pin)
\begin{DoxyCompactList}\small\item\em Read GPIO digital state. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_xila___class_a8d959952ae902a1d9caddcff96acc9ee}{Xila\+\_\+\+Class\+::\+Event}} \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a21d1f6d8fa83d00defbd9785f00347bc}{Valid\+\_\+\+Digital\+\_\+\+Pin}} (uint8\+\_\+t Pin)
\begin{DoxyCompactList}\small\item\em Check if a GPIO pin is suitable for digital signals. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a6c4bd630f11edcae695bbc70b26e3a03}{Analog\+\_\+\+Read}} (uint8\+\_\+t Pin)
\begin{DoxyCompactList}\small\item\em Read GPIO voltage value. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a8341f8743b3a8dae4f4101789e9e5e75}{Analog\+\_\+\+Read\+\_\+\+Milli\+\_\+\+Volts}} (uint8\+\_\+t Pin)
\begin{DoxyCompactList}\small\item\em Read GPIO voltage. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_ac1055a2b12728edf4f945d215b4591b9}{Set\+\_\+\+Voltage\+\_\+\+Reference\+\_\+\+Pin}} (uint8\+\_\+t Pin)
\begin{DoxyCompactList}\small\item\em Set voltage reference pin for for ADC measurements. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_ac892af21b737fcd2310cee112659a081}{Set\+\_\+\+Read\+\_\+\+Resolutions}} (uint8\+\_\+t Bits\+\_\+\+Resolution)
\begin{DoxyCompactList}\small\item\em Set read resolution of ADC measurements. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a8a74f82f1bb7b86a673a62192497b1dd}{Set\+\_\+\+Width}} (uint8\+\_\+t Bits\+\_\+\+Width)
\begin{DoxyCompactList}\small\item\em Set bit width of ADC measurements. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a17c712ca4f31f346ecd223e767213386}{Set\+\_\+\+Clock\+\_\+\+Divider}} (uint8\+\_\+t Clock\+\_\+\+Divider)
\begin{DoxyCompactList}\small\item\em Set clock divider. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a05d2b65a023a5eea8bc6d8f84579e711}{Set\+\_\+\+Attenuation}} (uint8\+\_\+t Attenuation)
\begin{DoxyCompactList}\small\item\em Set GPIOs attenuation for ADC measurements. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5bbef1476ad0d2b4979a6b02ca35e1e7}{Set\+\_\+\+Attenuation}} (uint8\+\_\+t Pin, uint8\+\_\+t Attenuation)
\begin{DoxyCompactList}\small\item\em Set GPIO attenuation for ADC measurements. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5e392a9291b7b6ecdbad9e2db3e6fcc1}{Attach\+\_\+\+Interrupt}} (uint8\+\_\+t Pin, void($\ast$Function\+\_\+\+Pointer)(void), int16\+\_\+t Mode)
\begin{DoxyCompactList}\small\item\em Set an interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_af3df535781f6106d1dfbe36f341ff4ca}{Attach\+\_\+\+Interrupt\+\_\+\+Argument}} (uint8\+\_\+t Pin, void($\ast$Function\+\_\+\+Pointer)(void $\ast$), void $\ast$Argument, int16\+\_\+t Mode)
\begin{DoxyCompactList}\small\item\em Set an interrupt with an argument passed to the hadling function. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a74ddd7b5e8d265dbff3b29b2a6b25eb1}{Detach\+\_\+\+Interrupt}} (uint8\+\_\+t Pin)
\begin{DoxyCompactList}\small\item\em Detach interrupt from a GPIO. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
GPIO management class. 

\doxysubsection{Member Enumeration Documentation}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a476ef78e4ebbbce44ae4bc5a82eb914b}\label{class_xila___class_1_1_g_p_i_o___class_a476ef78e4ebbbce44ae4bc5a82eb914b}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Digital\_States@{Digital\_States}}
\index{Digital\_States@{Digital\_States}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Digital\_States}{Digital\_States}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a476ef78e4ebbbce44ae4bc5a82eb914b}{Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Digital\+\_\+\+States}} \+: uint8\+\_\+t}



Digital IOs states. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{Low@{Low}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Low@{Low}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a476ef78e4ebbbce44ae4bc5a82eb914ba8e2f6845a0f1263573fa1f7351047757}\label{class_xila___class_1_1_g_p_i_o___class_a476ef78e4ebbbce44ae4bc5a82eb914ba8e2f6845a0f1263573fa1f7351047757}} 
Low&Low state. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{High@{High}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!High@{High}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a476ef78e4ebbbce44ae4bc5a82eb914ba58d99dc2621426b9b22ee47becca04d1}\label{class_xila___class_1_1_g_p_i_o___class_a476ef78e4ebbbce44ae4bc5a82eb914ba58d99dc2621426b9b22ee47becca04d1}} 
High&High state. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014}\label{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Interrupt\_Modes@{Interrupt\_Modes}}
\index{Interrupt\_Modes@{Interrupt\_Modes}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Interrupt\_Modes}{Interrupt\_Modes}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014}{Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Interrupt\+\_\+\+Modes}} \+: uint8\+\_\+t}



Interrupt modes. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{Disabled@{Disabled}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Disabled@{Disabled}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a52c0aa4cd81d541c68eebd43af859d03}\label{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a52c0aa4cd81d541c68eebd43af859d03}} 
Disabled&No interrupt. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Rising@{Rising}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Rising@{Rising}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a708bba428e0bcd6db1054903303651f6}\label{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a708bba428e0bcd6db1054903303651f6}} 
Rising&Triggered when signal rise. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Falling@{Falling}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Falling@{Falling}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a16219b7240b92b41289cd1acffb2dcca}\label{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a16219b7240b92b41289cd1acffb2dcca}} 
Falling&Triggered when signal fall. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Change@{Change}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Change@{Change}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a5f3ad6926ebcda668893f054bb07fa20}\label{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a5f3ad6926ebcda668893f054bb07fa20}} 
Change&Triggered when signal fall or rise. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{On\_Low@{On\_Low}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!On\_Low@{On\_Low}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014ab67233c7464880e32cd06daab3936664}\label{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014ab67233c7464880e32cd06daab3936664}} 
On\+\_\+\+Low&Triggered on low state. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{On\_High@{On\_High}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!On\_High@{On\_High}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014acdb8cf43b0dc1d8fab3e8df708ac6863}\label{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014acdb8cf43b0dc1d8fab3e8df708ac6863}} 
On\+\_\+\+High&Triggered on high state. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{On\_Low\_WE@{On\_Low\_WE}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!On\_Low\_WE@{On\_Low\_WE}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a61a25f35d146ce0ef056080ca65fc861}\label{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a61a25f35d146ce0ef056080ca65fc861}} 
On\+\_\+\+Low\+\_\+\+WE&Triggered on low state. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{On\_High\_WE@{On\_High\_WE}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!On\_High\_WE@{On\_High\_WE}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a495d2faef0d4809a30745c1e165ab218}\label{class_xila___class_1_1_g_p_i_o___class_acb2a4750713a181d8c988c524191b014a495d2faef0d4809a30745c1e165ab218}} 
On\+\_\+\+High\+\_\+\+WE&Triggered on high state. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfc}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfc}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Modes@{Modes}}
\index{Modes@{Modes}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Modes}{Modes}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfc}{Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Modes}} \+: uint8\+\_\+t}



IOs modes. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{Input@{Input}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Input@{Input}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca744a1c47f17384ceb34b3c686963cd75}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca744a1c47f17384ceb34b3c686963cd75}} 
Input&Input. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Output@{Output}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Output@{Output}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcad19f97e127de37752a423ca8309dcdb2}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcad19f97e127de37752a423ca8309dcdb2}} 
Output&Output. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Pull\_Up@{Pull\_Up}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Pull\_Up@{Pull\_Up}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca144491ba7170bb51a8d13457dff0f252}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca144491ba7170bb51a8d13457dff0f252}} 
Pull\+\_\+\+Up&Pull up resitor. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Input\_Pull\_Up@{Input\_Pull\_Up}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Input\_Pull\_Up@{Input\_Pull\_Up}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcae103a76f9cc27b04c341da8343242864}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcae103a76f9cc27b04c341da8343242864}} 
Input\+\_\+\+Pull\+\_\+\+Up&Input with a pull up resitor. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Pull\_Down@{Pull\_Down}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Pull\_Down@{Pull\_Down}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca879615a66fb550387508041c6e1d1428}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca879615a66fb550387508041c6e1d1428}} 
Pull\+\_\+\+Down&Pull down resitor. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Input\_Pull\_Down@{Input\_Pull\_Down}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Input\_Pull\_Down@{Input\_Pull\_Down}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcab23f38db1c99be10860ca250a0de03ff}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcab23f38db1c99be10860ca250a0de03ff}} 
Input\+\_\+\+Pull\+\_\+\+Down&Input with a pull down reistor. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Open\_Drain@{Open\_Drain}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Open\_Drain@{Open\_Drain}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcaddc6ed829794710b0b2abffaf044f59a}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcaddc6ed829794710b0b2abffaf044f59a}} 
Open\+\_\+\+Drain&Open drain (nothing connected). \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Output\_Open\_Drain@{Output\_Open\_Drain}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Output\_Open\_Drain@{Output\_Open\_Drain}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcaf4759436a568039e197216570f1d299a}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcaf4759436a568039e197216570f1d299a}} 
Output\+\_\+\+Open\+\_\+\+Drain&Output with open drain by default. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Special@{Special}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Special@{Special}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcad6a1eb23eb80e84f5fca1d6e6f5f7da1}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcad6a1eb23eb80e84f5fca1d6e6f5f7da1}} 
Special&Special. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Function\_1@{Function\_1}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Function\_1@{Function\_1}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcadbb78999341dde39ae503789ca600c7b}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcadbb78999341dde39ae503789ca600c7b}} 
Function\+\_\+1&Function 1. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Function\_2@{Function\_2}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Function\_2@{Function\_2}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca6fc55a47c4dd7d02a5cf13015f000261}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca6fc55a47c4dd7d02a5cf13015f000261}} 
Function\+\_\+2&Function 2. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Function\_3@{Function\_3}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Function\_3@{Function\_3}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca45f1287a031f95b856af4e5177c1299c}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca45f1287a031f95b856af4e5177c1299c}} 
Function\+\_\+3&Function 3. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Function\_4@{Function\_4}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Function\_4@{Function\_4}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcae8dc621aa284b13899edeb7e498056ef}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfcae8dc621aa284b13899edeb7e498056ef}} 
Function\+\_\+4&Function 4. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Function\_5@{Function\_5}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Function\_5@{Function\_5}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca3e005602b8354fce4940f5dd90b20676}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca3e005602b8354fce4940f5dd90b20676}} 
Function\+\_\+5&Function 5. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Function\_6@{Function\_6}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Function\_6@{Function\_6}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca4fee26c1f992cfe8476820a85a45c208}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca4fee26c1f992cfe8476820a85a45c208}} 
Function\+\_\+6&Function 6. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Analog@{Analog}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Analog@{Analog}}}\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca0103143bffe62a5ce7991cab6c57e540}\label{class_xila___class_1_1_g_p_i_o___class_a5f8475f7571a2b465d633353d8fcdbfca0103143bffe62a5ce7991cab6c57e540}} 
Analog&Analog. \\
\hline

\end{DoxyEnumFields}


\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a6c4bd630f11edcae695bbc70b26e3a03}\label{class_xila___class_1_1_g_p_i_o___class_a6c4bd630f11edcae695bbc70b26e3a03}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Analog\_Read@{Analog\_Read}}
\index{Analog\_Read@{Analog\_Read}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Analog\_Read()}{Analog\_Read()}}
{\footnotesize\ttfamily uint16\+\_\+t Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Analog\+\_\+\+Read (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{Pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Read GPIO voltage value. 


\begin{DoxyParams}{Parameters}
{\em Pin} & Involved GPIO. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
uint16\+\_\+t GPIO voltage value (between 0 and 4095). 
\end{DoxyReturn}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a8341f8743b3a8dae4f4101789e9e5e75}\label{class_xila___class_1_1_g_p_i_o___class_a8341f8743b3a8dae4f4101789e9e5e75}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Analog\_Read\_Milli\_Volts@{Analog\_Read\_Milli\_Volts}}
\index{Analog\_Read\_Milli\_Volts@{Analog\_Read\_Milli\_Volts}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Analog\_Read\_Milli\_Volts()}{Analog\_Read\_Milli\_Volts()}}
{\footnotesize\ttfamily uint32\+\_\+t Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Analog\+\_\+\+Read\+\_\+\+Milli\+\_\+\+Volts (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{Pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Read GPIO voltage. 


\begin{DoxyParams}{Parameters}
{\em Pin} & Involved GPIO. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
uint32\+\_\+t GPIO voltage value in millivolts. 
\end{DoxyReturn}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5e392a9291b7b6ecdbad9e2db3e6fcc1}\label{class_xila___class_1_1_g_p_i_o___class_a5e392a9291b7b6ecdbad9e2db3e6fcc1}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Attach\_Interrupt@{Attach\_Interrupt}}
\index{Attach\_Interrupt@{Attach\_Interrupt}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Attach\_Interrupt()}{Attach\_Interrupt()}}
{\footnotesize\ttfamily void Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Attach\+\_\+\+Interrupt (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{Pin,  }\item[{void($\ast$)(void)}]{Function\+\_\+\+Pointer,  }\item[{int16\+\_\+t}]{Mode }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Set an interrupt. 


\begin{DoxyParams}[1]{Parameters}
 & {\em Pin} & Involved GPIO. \\
\hline
\mbox{\texttt{ in}}  & {\em Function\+\_\+\+Pointer} & Function pointer. \\
\hline
 & {\em Mode} & Interrupt mode. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_af3df535781f6106d1dfbe36f341ff4ca}\label{class_xila___class_1_1_g_p_i_o___class_af3df535781f6106d1dfbe36f341ff4ca}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Attach\_Interrupt\_Argument@{Attach\_Interrupt\_Argument}}
\index{Attach\_Interrupt\_Argument@{Attach\_Interrupt\_Argument}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Attach\_Interrupt\_Argument()}{Attach\_Interrupt\_Argument()}}
{\footnotesize\ttfamily void Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Attach\+\_\+\+Interrupt\+\_\+\+Argument (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{Pin,  }\item[{void($\ast$)(void $\ast$)}]{Function\+\_\+\+Pointer,  }\item[{void $\ast$}]{Argument,  }\item[{int16\+\_\+t}]{Mode }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Set an interrupt with an argument passed to the hadling function. 


\begin{DoxyParams}{Parameters}
{\em Pin} & Involved GPIO. \\
\hline
{\em Function\+\_\+\+Pointer} & Function pointer. \\
\hline
{\em Argument} & Argument passed to the function. \\
\hline
{\em Mode} & Interrupt mode. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a74ddd7b5e8d265dbff3b29b2a6b25eb1}\label{class_xila___class_1_1_g_p_i_o___class_a74ddd7b5e8d265dbff3b29b2a6b25eb1}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Detach\_Interrupt@{Detach\_Interrupt}}
\index{Detach\_Interrupt@{Detach\_Interrupt}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Detach\_Interrupt()}{Detach\_Interrupt()}}
{\footnotesize\ttfamily void Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Detach\+\_\+\+Interrupt (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{Pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Detach interrupt from a GPIO. 


\begin{DoxyParams}{Parameters}
{\em Pin} & Involved GPIO. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_ac148f7cfbefb87451768ae29dc858ba3}\label{class_xila___class_1_1_g_p_i_o___class_ac148f7cfbefb87451768ae29dc858ba3}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Digital\_Read@{Digital\_Read}}
\index{Digital\_Read@{Digital\_Read}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Digital\_Read()}{Digital\_Read()}}
{\footnotesize\ttfamily int16\+\_\+t Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Digital\+\_\+\+Read (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{Pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Read GPIO digital state. 


\begin{DoxyParams}{Parameters}
{\em Pin} & Involved GPIO. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
int16\+\_\+t GPIO state. 
\end{DoxyReturn}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_ae0884fdc33e1d1fd732381945b97431b}\label{class_xila___class_1_1_g_p_i_o___class_ae0884fdc33e1d1fd732381945b97431b}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Digital\_Write@{Digital\_Write}}
\index{Digital\_Write@{Digital\_Write}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Digital\_Write()}{Digital\_Write()}}
{\footnotesize\ttfamily void Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Digital\+\_\+\+Write (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{Pin,  }\item[{uint8\+\_\+t}]{State }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Set GPIO digital state. 


\begin{DoxyParams}{Parameters}
{\em Pin} & Involved GPIO. \\
\hline
{\em State} & GPIO state to set. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a05d2b65a023a5eea8bc6d8f84579e711}\label{class_xila___class_1_1_g_p_i_o___class_a05d2b65a023a5eea8bc6d8f84579e711}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Set\_Attenuation@{Set\_Attenuation}}
\index{Set\_Attenuation@{Set\_Attenuation}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Set\_Attenuation()}{Set\_Attenuation()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Set\+\_\+\+Attenuation (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{Attenuation }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Set GPIOs attenuation for ADC measurements. 


\begin{DoxyParams}{Parameters}
{\em Attenuation} & Attenuation. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a5bbef1476ad0d2b4979a6b02ca35e1e7}\label{class_xila___class_1_1_g_p_i_o___class_a5bbef1476ad0d2b4979a6b02ca35e1e7}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Set\_Attenuation@{Set\_Attenuation}}
\index{Set\_Attenuation@{Set\_Attenuation}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Set\_Attenuation()}{Set\_Attenuation()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Set\+\_\+\+Attenuation (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{Pin,  }\item[{uint8\+\_\+t}]{Attenuation }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Set GPIO attenuation for ADC measurements. 


\begin{DoxyParams}{Parameters}
{\em Pin} & Involved GPIO. \\
\hline
{\em Attenuation} & Attenuation. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a17c712ca4f31f346ecd223e767213386}\label{class_xila___class_1_1_g_p_i_o___class_a17c712ca4f31f346ecd223e767213386}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Set\_Clock\_Divider@{Set\_Clock\_Divider}}
\index{Set\_Clock\_Divider@{Set\_Clock\_Divider}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Set\_Clock\_Divider()}{Set\_Clock\_Divider()}}
{\footnotesize\ttfamily void Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Set\+\_\+\+Clock\+\_\+\+Divider (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{Clock\+\_\+\+Divider }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Set clock divider. 


\begin{DoxyParams}{Parameters}
{\em Clock\+\_\+\+Divider} & Clock divider. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a4d61aa3002e4d810c8446430ce979c2f}\label{class_xila___class_1_1_g_p_i_o___class_a4d61aa3002e4d810c8446430ce979c2f}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Set\_Mode@{Set\_Mode}}
\index{Set\_Mode@{Set\_Mode}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Set\_Mode()}{Set\_Mode()}}
{\footnotesize\ttfamily void Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Set\+\_\+\+Mode (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{Pin,  }\item[{uint8\+\_\+t}]{Mode }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Set GPIO mode. 


\begin{DoxyParams}{Parameters}
{\em Pin} & Involved GPIO. \\
\hline
{\em Mode} & Mode. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_ac892af21b737fcd2310cee112659a081}\label{class_xila___class_1_1_g_p_i_o___class_ac892af21b737fcd2310cee112659a081}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Set\_Read\_Resolutions@{Set\_Read\_Resolutions}}
\index{Set\_Read\_Resolutions@{Set\_Read\_Resolutions}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Set\_Read\_Resolutions()}{Set\_Read\_Resolutions()}}
{\footnotesize\ttfamily void Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Set\+\_\+\+Read\+\_\+\+Resolutions (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{Bits\+\_\+\+Resolution }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Set read resolution of ADC measurements. 


\begin{DoxyParams}{Parameters}
{\em Bits\+\_\+\+Resolution} & Bit resolution. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_ac1055a2b12728edf4f945d215b4591b9}\label{class_xila___class_1_1_g_p_i_o___class_ac1055a2b12728edf4f945d215b4591b9}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Set\_Voltage\_Reference\_Pin@{Set\_Voltage\_Reference\_Pin}}
\index{Set\_Voltage\_Reference\_Pin@{Set\_Voltage\_Reference\_Pin}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Set\_Voltage\_Reference\_Pin()}{Set\_Voltage\_Reference\_Pin()}}
{\footnotesize\ttfamily void Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Set\+\_\+\+Voltage\+\_\+\+Reference\+\_\+\+Pin (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{Pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Set voltage reference pin for for ADC measurements. 


\begin{DoxyParams}{Parameters}
{\em Pin} & Involved GPIO. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a8a74f82f1bb7b86a673a62192497b1dd}\label{class_xila___class_1_1_g_p_i_o___class_a8a74f82f1bb7b86a673a62192497b1dd}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Set\_Width@{Set\_Width}}
\index{Set\_Width@{Set\_Width}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Set\_Width()}{Set\_Width()}}
{\footnotesize\ttfamily void Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Set\+\_\+\+Width (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{Bits\+\_\+\+Width }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Set bit width of ADC measurements. 


\begin{DoxyParams}{Parameters}
{\em Bits\+\_\+\+Width} & Bit width. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a21d1f6d8fa83d00defbd9785f00347bc}\label{class_xila___class_1_1_g_p_i_o___class_a21d1f6d8fa83d00defbd9785f00347bc}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Valid\_Digital\_Pin@{Valid\_Digital\_Pin}}
\index{Valid\_Digital\_Pin@{Valid\_Digital\_Pin}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Valid\_Digital\_Pin()}{Valid\_Digital\_Pin()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_xila___class_a8d959952ae902a1d9caddcff96acc9ee}{Xila\+\_\+\+Class\+::\+Event}} Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Valid\+\_\+\+Digital\+\_\+\+Pin (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{Pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Check if a GPIO pin is suitable for digital signals. 


\begin{DoxyParams}{Parameters}
{\em Pin} & Involved GPIO. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
\mbox{\hyperlink{class_xila___class_a8d959952ae902a1d9caddcff96acc9ee}{Xila\+\_\+\+Class\+::\+Event}} ~\newline
 
\end{DoxyReturn}
\mbox{\Hypertarget{class_xila___class_1_1_g_p_i_o___class_a390fe5acf401820f1866d15286f5e3d0}\label{class_xila___class_1_1_g_p_i_o___class_a390fe5acf401820f1866d15286f5e3d0}} 
\index{Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}!Valid\_Output\_Pin@{Valid\_Output\_Pin}}
\index{Valid\_Output\_Pin@{Valid\_Output\_Pin}!Xila\_Class::GPIO\_Class@{Xila\_Class::GPIO\_Class}}
\doxysubsubsection{\texorpdfstring{Valid\_Output\_Pin()}{Valid\_Output\_Pin()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_xila___class_a8d959952ae902a1d9caddcff96acc9ee}{Xila\+\_\+\+Class\+::\+Event}} Xila\+\_\+\+Class\+::\+GPIO\+\_\+\+Class\+::\+Valid\+\_\+\+Output\+\_\+\+Pin (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{Pin }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Check if a GPIO is valid for output purpose. 


\begin{DoxyParams}{Parameters}
{\em Pin} & Involved GPIO. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
\mbox{\hyperlink{class_xila___class_a8d959952ae902a1d9caddcff96acc9ee}{Xila\+\_\+\+Class\+::\+Event}} ~\newline
 
\end{DoxyReturn}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/alixa/github/\+Xila Embedded/\+Code/lib/\+Xila/include/\+Core/\mbox{\hyperlink{_core_8hpp}{Core.\+hpp}}\item 
C\+:/\+Users/alixa/github/\+Xila Embedded/\+Code/lib/\+Xila/include/\+Core/\+Abstraction/\mbox{\hyperlink{_g_p_i_o_8hpp}{GPIO.\+hpp}}\item 
C\+:/\+Users/alixa/github/\+Xila Embedded/\+Code/lib/\+Xila/src/\+Core/\+Abstraction/\mbox{\hyperlink{_g_p_i_o_8cpp}{GPIO.\+cpp}}\end{DoxyCompactItemize}
