{
  "title": "Introduction to High-Level Synthesis (HLS) in Data Acquisition Systems",
  "link": "https://go.teledynelecroy.com/hls_IEEE_webinar_invitation",
  "description": "\n<img src=\"https://spectrum.ieee.org/media-library/image.png?id=28133682&width=980\"/><br/><br/><p>High-level synthesis (HLS) is used to develop firmware for field-programmable gate arrays (FPGAs) in languages such as C. </p><p>Join Teledyne SP Devices for an introductory webinar on HLS in the context of high-performance digitizers.</p><p><a href=\"https://go.teledynelecroy.com/hls_IEEE_webinar_invitation\" target=\"_blank\">Register now for this free webinar!</a></p><hr/><p><span></span></p><p><strong>Topics covered in this webinar:</strong></p><ul><li>Benefits of onboard FPGA signal processing</li><li>FPGA architecture and development basics</li><li>Programming languages and development tools</li><li>Application areas and signal processing examples</li></ul><p><strong>Who should attend? </strong></p><p><strong></strong>Developers that want to learn more about the possibilities and benefits of onboard digital signal processing in high-performance digitizers.</p><p><strong>What attendees will learn? </strong></p><p><strong></strong>An introduction to FPGA development for high-performance digitizers.</p><p><span></span></p><p><strong>Presenter:</strong> Thomas Elter, Senior Field Applications Engineer</p>",
  "pubDate": "Tue, 06 Sep 2022 16:06:06 +0000",
  "guid": "https://go.teledynelecroy.com/hls_IEEE_webinar_invitation",
  "category": [
    "Fpga",
    "Data acquisition",
    "Programming languages",
    "Teledyne",
    "Type:webinar"
  ],
  "dc:creator": "Teledyne",
  "media:content": ""
}