// Seed: 1282877664
module module_0 (
    input  tri1  id_0,
    output tri0  id_1,
    output logic id_2
);
  always begin : LABEL_0
    $signed(37);
    ;
    id_2 = 1;
  end
endmodule
module module_1 #(
    parameter id_20 = 32'd71
) (
    input wand id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    output logic id_10,
    input tri0 id_11,
    output tri1 id_12,
    output uwire id_13,
    input wire id_14
    , id_26,
    input tri0 id_15,
    input supply1 id_16,
    input tri0 id_17,
    output wand id_18,
    input wor id_19,
    input tri0 _id_20,
    input uwire id_21,
    output wand id_22,
    input supply0 id_23,
    output tri1 id_24
);
  bit id_27;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_10
  );
  assign modCall_1.id_0 = 0;
  wire [id_20 : 1] id_28;
  generate
    for (id_29 = id_23; id_21; id_10 = id_27) begin : LABEL_0
      wire \id_30 ;
      ;
    end
  endgenerate
  always @(1 == "" * id_0 - id_28) begin : LABEL_1
    id_27 = -1;
  end
endmodule
