#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Feb  6 21:31:03 2021
# Process ID: 13628
# Current directory: C:/VIVADO_SFPGA/AP_WATCH
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9612 C:\VIVADO_SFPGA\AP_WATCH\AP_WATCH.xpr
# Log file: C:/VIVADO_SFPGA/AP_WATCH/vivado.log
# Journal file: C:/VIVADO_SFPGA/AP_WATCH\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xil/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xil/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.934 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd}
Adding component instance block -- xilinx.com:module_ref:DataExpand3out:1.0 - DataExpand6out_0
Adding component instance block -- xilinx.com:module_ref:DataConcat3in:1.0 - DataConcat6in_0
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit0
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit1
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit2
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit3
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit4
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit5
Adding component instance block -- xilinx.com:module_ref:BTNMonitor:1.0 - BTNMonitor_0
Adding component instance block -- xilinx.com:module_ref:BTNMonitor:1.0 - BTNMonitor_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_4
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_5
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_6
Adding component instance block -- xilinx.com:module_ref:BtnControl:1.0 - BtnControl_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /BtnControl_0/RESETn_S(undef) and /Digit0/RESETn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /BtnControl_0/RESETn_S(undef) and /Digit1/RESETn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /BtnControl_0/RESETn_HM(undef) and /Digit2/RESETn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /BtnControl_0/RESETn_HM(undef) and /Digit3/RESETn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /BtnControl_0/RESETn_HM(undef) and /Digit4/RESETn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /BtnControl_0/RESETn_HM(undef) and /Digit5/RESETn(rst)
Successfully read diagram <SixDigitCounter> from BD file <C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.934 ; gain = 0.000
ipx::package_project -root_dir C:/viv/Ip_Repo/ip/WatchCore -vendor xilinx.com -library user -taxonomy /UserIP -module SixDigitCounter -import_files
INFO: [BD 41-1029] Generation completed for the IP Integrator block Digit0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Digit1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataExpand6out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Digit2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Digit3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Digit4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Digit5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataConcat6in_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTNMonitor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTNMonitor_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BtnControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_6 .
WARNING: [IP_Flow 19-4963] SixDigitCounter_CntNbits_L_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys4_ddr:part0:1.1'
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK.CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-3157] Bus Interface 'RST.RESETN': Bus parameter POLARITY is ACTIVE_LOW but port 'RESETn' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core c:/viv/Ip_Repo/ip/WatchCore/component.xml
close_project
open_project C:/VIVADO_SFPGA/AP_WATCH_CORE/AP_WATCH_CORE.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/viv/Ip_Repo/ip/AP_WATCH'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/viv/Ip_Repo/ip/APWatch'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/viv/Ip_Repo/ip/AP_WATCH'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xil/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xil/Vivado/2020.1/data/ip'.
close_project
open_project C:/VIVADO_SFPGA/core_test/core_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xil/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/viv/Ip_Repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xil/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SixDigitCounter:1.0'. The one found in IP location 'c:/viv/Ip_Repo/ip/APWatch' will take precedence over the same IP in location c:/viv/Ip_Repo/ip/WatchCore
update_compile_order -fileset sources_1
open_bd_design {C:/VIVADO_SFPGA/core_test/core_test.srcs/sources_1/bd/AP_WATCH_CORE/AP_WATCH_CORE.bd}
Successfully read diagram <AP_WATCH_CORE> from BD file <C:/VIVADO_SFPGA/core_test/core_test.srcs/sources_1/bd/AP_WATCH_CORE/AP_WATCH_CORE.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.934 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb  6 21:36:39 2021...
