Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 25 00:45:58 2023
| Host         : ALAN-MAIN-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_16bits_timing_summary_routed.rpt -pb pwm_16bits_timing_summary_routed.pb -rpx pwm_16bits_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_16bits
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    35          
TIMING-18  Warning           Missing input or output delay  67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (67)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: PWMCLK/pwm_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (67)
-------------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.026        0.000                      0                   40        0.222        0.000                      0                   40        9.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.026        0.000                      0                   40        0.222        0.000                      0                   40        9.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.026ns  (required time - arrival time)
  Source:                 REG_COMPARE/reg_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_A_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 1.310ns (33.223%)  route 2.633ns (66.777%))
  Logic Levels:           4  (CARRY4=1 LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 24.068 - 20.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.574     4.539    REG_COMPARE/CLK
    SLICE_X111Y59        FDCE                                         r  REG_COMPARE/reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379     4.918 r  REG_COMPARE/reg_out_reg[9]/Q
                         net (fo=2, routed)           1.076     5.994    REG_COMPARE/Q[9]
    SLICE_X110Y55        LUT4 (Prop_lut4_I0_O)        0.105     6.099 r  REG_COMPARE/pwm1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.099    COMP1/dtcounter_A_reg[0]_0[0]
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.539 f  COMP1/pwm1_carry__0/CO[3]
                         net (fo=11, routed)          1.083     7.622    DT1/CO[0]
    SLICE_X113Y53        LUT4 (Prop_lut4_I0_O)        0.119     7.741 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           0.474     8.215    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X113Y54        LUT4 (Prop_lut4_I0_O)        0.267     8.482 r  DT1/dtcounter_A[2]_i_1/O
                         net (fo=1, routed)           0.000     8.482    DT1/dtcounter_A[2]_i_1_n_0
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    20.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    22.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.415    24.068    DT1/CLK
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[2]/C
                         clock pessimism              0.445    24.513    
                         clock uncertainty           -0.035    24.477    
    SLICE_X113Y54        FDCE (Setup_fdce_C_D)        0.030    24.507    DT1/dtcounter_A_reg[2]
  -------------------------------------------------------------------
                         required time                         24.507    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                 16.026    

Slack (MET) :             16.039ns  (required time - arrival time)
  Source:                 REG_COMPARE/reg_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_A_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.331ns (33.226%)  route 2.675ns (66.774%))
  Logic Levels:           4  (CARRY4=1 LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 24.068 - 20.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.574     4.539    REG_COMPARE/CLK
    SLICE_X111Y59        FDCE                                         r  REG_COMPARE/reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379     4.918 r  REG_COMPARE/reg_out_reg[9]/Q
                         net (fo=2, routed)           1.076     5.994    REG_COMPARE/Q[9]
    SLICE_X110Y55        LUT4 (Prop_lut4_I0_O)        0.105     6.099 r  REG_COMPARE/pwm1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.099    COMP1/dtcounter_A_reg[0]_0[0]
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.539 f  COMP1/pwm1_carry__0/CO[3]
                         net (fo=11, routed)          1.083     7.622    DT1/CO[0]
    SLICE_X113Y53        LUT4 (Prop_lut4_I0_O)        0.119     7.741 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           0.516     8.256    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X112Y53        LUT4 (Prop_lut4_I0_O)        0.288     8.544 r  DT1/dtcounter_A[7]_i_2/O
                         net (fo=1, routed)           0.000     8.544    DT1/dtcounter_A[7]_i_2_n_0
    SLICE_X112Y53        FDCE                                         r  DT1/dtcounter_A_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    20.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    22.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.415    24.068    DT1/CLK
    SLICE_X112Y53        FDCE                                         r  DT1/dtcounter_A_reg[7]/C
                         clock pessimism              0.445    24.513    
                         clock uncertainty           -0.035    24.477    
    SLICE_X112Y53        FDCE (Setup_fdce_C_D)        0.106    24.583    DT1/dtcounter_A_reg[7]
  -------------------------------------------------------------------
                         required time                         24.583    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                 16.039    

Slack (MET) :             16.044ns  (required time - arrival time)
  Source:                 REG_COMPARE/reg_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_A_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.331ns (33.576%)  route 2.633ns (66.424%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 24.068 - 20.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.574     4.539    REG_COMPARE/CLK
    SLICE_X111Y59        FDCE                                         r  REG_COMPARE/reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379     4.918 r  REG_COMPARE/reg_out_reg[9]/Q
                         net (fo=2, routed)           1.076     5.994    REG_COMPARE/Q[9]
    SLICE_X110Y55        LUT4 (Prop_lut4_I0_O)        0.105     6.099 r  REG_COMPARE/pwm1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.099    COMP1/dtcounter_A_reg[0]_0[0]
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.539 f  COMP1/pwm1_carry__0/CO[3]
                         net (fo=11, routed)          1.083     7.622    DT1/CO[0]
    SLICE_X113Y53        LUT4 (Prop_lut4_I0_O)        0.119     7.741 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           0.474     8.215    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X113Y54        LUT5 (Prop_lut5_I0_O)        0.288     8.503 r  DT1/dtcounter_A[3]_i_1/O
                         net (fo=1, routed)           0.000     8.503    DT1/dtcounter_A[3]_i_1_n_0
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    20.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    22.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.415    24.068    DT1/CLK
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[3]/C
                         clock pessimism              0.445    24.513    
                         clock uncertainty           -0.035    24.477    
    SLICE_X113Y54        FDCE (Setup_fdce_C_D)        0.069    24.546    DT1/dtcounter_A_reg[3]
  -------------------------------------------------------------------
                         required time                         24.546    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                 16.044    

Slack (MET) :             16.179ns  (required time - arrival time)
  Source:                 REG_COMPARE/reg_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_B_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.134ns (30.222%)  route 2.618ns (69.778%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 24.066 - 20.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.574     4.539    REG_COMPARE/CLK
    SLICE_X111Y59        FDCE                                         r  REG_COMPARE/reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379     4.918 r  REG_COMPARE/reg_out_reg[9]/Q
                         net (fo=2, routed)           1.076     5.994    REG_COMPARE/Q[9]
    SLICE_X110Y55        LUT4 (Prop_lut4_I0_O)        0.105     6.099 r  REG_COMPARE/pwm1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.099    COMP1/dtcounter_A_reg[0]_0[0]
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.539 r  COMP1/pwm1_carry__0/CO[3]
                         net (fo=11, routed)          0.838     7.377    DT1/CO[0]
    SLICE_X111Y55        LUT4 (Prop_lut4_I0_O)        0.105     7.482 r  DT1/dtcounter_B[7]_i_3/O
                         net (fo=4, routed)           0.703     8.186    DT1/dtcounter_B[7]_i_3_n_0
    SLICE_X109Y54        LUT6 (Prop_lut6_I0_O)        0.105     8.291 r  DT1/dtcounter_B[4]_i_1/O
                         net (fo=1, routed)           0.000     8.291    DT1/p_0_in[4]
    SLICE_X109Y54        FDCE                                         r  DT1/dtcounter_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    20.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    22.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.413    24.066    DT1/CLK
    SLICE_X109Y54        FDCE                                         r  DT1/dtcounter_B_reg[4]/C
                         clock pessimism              0.408    24.474    
                         clock uncertainty           -0.035    24.438    
    SLICE_X109Y54        FDCE (Setup_fdce_C_D)        0.032    24.470    DT1/dtcounter_B_reg[4]
  -------------------------------------------------------------------
                         required time                         24.470    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                 16.179    

Slack (MET) :             16.217ns  (required time - arrival time)
  Source:                 REG_COMPARE/reg_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_B_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 1.134ns (30.189%)  route 2.622ns (69.811%))
  Logic Levels:           4  (CARRY4=1 LUT4=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 24.066 - 20.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.574     4.539    REG_COMPARE/CLK
    SLICE_X111Y59        FDCE                                         r  REG_COMPARE/reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379     4.918 r  REG_COMPARE/reg_out_reg[9]/Q
                         net (fo=2, routed)           1.076     5.994    REG_COMPARE/Q[9]
    SLICE_X110Y55        LUT4 (Prop_lut4_I0_O)        0.105     6.099 r  REG_COMPARE/pwm1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.099    COMP1/dtcounter_A_reg[0]_0[0]
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.539 r  COMP1/pwm1_carry__0/CO[3]
                         net (fo=11, routed)          0.838     7.377    DT1/CO[0]
    SLICE_X111Y55        LUT4 (Prop_lut4_I0_O)        0.105     7.482 r  DT1/dtcounter_B[7]_i_3/O
                         net (fo=4, routed)           0.707     8.190    DT1/dtcounter_B[7]_i_3_n_0
    SLICE_X108Y54        LUT4 (Prop_lut4_I0_O)        0.105     8.295 r  DT1/dtcounter_B[7]_i_2/O
                         net (fo=1, routed)           0.000     8.295    DT1/p_0_in[7]
    SLICE_X108Y54        FDCE                                         r  DT1/dtcounter_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    20.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    22.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.413    24.066    DT1/CLK
    SLICE_X108Y54        FDCE                                         r  DT1/dtcounter_B_reg[7]/C
                         clock pessimism              0.408    24.474    
                         clock uncertainty           -0.035    24.438    
    SLICE_X108Y54        FDCE (Setup_fdce_C_D)        0.074    24.512    DT1/dtcounter_B_reg[7]
  -------------------------------------------------------------------
                         required time                         24.512    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                 16.217    

Slack (MET) :             16.259ns  (required time - arrival time)
  Source:                 REG_COMPARE/reg_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_A_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.310ns (35.290%)  route 2.402ns (64.710%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 24.068 - 20.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.574     4.539    REG_COMPARE/CLK
    SLICE_X111Y59        FDCE                                         r  REG_COMPARE/reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379     4.918 r  REG_COMPARE/reg_out_reg[9]/Q
                         net (fo=2, routed)           1.076     5.994    REG_COMPARE/Q[9]
    SLICE_X110Y55        LUT4 (Prop_lut4_I0_O)        0.105     6.099 r  REG_COMPARE/pwm1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.099    COMP1/dtcounter_A_reg[0]_0[0]
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.539 f  COMP1/pwm1_carry__0/CO[3]
                         net (fo=11, routed)          1.083     7.622    DT1/CO[0]
    SLICE_X113Y53        LUT4 (Prop_lut4_I0_O)        0.119     7.741 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           0.243     7.984    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X113Y54        LUT6 (Prop_lut6_I0_O)        0.267     8.251 r  DT1/dtcounter_A[4]_i_1/O
                         net (fo=1, routed)           0.000     8.251    DT1/dtcounter_A[4]_i_1_n_0
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    20.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    22.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.415    24.068    DT1/CLK
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[4]/C
                         clock pessimism              0.445    24.513    
                         clock uncertainty           -0.035    24.477    
    SLICE_X113Y54        FDCE (Setup_fdce_C_D)        0.032    24.509    DT1/dtcounter_A_reg[4]
  -------------------------------------------------------------------
                         required time                         24.509    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                 16.259    

Slack (MET) :             16.317ns  (required time - arrival time)
  Source:                 REG_COMPARE/reg_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_A_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.029ns (29.798%)  route 2.424ns (70.202%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 24.068 - 20.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.574     4.539    REG_COMPARE/CLK
    SLICE_X111Y59        FDCE                                         r  REG_COMPARE/reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379     4.918 r  REG_COMPARE/reg_out_reg[9]/Q
                         net (fo=2, routed)           1.076     5.994    REG_COMPARE/Q[9]
    SLICE_X110Y55        LUT4 (Prop_lut4_I0_O)        0.105     6.099 r  REG_COMPARE/pwm1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.099    COMP1/dtcounter_A_reg[0]_0[0]
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.539 f  COMP1/pwm1_carry__0/CO[3]
                         net (fo=11, routed)          1.083     7.622    DT1/CO[0]
    SLICE_X113Y53        LUT5 (Prop_lut5_I2_O)        0.105     7.727 r  DT1/dtcounter_A[7]_i_1/O
                         net (fo=8, routed)           0.265     7.992    DT1/dtcounter_A[7]_i_1_n_0
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    20.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    22.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.415    24.068    DT1/CLK
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[0]/C
                         clock pessimism              0.445    24.513    
                         clock uncertainty           -0.035    24.477    
    SLICE_X113Y54        FDCE (Setup_fdce_C_CE)      -0.168    24.309    DT1/dtcounter_A_reg[0]
  -------------------------------------------------------------------
                         required time                         24.309    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                 16.317    

Slack (MET) :             16.317ns  (required time - arrival time)
  Source:                 REG_COMPARE/reg_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_A_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.029ns (29.798%)  route 2.424ns (70.202%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 24.068 - 20.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.574     4.539    REG_COMPARE/CLK
    SLICE_X111Y59        FDCE                                         r  REG_COMPARE/reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379     4.918 r  REG_COMPARE/reg_out_reg[9]/Q
                         net (fo=2, routed)           1.076     5.994    REG_COMPARE/Q[9]
    SLICE_X110Y55        LUT4 (Prop_lut4_I0_O)        0.105     6.099 r  REG_COMPARE/pwm1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.099    COMP1/dtcounter_A_reg[0]_0[0]
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.539 f  COMP1/pwm1_carry__0/CO[3]
                         net (fo=11, routed)          1.083     7.622    DT1/CO[0]
    SLICE_X113Y53        LUT5 (Prop_lut5_I2_O)        0.105     7.727 r  DT1/dtcounter_A[7]_i_1/O
                         net (fo=8, routed)           0.265     7.992    DT1/dtcounter_A[7]_i_1_n_0
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    20.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    22.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.415    24.068    DT1/CLK
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[2]/C
                         clock pessimism              0.445    24.513    
                         clock uncertainty           -0.035    24.477    
    SLICE_X113Y54        FDCE (Setup_fdce_C_CE)      -0.168    24.309    DT1/dtcounter_A_reg[2]
  -------------------------------------------------------------------
                         required time                         24.309    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                 16.317    

Slack (MET) :             16.317ns  (required time - arrival time)
  Source:                 REG_COMPARE/reg_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_A_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.029ns (29.798%)  route 2.424ns (70.202%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 24.068 - 20.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.574     4.539    REG_COMPARE/CLK
    SLICE_X111Y59        FDCE                                         r  REG_COMPARE/reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379     4.918 r  REG_COMPARE/reg_out_reg[9]/Q
                         net (fo=2, routed)           1.076     5.994    REG_COMPARE/Q[9]
    SLICE_X110Y55        LUT4 (Prop_lut4_I0_O)        0.105     6.099 r  REG_COMPARE/pwm1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.099    COMP1/dtcounter_A_reg[0]_0[0]
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.539 f  COMP1/pwm1_carry__0/CO[3]
                         net (fo=11, routed)          1.083     7.622    DT1/CO[0]
    SLICE_X113Y53        LUT5 (Prop_lut5_I2_O)        0.105     7.727 r  DT1/dtcounter_A[7]_i_1/O
                         net (fo=8, routed)           0.265     7.992    DT1/dtcounter_A[7]_i_1_n_0
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    20.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    22.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.415    24.068    DT1/CLK
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[3]/C
                         clock pessimism              0.445    24.513    
                         clock uncertainty           -0.035    24.477    
    SLICE_X113Y54        FDCE (Setup_fdce_C_CE)      -0.168    24.309    DT1/dtcounter_A_reg[3]
  -------------------------------------------------------------------
                         required time                         24.309    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                 16.317    

Slack (MET) :             16.317ns  (required time - arrival time)
  Source:                 REG_COMPARE/reg_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_A_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.029ns (29.798%)  route 2.424ns (70.202%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 24.068 - 20.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.574     4.539    REG_COMPARE/CLK
    SLICE_X111Y59        FDCE                                         r  REG_COMPARE/reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379     4.918 r  REG_COMPARE/reg_out_reg[9]/Q
                         net (fo=2, routed)           1.076     5.994    REG_COMPARE/Q[9]
    SLICE_X110Y55        LUT4 (Prop_lut4_I0_O)        0.105     6.099 r  REG_COMPARE/pwm1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.099    COMP1/dtcounter_A_reg[0]_0[0]
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.539 f  COMP1/pwm1_carry__0/CO[3]
                         net (fo=11, routed)          1.083     7.622    DT1/CO[0]
    SLICE_X113Y53        LUT5 (Prop_lut5_I2_O)        0.105     7.727 r  DT1/dtcounter_A[7]_i_1/O
                         net (fo=8, routed)           0.265     7.992    DT1/dtcounter_A[7]_i_1_n_0
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875    20.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    22.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.415    24.068    DT1/CLK
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[4]/C
                         clock pessimism              0.445    24.513    
                         clock uncertainty           -0.035    24.477    
    SLICE_X113Y54        FDCE (Setup_fdce_C_CE)      -0.168    24.309    DT1/dtcounter_A_reg[4]
  -------------------------------------------------------------------
                         required time                         24.309    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                 16.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 DT1/dtcounter_B_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_B_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.896%)  route 0.134ns (39.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.635     1.637    DT1/CLK
    SLICE_X108Y54        FDCE                                         r  DT1/dtcounter_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDCE (Prop_fdce_C_Q)         0.164     1.801 r  DT1/dtcounter_B_reg[6]/Q
                         net (fo=4, routed)           0.134     1.935    DT1/dtcounter_B_reg[6]
    SLICE_X108Y54        LUT4 (Prop_lut4_I1_O)        0.045     1.980 r  DT1/dtcounter_B[7]_i_2/O
                         net (fo=1, routed)           0.000     1.980    DT1/p_0_in[7]
    SLICE_X108Y54        FDCE                                         r  DT1/dtcounter_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.905     2.157    DT1/CLK
    SLICE_X108Y54        FDCE                                         r  DT1/dtcounter_B_reg[7]/C
                         clock pessimism             -0.520     1.637    
    SLICE_X108Y54        FDCE (Hold_fdce_C_D)         0.121     1.758    DT1/dtcounter_B_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 PWMCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.281%)  route 0.167ns (47.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.585     1.587    PWMCLK/CLK
    SLICE_X61Y46         FDCE                                         r  PWMCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  PWMCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.167     1.895    PWMCLK/counter[0]
    SLICE_X61Y46         LUT3 (Prop_lut3_I2_O)        0.042     1.937 r  PWMCLK/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.937    PWMCLK/counter[1]_i_1_n_0
    SLICE_X61Y46         FDCE                                         r  PWMCLK/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.853     2.105    PWMCLK/CLK
    SLICE_X61Y46         FDCE                                         r  PWMCLK/counter_reg[1]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X61Y46         FDCE (Hold_fdce_C_D)         0.107     1.694    PWMCLK/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 PWMCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.187ns (46.987%)  route 0.211ns (53.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.585     1.587    PWMCLK/CLK
    SLICE_X61Y46         FDCE                                         r  PWMCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  PWMCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.211     1.939    PWMCLK/counter[0]
    SLICE_X62Y46         LUT5 (Prop_lut5_I2_O)        0.046     1.985 r  PWMCLK/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.985    PWMCLK/counter[3]_i_1_n_0
    SLICE_X62Y46         FDCE                                         r  PWMCLK/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.853     2.105    PWMCLK/CLK
    SLICE_X62Y46         FDCE                                         r  PWMCLK/counter_reg[3]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X62Y46         FDCE (Hold_fdce_C_D)         0.131     1.734    PWMCLK/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DT1/dtcounter_B_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_B_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.704%)  route 0.160ns (46.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.635     1.637    DT1/CLK
    SLICE_X109Y54        FDCE                                         r  DT1/dtcounter_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDCE (Prop_fdce_C_Q)         0.141     1.778 r  DT1/dtcounter_B_reg[0]/Q
                         net (fo=9, routed)           0.160     1.938    DT1/dtcounter_B_reg[0]
    SLICE_X109Y54        LUT6 (Prop_lut6_I3_O)        0.045     1.983 r  DT1/dtcounter_B[4]_i_1/O
                         net (fo=1, routed)           0.000     1.983    DT1/p_0_in[4]
    SLICE_X109Y54        FDCE                                         r  DT1/dtcounter_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.905     2.157    DT1/CLK
    SLICE_X109Y54        FDCE                                         r  DT1/dtcounter_B_reg[4]/C
                         clock pessimism             -0.520     1.637    
    SLICE_X109Y54        FDCE (Hold_fdce_C_D)         0.092     1.729    DT1/dtcounter_B_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DT1/pwmout_B_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/pwmout_B_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.754%)  route 0.178ns (49.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.636     1.638    DT1/CLK
    SLICE_X111Y55        FDCE                                         r  DT1/pwmout_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y55        FDCE (Prop_fdce_C_Q)         0.141     1.779 r  DT1/pwmout_B_reg/Q
                         net (fo=4, routed)           0.178     1.957    DT1/pwmout_B_OBUF
    SLICE_X111Y55        LUT4 (Prop_lut4_I1_O)        0.042     1.999 r  DT1/pwmout_B_i_1/O
                         net (fo=1, routed)           0.000     1.999    DT1/pwmout_B1_out
    SLICE_X111Y55        FDCE                                         r  DT1/pwmout_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.160    DT1/CLK
    SLICE_X111Y55        FDCE                                         r  DT1/pwmout_B_reg/C
                         clock pessimism             -0.522     1.638    
    SLICE_X111Y55        FDCE (Hold_fdce_C_D)         0.105     1.743    DT1/pwmout_B_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 DT1/dtcounter_A_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_A_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.212ns (55.831%)  route 0.168ns (44.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.636     1.638    DT1/CLK
    SLICE_X112Y53        FDCE                                         r  DT1/dtcounter_A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDCE (Prop_fdce_C_Q)         0.164     1.802 r  DT1/dtcounter_A_reg[1]/Q
                         net (fo=10, routed)          0.168     1.970    DT1/dtcounter_A[1]
    SLICE_X113Y54        LUT5 (Prop_lut5_I1_O)        0.048     2.018 r  DT1/dtcounter_A[3]_i_1/O
                         net (fo=1, routed)           0.000     2.018    DT1/dtcounter_A[3]_i_1_n_0
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.160    DT1/CLK
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[3]/C
                         clock pessimism             -0.506     1.654    
    SLICE_X113Y54        FDCE (Hold_fdce_C_D)         0.107     1.761    DT1/dtcounter_A_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 PWMCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.972%)  route 0.210ns (53.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.585     1.587    PWMCLK/CLK
    SLICE_X61Y46         FDCE                                         r  PWMCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  PWMCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.210     1.938    PWMCLK/counter[0]
    SLICE_X62Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.983 r  PWMCLK/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.983    PWMCLK/counter[4]_i_1_n_0
    SLICE_X62Y46         FDCE                                         r  PWMCLK/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.853     2.105    PWMCLK/CLK
    SLICE_X62Y46         FDCE                                         r  PWMCLK/counter_reg[4]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X62Y46         FDCE (Hold_fdce_C_D)         0.121     1.724    PWMCLK/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 PWMCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.853%)  route 0.211ns (53.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.585     1.587    PWMCLK/CLK
    SLICE_X61Y46         FDCE                                         r  PWMCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  PWMCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.211     1.939    PWMCLK/counter[0]
    SLICE_X62Y46         LUT4 (Prop_lut4_I1_O)        0.045     1.984 r  PWMCLK/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.984    PWMCLK/counter[2]_i_1_n_0
    SLICE_X62Y46         FDCE                                         r  PWMCLK/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.853     2.105    PWMCLK/CLK
    SLICE_X62Y46         FDCE                                         r  PWMCLK/counter_reg[2]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X62Y46         FDCE (Hold_fdce_C_D)         0.120     1.723    PWMCLK/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 PWMCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.585     1.587    PWMCLK/CLK
    SLICE_X61Y46         FDCE                                         r  PWMCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDCE (Prop_fdce_C_Q)         0.141     1.728 f  PWMCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.167     1.895    PWMCLK/counter[0]
    SLICE_X61Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.940 r  PWMCLK/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.940    PWMCLK/counter[0]_i_1_n_0
    SLICE_X61Y46         FDCE                                         r  PWMCLK/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.853     2.105    PWMCLK/CLK
    SLICE_X61Y46         FDCE                                         r  PWMCLK/counter_reg[0]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X61Y46         FDCE (Hold_fdce_C_D)         0.091     1.678    PWMCLK/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DT1/dtcounter_A_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_A_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.761%)  route 0.173ns (48.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.636     1.638    DT1/CLK
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.141     1.779 r  DT1/dtcounter_A_reg[2]/Q
                         net (fo=9, routed)           0.173     1.952    DT1/dtcounter_A[2]
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.045     1.997 r  DT1/dtcounter_A[4]_i_1/O
                         net (fo=1, routed)           0.000     1.997    DT1/dtcounter_A[4]_i_1_n_0
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.160    DT1/CLK
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[4]/C
                         clock pessimism             -0.522     1.638    
    SLICE_X113Y54        FDCE (Hold_fdce_C_D)         0.092     1.730    DT1/dtcounter_A_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y54   DT1/dtcounter_A_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y53   DT1/dtcounter_A_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y54   DT1/dtcounter_A_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y54   DT1/dtcounter_A_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y54   DT1/dtcounter_A_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y53   DT1/dtcounter_A_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y53   DT1/dtcounter_A_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y53   DT1/dtcounter_A_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y54   DT1/dtcounter_B_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y54   DT1/dtcounter_A_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y54   DT1/dtcounter_A_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y53   DT1/dtcounter_A_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y53   DT1/dtcounter_A_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y54   DT1/dtcounter_A_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y54   DT1/dtcounter_A_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y54   DT1/dtcounter_A_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y54   DT1/dtcounter_A_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y54   DT1/dtcounter_A_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y54   DT1/dtcounter_A_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y54   DT1/dtcounter_A_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y54   DT1/dtcounter_A_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y53   DT1/dtcounter_A_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y53   DT1/dtcounter_A_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y54   DT1/dtcounter_A_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y54   DT1/dtcounter_A_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y54   DT1/dtcounter_A_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y54   DT1/dtcounter_A_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y54   DT1/dtcounter_A_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y54   DT1/dtcounter_A_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CARR1/carrier_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            carrier[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.728ns  (logic 2.778ns (31.830%)  route 5.950ns (68.170%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE                         0.000     0.000 r  CARR1/carrier_reg[2]/C
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  CARR1/carrier_reg[2]/Q
                         net (fo=10, routed)          5.950     6.329    carrier_OBUF[2]
    V10                  OBUF (Prop_obuf_I_O)         2.399     8.728 r  carrier_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.728    carrier[2]
    V10                                                               r  carrier[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/carrier_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            carrier[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.285ns  (logic 2.822ns (34.059%)  route 5.463ns (65.941%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE                         0.000     0.000 r  CARR1/carrier_reg[4]/C
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  CARR1/carrier_reg[4]/Q
                         net (fo=10, routed)          5.463     5.842    carrier_OBUF[4]
    Y13                  OBUF (Prop_obuf_I_O)         2.443     8.285 r  carrier_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.285    carrier[4]
    Y13                                                               r  carrier[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/carrier_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            carrier[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.209ns  (logic 2.780ns (33.866%)  route 5.429ns (66.134%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDCE                         0.000     0.000 r  CARR1/carrier_reg[3]/C
    SLICE_X110Y47        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  CARR1/carrier_reg[3]/Q
                         net (fo=10, routed)          5.429     5.808    carrier_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         2.401     8.209 r  carrier_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.209    carrier[3]
    V11                                                               r  carrier[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_onoff
                            (input port)
  Destination:            pwm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.208ns  (logic 3.647ns (44.436%)  route 4.561ns (55.564%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  pwm_onoff (IN)
                         net (fo=0)                   0.000     0.000    pwm_onoff
    T12                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  pwm_onoff_IBUF_inst/O
                         net (fo=35, routed)          2.993     3.974    CARR1/pwm_onoff_IBUF
    SLICE_X113Y53        LUT2 (Prop_lut2_I0_O)        0.115     4.089 r  CARR1/pwm_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.568     5.657    pwm_OBUF
    T19                  OBUF (Prop_obuf_I_O)         2.551     8.208 r  pwm_OBUF_inst/O
                         net (fo=0)                   0.000     8.208    pwm
    T19                                                               r  pwm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/carrier_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            carrier[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.149ns  (logic 2.821ns (34.614%)  route 5.328ns (65.386%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE                         0.000     0.000 r  CARR1/carrier_reg[5]/C
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  CARR1/carrier_reg[5]/Q
                         net (fo=10, routed)          5.328     5.707    carrier_OBUF[5]
    Y12                  OBUF (Prop_obuf_I_O)         2.442     8.149 r  carrier_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.149    carrier[5]
    Y12                                                               r  carrier[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/carrier_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            carrier[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.103ns  (logic 2.807ns (34.636%)  route 5.297ns (65.364%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDCE                         0.000     0.000 r  CARR1/carrier_reg[8]/C
    SLICE_X111Y47        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  CARR1/carrier_reg[8]/Q
                         net (fo=10, routed)          5.297     5.676    carrier_OBUF[8]
    Y11                  OBUF (Prop_obuf_I_O)         2.428     8.103 r  carrier_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.103    carrier[8]
    Y11                                                               r  carrier[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/carrier_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            carrier[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.072ns  (logic 2.792ns (34.591%)  route 5.280ns (65.409%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE                         0.000     0.000 r  CARR1/carrier_reg[10]/C
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  CARR1/carrier_reg[10]/Q
                         net (fo=10, routed)          5.280     5.659    carrier_OBUF[10]
    U8                   OBUF (Prop_obuf_I_O)         2.413     8.072 r  carrier_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.072    carrier[10]
    U8                                                                r  carrier[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/carrier_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            carrier[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.059ns  (logic 2.731ns (33.890%)  route 5.328ns (66.110%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDCE                         0.000     0.000 r  CARR1/carrier_reg[6]/C
    SLICE_X110Y47        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  CARR1/carrier_reg[6]/Q
                         net (fo=10, routed)          5.328     5.707    carrier_OBUF[6]
    U5                   OBUF (Prop_obuf_I_O)         2.352     8.059 r  carrier_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.059    carrier[6]
    U5                                                                r  carrier[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/carrier_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            carrier[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.968ns  (logic 2.789ns (35.001%)  route 5.179ns (64.999%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDCE                         0.000     0.000 r  CARR1/carrier_reg[7]/C
    SLICE_X111Y47        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  CARR1/carrier_reg[7]/Q
                         net (fo=10, routed)          5.179     5.558    carrier_OBUF[7]
    T5                   OBUF (Prop_obuf_I_O)         2.410     7.968 r  carrier_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.968    carrier[7]
    T5                                                                r  carrier[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/carrier_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            carrier[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 2.841ns (35.692%)  route 5.118ns (64.308%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDCE                         0.000     0.000 r  CARR1/carrier_reg[14]/C
    SLICE_X110Y49        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  CARR1/carrier_reg[14]/Q
                         net (fo=10, routed)          5.118     5.497    carrier_OBUF[14]
    W8                   OBUF (Prop_obuf_I_O)         2.462     7.959 r  carrier_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.959    carrier[14]
    W8                                                                r  carrier[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/mask_event_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.183ns (52.421%)  route 0.166ns (47.579%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.166     0.307    CARR1/mask_event
    SLICE_X110Y56        LUT3 (Prop_lut3_I2_O)        0.042     0.349 r  CARR1/mask_event_i_1/O
                         net (fo=1, routed)           0.000     0.349    CARR1/mask_event_i_1_n_0
    SLICE_X110Y56        FDCE                                         r  CARR1/mask_event_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/state_carrier_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/state_carrier_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.989%)  route 0.179ns (49.011%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE                         0.000     0.000 r  CARR1/state_carrier_reg/C
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/state_carrier_reg/Q
                         net (fo=18, routed)          0.179     0.320    CARR1/state_carrier_reg_n_0
    SLICE_X111Y50        LUT5 (Prop_lut5_I4_O)        0.045     0.365 r  CARR1/state_carrier_i_1/O
                         net (fo=1, routed)           0.000     0.365    CARR1/state_carrier_i_1_n_0
    SLICE_X111Y50        FDCE                                         r  CARR1/state_carrier_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/carrier_mask_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/carrier_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.209ns (55.797%)  route 0.166ns (44.203%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDCE                         0.000     0.000 r  CARR1/carrier_mask_reg/C
    SLICE_X112Y49        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CARR1/carrier_mask_reg/Q
                         net (fo=19, routed)          0.166     0.330    CARR1/carrier_mask_reg_n_0
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.045     0.375 r  CARR1/carrier[5]_i_1/O
                         net (fo=1, routed)           0.000     0.375    CARR1/p_1_in[5]
    SLICE_X111Y49        FDCE                                         r  CARR1/carrier_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/carrier_mask_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/carrier_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.209ns (48.995%)  route 0.218ns (51.005%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDCE                         0.000     0.000 r  CARR1/carrier_mask_reg/C
    SLICE_X112Y49        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CARR1/carrier_mask_reg/Q
                         net (fo=19, routed)          0.218     0.382    CARR1/carrier_mask_reg_n_0
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.045     0.427 r  CARR1/carrier[2]_i_1/O
                         net (fo=1, routed)           0.000     0.427    CARR1/p_1_in[2]
    SLICE_X111Y49        FDCE                                         r  CARR1/carrier_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/carrier_mask_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/carrier_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.209ns (46.923%)  route 0.236ns (53.077%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDCE                         0.000     0.000 r  CARR1/carrier_mask_reg/C
    SLICE_X112Y49        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CARR1/carrier_mask_reg/Q
                         net (fo=19, routed)          0.236     0.400    CARR1/carrier_mask_reg_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I0_O)        0.045     0.445 r  CARR1/carrier[10]_i_1/O
                         net (fo=1, routed)           0.000     0.445    CARR1/p_1_in[10]
    SLICE_X110Y48        FDCE                                         r  CARR1/carrier_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/carrier_mask_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/carrier_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.209ns (46.624%)  route 0.239ns (53.376%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDCE                         0.000     0.000 r  CARR1/carrier_mask_reg/C
    SLICE_X112Y49        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CARR1/carrier_mask_reg/Q
                         net (fo=19, routed)          0.239     0.403    CARR1/carrier_mask_reg_n_0
    SLICE_X110Y47        LUT6 (Prop_lut6_I0_O)        0.045     0.448 r  CARR1/carrier[6]_i_1/O
                         net (fo=1, routed)           0.000     0.448    CARR1/p_1_in[6]
    SLICE_X110Y47        FDCE                                         r  CARR1/carrier_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/carrier_mask_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/carrier_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.209ns (42.593%)  route 0.282ns (57.407%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDCE                         0.000     0.000 r  CARR1/carrier_mask_reg/C
    SLICE_X112Y49        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CARR1/carrier_mask_reg/Q
                         net (fo=19, routed)          0.282     0.446    CARR1/carrier_mask_reg_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I0_O)        0.045     0.491 r  CARR1/carrier[0]_i_1/O
                         net (fo=1, routed)           0.000     0.491    CARR1/p_1_in[0]
    SLICE_X110Y48        FDCE                                         r  CARR1/carrier_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/carrier_mask_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/carrier_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.209ns (41.433%)  route 0.295ns (58.567%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDCE                         0.000     0.000 r  CARR1/carrier_mask_reg/C
    SLICE_X112Y49        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CARR1/carrier_mask_reg/Q
                         net (fo=19, routed)          0.295     0.459    CARR1/carrier_mask_reg_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I0_O)        0.045     0.504 r  CARR1/carrier[11]_i_1/O
                         net (fo=1, routed)           0.000     0.504    CARR1/p_1_in[11]
    SLICE_X110Y48        FDCE                                         r  CARR1/carrier_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/carrier_mask_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/carrier_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.209ns (40.948%)  route 0.301ns (59.052%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDCE                         0.000     0.000 r  CARR1/carrier_mask_reg/C
    SLICE_X112Y49        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CARR1/carrier_mask_reg/Q
                         net (fo=19, routed)          0.301     0.465    CARR1/carrier_mask_reg_n_0
    SLICE_X110Y47        LUT6 (Prop_lut6_I0_O)        0.045     0.510 r  CARR1/carrier[9]_i_1/O
                         net (fo=1, routed)           0.000     0.510    CARR1/p_1_in[9]
    SLICE_X110Y47        FDCE                                         r  CARR1/carrier_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/carrier_mask_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/carrier_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.209ns (40.803%)  route 0.303ns (59.197%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDCE                         0.000     0.000 r  CARR1/carrier_mask_reg/C
    SLICE_X112Y49        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CARR1/carrier_mask_reg/Q
                         net (fo=19, routed)          0.303     0.467    CARR1/carrier_mask_reg_n_0
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.045     0.512 r  CARR1/carrier[7]_i_1/O
                         net (fo=1, routed)           0.000     0.512    CARR1/p_1_in[7]
    SLICE_X111Y47        FDCE                                         r  CARR1/carrier_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 REG_COMPARE/reg_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.321ns  (logic 3.594ns (49.090%)  route 3.727ns (50.910%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.574     4.539    REG_COMPARE/CLK
    SLICE_X111Y59        FDCE                                         r  REG_COMPARE/reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.379     4.918 r  REG_COMPARE/reg_out_reg[9]/Q
                         net (fo=2, routed)           1.076     5.994    REG_COMPARE/Q[9]
    SLICE_X110Y55        LUT4 (Prop_lut4_I0_O)        0.105     6.099 r  REG_COMPARE/pwm1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.099    COMP1/dtcounter_A_reg[0]_0[0]
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.539 f  COMP1/pwm1_carry__0/CO[3]
                         net (fo=11, routed)          1.083     7.622    CARR1/CO[0]
    SLICE_X113Y53        LUT2 (Prop_lut2_I1_O)        0.119     7.741 r  CARR1/pwm_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.568     9.309    pwm_OBUF
    T19                  OBUF (Prop_obuf_I_O)         2.551    11.860 r  pwm_OBUF_inst/O
                         net (fo=0)                   0.000    11.860    pwm
    T19                                                               r  pwm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWMCLK/pwm_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.319ns  (logic 2.843ns (44.989%)  route 3.476ns (55.011%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.462     4.427    PWMCLK/CLK
    SLICE_X61Y46         FDCE                                         r  PWMCLK/pwm_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDCE (Prop_fdce_C_Q)         0.379     4.806 r  PWMCLK/pwm_clk_reg/Q
                         net (fo=2, routed)           0.830     5.636    pwm_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.721 r  pwm_clk_OBUF_BUFG_inst/O
                         net (fo=36, routed)          2.646     8.367    pwm_clk_OBUF_BUFG
    P16                  OBUF (Prop_obuf_I_O)         2.379    10.746 r  pwm_clk_OBUF_inst/O
                         net (fo=0)                   0.000    10.746    pwm_clk
    P16                                                               r  pwm_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_PERIOD/reg_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/state_carrier_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.051ns  (logic 2.093ns (41.434%)  route 2.958ns (58.566%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.576     4.541    REG_PERIOD/CLK
    SLICE_X112Y52        FDCE                                         r  REG_PERIOD/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDCE (Prop_fdce_C_Q)         0.433     4.974 f  REG_PERIOD/reg_out_reg[1]/Q
                         net (fo=8, routed)           1.049     6.022    REG_PERIOD/Q[1]
    SLICE_X109Y50        LUT1 (Prop_lut1_I0_O)        0.105     6.127 r  REG_PERIOD/state_carrier1__6_carry_i_4/O
                         net (fo=1, routed)           0.000     6.127    CARR1/mask_event2_carry_i_4_0[0]
    SLICE_X109Y50        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     6.580 r  CARR1/state_carrier1__6_carry/O[2]
                         net (fo=2, routed)           1.066     7.646    CARR1/state_carrier1[3]
    SLICE_X108Y49        LUT4 (Prop_lut4_I0_O)        0.253     7.899 r  CARR1/state_carrier0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.899    CARR1/state_carrier0_carry_i_7_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.343 r  CARR1/state_carrier0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.344    CARR1/state_carrier0_carry_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.444 r  CARR1/state_carrier0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.444    CARR1/state_carrier0_carry__0_n_0
    SLICE_X108Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.544 r  CARR1/state_carrier0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.544    CARR1/state_carrier0_carry__1_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.644 r  CARR1/state_carrier0_carry__2/CO[3]
                         net (fo=1, routed)           0.843     9.487    CARR1/state_carrier0_carry__2_n_0
    SLICE_X111Y50        LUT5 (Prop_lut5_I1_O)        0.105     9.592 r  CARR1/state_carrier_i_1/O
                         net (fo=1, routed)           0.000     9.592    CARR1/state_carrier_i_1_n_0
    SLICE_X111Y50        FDCE                                         r  CARR1/state_carrier_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_PERIOD/reg_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/mask_event_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.033ns  (logic 2.389ns (47.466%)  route 2.644ns (52.534%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.576     4.541    REG_PERIOD/CLK
    SLICE_X112Y51        FDCE                                         r  REG_PERIOD/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDCE (Prop_fdce_C_Q)         0.433     4.974 f  REG_PERIOD/reg_out_reg[6]/Q
                         net (fo=6, routed)           0.799     5.773    REG_PERIOD/Q[6]
    SLICE_X110Y51        LUT1 (Prop_lut1_I0_O)        0.105     5.878 r  REG_PERIOD/mask_event2_carry_i_14/O
                         net (fo=1, routed)           0.000     5.878    REG_PERIOD/mask_event2_carry_i_14_n_0
    SLICE_X110Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.335 r  REG_PERIOD/mask_event2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.335    REG_PERIOD/mask_event2_carry_i_6_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.433 r  REG_PERIOD/mask_event2_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.433    REG_PERIOD/mask_event2_carry_i_5_n_0
    SLICE_X110Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.698 r  REG_PERIOD/mask_event2_carry__0_i_3/O[1]
                         net (fo=1, routed)           0.663     7.360    CARR1/mask_event2_carry__0_0[12]
    SLICE_X111Y52        LUT6 (Prop_lut6_I0_O)        0.250     7.610 r  CARR1/mask_event2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.610    CARR1/mask_event2_carry__0_i_2_n_0
    SLICE_X111Y52        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     7.990 r  CARR1/mask_event2_carry__0/CO[1]
                         net (fo=1, routed)           0.596     8.586    CARR1/mask_event28_in
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.275     8.861 r  CARR1/mask_event_i_2/O
                         net (fo=1, routed)           0.586     9.448    CARR1/mask_event_i_2_n_0
    SLICE_X110Y56        LUT3 (Prop_lut3_I0_O)        0.126     9.574 r  CARR1/mask_event_i_1/O
                         net (fo=1, routed)           0.000     9.574    CARR1/mask_event_i_1_n_0
    SLICE_X110Y56        FDCE                                         r  CARR1/mask_event_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DT1/pwmout_B_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwmout_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.243ns  (logic 2.734ns (64.450%)  route 1.508ns (35.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.576     4.541    DT1/CLK
    SLICE_X111Y55        FDCE                                         r  DT1/pwmout_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y55        FDCE (Prop_fdce_C_Q)         0.379     4.920 r  DT1/pwmout_B_reg/Q
                         net (fo=4, routed)           1.508     6.428    pwmout_B_OBUF
    P18                  OBUF (Prop_obuf_I_O)         2.355     8.783 r  pwmout_B_OBUF_inst/O
                         net (fo=0)                   0.000     8.783    pwmout_B
    P18                                                               r  pwmout_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DT1/pwmout_A_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwmout_A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.150ns  (logic 2.753ns (66.341%)  route 1.397ns (33.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.576     4.541    DT1/CLK
    SLICE_X113Y53        FDCE                                         r  DT1/pwmout_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDCE (Prop_fdce_C_Q)         0.379     4.920 r  DT1/pwmout_A_reg/Q
                         net (fo=4, routed)           1.397     6.316    pwmout_A_OBUF
    P15                  OBUF (Prop_obuf_I_O)         2.374     8.690 r  pwmout_A_OBUF_inst/O
                         net (fo=0)                   0.000     8.690    pwmout_A
    P15                                                               r  pwmout_A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.832ns  (logic 1.348ns (35.174%)  route 2.484ns (64.826%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.576     4.541    REG_CARR/CLK
    SLICE_X113Y52        FDCE                                         r  REG_CARR/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.379     4.920 r  REG_CARR/reg_out_reg[4]/Q
                         net (fo=3, routed)           1.173     6.092    REG_CARR/Q[4]
    SLICE_X109Y48        LUT6 (Prop_lut6_I3_O)        0.105     6.197 r  REG_CARR/state_carrier1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.197    CARR1/S[1]
    SLICE_X109Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.654 r  CARR1/state_carrier1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.654    CARR1/state_carrier1_carry_n_0
    SLICE_X109Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.786 f  CARR1/state_carrier1_carry__0/CO[1]
                         net (fo=19, routed)          0.745     7.531    CARR1/state_carrier1_carry__0_n_2
    SLICE_X111Y49        LUT4 (Prop_lut4_I0_O)        0.275     7.806 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          0.567     8.373    CARR1/carrier[15]_i_1_n_0
    SLICE_X111Y47        FDCE                                         r  CARR1/carrier_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.832ns  (logic 1.348ns (35.174%)  route 2.484ns (64.826%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.576     4.541    REG_CARR/CLK
    SLICE_X113Y52        FDCE                                         r  REG_CARR/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.379     4.920 r  REG_CARR/reg_out_reg[4]/Q
                         net (fo=3, routed)           1.173     6.092    REG_CARR/Q[4]
    SLICE_X109Y48        LUT6 (Prop_lut6_I3_O)        0.105     6.197 r  REG_CARR/state_carrier1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.197    CARR1/S[1]
    SLICE_X109Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.654 r  CARR1/state_carrier1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.654    CARR1/state_carrier1_carry_n_0
    SLICE_X109Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.786 f  CARR1/state_carrier1_carry__0/CO[1]
                         net (fo=19, routed)          0.745     7.531    CARR1/state_carrier1_carry__0_n_2
    SLICE_X111Y49        LUT4 (Prop_lut4_I0_O)        0.275     7.806 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          0.567     8.373    CARR1/carrier[15]_i_1_n_0
    SLICE_X111Y47        FDCE                                         r  CARR1/carrier_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_mask_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.803ns  (logic 1.361ns (35.784%)  route 2.442ns (64.216%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.576     4.541    REG_CARR/CLK
    SLICE_X113Y52        FDCE                                         r  REG_CARR/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.379     4.920 r  REG_CARR/reg_out_reg[4]/Q
                         net (fo=3, routed)           1.173     6.092    REG_CARR/Q[4]
    SLICE_X109Y48        LUT6 (Prop_lut6_I3_O)        0.105     6.197 r  REG_CARR/state_carrier1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.197    CARR1/S[1]
    SLICE_X109Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.654 r  CARR1/state_carrier1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.654    CARR1/state_carrier1_carry_n_0
    SLICE_X109Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.786 f  CARR1/state_carrier1_carry__0/CO[1]
                         net (fo=19, routed)          0.743     7.529    CARR1/state_carrier1_carry__0_n_2
    SLICE_X111Y49        LUT2 (Prop_lut2_I0_O)        0.288     7.817 r  CARR1/carrier_mask_i_1/O
                         net (fo=1, routed)           0.527     8.344    CARR1/carrier_mask_i_1_n_0
    SLICE_X112Y49        FDCE                                         r  CARR1/carrier_mask_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.758ns  (logic 1.348ns (35.874%)  route 2.410ns (64.126%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.576     4.541    REG_CARR/CLK
    SLICE_X113Y52        FDCE                                         r  REG_CARR/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.379     4.920 r  REG_CARR/reg_out_reg[4]/Q
                         net (fo=3, routed)           1.173     6.092    REG_CARR/Q[4]
    SLICE_X109Y48        LUT6 (Prop_lut6_I3_O)        0.105     6.197 r  REG_CARR/state_carrier1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.197    CARR1/S[1]
    SLICE_X109Y48        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.654 r  CARR1/state_carrier1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.654    CARR1/state_carrier1_carry_n_0
    SLICE_X109Y49        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.786 f  CARR1/state_carrier1_carry__0/CO[1]
                         net (fo=19, routed)          0.745     7.531    CARR1/state_carrier1_carry__0_n_2
    SLICE_X111Y49        LUT4 (Prop_lut4_I0_O)        0.275     7.806 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          0.492     8.298    CARR1/carrier[15]_i_1_n_0
    SLICE_X110Y48        FDCE                                         r  CARR1/carrier_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.141ns (35.937%)  route 0.251ns (64.063%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.637     1.639    REG_CARR/CLK
    SLICE_X113Y52        FDCE                                         r  REG_CARR/reg_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.141     1.780 r  REG_CARR/reg_out_reg[7]/Q
                         net (fo=3, routed)           0.251     2.031    CARR1/init_carr_buff_reg[15]_1[7]
    SLICE_X108Y48        FDRE                                         r  CARR1/init_carr_buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.637     1.639    REG_CARR/CLK
    SLICE_X110Y52        FDCE                                         r  REG_CARR/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52        FDCE (Prop_fdce_C_Q)         0.141     1.780 r  REG_CARR/reg_out_reg[6]/Q
                         net (fo=3, routed)           0.253     2.033    CARR1/init_carr_buff_reg[15]_1[6]
    SLICE_X108Y48        FDRE                                         r  CARR1/init_carr_buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.141ns (33.250%)  route 0.283ns (66.750%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.637     1.639    REG_CARR/CLK
    SLICE_X113Y51        FDCE                                         r  REG_CARR/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDCE (Prop_fdce_C_Q)         0.141     1.780 r  REG_CARR/reg_out_reg[2]/Q
                         net (fo=3, routed)           0.283     2.063    CARR1/init_carr_buff_reg[15]_1[2]
    SLICE_X111Y48        FDRE                                         r  CARR1/init_carr_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.141ns (32.767%)  route 0.289ns (67.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.637     1.639    REG_CARR/CLK
    SLICE_X113Y51        FDCE                                         r  REG_CARR/reg_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDCE (Prop_fdce_C_Q)         0.141     1.780 r  REG_CARR/reg_out_reg[12]/Q
                         net (fo=3, routed)           0.289     2.069    CARR1/init_carr_buff_reg[15]_1[12]
    SLICE_X108Y49        FDRE                                         r  CARR1/init_carr_buff_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.141ns (32.663%)  route 0.291ns (67.337%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.637     1.639    REG_CARR/CLK
    SLICE_X113Y52        FDCE                                         r  REG_CARR/reg_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.141     1.780 r  REG_CARR/reg_out_reg[5]/Q
                         net (fo=3, routed)           0.291     2.071    CARR1/init_carr_buff_reg[15]_1[5]
    SLICE_X108Y48        FDRE                                         r  CARR1/init_carr_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.141ns (31.600%)  route 0.305ns (68.400%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.636     1.638    REG_CARR/CLK
    SLICE_X110Y54        FDCE                                         r  REG_CARR/reg_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDCE (Prop_fdce_C_Q)         0.141     1.779 r  REG_CARR/reg_out_reg[14]/Q
                         net (fo=3, routed)           0.305     2.084    CARR1/init_carr_buff_reg[15]_1[14]
    SLICE_X109Y49        FDRE                                         r  CARR1/init_carr_buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.141ns (30.635%)  route 0.319ns (69.365%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.635     1.637    REG_CARR/CLK
    SLICE_X110Y57        FDCE                                         r  REG_CARR/reg_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141     1.778 r  REG_CARR/reg_out_reg[15]/Q
                         net (fo=3, routed)           0.319     2.097    CARR1/init_carr_buff_reg[15]_1[15]
    SLICE_X109Y50        FDRE                                         r  CARR1/init_carr_buff_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.141ns (29.809%)  route 0.332ns (70.191%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.637     1.639    REG_CARR/CLK
    SLICE_X110Y51        FDCE                                         r  REG_CARR/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y51        FDCE (Prop_fdce_C_Q)         0.141     1.780 r  REG_CARR/reg_out_reg[0]/Q
                         net (fo=3, routed)           0.332     2.112    CARR1/init_carr_buff_reg[15]_1[0]
    SLICE_X107Y48        FDRE                                         r  CARR1/init_carr_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.141ns (28.794%)  route 0.349ns (71.206%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.637     1.639    REG_CARR/CLK
    SLICE_X110Y51        FDCE                                         r  REG_CARR/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y51        FDCE (Prop_fdce_C_Q)         0.141     1.780 r  REG_CARR/reg_out_reg[3]/Q
                         net (fo=3, routed)           0.349     2.129    CARR1/init_carr_buff_reg[15]_1[3]
    SLICE_X109Y49        FDRE                                         r  CARR1/init_carr_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.186ns (37.864%)  route 0.305ns (62.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.637     1.639    REG_CARR/CLK
    SLICE_X110Y51        FDCE                                         r  REG_CARR/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y51        FDCE (Prop_fdce_C_Q)         0.141     1.780 r  REG_CARR/reg_out_reg[3]/Q
                         net (fo=3, routed)           0.305     2.085    CARR1/init_carr_buff_reg[15]_1[3]
    SLICE_X110Y47        LUT6 (Prop_lut6_I5_O)        0.045     2.130 r  CARR1/carrier[3]_i_1/O
                         net (fo=1, routed)           0.000     2.130    CARR1/p_1_in[3]
    SLICE_X110Y47        FDCE                                         r  CARR1/carrier_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           208 Endpoints
Min Delay           208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dtime[6]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.878ns  (logic 1.816ns (23.052%)  route 6.062ns (76.948%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=3)
  Clock Path Skew:        4.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  dtime[6] (IN)
                         net (fo=0)                   0.000     0.000    dtime[6]
    V7                   IBUF (Prop_ibuf_I_O)         0.983     0.983 r  dtime_IBUF[6]_inst/O
                         net (fo=6, routed)           4.834     5.817    DT1/dtime_IBUF[6]
    SLICE_X111Y54        LUT4 (Prop_lut4_I0_O)        0.105     5.922 r  DT1/pwmout_A3__3_carry_i_5/O
                         net (fo=1, routed)           0.000     5.922    DT1/pwmout_A3__3_carry_i_5_n_0
    SLICE_X111Y54        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.254 r  DT1/pwmout_A3__3_carry/CO[3]
                         net (fo=7, routed)           0.712     6.966    DT1/pwmout_A36_in
    SLICE_X113Y53        LUT4 (Prop_lut4_I2_O)        0.108     7.074 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           0.516     7.590    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X112Y53        LUT4 (Prop_lut4_I0_O)        0.288     7.878 r  DT1/dtcounter_A[7]_i_2/O
                         net (fo=1, routed)           0.000     7.878    DT1/dtcounter_A[7]_i_2_n_0
    SLICE_X112Y53        FDCE                                         r  DT1/dtcounter_A_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     0.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     2.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.415     4.068    DT1/CLK
    SLICE_X112Y53        FDCE                                         r  DT1/dtcounter_A_reg[7]/C

Slack:                    inf
  Source:                 dtime[6]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.836ns  (logic 1.816ns (23.176%)  route 6.020ns (76.824%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  dtime[6] (IN)
                         net (fo=0)                   0.000     0.000    dtime[6]
    V7                   IBUF (Prop_ibuf_I_O)         0.983     0.983 r  dtime_IBUF[6]_inst/O
                         net (fo=6, routed)           4.834     5.817    DT1/dtime_IBUF[6]
    SLICE_X111Y54        LUT4 (Prop_lut4_I0_O)        0.105     5.922 r  DT1/pwmout_A3__3_carry_i_5/O
                         net (fo=1, routed)           0.000     5.922    DT1/pwmout_A3__3_carry_i_5_n_0
    SLICE_X111Y54        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.254 r  DT1/pwmout_A3__3_carry/CO[3]
                         net (fo=7, routed)           0.712     6.966    DT1/pwmout_A36_in
    SLICE_X113Y53        LUT4 (Prop_lut4_I2_O)        0.108     7.074 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           0.474     7.548    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X113Y54        LUT5 (Prop_lut5_I0_O)        0.288     7.836 r  DT1/dtcounter_A[3]_i_1/O
                         net (fo=1, routed)           0.000     7.836    DT1/dtcounter_A[3]_i_1_n_0
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     0.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     2.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.415     4.068    DT1/CLK
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[3]/C

Slack:                    inf
  Source:                 dtime[6]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.815ns  (logic 1.795ns (22.969%)  route 6.020ns (77.031%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=3)
  Clock Path Skew:        4.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  dtime[6] (IN)
                         net (fo=0)                   0.000     0.000    dtime[6]
    V7                   IBUF (Prop_ibuf_I_O)         0.983     0.983 r  dtime_IBUF[6]_inst/O
                         net (fo=6, routed)           4.834     5.817    DT1/dtime_IBUF[6]
    SLICE_X111Y54        LUT4 (Prop_lut4_I0_O)        0.105     5.922 r  DT1/pwmout_A3__3_carry_i_5/O
                         net (fo=1, routed)           0.000     5.922    DT1/pwmout_A3__3_carry_i_5_n_0
    SLICE_X111Y54        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.254 r  DT1/pwmout_A3__3_carry/CO[3]
                         net (fo=7, routed)           0.712     6.966    DT1/pwmout_A36_in
    SLICE_X113Y53        LUT4 (Prop_lut4_I2_O)        0.108     7.074 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           0.474     7.548    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X113Y54        LUT4 (Prop_lut4_I0_O)        0.267     7.815 r  DT1/dtcounter_A[2]_i_1/O
                         net (fo=1, routed)           0.000     7.815    DT1/dtcounter_A[2]_i_1_n_0
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     0.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     2.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.415     4.068    DT1/CLK
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[2]/C

Slack:                    inf
  Source:                 dtime[6]
                            (input port)
  Destination:            DT1/dtcounter_B_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.789ns  (logic 1.630ns (20.928%)  route 6.159ns (79.072%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=3)
  Clock Path Skew:        4.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  dtime[6] (IN)
                         net (fo=0)                   0.000     0.000    dtime[6]
    V7                   IBUF (Prop_ibuf_I_O)         0.983     0.983 r  dtime_IBUF[6]_inst/O
                         net (fo=6, routed)           4.719     5.702    DT1/dtime_IBUF[6]
    SLICE_X107Y54        LUT4 (Prop_lut4_I3_O)        0.105     5.807 r  DT1/pwmout_B3_carry_i_5/O
                         net (fo=1, routed)           0.000     5.807    DT1/pwmout_B3_carry_i_5_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.139 r  DT1/pwmout_B3_carry/CO[3]
                         net (fo=6, routed)           0.733     6.872    DT1/pwmout_B3
    SLICE_X111Y55        LUT4 (Prop_lut4_I2_O)        0.105     6.977 r  DT1/dtcounter_B[7]_i_3/O
                         net (fo=4, routed)           0.707     7.684    DT1/dtcounter_B[7]_i_3_n_0
    SLICE_X108Y54        LUT4 (Prop_lut4_I0_O)        0.105     7.789 r  DT1/dtcounter_B[7]_i_2/O
                         net (fo=1, routed)           0.000     7.789    DT1/p_0_in[7]
    SLICE_X108Y54        FDCE                                         r  DT1/dtcounter_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     0.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     2.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.413     4.066    DT1/CLK
    SLICE_X108Y54        FDCE                                         r  DT1/dtcounter_B_reg[7]/C

Slack:                    inf
  Source:                 dtime[6]
                            (input port)
  Destination:            DT1/dtcounter_B_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.785ns  (logic 1.630ns (20.939%)  route 6.155ns (79.061%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  dtime[6] (IN)
                         net (fo=0)                   0.000     0.000    dtime[6]
    V7                   IBUF (Prop_ibuf_I_O)         0.983     0.983 r  dtime_IBUF[6]_inst/O
                         net (fo=6, routed)           4.719     5.702    DT1/dtime_IBUF[6]
    SLICE_X107Y54        LUT4 (Prop_lut4_I3_O)        0.105     5.807 r  DT1/pwmout_B3_carry_i_5/O
                         net (fo=1, routed)           0.000     5.807    DT1/pwmout_B3_carry_i_5_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.139 r  DT1/pwmout_B3_carry/CO[3]
                         net (fo=6, routed)           0.733     6.872    DT1/pwmout_B3
    SLICE_X111Y55        LUT4 (Prop_lut4_I2_O)        0.105     6.977 r  DT1/dtcounter_B[7]_i_3/O
                         net (fo=4, routed)           0.703     7.680    DT1/dtcounter_B[7]_i_3_n_0
    SLICE_X109Y54        LUT6 (Prop_lut6_I0_O)        0.105     7.785 r  DT1/dtcounter_B[4]_i_1/O
                         net (fo=1, routed)           0.000     7.785    DT1/p_0_in[4]
    SLICE_X109Y54        FDCE                                         r  DT1/dtcounter_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     0.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     2.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.413     4.066    DT1/CLK
    SLICE_X109Y54        FDCE                                         r  DT1/dtcounter_B_reg[4]/C

Slack:                    inf
  Source:                 dtime[0]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.651ns  (logic 1.596ns (20.855%)  route 6.056ns (79.145%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  dtime[0] (IN)
                         net (fo=0)                   0.000     0.000    dtime[0]
    Y8                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  dtime_IBUF[0]_inst/O
                         net (fo=6, routed)           4.990     5.936    DT1/dtime_IBUF[0]
    SLICE_X111Y53        LUT4 (Prop_lut4_I0_O)        0.105     6.041 r  DT1/pwmout_A3_carry_i_8/O
                         net (fo=1, routed)           0.000     6.041    DT1/pwmout_A3_carry_i_8_n_0
    SLICE_X111Y53        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.481 r  DT1/pwmout_A3_carry/CO[3]
                         net (fo=1, routed)           0.768     7.250    DT1/pwmout_A3
    SLICE_X113Y53        LUT5 (Prop_lut5_I4_O)        0.105     7.355 r  DT1/dtcounter_A[7]_i_1/O
                         net (fo=8, routed)           0.297     7.651    DT1/dtcounter_A[7]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  DT1/dtcounter_A_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     0.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     2.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.415     4.068    DT1/CLK
    SLICE_X112Y53        FDCE                                         r  DT1/dtcounter_A_reg[1]/C

Slack:                    inf
  Source:                 dtime[0]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.651ns  (logic 1.596ns (20.855%)  route 6.056ns (79.145%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  dtime[0] (IN)
                         net (fo=0)                   0.000     0.000    dtime[0]
    Y8                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  dtime_IBUF[0]_inst/O
                         net (fo=6, routed)           4.990     5.936    DT1/dtime_IBUF[0]
    SLICE_X111Y53        LUT4 (Prop_lut4_I0_O)        0.105     6.041 r  DT1/pwmout_A3_carry_i_8/O
                         net (fo=1, routed)           0.000     6.041    DT1/pwmout_A3_carry_i_8_n_0
    SLICE_X111Y53        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.481 r  DT1/pwmout_A3_carry/CO[3]
                         net (fo=1, routed)           0.768     7.250    DT1/pwmout_A3
    SLICE_X113Y53        LUT5 (Prop_lut5_I4_O)        0.105     7.355 r  DT1/dtcounter_A[7]_i_1/O
                         net (fo=8, routed)           0.297     7.651    DT1/dtcounter_A[7]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  DT1/dtcounter_A_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     0.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     2.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.415     4.068    DT1/CLK
    SLICE_X112Y53        FDCE                                         r  DT1/dtcounter_A_reg[5]/C

Slack:                    inf
  Source:                 dtime[0]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.651ns  (logic 1.596ns (20.855%)  route 6.056ns (79.145%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  dtime[0] (IN)
                         net (fo=0)                   0.000     0.000    dtime[0]
    Y8                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  dtime_IBUF[0]_inst/O
                         net (fo=6, routed)           4.990     5.936    DT1/dtime_IBUF[0]
    SLICE_X111Y53        LUT4 (Prop_lut4_I0_O)        0.105     6.041 r  DT1/pwmout_A3_carry_i_8/O
                         net (fo=1, routed)           0.000     6.041    DT1/pwmout_A3_carry_i_8_n_0
    SLICE_X111Y53        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.481 r  DT1/pwmout_A3_carry/CO[3]
                         net (fo=1, routed)           0.768     7.250    DT1/pwmout_A3
    SLICE_X113Y53        LUT5 (Prop_lut5_I4_O)        0.105     7.355 r  DT1/dtcounter_A[7]_i_1/O
                         net (fo=8, routed)           0.297     7.651    DT1/dtcounter_A[7]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  DT1/dtcounter_A_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     0.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     2.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.415     4.068    DT1/CLK
    SLICE_X112Y53        FDCE                                         r  DT1/dtcounter_A_reg[6]/C

Slack:                    inf
  Source:                 dtime[0]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.651ns  (logic 1.596ns (20.855%)  route 6.056ns (79.145%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  dtime[0] (IN)
                         net (fo=0)                   0.000     0.000    dtime[0]
    Y8                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  dtime_IBUF[0]_inst/O
                         net (fo=6, routed)           4.990     5.936    DT1/dtime_IBUF[0]
    SLICE_X111Y53        LUT4 (Prop_lut4_I0_O)        0.105     6.041 r  DT1/pwmout_A3_carry_i_8/O
                         net (fo=1, routed)           0.000     6.041    DT1/pwmout_A3_carry_i_8_n_0
    SLICE_X111Y53        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.481 r  DT1/pwmout_A3_carry/CO[3]
                         net (fo=1, routed)           0.768     7.250    DT1/pwmout_A3
    SLICE_X113Y53        LUT5 (Prop_lut5_I4_O)        0.105     7.355 r  DT1/dtcounter_A[7]_i_1/O
                         net (fo=8, routed)           0.297     7.651    DT1/dtcounter_A[7]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  DT1/dtcounter_A_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     0.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     2.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.415     4.068    DT1/CLK
    SLICE_X112Y53        FDCE                                         r  DT1/dtcounter_A_reg[7]/C

Slack:                    inf
  Source:                 dtime[0]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.620ns  (logic 1.596ns (20.942%)  route 6.024ns (79.058%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  dtime[0] (IN)
                         net (fo=0)                   0.000     0.000    dtime[0]
    Y8                   IBUF (Prop_ibuf_I_O)         0.946     0.946 r  dtime_IBUF[0]_inst/O
                         net (fo=6, routed)           4.990     5.936    DT1/dtime_IBUF[0]
    SLICE_X111Y53        LUT4 (Prop_lut4_I0_O)        0.105     6.041 r  DT1/pwmout_A3_carry_i_8/O
                         net (fo=1, routed)           0.000     6.041    DT1/pwmout_A3_carry_i_8_n_0
    SLICE_X111Y53        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.481 r  DT1/pwmout_A3_carry/CO[3]
                         net (fo=1, routed)           0.768     7.250    DT1/pwmout_A3
    SLICE_X113Y53        LUT5 (Prop_lut5_I4_O)        0.105     7.355 r  DT1/dtcounter_A[7]_i_1/O
                         net (fo=8, routed)           0.265     7.620    DT1/dtcounter_A[7]_i_1_n_0
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     0.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     2.576    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.653 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.415     4.068    DT1/CLK
    SLICE_X113Y54        FDCE                                         r  DT1/dtcounter_A_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_CARR/reg_out_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.786%)  route 0.381ns (67.214%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.166     0.307    CARR1/mask_event
    SLICE_X110Y56        LUT2 (Prop_lut2_I0_O)        0.045     0.352 r  CARR1/reg_out[15]_i_1/O
                         net (fo=48, routed)          0.215     0.567    REG_CARR/E[0]
    SLICE_X110Y57        FDCE                                         r  REG_CARR/reg_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.907     2.159    REG_CARR/CLK
    SLICE_X110Y57        FDCE                                         r  REG_CARR/reg_out_reg[15]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_COMPARE/reg_out_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.786%)  route 0.381ns (67.214%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.166     0.307    CARR1/mask_event
    SLICE_X110Y56        LUT2 (Prop_lut2_I0_O)        0.045     0.352 r  CARR1/reg_out[15]_i_1/O
                         net (fo=48, routed)          0.215     0.567    REG_COMPARE/E[0]
    SLICE_X110Y57        FDCE                                         r  REG_COMPARE/reg_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.907     2.159    REG_COMPARE/CLK
    SLICE_X110Y57        FDCE                                         r  REG_COMPARE/reg_out_reg[0]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_COMPARE/reg_out_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.786%)  route 0.381ns (67.214%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.166     0.307    CARR1/mask_event
    SLICE_X110Y56        LUT2 (Prop_lut2_I0_O)        0.045     0.352 r  CARR1/reg_out[15]_i_1/O
                         net (fo=48, routed)          0.215     0.567    REG_COMPARE/E[0]
    SLICE_X110Y57        FDCE                                         r  REG_COMPARE/reg_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.907     2.159    REG_COMPARE/CLK
    SLICE_X110Y57        FDCE                                         r  REG_COMPARE/reg_out_reg[10]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_COMPARE/reg_out_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.786%)  route 0.381ns (67.214%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.166     0.307    CARR1/mask_event
    SLICE_X110Y56        LUT2 (Prop_lut2_I0_O)        0.045     0.352 r  CARR1/reg_out[15]_i_1/O
                         net (fo=48, routed)          0.215     0.567    REG_COMPARE/E[0]
    SLICE_X110Y57        FDCE                                         r  REG_COMPARE/reg_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.907     2.159    REG_COMPARE/CLK
    SLICE_X110Y57        FDCE                                         r  REG_COMPARE/reg_out_reg[11]/C

Slack:                    inf
  Source:                 init_carr[2]
                            (input port)
  Destination:            REG_CARR/reg_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.204ns (35.816%)  route 0.366ns (64.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  init_carr[2] (IN)
                         net (fo=0)                   0.000     0.000    init_carr[2]
    W18                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  init_carr_IBUF[2]_inst/O
                         net (fo=1, routed)           0.366     0.570    REG_CARR/D[2]
    SLICE_X113Y51        FDCE                                         r  REG_CARR/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.909     2.161    REG_CARR/CLK
    SLICE_X113Y51        FDCE                                         r  REG_CARR/reg_out_reg[2]/C

Slack:                    inf
  Source:                 init_carr[4]
                            (input port)
  Destination:            REG_CARR/reg_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.225ns (37.767%)  route 0.370ns (62.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  init_carr[4] (IN)
                         net (fo=0)                   0.000     0.000    init_carr[4]
    V17                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  init_carr_IBUF[4]_inst/O
                         net (fo=1, routed)           0.370     0.595    REG_CARR/D[4]
    SLICE_X113Y52        FDCE                                         r  REG_CARR/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.909     2.161    REG_CARR/CLK
    SLICE_X113Y52        FDCE                                         r  REG_CARR/reg_out_reg[4]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_COMPARE/reg_out_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.027%)  route 0.413ns (68.973%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.166     0.307    CARR1/mask_event
    SLICE_X110Y56        LUT2 (Prop_lut2_I0_O)        0.045     0.352 r  CARR1/reg_out[15]_i_1/O
                         net (fo=48, routed)          0.247     0.599    REG_COMPARE/E[0]
    SLICE_X112Y54        FDCE                                         r  REG_COMPARE/reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.160    REG_COMPARE/CLK
    SLICE_X112Y54        FDCE                                         r  REG_COMPARE/reg_out_reg[1]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_COMPARE/reg_out_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.027%)  route 0.413ns (68.973%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.166     0.307    CARR1/mask_event
    SLICE_X110Y56        LUT2 (Prop_lut2_I0_O)        0.045     0.352 r  CARR1/reg_out[15]_i_1/O
                         net (fo=48, routed)          0.247     0.599    REG_COMPARE/E[0]
    SLICE_X112Y54        FDCE                                         r  REG_COMPARE/reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.160    REG_COMPARE/CLK
    SLICE_X112Y54        FDCE                                         r  REG_COMPARE/reg_out_reg[4]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_COMPARE/reg_out_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.027%)  route 0.413ns (68.973%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.166     0.307    CARR1/mask_event
    SLICE_X110Y56        LUT2 (Prop_lut2_I0_O)        0.045     0.352 r  CARR1/reg_out[15]_i_1/O
                         net (fo=48, routed)          0.247     0.599    REG_COMPARE/E[0]
    SLICE_X112Y54        FDCE                                         r  REG_COMPARE/reg_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.160    REG_COMPARE/CLK
    SLICE_X112Y54        FDCE                                         r  REG_COMPARE/reg_out_reg[6]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_PERIOD/reg_out_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.027%)  route 0.413ns (68.973%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.166     0.307    CARR1/mask_event
    SLICE_X110Y56        LUT2 (Prop_lut2_I0_O)        0.045     0.352 r  CARR1/reg_out[15]_i_1/O
                         net (fo=48, routed)          0.247     0.599    REG_PERIOD/E[0]
    SLICE_X112Y54        FDCE                                         r  REG_PERIOD/reg_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.908     2.160    REG_PERIOD/CLK
    SLICE_X112Y54        FDCE                                         r  REG_PERIOD/reg_out_reg[15]/C





