// Seed: 600967426
module module_0 #(
    parameter id_6 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  bit id_5;
  always begin : LABEL_0
    if (1)
      @(posedge id_2) begin : LABEL_1
        if (-1'h0) #(1);
      end
    else id_5 = -1;
  end
  wire _id_6;
  wire id_7;
  logic [id_6 : -1] id_8;
  logic [7:0] id_9;
  localparam id_10 = 1, id_11 = 1, id_12 = 1, id_13 = (id_9[-1]), id_14 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_16,
      id_11,
      id_2,
      id_5
  );
endmodule
