# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../I2S_Audio.ip_user_files/bd/DataWidth/sim/DataWidth.vhd" \
"../../../../I2S_Audio.ip_user_files/bd/StreamWriter/sim/StreamWriter.vhd" \
"../../../../I2S_Audio.ip_user_files/bd/ClockGeneration/sim/ClockGeneration.vhd" \

# Do not sort compile order
nosort
