{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508641387288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508641387303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 21 22:03:07 2017 " "Processing started: Sat Oct 21 22:03:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508641387303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508641387303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_base -c DE1_SOC_golden_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_base -c DE1_SOC_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508641387303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508641387934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508641387934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_cntrl-logic " "Found design unit 1: seven_segment_cntrl-logic" {  } { { "seven_segment_cntrl.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/seven_segment_cntrl.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508641403755 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_cntrl " "Found entity 1: seven_segment_cntrl" {  } { { "seven_segment_cntrl.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/seven_segment_cntrl.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508641403755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508641403755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_top-struct " "Found design unit 1: DE1_top-struct" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508641403755 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_top " "Found entity 1: DE1_top" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508641403755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508641403755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_top " "Elaborating entity \"DE1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508641403801 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 DE1_top.vhd(16) " "VHDL Signal Declaration warning at DE1_top.vhd(16): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508641403801 "|DE1_top"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "KEY DE1_top.vhd(166) " "VHDL warning at DE1_top.vhd(166): sensitivity list already contains KEY" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 166 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508641403801 "|DE1_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR DE1_top.vhd(166) " "VHDL Process Statement warning at DE1_top.vhd(166): inferring latch(es) for signal or variable \"LEDR\", which holds its previous value in one or more paths through the process" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508641403801 "|DE1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] DE1_top.vhd(166) " "Inferred latch for \"LEDR\[4\]\" at DE1_top.vhd(166)" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508641403801 "|DE1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] DE1_top.vhd(166) " "Inferred latch for \"LEDR\[5\]\" at DE1_top.vhd(166)" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508641403801 "|DE1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] DE1_top.vhd(166) " "Inferred latch for \"LEDR\[6\]\" at DE1_top.vhd(166)" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508641403801 "|DE1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] DE1_top.vhd(166) " "Inferred latch for \"LEDR\[7\]\" at DE1_top.vhd(166)" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508641403801 "|DE1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] DE1_top.vhd(166) " "Inferred latch for \"LEDR\[8\]\" at DE1_top.vhd(166)" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508641403817 "|DE1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] DE1_top.vhd(166) " "Inferred latch for \"LEDR\[9\]\" at DE1_top.vhd(166)" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508641403817 "|DE1_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_cntrl seven_segment_cntrl:h5 " "Elaborating entity \"seven_segment_cntrl\" for hierarchy \"seven_segment_cntrl:h5\"" {  } { { "DE1_top.vhd" "h5" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508641403817 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508641404803 "|DE1_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508641404803 "|DE1_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508641404803 "|DE1_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508641404803 "|DE1_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508641404803 "|DE1_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508641404803 "|DE1_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508641404803 "|DE1_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508641404803 "|DE1_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508641404803 "|DE1_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508641404803 "|DE1_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508641404803 "|DE1_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508641404803 "|DE1_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508641404803 "|DE1_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508641404803 "|DE1_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508641404803 "|DE1_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1508641404803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508641404988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508641405674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508641405674 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508641405821 "|DE1_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_top.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/Lab6/DE1_VHDL_Lab6_restored/DE1_top.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508641405821 "|DE1_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1508641405821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508641405821 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508641405821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508641405821 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1508641405821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508641405821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "751 " "Peak virtual memory: 751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508641405890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 21 22:03:25 2017 " "Processing ended: Sat Oct 21 22:03:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508641405890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508641405890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508641405890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508641405890 ""}
