$date
	Fri Jan 23 15:10:34 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module prime_tb $end
$var wire 1 ! Y $end
$var reg 4 " M [3:0] $end
$scope module DUT $end
$var wire 4 # M [3:0] $end
$var wire 1 ! Y $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 ' d $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
b0 #
b0 "
0!
$end
#10
1!
1$
b1 "
b1 #
#20
0$
1%
b10 "
b10 #
#30
1$
1'
b11 "
b11 #
#40
0!
0$
0%
0'
b100 "
b100 #
#50
1!
1$
1&
b101 "
b101 #
#60
0!
0$
0&
b110 "
b110 #
#70
1!
1$
b111 "
b111 #
#80
0!
0$
b1000 "
b1000 #
#90
b1001 "
b1001 #
#100
b1010 "
b1010 #
#110
1!
1'
b1011 "
b1011 #
#120
0!
0'
b1100 "
b1100 #
#130
1!
1&
b1101 "
b1101 #
#140
0!
0&
b1110 "
b1110 #
#150
b1111 "
b1111 #
#160
