// Seed: 2389056988
module module_0 (
    output uwire id_0,
    input  tri   id_1
);
  assign id_0 = 1;
  assign id_0 = id_1;
  tri id_3;
  id_4(
      (1), 1, 1
  );
  assign id_0 = id_1 <-> id_3;
  assign id_0 = 1'b0 != id_1;
  genvar id_5;
  assign id_0 = 1;
  wire id_6;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input wand id_2,
    input wor id_3,
    input wor id_4,
    input tri1 id_5,
    output wire id_6,
    input wor id_7,
    output tri0 id_8
);
  assign id_6 = {~1{id_0}};
  wire id_10;
  wire id_11 = id_10;
  wire id_12;
  wire id_13;
  rpmos (id_0, 1, id_6 == 1'b0);
  module_0 modCall_1 (
      id_6,
      id_4
  );
  wire id_14, id_15;
endmodule
