diff --git a/board/terasic/de1-soc/qts/iocsr_config.h b/board/terasic/de1-soc/qts/iocsr_config.h
index 359fd0e4173..089faf930de 100644
--- a/board/terasic/de1-soc/qts/iocsr_config.h
+++ b/board/terasic/de1-soc/qts/iocsr_config.h
@@ -1,4 +1,8 @@
-/* SPDX-License-Identifier: BSD-3-Clause */
+/* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
+/*
+ * Copyright (C) 2022 Intel Corporation <www.intel.com>
+ *
+ */
 /*
  * Altera SoCFPGA IOCSR configuration
  */
@@ -12,29 +16,29 @@
 #define CFG_HPS_IOCSR_SCANCHAIN3_LENGTH	16766
 
 const unsigned long iocsr_scan_chain0_table[] = {
-	0x00000000,
-	0x00000000,
+	0x00100000,
+	0x40000000,
 	0x0FF00000,
 	0xC0000000,
 	0x0000003F,
 	0x00008000,
-	0x00060180,
-	0x18060000,
-	0x18000000,
-	0x00018060,
+	0x00080000,
+	0x20000000,
 	0x00000000,
+	0x00000080,
+	0x00020000,
 	0x00004000,
-	0x000300C0,
-	0x0C030000,
-	0x0C000000,
-	0x00000030,
-	0x0000C030,
+	0x00040000,
+	0x10000000,
+	0x00000000,
+	0x00000040,
+	0x00010000,
 	0x00002000,
 	0x00020000,
-	0x06018000,
-	0x06000000,
-	0x00000018,
-	0x00006018,
+	0x08000000,
+	0x00000000,
+	0x00000020,
+	0x00008000,
 	0x00001000,
 };
 
@@ -45,7 +49,7 @@ const unsigned long iocsr_scan_chain1_table[] = {
 	0x000000C0,
 	0x000300C0,
 	0x00008000,
-	0x00060180,
+	0x00080000,
 	0x20000000,
 	0x00000000,
 	0x00000080,
@@ -57,22 +61,22 @@ const unsigned long iocsr_scan_chain1_table[] = {
 	0x00000030,
 	0x0000C030,
 	0x00002000,
-	0x06018060,
+	0x00020000,
 	0x06018000,
 	0x01FE0000,
 	0xF8000000,
 	0x00000007,
 	0x00001000,
-	0x0000C030,
-	0x0300C000,
-	0x03000000,
-	0x0000300C,
-	0x0000300C,
+	0x00010000,
+	0x04000000,
+	0x00000000,
+	0x00000010,
+	0x00004000,
 	0x00000800,
 	0x00000000,
 	0x00000000,
-	0x01800000,
-	0x00000006,
+	0x00000000,
+	0x00000008,
 	0x00002000,
 	0x00000400,
 	0x00000000,
@@ -96,34 +100,34 @@ const unsigned long iocsr_scan_chain1_table[] = {
 };
 
 const unsigned long iocsr_scan_chain2_table[] = {
-	0x300C0300,
-	0x00000000,
+	0x00100000,
+	0x40000000,
 	0x0FF00000,
 	0x00000000,
-	0x000300C0,
+	0x00040000,
 	0x00008000,
 	0x00080000,
-	0x18060000,
-	0x18000000,
-	0x00018060,
+	0x20000000,
+	0x00000000,
+	0x00000080,
 	0x00020000,
 	0x00004000,
-	0x200300C0,
+	0x00040000,
 	0x10000000,
 	0x00000000,
 	0x00000040,
 	0x00010000,
 	0x00002000,
-	0x10018060,
+	0x00020000,
 	0x06018000,
-	0x06000000,
-	0x00010018,
+	0x00000000,
+	0x00000020,
 	0x00006018,
 	0x00001000,
-	0x0000C030,
+	0x00010000,
+	0x00000000,
 	0x00000000,
-	0x03000000,
-	0x0000800C,
+	0x00000010,
 	0x00C0300C,
 	0x00000800,
 };
@@ -182,13 +186,13 @@ const unsigned long iocsr_scan_chain3_table[] = {
 	0x0D000001,
 	0x40680208,
 	0x41034051,
-	0x02081A00,
+	0x12481A00,
 	0x802080D0,
-	0x34010406,
+	0x34051406,
 	0x01A02490,
 	0x080D0000,
 	0x51406802,
-	0x00410340,
+	0x02490340,
 	0xD000001A,
 	0x06802080,
 	0x10040000,
@@ -255,16 +259,16 @@ const unsigned long iocsr_scan_chain3_table[] = {
 	0xA0000034,
 	0x0D000001,
 	0x40680C30,
-	0x49034010,
+	0x49034051,
 	0x12481A02,
 	0x802080D0,
-	0x34051406,
+	0x34030C06,
 	0x01A00040,
-	0x080D0002,
-	0x51406802,
+	0x280D0002,
+	0x5140680A,
 	0x02490340,
 	0xD012481A,
-	0x06802080,
+	0x0680A280,
 	0x10040000,
 	0x00200000,
 	0x10040000,
@@ -336,7 +340,7 @@ const unsigned long iocsr_scan_chain3_table[] = {
 	0x0344E388,
 	0x821A0000,
 	0x0000D000,
-	0x01040680,
+	0x05140680,
 	0xD271C47A,
 	0x1EE3CF23,
 	0x88F79659,
@@ -408,7 +412,7 @@ const unsigned long iocsr_scan_chain3_table[] = {
 	0xA3CF23DA,
 	0xF796591E,
 	0x0344E388,
-	0x821A028A,
+	0x821A0186,
 	0x0000D000,
 	0x00000680,
 	0xD271C47A,
@@ -656,4 +660,5 @@ const unsigned long iocsr_scan_chain3_table[] = {
 };
 
 
+
 #endif /* __SOCFPGA_IOCSR_CONFIG_H__ */
diff --git a/board/terasic/de1-soc/qts/pinmux_config.h b/board/terasic/de1-soc/qts/pinmux_config.h
index c75635005cc..96a3581c184 100644
--- a/board/terasic/de1-soc/qts/pinmux_config.h
+++ b/board/terasic/de1-soc/qts/pinmux_config.h
@@ -1,4 +1,8 @@
-/* SPDX-License-Identifier: BSD-3-Clause */
+/* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
+/*
+ * Copyright (C) 2022 Intel Corporation <www.intel.com>
+ *
+ */
 /*
  * Altera SoCFPGA PinMux configuration
  */
@@ -8,19 +12,19 @@
 
 const u8 sys_mgr_init_table[] = {
 	0, /* EMACIO0 */
-	2, /* EMACIO1 */
-	2, /* EMACIO2 */
-	2, /* EMACIO3 */
-	2, /* EMACIO4 */
-	2, /* EMACIO5 */
-	2, /* EMACIO6 */
-	2, /* EMACIO7 */
-	2, /* EMACIO8 */
+	0, /* EMACIO1 */
+	0, /* EMACIO2 */
+	0, /* EMACIO3 */
+	0, /* EMACIO4 */
+	0, /* EMACIO5 */
+	0, /* EMACIO6 */
+	0, /* EMACIO7 */
+	0, /* EMACIO8 */
 	0, /* EMACIO9 */
-	2, /* EMACIO10 */
-	2, /* EMACIO11 */
-	2, /* EMACIO12 */
-	2, /* EMACIO13 */
+	0, /* EMACIO10 */
+	0, /* EMACIO11 */
+	0, /* EMACIO12 */
+	0, /* EMACIO13 */
 	0, /* EMACIO14 */
 	0, /* EMACIO15 */
 	0, /* EMACIO16 */
@@ -42,22 +46,22 @@ const u8 sys_mgr_init_table[] = {
 	0, /* GENERALIO0 */
 	1, /* GENERALIO1 */
 	1, /* GENERALIO2 */
-	1, /* GENERALIO3 */
-	1, /* GENERALIO4 */
+	0, /* GENERALIO3 */
+	0, /* GENERALIO4 */
 	0, /* GENERALIO5 */
 	0, /* GENERALIO6 */
-	1, /* GENERALIO7 */
-	1, /* GENERALIO8 */
+	0, /* GENERALIO7 */
+	0, /* GENERALIO8 */
 	0, /* GENERALIO9 */
 	0, /* GENERALIO10 */
 	0, /* GENERALIO11 */
 	0, /* GENERALIO12 */
 	0, /* GENERALIO13 */
 	0, /* GENERALIO14 */
-	1, /* GENERALIO15 */
-	1, /* GENERALIO16 */
-	1, /* GENERALIO17 */
-	1, /* GENERALIO18 */
+	0, /* GENERALIO15 */
+	0, /* GENERALIO16 */
+	0, /* GENERALIO17 */
+	0, /* GENERALIO18 */
 	0, /* GENERALIO19 */
 	0, /* GENERALIO20 */
 	0, /* GENERALIO21 */
@@ -86,12 +90,12 @@ const u8 sys_mgr_init_table[] = {
 	2, /* MIXED1IO12 */
 	2, /* MIXED1IO13 */
 	0, /* MIXED1IO14 */
-	3, /* MIXED1IO15 */
-	3, /* MIXED1IO16 */
-	3, /* MIXED1IO17 */
-	3, /* MIXED1IO18 */
-	3, /* MIXED1IO19 */
-	3, /* MIXED1IO20 */
+	0, /* MIXED1IO15 */
+	0, /* MIXED1IO16 */
+	0, /* MIXED1IO17 */
+	0, /* MIXED1IO18 */
+	0, /* MIXED1IO19 */
+	0, /* MIXED1IO20 */
 	0, /* MIXED1IO21 */
 	0, /* MIXED2IO0 */
 	0, /* MIXED2IO1 */
@@ -200,7 +204,7 @@ const u8 sys_mgr_init_table[] = {
 	0, /* RGMII1USEFPGA */
 	0, /* SPIS0USEFPGA */
 	0, /* CAN0USEFPGA */
-	0, /* I2C0USEFPGA */
+	1, /* I2C0USEFPGA */
 	0, /* SDMMCUSEFPGA */
 	0, /* QSPIUSEFPGA */
 	0, /* SPIS1USEFPGA */
@@ -213,6 +217,6 @@ const u8 sys_mgr_init_table[] = {
 	0, /* I2C1USEFPGA */
 	0, /* SPIM1USEFPGA */
 	0, /* USB0USEFPGA */
-	0 /* SPIM0USEFPGA */
+	1 /* SPIM0USEFPGA */
 };
 #endif /* __SOCFPGA_PINMUX_CONFIG_H__ */
diff --git a/board/terasic/de1-soc/qts/pll_config.h b/board/terasic/de1-soc/qts/pll_config.h
index 2811e04c480..84963fda27c 100644
--- a/board/terasic/de1-soc/qts/pll_config.h
+++ b/board/terasic/de1-soc/qts/pll_config.h
@@ -1,4 +1,7 @@
 /* SPDX-License-Identifier: BSD-3-Clause */
+/*
+ * Copyright (C) 2022 Intel Corporation <www.intel.com>
+ */
 /*
  * Altera SoCFPGA Clock and PLL configuration
  */
@@ -9,13 +12,13 @@
 #define CFG_HPS_DBCTRL_STAYOSC1 1
 
 #define CFG_HPS_MAINPLLGRP_VCO_DENOM 0
-#define CFG_HPS_MAINPLLGRP_VCO_NUMER 63
+#define CFG_HPS_MAINPLLGRP_VCO_NUMER 73
 #define CFG_HPS_MAINPLLGRP_MPUCLK_CNT 0
 #define CFG_HPS_MAINPLLGRP_MAINCLK_CNT 0
 #define CFG_HPS_MAINPLLGRP_DBGATCLK_CNT 0
-#define CFG_HPS_MAINPLLGRP_MAINQSPICLK_CNT 3
+#define CFG_HPS_MAINPLLGRP_MAINQSPICLK_CNT 511
 #define CFG_HPS_MAINPLLGRP_MAINNANDSDMMCCLK_CNT 511
-#define CFG_HPS_MAINPLLGRP_CFGS2FUSER0CLK_CNT 15
+#define CFG_HPS_MAINPLLGRP_CFGS2FUSER0CLK_CNT 18
 #define CFG_HPS_MAINPLLGRP_MAINDIV_L3MPCLK 1
 #define CFG_HPS_MAINPLLGRP_MAINDIV_L3SPCLK 1
 #define CFG_HPS_MAINPLLGRP_MAINDIV_L4MPCLK 1
@@ -35,7 +38,7 @@
 #define CFG_HPS_PERPLLGRP_PERNANDSDMMCCLK_CNT 4
 #define CFG_HPS_PERPLLGRP_PERBASECLK_CNT 4
 #define CFG_HPS_PERPLLGRP_S2FUSER1CLK_CNT 511
-#define CFG_HPS_PERPLLGRP_DIV_USBCLK 0
+#define CFG_HPS_PERPLLGRP_DIV_USBCLK 4
 #define CFG_HPS_PERPLLGRP_DIV_SPIMCLK 0
 #define CFG_HPS_PERPLLGRP_DIV_CAN0CLK 4
 #define CFG_HPS_PERPLLGRP_DIV_CAN1CLK 4
@@ -60,21 +63,15 @@
 #define CFG_HPS_CLK_OSC2_HZ 25000000
 #define CFG_HPS_CLK_F2S_SDR_REF_HZ 0
 #define CFG_HPS_CLK_F2S_PER_REF_HZ 0
-#define CFG_HPS_CLK_MAINVCO_HZ 1600000000
+#define CFG_HPS_CLK_MAINVCO_HZ 1850000000
 #define CFG_HPS_CLK_PERVCO_HZ 1000000000
 #define CFG_HPS_CLK_SDRVCO_HZ 800000000
-#define CFG_HPS_CLK_OSC1_HZ 25000000
-#define CFG_HPS_CLK_OSC2_HZ 25000000
-#define CFG_HPS_CLK_F2S_SDR_REF_HZ 0
-#define CFG_HPS_CLK_F2S_PER_REF_HZ 0
-#define CFG_HPS_CLK_MAINVCO_HZ 1600000000
-#define CFG_HPS_CLK_PERVCO_HZ 1000000000
 #define CFG_HPS_CLK_EMAC0_HZ 1953125
 #define CFG_HPS_CLK_EMAC1_HZ 250000000
-#define CFG_HPS_CLK_USBCLK_HZ 200000000
+#define CFG_HPS_CLK_USBCLK_HZ 12500000
 #define CFG_HPS_CLK_NAND_HZ 50000000
 #define CFG_HPS_CLK_SDMMC_HZ 200000000
-#define CFG_HPS_CLK_QSPI_HZ 400000000
+#define CFG_HPS_CLK_QSPI_HZ 3613281
 #define CFG_HPS_CLK_SPIM_HZ 200000000
 #define CFG_HPS_CLK_CAN0_HZ 12500000
 #define CFG_HPS_CLK_CAN1_HZ 12500000
@@ -83,8 +80,7 @@
 #define CFG_HPS_CLK_L4_SP_HZ 100000000
 
 #define CFG_HPS_ALTERAGRP_MPUCLK 1
-#define CFG_HPS_ALTERAGRP_MAINCLK 3
-#define CFG_HPS_ALTERAGRP_DBGATCLK 3
-
+#define CFG_HPS_ALTERAGRP_MAINCLK 4
+#define CFG_HPS_ALTERAGRP_DBGATCLK 4
 
 #endif /* __SOCFPGA_PLL_CONFIG_H__ */
diff --git a/board/terasic/de1-soc/qts/sdram_config.h b/board/terasic/de1-soc/qts/sdram_config.h
index 7b0ff2ce01b..2aaf0560710 100644
--- a/board/terasic/de1-soc/qts/sdram_config.h
+++ b/board/terasic/de1-soc/qts/sdram_config.h
@@ -1,6 +1,11 @@
-/* SPDX-License-Identifier: BSD-3-Clause */
+/* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
+/*
+ * Copyright (C) 2022 Intel Corporation <www.intel.com>
+ *
+ */
 /*
  * Altera SoCFPGA SDRAM configuration
+ *
  */
 
 #ifndef __SOCFPGA_SDRAM_CONFIG_H__
@@ -28,17 +33,13 @@
 #define CFG_HPS_SDR_CTRLCFG_DRAMDEVWIDTH_DEVWIDTH		8
 #define CFG_HPS_SDR_CTRLCFG_DRAMIFWIDTH_IFWIDTH		32
 #define CFG_HPS_SDR_CTRLCFG_DRAMINTR_INTREN			0
-#define CFG_HPS_SDR_CTRLCFG_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR 0
-#define CFG_HPS_SDR_CTRLCFG_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_BC 0
-#define CFG_HPS_SDR_CTRLCFG_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP 0
-#define CFG_HPS_SDR_CTRLCFG_LOWPWREQ_SELFRFSHMASK		3
 #define CFG_HPS_SDR_CTRLCFG_DRAMODT_READ			0
 #define CFG_HPS_SDR_CTRLCFG_DRAMODT_WRITE			1
 #define CFG_HPS_SDR_CTRLCFG_DRAMTIMING1_AL			0
-#define CFG_HPS_SDR_CTRLCFG_DRAMTIMING1_TCL			7
-#define CFG_HPS_SDR_CTRLCFG_DRAMTIMING1_TCWL			7
-#define CFG_HPS_SDR_CTRLCFG_DRAMTIMING1_TFAW			18
-#define CFG_HPS_SDR_CTRLCFG_DRAMTIMING1_TRFC			120
+#define CFG_HPS_SDR_CTRLCFG_DRAMTIMING1_TCL			11
+#define CFG_HPS_SDR_CTRLCFG_DRAMTIMING1_TCWL			8
+#define CFG_HPS_SDR_CTRLCFG_DRAMTIMING1_TFAW			12
+#define CFG_HPS_SDR_CTRLCFG_DRAMTIMING1_TRFC			104
 #define CFG_HPS_SDR_CTRLCFG_DRAMTIMING1_TRRD			3
 #define CFG_HPS_SDR_CTRLCFG_DRAMTIMING2_IF_TRCD		6
 #define CFG_HPS_SDR_CTRLCFG_DRAMTIMING2_IF_TREFI		3120
@@ -47,14 +48,18 @@
 #define CFG_HPS_SDR_CTRLCFG_DRAMTIMING2_IF_TWTR		4
 #define CFG_HPS_SDR_CTRLCFG_DRAMTIMING3_TCCD			4
 #define CFG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD			4
-#define CFG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRAS			15
+#define CFG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRAS			14
 #define CFG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRC			20
 #define CFG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRTP			3
 #define CFG_HPS_SDR_CTRLCFG_DRAMTIMING4_PWRDOWNEXIT		3
-#define CFG_HPS_SDR_CTRLCFG_DRAMTIMING4_SELFRFSHEXIT		200
+#define CFG_HPS_SDR_CTRLCFG_DRAMTIMING4_SELFRFSHEXIT		512
+#define CFG_HPS_SDR_CTRLCFG_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR 2
+#define CFG_HPS_SDR_CTRLCFG_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_BC 2
+#define CFG_HPS_SDR_CTRLCFG_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP 2
 #define CFG_HPS_SDR_CTRLCFG_FIFOCFG_INCSYNC			0
 #define CFG_HPS_SDR_CTRLCFG_FIFOCFG_SYNCMODE			0
 #define CFG_HPS_SDR_CTRLCFG_FPGAPORTRST			0x0
+#define CFG_HPS_SDR_CTRLCFG_LOWPWREQ_SELFRFSHMASK		3
 #define CFG_HPS_SDR_CTRLCFG_LOWPWRTIMING_AUTOPDCYCLES	0
 #define CFG_HPS_SDR_CTRLCFG_LOWPWRTIMING_CLKDISABLECYCLES	8
 #define CFG_HPS_SDR_CTRLCFG_MPPACING_0_THRESHOLD1_31_0	0x20820820
@@ -62,15 +67,15 @@
 #define CFG_HPS_SDR_CTRLCFG_MPPACING_1_THRESHOLD2_3_0	0
 #define CFG_HPS_SDR_CTRLCFG_MPPACING_2_THRESHOLD2_35_4	0x41041041
 #define CFG_HPS_SDR_CTRLCFG_MPPACING_3_THRESHOLD2_59_36	0x410410
-#define CFG_HPS_SDR_CTRLCFG_MPPRIORITY_USERPRIORITY		0x3FFD1088
+#define CFG_HPS_SDR_CTRLCFG_MPPRIORITY_USERPRIORITY		0x0
 #define CFG_HPS_SDR_CTRLCFG_MPTHRESHOLDRST_0_THRESHOLDRSTCYCLES_31_0 0x01010101
 #define CFG_HPS_SDR_CTRLCFG_MPTHRESHOLDRST_1_THRESHOLDRSTCYCLES_63_32 0x01010101
 #define CFG_HPS_SDR_CTRLCFG_MPTHRESHOLDRST_2_THRESHOLDRSTCYCLES_79_64 0x0101
 #define CFG_HPS_SDR_CTRLCFG_MPWIEIGHT_0_STATICWEIGHT_31_0	0x21084210
-#define CFG_HPS_SDR_CTRLCFG_MPWIEIGHT_1_STATICWEIGHT_49_32	0x1EF84
-#define CFG_HPS_SDR_CTRLCFG_MPWIEIGHT_1_SUMOFWEIGHT_13_0	0x2020
+#define CFG_HPS_SDR_CTRLCFG_MPWIEIGHT_1_STATICWEIGHT_49_32	0x10441
+#define CFG_HPS_SDR_CTRLCFG_MPWIEIGHT_1_SUMOFWEIGHT_13_0	0x78
 #define CFG_HPS_SDR_CTRLCFG_MPWIEIGHT_2_SUMOFWEIGHT_45_14	0x0
-#define CFG_HPS_SDR_CTRLCFG_MPWIEIGHT_3_SUMOFWEIGHT_63_46	0xF800
+#define CFG_HPS_SDR_CTRLCFG_MPWIEIGHT_3_SUMOFWEIGHT_63_46	0x0
 #define CFG_HPS_SDR_CTRLCFG_PHYCTRL_PHYCTRL_0		0x200
 #define CFG_HPS_SDR_CTRLCFG_PORTCFG_AUTOPCHEN		0
 #define CFG_HPS_SDR_CTRLCFG_RFIFOCMAP_RFIFOCMAP		0x760210
@@ -128,9 +133,10 @@
 #define RW_MGR_ZQCL	0x06
 
 /* Sequencer defines configuration */
+#define AFI_CLK_FREQ	401
 #define AFI_RATE_RATIO	1
-#define CALIB_LFIFO_OFFSET	8
-#define CALIB_VFIFO_OFFSET	6
+#define CALIB_LFIFO_OFFSET	12
+#define CALIB_VFIFO_OFFSET	10
 #define ENABLE_SUPER_QUICK_CALIBRATION	0
 #define IO_DELAY_PER_DCHAIN_TAP	25
 #define IO_DELAY_PER_DQS_EN_DCHAIN_TAP	25
@@ -149,7 +155,7 @@
 #define IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS	0
 #define MAX_LATENCY_COUNT_WIDTH	5
 #define READ_VALID_FIFO_SIZE	16
-#define REG_FILE_INIT_SEQ_SIGNATURE	0x5555048d
+#define REG_FILE_INIT_SEQ_SIGNATURE	0x555504f1
 #define RW_MGR_MEM_ADDRESS_MIRRORING	0
 #define RW_MGR_MEM_DATA_MASK_WIDTH	4
 #define RW_MGR_MEM_DATA_WIDTH	32
@@ -173,16 +179,16 @@
 const u32 ac_rom_init[] = {
 	0x20700000,
 	0x20780000,
-	0x10080431,
-	0x10080530,
-	0x10090044,
-	0x100a0010,
+	0x10080471,
+	0x10080570,
+	0x10090006,
+	0x100a0218,
 	0x100b0000,
 	0x10380400,
-	0x10080449,
-	0x100804c8,
-	0x100a0024,
-	0x10090008,
+	0x10080469,
+	0x100804e8,
+	0x100a0006,
+	0x10090218,
 	0x100b0000,
 	0x30780000,
 	0x38780000,
