/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_port0_sata_mmio.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 9:16p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:30:57 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_port0_sata_mmio.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 9:16p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_PORT0_SATA_MMIO_H__
#define BCHP_PORT0_SATA_MMIO_H__

/***************************************************************************
 *PORT0_SATA_MMIO - MMI/O Address mapping
 ***************************************************************************/
#define BCHP_PORT0_SATA_MMIO_PIO_DATA            0x001a0400 /* IDE PIO Data Port Register */
#define BCHP_PORT0_SATA_MMIO_ERROR_FEATURE       0x001a0404 /* IDE Error Feature Register */
#define BCHP_PORT0_SATA_MMIO_SECTOR_COUNT        0x001a0408 /* IDE Sector Count Register */
#define BCHP_PORT0_SATA_MMIO_SECTOR_NUMBER       0x001a040c /* IDE Sector Number Register */
#define BCHP_PORT0_SATA_MMIO_CYLINDER_LOW        0x001a0410 /* IDE Cylinder Low Register */
#define BCHP_PORT0_SATA_MMIO_CYLINDER_HIGH       0x001a0414 /* IDE Cylinder High Register */
#define BCHP_PORT0_SATA_MMIO_DRIVE_HEAD          0x001a0418 /* IDE Drive Head Register */
#define BCHP_PORT0_SATA_MMIO_STATUS_COMMAND      0x001a041c /* IDE Status_Command */
#define BCHP_PORT0_SATA_MMIO_ALT_STATUS_DEVICE_CTRL 0x001a0420 /* IDE Alt status/Device Control */
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND   0x001a0430 /* IDE BUS MASTER STATUS COMMAND */
#define BCHP_PORT0_SATA_MMIO_DESCR_TABLE_BASE    0x001a0434 /* DESCRIPTOR TABLE/POINTER TRANSFER ADDRESS REGISTER */
#define BCHP_PORT0_SATA_MMIO_SATA_STATUS         0x001a0440 /* SATA Status Register(SCR0) */
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR          0x001a0444 /* SATA Error Register(SCR1) */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL        0x001a0448 /* SATA Control Register(SCR2) */
#define BCHP_PORT0_SATA_MMIO_SACTIVE             0x001a044c /* SATA Command Active Register (SCR3) */
#define BCHP_PORT0_SATA_MMIO_NOTIFY              0x001a0450 /* SATA NOTIFY REGISTER */
#define BCHP_PORT0_SATA_MMIO_SPARE0              0x001a0454 /* SATA SPARE REGISTER */
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL           0x001a0458 /* SATA BIST CTRL */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1       0x001a0480 /* SATA INTERNAL Control 1(FIFO Control) */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2       0x001a0484 /* SATA INTERNAL Control 2 (SATA Intf Control) */
#define BCHP_PORT0_SATA_MMIO_SATA_MASK           0x001a0488 /* SerialATA Interrupt Mask Register(SIMR) */
#define BCHP_PORT0_SATA_MMIO_SATA_MDIO           0x001a048c /* SATA MDIO Access Register */
#define BCHP_PORT0_SATA_MMIO_SATA_BIST           0x001a0490 /* SerialATA BIST FIS Control Register(SBCR) */
#define BCHP_PORT0_SATA_MMIO_SATA_DEV_CMDQUE_SIZE 0x001a0494 /* SATA Command Queue Register (SCQR) */
#define BCHP_PORT0_SATA_MMIO_SATA_QAL            0x001a04a0 /* QDMA Lower Start Address (QAL) */
#define BCHP_PORT0_SATA_MMIO_SATA_QAH            0x001a04a4 /* QDMA Lower Start Address (QAH) */
#define BCHP_PORT0_SATA_MMIO_SATA_QPI            0x001a04a8 /* QDMA Producer Index (QPI) */
#define BCHP_PORT0_SATA_MMIO_SATA_QCI            0x001a04ac /* QDMA Consumer Index (QCI) */
#define BCHP_PORT0_SATA_MMIO_SATA_QDMA_CTRL      0x001a04b0 /* QDMA Control Register (QCR) */
#define BCHP_PORT0_SATA_MMIO_SATA_QDR            0x001a04b4 /* QDMA Queue Depth Register (QDR) */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR            0x001a04b8 /* QDMA Status Register (QSR) */
#define BCHP_PORT0_SATA_MMIO_SATA_QMR            0x001a04bc /* QDMA Interrupt Mask Register (QMR) */
#define BCHP_PORT0_SATA_MMIO_SATA_INT_QCI        0x001a04c0 /* QDMA INTERNAL Consumer Index (QCI) */
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1     0x001a04f0 /* SATA_MISC_CTRL1 */

/***************************************************************************
 *PIO_DATA - IDE PIO Data Port Register
 ***************************************************************************/
/* PORT0_SATA_MMIO :: PIO_DATA :: reserved0 [31:16] */
#define BCHP_PORT0_SATA_MMIO_PIO_DATA_reserved0_MASK               0xffff0000
#define BCHP_PORT0_SATA_MMIO_PIO_DATA_reserved0_SHIFT              16

/* PORT0_SATA_MMIO :: PIO_DATA :: PIO_DATA [15:00] */
#define BCHP_PORT0_SATA_MMIO_PIO_DATA_PIO_DATA_MASK                0x0000ffff
#define BCHP_PORT0_SATA_MMIO_PIO_DATA_PIO_DATA_SHIFT               0

/***************************************************************************
 *ERROR_FEATURE - IDE Error Feature Register
 ***************************************************************************/
/* PORT0_SATA_MMIO :: ERROR_FEATURE :: reserved0 [31:16] */
#define BCHP_PORT0_SATA_MMIO_ERROR_FEATURE_reserved0_MASK          0xffff0000
#define BCHP_PORT0_SATA_MMIO_ERROR_FEATURE_reserved0_SHIFT         16

/* PORT0_SATA_MMIO :: ERROR_FEATURE :: EXT_FEATURE [15:08] */
#define BCHP_PORT0_SATA_MMIO_ERROR_FEATURE_EXT_FEATURE_MASK        0x0000ff00
#define BCHP_PORT0_SATA_MMIO_ERROR_FEATURE_EXT_FEATURE_SHIFT       8

/* PORT0_SATA_MMIO :: ERROR_FEATURE :: ERROR_FEATURE [07:00] */
#define BCHP_PORT0_SATA_MMIO_ERROR_FEATURE_ERROR_FEATURE_MASK      0x000000ff
#define BCHP_PORT0_SATA_MMIO_ERROR_FEATURE_ERROR_FEATURE_SHIFT     0

/***************************************************************************
 *SECTOR_COUNT - IDE Sector Count Register
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SECTOR_COUNT :: reserved0 [31:16] */
#define BCHP_PORT0_SATA_MMIO_SECTOR_COUNT_reserved0_MASK           0xffff0000
#define BCHP_PORT0_SATA_MMIO_SECTOR_COUNT_reserved0_SHIFT          16

/* PORT0_SATA_MMIO :: SECTOR_COUNT :: EXT_SECT_COUNT [15:08] */
#define BCHP_PORT0_SATA_MMIO_SECTOR_COUNT_EXT_SECT_COUNT_MASK      0x0000ff00
#define BCHP_PORT0_SATA_MMIO_SECTOR_COUNT_EXT_SECT_COUNT_SHIFT     8

/* PORT0_SATA_MMIO :: SECTOR_COUNT :: SECT_COUNT [07:00] */
#define BCHP_PORT0_SATA_MMIO_SECTOR_COUNT_SECT_COUNT_MASK          0x000000ff
#define BCHP_PORT0_SATA_MMIO_SECTOR_COUNT_SECT_COUNT_SHIFT         0

/***************************************************************************
 *SECTOR_NUMBER - IDE Sector Number Register
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SECTOR_NUMBER :: reserved0 [31:16] */
#define BCHP_PORT0_SATA_MMIO_SECTOR_NUMBER_reserved0_MASK          0xffff0000
#define BCHP_PORT0_SATA_MMIO_SECTOR_NUMBER_reserved0_SHIFT         16

/* PORT0_SATA_MMIO :: SECTOR_NUMBER :: EXT_SECT_NUM [15:08] */
#define BCHP_PORT0_SATA_MMIO_SECTOR_NUMBER_EXT_SECT_NUM_MASK       0x0000ff00
#define BCHP_PORT0_SATA_MMIO_SECTOR_NUMBER_EXT_SECT_NUM_SHIFT      8

/* PORT0_SATA_MMIO :: SECTOR_NUMBER :: SECT_NUM [07:00] */
#define BCHP_PORT0_SATA_MMIO_SECTOR_NUMBER_SECT_NUM_MASK           0x000000ff
#define BCHP_PORT0_SATA_MMIO_SECTOR_NUMBER_SECT_NUM_SHIFT          0

/***************************************************************************
 *CYLINDER_LOW - IDE Cylinder Low Register
 ***************************************************************************/
/* PORT0_SATA_MMIO :: CYLINDER_LOW :: reserved0 [31:16] */
#define BCHP_PORT0_SATA_MMIO_CYLINDER_LOW_reserved0_MASK           0xffff0000
#define BCHP_PORT0_SATA_MMIO_CYLINDER_LOW_reserved0_SHIFT          16

/* PORT0_SATA_MMIO :: CYLINDER_LOW :: EXT_CYL_LOW [15:08] */
#define BCHP_PORT0_SATA_MMIO_CYLINDER_LOW_EXT_CYL_LOW_MASK         0x0000ff00
#define BCHP_PORT0_SATA_MMIO_CYLINDER_LOW_EXT_CYL_LOW_SHIFT        8

/* PORT0_SATA_MMIO :: CYLINDER_LOW :: CYL_LOW [07:00] */
#define BCHP_PORT0_SATA_MMIO_CYLINDER_LOW_CYL_LOW_MASK             0x000000ff
#define BCHP_PORT0_SATA_MMIO_CYLINDER_LOW_CYL_LOW_SHIFT            0

/***************************************************************************
 *CYLINDER_HIGH - IDE Cylinder High Register
 ***************************************************************************/
/* PORT0_SATA_MMIO :: CYLINDER_HIGH :: reserved0 [31:16] */
#define BCHP_PORT0_SATA_MMIO_CYLINDER_HIGH_reserved0_MASK          0xffff0000
#define BCHP_PORT0_SATA_MMIO_CYLINDER_HIGH_reserved0_SHIFT         16

/* PORT0_SATA_MMIO :: CYLINDER_HIGH :: EXT_CYL_HIG [15:08] */
#define BCHP_PORT0_SATA_MMIO_CYLINDER_HIGH_EXT_CYL_HIG_MASK        0x0000ff00
#define BCHP_PORT0_SATA_MMIO_CYLINDER_HIGH_EXT_CYL_HIG_SHIFT       8

/* PORT0_SATA_MMIO :: CYLINDER_HIGH :: CYL_HIG [07:00] */
#define BCHP_PORT0_SATA_MMIO_CYLINDER_HIGH_CYL_HIG_MASK            0x000000ff
#define BCHP_PORT0_SATA_MMIO_CYLINDER_HIGH_CYL_HIG_SHIFT           0

/***************************************************************************
 *DRIVE_HEAD - IDE Drive Head Register
 ***************************************************************************/
/* PORT0_SATA_MMIO :: DRIVE_HEAD :: reserved0 [31:08] */
#define BCHP_PORT0_SATA_MMIO_DRIVE_HEAD_reserved0_MASK             0xffffff00
#define BCHP_PORT0_SATA_MMIO_DRIVE_HEAD_reserved0_SHIFT            8

/* PORT0_SATA_MMIO :: DRIVE_HEAD :: DRV_HEAD [07:00] */
#define BCHP_PORT0_SATA_MMIO_DRIVE_HEAD_DRV_HEAD_MASK              0x000000ff
#define BCHP_PORT0_SATA_MMIO_DRIVE_HEAD_DRV_HEAD_SHIFT             0

/***************************************************************************
 *STATUS_COMMAND - IDE Status_Command
 ***************************************************************************/
/* PORT0_SATA_MMIO :: STATUS_COMMAND :: reserved0 [31:08] */
#define BCHP_PORT0_SATA_MMIO_STATUS_COMMAND_reserved0_MASK         0xffffff00
#define BCHP_PORT0_SATA_MMIO_STATUS_COMMAND_reserved0_SHIFT        8

/* PORT0_SATA_MMIO :: STATUS_COMMAND :: STATUS_COMMAND [07:00] */
#define BCHP_PORT0_SATA_MMIO_STATUS_COMMAND_STATUS_COMMAND_MASK    0x000000ff
#define BCHP_PORT0_SATA_MMIO_STATUS_COMMAND_STATUS_COMMAND_SHIFT   0

/***************************************************************************
 *ALT_STATUS_DEVICE_CTRL - IDE Alt status/Device Control
 ***************************************************************************/
/* PORT0_SATA_MMIO :: ALT_STATUS_DEVICE_CTRL :: reserved0 [31:08] */
#define BCHP_PORT0_SATA_MMIO_ALT_STATUS_DEVICE_CTRL_reserved0_MASK 0xffffff00
#define BCHP_PORT0_SATA_MMIO_ALT_STATUS_DEVICE_CTRL_reserved0_SHIFT 8

/* PORT0_SATA_MMIO :: ALT_STATUS_DEVICE_CTRL :: ALT_STAT_DEV_CTRL [07:00] */
#define BCHP_PORT0_SATA_MMIO_ALT_STATUS_DEVICE_CTRL_ALT_STAT_DEV_CTRL_MASK 0x000000ff
#define BCHP_PORT0_SATA_MMIO_ALT_STATUS_DEVICE_CTRL_ALT_STAT_DEV_CTRL_SHIFT 0

/***************************************************************************
 *BM_STATUS_COMMAND - IDE BUS MASTER STATUS COMMAND
 ***************************************************************************/
/* PORT0_SATA_MMIO :: BM_STATUS_COMMAND :: reserved0 [31:24] */
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_reserved0_MASK      0xff000000
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_reserved0_SHIFT     24

/* PORT0_SATA_MMIO :: BM_STATUS_COMMAND :: Simplex_Only [23:23] */
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_Simplex_Only_MASK   0x00800000
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_Simplex_Only_SHIFT  23

/* PORT0_SATA_MMIO :: BM_STATUS_COMMAND :: Secondary_DMA [22:22] */
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_Secondary_DMA_MASK  0x00400000
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_Secondary_DMA_SHIFT 22

/* PORT0_SATA_MMIO :: BM_STATUS_COMMAND :: Primary_DMA [21:21] */
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_Primary_DMA_MASK    0x00200000
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_Primary_DMA_SHIFT   21

/* PORT0_SATA_MMIO :: BM_STATUS_COMMAND :: reserved1 [20:19] */
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_reserved1_MASK      0x00180000
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_reserved1_SHIFT     19

/* PORT0_SATA_MMIO :: BM_STATUS_COMMAND :: IDE_Interrupt [18:18] */
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_IDE_Interrupt_MASK  0x00040000
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_IDE_Interrupt_SHIFT 18

/* PORT0_SATA_MMIO :: BM_STATUS_COMMAND :: IDE_DMA_Error [17:17] */
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_IDE_DMA_Error_MASK  0x00020000
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_IDE_DMA_Error_SHIFT 17

/* PORT0_SATA_MMIO :: BM_STATUS_COMMAND :: Bus_Master_IDE_Active [16:16] */
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_Bus_Master_IDE_Active_MASK 0x00010000
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_Bus_Master_IDE_Active_SHIFT 16

/* PORT0_SATA_MMIO :: BM_STATUS_COMMAND :: reserved2 [15:04] */
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_reserved2_MASK      0x0000fff0
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_reserved2_SHIFT     4

/* PORT0_SATA_MMIO :: BM_STATUS_COMMAND :: IDE_Control [03:03] */
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_IDE_Control_MASK    0x00000008
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_IDE_Control_SHIFT   3

/* PORT0_SATA_MMIO :: BM_STATUS_COMMAND :: reserved3 [02:01] */
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_reserved3_MASK      0x00000006
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_reserved3_SHIFT     1

/* PORT0_SATA_MMIO :: BM_STATUS_COMMAND :: IDE_Start_Stop [00:00] */
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_IDE_Start_Stop_MASK 0x00000001
#define BCHP_PORT0_SATA_MMIO_BM_STATUS_COMMAND_IDE_Start_Stop_SHIFT 0

/***************************************************************************
 *DESCR_TABLE_BASE - DESCRIPTOR TABLE/POINTER TRANSFER ADDRESS REGISTER
 ***************************************************************************/
/* PORT0_SATA_MMIO :: DESCR_TABLE_BASE :: Base_Address [31:02] */
#define BCHP_PORT0_SATA_MMIO_DESCR_TABLE_BASE_Base_Address_MASK    0xfffffffc
#define BCHP_PORT0_SATA_MMIO_DESCR_TABLE_BASE_Base_Address_SHIFT   2

/* PORT0_SATA_MMIO :: DESCR_TABLE_BASE :: reserved0 [01:00] */
#define BCHP_PORT0_SATA_MMIO_DESCR_TABLE_BASE_reserved0_MASK       0x00000003
#define BCHP_PORT0_SATA_MMIO_DESCR_TABLE_BASE_reserved0_SHIFT      0

/***************************************************************************
 *SATA_STATUS - SATA Status Register(SCR0)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_STATUS :: reserved0 [31:12] */
#define BCHP_PORT0_SATA_MMIO_SATA_STATUS_reserved0_MASK            0xfffff000
#define BCHP_PORT0_SATA_MMIO_SATA_STATUS_reserved0_SHIFT           12

/* PORT0_SATA_MMIO :: SATA_STATUS :: DET [11:08] */
#define BCHP_PORT0_SATA_MMIO_SATA_STATUS_DET_MASK                  0x00000f00
#define BCHP_PORT0_SATA_MMIO_SATA_STATUS_DET_SHIFT                 8

/* PORT0_SATA_MMIO :: SATA_STATUS :: SPD [07:04] */
#define BCHP_PORT0_SATA_MMIO_SATA_STATUS_SPD_MASK                  0x000000f0
#define BCHP_PORT0_SATA_MMIO_SATA_STATUS_SPD_SHIFT                 4

/* PORT0_SATA_MMIO :: SATA_STATUS :: DETN [03:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_STATUS_DETN_MASK                 0x0000000f
#define BCHP_PORT0_SATA_MMIO_SATA_STATUS_DETN_SHIFT                0

/***************************************************************************
 *SATA_ERROR - SATA Error Register(SCR1)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_ERROR :: reserved0 [31:27] */
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_reserved0_MASK             0xf8000000
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_reserved0_SHIFT            27

/* PORT0_SATA_MMIO :: SATA_ERROR :: DPC [26:26] */
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_DPC_MASK                   0x04000000
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_DPC_SHIFT                  26

/* PORT0_SATA_MMIO :: SATA_ERROR :: UFF [25:25] */
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_UFF_MASK                   0x02000000
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_UFF_SHIFT                  25

/* PORT0_SATA_MMIO :: SATA_ERROR :: TLPE [24:24] */
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_TLPE_MASK                  0x01000000
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_TLPE_SHIFT                 24

/* PORT0_SATA_MMIO :: SATA_ERROR :: LLPE [23:23] */
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_LLPE_MASK                  0x00800000
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_LLPE_SHIFT                 23

/* PORT0_SATA_MMIO :: SATA_ERROR :: RERR [22:22] */
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_RERR_MASK                  0x00400000
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_RERR_SHIFT                 22

/* PORT0_SATA_MMIO :: SATA_ERROR :: CRC [21:21] */
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_CRC_MASK                   0x00200000
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_CRC_SHIFT                  21

/* PORT0_SATA_MMIO :: SATA_ERROR :: DE [20:20] */
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_DE_MASK                    0x00100000
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_DE_SHIFT                   20

/* PORT0_SATA_MMIO :: SATA_ERROR :: R8B_10B [19:19] */
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_R8B_10B_MASK               0x00080000
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_R8B_10B_SHIFT              19

/* PORT0_SATA_MMIO :: SATA_ERROR :: COMWAKE [18:18] */
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_COMWAKE_MASK               0x00040000
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_COMWAKE_SHIFT              18

/* PORT0_SATA_MMIO :: SATA_ERROR :: reserved1 [17:17] */
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_reserved1_MASK             0x00020000
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_reserved1_SHIFT            17

/* PORT0_SATA_MMIO :: SATA_ERROR :: PHY_RDY [16:16] */
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_PHY_RDY_MASK               0x00010000
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_PHY_RDY_SHIFT              16

/* PORT0_SATA_MMIO :: SATA_ERROR :: notify_detect [15:15] */
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_notify_detect_MASK         0x00008000
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_notify_detect_SHIFT        15

/* PORT0_SATA_MMIO :: SATA_ERROR :: reserved2 [14:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_reserved2_MASK             0x00007fff
#define BCHP_PORT0_SATA_MMIO_SATA_ERROR_reserved2_SHIFT            0

/***************************************************************************
 *SATA_CONTROL - SATA Control Register(SCR2)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_CONTROL :: reserved0 [31:21] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL_reserved0_MASK           0xffe00000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL_reserved0_SHIFT          21

/* PORT0_SATA_MMIO :: SATA_CONTROL :: PM_PORT_EN [20:20] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL_PM_PORT_EN_MASK          0x00100000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL_PM_PORT_EN_SHIFT         20

/* PORT0_SATA_MMIO :: SATA_CONTROL :: PM_PORT_VAL [19:16] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL_PM_PORT_VAL_MASK         0x000f0000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL_PM_PORT_VAL_SHIFT        16

/* PORT0_SATA_MMIO :: SATA_CONTROL :: reserved1 [15:12] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL_reserved1_MASK           0x0000f000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL_reserved1_SHIFT          12

/* PORT0_SATA_MMIO :: SATA_CONTROL :: DET [11:08] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL_DET_MASK                 0x00000f00
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL_DET_SHIFT                8

/* PORT0_SATA_MMIO :: SATA_CONTROL :: SPD [07:04] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL_SPD_MASK                 0x000000f0
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL_SPD_SHIFT                4

/* PORT0_SATA_MMIO :: SATA_CONTROL :: DETN [03:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL_DETN_MASK                0x0000000f
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL_DETN_SHIFT               0

/***************************************************************************
 *SACTIVE - SATA Command Active Register (SCR3)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SACTIVE :: sactive_value [31:00] */
#define BCHP_PORT0_SATA_MMIO_SACTIVE_sactive_value_MASK            0xffffffff
#define BCHP_PORT0_SATA_MMIO_SACTIVE_sactive_value_SHIFT           0

/***************************************************************************
 *NOTIFY - SATA NOTIFY REGISTER
 ***************************************************************************/
/* PORT0_SATA_MMIO :: NOTIFY :: reserved0 [31:16] */
#define BCHP_PORT0_SATA_MMIO_NOTIFY_reserved0_MASK                 0xffff0000
#define BCHP_PORT0_SATA_MMIO_NOTIFY_reserved0_SHIFT                16

/* PORT0_SATA_MMIO :: NOTIFY :: notify_value [15:00] */
#define BCHP_PORT0_SATA_MMIO_NOTIFY_notify_value_MASK              0x0000ffff
#define BCHP_PORT0_SATA_MMIO_NOTIFY_notify_value_SHIFT             0

/***************************************************************************
 *SPARE0 - SATA SPARE REGISTER
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SPARE0 :: reserved0 [31:00] */
#define BCHP_PORT0_SATA_MMIO_SPARE0_reserved0_MASK                 0xffffffff
#define BCHP_PORT0_SATA_MMIO_SPARE0_reserved0_SHIFT                0

/***************************************************************************
 *BIST_CTRL - SATA BIST CTRL
 ***************************************************************************/
/* PORT0_SATA_MMIO :: BIST_CTRL :: BIST_ERR_CNT [31:16] */
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL_BIST_ERR_CNT_MASK           0xffff0000
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL_BIST_ERR_CNT_SHIFT          16

/* PORT0_SATA_MMIO :: BIST_CTRL :: reserved0 [15:08] */
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL_reserved0_MASK              0x0000ff00
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL_reserved0_SHIFT             8

/* PORT0_SATA_MMIO :: BIST_CTRL :: BIST_INTER_PKT_DLY [07:04] */
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL_BIST_INTER_PKT_DLY_MASK     0x000000f0
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL_BIST_INTER_PKT_DLY_SHIFT    4

/* PORT0_SATA_MMIO :: BIST_CTRL :: BIST_AIGN_SEL [03:02] */
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL_BIST_AIGN_SEL_MASK          0x0000000c
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL_BIST_AIGN_SEL_SHIFT         2
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL_BIST_AIGN_SEL_FOUR_ALIGNS_256DW 0
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL_BIST_AIGN_SEL_TWO_ALIGNS_256DW 1
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL_BIST_AIGN_SEL_EIGHT_ALIGNS_256DW 2
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL_BIST_AIGN_SEL_DONT_USE      3

/* PORT0_SATA_MMIO :: BIST_CTRL :: CLR_BIST_ERR [01:01] */
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL_CLR_BIST_ERR_MASK           0x00000002
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL_CLR_BIST_ERR_SHIFT          1

/* PORT0_SATA_MMIO :: BIST_CTRL :: BIST_EN [00:00] */
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL_BIST_EN_MASK                0x00000001
#define BCHP_PORT0_SATA_MMIO_BIST_CTRL_BIST_EN_SHIFT               0

/***************************************************************************
 *SATA_CONTROL1 - SATA INTERNAL Control 1(FIFO Control)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: reserved0 [31:30] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_reserved0_MASK          0xc0000000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_reserved0_SHIFT         30

/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: EN_BISTFIS_FIXES [29:29] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_EN_BISTFIS_FIXES_MASK   0x20000000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_EN_BISTFIS_FIXES_SHIFT  29

/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: EN_FOUR_ALIGN_256DW [28:28] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_EN_FOUR_ALIGN_256DW_MASK 0x10000000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_EN_FOUR_ALIGN_256DW_SHIFT 28

/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: REQUIRE_SEQALIGNCNT_OOB [27:27] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_REQUIRE_SEQALIGNCNT_OOB_MASK 0x08000000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_REQUIRE_SEQALIGNCNT_OOB_SHIFT 27

/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: EN_DUAL_ALIGN_128DW [26:26] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_EN_DUAL_ALIGN_128DW_MASK 0x04000000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_EN_DUAL_ALIGN_128DW_SHIFT 26

/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: DIS_LEG_PHY_SM [25:25] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_DIS_LEG_PHY_SM_MASK     0x02000000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_DIS_LEG_PHY_SM_SHIFT    25

/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: EN_IDLE_ON_WTRM [24:24] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_EN_IDLE_ON_WTRM_MASK    0x01000000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_EN_IDLE_ON_WTRM_SHIFT   24

/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: RST_BUSY_STAT [23:23] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_RST_BUSY_STAT_MASK      0x00800000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_RST_BUSY_STAT_SHIFT     23

/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: reserved1 [22:21] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_reserved1_MASK          0x00600000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_reserved1_SHIFT         21

/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: DRDY [20:20] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_DRDY_MASK               0x00100000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_DRDY_SHIFT              20

/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: PIOSTUP [19:19] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_PIOSTUP_MASK            0x00080000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_PIOSTUP_SHIFT           19

/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: reserved2 [18:18] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_reserved2_MASK          0x00040000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_reserved2_SHIFT         18

/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: FIFO_REQ [17:16] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_FIFO_REQ_MASK           0x00030000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_FIFO_REQ_SHIFT          16

/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: reserved3 [15:13] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_reserved3_MASK          0x0000e000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_reserved3_SHIFT         13

/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: FIFO_MAX [12:08] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_FIFO_MAX_MASK           0x00001f00
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_FIFO_MAX_SHIFT          8

/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: reserved4 [07:05] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_reserved4_MASK          0x000000e0
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_reserved4_SHIFT         5

/* PORT0_SATA_MMIO :: SATA_CONTROL1 :: FIFO_MIN [04:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_FIFO_MIN_MASK           0x0000001f
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL1_FIFO_MIN_SHIFT          0

/***************************************************************************
 *SATA_CONTROL2 - SATA INTERNAL Control 2 (SATA Intf Control)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: BREAK_CONT [31:31] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_BREAK_CONT_MASK         0x80000000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_BREAK_CONT_SHIFT        31

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: GEN_CONT [30:30] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_GEN_CONT_MASK           0x40000000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_GEN_CONT_SHIFT          30

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: SRST [29:29] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_SRST_MASK               0x20000000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_SRST_SHIFT              29

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: GEN_CONT_LINKSM_IDLE [28:28] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_GEN_CONT_LINKSM_IDLE_MASK 0x10000000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_GEN_CONT_LINKSM_IDLE_SHIFT 28

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: FORCE_PLLLOCK [27:27] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_FORCE_PLLLOCK_MASK      0x08000000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_FORCE_PLLLOCK_SHIFT     27

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: FORCE_OOB [26:26] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_FORCE_OOB_MASK          0x04000000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_FORCE_OOB_SHIFT         26

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: FORCE_OOB_PhyRdy [25:25] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_FORCE_OOB_PhyRdy_MASK   0x02000000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_FORCE_OOB_PhyRdy_SHIFT  25

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: FORCE_REGOOB [24:24] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_FORCE_REGOOB_MASK       0x01000000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_FORCE_REGOOB_SHIFT      24

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: REQUIRE_ALIGNCNT [23:23] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_REQUIRE_ALIGNCNT_MASK   0x00800000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_REQUIRE_ALIGNCNT_SHIFT  23

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: EN_ASYNC_RECOVERY [22:22] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_EN_ASYNC_RECOVERY_MASK  0x00400000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_EN_ASYNC_RECOVERY_SHIFT 22

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: reserved0 [21:21] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_reserved0_MASK          0x00200000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_reserved0_SHIFT         21

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: WAKEUP [20:20] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_WAKEUP_MASK             0x00100000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_WAKEUP_SHIFT            20

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: REQ_SLUMBER [19:19] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_REQ_SLUMBER_MASK        0x00080000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_REQ_SLUMBER_SHIFT       19

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: REQ_PARTIAL [18:18] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_REQ_PARTIAL_MASK        0x00040000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_REQ_PARTIAL_SHIFT       18

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: reserved1 [17:17] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_reserved1_MASK          0x00020000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_reserved1_SHIFT         17

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: DIS_LEG_LINK_SM [16:16] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_DIS_LEG_LINK_SM_MASK    0x00010000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_DIS_LEG_LINK_SM_SHIFT   16

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: EN_ATAPI_PRD_GT_XFER_SIZE [15:15] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_EN_ATAPI_PRD_GT_XFER_SIZE_MASK 0x00008000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_EN_ATAPI_PRD_GT_XFER_SIZE_SHIFT 15

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: reserved2 [14:14] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_reserved2_MASK          0x00004000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_reserved2_SHIFT         14

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: EN_ATAPI_DMA_FIX [13:13] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_EN_ATAPI_DMA_FIX_MASK   0x00002000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_EN_ATAPI_DMA_FIX_SHIFT  13

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: EN_DMA_AFTER_ATA_CMD [12:12] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_EN_DMA_AFTER_ATA_CMD_MASK 0x00001000
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_EN_DMA_AFTER_ATA_CMD_SHIFT 12

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: reserved3 [11:11] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_reserved3_MASK          0x00000800
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_reserved3_SHIFT         11

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: EN_UP4G_ADDR_SUPPORT [10:10] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_EN_UP4G_ADDR_SUPPORT_MASK 0x00000400
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_EN_UP4G_ADDR_SUPPORT_SHIFT 10

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: reserved4 [09:08] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_reserved4_MASK          0x00000300
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_reserved4_SHIFT         8

/* PORT0_SATA_MMIO :: SATA_CONTROL2 :: SATA_TEST_SEL [07:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_SATA_TEST_SEL_MASK      0x000000ff
#define BCHP_PORT0_SATA_MMIO_SATA_CONTROL2_SATA_TEST_SEL_SHIFT     0

/***************************************************************************
 *SATA_MASK - SerialATA Interrupt Mask Register(SIMR)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_MASK :: DISABLE_INTR [31:31] */
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_DISABLE_INTR_MASK           0x80000000
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_DISABLE_INTR_SHIFT          31

/* PORT0_SATA_MMIO :: SATA_MASK :: reserved0 [30:27] */
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_reserved0_MASK              0x78000000
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_reserved0_SHIFT             27

/* PORT0_SATA_MMIO :: SATA_MASK :: INT_ON_DPC [26:26] */
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_DPC_MASK             0x04000000
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_DPC_SHIFT            26

/* PORT0_SATA_MMIO :: SATA_MASK :: INT_ON_UFF [25:25] */
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_UFF_MASK             0x02000000
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_UFF_SHIFT            25

/* PORT0_SATA_MMIO :: SATA_MASK :: INT_ON_TLPE [24:24] */
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_TLPE_MASK            0x01000000
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_TLPE_SHIFT           24

/* PORT0_SATA_MMIO :: SATA_MASK :: INT_ON_LLPE [23:23] */
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_LLPE_MASK            0x00800000
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_LLPE_SHIFT           23

/* PORT0_SATA_MMIO :: SATA_MASK :: INT_ON_RERR [22:22] */
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_RERR_MASK            0x00400000
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_RERR_SHIFT           22

/* PORT0_SATA_MMIO :: SATA_MASK :: INT_ON_CRC [21:21] */
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_CRC_MASK             0x00200000
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_CRC_SHIFT            21

/* PORT0_SATA_MMIO :: SATA_MASK :: INT_ON_DE [20:20] */
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_DE_MASK              0x00100000
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_DE_SHIFT             20

/* PORT0_SATA_MMIO :: SATA_MASK :: INT_ON_R8B_10B [19:19] */
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_R8B_10B_MASK         0x00080000
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_R8B_10B_SHIFT        19

/* PORT0_SATA_MMIO :: SATA_MASK :: INT_ON_COMWAKE [18:18] */
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_COMWAKE_MASK         0x00040000
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_COMWAKE_SHIFT        18

/* PORT0_SATA_MMIO :: SATA_MASK :: reserved1 [17:17] */
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_reserved1_MASK              0x00020000
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_reserved1_SHIFT             17

/* PORT0_SATA_MMIO :: SATA_MASK :: INT_ON_PHYRDY [16:16] */
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_PHYRDY_MASK          0x00010000
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_PHYRDY_SHIFT         16

/* PORT0_SATA_MMIO :: SATA_MASK :: INT_ON_NOTIF_DEC [15:15] */
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_NOTIF_DEC_MASK       0x00008000
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_INT_ON_NOTIF_DEC_SHIFT      15

/* PORT0_SATA_MMIO :: SATA_MASK :: reserved2 [14:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_reserved2_MASK              0x00007fff
#define BCHP_PORT0_SATA_MMIO_SATA_MASK_reserved2_SHIFT             0

/***************************************************************************
 *SATA_MDIO - SATA MDIO Access Register
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_MDIO :: RW [31:16] */
#define BCHP_PORT0_SATA_MMIO_SATA_MDIO_RW_MASK                     0xffff0000
#define BCHP_PORT0_SATA_MMIO_SATA_MDIO_RW_SHIFT                    16

/* PORT0_SATA_MMIO :: SATA_MDIO :: DONE [15:15] */
#define BCHP_PORT0_SATA_MMIO_SATA_MDIO_DONE_MASK                   0x00008000
#define BCHP_PORT0_SATA_MMIO_SATA_MDIO_DONE_SHIFT                  15

/* PORT0_SATA_MMIO :: SATA_MDIO :: COMMAND [14:13] */
#define BCHP_PORT0_SATA_MMIO_SATA_MDIO_COMMAND_MASK                0x00006000
#define BCHP_PORT0_SATA_MMIO_SATA_MDIO_COMMAND_SHIFT               13

/* PORT0_SATA_MMIO :: SATA_MDIO :: DEV_ADDR [12:08] */
#define BCHP_PORT0_SATA_MMIO_SATA_MDIO_DEV_ADDR_MASK               0x00001f00
#define BCHP_PORT0_SATA_MMIO_SATA_MDIO_DEV_ADDR_SHIFT              8

/* PORT0_SATA_MMIO :: SATA_MDIO :: reserved0 [07:05] */
#define BCHP_PORT0_SATA_MMIO_SATA_MDIO_reserved0_MASK              0x000000e0
#define BCHP_PORT0_SATA_MMIO_SATA_MDIO_reserved0_SHIFT             5

/* PORT0_SATA_MMIO :: SATA_MDIO :: REG_ADDR [04:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_MDIO_REG_ADDR_MASK               0x0000001f
#define BCHP_PORT0_SATA_MMIO_SATA_MDIO_REG_ADDR_SHIFT              0

/***************************************************************************
 *SATA_BIST - SerialATA BIST FIS Control Register(SBCR)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_BIST :: BYTE3 [31:24] */
#define BCHP_PORT0_SATA_MMIO_SATA_BIST_BYTE3_MASK                  0xff000000
#define BCHP_PORT0_SATA_MMIO_SATA_BIST_BYTE3_SHIFT                 24

/* PORT0_SATA_MMIO :: SATA_BIST :: BYTE2 [23:16] */
#define BCHP_PORT0_SATA_MMIO_SATA_BIST_BYTE2_MASK                  0x00ff0000
#define BCHP_PORT0_SATA_MMIO_SATA_BIST_BYTE2_SHIFT                 16

/* PORT0_SATA_MMIO :: SATA_BIST :: BYTE1 [15:08] */
#define BCHP_PORT0_SATA_MMIO_SATA_BIST_BYTE1_MASK                  0x0000ff00
#define BCHP_PORT0_SATA_MMIO_SATA_BIST_BYTE1_SHIFT                 8

/* PORT0_SATA_MMIO :: SATA_BIST :: reserved0 [07:05] */
#define BCHP_PORT0_SATA_MMIO_SATA_BIST_reserved0_MASK              0x000000e0
#define BCHP_PORT0_SATA_MMIO_SATA_BIST_reserved0_SHIFT             5

/* PORT0_SATA_MMIO :: SATA_BIST :: ACCEPT_BIST_REQ [04:04] */
#define BCHP_PORT0_SATA_MMIO_SATA_BIST_ACCEPT_BIST_REQ_MASK        0x00000010
#define BCHP_PORT0_SATA_MMIO_SATA_BIST_ACCEPT_BIST_REQ_SHIFT       4

/* PORT0_SATA_MMIO :: SATA_BIST :: reserved1 [03:02] */
#define BCHP_PORT0_SATA_MMIO_SATA_BIST_reserved1_MASK              0x0000000c
#define BCHP_PORT0_SATA_MMIO_SATA_BIST_reserved1_SHIFT             2

/* PORT0_SATA_MMIO :: SATA_BIST :: TR_LOOP [01:01] */
#define BCHP_PORT0_SATA_MMIO_SATA_BIST_TR_LOOP_MASK                0x00000002
#define BCHP_PORT0_SATA_MMIO_SATA_BIST_TR_LOOP_SHIFT               1

/* PORT0_SATA_MMIO :: SATA_BIST :: RT_LOOP [00:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_BIST_RT_LOOP_MASK                0x00000001
#define BCHP_PORT0_SATA_MMIO_SATA_BIST_RT_LOOP_SHIFT               0

/***************************************************************************
 *SATA_DEV_CMDQUE_SIZE - SATA Command Queue Register (SCQR)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_DEV_CMDQUE_SIZE :: reserved0 [31:08] */
#define BCHP_PORT0_SATA_MMIO_SATA_DEV_CMDQUE_SIZE_reserved0_MASK   0xffffff00
#define BCHP_PORT0_SATA_MMIO_SATA_DEV_CMDQUE_SIZE_reserved0_SHIFT  8

/* PORT0_SATA_MMIO :: SATA_DEV_CMDQUE_SIZE :: DEV_CMD_QUE_DEPTH [07:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_DEV_CMDQUE_SIZE_DEV_CMD_QUE_DEPTH_MASK 0x000000ff
#define BCHP_PORT0_SATA_MMIO_SATA_DEV_CMDQUE_SIZE_DEV_CMD_QUE_DEPTH_SHIFT 0

/***************************************************************************
 *SATA_QAL - QDMA Lower Start Address (QAL)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_QAL :: QAL [31:02] */
#define BCHP_PORT0_SATA_MMIO_SATA_QAL_QAL_MASK                     0xfffffffc
#define BCHP_PORT0_SATA_MMIO_SATA_QAL_QAL_SHIFT                    2

/* PORT0_SATA_MMIO :: SATA_QAL :: reserved0 [01:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_QAL_reserved0_MASK               0x00000003
#define BCHP_PORT0_SATA_MMIO_SATA_QAL_reserved0_SHIFT              0

/***************************************************************************
 *SATA_QAH - QDMA Lower Start Address (QAH)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_QAH :: reserved0 [31:16] */
#define BCHP_PORT0_SATA_MMIO_SATA_QAH_reserved0_MASK               0xffff0000
#define BCHP_PORT0_SATA_MMIO_SATA_QAH_reserved0_SHIFT              16

/* PORT0_SATA_MMIO :: SATA_QAH :: QAU [15:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_QAH_QAU_MASK                     0x0000ffff
#define BCHP_PORT0_SATA_MMIO_SATA_QAH_QAU_SHIFT                    0

/***************************************************************************
 *SATA_QPI - QDMA Producer Index (QPI)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_QPI :: reserved0 [31:08] */
#define BCHP_PORT0_SATA_MMIO_SATA_QPI_reserved0_MASK               0xffffff00
#define BCHP_PORT0_SATA_MMIO_SATA_QPI_reserved0_SHIFT              8

/* PORT0_SATA_MMIO :: SATA_QPI :: QPI [07:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_QPI_QPI_MASK                     0x000000ff
#define BCHP_PORT0_SATA_MMIO_SATA_QPI_QPI_SHIFT                    0

/***************************************************************************
 *SATA_QCI - QDMA Consumer Index (QCI)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_QCI :: reserved0 [31:08] */
#define BCHP_PORT0_SATA_MMIO_SATA_QCI_reserved0_MASK               0xffffff00
#define BCHP_PORT0_SATA_MMIO_SATA_QCI_reserved0_SHIFT              8

/* PORT0_SATA_MMIO :: SATA_QCI :: QCI [07:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_QCI_QCI_MASK                     0x000000ff
#define BCHP_PORT0_SATA_MMIO_SATA_QCI_QCI_SHIFT                    0

/***************************************************************************
 *SATA_QDMA_CTRL - QDMA Control Register (QCR)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_QDMA_CTRL :: reserved0 [31:04] */
#define BCHP_PORT0_SATA_MMIO_SATA_QDMA_CTRL_reserved0_MASK         0xfffffff0
#define BCHP_PORT0_SATA_MMIO_SATA_QDMA_CTRL_reserved0_SHIFT        4

/* PORT0_SATA_MMIO :: SATA_QDMA_CTRL :: QDMA_PORTRESET [03:03] */
#define BCHP_PORT0_SATA_MMIO_SATA_QDMA_CTRL_QDMA_PORTRESET_MASK    0x00000008
#define BCHP_PORT0_SATA_MMIO_SATA_QDMA_CTRL_QDMA_PORTRESET_SHIFT   3

/* PORT0_SATA_MMIO :: SATA_QDMA_CTRL :: QDMA_ABORT [02:02] */
#define BCHP_PORT0_SATA_MMIO_SATA_QDMA_CTRL_QDMA_ABORT_MASK        0x00000004
#define BCHP_PORT0_SATA_MMIO_SATA_QDMA_CTRL_QDMA_ABORT_SHIFT       2

/* PORT0_SATA_MMIO :: SATA_QDMA_CTRL :: QDMA_PAUSE [01:01] */
#define BCHP_PORT0_SATA_MMIO_SATA_QDMA_CTRL_QDMA_PAUSE_MASK        0x00000002
#define BCHP_PORT0_SATA_MMIO_SATA_QDMA_CTRL_QDMA_PAUSE_SHIFT       1

/* PORT0_SATA_MMIO :: SATA_QDMA_CTRL :: QDMA_ENABLE [00:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_QDMA_CTRL_QDMA_ENABLE_MASK       0x00000001
#define BCHP_PORT0_SATA_MMIO_SATA_QDMA_CTRL_QDMA_ENABLE_SHIFT      0

/***************************************************************************
 *SATA_QDR - QDMA Queue Depth Register (QDR)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_QDR :: reserved0 [31:08] */
#define BCHP_PORT0_SATA_MMIO_SATA_QDR_reserved0_MASK               0xffffff00
#define BCHP_PORT0_SATA_MMIO_SATA_QDR_reserved0_SHIFT              8

/* PORT0_SATA_MMIO :: SATA_QDR :: QDR [07:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_QDR_QDR_MASK                     0x000000ff
#define BCHP_PORT0_SATA_MMIO_SATA_QDR_QDR_SHIFT                    0

/***************************************************************************
 *SATA_QSR - QDMA Status Register (QSR)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_QSR :: reserved0 [31:23] */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_reserved0_MASK               0xff800000
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_reserved0_SHIFT              23

/* PORT0_SATA_MMIO :: SATA_QSR :: ATAPI_PRD_EXCESS_STATUS [22:22] */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_ATAPI_PRD_EXCESS_STATUS_MASK 0x00400000
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_ATAPI_PRD_EXCESS_STATUS_SHIFT 22

/* PORT0_SATA_MMIO :: SATA_QSR :: PCI_MASTER_ABORT [21:21] */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_PCI_MASTER_ABORT_MASK        0x00200000
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_PCI_MASTER_ABORT_SHIFT       21

/* PORT0_SATA_MMIO :: SATA_QSR :: DATA_CRC_ERROR [20:20] */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_DATA_CRC_ERROR_MASK          0x00100000
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_DATA_CRC_ERROR_SHIFT         20

/* PORT0_SATA_MMIO :: SATA_QSR :: PRD_EXCESS_STATUS [19:19] */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_PRD_EXCESS_STATUS_MASK       0x00080000
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_PRD_EXCESS_STATUS_SHIFT      19

/* PORT0_SATA_MMIO :: SATA_QSR :: PRD_DEFICIENT_STATUS [18:18] */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_PRD_DEFICIENT_STATUS_MASK    0x00040000
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_PRD_DEFICIENT_STATUS_SHIFT   18

/* PORT0_SATA_MMIO :: SATA_QSR :: ATA_CMD_ERR [17:17] */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_ATA_CMD_ERR_MASK             0x00020000
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_ATA_CMD_ERR_SHIFT            17

/* PORT0_SATA_MMIO :: SATA_QSR :: PCI_PARITY_ERR [16:16] */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_PCI_PARITY_ERR_MASK          0x00010000
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_PCI_PARITY_ERR_SHIFT         16

/* PORT0_SATA_MMIO :: SATA_QSR :: reserved1 [15:07] */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_reserved1_MASK               0x0000ff80
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_reserved1_SHIFT              7

/* PORT0_SATA_MMIO :: SATA_QSR :: SATA_INTF_ERR [06:06] */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_SATA_INTF_ERR_MASK           0x00000040
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_SATA_INTF_ERR_SHIFT          6

/* PORT0_SATA_MMIO :: SATA_QSR :: CMDERR [05:05] */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_CMDERR_MASK                  0x00000020
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_CMDERR_SHIFT                 5

/* PORT0_SATA_MMIO :: SATA_QSR :: HOTPLUT_DETECTED [04:04] */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_HOTPLUT_DETECTED_MASK        0x00000010
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_HOTPLUT_DETECTED_SHIFT       4

/* PORT0_SATA_MMIO :: SATA_QSR :: QDMA_PORT_RESET_ACK [03:03] */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_QDMA_PORT_RESET_ACK_MASK     0x00000008
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_QDMA_PORT_RESET_ACK_SHIFT    3

/* PORT0_SATA_MMIO :: SATA_QSR :: QDMA_ABORTACK [02:02] */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_QDMA_ABORTACK_MASK           0x00000004
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_QDMA_ABORTACK_SHIFT          2

/* PORT0_SATA_MMIO :: SATA_QSR :: QDMA_PAUSEACK [01:01] */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_QDMA_PAUSEACK_MASK           0x00000002
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_QDMA_PAUSEACK_SHIFT          1

/* PORT0_SATA_MMIO :: SATA_QSR :: QDMA_DONE [00:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_QDMA_DONE_MASK               0x00000001
#define BCHP_PORT0_SATA_MMIO_SATA_QSR_QDMA_DONE_SHIFT              0

/***************************************************************************
 *SATA_QMR - QDMA Interrupt Mask Register (QMR)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_QMR :: reserved0 [31:06] */
#define BCHP_PORT0_SATA_MMIO_SATA_QMR_reserved0_MASK               0xffffffc0
#define BCHP_PORT0_SATA_MMIO_SATA_QMR_reserved0_SHIFT              6

/* PORT0_SATA_MMIO :: SATA_QMR :: INTR_ON_CMDERR [05:05] */
#define BCHP_PORT0_SATA_MMIO_SATA_QMR_INTR_ON_CMDERR_MASK          0x00000020
#define BCHP_PORT0_SATA_MMIO_SATA_QMR_INTR_ON_CMDERR_SHIFT         5

/* PORT0_SATA_MMIO :: SATA_QMR :: INT_ON_HOTPLUG [04:04] */
#define BCHP_PORT0_SATA_MMIO_SATA_QMR_INT_ON_HOTPLUG_MASK          0x00000010
#define BCHP_PORT0_SATA_MMIO_SATA_QMR_INT_ON_HOTPLUG_SHIFT         4

/* PORT0_SATA_MMIO :: SATA_QMR :: INT_ON_PORT_RESET_DONE [03:03] */
#define BCHP_PORT0_SATA_MMIO_SATA_QMR_INT_ON_PORT_RESET_DONE_MASK  0x00000008
#define BCHP_PORT0_SATA_MMIO_SATA_QMR_INT_ON_PORT_RESET_DONE_SHIFT 3

/* PORT0_SATA_MMIO :: SATA_QMR :: INT_ON_ABORT_ACK [02:02] */
#define BCHP_PORT0_SATA_MMIO_SATA_QMR_INT_ON_ABORT_ACK_MASK        0x00000004
#define BCHP_PORT0_SATA_MMIO_SATA_QMR_INT_ON_ABORT_ACK_SHIFT       2

/* PORT0_SATA_MMIO :: SATA_QMR :: INT_ON_PUASE_ACK [01:01] */
#define BCHP_PORT0_SATA_MMIO_SATA_QMR_INT_ON_PUASE_ACK_MASK        0x00000002
#define BCHP_PORT0_SATA_MMIO_SATA_QMR_INT_ON_PUASE_ACK_SHIFT       1

/* PORT0_SATA_MMIO :: SATA_QMR :: INT_ON_QDMA_CMD_DONE [00:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_QMR_INT_ON_QDMA_CMD_DONE_MASK    0x00000001
#define BCHP_PORT0_SATA_MMIO_SATA_QMR_INT_ON_QDMA_CMD_DONE_SHIFT   0

/***************************************************************************
 *SATA_INT_QCI - QDMA INTERNAL Consumer Index (QCI)
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_INT_QCI :: reserved0 [31:08] */
#define BCHP_PORT0_SATA_MMIO_SATA_INT_QCI_reserved0_MASK           0xffffff00
#define BCHP_PORT0_SATA_MMIO_SATA_INT_QCI_reserved0_SHIFT          8

/* PORT0_SATA_MMIO :: SATA_INT_QCI :: INT_QCI [07:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_INT_QCI_INT_QCI_MASK             0x000000ff
#define BCHP_PORT0_SATA_MMIO_SATA_INT_QCI_INT_QCI_SHIFT            0

/***************************************************************************
 *SATA_MISC_CTRL1 - SATA_MISC_CTRL1
 ***************************************************************************/
/* PORT0_SATA_MMIO :: SATA_MISC_CTRL1 :: reserved0 [31:17] */
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1_reserved0_MASK        0xfffe0000
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1_reserved0_SHIFT       17

/* PORT0_SATA_MMIO :: SATA_MISC_CTRL1 :: SATA_REG_SPACE [16:16] */
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1_SATA_REG_SPACE_MASK   0x00010000
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1_SATA_REG_SPACE_SHIFT  16

/* PORT0_SATA_MMIO :: SATA_MISC_CTRL1 :: reserved1 [15:11] */
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1_reserved1_MASK        0x0000f800
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1_reserved1_SHIFT       11

/* PORT0_SATA_MMIO :: SATA_MISC_CTRL1 :: EN_SATA_3G_MODE [10:10] */
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1_EN_SATA_3G_MODE_MASK  0x00000400
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1_EN_SATA_3G_MODE_SHIFT 10

/* PORT0_SATA_MMIO :: SATA_MISC_CTRL1 :: reserved2 [09:09] */
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1_reserved2_MASK        0x00000200
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1_reserved2_SHIFT       9

/* PORT0_SATA_MMIO :: SATA_MISC_CTRL1 :: FORCE_SATA_MODE [08:08] */
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1_FORCE_SATA_MODE_MASK  0x00000100
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1_FORCE_SATA_MODE_SHIFT 8

/* PORT0_SATA_MMIO :: SATA_MISC_CTRL1 :: reserved3 [07:01] */
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1_reserved3_MASK        0x000000fe
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1_reserved3_SHIFT       1

/* PORT0_SATA_MMIO :: SATA_MISC_CTRL1 :: SATA_MODE [00:00] */
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1_SATA_MODE_MASK        0x00000001
#define BCHP_PORT0_SATA_MMIO_SATA_MISC_CTRL1_SATA_MODE_SHIFT       0

#endif /* #ifndef BCHP_PORT0_SATA_MMIO_H__ */

/* End of File */
