-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity predict_ensemble_IfE_rom is 
    generic(
             DWIDTH     : integer := 5; 
             AWIDTH     : integer := 9; 
             MEM_SIZE    : integer := 512
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of predict_ensemble_IfE_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00001", 1 => "00011", 2 => "00101", 3 => "00111", 4 => "01001", 
    5 => "00000", 6 => "01011", 7 => "01101", 8 => "01111", 9 to 10=> "00000", 
    11 => "10001", 12 => "10011", 13 => "10101", 14 => "10111", 15 to 16=> "00000", 
    17 => "11001", 18 => "11011", 19 => "00000", 20 => "11101", 21 to 31=> "00000", 
    32 => "00001", 33 => "00000", 34 => "00011", 35 => "00101", 36 => "00111", 
    37 => "01001", 38 to 39=> "00000", 40 => "01011", 41 => "01101", 42 => "01111", 
    43 => "10001", 44 => "00000", 45 => "10011", 46 => "10101", 47 to 48=> "00000", 
    49 => "10111", 50 => "11001", 51 => "11011", 52 => "11101", 53 to 63=> "00000", 
    64 => "00001", 65 => "00011", 66 => "00101", 67 => "00111", 68 to 69=> "00000", 
    70 => "01001", 71 => "01011", 72 => "01101", 73 => "00000", 74 => "01111", 
    75 => "10001", 76 => "10011", 77 => "10101", 78 => "10111", 79 => "11001", 
    80 => "11011", 81 to 84=> "00000", 85 => "11101", 86 to 95=> "00000", 96 => "00001", 
    97 => "00011", 98 => "00101", 99 to 101=> "00000", 102 => "00111", 103 => "01001", 
    104 => "01011", 105 => "01101", 106 => "01111", 107 => "10001", 108 => "10011", 
    109 => "10101", 110 => "10111", 111 => "11001", 112 => "11011", 113 to 115=> "00000", 
    116 => "11101", 117 to 127=> "00000", 128 => "00001", 129 => "00011", 130 => "00101", 
    131 => "00111", 132 => "01001", 133 => "01011", 134 => "01101", 135 => "01111", 
    136 to 140=> "00000", 141 => "10001", 142 => "10011", 143 => "10101", 144 => "00000", 
    145 => "10111", 146 => "11001", 147 => "11011", 148 => "11101", 149 to 159=> "00000", 
    160 => "00001", 161 => "00011", 162 => "00101", 163 to 164=> "00000", 165 => "00111", 
    166 => "01001", 167 => "01011", 168 => "01101", 169 => "01111", 170 => "10001", 
    171 => "10011", 172 to 174=> "00000", 175 => "10101", 176 => "00000", 177 => "10111", 
    178 => "11001", 179 to 180=> "00000", 181 => "11011", 182 to 185=> "00000", 186 => "11101", 
    187 to 191=> "00000", 192 => "00001", 193 => "00011", 194 => "00000", 195 => "00101", 
    196 => "00111", 197 => "01001", 198 => "01011", 199 => "00000", 200 => "01101", 
    201 => "01111", 202 => "00000", 203 => "10001", 204 => "10011", 205 => "00000", 
    206 => "10101", 207 to 210=> "00000", 211 => "10111", 212 => "11001", 213 => "11011", 
    214 => "11101", 215 to 223=> "00000", 224 => "00001", 225 => "00011", 226 => "00101", 
    227 => "00000", 228 => "00111", 229 => "01001", 230 => "01011", 231 => "00000", 
    232 => "01101", 233 => "01111", 234 => "10001", 235 => "10011", 236 to 238=> "00000", 
    239 => "10101", 240 => "00000", 241 => "10111", 242 => "11001", 243 to 244=> "00000", 
    245 => "11011", 246 to 247=> "00000", 248 => "11101", 249 to 255=> "00000", 256 => "00001", 
    257 => "00011", 258 => "00101", 259 => "00111", 260 => "01001", 261 => "00000", 
    262 => "01011", 263 => "01101", 264 => "01111", 265 => "00000", 266 => "10001", 
    267 => "00000", 268 => "10011", 269 => "10101", 270 to 271=> "00000", 272 => "10111", 
    273 to 274=> "00000", 275 => "11001", 276 => "11011", 277 => "00000", 278 => "11101", 
    279 to 287=> "00000", 288 => "00001", 289 => "00011", 290 => "00101", 291 => "00111", 
    292 => "01001", 293 => "01011", 294 => "01101", 295 => "00000", 296 => "01111", 
    297 => "10001", 298 => "00000", 299 => "10011", 300 => "10101", 301 => "00000", 
    302 => "10111", 303 to 309=> "00000", 310 => "11001", 311 => "11011", 312 => "11101", 
    313 to 319=> "00000", 320 => "00001", 321 => "00011", 322 => "00101", 323 => "00111", 
    324 => "01001", 325 => "01011", 326 => "01101", 327 => "01111", 328 => "00000", 
    329 => "10001", 330 => "10011", 331 to 333=> "00000", 334 => "10101", 335 => "10111", 
    336 => "11001", 337 => "11011", 338 to 341=> "00000", 342 => "11101", 343 to 351=> "00000", 
    352 => "00001", 353 => "00011", 354 => "00000", 355 => "00101", 356 => "00111", 
    357 => "01001", 358 => "01011", 359 to 360=> "00000", 361 => "01101", 362 => "01111", 
    363 => "10001", 364 => "10011", 365 => "10101", 366 to 367=> "00000", 368 => "10111", 
    369 => "11001", 370 => "11011", 371 => "11101", 372 to 383=> "00000", 384 => "00001", 
    385 => "00000", 386 => "00011", 387 => "00101", 388 => "00111", 389 => "01001", 
    390 => "01011", 391 => "00000", 392 => "01101", 393 => "01111", 394 to 396=> "00000", 
    397 => "10001", 398 => "10011", 399 => "10101", 400 => "00000", 401 => "10111", 
    402 => "11001", 403 => "11011", 404 => "11101", 405 to 415=> "00000", 416 => "00001", 
    417 => "00011", 418 => "00101", 419 => "00111", 420 => "00000", 421 => "01001", 
    422 => "01011", 423 => "01101", 424 => "01111", 425 to 427=> "00000", 428 => "10001", 
    429 => "10011", 430 => "10101", 431 to 433=> "00000", 434 => "10111", 435 => "11001", 
    436 to 439=> "00000", 440 => "11011", 441 to 443=> "00000", 444 => "11101", 445 to 447=> "00000", 
    448 => "00001", 449 => "00011", 450 => "00101", 451 => "00111", 452 => "01001", 
    453 => "01011", 454 => "01101", 455 => "01111", 456 => "00000", 457 => "10001", 
    458 => "00000", 459 => "10011", 460 to 461=> "00000", 462 => "10101", 463 => "00000", 
    464 => "10111", 465 to 466=> "00000", 467 => "11001", 468 => "00000", 469 => "11011", 
    470 => "11101", 471 to 479=> "00000", 480 => "00001", 481 => "00011", 482 => "00101", 
    483 => "00111", 484 => "01001", 485 => "00000", 486 => "01011", 487 => "01101", 
    488 => "01111", 489 => "10001", 490 => "10011", 491 => "10101", 492 => "10111", 
    493 to 499=> "00000", 500 => "11001", 501 => "11011", 502 => "11101", 503 to 511=> "00000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity predict_ensemble_IfE is
    generic (
        DataWidth : INTEGER := 5;
        AddressRange : INTEGER := 512;
        AddressWidth : INTEGER := 9);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of predict_ensemble_IfE is
    component predict_ensemble_IfE_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    predict_ensemble_IfE_rom_U :  component predict_ensemble_IfE_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


