

================================================================
== Vitis HLS Report for 'funcB'
================================================================
* Date:           Thu Oct 13 09:29:17 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.843 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       50|       51|  0.250 us|  0.255 us|   50|   50|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop0   |       50|       50|         2|          1|          1|    50|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       67|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       55|    -|
|Register             |        -|     -|       32|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       32|      122|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_fu_112_p2          |         +|   0|  0|  14|           7|           2|
    |out_r_d0             |         +|   0|  0|  15|           8|           5|
    |out_r_d1             |         +|   0|  0|  15|           8|           5|
    |ap_condition_100     |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_118_p2  |      icmp|   0|  0|  10|           7|           6|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |or_ln47_fu_101_p2    |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  67|          40|          23|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  14|          3|    1|          3|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_phi_mux_i1_phi_fu_86_p6  |  14|          3|    7|         21|
    |i1_reg_82                   |   9|          2|    7|         14|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  55|         12|   17|         42|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  2|   0|    2|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i1_reg_82                |  7|   0|    7|          0|
    |i_reg_160                |  7|   0|    7|          0|
    |icmp_ln47_reg_165        |  1|   0|    1|          0|
    |zext_ln47_reg_140        |  7|   0|   64|         57|
    |zext_ln51_reg_150        |  6|   0|   64|         58|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 32|   0|  147|        115|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|         funcB|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|         funcB|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|         funcB|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|         funcB|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|         funcB|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|         funcB|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|         funcB|  return value|
|in_r_address0   |  out|    7|   ap_memory|          in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0         |   in|    8|   ap_memory|          in_r|         array|
|in_r_address1   |  out|    7|   ap_memory|          in_r|         array|
|in_r_ce1        |  out|    1|   ap_memory|          in_r|         array|
|in_r_q1         |   in|    8|   ap_memory|          in_r|         array|
|out_r_address0  |  out|    7|   ap_memory|         out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0        |  out|    8|   ap_memory|         out_r|         array|
|out_r_address1  |  out|    7|   ap_memory|         out_r|         array|
|out_r_ce1       |  out|    1|   ap_memory|         out_r|         array|
|out_r_we1       |  out|    1|   ap_memory|         out_r|         array|
|out_r_d1        |  out|    8|   ap_memory|         out_r|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.38ns)   --->   "%br_ln47 = br void %for.inc.split" [diamond.cpp:47]   --->   Operation 4 'br' 'br_ln47' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%i1 = phi i7 0, void %entry, i7 %i, void %for.inc.split, i7 0, void %for.end"   --->   Operation 5 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i7 %i1" [diamond.cpp:47]   --->   Operation 6 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i8 %in_r, i64 0, i64 %zext_ln47" [diamond.cpp:51]   --->   Operation 7 'getelementptr' 'in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [2/2] (0.56ns)   --->   "%in_load = load i7 %in_addr" [diamond.cpp:51]   --->   Operation 8 'load' 'in_load' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%or_ln47 = or i7 %i1, i7 1" [diamond.cpp:47]   --->   Operation 9 'or' 'or_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i7 %or_ln47" [diamond.cpp:51]   --->   Operation 10 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%in_addr_2 = getelementptr i8 %in_r, i64 0, i64 %zext_ln51" [diamond.cpp:51]   --->   Operation 11 'getelementptr' 'in_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (0.56ns)   --->   "%in_load_2 = load i7 %in_addr_2" [diamond.cpp:51]   --->   Operation 12 'load' 'in_load_2' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 13 [1/1] (0.70ns)   --->   "%i = add i7 %i1, i7 2" [diamond.cpp:47]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.59ns)   --->   "%icmp_ln47 = icmp_ult  i7 %i, i7 100" [diamond.cpp:47]   --->   Operation 14 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.end, void %for.inc.split" [diamond.cpp:47]   --->   Operation 15 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc.split" [diamond.cpp:53]   --->   Operation 16 'br' 'br_ln53' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [diamond.cpp:49]   --->   Operation 18 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [diamond.cpp:47]   --->   Operation 19 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.56ns)   --->   "%in_load = load i7 %in_addr" [diamond.cpp:51]   --->   Operation 20 'load' 'in_load' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 21 [1/1] (0.70ns)   --->   "%add_ln51 = add i8 %in_load, i8 25" [diamond.cpp:51]   --->   Operation 21 'add' 'add_ln51' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i8 %out_r, i64 0, i64 %zext_ln47" [diamond.cpp:51]   --->   Operation 22 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.56ns)   --->   "%store_ln51 = store i8 %add_ln51, i7 %out_addr" [diamond.cpp:51]   --->   Operation 23 'store' 'store_ln51' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 24 [1/2] (0.56ns)   --->   "%in_load_2 = load i7 %in_addr_2" [diamond.cpp:51]   --->   Operation 24 'load' 'in_load_2' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln51_1 = add i8 %in_load_2, i8 25" [diamond.cpp:51]   --->   Operation 25 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr i8 %out_r, i64 0, i64 %zext_ln51" [diamond.cpp:51]   --->   Operation 26 'getelementptr' 'out_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.56ns)   --->   "%store_ln51 = store i8 %add_ln51_1, i7 %out_addr_2" [diamond.cpp:51]   --->   Operation 27 'store' 'store_ln51' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%return_ln53 = return void @_ssdm_op_Return" [diamond.cpp:53]   --->   Operation 28 'return' 'return_ln53' <Predicate = (!icmp_ln47)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln47           (br               ) [ 0111]
i1                (phi              ) [ 0011]
zext_ln47         (zext             ) [ 0011]
in_addr           (getelementptr    ) [ 0011]
or_ln47           (or               ) [ 0000]
zext_ln51         (zext             ) [ 0011]
in_addr_2         (getelementptr    ) [ 0011]
i                 (add              ) [ 0111]
icmp_ln47         (icmp             ) [ 0011]
br_ln47           (br               ) [ 0111]
br_ln53           (br               ) [ 0111]
empty             (speclooptripcount) [ 0000]
specpipeline_ln49 (specpipeline     ) [ 0000]
specloopname_ln47 (specloopname     ) [ 0000]
in_load           (load             ) [ 0000]
add_ln51          (add              ) [ 0000]
out_addr          (getelementptr    ) [ 0000]
store_ln51        (store            ) [ 0000]
in_load_2         (load             ) [ 0000]
add_ln51_1        (add              ) [ 0000]
out_addr_2        (getelementptr    ) [ 0000]
store_ln51        (store            ) [ 0000]
return_ln53       (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="in_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="7" slack="0"/>
<pin id="36" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="7" slack="0"/>
<pin id="41" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="42" dir="0" index="2" bw="0" slack="0"/>
<pin id="44" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="45" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="46" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="3" bw="8" slack="0"/>
<pin id="47" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/2 in_load_2/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="in_addr_2_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="8" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="7" slack="0"/>
<pin id="53" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_2/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="out_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="7" slack="1"/>
<pin id="61" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="7" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="0" index="2" bw="0" slack="0"/>
<pin id="69" dir="0" index="4" bw="7" slack="0"/>
<pin id="70" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="71" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="72" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 store_ln51/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="out_addr_2_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="1"/>
<pin id="78" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_2/3 "/>
</bind>
</comp>

<comp id="82" class="1005" name="i1_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="1"/>
<pin id="84" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="i1_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="7" slack="0"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="4" bw="1" slack="0"/>
<pin id="92" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="6" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln47_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="or_ln47_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="0"/>
<pin id="103" dir="0" index="1" bw="7" slack="0"/>
<pin id="104" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln51_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="0"/>
<pin id="109" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln47_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="7" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln51_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln51_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="6" slack="0"/>
<pin id="134" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="return_ln53_fu_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln53/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="zext_ln47_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="1"/>
<pin id="142" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln47 "/>
</bind>
</comp>

<comp id="145" class="1005" name="in_addr_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="1"/>
<pin id="147" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="150" class="1005" name="zext_ln51_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="1"/>
<pin id="152" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln51 "/>
</bind>
</comp>

<comp id="155" class="1005" name="in_addr_2_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="1"/>
<pin id="157" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="165" class="1005" name="icmp_ln47_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="6" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="48"><net_src comp="32" pin="3"/><net_sink comp="39" pin=2"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="56"><net_src comp="49" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="73"><net_src comp="57" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="74" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="99"><net_src comp="86" pin="6"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="105"><net_src comp="86" pin="6"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="116"><net_src comp="86" pin="6"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="39" pin="7"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="124" pin="2"/><net_sink comp="64" pin=4"/></net>

<net id="135"><net_src comp="39" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="131" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="143"><net_src comp="96" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="148"><net_src comp="32" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="39" pin=2"/></net>

<net id="153"><net_src comp="107" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="158"><net_src comp="49" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="163"><net_src comp="112" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="168"><net_src comp="118" pin="2"/><net_sink comp="165" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 }
 - Input state : 
	Port: funcB : in_r | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln47 : 1
		in_addr : 2
		in_load : 3
		or_ln47 : 1
		zext_ln51 : 1
		in_addr_2 : 2
		in_load_2 : 3
		i : 1
		icmp_ln47 : 2
		br_ln47 : 3
	State 3
		add_ln51 : 1
		store_ln51 : 2
		add_ln51_1 : 1
		store_ln51 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      i_fu_112      |    0    |    14   |
|    add   |   add_ln51_fu_124  |    0    |    15   |
|          |  add_ln51_1_fu_131 |    0    |    15   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln47_fu_118  |    0    |    10   |
|----------|--------------------|---------|---------|
|   zext   |   zext_ln47_fu_96  |    0    |    0    |
|          |  zext_ln51_fu_107  |    0    |    0    |
|----------|--------------------|---------|---------|
|    or    |   or_ln47_fu_101   |    0    |    0    |
|----------|--------------------|---------|---------|
|  return  | return_ln53_fu_138 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    54   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    i1_reg_82    |    7   |
|    i_reg_160    |    7   |
|icmp_ln47_reg_165|    1   |
|in_addr_2_reg_155|    7   |
| in_addr_reg_145 |    7   |
|zext_ln47_reg_140|   64   |
|zext_ln51_reg_150|   64   |
+-----------------+--------+
|      Total      |   157  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_39 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_39 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   54   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   157  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   157  |   72   |
+-----------+--------+--------+--------+
