// Seed: 2535688686
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(1 or posedge 1) id_4 = -id_2;
  wire id_8;
  wire id_9;
  assign id_6 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output wor id_3,
    input wor id_4,
    input uwire id_5,
    output tri1 id_6
);
  supply1 id_8;
  wire id_9;
  wire id_10;
  assign id_9 = id_9;
  module_0(
      id_10, id_10, id_8, id_9, id_9, id_8, id_10
  );
  reg id_11 = 1;
  final begin
    if (id_5)
      if (id_11) id_11 <= id_11;
      else begin
        id_8 = 1;
      end
  end
endmodule
