// Seed: 1370571455
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd40,
    parameter id_5 = 32'd29
) (
    input wor id_0,
    input supply0 _id_1,
    output wire id_2
);
  parameter id_4 = -1;
  logic _id_5;
  ;
  wire [id_5  ==  id_1 : -1] id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4
  );
endmodule
