# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
_RDI_DONT_SET_XILINX_AS_PATH=True
XDG_SESSION_ID=34
HOSTNAME=hal-fpga-x86.ncsa.illinois.edu
TERM_PROGRAM=tmux
XILINX_DSP=
HARDWARE_PLATFORM=x86_64
SHELL=/bin/bash
TERM=screen-256color
MAKEFLAGS=
HISTSIZE=1000
SSH_CLIENT=125.120.156.75 52130 22
MYVIVADO=
TERM_PROGRAM_VERSION=3.2a
RDI_TPS_ROOT=/opt/xilinx/Vivado/2020.1/tps/lnx64
QTDIR=/usr/lib64/qt-3.3
HDI_PROCESSOR=x86_64
QTINC=/usr/lib64/qt-3.3/include
SYNTH_COMMON=/opt/xilinx/Vitis/2020.1/scripts/rt/data
RDI_JAVA_VERSION=9.0.4
LC_ALL=C
RT_TCL_PATH=/opt/xilinx/Vitis/2020.1/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/opt/xilinx/Vitis/2020.1/bin
QT_GRAPHICSSYSTEM_CHECKED=1
RDI_OPT_EXT=.o
USER=luoyanl2
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
LD_LIBRARY_PATH=/opt/xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/xilinx/Vitis/2020.1/lib/lnx64.o:/opt/xilinx/Vitis/2020.1/tps/lnx64/jre9.0.4/lib/:/opt/xilinx/Vitis/2020.1/tps/lnx64/jre9.0.4/lib//server:/opt/xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/xilinx/Vitis/2020.1/lib/lnx64.o:/opt/xilinx/SDx/2019.1/lib/lnx64.o/Default:/opt/xilinx/SDx/2019.1/lib/lnx64.o:/opt/xilinx/SDx/2019.1/runtime/lib/x86_64:/opt/xilinx/xrt/lib:/usr/local/cuda/lib64:/opt/xilinx/SDx/2019.1/lib/lnx64.o/Default:/opt/xilinx/SDx/2019.1/lib/lnx64.o:/opt/xilinx/SDx/2019.1/runtime/lib/x86_64:/opt/xilinx/xrt/lib:/usr/local/cuda/lib64:/opt/xilinx/SDx/2019.1/lib/lnx64.o/Default:/opt/xilinx/SDx/2019.1/lib/lnx64.o:/opt/xilinx/SDx/2019.1/runtime/lib/x86_64:/opt/xilinx/xrt/lib:/usr/local/cuda/lib64:/opt/xilinx/SDx/2019.1/lib/lnx64.o/Default:/opt/xilinx/SDx/2019.1/lib/lnx64.o:/opt/xilinx/SDx/2019.1/runtime/lib/x86_64:/opt/xilinx/xrt/lib:/usr/local/cuda/lib64::/opt/xilinx/Vitis/2020.1/bin/../lnx64/tools/dot/lib
RDI_PATCHROOT=
TCL_LIBRARY=/opt/xilinx/Vitis/2020.1/tps/tcl/tcl8.5
RDI_PLATFORM=lnx64
XILINXD_LICENSE_FILE=2100@hal-fpga-x86.ncsa.illinois.edu:/opt/xilinx/license
MAKELEVEL=1
RDI_BUILD=yes
MFLAGS=
TMUX=/tmp/tmux-70931/default,27923,0
RT_LIBPATH=/opt/xilinx/Vitis/2020.1/scripts/rt/data
RDI_LIBDIR=/opt/xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/xilinx/Vitis/2020.1/lib/lnx64.o
PATH=/opt/xilinx/Vivado/2020.1/tps/lnx64/binutils-2.26/bin:/opt/xilinx/Vitis/2020.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/Vitis/2020.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/xilinx/Vitis/2020.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin:/opt/xilinx/Vivado/2020.1/gnu/microblaze/lin/bin:/opt/xilinx/Vitis/2020.1/bin:/opt/xilinx/Vitis/2020.1/tps/lnx64/jre9.0.4/bin:/opt/xilinx/Vitis/2020.1/gnu/microblaze/lin/bin:/opt/xilinx/Vitis/2020.1/gnu/arm/lin/bin:/opt/xilinx/Vitis/2020.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/xilinx/Vitis/2020.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/Vitis/2020.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/xilinx/Vitis/2020.1/gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/Vitis/2020.1/gnu/aarch64/lin/aarch64-none/bin:/opt/xilinx/Vitis/2020.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/xilinx/Vitis/2020.1/tps/lnx64/cmake-3.3.2/bin:/opt/xilinx/Vitis/2020.1/cardano/bin:/opt/xilinx/Vivado/2020.1/bin:/opt/xilinx/DocNav:/opt/xilinx/SDx/2019.1/bin:/opt/xilinx/Vivado/2019.1/bin:/opt/xilinx/Model_Composer/2019.1/bin:/opt/xilinx/SDK/2019.1/bin:/opt/xilinx/SDK/2019.1/gnu/microblaze/lin/bin:/opt/xilinx/SDK/2019.1/gnu/arm/lin/bin:/opt/xilinx/SDK/2019.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/xilinx/SDK/2019.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/SDK/2019.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/xilinx/SDK/2019.1/gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/SDK/2019.1/gnu/aarch64/lin/aarch64-none/bin:/opt/xilinx/SDK/2019.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/xilinx/SDK/2019.1/tps/lnx64/cmake-3.3.2/bin:/opt/xilinx/Vitis_HLS/2022.1/bin:/opt/xilinx/Model_Composer/2022.1/bin:/opt/xilinx/Vitis/2022.1/bin:/opt/xilinx/Vitis/2022.1/gnu/microblaze/lin/bin:/opt/xilinx/Vitis/2022.1/gnu/arm/lin/bin:/opt/xilinx/Vitis/2022.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/xilinx/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/xilinx/Vitis/2022.1/gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/Vitis/2022.1/gnu/aarch64/lin/aarch64-none/bin:/opt/xilinx/Vitis/2022.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/xilinx/Vitis/2022.1/tps/lnx64/cmake-3.3.2/bin:/opt/xilinx/Vitis/2022.1/aietools/bin:/opt/xilinx/Vivado/2022.1/bin:/opt/xilinx/xrt/bin:/usr/local/cuda/bin:/home/luoyanl2/.vscode-server/bin/af28b32d7e553898b2a91af498b1fb666fdebe0c/bin/remote-cli:/usr/lib64/qt-3.3/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/home/luoyanl2/.local/bin:/home/luoyanl2/bin
MAIL=/var/spool/mail/luoyanl2
XILINX_VITIS=/opt/xilinx/Vitis/2020.1
PWD=/home/luoyanl2/ece527_taskpar/fpga_kernels
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
LANG=en_US.UTF-8
HDI_APPROOT=/opt/xilinx/Vitis/2020.1
TMUX_PANE=%0
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
XILINX_HLS=/opt/xilinx/Vitis_HLS/2022.1
XILINX_VIVADO=/opt/xilinx/Vivado/2020.1
XILINX_SDK=/opt/xilinx/Vitis/2020.1
HISTCONTROL=ignoredups
ISL_IOSTREAMS_RSA=/opt/xilinx/Vitis/2020.1/tps/isl
HOME=/home/luoyanl2
SHLVL=8
RDI_BASEROOT=/opt/xilinx/Vitis
VSCODE_GIT_ASKPASS_MAIN=/home/luoyanl2/.vscode-server/bin/af28b32d7e553898b2a91af498b1fb666fdebe0c/extensions/git/dist/askpass-main.js
RDI_APPROOT=/opt/xilinx/Vitis/2020.1
LOGNAME=luoyanl2
PYTHONPATH=/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:
RDI_JAVA_PLATFORM=
QTLIB=/usr/lib64/qt-3.3/lib
XDG_DATA_DIRS=/home/luoyanl2/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
SSH_CONNECTION=125.120.156.75 52130 141.142.153.72 22
VSCODE_GIT_IPC_HANDLE=/run/user/70931/vscode-git-8a293c5a81.sock
RDI_BINROOT=/opt/xilinx/Vitis/2020.1/bin
VSCODE_IPC_HOOK_CLI=/run/user/70931/vscode-ipc-5d3e3a96-eb6c-4e30-86ae-6b528b640ac8.sock
LESSOPEN=||/usr/bin/lesspipe.sh %s
XILINX_SDX=/opt/xilinx/SDx/2019.1
BROWSER=/home/luoyanl2/.vscode-server/bin/af28b32d7e553898b2a91af498b1fb666fdebe0c/bin/helpers/browser.sh
VSCODE_GIT_ASKPASS_NODE=/home/luoyanl2/.vscode-server/bin/af28b32d7e553898b2a91af498b1fb666fdebe0c/node
GIT_ASKPASS=/home/luoyanl2/.vscode-server/bin/af28b32d7e553898b2a91af498b1fb666fdebe0c/extensions/git/dist/askpass.sh
RDI_PROG=/opt/xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/70931
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/opt/xilinx/Vitis/2020.1
HDIPRELDPATH=/opt/xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/xilinx/Vitis/2020.1/lib/lnx64.o:/opt/xilinx/SDx/2019.1/lib/lnx64.o/Default:/opt/xilinx/SDx/2019.1/lib/lnx64.o:/opt/xilinx/SDx/2019.1/runtime/lib/x86_64:/opt/xilinx/xrt/lib:/usr/local/cuda/lib64:/opt/xilinx/SDx/2019.1/lib/lnx64.o/Default:/opt/xilinx/SDx/2019.1/lib/lnx64.o:/opt/xilinx/SDx/2019.1/runtime/lib/x86_64:/opt/xilinx/xrt/lib:/usr/local/cuda/lib64:/opt/xilinx/SDx/2019.1/lib/lnx64.o/Default:/opt/xilinx/SDx/2019.1/lib/lnx64.o:/opt/xilinx/SDx/2019.1/runtime/lib/x86_64:/opt/xilinx/xrt/lib:/usr/local/cuda/lib64:/opt/xilinx/SDx/2019.1/lib/lnx64.o/Default:/opt/xilinx/SDx/2019.1/lib/lnx64.o:/opt/xilinx/SDx/2019.1/runtime/lib/x86_64:/opt/xilinx/xrt/lib:/usr/local/cuda/lib64::/opt/xilinx/Vitis/2020.1/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2020.1
RDI_DATADIR=/opt/xilinx/Vitis/2020.1/data
COLORTERM=truecolor
RDI_INSTALLROOT=/opt/xilinx
_=/opt/xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=42668
XILINX_CD_SESSION=63684bb6-0588-488b-af26-c63232d0ea5c
XILINX_RS_PORT=33622
XILINX_RS_SESSION=0f97e0db-7d39-4622-b9a5-97393b7630e0


V++ command line:
------------------------------------------
/opt/xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/v++ -l --save-temps --jobs 16 -t hw --platform xilinx_u250_xdma_201830_2 --temp_dir ./_x.hw.xilinx_u250_xdma_201830_2 -o./build_dir.hw.xilinx_u250_xdma_201830_2/ced_kernels.link.xclbin _x.hw.xilinx_u250_xdma_201830_2/gau.xo _x.hw.xilinx_u250_xdma_201830_2/sobel.xo _x.hw.xilinx_u250_xdma_201830_2/nms.xo _x.hw.xilinx_u250_xdma_201830_2/hyst.xo 

FINAL PROGRAM OPTIONS
--input_files _x.hw.xilinx_u250_xdma_201830_2/gau.xo
--input_files _x.hw.xilinx_u250_xdma_201830_2/sobel.xo
--input_files _x.hw.xilinx_u250_xdma_201830_2/nms.xo
--input_files _x.hw.xilinx_u250_xdma_201830_2/hyst.xo
--jobs 16
--link
--optimize 0
--output ./build_dir.hw.xilinx_u250_xdma_201830_2/ced_kernels.link.xclbin
--platform xilinx_u250_xdma_201830_2
--report_level 0
--save-temps
--target hw
--temp_dir ./_x.hw.xilinx_u250_xdma_201830_2

PARSED COMMAND LINE OPTIONS
-l 
--save-temps 
--jobs 16 
-t hw 
--platform xilinx_u250_xdma_201830_2 
--temp_dir ./_x.hw.xilinx_u250_xdma_201830_2 
-o./build_dir.hw.xilinx_u250_xdma_201830_2/ced_kernels.link.xclbin 
_x.hw.xilinx_u250_xdma_201830_2/gau.xo 
_x.hw.xilinx_u250_xdma_201830_2/sobel.xo 
_x.hw.xilinx_u250_xdma_201830_2/nms.xo 
_x.hw.xilinx_u250_xdma_201830_2/hyst.xo 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u250_xdma_201830_2/xilinx_u250_xdma_201830_2.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 17 Dec 2023 06:38:51
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 17 Dec 2023 06:38:52
output: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/ced_kernels.link.xml
------------------------------------------
step: running system_link
timestamp: 17 Dec 2023 06:38:52
cmd: /opt/xilinx/Vitis/2020.1/bin/system_link --xo /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/gau.xo --xo /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/sobel.xo --xo /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/nms.xo --xo /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/hyst.xo -keep --xpfm /opt/xilinx/platforms/xilinx_u250_xdma_201830_2/xilinx_u250_xdma_201830_2.xpfm --target hw --output_dir /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int --temp_dir /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 17 Dec 2023 06:39:09
cmd: /opt/xilinx/Vitis/2020.1/bin/cf2sw -sdsl /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/sdsl.dat -rtd /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/cf2sw.rtd -xclbin /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/xclbin_orig.xml -o /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 17 Dec 2023 06:39:12
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 17 Dec 2023 06:39:13
cmd: /opt/xilinx/Vitis/2020.1/bin/vpl -t hw -f xilinx_u250_xdma_201830_2 -j 16 --remote_ip_cache /home/luoyanl2/ece527_taskpar/fpga_kernels/.ipcache -s --output_dir /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int --log_dir /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/logs/link --report_dir /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/reports/link --config /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/vplConfig.ini -k /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link --no-info --iprepo /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/xo/ip_repo/xilinx_com_hls_hyst_1_0 --iprepo /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/xo/ip_repo/xilinx_com_hls_nms_1_0 --iprepo /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/xo/ip_repo/xilinx_com_hls_gau_1_0 --iprepo /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/xo/ip_repo/xilinx_com_hls_sobel_1_0 --messageDb /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/run_link/vpl.pb /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/dr.bd.tcl
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/home/luoyanl2/ece527_taskpar/fpga_kernels
misc=BinaryName=ced_kernels.link
[connectivity]
nk=gau:1:gau_1
nk=sobel:1:sobel_1
nk=nms:1:nms_1
nk=hyst:1:hyst_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=ced_kernels.link
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/home/luoyanl2/ece527_taskpar/fpga_kernels
--config /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/vplConfig.ini
--connectivity.nk gau:1:gau_1
--connectivity.nk sobel:1:sobel_1
--connectivity.nk nms:1:nms_1
--connectivity.nk hyst:1:hyst_1
--input_file /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/dr.bd.tcl
--iprepo /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/xo/ip_repo/xilinx_com_hls_hyst_1_0
--iprepo /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/xo/ip_repo/xilinx_com_hls_nms_1_0
--iprepo /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/xo/ip_repo/xilinx_com_hls_gau_1_0
--iprepo /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/xo/ip_repo/xilinx_com_hls_sobel_1_0
--jobs 16
--kernels /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/kernel_info.dat
--log_dir /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/logs/link
--messageDb /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/run_link/vpl.pb
--no-info
--output_dir /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int
--platform xilinx_u250_xdma_201830_2
--remote_ip_cache /home/luoyanl2/ece527_taskpar/fpga_kernels/.ipcache
--report_dir /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/reports/link
--save_temps
--target hw
--temp_dir /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_u250_xdma_201830_2 
-j 16 
--remote_ip_cache /home/luoyanl2/ece527_taskpar/fpga_kernels/.ipcache 
-s 
--output_dir /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int 
--log_dir /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/logs/link 
--report_dir /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/reports/link 
--config /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/vplConfig.ini 
-k /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link 
--no-info 
--iprepo /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/xo/ip_repo/xilinx_com_hls_hyst_1_0 
--iprepo /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/xo/ip_repo/xilinx_com_hls_nms_1_0 
--iprepo /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/xo/ip_repo/xilinx_com_hls_gau_1_0 
--iprepo /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/xo/ip_repo/xilinx_com_hls_sobel_1_0 
--messageDb /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/run_link/vpl.pb 
/home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/home/luoyanl2/ece527_taskpar/fpga_kernels 
advanced.misc BinaryName=ced_kernels.link 
connectivity.nk gau:1:gau_1 
connectivity.nk sobel:1:sobel_1 
connectivity.nk nms:1:nms_1 
connectivity.nk hyst:1:hyst_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 17 Dec 2023 06:39:33
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 17 December 2023 06:39:46
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 17 December 2023 06:39:46
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:333
   timestamp: 17 December 2023 06:39:46
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_prelink.tcl
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:503
   timestamp: 17 December 2023 06:39:46
   -----------------------
   VPL internal step: create_project -part xcu250-figd2104-2L-e -force prj prj
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:566
   timestamp: 17 December 2023 06:39:46
   -----------------------
   VPL internal step: add_files .local/hw_platform/xilinx_u250_xdma_201830_2_bb_locked.dcp
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:599
   timestamp: 17 December 2023 06:39:50
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module pfm_dynamic
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:605
   timestamp: 17 December 2023 06:39:50
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top pfm_dynamic
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:607
   timestamp: 17 December 2023 06:39:50
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list pfm_top_i/dynamic_region:my_rm]
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:618
   timestamp: 17 December 2023 06:39:50
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1349
   timestamp: 17 December 2023 06:39:50
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/luoyanl2/ece527_taskpar/fpga_kernels/.ipcache
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1359
   timestamp: 17 December 2023 06:40:01
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/pfm_dynamic.bd -of_objects my_rm
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1071
   timestamp: 17 December 2023 06:40:01
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files pfm_dynamic.bd]
   File: vpl.tcl:190
   timestamp: 17 December 2023 06:40:39
   -----------------------
   VPL internal step: report locked IPs
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1935
   timestamp: 17 December 2023 06:41:51
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:218
   timestamp: 17 December 2023 06:41:51
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:226
   timestamp: 17 December 2023 06:41:56
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc -fileset [current_fileset -constrset]
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1575
   timestamp: 17 December 2023 06:41:56
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:276
   timestamp: 17 December 2023 06:41:56
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:288
   timestamp: 17 December 2023 06:41:57
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_postlink.tcl
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1162
   timestamp: 17 December 2023 06:41:57
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:298
   timestamp: 17 December 2023 06:41:57
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:302
   timestamp: 17 December 2023 06:41:57
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files pfm_dynamic.bd]
   File: vpl.tcl:327
   timestamp: 17 December 2023 06:41:57
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files pfm_dynamic.bd]]
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1224
   timestamp: 17 December 2023 06:45:29
   -----------------------
   VPL internal step: writing user synth clock constraints in output/pfm_dynamic_ooc_copy.xdc
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1402
   timestamp: 17 December 2023 06:46:08
   -----------------------
   VPL internal step: add_files output/pfm_dynamic_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1406
   timestamp: 17 December 2023 06:46:08
   -----------------------
   VPL internal step: read_xdc output/dont_partition.xdc
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:2988
   timestamp: 17 December 2023 06:46:08
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:2456
   timestamp: 17 December 2023 06:46:08
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:362
   timestamp: 17 December 2023 06:46:08
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 17 December 2023 06:46:08
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 17 December 2023 06:46:08
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:374
   timestamp: 17 December 2023 06:46:08
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:417
   timestamp: 17 December 2023 06:46:11
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 16  
   File: vpl.tcl:465
   timestamp: 17 December 2023 06:46:12
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:3703
   timestamp: 17 December 2023 06:50:57
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1749
   timestamp: 17 December 2023 06:50:57
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 17 December 2023 06:50:57
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream   
   File: vpl.tcl:533
   timestamp: 17 December 2023 06:50:57
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:688
   timestamp: 17 December 2023 08:44:06
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/vivado/vpl/.local/ocl_util.tcl:802
   timestamp: 17 December 2023 08:44:06
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 17 Dec 2023 08:44:07
cmd: /opt/xilinx/Vitis/2020.1/bin/rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 17 Dec 2023 08:44:07
cmd: cf2sw -a /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/address_map.xml -sdsl /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/sdsl.dat -xclbin /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/xclbin_orig.xml -rtd /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/ced_kernels.link.rtd -o /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/ced_kernels.link.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 17 Dec 2023 08:44:10
cmd: writeSystemDiagram
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 17 Dec 2023 08:44:10
cmd: /opt/xilinx/Vitis/2020.1/bin/xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/ced_kernels.link.rtd --append-section :JSON:/home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/ced_kernels.link_xml.rtd --add-section BUILD_METADATA:JSON:/home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/ced_kernels.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/ced_kernels.link.xml --add-section SYSTEM_METADATA:RAW:/home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/link/int/systemDiagramModelSlrBaseAddress.json --output /home/luoyanl2/ece527_taskpar/fpga_kernels/./build_dir.hw.xilinx_u250_xdma_201830_2/ced_kernels.link.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 17 Dec 2023 08:44:11
cmd: /opt/xilinx/Vitis/2020.1/bin/xclbinutil --quiet --force --info /home/luoyanl2/ece527_taskpar/fpga_kernels/./build_dir.hw.xilinx_u250_xdma_201830_2/ced_kernels.link.xclbin.info --input /home/luoyanl2/ece527_taskpar/fpga_kernels/./build_dir.hw.xilinx_u250_xdma_201830_2/ced_kernels.link.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 17 Dec 2023 08:44:12
cmd: /opt/xilinx/Vivado/2020.1/tps/lnx64/binutils-2.26/bin
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 17 Dec 2023 08:44:12
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 17 Dec 2023 08:44:12
output: /home/luoyanl2/ece527_taskpar/fpga_kernels/_x.hw.xilinx_u250_xdma_201830_2/reports/link/system_estimate_ced_kernels.link.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 17 Dec 2023 08:44:12
