# Reading pref.tcl
# do BuscaMinas_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4 {C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscarYAsignar.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:59 on Oct 09,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4" C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscarYAsignar.sv 
# -- Compiling module BuscarYAsignar
# ** Warning: C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscarYAsignar.sv(2): (vlog-13314) Defaulting port 'numerosABuscar' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscarYAsignar.sv(5): (vlog-13314) Defaulting port 'matriz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	BuscarYAsignar
# End time: 19:59:59 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vlog -sv -work work +incdir+C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4 {C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscarYAsignar_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:59 on Oct 09,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4" C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscarYAsignar_tb.sv 
# -- Compiling module BuscarYAsignar_tb
# 
# Top level modules:
# 	BuscarYAsignar_tb
# End time: 19:59:59 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  BuscarYAsignar_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" BuscarYAsignar_tb 
# Start time: 19:59:59 on Oct 09,2023
# Loading sv_std.std
# Loading work.BuscarYAsignar_tb
# Loading work.BuscarYAsignar
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Matriz Resultado:
# [0][0] = xxxxxxxxxx
# [0][1] = xxxxxxxxxx
# [0][2] = xxxxxxxxxx
# [0][3] = xxxxxxxxxx
# [0][4] = xxxxxxxxxx
# [0][5] = xxxxxxxxxx
# [0][6] = xxxxxxxxxx
# [0][7] = xxxxxxxxxx
# [1][0] = xxxxxxxxxx
# [1][1] = xxxxxxxxxx
# [1][2] = xxxxxxxxxx
# [1][3] = xxxxxxxxxx
# [1][4] = xxxxxxxxxx
# [1][5] = xxxxxxxxxx
# [1][6] = xxxxxxxxxx
# [1][7] = xxxxxxxxxx
# [2][0] = xxxxxxxxxx
# [2][1] = xxxxxxxxxx
# [2][2] = xxxxxxxxxx
# [2][3] = xxxxxxxxxx
# [2][4] = xxxxxxxxxx
# [2][5] = xxxxxxxxxx
# [2][6] = xxxxxxxxxx
# [2][7] = xxxxxxxxxx
# [3][0] = xxxxxxxxxx
# [3][1] = xxxxxxxxxx
# [3][2] = xxxxxxxxxx
# [3][3] = xxxxxxxxxx
# [3][4] = xxxxxxxxxx
# [3][5] = xxxxxxxxxx
# [3][6] = xxxxxxxxxx
# [3][7] = xxxxxxxxxx
# [4][0] = xxxxxxxxxx
# [4][1] = xxxxxxxxxx
# [4][2] = xxxxxxxxxx
# [4][3] = xxxxxxxxxx
# [4][4] = xxxxxxxxxx
# [4][5] = xxxxxxxxxx
# [4][6] = xxxxxxxxxx
# [4][7] = xxxxxxxxxx
# [5][0] = xxxxxxxxxx
# [5][1] = xxxxxxxxxx
# [5][2] = xxxxxxxxxx
# [5][3] = xxxxxxxxxx
# [5][4] = xxxxxxxxxx
# [5][5] = xxxxxxxxxx
# [5][6] = xxxxxxxxxx
# [5][7] = xxxxxxxxxx
# [6][0] = xxxxxxxxxx
# [6][1] = xxxxxxxxxx
# [6][2] = xxxxxxxxxx
# [6][3] = xxxxxxxxxx
# [6][4] = xxxxxxxxxx
# [6][5] = xxxxxxxxxx
# [6][6] = xxxxxxxxxx
# [6][7] = xxxxxxxxxx
# [7][0] = xxxxxxxxxx
# [7][1] = xxxxxxxxxx
# [7][2] = xxxxxxxxxx
# [7][3] = xxxxxxxxxx
# [7][4] = xxxxxxxxxx
# [7][5] = xxxxxxxxxx
# [7][6] = xxxxxxxxxx
# [7][7] = xxxxxxxxxx
# ** Note: $finish    : C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscarYAsignar_tb.sv(50)
#    Time: 120 ps  Iteration: 0  Instance: /BuscarYAsignar_tb
# 1
# Break in Module BuscarYAsignar_tb at C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscarYAsignar_tb.sv line 50
# End time: 20:00:22 on Oct 09,2023, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
