
*** Running vivado
    with args -log top_simple.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_simple.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_simple.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1080.609 ; gain = 0.000
Command: synth_design -top top_simple -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8844
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1134.613 ; gain = 54.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_simple' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter AXI4LITE_CHANNELS bound to: 1 - type: integer 
	Parameter AXIS_CHANNELS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_2_wrapper' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_2' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_2_axi_dma_0_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-18964-DESKTOP-RPQ2DOT/realtime/design_2_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_axi_dma_0_0' (1#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-18964-DESKTOP-RPQ2DOT/realtime/design_2_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_2_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:405]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_2_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:405]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_2_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:405]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_2_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:405]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_2_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:405]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_2_axi_dma_0_0' has 64 connections declared, but only 59 given [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:405]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:465]
INFO: [Synth 8-6157] synthesizing module 'design_2_ila_0_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-18964-DESKTOP-RPQ2DOT/realtime/design_2_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_ila_0_0' (2#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-18964-DESKTOP-RPQ2DOT/realtime/design_2_ila_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:511]
INFO: [Synth 8-6157] synthesizing module 'design_2_ila_0_1' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-18964-DESKTOP-RPQ2DOT/realtime/design_2_ila_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_ila_0_1' (3#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-18964-DESKTOP-RPQ2DOT/realtime/design_2_ila_0_1_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:522]
INFO: [Synth 8-6157] synthesizing module 'design_2_ila_1_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-18964-DESKTOP-RPQ2DOT/realtime/design_2_ila_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_ila_1_0' (4#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-18964-DESKTOP-RPQ2DOT/realtime/design_2_ila_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_2_processing_system7_0_1' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-18964-DESKTOP-RPQ2DOT/realtime/design_2_processing_system7_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_processing_system7_0_1' (5#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-18964-DESKTOP-RPQ2DOT/realtime/design_2_processing_system7_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_2_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:533]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_2_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:533]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'design_2_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:533]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'design_2_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:533]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_2_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:533]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_2_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:533]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_2_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:533]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_2_processing_system7_0_1' is unconnected for instance 'processing_system7_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:533]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_2_processing_system7_0_1' has 110 connections declared, but only 102 given [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:533]
INFO: [Synth 8-6157] synthesizing module 'design_2_rst_ps7_0_100M_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-18964-DESKTOP-RPQ2DOT/realtime/design_2_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_rst_ps7_0_100M_0' (6#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-18964-DESKTOP-RPQ2DOT/realtime/design_2_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_2_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:636]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_2_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:636]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_2_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:636]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_2_rst_ps7_0_100M_0' has 10 connections declared, but only 7 given [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:636]
INFO: [Synth 8-6157] synthesizing module 'design_2_smartconnect_0_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-18964-DESKTOP-RPQ2DOT/realtime/design_2_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_smartconnect_0_0' (7#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-18964-DESKTOP-RPQ2DOT/realtime/design_2_smartconnect_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'design_2_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:644]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'design_2_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:644]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'design_2_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:644]
WARNING: [Synth 8-7023] instance 'smartconnect_0' of module 'design_2_smartconnect_0_0' has 92 connections declared, but only 89 given [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:644]
INFO: [Synth 8-6157] synthesizing module 'design_2_smartconnect_0_1' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-18964-DESKTOP-RPQ2DOT/realtime/design_2_smartconnect_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_smartconnect_0_1' (8#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/.Xil/Vivado-18964-DESKTOP-RPQ2DOT/realtime/design_2_smartconnect_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'smartconnect_0'. This will prevent further optimization [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:465]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:511]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_0'. This will prevent further optimization [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:405]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_2'. This will prevent further optimization [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:522]
INFO: [Synth 8-6155] done synthesizing module 'design_2' (9#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_wrapper' (10#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
WARNING: [Synth 8-689] width (10) of port connection 'M01_AXI_0_araddr' does not match port width (32) of module 'design_2_wrapper' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:53]
WARNING: [Synth 8-689] width (10) of port connection 'M01_AXI_0_awaddr' does not match port width (32) of module 'design_2_wrapper' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:56]
WARNING: [Synth 8-7071] port 'DDR_addr' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_ba' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_cas_n' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_ck_n' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_ck_p' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_cke' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_cs_n' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_dm' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_dq' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_dqs_n' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_dqs_p' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_odt' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_ras_n' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_reset_n' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'DDR_we_n' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'FIXED_IO_ddr_vrn' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'FIXED_IO_ddr_vrp' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'FIXED_IO_mio' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_clk' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_porb' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_srstb' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arburst' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arcache' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arid' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arlen' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arlock' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arprot' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arqos' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arregion' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arsize' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_aruser' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awburst' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awcache' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awid' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awlen' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awlock' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awprot' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awqos' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awregion' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awsize' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awuser' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_bresp' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_rresp' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_wlast' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_wstrb' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7071] port 'M01_AXI_0_wuser' of module 'design_2_wrapper' is unconnected for instance 'nolabel_line46' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
WARNING: [Synth 8-7023] instance 'nolabel_line46' of module 'design_2_wrapper' has 73 connections declared, but only 27 given [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:46]
INFO: [Synth 8-6157] synthesizing module 'pool_wrap' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/pool/Wrappers/pool_wrap.v:4]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter CHANNELS bound to: 1 - type: integer 
	Parameter BRAM_WIDTH bound to: 1024 - type: integer 
	Parameter K_SQUARED bound to: 9 - type: integer 
	Parameter AXI_BUS_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pooling_Controller' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/pool/AXI_Pooling_Controller.v:8]
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter CHANNELS bound to: 1 - type: integer 
	Parameter BRAM_WIDTH bound to: 1024 - type: integer 
	Parameter STATE_COUNT bound to: 5 - type: integer 
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_LB_WRITE bound to: 1 - type: integer 
	Parameter STATE_LB_READ bound to: 2 - type: integer 
	Parameter STATE_POOL bound to: 3 - type: integer 
	Parameter STATE_SERV_DATA bound to: 4 - type: integer 
	Parameter K_SQUARED bound to: 9 - type: integer 
	Parameter FILTER_BASE bound to: 24 - type: integer 
	Parameter FINAL_CHANNEL bound to: 1 - type: integer 
	Parameter DATA_BASE bound to: 60 - type: integer 
	Parameter CTRL_REG_SIZE bound to: 96 - type: integer 
	Parameter CTRL_REG_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter AXI_BUS_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_coupler' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/BRAM/bram_coupler.v:1]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
	Parameter ROWS bound to: 3 - type: integer 
	Parameter MAX_ROW_WIDTH bound to: 1024 - type: integer 
	Parameter MUXS_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_wrapper' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/BRAM/bram_wrapper.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_WIDTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_wrapper' (11#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/BRAM/bram_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bram_coupler' (12#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/BRAM/bram_coupler.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'r_add' does not match port width (10) of module 'bram_coupler' [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/pool/AXI_Pooling_Controller.v:150]
WARNING: [Synth 8-6090] variable 'avg_buff' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/pool/AXI_Pooling_Controller.v:266]
INFO: [Synth 8-6155] done synthesizing module 'Pooling_Controller' (13#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/pool/AXI_Pooling_Controller.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pool_wrap' (14#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/pool/Wrappers/pool_wrap.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_simple' (15#1) [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/new/top_simple.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1218.480 ; gain = 137.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1218.480 ; gain = 137.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1218.480 ; gain = 137.871
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1218.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_axi_dma_0_0/design_2_axi_dma_0_0/design_2_axi_dma_0_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/axi_dma_0'
Finished Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_axi_dma_0_0/design_2_axi_dma_0_0/design_2_axi_dma_0_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/axi_dma_0'
Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_100M_0/design_2_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/rst_ps7_0_100M'
Finished Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_100M_0/design_2_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/rst_ps7_0_100M'
Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/design_2_smartconnect_0_0/design_2_smartconnect_0_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/smartconnect_0'
Finished Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/design_2_smartconnect_0_0/design_2_smartconnect_0_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/smartconnect_0'
Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_smartconnect_0_1/design_2_smartconnect_0_1/design_2_smartconnect_0_1_in_context.xdc] for cell 'nolabel_line46/design_2_i/smartconnect_1'
Finished Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_smartconnect_0_1/design_2_smartconnect_0_1/design_2_smartconnect_0_1_in_context.xdc] for cell 'nolabel_line46/design_2_i/smartconnect_1'
Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_1/design_2_processing_system7_0_1/design_2_processing_system7_0_1_in_context.xdc] for cell 'nolabel_line46/design_2_i/processing_system7_0'
WARNING: [Vivado 12-584] No ports matched ''. [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_1/design_2_processing_system7_0_1/design_2_processing_system7_0_1_in_context.xdc:2]
Finished Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_1/design_2_processing_system7_0_1/design_2_processing_system7_0_1_in_context.xdc] for cell 'nolabel_line46/design_2_i/processing_system7_0'
Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_ila_0_0/design_2_ila_0_0/design_2_ila_0_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/ila_0'
Finished Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_ila_0_0/design_2_ila_0_0/design_2_ila_0_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/ila_0'
Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_ila_0_1/design_2_ila_0_1/design_2_ila_1_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/ila_1'
Finished Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_ila_0_1/design_2_ila_0_1/design_2_ila_1_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/ila_1'
Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_ila_1_0/design_2_ila_1_0/design_2_ila_1_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/ila_2'
Finished Parsing XDC File [d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.srcs/sources_1/bd/design_2/ip/design_2_ila_1_0/design_2_ila_1_0/design_2_ila_1_0_in_context.xdc] for cell 'nolabel_line46/design_2_i/ila_2'
Parsing XDC File [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1353.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.394 . Memory (MB): peak = 1353.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1353.645 ; gain = 273.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1353.645 ; gain = 273.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for nolabel_line46/design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line46/design_2_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line46/design_2_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line46/design_2_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line46/design_2_i/smartconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line46/design_2_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line46/design_2_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line46/design_2_i/ila_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line46/design_2_i/ila_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1353.645 ; gain = 273.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1353.645 ; gain = 273.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	  10 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 112   
	               10 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 3     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 867   
	   6 Input   32 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 5     
	   6 Input   10 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 12    
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 41    
	   6 Input    1 Bit        Muxes := 13    
	   8 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1501.977 ; gain = 421.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                           | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\pool_layer1/pool_controller /\genblk1[0].br_coupler  | genblk1[0].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\pool_layer1/pool_controller /\genblk1[0].br_coupler  | genblk1[1].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\pool_layer1/pool_controller /\genblk1[0].br_coupler  | genblk1[2].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1501.977 ; gain = 421.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1793.395 ; gain = 712.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                           | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\pool_layer1/pool_controller /\genblk1[0].br_coupler  | genblk1[0].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\pool_layer1/pool_controller /\genblk1[0].br_coupler  | genblk1[1].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\pool_layer1/pool_controller /\genblk1[0].br_coupler  | genblk1[2].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance pool_layer1/pool_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pool_layer1/pool_controller/genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pool_layer1/pool_controller/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1793.395 ; gain = 712.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin smartconnect_0_M01_AXI_ARID_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin smartconnect_0_M01_AXI_ARREGION_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin smartconnect_0_M01_AXI_ARREGION_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin smartconnect_0_M01_AXI_ARREGION_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin smartconnect_0_M01_AXI_ARREGION_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin smartconnect_0_M01_AXI_ARUSER_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin smartconnect_0_M01_AXI_AWID_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin smartconnect_0_M01_AXI_AWREGION_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin smartconnect_0_M01_AXI_AWREGION_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin smartconnect_0_M01_AXI_AWREGION_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin smartconnect_0_M01_AXI_AWREGION_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin smartconnect_0_M01_AXI_AWUSER_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin smartconnect_0_M01_AXI_WUSER_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46/design_2_i:M01_AXI_0_bresp[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46/design_2_i:M01_AXI_0_bresp[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46/design_2_i:M01_AXI_0_rresp[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line46/design_2_i:M01_AXI_0_rresp[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 1793.395 ; gain = 712.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 1793.395 ; gain = 712.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:18 . Memory (MB): peak = 1793.395 ; gain = 712.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:18 . Memory (MB): peak = 1793.395 ; gain = 712.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1793.395 ; gain = 712.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1793.395 ; gain = 712.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_2_axi_dma_0_0            |         1|
|2     |design_2_ila_0_0                |         1|
|3     |design_2_ila_0_1                |         1|
|4     |design_2_ila_1_0                |         1|
|5     |design_2_processing_system7_0_1 |         1|
|6     |design_2_rst_ps7_0_100M_0       |         1|
|7     |design_2_smartconnect_0_0       |         1|
|8     |design_2_smartconnect_0_1       |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_2_axi_dma_0            |     1|
|2     |design_2_ila_0                |     2|
|4     |design_2_ila_1                |     1|
|5     |design_2_processing_system7_0 |     1|
|6     |design_2_rst_ps7_0_100M       |     1|
|7     |design_2_smartconnect_0       |     2|
|9     |CARRY4                        |   192|
|10    |LUT1                          |   128|
|11    |LUT2                          |   427|
|12    |LUT3                          |  3374|
|13    |LUT4                          |   401|
|14    |LUT5                          |   215|
|15    |LUT6                          |  4208|
|16    |MUXF7                         |   416|
|17    |MUXF8                         |   128|
|18    |RAMB36E1                      |     3|
|19    |FDRE                          |  3545|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1793.395 ; gain = 712.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:16 . Memory (MB): peak = 1793.395 ; gain = 577.621
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1793.395 ; gain = 712.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1793.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 739 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1793.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1793.395 ; gain = 712.785
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/CNN/CNN.runs/synth_1/top_simple.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_simple_utilization_synth.rpt -pb top_simple_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  4 17:07:31 2021...
