// Seed: 3086601990
module module_0 (
    id_1,
    id_2
);
  inout tri id_2;
  input wire id_1;
  assign id_2 = id_1 == -1 - -id_1;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_23 = 32'd23,
    parameter id_4  = 32'd67
) (
    input tri0 id_0,
    output wire id_1,
    input wire id_2,
    output wor id_3,
    input supply1 _id_4
    , id_26,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri id_9,
    output tri id_10,
    output uwire id_11,
    output uwire id_12,
    input supply0 id_13,
    output supply1 id_14,
    output wand id_15,
    output supply0 id_16,
    input wand id_17,
    input tri id_18,
    input tri1 id_19,
    output supply1 id_20,
    output tri1 id_21,
    input wire id_22,
    input wire _id_23,
    input supply1 id_24
);
  assign id_14 = -1;
  tri [id_23 : id_4] id_27, id_28, id_29;
  module_0 modCall_1 (
      id_27,
      id_28
  );
  logic id_30, id_31 = -1;
  logic id_32 = -1, id_33;
  always id_26 = id_27;
  assign id_27 = 1'b0;
endmodule
