\hypertarget{union_s_y_s_c_t_r_l___v_r_e_g___type}{}\doxysection{SYSCTRL\+\_\+\+VREG\+\_\+\+Type Union Reference}
\label{union_s_y_s_c_t_r_l___v_r_e_g___type}\index{SYSCTRL\_VREG\_Type@{SYSCTRL\_VREG\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint16\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___v_r_e_g___type_a3a9cbc239e11ee338d78c7ec8674fbac}{\_\_pad0\_\_}}:6\\
\>uint16\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___v_r_e_g___type_a9b4d07da89d5283a58f5cfdf59d3ee69}{RUNSTDBY}}:1\\
\>uint16\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___v_r_e_g___type_ae5612cd2759db20bd5a4ac8305079d96}{\_\_pad1\_\_}}:6\\
\>uint16\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___v_r_e_g___type_a8ffa46a3b5cab0c829d5568304f0e4e3}{FORCELDO}}:1\\
\>uint16\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___v_r_e_g___type_a9ac22a900070d6b7cc337e31ade5ac8b}{\_\_pad2\_\_}}:2\\
\} \mbox{\hyperlink{union_s_y_s_c_t_r_l___v_r_e_g___type_abdd225c92689ecfb66699b26724dd85a}{bit}}\\

\end{tabbing}\item 
uint16\+\_\+t \mbox{\hyperlink{union_s_y_s_c_t_r_l___v_r_e_g___type_ad418121d72e0757428f1f3d4828d50e1}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_s_y_s_c_t_r_l___v_r_e_g___type_a3a9cbc239e11ee338d78c7ec8674fbac}\label{union_s_y_s_c_t_r_l___v_r_e_g___type_a3a9cbc239e11ee338d78c7ec8674fbac}} 
\index{SYSCTRL\_VREG\_Type@{SYSCTRL\_VREG\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!SYSCTRL\_VREG\_Type@{SYSCTRL\_VREG\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint16\+\_\+t SYSCTRL\+\_\+\+VREG\+\_\+\+Type\+::\+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 0.. 5 Reserved ~\newline
 \mbox{\Hypertarget{union_s_y_s_c_t_r_l___v_r_e_g___type_ae5612cd2759db20bd5a4ac8305079d96}\label{union_s_y_s_c_t_r_l___v_r_e_g___type_ae5612cd2759db20bd5a4ac8305079d96}} 
\index{SYSCTRL\_VREG\_Type@{SYSCTRL\_VREG\_Type}!\_\_pad1\_\_@{\_\_pad1\_\_}}
\index{\_\_pad1\_\_@{\_\_pad1\_\_}!SYSCTRL\_VREG\_Type@{SYSCTRL\_VREG\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad1\_\_}{\_\_pad1\_\_}}
{\footnotesize\ttfamily uint16\+\_\+t SYSCTRL\+\_\+\+VREG\+\_\+\+Type\+::\+\_\+\+\_\+pad1\+\_\+\+\_\+}

bit\+: 7..12 Reserved ~\newline
 \mbox{\Hypertarget{union_s_y_s_c_t_r_l___v_r_e_g___type_a9ac22a900070d6b7cc337e31ade5ac8b}\label{union_s_y_s_c_t_r_l___v_r_e_g___type_a9ac22a900070d6b7cc337e31ade5ac8b}} 
\index{SYSCTRL\_VREG\_Type@{SYSCTRL\_VREG\_Type}!\_\_pad2\_\_@{\_\_pad2\_\_}}
\index{\_\_pad2\_\_@{\_\_pad2\_\_}!SYSCTRL\_VREG\_Type@{SYSCTRL\_VREG\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad2\_\_}{\_\_pad2\_\_}}
{\footnotesize\ttfamily uint16\+\_\+t SYSCTRL\+\_\+\+VREG\+\_\+\+Type\+::\+\_\+\+\_\+pad2\+\_\+\+\_\+}

bit\+: 14..15 Reserved ~\newline
 \mbox{\Hypertarget{union_s_y_s_c_t_r_l___v_r_e_g___type_abdd225c92689ecfb66699b26724dd85a}\label{union_s_y_s_c_t_r_l___v_r_e_g___type_abdd225c92689ecfb66699b26724dd85a}} 
\index{SYSCTRL\_VREG\_Type@{SYSCTRL\_VREG\_Type}!bit@{bit}}
\index{bit@{bit}!SYSCTRL\_VREG\_Type@{SYSCTRL\_VREG\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  SYSCTRL\+\_\+\+VREG\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_s_y_s_c_t_r_l___v_r_e_g___type_a8ffa46a3b5cab0c829d5568304f0e4e3}\label{union_s_y_s_c_t_r_l___v_r_e_g___type_a8ffa46a3b5cab0c829d5568304f0e4e3}} 
\index{SYSCTRL\_VREG\_Type@{SYSCTRL\_VREG\_Type}!FORCELDO@{FORCELDO}}
\index{FORCELDO@{FORCELDO}!SYSCTRL\_VREG\_Type@{SYSCTRL\_VREG\_Type}}
\doxysubsubsection{\texorpdfstring{FORCELDO}{FORCELDO}}
{\footnotesize\ttfamily uint16\+\_\+t SYSCTRL\+\_\+\+VREG\+\_\+\+Type\+::\+FORCELDO}

bit\+: 13 Force LDO Voltage Regulator ~\newline
 \mbox{\Hypertarget{union_s_y_s_c_t_r_l___v_r_e_g___type_ad418121d72e0757428f1f3d4828d50e1}\label{union_s_y_s_c_t_r_l___v_r_e_g___type_ad418121d72e0757428f1f3d4828d50e1}} 
\index{SYSCTRL\_VREG\_Type@{SYSCTRL\_VREG\_Type}!reg@{reg}}
\index{reg@{reg}!SYSCTRL\_VREG\_Type@{SYSCTRL\_VREG\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint16\+\_\+t SYSCTRL\+\_\+\+VREG\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 \mbox{\Hypertarget{union_s_y_s_c_t_r_l___v_r_e_g___type_a9b4d07da89d5283a58f5cfdf59d3ee69}\label{union_s_y_s_c_t_r_l___v_r_e_g___type_a9b4d07da89d5283a58f5cfdf59d3ee69}} 
\index{SYSCTRL\_VREG\_Type@{SYSCTRL\_VREG\_Type}!RUNSTDBY@{RUNSTDBY}}
\index{RUNSTDBY@{RUNSTDBY}!SYSCTRL\_VREG\_Type@{SYSCTRL\_VREG\_Type}}
\doxysubsubsection{\texorpdfstring{RUNSTDBY}{RUNSTDBY}}
{\footnotesize\ttfamily uint16\+\_\+t SYSCTRL\+\_\+\+VREG\+\_\+\+Type\+::\+RUNSTDBY}

bit\+: 6 Run during Standby ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2sysctrl_8h}{sysctrl.\+h}}\end{DoxyCompactItemize}
