vendor_name = ModelSim
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc_tb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_wb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_transmitter.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_top.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_tfifo.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_sync_flops.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_rfifo.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_receiver.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_debug_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/timescale.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/raminfr.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_slave_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_pri_enc.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_pri_dec.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_msel.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_master_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_arb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/regfile.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v
source_file = 1, openmips_min_sopc_tb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem_wb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/inst_rom.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/gpio_top.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/gpio_defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/div.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/data_ram.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/inst_rom_.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/rom_ip.qip
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/rom_ip.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ram_ip.qip
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ram_ip.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/inst_rom.data
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/db/altsyncram_bcb1.tdf
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/rom_init.mif
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/db/altsyncram_8go1.tdf
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/db/altsyncram_u9c1.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/db/mult_7dt.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/db/add_sub_pvi.tdf
design_name = openriscv_min_sopc
instance = comp, \uart_out~output , uart_out~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[0]~output , gpio_o[0]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[1]~output , gpio_o[1]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[2]~output , gpio_o[2]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[3]~output , gpio_o[3]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[4]~output , gpio_o[4]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[5]~output , gpio_o[5]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[6]~output , gpio_o[6]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[7]~output , gpio_o[7]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[8]~output , gpio_o[8]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[9]~output , gpio_o[9]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[10]~output , gpio_o[10]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[11]~output , gpio_o[11]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[12]~output , gpio_o[12]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[13]~output , gpio_o[13]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[14]~output , gpio_o[14]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[15]~output , gpio_o[15]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[16]~output , gpio_o[16]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[17]~output , gpio_o[17]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[18]~output , gpio_o[18]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[19]~output , gpio_o[19]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[20]~output , gpio_o[20]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[21]~output , gpio_o[21]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[22]~output , gpio_o[22]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[23]~output , gpio_o[23]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[24]~output , gpio_o[24]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[25]~output , gpio_o[25]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[26]~output , gpio_o[26]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[27]~output , gpio_o[27]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[28]~output , gpio_o[28]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[29]~output , gpio_o[29]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[30]~output , gpio_o[30]~output, openriscv_min_sopc, 1
instance = comp, \gpio_o[31]~output , gpio_o[31]~output, openriscv_min_sopc, 1
instance = comp, \clk~input , clk~input, openriscv_min_sopc, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, openriscv_min_sopc, 1
instance = comp, \rst~input , rst~input, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[18]~3 , openriscv0|dwishbone_bus_if|wishbone_addr_o[18]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|ce~feeder , openriscv0|pc_reg0|ce~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|ce , openriscv0|pc_reg0|ce, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[21]~0 , openriscv0|pc_reg0|pc[21]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|cnt[0]~6 , openriscv0|div0|cnt[0]~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|cnt[1]~11 , openriscv0|div0|cnt[1]~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[31]~2 , openriscv0|div0|divisor[31]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~5 , openriscv0|id_ex0|ex_aluop~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wd~0 , openriscv0|id_ex0|ex_wd~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_cyc_o~0 , openriscv0|iwishbone_bus_if|wishbone_cyc_o~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_state~9 , openriscv0|iwishbone_bus_if|wishbone_state~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_state~10 , openriscv0|iwishbone_bus_if|wishbone_state~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_state~8 , openriscv0|iwishbone_bus_if|wishbone_state~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_state~11 , openriscv0|iwishbone_bus_if|wishbone_state~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_state.00 , openriscv0|iwishbone_bus_if|wishbone_state.00, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Interrupt~3 , openriscv0|mem0|Interrupt~3, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[1]~feeder , wb_conmax_top0|rf|conf4[1]~feeder, openriscv_min_sopc, 1
instance = comp, \rst~inputclkctrl , rst~inputclkctrl, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[0]~64 , clint0|mtime[0]~64, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[0] , clint0|mtime[0], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[1]~66 , clint0|mtime[1]~66, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[1] , clint0|mtime[1], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[2]~68 , clint0|mtime[2]~68, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[2] , clint0|mtime[2], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[3]~70 , clint0|mtime[3]~70, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[3] , clint0|mtime[3], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[4]~72 , clint0|mtime[4]~72, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[4] , clint0|mtime[4], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[5]~74 , clint0|mtime[5]~74, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[5] , clint0|mtime[5], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[6]~76 , clint0|mtime[6]~76, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[6] , clint0|mtime[6], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[7]~78 , clint0|mtime[7]~78, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[7] , clint0|mtime[7], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[8]~80 , clint0|mtime[8]~80, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[8] , clint0|mtime[8], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[9]~82 , clint0|mtime[9]~82, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[9] , clint0|mtime[9], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[10]~84 , clint0|mtime[10]~84, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[10] , clint0|mtime[10], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[11]~86 , clint0|mtime[11]~86, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[11] , clint0|mtime[11], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[12]~88 , clint0|mtime[12]~88, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[12] , clint0|mtime[12], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[13]~90 , clint0|mtime[13]~90, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[13] , clint0|mtime[13], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[14]~92 , clint0|mtime[14]~92, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[14] , clint0|mtime[14], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[15]~94 , clint0|mtime[15]~94, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[15] , clint0|mtime[15], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[16]~96 , clint0|mtime[16]~96, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[16] , clint0|mtime[16], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[17]~98 , clint0|mtime[17]~98, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[17] , clint0|mtime[17], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[18]~100 , clint0|mtime[18]~100, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[18] , clint0|mtime[18], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[19]~102 , clint0|mtime[19]~102, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[19] , clint0|mtime[19], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[20]~104 , clint0|mtime[20]~104, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[20] , clint0|mtime[20], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[21]~106 , clint0|mtime[21]~106, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[21] , clint0|mtime[21], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[22]~108 , clint0|mtime[22]~108, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[22] , clint0|mtime[22], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[23]~110 , clint0|mtime[23]~110, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[23] , clint0|mtime[23], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[24]~112 , clint0|mtime[24]~112, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[24] , clint0|mtime[24], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[25]~114 , clint0|mtime[25]~114, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[25] , clint0|mtime[25], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[26]~116 , clint0|mtime[26]~116, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[26] , clint0|mtime[26], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[27]~118 , clint0|mtime[27]~118, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[27] , clint0|mtime[27], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[28]~120 , clint0|mtime[28]~120, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[28] , clint0|mtime[28], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[29]~122 , clint0|mtime[29]~122, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[29] , clint0|mtime[29], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[30]~124 , clint0|mtime[30]~124, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[30] , clint0|mtime[30], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[31]~126 , clint0|mtime[31]~126, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[31] , clint0|mtime[31], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[32]~128 , clint0|mtime[32]~128, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[32] , clint0|mtime[32], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[33]~130 , clint0|mtime[33]~130, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[33] , clint0|mtime[33], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[34]~132 , clint0|mtime[34]~132, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[34] , clint0|mtime[34], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[35]~134 , clint0|mtime[35]~134, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[35] , clint0|mtime[35], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[36]~136 , clint0|mtime[36]~136, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[36] , clint0|mtime[36], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[37]~138 , clint0|mtime[37]~138, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[37] , clint0|mtime[37], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[38]~140 , clint0|mtime[38]~140, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[38] , clint0|mtime[38], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[39]~142 , clint0|mtime[39]~142, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[39] , clint0|mtime[39], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[40]~144 , clint0|mtime[40]~144, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[40] , clint0|mtime[40], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[41]~146 , clint0|mtime[41]~146, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[41] , clint0|mtime[41], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[42]~148 , clint0|mtime[42]~148, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[42] , clint0|mtime[42], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[43]~150 , clint0|mtime[43]~150, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[43] , clint0|mtime[43], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[44]~152 , clint0|mtime[44]~152, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[44] , clint0|mtime[44], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[45]~154 , clint0|mtime[45]~154, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[45] , clint0|mtime[45], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[46]~156 , clint0|mtime[46]~156, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[46] , clint0|mtime[46], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[47]~158 , clint0|mtime[47]~158, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[47] , clint0|mtime[47], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[48]~160 , clint0|mtime[48]~160, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[48] , clint0|mtime[48], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[49]~162 , clint0|mtime[49]~162, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[49] , clint0|mtime[49], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[50]~164 , clint0|mtime[50]~164, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[50] , clint0|mtime[50], openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~65 , clint0|LessThan0~65, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[51]~166 , clint0|mtime[51]~166, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[51] , clint0|mtime[51], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[52]~168 , clint0|mtime[52]~168, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[52] , clint0|mtime[52], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[53]~170 , clint0|mtime[53]~170, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[53] , clint0|mtime[53], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[54]~172 , clint0|mtime[54]~172, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[54] , clint0|mtime[54], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[55]~174 , clint0|mtime[55]~174, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[55] , clint0|mtime[55], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[56]~176 , clint0|mtime[56]~176, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[56] , clint0|mtime[56], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[57]~178 , clint0|mtime[57]~178, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[57] , clint0|mtime[57], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[58]~180 , clint0|mtime[58]~180, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[58] , clint0|mtime[58], openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~66 , clint0|LessThan0~66, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~68 , clint0|LessThan0~68, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~70 , clint0|LessThan0~70, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~69 , clint0|LessThan0~69, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[59]~182 , clint0|mtime[59]~182, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[59] , clint0|mtime[59], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[60]~184 , clint0|mtime[60]~184, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[60] , clint0|mtime[60], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[61]~186 , clint0|mtime[61]~186, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[61] , clint0|mtime[61], openriscv_min_sopc, 1
instance = comp, \clint0|mtime[62]~188 , clint0|mtime[62]~188, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[62] , clint0|mtime[62], openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~67 , clint0|LessThan0~67, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~71 , clint0|LessThan0~71, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~72 , clint0|LessThan0~72, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~0 , clint0|LessThan0~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[63]~190 , clint0|mtime[63]~190, openriscv_min_sopc, 1
instance = comp, \clint0|mtime[63] , clint0|mtime[63], openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~73 , clint0|LessThan0~73, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_aluop~6 , openriscv0|ex_mem0|mem_aluop~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_aluop[3] , openriscv0|ex_mem0|mem_aluop[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux67~0 , wb_conmax_top0|s5|Mux67~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr~1 , openriscv0|ex_mem0|mem_csr_reg_write_addr~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr~0 , openriscv0|ex_mem0|mem_csr_reg_write_addr~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|stall~4 , openriscv0|ctrl0|stall~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|wd_o~0 , openriscv0|id0|wd_o~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|WideOr7~0 , openriscv0|id0|WideOr7~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~24 , openriscv0|id_ex0|ex_aluop~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~37 , openriscv0|id_ex0|ex_aluop~37, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux66~0 , wb_conmax_top0|s5|Mux66~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_aluop~1 , openriscv0|ex_mem0|mem_aluop~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_aluop[6] , openriscv0|ex_mem0|mem_aluop[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_aluop~2 , openriscv0|ex_mem0|mem_aluop~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_aluop[7] , openriscv0|ex_mem0|mem_aluop[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o~0 , openriscv0|mem0|mem_data_o~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o~1 , openriscv0|mem0|mem_data_o~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|stall[4]~3 , openriscv0|ctrl0|stall[4]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector44~0 , openriscv0|mem0|Selector44~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[28]~9 , openriscv0|mem0|wdata_o[28]~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[16]~61 , openriscv0|mem0|wdata_o[16]~61, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[3]~feeder , wb_conmax_top0|rf|conf3[3]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux65~0 , wb_conmax_top0|s15|Mux65~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[2]~feeder , wb_conmax_top0|rf|conf15[2]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~0 , openriscv0|id_ex0|ex_inst~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~21 , openriscv0|id_ex0|ex_inst~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[6] , openriscv0|id_ex0|ex_inst[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~19 , openriscv0|id_ex0|ex_inst~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[5] , openriscv0|id_ex0|ex_inst[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~20 , openriscv0|id_ex0|ex_inst~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[4] , openriscv0|id_ex0|ex_inst[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~15 , openriscv0|id_ex0|ex_inst~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[0] , openriscv0|id_ex0|ex_inst[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~17 , openriscv0|id_ex0|ex_inst~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[2] , openriscv0|id_ex0|ex_inst[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~16 , openriscv0|id_ex0|ex_inst~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[1] , openriscv0|id_ex0|ex_inst[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~18 , openriscv0|id_ex0|ex_inst~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[3] , openriscv0|id_ex0|ex_inst[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Equal0~0 , openriscv0|ex0|Equal0~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Equal0~1 , openriscv0|ex0|Equal0~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr4~0 , openriscv0|ex0|WideOr4~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr4~1 , openriscv0|ex0|WideOr4~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector44~0 , openriscv0|ex0|Selector44~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Equal1~0 , openriscv0|ex0|Equal1~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Equal2~0 , openriscv0|ex0|Equal2~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[26]~113 , openriscv0|id0|reg2_o[26]~113, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~27 , openriscv0|mem_wb0|wb_wdata~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[26] , openriscv0|mem_wb0|wb_wdata[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wd~0 , openriscv0|ex_mem0|mem_wd~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wd[4] , openriscv0|ex_mem0|mem_wd[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux8~0 , openriscv0|id0|Mux8~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal12~0 , openriscv0|id0|Equal12~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux8~1 , openriscv0|id0|Mux8~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wreg~2 , openriscv0|id_ex0|ex_wreg~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wreg~3 , openriscv0|id_ex0|ex_wreg~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~5 , openriscv0|id0|Selector12~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wreg~7 , openriscv0|id_ex0|ex_wreg~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wreg~4 , openriscv0|id_ex0|ex_wreg~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wreg~5 , openriscv0|id_ex0|ex_wreg~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wreg~6 , openriscv0|id_ex0|ex_wreg~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wreg , openriscv0|id_ex0|ex_wreg, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wreg~0 , openriscv0|ex_mem0|mem_wreg~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wreg , openriscv0|ex_mem0|mem_wreg, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[0] , wb_conmax_top0|rf|conf4[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~8 , openriscv0|id0|Selector12~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~9 , openriscv0|id0|Selector12~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~4 , openriscv0|id0|Selector12~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~2 , openriscv0|id0|Selector12~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~6 , openriscv0|id0|Selector12~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~7 , openriscv0|id0|Selector12~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|WideOr9~0 , openriscv0|id0|WideOr9~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~10 , openriscv0|id0|Selector12~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~11 , openriscv0|id0|Selector12~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~3 , openriscv0|id0|Selector12~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~12 , openriscv0|id0|Selector12~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Decoder3~0 , openriscv0|id0|Decoder3~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[23]~10 , openriscv0|id0|reg1_o[23]~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~28 , openriscv0|if_id0|id_pc~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|stall~6 , openriscv0|ctrl0|stall~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[10]~2 , openriscv0|if_id0|id_inst[10]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[28] , openriscv0|if_id0|id_pc[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_addr_o[4]~12 , openriscv0|id0|reg1_addr_o[4]~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wd~2 , openriscv0|id_ex0|ex_wd~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wd[1] , openriscv0|id_ex0|ex_wd[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wd~4 , openriscv0|ex_mem0|mem_wd~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wd[1] , openriscv0|ex_mem0|mem_wd[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_addr_o[1]~7 , openriscv0|id0|reg1_addr_o[1]~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|WideOr2~1clkctrl , openriscv0|mem0|WideOr2~1clkctrl, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[16]~73 , openriscv0|id0|reg2_o[16]~73, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr14~0 , openriscv0|ex0|WideOr14~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr14~1 , openriscv0|ex0|WideOr14~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr14~1clkctrl , openriscv0|ex0|WideOr14~1clkctrl, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Equal1~1 , openriscv0|ex0|Equal1~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~17 , openriscv0|ex0|Add4|auto_generated|_~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector13~1 , openriscv0|id0|Selector13~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|imm~5 , openriscv0|id0|imm~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|imm[12]~6 , openriscv0|id0|imm[12]~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~5 , openriscv0|id_ex0|ex_inst~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[30] , openriscv0|id_ex0|ex_inst[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr~6 , openriscv0|ex_mem0|mem_csr_reg_write_addr~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr[10] , openriscv0|ex_mem0|mem_csr_reg_write_addr[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|always6~6 , openriscv0|ex0|always6~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_we~0 , openriscv0|ex_mem0|mem_csr_reg_we~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_we , openriscv0|ex_mem0|mem_csr_reg_we, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~10 , openriscv0|id_ex0|ex_inst~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[21] , openriscv0|id_ex0|ex_inst[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr~11 , openriscv0|ex_mem0|mem_csr_reg_write_addr~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr[1] , openriscv0|ex_mem0|mem_csr_reg_write_addr[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~11 , openriscv0|id_ex0|ex_inst~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[20] , openriscv0|id_ex0|ex_inst[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr~12 , openriscv0|ex_mem0|mem_csr_reg_write_addr~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr[0] , openriscv0|ex_mem0|mem_csr_reg_write_addr[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|always6~0 , openriscv0|ex0|always6~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~9 , openriscv0|id_ex0|ex_inst~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[23] , openriscv0|id_ex0|ex_inst[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~12 , openriscv0|id_ex0|ex_inst~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[22] , openriscv0|id_ex0|ex_inst[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr~13 , openriscv0|ex_mem0|mem_csr_reg_write_addr~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr[2] , openriscv0|ex_mem0|mem_csr_reg_write_addr[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr~10 , openriscv0|ex_mem0|mem_csr_reg_write_addr~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr[3] , openriscv0|ex_mem0|mem_csr_reg_write_addr[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|always6~1 , openriscv0|ex0|always6~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~6 , openriscv0|id_ex0|ex_inst~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[27] , openriscv0|id_ex0|ex_inst[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr~7 , openriscv0|ex_mem0|mem_csr_reg_write_addr~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr[7] , openriscv0|ex_mem0|mem_csr_reg_write_addr[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~7 , openriscv0|id_ex0|ex_inst~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[26] , openriscv0|id_ex0|ex_inst[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr~8 , openriscv0|ex_mem0|mem_csr_reg_write_addr~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr[6] , openriscv0|ex_mem0|mem_csr_reg_write_addr[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|always6~3 , openriscv0|ex0|always6~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr~9 , openriscv0|ex_mem0|mem_csr_reg_write_addr~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr[4] , openriscv0|ex_mem0|mem_csr_reg_write_addr[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~4 , openriscv0|id_ex0|ex_inst~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[25] , openriscv0|id_ex0|ex_inst[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr~5 , openriscv0|ex_mem0|mem_csr_reg_write_addr~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr[5] , openriscv0|ex_mem0|mem_csr_reg_write_addr[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|always6~2 , openriscv0|ex0|always6~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|always6~4 , openriscv0|ex0|always6~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~1 , openriscv0|id_ex0|ex_inst~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[28] , openriscv0|id_ex0|ex_inst[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr~2 , openriscv0|ex_mem0|mem_csr_reg_write_addr~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr[8] , openriscv0|ex_mem0|mem_csr_reg_write_addr[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~2 , openriscv0|id_ex0|ex_inst~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[29] , openriscv0|id_ex0|ex_inst[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr~3 , openriscv0|ex_mem0|mem_csr_reg_write_addr~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr[9] , openriscv0|ex_mem0|mem_csr_reg_write_addr[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|always6~5 , openriscv0|ex0|always6~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|always6~7 , openriscv0|ex0|always6~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr~10 , openriscv0|mem_wb0|wb_csr_reg_write_addr~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr[11] , openriscv0|mem_wb0|wb_csr_reg_write_addr[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr~3 , openriscv0|mem_wb0|wb_csr_reg_write_addr~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr[10] , openriscv0|mem_wb0|wb_csr_reg_write_addr[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|always6~14 , openriscv0|ex0|always6~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_we~0 , openriscv0|mem_wb0|wb_csr_reg_we~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_we , openriscv0|mem_wb0|wb_csr_reg_we, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr~7 , openriscv0|mem_wb0|wb_csr_reg_write_addr~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr[9] , openriscv0|mem_wb0|wb_csr_reg_write_addr[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr~6 , openriscv0|mem_wb0|wb_csr_reg_write_addr~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr[8] , openriscv0|mem_wb0|wb_csr_reg_write_addr[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|always6~13 , openriscv0|ex0|always6~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr~9 , openriscv0|mem_wb0|wb_csr_reg_write_addr~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr[1] , openriscv0|mem_wb0|wb_csr_reg_write_addr[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr~11 , openriscv0|mem_wb0|wb_csr_reg_write_addr~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr[0] , openriscv0|mem_wb0|wb_csr_reg_write_addr[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|always6~8 , openriscv0|ex0|always6~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr~8 , openriscv0|mem_wb0|wb_csr_reg_write_addr~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr[7] , openriscv0|mem_wb0|wb_csr_reg_write_addr[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr~12 , openriscv0|mem_wb0|wb_csr_reg_write_addr~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr[6] , openriscv0|mem_wb0|wb_csr_reg_write_addr[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|always6~11 , openriscv0|ex0|always6~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr~2 , openriscv0|mem_wb0|wb_csr_reg_write_addr~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr[4] , openriscv0|mem_wb0|wb_csr_reg_write_addr[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr~5 , openriscv0|mem_wb0|wb_csr_reg_write_addr~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr[5] , openriscv0|mem_wb0|wb_csr_reg_write_addr[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|always6~10 , openriscv0|ex0|always6~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr~13 , openriscv0|mem_wb0|wb_csr_reg_write_addr~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr[2] , openriscv0|mem_wb0|wb_csr_reg_write_addr[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr~4 , openriscv0|mem_wb0|wb_csr_reg_write_addr~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_write_addr[3] , openriscv0|mem_wb0|wb_csr_reg_write_addr[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|always6~9 , openriscv0|ex0|always6~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|always6~12 , openriscv0|ex0|always6~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|always6~15 , openriscv0|ex0|always6~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector228~4 , openriscv0|ex0|Selector228~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector228~5 , openriscv0|ex0|Selector228~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_read_addr_o[0] , openriscv0|ex0|csr_reg_read_addr_o[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_read_addr_o[1] , openriscv0|ex0|csr_reg_read_addr_o[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_read_addr_o[9] , openriscv0|ex0|csr_reg_read_addr_o[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_read_addr_o[6] , openriscv0|ex0|csr_reg_read_addr_o[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_read_addr_o[2] , openriscv0|ex0|csr_reg_read_addr_o[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_read_addr_o[11] , openriscv0|ex0|csr_reg_read_addr_o[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_read_addr_o[7] , openriscv0|ex0|csr_reg_read_addr_o[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal24~0 , openriscv0|csr0|Equal24~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_read_addr_o[4] , openriscv0|ex0|csr_reg_read_addr_o[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_read_addr_o[10] , openriscv0|ex0|csr_reg_read_addr_o[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_read_addr_o[5] , openriscv0|ex0|csr_reg_read_addr_o[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_read_addr_o[3] , openriscv0|ex0|csr_reg_read_addr_o[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal27~0 , openriscv0|csr0|Equal27~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_read_addr_o[8] , openriscv0|ex0|csr_reg_read_addr_o[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal24~1 , openriscv0|csr0|Equal24~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal26~0 , openriscv0|csr0|Equal26~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal37~2 , openriscv0|csr0|Equal37~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal38~0 , openriscv0|csr0|Equal38~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal27~1 , openriscv0|csr0|Equal27~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal27~2 , openriscv0|csr0|Equal27~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal30~0 , openriscv0|csr0|Equal30~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal36~1 , openriscv0|csr0|Equal36~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal36~0 , openriscv0|csr0|Equal36~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|WideNor1~6 , openriscv0|csr0|WideNor1~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal25~0 , openriscv0|csr0|Equal25~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal39~3 , openriscv0|csr0|Equal39~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal39~2 , openriscv0|csr0|Equal39~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal33~0 , openriscv0|csr0|Equal33~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal37~3 , openriscv0|csr0|Equal37~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|WideNor1~4 , openriscv0|csr0|WideNor1~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|WideNor1~5 , openriscv0|csr0|WideNor1~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal40~0 , openriscv0|csr0|Equal40~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal40~1 , openriscv0|csr0|Equal40~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal40~2 , openriscv0|csr0|Equal40~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|WideNor1~3 , openriscv0|csr0|WideNor1~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal24~2 , openriscv0|csr0|Equal24~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|WideNor1~2 , openriscv0|csr0|WideNor1~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|WideNor1 , openriscv0|csr0|WideNor1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|WideNor1~clkctrl , openriscv0|csr0|WideNor1~clkctrl, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~22 , openriscv0|csr0|mtvec~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[16]~feeder , openriscv0|csr0|marchid[16]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal4~0 , openriscv0|csr0|Equal4~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle~33 , openriscv0|csr0|mcycle~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid~1 , openriscv0|csr0|mhartid~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[3]~0 , openriscv0|csr0|mvendorid[3]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[7]~0 , openriscv0|csr0|marchid[7]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[16] , openriscv0|csr0|marchid[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal42~0 , openriscv0|csr0|Equal42~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[3]~0 , openriscv0|csr0|mimpid[3]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[16] , openriscv0|csr0|mimpid[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal41~0 , openriscv0|csr0|Equal41~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector23~11 , openriscv0|csr0|Selector23~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal29~0 , openriscv0|csr0|Equal29~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal4~1 , openriscv0|csr0|Equal4~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle~32 , openriscv0|csr0|mcycle~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|always1~0 , openriscv0|mem0|always1~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|always5~2 , openriscv0|mem0|always5~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[17]~1 , openriscv0|csr0|mie[17]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[16] , openriscv0|csr0|mie[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal31~0 , openriscv0|csr0|Equal31~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip~0 , openriscv0|csr0|mip~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[1]~0 , openriscv0|csr0|mscratch[1]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[16] , openriscv0|csr0|mscratch[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[0]~1 , openriscv0|csr0|mtvec[0]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[16] , openriscv0|csr0|mtvec[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector23~3 , openriscv0|csr0|Selector23~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector23~4 , openriscv0|csr0|Selector23~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~16 , openriscv0|id_ex0|ex_current_inst_address~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[16] , openriscv0|id_ex0|ex_current_inst_address[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~17 , openriscv0|ex_mem0|mem_current_inst_address~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[16] , openriscv0|ex_mem0|mem_current_inst_address[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel~10 , openriscv0|id_ex0|ex_alusel~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel~11 , openriscv0|id_ex0|ex_alusel~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel~12 , openriscv0|id_ex0|ex_alusel~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel~13 , openriscv0|id_ex0|ex_alusel~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|wd_o~1 , openriscv0|id0|wd_o~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel~14 , openriscv0|id_ex0|ex_alusel~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel~15 , openriscv0|id_ex0|ex_alusel~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel[1] , openriscv0|id_ex0|ex_alusel[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel~3 , openriscv0|id_ex0|ex_alusel~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel~4 , openriscv0|id_ex0|ex_alusel~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|always0~1 , openriscv0|id0|always0~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel~5 , openriscv0|id_ex0|ex_alusel~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel~6 , openriscv0|id_ex0|ex_alusel~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel~7 , openriscv0|id_ex0|ex_alusel~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel~8 , openriscv0|id_ex0|ex_alusel~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel~2 , openriscv0|id_ex0|ex_alusel~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|wd_o~2 , openriscv0|id0|wd_o~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~9 , openriscv0|id_ex0|ex_aluop~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel~9 , openriscv0|id_ex0|ex_alusel~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel[0] , openriscv0|id_ex0|ex_alusel[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~16 , openriscv0|id0|Selector12~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector9~1 , openriscv0|id0|Selector9~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|always0~0 , openriscv0|id0|always0~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~23 , openriscv0|id0|Selector12~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector9~2 , openriscv0|id0|Selector9~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector9~3 , openriscv0|id0|Selector9~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector9~4 , openriscv0|id0|Selector9~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel~0 , openriscv0|id_ex0|ex_alusel~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel~1 , openriscv0|id_ex0|ex_alusel~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_alusel[2] , openriscv0|id_ex0|ex_alusel[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~2 , openriscv0|ex0|Mux14~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~1 , openriscv0|id_ex0|ex_reg1~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[0] , openriscv0|id_ex0|ex_reg1[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr16~0 , openriscv0|ex0|WideOr16~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|opdata1_mult~1 , openriscv0|ex0|opdata1_mult~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|opdata1_mult~0 , openriscv0|ex0|opdata1_mult~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Equal5~1 , openriscv0|ex0|Equal5~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|opdata1_mult~2 , openriscv0|ex0|opdata1_mult~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|opdata1_mult~3 , openriscv0|ex0|opdata1_mult~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~0 , openriscv0|ex0|Add3~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|opdata1_mult~4 , openriscv0|ex0|opdata1_mult~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~1 , openriscv0|ex0|Add3~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|imm[0]~3 , openriscv0|id0|imm[0]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|imm[0]~1 , openriscv0|id0|imm[0]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|imm[0]~2 , openriscv0|id0|imm[0]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|imm[0]~4 , openriscv0|id0|imm[0]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[1]~0 , openriscv0|id0|reg2_o[1]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_addr_o[3]~10 , openriscv0|id0|reg1_addr_o[3]~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[13]~95 , openriscv0|mem0|wdata_o[13]~95, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[12]~56 , openriscv0|id0|reg2_o[12]~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[12]~57 , openriscv0|id0|reg2_o[12]~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~0 , openriscv0|ex0|Add1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux54~0 , wb_conmax_top0|s5|Mux54~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[14]~65 , openriscv0|id0|reg2_o[14]~65, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr9~3 , openriscv0|ex0|WideOr9~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector191~0 , openriscv0|ex0|Selector191~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~19 , openriscv0|ex0|Add4|auto_generated|_~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|WideOr1~0 , openriscv0|csr0|WideOr1~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|curr_mode[0]~1 , openriscv0|csr0|curr_mode[0]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~23 , openriscv0|csr0|mcause~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle~34 , openriscv0|csr0|mcycle~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~1 , openriscv0|csr0|mtval~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[25]~41 , openriscv0|csr0|mcause[25]~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[14] , openriscv0|csr0|mcause[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~14 , openriscv0|id_ex0|ex_current_inst_address~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[14] , openriscv0|id_ex0|ex_current_inst_address[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~15 , openriscv0|ex_mem0|mem_current_inst_address~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[14] , openriscv0|ex_mem0|mem_current_inst_address[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal22~0 , openriscv0|csr0|Equal22~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~18 , openriscv0|csr0|mtval~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[6]~2 , openriscv0|csr0|mtval[6]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[6]~3 , openriscv0|csr0|mtval[6]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[14] , openriscv0|csr0|mtval[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector25~11 , openriscv0|csr0|Selector25~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[14] , openriscv0|csr0|mscratch[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector25~9 , openriscv0|csr0|Selector25~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal36~2 , openriscv0|csr0|Equal36~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[0]~35 , openriscv0|csr0|mcycleh[0]~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[0] , openriscv0|csr0|mimpid[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~8 , openriscv0|csr0|mtvec~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[0] , openriscv0|csr0|marchid[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector7~11 , openriscv0|csr0|Selector7~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal4~3 , openriscv0|csr0|Equal4~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh~32 , openriscv0|csr0|mcycleh~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh~33 , openriscv0|csr0|mcycleh~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh~34 , openriscv0|csr0|mcycleh~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[10]~0 , openriscv0|csr0|minstreth[10]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[0] , openriscv0|csr0|minstreth[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector7~8 , openriscv0|csr0|Selector7~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[27]~0 , openriscv0|csr0|minstret[27]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[0] , openriscv0|csr0|minstret[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector7~6 , openriscv0|csr0|Selector7~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal43~0 , openriscv0|csr0|Equal43~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[3]~1 , openriscv0|csr0|frm[3]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[3]~2 , openriscv0|csr0|frm[3]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[3]~0 , openriscv0|csr0|frm[3]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[3]~3 , openriscv0|csr0|frm[3]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[0] , openriscv0|csr0|frm[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[0]~feeder , openriscv0|csr0|mhartid[0]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid~0 , openriscv0|csr0|mhartid~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[4]~2 , openriscv0|csr0|mhartid[4]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[0] , openriscv0|csr0|mhartid[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector7~7 , openriscv0|csr0|Selector7~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[3]~0 , openriscv0|csr0|fcsr[3]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[3]~1 , openriscv0|csr0|fcsr[3]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[0] , openriscv0|csr0|fcsr[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[0]~35 , openriscv0|csr0|mcycle[0]~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle~43 , openriscv0|csr0|mcycle~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[1]~37 , openriscv0|csr0|mcycle[1]~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[1] , openriscv0|csr0|frm[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[1] , openriscv0|csr0|fcsr[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector38~9 , openriscv0|csr0|Selector38~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~9 , openriscv0|csr0|mtvec~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[1] , openriscv0|csr0|minstreth[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector38~6 , openriscv0|csr0|Selector38~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[1] , openriscv0|csr0|mhartid[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector38~7 , openriscv0|csr0|Selector38~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[1] , openriscv0|csr0|minstret[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector38~8 , openriscv0|csr0|Selector38~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector38~10 , openriscv0|csr0|Selector38~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal32~0 , openriscv0|csr0|Equal32~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal35~0 , openriscv0|csr0|Equal35~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[1]~1 , openriscv0|csr0|mip[1]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[1] , openriscv0|csr0|mip[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wd~4 , openriscv0|mem_wb0|wb_wd~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wd[4] , openriscv0|mem_wb0|wb_wd[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_addr_o[4]~5 , openriscv0|id0|reg1_addr_o[4]~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wreg~0 , openriscv0|mem_wb0|wb_wreg~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wreg , openriscv0|mem_wb0|wb_wreg, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|always1~4 , openriscv0|regfile1|always1~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wd~0 , openriscv0|mem_wb0|wb_wd~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wd[2] , openriscv0|mem_wb0|wb_wd[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[15]~64 , openriscv0|id0|reg2_o[15]~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[13]~37 , openriscv0|mem0|wdata_o[13]~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[9]~39 , openriscv0|mem0|wdata_o[9]~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[15]~56 , openriscv0|mem0|wdata_o[15]~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o~0 , openriscv0|ex0|wdata_o~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~21 , openriscv0|ex0|Mux14~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[23]~11 , openriscv0|id0|reg1_o[23]~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_addr_o[0]~9 , openriscv0|id0|reg1_addr_o[0]~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector39~0 , openriscv0|id0|Selector39~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wd~3 , openriscv0|id_ex0|ex_wd~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wd~4 , openriscv0|id_ex0|ex_wd~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wd~5 , openriscv0|id_ex0|ex_wd~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wd~6 , openriscv0|id_ex0|ex_wd~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wd[0] , openriscv0|id_ex0|ex_wd[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wd~1 , openriscv0|ex_mem0|mem_wd~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wd[0] , openriscv0|ex_mem0|mem_wd[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wd~1 , openriscv0|mem_wb0|wb_wd~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wd[0] , openriscv0|mem_wb0|wb_wd[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|always1~6 , openriscv0|regfile1|always1~6, openriscv_min_sopc, 1
instance = comp, \clint0|msip~13 , clint0|msip~13, openriscv_min_sopc, 1
instance = comp, \clint0|msip[10]~feeder , clint0|msip[10]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~21 , openriscv0|iwishbone_bus_if|wishbone_addr_o~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[14] , openriscv0|iwishbone_bus_if|wishbone_addr_o[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[13]~55 , openriscv0|id0|reg2_o[13]~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr16~1 , openriscv0|ex0|WideOr16~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr16~2 , openriscv0|ex0|WideOr16~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wd~3 , openriscv0|mem_wb0|wb_wd~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wd[1] , openriscv0|mem_wb0|wb_wd[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[24]~8 , openriscv0|id0|reg2_o[24]~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[24]~9 , openriscv0|id0|reg2_o[24]~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[24]~10 , openriscv0|id0|reg2_o[24]~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[24]~11 , openriscv0|id0|reg2_o[24]~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[24]~12 , openriscv0|id0|reg2_o[24]~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~2 , openriscv0|ex0|Add4|auto_generated|_~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[30]~128 , openriscv0|id0|reg2_o[30]~128, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~6 , openriscv0|ex0|Mux29~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~5 , openriscv0|ex0|Mux29~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata2_o~4 , openriscv0|ex0|div_opdata2_o~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata2_o~5 , openriscv0|ex0|div_opdata2_o~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr8~0 , openriscv0|ex0|WideOr8~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector143~0 , openriscv0|ex0|Selector143~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~31 , openriscv0|mem_wb0|wb_wdata~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[30] , openriscv0|mem_wb0|wb_wdata[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2997 , openriscv0|regfile1|regs~2997, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3030 , openriscv0|regfile1|regs~3030, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1022 , openriscv0|regfile1|regs~1022, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~766feeder , openriscv0|regfile1|regs~766feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2995 , openriscv0|regfile1|regs~2995, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3028 , openriscv0|regfile1|regs~3028, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~766 , openriscv0|regfile1|regs~766, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~894feeder , openriscv0|regfile1|regs~894feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2994 , openriscv0|regfile1|regs~2994, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3027 , openriscv0|regfile1|regs~3027, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~894 , openriscv0|regfile1|regs~894, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2996 , openriscv0|regfile1|regs~2996, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3029 , openriscv0|regfile1|regs~3029, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~638 , openriscv0|regfile1|regs~638, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2407 , openriscv0|regfile1|regs~2407, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2408 , openriscv0|regfile1|regs~2408, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2989 , openriscv0|regfile1|regs~2989, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3022 , openriscv0|regfile1|regs~3022, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~958 , openriscv0|regfile1|regs~958, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2987 , openriscv0|regfile1|regs~2987, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3020 , openriscv0|regfile1|regs~3020, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~702 , openriscv0|regfile1|regs~702, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2988 , openriscv0|regfile1|regs~2988, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3021 , openriscv0|regfile1|regs~3021, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~574 , openriscv0|regfile1|regs~574, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2986 , openriscv0|regfile1|regs~2986, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3019 , openriscv0|regfile1|regs~3019, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~830 , openriscv0|regfile1|regs~830, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2400 , openriscv0|regfile1|regs~2400, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2401 , openriscv0|regfile1|regs~2401, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2985 , openriscv0|regfile1|regs~2985, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3018 , openriscv0|regfile1|regs~3018, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~990 , openriscv0|regfile1|regs~990, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2983 , openriscv0|regfile1|regs~2983, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3016 , openriscv0|regfile1|regs~3016, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~862 , openriscv0|regfile1|regs~862, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2984 , openriscv0|regfile1|regs~2984, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3017 , openriscv0|regfile1|regs~3017, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~606 , openriscv0|regfile1|regs~606, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2982 , openriscv0|regfile1|regs~2982, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3015 , openriscv0|regfile1|regs~3015, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~734 , openriscv0|regfile1|regs~734, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2402 , openriscv0|regfile1|regs~2402, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2403 , openriscv0|regfile1|regs~2403, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~542feeder , openriscv0|regfile1|regs~542feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2992 , openriscv0|regfile1|regs~2992, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3025 , openriscv0|regfile1|regs~3025, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~542 , openriscv0|regfile1|regs~542, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2990 , openriscv0|regfile1|regs~2990, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3023 , openriscv0|regfile1|regs~3023, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~670 , openriscv0|regfile1|regs~670, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2404 , openriscv0|regfile1|regs~2404, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2991 , openriscv0|regfile1|regs~2991, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3024 , openriscv0|regfile1|regs~3024, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~798 , openriscv0|regfile1|regs~798, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~926feeder , openriscv0|regfile1|regs~926feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2993 , openriscv0|regfile1|regs~2993, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3026 , openriscv0|regfile1|regs~3026, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~926 , openriscv0|regfile1|regs~926, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2405 , openriscv0|regfile1|regs~2405, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2406 , openriscv0|regfile1|regs~2406, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2409 , openriscv0|regfile1|regs~2409, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2998 , openriscv0|regfile1|regs~2998, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3012 , openriscv0|regfile1|regs~3012, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~478 , openriscv0|regfile1|regs~478, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3014 , openriscv0|regfile1|regs~3014, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~510 , openriscv0|regfile1|regs~510, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3013 , openriscv0|regfile1|regs~3013, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~414 , openriscv0|regfile1|regs~414, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~446feeder , openriscv0|regfile1|regs~446feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3011 , openriscv0|regfile1|regs~3011, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~446 , openriscv0|regfile1|regs~446, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2417 , openriscv0|regfile1|regs~2417, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2418 , openriscv0|regfile1|regs~2418, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3005 , openriscv0|regfile1|regs~3005, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~158 , openriscv0|regfile1|regs~158, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3003 , openriscv0|regfile1|regs~3003, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~190 , openriscv0|regfile1|regs~190, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2410 , openriscv0|regfile1|regs~2410, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3004 , openriscv0|regfile1|regs~3004, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~222 , openriscv0|regfile1|regs~222, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~254feeder , openriscv0|regfile1|regs~254feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3006 , openriscv0|regfile1|regs~3006, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~254 , openriscv0|regfile1|regs~254, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2411 , openriscv0|regfile1|regs~2411, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~62feeder , openriscv0|regfile1|regs~62feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3008 , openriscv0|regfile1|regs~3008, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~62 , openriscv0|regfile1|regs~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~30feeder , openriscv0|regfile1|regs~30feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3009 , openriscv0|regfile1|regs~3009, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~30 , openriscv0|regfile1|regs~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3007 , openriscv0|regfile1|regs~3007, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~94 , openriscv0|regfile1|regs~94, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2414 , openriscv0|regfile1|regs~2414, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~126feeder , openriscv0|regfile1|regs~126feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3010 , openriscv0|regfile1|regs~3010, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~126 , openriscv0|regfile1|regs~126, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2415 , openriscv0|regfile1|regs~2415, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~318feeder , openriscv0|regfile1|regs~318feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3000 , openriscv0|regfile1|regs~3000, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~318 , openriscv0|regfile1|regs~318, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~382feeder , openriscv0|regfile1|regs~382feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3002 , openriscv0|regfile1|regs~3002, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~382 , openriscv0|regfile1|regs~382, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2999 , openriscv0|regfile1|regs~2999, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~350 , openriscv0|regfile1|regs~350, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3001 , openriscv0|regfile1|regs~3001, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~286 , openriscv0|regfile1|regs~286, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2412 , openriscv0|regfile1|regs~2412, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2413 , openriscv0|regfile1|regs~2413, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2416 , openriscv0|regfile1|regs~2416, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2419 , openriscv0|regfile1|regs~2419, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2420 , openriscv0|regfile1|regs~2420, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[30]~129 , openriscv0|id0|reg2_o[30]~129, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[30]~130 , openriscv0|id0|reg2_o[30]~130, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[30]~131 , openriscv0|id0|reg2_o[30]~131, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[30] , openriscv0|id0|reg2_o[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~6 , openriscv0|id_ex0|ex_reg2~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[30] , openriscv0|id_ex0|ex_reg2[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector144~0 , openriscv0|ex0|Selector144~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[29]~120 , openriscv0|id0|reg2_o[29]~120, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~4 , openriscv0|ex0|Add4|auto_generated|_~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~29 , openriscv0|id_ex0|ex_current_inst_address~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[29] , openriscv0|id_ex0|ex_current_inst_address[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~30 , openriscv0|ex_mem0|mem_current_inst_address~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[29] , openriscv0|ex_mem0|mem_current_inst_address[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~28 , openriscv0|id_ex0|ex_current_inst_address~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[28] , openriscv0|id_ex0|ex_current_inst_address[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~29 , openriscv0|ex_mem0|mem_current_inst_address~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[28] , openriscv0|ex_mem0|mem_current_inst_address[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal40~3 , openriscv0|csr0|Equal40~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[26]~feeder , openriscv0|csr0|fflags[26]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[3]~0 , openriscv0|csr0|fflags[3]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[26] , openriscv0|csr0|fflags[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[3]~1 , openriscv0|csr0|mvendorid[3]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[26] , openriscv0|csr0|mvendorid[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector13~12 , openriscv0|csr0|Selector13~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[26] , openriscv0|csr0|mimpid[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~13 , openriscv0|csr0|mtvec~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[26]~feeder , openriscv0|csr0|marchid[26]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[26] , openriscv0|csr0|marchid[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector13~11 , openriscv0|csr0|Selector13~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal27~3 , openriscv0|csr0|Equal27~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[31]~2 , openriscv0|csr0|mstatus[31]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal4~2 , openriscv0|csr0|Equal4~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[31]~3 , openriscv0|csr0|mstatus[31]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[31]~11 , openriscv0|csr0|mstatus[31]~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[26] , openriscv0|csr0|mstatus[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~26 , openriscv0|if_id0|id_pc~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[26] , openriscv0|if_id0|id_pc[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~26 , openriscv0|id_ex0|ex_current_inst_address~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[26] , openriscv0|id_ex0|ex_current_inst_address[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~27 , openriscv0|ex_mem0|mem_current_inst_address~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[26] , openriscv0|ex_mem0|mem_current_inst_address[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|always5~8 , openriscv0|mem0|always5~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~0 , openriscv0|mem_wb0|wb_csr_reg_data~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[3] , openriscv0|mem_wb0|wb_csr_reg_data[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie~3 , openriscv0|csr0|mie~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[3] , openriscv0|csr0|mie[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|always5~3 , openriscv0|mem0|always5~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|csr_mie_o[3]~2 , openriscv0|mem0|csr_mie_o[3]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[18]~81 , openriscv0|id0|reg2_o[18]~81, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~11 , openriscv0|ex0|Mux14~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[11]~feeder , openriscv0|csr0|mtvec[11]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[11] , openriscv0|csr0|mtvec[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~11 , openriscv0|id_ex0|ex_current_inst_address~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[11] , openriscv0|id_ex0|ex_current_inst_address[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~12 , openriscv0|ex_mem0|mem_current_inst_address~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[11] , openriscv0|ex_mem0|mem_current_inst_address[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|m0_ack_o , wb_conmax_top0|s4|m0_ack_o, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[27]~112 , openriscv0|id0|reg2_o[27]~112, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~26 , openriscv0|mem_wb0|wb_wdata~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[27] , openriscv0|mem_wb0|wb_wdata[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~891feeder , openriscv0|regfile1|regs~891feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~891 , openriscv0|regfile1|regs~891, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1019 , openriscv0|regfile1|regs~1019, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~763feeder , openriscv0|regfile1|regs~763feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~763 , openriscv0|regfile1|regs~763, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~635 , openriscv0|regfile1|regs~635, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2264 , openriscv0|regfile1|regs~2264, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2265 , openriscv0|regfile1|regs~2265, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~731feeder , openriscv0|regfile1|regs~731feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~731 , openriscv0|regfile1|regs~731, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~603 , openriscv0|regfile1|regs~603, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~859feeder , openriscv0|regfile1|regs~859feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~859 , openriscv0|regfile1|regs~859, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2257 , openriscv0|regfile1|regs~2257, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~987feeder , openriscv0|regfile1|regs~987feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~987 , openriscv0|regfile1|regs~987, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2258 , openriscv0|regfile1|regs~2258, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~955 , openriscv0|regfile1|regs~955, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~571 , openriscv0|regfile1|regs~571, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~699 , openriscv0|regfile1|regs~699, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2259 , openriscv0|regfile1|regs~2259, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~827 , openriscv0|regfile1|regs~827, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2260 , openriscv0|regfile1|regs~2260, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~923 , openriscv0|regfile1|regs~923, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~795 , openriscv0|regfile1|regs~795, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~539feeder , openriscv0|regfile1|regs~539feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~539 , openriscv0|regfile1|regs~539, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2261 , openriscv0|regfile1|regs~2261, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~667feeder , openriscv0|regfile1|regs~667feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~667 , openriscv0|regfile1|regs~667, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2262 , openriscv0|regfile1|regs~2262, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2263 , openriscv0|regfile1|regs~2263, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2266 , openriscv0|regfile1|regs~2266, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~443 , openriscv0|regfile1|regs~443, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~507 , openriscv0|regfile1|regs~507, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~411feeder , openriscv0|regfile1|regs~411feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~411 , openriscv0|regfile1|regs~411, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~475feeder , openriscv0|regfile1|regs~475feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~475 , openriscv0|regfile1|regs~475, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2274 , openriscv0|regfile1|regs~2274, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2275 , openriscv0|regfile1|regs~2275, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~347 , openriscv0|regfile1|regs~347, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~315feeder , openriscv0|regfile1|regs~315feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~315 , openriscv0|regfile1|regs~315, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~283 , openriscv0|regfile1|regs~283, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2267 , openriscv0|regfile1|regs~2267, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~379feeder , openriscv0|regfile1|regs~379feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~379 , openriscv0|regfile1|regs~379, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2268 , openriscv0|regfile1|regs~2268, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~251feeder , openriscv0|regfile1|regs~251feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~251 , openriscv0|regfile1|regs~251, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~155feeder , openriscv0|regfile1|regs~155feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~155 , openriscv0|regfile1|regs~155, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~219 , openriscv0|regfile1|regs~219, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2269 , openriscv0|regfile1|regs~2269, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~187feeder , openriscv0|regfile1|regs~187feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~187 , openriscv0|regfile1|regs~187, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2270 , openriscv0|regfile1|regs~2270, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~123feeder , openriscv0|regfile1|regs~123feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~123 , openriscv0|regfile1|regs~123, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~91feeder , openriscv0|regfile1|regs~91feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~91 , openriscv0|regfile1|regs~91, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~59 , openriscv0|regfile1|regs~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~27feeder , openriscv0|regfile1|regs~27feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~27 , openriscv0|regfile1|regs~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2271 , openriscv0|regfile1|regs~2271, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2272 , openriscv0|regfile1|regs~2272, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2273 , openriscv0|regfile1|regs~2273, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2276 , openriscv0|regfile1|regs~2276, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2277 , openriscv0|regfile1|regs~2277, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[27]~117 , openriscv0|id0|reg2_o[27]~117, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[27]~118 , openriscv0|id0|reg2_o[27]~118, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[27]~119 , openriscv0|id0|reg2_o[27]~119, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[27] , openriscv0|id0|reg2_o[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~29 , openriscv0|id_ex0|ex_reg2~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[27] , openriscv0|id_ex0|ex_reg2[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~6 , openriscv0|ex0|Add4|auto_generated|_~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~3 , openriscv0|dwishbone_bus_if|rd_buf~3, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[2]~feeder , wb_conmax_top0|rf|conf3[2]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[2] , wb_conmax_top0|rf|conf3[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s2_cyc_o_next~0 , wb_conmax_top0|m1|s2_cyc_o_next~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s3_cyc_o_next~0 , wb_conmax_top0|m1|s3_cyc_o_next~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s3_cyc_o , wb_conmax_top0|m1|s3_cyc_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_enc|pd1|pri_out[1]~0 , wb_conmax_top0|s3|msel|pri_enc|pd1|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[0]~feeder , wb_conmax_top0|rf|conf3[0]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[0] , wb_conmax_top0|rf|conf3[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|WideOr6~1 , openriscv0|mem0|WideOr6~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector1~0 , openriscv0|dwishbone_bus_if|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~6 , wb_conmax_top0|m0|Mux32~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[18]~1 , openriscv0|dwishbone_bus_if|wishbone_addr_o[18]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector1~1 , openriscv0|dwishbone_bus_if|Selector1~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_cyc_o , openriscv0|dwishbone_bus_if|wishbone_cyc_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s2_cyc_o_next~0 , wb_conmax_top0|m0|s2_cyc_o_next~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s3_cyc_o_next~0 , wb_conmax_top0|m0|s3_cyc_o_next~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s3_cyc_o , wb_conmax_top0|m0|s3_cyc_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[1]~feeder , wb_conmax_top0|rf|conf3[1]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[1] , wb_conmax_top0|rf|conf3[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_enc|pd0|pri_out[1]~0 , wb_conmax_top0|s3|msel|pri_enc|pd0|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_enc|pd0|pri_out[2]~1 , wb_conmax_top0|s3|msel|pri_enc|pd0|pri_out[2]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_enc|pd1|pri_out[2]~1 , wb_conmax_top0|s3|msel|pri_enc|pd1|pri_out[2]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_enc|pri_out[0]~1 , wb_conmax_top0|s3|msel|pri_enc|pri_out[0]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|req_p3[0] , wb_conmax_top0|s3|msel|req_p3[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|req_p3[1] , wb_conmax_top0|s3|msel|req_p3[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_enc|pri_out[0]~2 , wb_conmax_top0|s3|msel|pri_enc|pri_out[0]~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|m0_cyc_r , wb_conmax_top0|s3|m0_cyc_r, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|m1_cyc_r , wb_conmax_top0|s3|m1_cyc_r, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux69~0 , wb_conmax_top0|s3|Mux69~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux69~1 , wb_conmax_top0|s3|Mux69~1, openriscv_min_sopc, 1
instance = comp, \plic0|wb_acc~0 , plic0|wb_acc~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|next , wb_conmax_top0|s3|next, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_out~0 , wb_conmax_top0|s3|msel|pri_out~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_out[0] , wb_conmax_top0|s3|msel|pri_out[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|req_p0[0] , wb_conmax_top0|s3|msel|req_p0[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb0|Selector0~0 , wb_conmax_top0|s3|msel|arb0|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb0|state.grant0 , wb_conmax_top0|s3|msel|arb0|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_enc|pri_out[1]~0 , wb_conmax_top0|s3|msel|pri_enc|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_out[1] , wb_conmax_top0|s3|msel|pri_out[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb1|Selector1~0 , wb_conmax_top0|s3|msel|arb1|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb1|state.grant1 , wb_conmax_top0|s3|msel|arb1|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb1|Selector0~0 , wb_conmax_top0|s3|msel|arb1|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb1|state.grant0 , wb_conmax_top0|s3|msel|arb1|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|Mux2~0 , wb_conmax_top0|s3|msel|Mux2~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb3|Selector1~0 , wb_conmax_top0|s3|msel|arb3|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb3|state.grant1 , wb_conmax_top0|s3|msel|arb3|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb3|Selector0~0 , wb_conmax_top0|s3|msel|arb3|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb3|state.grant0 , wb_conmax_top0|s3|msel|arb3|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb2|Selector1~0 , wb_conmax_top0|s3|msel|arb2|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb2|state.grant1 , wb_conmax_top0|s3|msel|arb2|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb2|Selector0~0 , wb_conmax_top0|s3|msel|arb2|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb2|state.grant0 , wb_conmax_top0|s3|msel|arb2|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|Mux2~1 , wb_conmax_top0|s3|msel|Mux2~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector58~0 , openriscv0|mem0|Selector58~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~27 , openriscv0|ex_mem0|mem_reg2~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[25] , openriscv0|ex_mem0|mem_reg2[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector58~1 , openriscv0|mem0|Selector58~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[25] , openriscv0|mem0|mem_data_o[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~27 , openriscv0|dwishbone_bus_if|wishbone_data_o~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[18]~2 , openriscv0|dwishbone_bus_if|wishbone_addr_o[18]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[25] , openriscv0|dwishbone_bus_if|wishbone_data_o[25], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux42~0 , wb_conmax_top0|s3|Mux42~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[21]~88 , openriscv0|id0|reg2_o[21]~88, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[21]~93 , openriscv0|id0|reg2_o[21]~93, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~20 , openriscv0|mem_wb0|wb_wdata~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[21] , openriscv0|mem_wb0|wb_wdata[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~981 , openriscv0|regfile1|regs~981, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~597 , openriscv0|regfile1|regs~597, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~853feeder , openriscv0|regfile1|regs~853feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~853 , openriscv0|regfile1|regs~853, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2013 , openriscv0|regfile1|regs~2013, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~725 , openriscv0|regfile1|regs~725, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2014 , openriscv0|regfile1|regs~2014, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~949 , openriscv0|regfile1|regs~949, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~821 , openriscv0|regfile1|regs~821, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~693 , openriscv0|regfile1|regs~693, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~565 , openriscv0|regfile1|regs~565, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2015 , openriscv0|regfile1|regs~2015, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2016 , openriscv0|regfile1|regs~2016, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~917 , openriscv0|regfile1|regs~917, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~661 , openriscv0|regfile1|regs~661, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~533 , openriscv0|regfile1|regs~533, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~789feeder , openriscv0|regfile1|regs~789feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~789 , openriscv0|regfile1|regs~789, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2017 , openriscv0|regfile1|regs~2017, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2018 , openriscv0|regfile1|regs~2018, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2019 , openriscv0|regfile1|regs~2019, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~629 , openriscv0|regfile1|regs~629, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~757 , openriscv0|regfile1|regs~757, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2020 , openriscv0|regfile1|regs~2020, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1013 , openriscv0|regfile1|regs~1013, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~885 , openriscv0|regfile1|regs~885, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2021 , openriscv0|regfile1|regs~2021, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2022 , openriscv0|regfile1|regs~2022, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~341feeder , openriscv0|regfile1|regs~341feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~341 , openriscv0|regfile1|regs~341, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~277 , openriscv0|regfile1|regs~277, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~309 , openriscv0|regfile1|regs~309, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2023 , openriscv0|regfile1|regs~2023, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~373 , openriscv0|regfile1|regs~373, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2024 , openriscv0|regfile1|regs~2024, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~501 , openriscv0|regfile1|regs~501, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~437feeder , openriscv0|regfile1|regs~437feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~437 , openriscv0|regfile1|regs~437, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~469feeder , openriscv0|regfile1|regs~469feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~469 , openriscv0|regfile1|regs~469, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~405 , openriscv0|regfile1|regs~405, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2030 , openriscv0|regfile1|regs~2030, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2031 , openriscv0|regfile1|regs~2031, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~149 , openriscv0|regfile1|regs~149, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~213 , openriscv0|regfile1|regs~213, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2025 , openriscv0|regfile1|regs~2025, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~181 , openriscv0|regfile1|regs~181, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~245 , openriscv0|regfile1|regs~245, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2026 , openriscv0|regfile1|regs~2026, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~85feeder , openriscv0|regfile1|regs~85feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~85 , openriscv0|regfile1|regs~85, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~117feeder , openriscv0|regfile1|regs~117feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~117 , openriscv0|regfile1|regs~117, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~53feeder , openriscv0|regfile1|regs~53feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~53 , openriscv0|regfile1|regs~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~21feeder , openriscv0|regfile1|regs~21feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~21 , openriscv0|regfile1|regs~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2027 , openriscv0|regfile1|regs~2027, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2028 , openriscv0|regfile1|regs~2028, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2029 , openriscv0|regfile1|regs~2029, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2032 , openriscv0|regfile1|regs~2032, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2033 , openriscv0|regfile1|regs~2033, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[21]~94 , openriscv0|id0|reg2_o[21]~94, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[21]~95 , openriscv0|id0|reg2_o[21]~95, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[21] , openriscv0|id0|reg2_o[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~24 , openriscv0|id_ex0|ex_reg2~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[21] , openriscv0|id_ex0|ex_reg2[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~12 , openriscv0|ex0|Add4|auto_generated|_~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[20]~89 , openriscv0|id0|reg2_o[20]~89, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~21 , openriscv0|mem_wb0|wb_wdata~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[20] , openriscv0|mem_wb0|wb_wdata[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~13 , openriscv0|ex0|Add4|auto_generated|_~13, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s1_cyc_o_next~0 , wb_conmax_top0|m0|s1_cyc_o_next~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s1_cyc_o_next~1 , wb_conmax_top0|m0|s1_cyc_o_next~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s1_cyc_o , wb_conmax_top0|m0|s1_cyc_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[1]~feeder , wb_conmax_top0|rf|conf1[1]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~4 , openriscv0|if_id0|id_pc~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[4] , openriscv0|if_id0|id_pc[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~3 , openriscv0|if_id0|id_pc~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[3] , openriscv0|if_id0|id_pc[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~2 , openriscv0|if_id0|id_pc~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[2] , openriscv0|if_id0|id_pc[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~0 , openriscv0|id0|Add3~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~2 , openriscv0|id0|Add3~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~4 , openriscv0|id0|Add3~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~3 , openriscv0|id_ex0|ex_link_address~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~7 , openriscv0|id_ex0|ex_link_address~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[4] , openriscv0|id_ex0|ex_link_address[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux10~9 , openriscv0|ex0|Mux10~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~10 , openriscv0|ex0|Mux14~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~3 , openriscv0|ex0|Mux14~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~2 , openriscv0|ex0|Mux23~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~9 , openriscv0|ex0|Mux14~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector112~0 , openriscv0|ex0|Selector112~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector113~0 , openriscv0|ex0|Selector113~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector114~0 , openriscv0|ex0|Selector114~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector115~0 , openriscv0|ex0|Selector115~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector116~0 , openriscv0|ex0|Selector116~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector117~0 , openriscv0|ex0|Selector117~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[24]~105 , openriscv0|id0|reg2_o[24]~105, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~34 , openriscv0|ex0|ShiftLeft1~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~98 , openriscv0|ex0|ShiftRight0~98, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[0]~7 , openriscv0|id0|reg2_o[0]~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector191~1 , openriscv0|ex0|Selector191~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[28]~121 , openriscv0|id0|reg2_o[28]~121, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector55~0 , openriscv0|mem0|Selector55~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~2 , openriscv0|ex_mem0|mem_reg2~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[28] , openriscv0|ex_mem0|mem_reg2[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector55~1 , openriscv0|mem0|Selector55~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[28] , openriscv0|mem0|mem_data_o[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~0 , openriscv0|dwishbone_bus_if|wishbone_data_o~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[28] , openriscv0|dwishbone_bus_if|wishbone_data_o[28], openriscv_min_sopc, 1
instance = comp, \plic0|enable~12 , plic0|enable~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[0]~15 , openriscv0|regfile1|rdata1[0]~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~617 , openriscv0|regfile1|regs~617, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~873 , openriscv0|regfile1|regs~873, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1469 , openriscv0|regfile1|regs~1469, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1001 , openriscv0|regfile1|regs~1001, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~745 , openriscv0|regfile1|regs~745, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1470 , openriscv0|regfile1|regs~1470, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~681feeder , openriscv0|regfile1|regs~681feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~681 , openriscv0|regfile1|regs~681, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~937 , openriscv0|regfile1|regs~937, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~553feeder , openriscv0|regfile1|regs~553feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~553 , openriscv0|regfile1|regs~553, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~809feeder , openriscv0|regfile1|regs~809feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~809 , openriscv0|regfile1|regs~809, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1462 , openriscv0|regfile1|regs~1462, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1463 , openriscv0|regfile1|regs~1463, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~905 , openriscv0|regfile1|regs~905, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~777 , openriscv0|regfile1|regs~777, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~521 , openriscv0|regfile1|regs~521, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~649feeder , openriscv0|regfile1|regs~649feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~649 , openriscv0|regfile1|regs~649, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1466 , openriscv0|regfile1|regs~1466, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1467 , openriscv0|regfile1|regs~1467, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~969feeder , openriscv0|regfile1|regs~969feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~969 , openriscv0|regfile1|regs~969, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~841 , openriscv0|regfile1|regs~841, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~585feeder , openriscv0|regfile1|regs~585feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~585 , openriscv0|regfile1|regs~585, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~713 , openriscv0|regfile1|regs~713, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1464 , openriscv0|regfile1|regs~1464, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1465 , openriscv0|regfile1|regs~1465, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1468 , openriscv0|regfile1|regs~1468, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1471 , openriscv0|regfile1|regs~1471, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~233feeder , openriscv0|regfile1|regs~233feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~233 , openriscv0|regfile1|regs~233, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~201 , openriscv0|regfile1|regs~201, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~137feeder , openriscv0|regfile1|regs~137feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~137 , openriscv0|regfile1|regs~137, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~169feeder , openriscv0|regfile1|regs~169feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~169 , openriscv0|regfile1|regs~169, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1472 , openriscv0|regfile1|regs~1472, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1473 , openriscv0|regfile1|regs~1473, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~425 , openriscv0|regfile1|regs~425, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~393 , openriscv0|regfile1|regs~393, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1479 , openriscv0|regfile1|regs~1479, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~489 , openriscv0|regfile1|regs~489, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1480 , openriscv0|regfile1|regs~1480, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~105 , openriscv0|regfile1|regs~105, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~41 , openriscv0|regfile1|regs~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~73 , openriscv0|regfile1|regs~73, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~9 , openriscv0|regfile1|regs~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1476 , openriscv0|regfile1|regs~1476, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1477 , openriscv0|regfile1|regs~1477, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~361 , openriscv0|regfile1|regs~361, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~329feeder , openriscv0|regfile1|regs~329feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~329 , openriscv0|regfile1|regs~329, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~265 , openriscv0|regfile1|regs~265, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1474 , openriscv0|regfile1|regs~1474, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~297 , openriscv0|regfile1|regs~297, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1475 , openriscv0|regfile1|regs~1475, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1478 , openriscv0|regfile1|regs~1478, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1481 , openriscv0|regfile1|regs~1481, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[9]~34 , openriscv0|regfile1|rdata1[9]~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[9]~35 , openriscv0|regfile1|rdata1[9]~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~9 , openriscv0|id_ex0|ex_current_inst_address~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[9] , openriscv0|id_ex0|ex_current_inst_address[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~10 , openriscv0|ex_mem0|mem_current_inst_address~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[9] , openriscv0|ex_mem0|mem_current_inst_address[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~27 , openriscv0|ex0|Add4|auto_generated|_~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~28 , openriscv0|ex0|Add4|auto_generated|_~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~29 , openriscv0|ex0|Add4|auto_generated|_~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~30 , openriscv0|ex0|Add4|auto_generated|_~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~31 , openriscv0|ex0|Add4|auto_generated|_~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~5 , openriscv0|id_ex0|ex_link_address~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[2] , openriscv0|id_ex0|ex_link_address[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux12~9 , openriscv0|ex0|Mux12~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~81 , openriscv0|ex0|ShiftRight0~81, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~12 , openriscv0|ex0|ShiftLeft1~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~4 , openriscv0|ex0|Mux14~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~5 , openriscv0|ex0|Mux14~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~6 , openriscv0|ex0|Mux14~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~7 , openriscv0|ex0|Mux14~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~8 , openriscv0|ex0|Mux14~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector111~0 , openriscv0|ex0|Selector111~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[11]~0 , openriscv0|div0|dividend[11]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[11]~1 , openriscv0|div0|dividend[11]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector142~0 , openriscv0|ex0|Selector142~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector142~1 , openriscv0|ex0|Selector142~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~0 , openriscv0|div0|Add1~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[0]~0 , openriscv0|ex0|div_opdata1_o[0]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector74~0 , openriscv0|div0|Selector74~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|cnt~9 , openriscv0|div0|cnt~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|state~23 , openriscv0|div0|state~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector74~1 , openriscv0|div0|Selector74~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector74~2 , openriscv0|div0|Selector74~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[0] , openriscv0|div0|dividend[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~1 , openriscv0|div0|Add4~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~2 , openriscv0|div0|Add4~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector73~0 , openriscv0|div0|Selector73~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector73~1 , openriscv0|div0|Selector73~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[1]~3 , openriscv0|div0|dividend[1]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[33]~2 , openriscv0|div0|dividend[33]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[1]~4 , openriscv0|div0|dividend[1]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[1] , openriscv0|div0|dividend[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector141~0 , openriscv0|ex0|Selector141~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[1]~2 , openriscv0|ex0|div_opdata1_o[1]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~4 , openriscv0|div0|Add4~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector72~0 , openriscv0|div0|Selector72~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~2 , openriscv0|div0|Add1~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector72~1 , openriscv0|div0|Selector72~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[2] , openriscv0|div0|dividend[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~7 , openriscv0|div0|result_o~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[19]~1 , openriscv0|div0|result_o[19]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[2] , openriscv0|div0|result_o[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~11 , openriscv0|ex0|ShiftLeft0~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~12 , openriscv0|ex0|ShiftLeft0~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~102 , openriscv0|ex0|ShiftLeft0~102, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux12~4 , openriscv0|ex0|Mux12~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~25 , openriscv0|mem_wb0|wb_wdata~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[24] , openriscv0|mem_wb0|wb_wdata[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[24]~106 , openriscv0|id0|reg2_o[24]~106, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~504feeder , openriscv0|regfile1|regs~504feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~504 , openriscv0|regfile1|regs~504, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~472feeder , openriscv0|regfile1|regs~472feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~472 , openriscv0|regfile1|regs~472, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~440 , openriscv0|regfile1|regs~440, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~408 , openriscv0|regfile1|regs~408, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2171 , openriscv0|regfile1|regs~2171, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2172 , openriscv0|regfile1|regs~2172, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~56feeder , openriscv0|regfile1|regs~56feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~56 , openriscv0|regfile1|regs~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~24 , openriscv0|regfile1|regs~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~88 , openriscv0|regfile1|regs~88, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2168 , openriscv0|regfile1|regs~2168, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~120 , openriscv0|regfile1|regs~120, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2169 , openriscv0|regfile1|regs~2169, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~312feeder , openriscv0|regfile1|regs~312feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~312 , openriscv0|regfile1|regs~312, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~344feeder , openriscv0|regfile1|regs~344feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~344 , openriscv0|regfile1|regs~344, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~280 , openriscv0|regfile1|regs~280, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2166 , openriscv0|regfile1|regs~2166, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~376 , openriscv0|regfile1|regs~376, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2167 , openriscv0|regfile1|regs~2167, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2170 , openriscv0|regfile1|regs~2170, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~184feeder , openriscv0|regfile1|regs~184feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~184 , openriscv0|regfile1|regs~184, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~152 , openriscv0|regfile1|regs~152, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2164 , openriscv0|regfile1|regs~2164, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~216 , openriscv0|regfile1|regs~216, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~248 , openriscv0|regfile1|regs~248, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2165 , openriscv0|regfile1|regs~2165, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2173 , openriscv0|regfile1|regs~2173, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~952feeder , openriscv0|regfile1|regs~952feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~952 , openriscv0|regfile1|regs~952, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~696 , openriscv0|regfile1|regs~696, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~568feeder , openriscv0|regfile1|regs~568feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~568 , openriscv0|regfile1|regs~568, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~824 , openriscv0|regfile1|regs~824, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2154 , openriscv0|regfile1|regs~2154, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2155 , openriscv0|regfile1|regs~2155, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1016feeder , openriscv0|regfile1|regs~1016feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1016 , openriscv0|regfile1|regs~1016, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~760 , openriscv0|regfile1|regs~760, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~632 , openriscv0|regfile1|regs~632, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~888feeder , openriscv0|regfile1|regs~888feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~888 , openriscv0|regfile1|regs~888, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2161 , openriscv0|regfile1|regs~2161, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2162 , openriscv0|regfile1|regs~2162, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~920feeder , openriscv0|regfile1|regs~920feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~920 , openriscv0|regfile1|regs~920, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~792 , openriscv0|regfile1|regs~792, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~536feeder , openriscv0|regfile1|regs~536feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~536 , openriscv0|regfile1|regs~536, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~664 , openriscv0|regfile1|regs~664, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2158 , openriscv0|regfile1|regs~2158, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2159 , openriscv0|regfile1|regs~2159, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~856feeder , openriscv0|regfile1|regs~856feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~856 , openriscv0|regfile1|regs~856, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~984 , openriscv0|regfile1|regs~984, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~600 , openriscv0|regfile1|regs~600, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~728feeder , openriscv0|regfile1|regs~728feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~728 , openriscv0|regfile1|regs~728, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2156 , openriscv0|regfile1|regs~2156, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2157 , openriscv0|regfile1|regs~2157, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2160 , openriscv0|regfile1|regs~2160, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2163 , openriscv0|regfile1|regs~2163, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2174 , openriscv0|regfile1|regs~2174, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[24]~107 , openriscv0|id0|reg2_o[24]~107, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[24]~108 , openriscv0|id0|reg2_o[24]~108, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[24] , openriscv0|id0|reg2_o[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[23]~96 , openriscv0|id0|reg2_o[23]~96, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~22 , openriscv0|mem_wb0|wb_wdata~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[23] , openriscv0|mem_wb0|wb_wdata[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~599 , openriscv0|regfile1|regs~599, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~855 , openriscv0|regfile1|regs~855, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2093 , openriscv0|regfile1|regs~2093, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~727 , openriscv0|regfile1|regs~727, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~983feeder , openriscv0|regfile1|regs~983feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~983 , openriscv0|regfile1|regs~983, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2094 , openriscv0|regfile1|regs~2094, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~951feeder , openriscv0|regfile1|regs~951feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~951 , openriscv0|regfile1|regs~951, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~823feeder , openriscv0|regfile1|regs~823feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~823 , openriscv0|regfile1|regs~823, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~567feeder , openriscv0|regfile1|regs~567feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~567 , openriscv0|regfile1|regs~567, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~695 , openriscv0|regfile1|regs~695, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2095 , openriscv0|regfile1|regs~2095, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2096 , openriscv0|regfile1|regs~2096, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~919feeder , openriscv0|regfile1|regs~919feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~919 , openriscv0|regfile1|regs~919, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~663 , openriscv0|regfile1|regs~663, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~535feeder , openriscv0|regfile1|regs~535feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~535 , openriscv0|regfile1|regs~535, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~791 , openriscv0|regfile1|regs~791, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2097 , openriscv0|regfile1|regs~2097, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2098 , openriscv0|regfile1|regs~2098, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2099 , openriscv0|regfile1|regs~2099, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~631feeder , openriscv0|regfile1|regs~631feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~631 , openriscv0|regfile1|regs~631, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~759 , openriscv0|regfile1|regs~759, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2100 , openriscv0|regfile1|regs~2100, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~887feeder , openriscv0|regfile1|regs~887feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~887 , openriscv0|regfile1|regs~887, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1015feeder , openriscv0|regfile1|regs~1015feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1015 , openriscv0|regfile1|regs~1015, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2101 , openriscv0|regfile1|regs~2101, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2102 , openriscv0|regfile1|regs~2102, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~439 , openriscv0|regfile1|regs~439, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~503 , openriscv0|regfile1|regs~503, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~407 , openriscv0|regfile1|regs~407, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~471 , openriscv0|regfile1|regs~471, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2110 , openriscv0|regfile1|regs~2110, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2111 , openriscv0|regfile1|regs~2111, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~343 , openriscv0|regfile1|regs~343, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~311feeder , openriscv0|regfile1|regs~311feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~311 , openriscv0|regfile1|regs~311, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~279 , openriscv0|regfile1|regs~279, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2103 , openriscv0|regfile1|regs~2103, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~375 , openriscv0|regfile1|regs~375, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2104 , openriscv0|regfile1|regs~2104, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~247feeder , openriscv0|regfile1|regs~247feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~247 , openriscv0|regfile1|regs~247, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~183 , openriscv0|regfile1|regs~183, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~215 , openriscv0|regfile1|regs~215, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~151 , openriscv0|regfile1|regs~151, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2105 , openriscv0|regfile1|regs~2105, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2106 , openriscv0|regfile1|regs~2106, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~87 , openriscv0|regfile1|regs~87, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~119 , openriscv0|regfile1|regs~119, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~23feeder , openriscv0|regfile1|regs~23feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~23 , openriscv0|regfile1|regs~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~55 , openriscv0|regfile1|regs~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2107 , openriscv0|regfile1|regs~2107, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2108 , openriscv0|regfile1|regs~2108, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2109 , openriscv0|regfile1|regs~2109, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2112 , openriscv0|regfile1|regs~2112, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2113 , openriscv0|regfile1|regs~2113, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[23]~101 , openriscv0|id0|reg2_o[23]~101, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[23]~102 , openriscv0|id0|reg2_o[23]~102, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[23]~103 , openriscv0|id0|reg2_o[23]~103, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[23] , openriscv0|id0|reg2_o[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~25 , openriscv0|id_ex0|ex_reg2~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[23] , openriscv0|id_ex0|ex_reg2[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~10 , openriscv0|ex0|Add4|auto_generated|_~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~10 , openriscv0|id_ex0|ex_reg1~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[23] , openriscv0|id_ex0|ex_reg1[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[22]~97 , openriscv0|id0|reg2_o[22]~97, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector44~1 , openriscv0|ex0|Selector44~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[22] , openriscv0|csr0|mvendorid[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[22]~feeder , openriscv0|csr0|fflags[22]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[22] , openriscv0|csr0|fflags[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector17~12 , openriscv0|csr0|Selector17~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~16 , openriscv0|csr0|mtvec~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[22] , openriscv0|csr0|marchid[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[22] , openriscv0|csr0|mimpid[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector17~11 , openriscv0|csr0|Selector17~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[22]~feeder , openriscv0|csr0|mie[22]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[22] , openriscv0|csr0|mie[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[22] , openriscv0|csr0|mip[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector17~2 , openriscv0|csr0|Selector17~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~22 , openriscv0|id_ex0|ex_current_inst_address~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[22] , openriscv0|id_ex0|ex_current_inst_address[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~23 , openriscv0|ex_mem0|mem_current_inst_address~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[22] , openriscv0|ex_mem0|mem_current_inst_address[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~21 , openriscv0|if_id0|id_pc~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[21] , openriscv0|if_id0|id_pc[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~21 , openriscv0|id_ex0|ex_current_inst_address~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[21] , openriscv0|id_ex0|ex_current_inst_address[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~22 , openriscv0|ex_mem0|mem_current_inst_address~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[21] , openriscv0|ex_mem0|mem_current_inst_address[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[20] , openriscv0|csr0|mimpid[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~18 , openriscv0|csr0|mtvec~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[20] , openriscv0|csr0|marchid[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector19~11 , openriscv0|csr0|Selector19~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[20] , openriscv0|csr0|mvendorid[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[20]~feeder , openriscv0|csr0|fflags[20]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[20] , openriscv0|csr0|fflags[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector19~12 , openriscv0|csr0|Selector19~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[20] , openriscv0|csr0|fcsr[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[20]~feeder , openriscv0|csr0|frm[20]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[20] , openriscv0|csr0|frm[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector19~8 , openriscv0|csr0|Selector19~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[20] , openriscv0|csr0|mhartid[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[14]~65 , openriscv0|csr0|mcycleh[14]~65, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[15]~67 , openriscv0|csr0|mcycleh[15]~67, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[15] , openriscv0|csr0|mimpid[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~23 , openriscv0|csr0|mtvec~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[15] , openriscv0|csr0|marchid[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector24~11 , openriscv0|csr0|Selector24~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[15] , openriscv0|csr0|mvendorid[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[15]~feeder , openriscv0|csr0|fflags[15]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[15] , openriscv0|csr0|fflags[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector24~12 , openriscv0|csr0|Selector24~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[15] , openriscv0|csr0|fcsr[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[15]~feeder , openriscv0|csr0|frm[15]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[15] , openriscv0|csr0|frm[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector24~9 , openriscv0|csr0|Selector24~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[15] , openriscv0|csr0|mhartid[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector24~7 , openriscv0|csr0|Selector24~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[15] , openriscv0|csr0|minstret[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector24~8 , openriscv0|csr0|Selector24~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[15] , openriscv0|csr0|minstreth[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[2]~39 , openriscv0|csr0|mcycle[2]~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~9 , openriscv0|mem_wb0|wb_csr_reg_data~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[2] , openriscv0|mem_wb0|wb_csr_reg_data[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[2] , openriscv0|csr0|mcycle[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[3]~41 , openriscv0|csr0|mcycle[3]~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[3] , openriscv0|csr0|mcycle[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[4]~45 , openriscv0|csr0|mcycle[4]~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[4] , openriscv0|csr0|mcycle[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[5]~47 , openriscv0|csr0|mcycle[5]~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[5] , openriscv0|csr0|mcycle[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[6]~49 , openriscv0|csr0|mcycle[6]~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[6] , openriscv0|csr0|mcycle[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[7]~51 , openriscv0|csr0|mcycle[7]~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~3 , openriscv0|ex0|Add3~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~5 , openriscv0|ex0|Add3~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~7 , openriscv0|ex0|Add3~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~9 , openriscv0|ex0|Add3~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~11 , openriscv0|ex0|Add3~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~13 , openriscv0|ex0|Add3~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~15 , openriscv0|ex0|Add3~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~17 , openriscv0|ex0|Add3~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~19 , openriscv0|ex0|Add3~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~21 , openriscv0|ex0|Add3~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~23 , openriscv0|ex0|Add3~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~25 , openriscv0|ex0|Add3~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~27 , openriscv0|ex0|Add3~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~29 , openriscv0|ex0|Add3~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~31 , openriscv0|ex0|Add3~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~33 , openriscv0|ex0|Add3~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[17]~72 , openriscv0|id0|reg2_o[17]~72, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~16 , openriscv0|ex_mem0|mem_wdata~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[17] , openriscv0|ex_mem0|mem_wdata[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector107~0 , openriscv0|dwishbone_bus_if|Selector107~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector107~0clkctrl , openriscv0|dwishbone_bus_if|Selector107~0clkctrl, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o[2]~2 , openriscv0|dwishbone_bus_if|wishbone_sel_o[2]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o~6 , openriscv0|dwishbone_bus_if|wishbone_sel_o~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o[2]~1 , openriscv0|dwishbone_bus_if|wishbone_sel_o[2]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o~7 , openriscv0|dwishbone_bus_if|wishbone_sel_o~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o~12 , openriscv0|dwishbone_bus_if|wishbone_sel_o~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o~13 , openriscv0|dwishbone_bus_if|wishbone_sel_o~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o[2] , openriscv0|dwishbone_bus_if|wishbone_sel_o[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux33~0 , wb_conmax_top0|s1|Mux33~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_sel_is[2] , uart_top0|wb_interface|wb_sel_is[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o~0 , openriscv0|dwishbone_bus_if|wishbone_sel_o~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o~3 , openriscv0|dwishbone_bus_if|wishbone_sel_o~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o~4 , openriscv0|dwishbone_bus_if|wishbone_sel_o~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o~5 , openriscv0|dwishbone_bus_if|wishbone_sel_o~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o[0] , openriscv0|dwishbone_bus_if|wishbone_sel_o[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux35~0 , wb_conmax_top0|s1|Mux35~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_sel_is[0] , uart_top0|wb_interface|wb_sel_is[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o~8 , openriscv0|dwishbone_bus_if|wishbone_sel_o~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o~9 , openriscv0|dwishbone_bus_if|wishbone_sel_o~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o[3] , openriscv0|dwishbone_bus_if|wishbone_sel_o[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux32~0 , wb_conmax_top0|s1|Mux32~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_sel_is[3] , uart_top0|wb_interface|wb_sel_is[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux31~3 , uart_top0|wb_interface|Mux31~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_adr_int[0]~1 , uart_top0|wb_interface|wb_adr_int[0]~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_adr_int[1]~0 , uart_top0|wb_interface|wb_adr_int[1]~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|always7~4 , uart_top0|regs|always7~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~23 , openriscv0|id_ex0|ex_inst~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[10] , openriscv0|id_ex0|ex_inst[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~24 , openriscv0|id_ex0|ex_inst~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[9] , openriscv0|id_ex0|ex_inst[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~0 , openriscv0|ex0|Add0~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~2 , openriscv0|ex0|Add0~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~4 , openriscv0|ex0|Add0~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~6 , openriscv0|ex0|Add0~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~2 , openriscv0|ex0|Add1~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~6 , openriscv0|ex0|Add1~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~8 , openriscv0|ex0|Add1~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~13 , openriscv0|ex0|Add1~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~2 , openriscv0|ex_mem0|mem_csr_reg_data~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[3] , openriscv0|ex_mem0|mem_mem_addr[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~6 , openriscv0|dwishbone_bus_if|wishbone_addr_o~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[3] , openriscv0|dwishbone_bus_if|wishbone_addr_o[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux28~0 , wb_conmax_top0|s1|Mux28~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_adr_is[3] , uart_top0|wb_interface|wb_adr_is[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~72 , openriscv0|ex0|Add1~72, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[2] , openriscv0|ex_mem0|mem_mem_addr[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~11 , openriscv0|dwishbone_bus_if|wishbone_addr_o~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[2] , openriscv0|dwishbone_bus_if|wishbone_addr_o[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux29~0 , wb_conmax_top0|s1|Mux29~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_adr_is[2] , uart_top0|wb_interface|wb_adr_is[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux27~0 , wb_conmax_top0|s1|Mux27~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_adr_is[4] , uart_top0|wb_interface|wb_adr_is[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|dbg|Equal0~0 , uart_top0|dbg|Equal0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux39~1 , uart_top0|wb_interface|Mux39~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~21 , openriscv0|ex_mem0|mem_reg2~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[17] , openriscv0|ex_mem0|mem_reg2[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector66~0 , openriscv0|mem0|Selector66~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[17] , openriscv0|mem0|mem_data_o[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~21 , openriscv0|dwishbone_bus_if|wishbone_data_o~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[17] , openriscv0|dwishbone_bus_if|wishbone_data_o[17], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux50~0 , wb_conmax_top0|s1|Mux50~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[17] , uart_top0|wb_interface|wb_dat_is[17], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux42~0 , wb_conmax_top0|s1|Mux42~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[25] , uart_top0|wb_interface|wb_dat_is[25], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux58~0 , wb_conmax_top0|s1|Mux58~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[9] , uart_top0|wb_interface|wb_dat_is[9], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux39~0 , uart_top0|wb_interface|Mux39~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux38~0 , uart_top0|wb_interface|Mux38~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux66~0 , wb_conmax_top0|s1|Mux66~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[1] , uart_top0|wb_interface|wb_dat_is[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux38~1 , uart_top0|wb_interface|Mux38~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[1]~0 , uart_top0|regs|lcr[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux68~0 , wb_conmax_top0|s1|Mux68~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_we_is , uart_top0|wb_interface|wb_we_is, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~0 , uart_top0|regs|Mux4~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s1_cyc_o_next~1 , wb_conmax_top0|m1|s1_cyc_o_next~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux70~0 , wb_conmax_top0|s1|Mux70~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_stb_is , uart_top0|wb_interface|wb_stb_is, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|m0_cyc_r , wb_conmax_top0|s1|m0_cyc_r, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux69~0 , wb_conmax_top0|s1|Mux69~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s1_cyc_o , wb_conmax_top0|m1|s1_cyc_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|m1_cyc_r , wb_conmax_top0|s1|m1_cyc_r, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux69~1 , wb_conmax_top0|s1|Mux69~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_cyc_is~feeder , uart_top0|wb_interface|wb_cyc_is~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_cyc_is , uart_top0|wb_interface|wb_cyc_is, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_ack_o~0 , uart_top0|wb_interface|wb_ack_o~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_ack_o , uart_top0|wb_interface|wb_ack_o, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wbstate.10 , uart_top0|wb_interface|wbstate.10, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Selector0~0 , uart_top0|wb_interface|Selector0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wbstate.00 , uart_top0|wb_interface|wbstate.00, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wre~0 , uart_top0|wb_interface|wre~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wre , uart_top0|wb_interface|wre, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|re_o~0 , uart_top0|wb_interface|re_o~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|always4~0 , uart_top0|regs|always4~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|always4~1 , uart_top0|regs|always4~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[1] , uart_top0|regs|lcr[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux51~0 , wb_conmax_top0|s1|Mux51~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[16] , uart_top0|wb_interface|wb_dat_is[16], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux59~0 , wb_conmax_top0|s1|Mux59~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[8] , uart_top0|wb_interface|wb_dat_is[8], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux39~2 , uart_top0|wb_interface|Mux39~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux67~0 , wb_conmax_top0|s1|Mux67~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[0] , uart_top0|wb_interface|wb_dat_is[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~8 , openriscv0|ex_mem0|mem_reg2~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[0] , openriscv0|ex_mem0|mem_reg2[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector59~0 , openriscv0|mem0|Selector59~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~26 , openriscv0|id_ex0|ex_reg2~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[24] , openriscv0|id_ex0|ex_reg2[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~26 , openriscv0|ex_mem0|mem_reg2~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[24] , openriscv0|ex_mem0|mem_reg2[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector59~1 , openriscv0|mem0|Selector59~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[24] , openriscv0|mem0|mem_data_o[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~26 , openriscv0|dwishbone_bus_if|wishbone_data_o~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[24] , openriscv0|dwishbone_bus_if|wishbone_data_o[24], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux43~0 , wb_conmax_top0|s1|Mux43~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[24] , uart_top0|wb_interface|wb_dat_is[24], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux39~3 , uart_top0|wb_interface|Mux39~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|always7~5 , uart_top0|regs|always7~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|always7~6 , uart_top0|regs|always7~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dtr_pad_o , uart_top0|regs|dtr_pad_o, openriscv_min_sopc, 1
instance = comp, \uart_top0|dbg|Equal1~0 , uart_top0|dbg|Equal1~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux14~1 , uart_top0|wb_interface|Mux14~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~8 , uart_top0|regs|Mux4~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~25 , openriscv0|ex_mem0|mem_reg2~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[23] , openriscv0|ex_mem0|mem_reg2[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector60~0 , openriscv0|mem0|Selector60~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[23] , openriscv0|mem0|mem_data_o[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~25 , openriscv0|dwishbone_bus_if|wishbone_data_o~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[23] , openriscv0|dwishbone_bus_if|wishbone_data_o[23], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux44~0 , wb_conmax_top0|s1|Mux44~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[23] , uart_top0|wb_interface|wb_dat_is[23], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux60~0 , wb_conmax_top0|s1|Mux60~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[7] , uart_top0|wb_interface|wb_dat_is[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux52~0 , wb_conmax_top0|s1|Mux52~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[15] , uart_top0|wb_interface|wb_dat_is[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux36~0 , wb_conmax_top0|s1|Mux36~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[31] , uart_top0|wb_interface|wb_dat_is[31], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux32~0 , uart_top0|wb_interface|Mux32~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux32~1 , uart_top0|wb_interface|Mux32~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[7] , uart_top0|regs|lcr[7], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ier[3]~0 , uart_top0|regs|ier[3]~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ier[0] , uart_top0|regs|ier[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux65~0 , wb_conmax_top0|s1|Mux65~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[2] , uart_top0|wb_interface|wb_dat_is[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~28 , openriscv0|ex_mem0|mem_reg2~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[26] , openriscv0|ex_mem0|mem_reg2[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector57~0 , openriscv0|mem0|Selector57~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector57~1 , openriscv0|mem0|Selector57~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[26] , openriscv0|mem0|mem_data_o[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~28 , openriscv0|dwishbone_bus_if|wishbone_data_o~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[26] , openriscv0|dwishbone_bus_if|wishbone_data_o[26], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux41~0 , wb_conmax_top0|s1|Mux41~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[26] , uart_top0|wb_interface|wb_dat_is[26], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux57~0 , wb_conmax_top0|s1|Mux57~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[10] , uart_top0|wb_interface|wb_dat_is[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux49~0 , wb_conmax_top0|s1|Mux49~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[18] , uart_top0|wb_interface|wb_dat_is[18], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux37~0 , uart_top0|wb_interface|Mux37~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux37~1 , uart_top0|wb_interface|Mux37~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[10]~feeder , uart_top0|regs|dl[10]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[15]~2 , uart_top0|regs|dl[15]~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[10] , uart_top0|regs|dl[10], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[4]~3 , uart_top0|regs|dl[4]~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|start_dlc , uart_top0|regs|start_dlc, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~10 , uart_top0|regs|Add0~10, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[9]~feeder , uart_top0|regs|dl[9]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[9] , uart_top0|regs|dl[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux61~0 , wb_conmax_top0|s1|Mux61~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[6] , uart_top0|wb_interface|wb_dat_is[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~7 , openriscv0|ex_mem0|mem_reg2~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[22] , openriscv0|ex_mem0|mem_reg2[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector61~0 , openriscv0|mem0|Selector61~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[22] , openriscv0|mem0|mem_data_o[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~5 , openriscv0|dwishbone_bus_if|wishbone_data_o~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[22] , openriscv0|dwishbone_bus_if|wishbone_data_o[22], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux45~0 , wb_conmax_top0|s1|Mux45~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[22] , uart_top0|wb_interface|wb_dat_is[22], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux53~0 , wb_conmax_top0|s1|Mux53~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[14] , uart_top0|wb_interface|wb_dat_is[14], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux33~0 , uart_top0|wb_interface|Mux33~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~6 , openriscv0|ex_mem0|mem_reg2~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[30] , openriscv0|ex_mem0|mem_reg2[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector53~0 , openriscv0|mem0|Selector53~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector53~1 , openriscv0|mem0|Selector53~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[30] , openriscv0|mem0|mem_data_o[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~4 , openriscv0|dwishbone_bus_if|wishbone_data_o~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[30] , openriscv0|dwishbone_bus_if|wishbone_data_o[30], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux37~0 , wb_conmax_top0|s1|Mux37~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[30] , uart_top0|wb_interface|wb_dat_is[30], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux33~1 , uart_top0|wb_interface|Mux33~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[6]~feeder , uart_top0|regs|dl[6]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[6] , uart_top0|regs|dl[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector54~0 , openriscv0|mem0|Selector54~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~30 , openriscv0|ex_mem0|mem_reg2~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[29] , openriscv0|ex_mem0|mem_reg2[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector54~1 , openriscv0|mem0|Selector54~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[29] , openriscv0|mem0|mem_data_o[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~30 , openriscv0|dwishbone_bus_if|wishbone_data_o~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[29] , openriscv0|dwishbone_bus_if|wishbone_data_o[29], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux38~0 , wb_conmax_top0|s1|Mux38~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[29] , uart_top0|wb_interface|wb_dat_is[29], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux54~0 , wb_conmax_top0|s1|Mux54~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[13] , uart_top0|wb_interface|wb_dat_is[13], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux34~0 , uart_top0|wb_interface|Mux34~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux62~0 , wb_conmax_top0|s1|Mux62~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[5] , uart_top0|wb_interface|wb_dat_is[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~24 , openriscv0|ex_mem0|mem_reg2~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[21] , openriscv0|ex_mem0|mem_reg2[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector62~0 , openriscv0|mem0|Selector62~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[21] , openriscv0|mem0|mem_data_o[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~24 , openriscv0|dwishbone_bus_if|wishbone_data_o~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[21] , openriscv0|dwishbone_bus_if|wishbone_data_o[21], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux46~0 , wb_conmax_top0|s1|Mux46~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[21] , uart_top0|wb_interface|wb_dat_is[21], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux34~1 , uart_top0|wb_interface|Mux34~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[5] , uart_top0|regs|dl[5], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[4]~feeder , uart_top0|regs|dl[4]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[4] , uart_top0|regs|dl[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[0]~feeder , uart_top0|regs|dl[0]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[0] , uart_top0|regs|dl[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[0]~16 , uart_top0|regs|dlc[0]~16, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[0] , uart_top0|regs|dlc[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~0 , uart_top0|regs|Add0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[1]~18 , uart_top0|regs|dlc[1]~18, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[1] , uart_top0|regs|dlc[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[1]~feeder , uart_top0|regs|dl[1]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[1] , uart_top0|regs|dl[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~1 , uart_top0|regs|Add0~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[2]~20 , uart_top0|regs|dlc[2]~20, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[2] , uart_top0|regs|dlc[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[2]~feeder , uart_top0|regs|dl[2]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[2] , uart_top0|regs|dl[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~2 , uart_top0|regs|Add0~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[3]~22 , uart_top0|regs|dlc[3]~22, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[3] , uart_top0|regs|dlc[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux56~0 , wb_conmax_top0|s1|Mux56~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[11] , uart_top0|wb_interface|wb_dat_is[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~29 , openriscv0|ex_mem0|mem_reg2~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[27] , openriscv0|ex_mem0|mem_reg2[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector56~0 , openriscv0|mem0|Selector56~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector56~1 , openriscv0|mem0|Selector56~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[27] , openriscv0|mem0|mem_data_o[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~29 , openriscv0|dwishbone_bus_if|wishbone_data_o~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[27] , openriscv0|dwishbone_bus_if|wishbone_data_o[27], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux40~0 , wb_conmax_top0|s1|Mux40~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[27] , uart_top0|wb_interface|wb_dat_is[27], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux36~0 , uart_top0|wb_interface|Mux36~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux64~0 , wb_conmax_top0|s1|Mux64~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[3] , uart_top0|wb_interface|wb_dat_is[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~23 , openriscv0|ex_mem0|mem_reg2~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[19] , openriscv0|ex_mem0|mem_reg2[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector64~0 , openriscv0|mem0|Selector64~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[19] , openriscv0|mem0|mem_data_o[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~23 , openriscv0|dwishbone_bus_if|wishbone_data_o~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[19] , openriscv0|dwishbone_bus_if|wishbone_data_o[19], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux48~0 , wb_conmax_top0|s1|Mux48~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[19] , uart_top0|wb_interface|wb_dat_is[19], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux36~1 , uart_top0|wb_interface|Mux36~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[3]~feeder , uart_top0|regs|dl[3]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[3] , uart_top0|regs|dl[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~3 , uart_top0|regs|Add0~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[4]~24 , uart_top0|regs|dlc[4]~24, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[4] , uart_top0|regs|dlc[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~4 , uart_top0|regs|Add0~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[5]~26 , uart_top0|regs|dlc[5]~26, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[5] , uart_top0|regs|dlc[5], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~5 , uart_top0|regs|Add0~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[6]~28 , uart_top0|regs|dlc[6]~28, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[6] , uart_top0|regs|dlc[6], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~6 , uart_top0|regs|Add0~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[7]~30 , uart_top0|regs|dlc[7]~30, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[7] , uart_top0|regs|dlc[7], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[7] , uart_top0|regs|dl[7], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~7 , uart_top0|regs|Add0~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[8]~32 , uart_top0|regs|dlc[8]~32, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[8] , uart_top0|regs|dlc[8], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[8]~feeder , uart_top0|regs|dl[8]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[8] , uart_top0|regs|dl[8], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~8 , uart_top0|regs|Add0~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[9]~34 , uart_top0|regs|dlc[9]~34, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[9] , uart_top0|regs|dlc[9], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~9 , uart_top0|regs|Add0~9, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[10]~36 , uart_top0|regs|dlc[10]~36, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[10] , uart_top0|regs|dlc[10], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[11]~feeder , uart_top0|regs|dl[11]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[11] , uart_top0|regs|dl[11], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~11 , uart_top0|regs|Add0~11, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[11]~38 , uart_top0|regs|dlc[11]~38, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[11] , uart_top0|regs|dlc[11], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr0~2 , uart_top0|regs|WideOr0~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr0~1 , uart_top0|regs|WideOr0~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[12] , uart_top0|regs|dl[12], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~12 , uart_top0|regs|Add0~12, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[12]~40 , uart_top0|regs|dlc[12]~40, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[12] , uart_top0|regs|dlc[12], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[15] , uart_top0|regs|dl[15], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~15 , uart_top0|regs|Add0~15, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[14] , uart_top0|regs|dl[14], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[13]~feeder , uart_top0|regs|dl[13]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dl[13] , uart_top0|regs|dl[13], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[13]~42 , uart_top0|regs|dlc[13]~42, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[13] , uart_top0|regs|dlc[13], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~13 , uart_top0|regs|Add0~13, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[14]~44 , uart_top0|regs|dlc[14]~44, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[14] , uart_top0|regs|dlc[14], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~14 , uart_top0|regs|Add0~14, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[15]~46 , uart_top0|regs|dlc[15]~46, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[15] , uart_top0|regs|dlc[15], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr0~3 , uart_top0|regs|WideOr0~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr0~0 , uart_top0|regs|WideOr0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr0~4 , uart_top0|regs|WideOr0~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr1~3 , uart_top0|regs|WideOr1~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr1~1 , uart_top0|regs|WideOr1~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr1~2 , uart_top0|regs|WideOr1~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr1~0 , uart_top0|regs|WideOr1~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr1~4 , uart_top0|regs|WideOr1~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|always29~0 , uart_top0|regs|always29~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|enable , uart_top0|regs|enable, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[6] , uart_top0|regs|lcr[6], openriscv_min_sopc, 1
instance = comp, \uart_in~input , uart_in~input, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|i_uart_sync_flops|flop_0[0]~0 , uart_top0|regs|i_uart_sync_flops|flop_0[0]~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|i_uart_sync_flops|flop_0[0] , uart_top0|regs|i_uart_sync_flops|flop_0[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|i_uart_sync_flops|sync_dat_o[0] , uart_top0|regs|i_uart_sync_flops|sync_dat_o[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[0]~1 , uart_top0|regs|lcr[0]~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[0] , uart_top0|regs|lcr[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[0]~_wirecell , uart_top0|regs|lcr[0]~_wirecell, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[0]~_wirecell , uart_top0|regs|transmitter|bit_counter[0]~_wirecell, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add1~0 , uart_top0|regs|transmitter|Add1~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux20~0 , uart_top0|regs|transmitter|Mux20~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[4]~0 , uart_top0|regs|transmitter|counter[4]~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[0] , uart_top0|regs|transmitter|counter[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add1~2 , uart_top0|regs|transmitter|Add1~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr6~2 , uart_top0|regs|lsr6~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[1]~1 , uart_top0|regs|transmitter|counter[1]~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[1]~2 , uart_top0|regs|transmitter|counter[1]~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[1] , uart_top0|regs|transmitter|counter[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add1~4 , uart_top0|regs|transmitter|Add1~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux18~0 , uart_top0|regs|transmitter|Mux18~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[2] , uart_top0|regs|transmitter|counter[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add1~6 , uart_top0|regs|transmitter|Add1~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[2] , uart_top0|regs|lcr[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Decoder4~0 , uart_top0|regs|receiver|Decoder4~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|WideNor1 , uart_top0|regs|transmitter|WideNor1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux17~0 , uart_top0|regs|transmitter|Mux17~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[3] , uart_top0|regs|transmitter|counter[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add1~8 , uart_top0|regs|transmitter|Add1~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux16~0 , uart_top0|regs|transmitter|Mux16~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[4] , uart_top0|regs|transmitter|counter[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|WideNor1~0 , uart_top0|regs|transmitter|WideNor1~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Equal1~0 , uart_top0|regs|transmitter|Equal1~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux3~0 , uart_top0|regs|transmitter|Mux3~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|tstate[1] , uart_top0|regs|transmitter|tstate[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[3]~feeder , uart_top0|regs|lcr[3]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[3] , uart_top0|regs|lcr[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[2]~0 , uart_top0|regs|transmitter|bit_counter[2]~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux2~0 , uart_top0|regs|transmitter|Mux2~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~7 , uart_top0|regs|transmitter|bit_out~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|parity_xor~0 , uart_top0|regs|transmitter|parity_xor~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[2]~1 , uart_top0|regs|transmitter|bit_counter[2]~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[2] , uart_top0|regs|transmitter|bit_counter[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux4~3 , uart_top0|regs|transmitter|Mux4~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|tx_reset~2 , uart_top0|regs|tx_reset~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|tx_reset , uart_top0|regs|tx_reset, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add1~0 , uart_top0|regs|transmitter|fifo_tx|Add1~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add2~0 , uart_top0|regs|transmitter|fifo_tx|Add2~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|tf_push~0 , uart_top0|regs|tf_push~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|tf_push~feeder , uart_top0|regs|tf_push~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|tf_push , uart_top0|regs|tf_push, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~8 , uart_top0|regs|transmitter|fifo_tx|count~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux4~2 , uart_top0|regs|transmitter|Mux4~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux5~0 , uart_top0|regs|transmitter|Mux5~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux5~1 , uart_top0|regs|transmitter|Mux5~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|tf_pop , uart_top0|regs|transmitter|tf_pop, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add2~2 , uart_top0|regs|transmitter|fifo_tx|Add2~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add1~2 , uart_top0|regs|transmitter|fifo_tx|Add1~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~7 , uart_top0|regs|transmitter|fifo_tx|count~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[1] , uart_top0|regs|transmitter|fifo_tx|count[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add1~4 , uart_top0|regs|transmitter|fifo_tx|Add1~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add2~4 , uart_top0|regs|transmitter|fifo_tx|Add2~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~6 , uart_top0|regs|transmitter|fifo_tx|count~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[2] , uart_top0|regs|transmitter|fifo_tx|count[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add2~6 , uart_top0|regs|transmitter|fifo_tx|Add2~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add1~6 , uart_top0|regs|transmitter|fifo_tx|Add1~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~3 , uart_top0|regs|transmitter|fifo_tx|count~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[3] , uart_top0|regs|transmitter|fifo_tx|count[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add2~8 , uart_top0|regs|transmitter|fifo_tx|Add2~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add1~8 , uart_top0|regs|transmitter|fifo_tx|Add1~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~0 , uart_top0|regs|transmitter|fifo_tx|count~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~1 , uart_top0|regs|transmitter|fifo_tx|count~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~2 , uart_top0|regs|transmitter|fifo_tx|count~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[4] , uart_top0|regs|transmitter|fifo_tx|count[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[3]~4 , uart_top0|regs|transmitter|fifo_tx|count[3]~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[3]~5 , uart_top0|regs|transmitter|fifo_tx|count[3]~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[0] , uart_top0|regs|transmitter|fifo_tx|count[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5~0 , uart_top0|regs|lsr5~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5~1 , uart_top0|regs|lsr5~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux4~4 , uart_top0|regs|transmitter|Mux4~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux4~5 , uart_top0|regs|transmitter|Mux4~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux4~6 , uart_top0|regs|transmitter|Mux4~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|tstate[0] , uart_top0|regs|transmitter|tstate[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux2~1 , uart_top0|regs|transmitter|Mux2~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux2~2 , uart_top0|regs|transmitter|Mux2~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux2~3 , uart_top0|regs|transmitter|Mux2~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|tstate[2] , uart_top0|regs|transmitter|tstate[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[0]~2 , uart_top0|regs|transmitter|bit_counter[0]~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[0] , uart_top0|regs|transmitter|bit_counter[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add0~0 , uart_top0|regs|transmitter|Add0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[1]~_wirecell , uart_top0|regs|lcr[1]~_wirecell, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[1] , uart_top0|regs|transmitter|bit_counter[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|LessThan0~0 , uart_top0|regs|transmitter|LessThan0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[5] , uart_top0|regs|lcr[5], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top~0 , uart_top0|regs|transmitter|fifo_tx|top~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top[2]~1 , uart_top0|regs|transmitter|fifo_tx|top[2]~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top[0] , uart_top0|regs|transmitter|fifo_tx|top[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top~2 , uart_top0|regs|transmitter|fifo_tx|top~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top[1] , uart_top0|regs|transmitter|fifo_tx|top[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top~3 , uart_top0|regs|transmitter|fifo_tx|top~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top[2] , uart_top0|regs|transmitter|fifo_tx|top[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[5]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[5]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[5] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[5], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add0~0 , uart_top0|regs|transmitter|fifo_tx|Add0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top~4 , uart_top0|regs|transmitter|fifo_tx|top~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top[3] , uart_top0|regs|transmitter|fifo_tx|top[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[7] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[7], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom~0 , uart_top0|regs|transmitter|fifo_tx|bottom~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom~1 , uart_top0|regs|transmitter|fifo_tx|bottom~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[0]~feeder , uart_top0|regs|transmitter|fifo_tx|bottom[0]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[0] , uart_top0|regs|transmitter|fifo_tx|bottom[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom~2 , uart_top0|regs|transmitter|fifo_tx|bottom~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[1] , uart_top0|regs|transmitter|fifo_tx|bottom[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[2] , uart_top0|regs|transmitter|fifo_tx|bottom[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add3~0 , uart_top0|regs|transmitter|fifo_tx|Add3~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom~3 , uart_top0|regs|transmitter|fifo_tx|bottom~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[6] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[6], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[3] , uart_top0|regs|transmitter|fifo_tx|bottom[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add3~1 , uart_top0|regs|transmitter|fifo_tx|Add3~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom~4 , uart_top0|regs|transmitter|fifo_tx|bottom~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[8]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[8]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[8] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[8], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~10 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~10, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[0] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[4]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[4]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[4] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[2] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~9 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~9, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~11 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~11, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[16]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[16]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[16] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[16], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~0feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~0feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~0 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~13 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~13, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~14 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~14, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~8 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~21 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~21, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~22 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~22, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[14]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[14]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[14] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[14], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~6 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~20 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~20, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[4]~4 , uart_top0|regs|transmitter|shift_out[4]~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux0~0 , uart_top0|regs|transmitter|Mux0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[15]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[15]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[15] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[15], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~7 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~19 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~19, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[5]~5 , uart_top0|regs|transmitter|shift_out[5]~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~1 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~12 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~12, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[9] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[9], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~4 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~17 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~17, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[2]~2 , uart_top0|regs|transmitter|shift_out[2]~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[10]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[10]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[10] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[10], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~2 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~15 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~15, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[0]~0 , uart_top0|regs|transmitter|shift_out[0]~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[13]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[13]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[13] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[13], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~5 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~18 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~18, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[3]~3 , uart_top0|regs|transmitter|shift_out[3]~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~3 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~16 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~16, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[1]~1 , uart_top0|regs|transmitter|shift_out[1]~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|WideXor0~0 , uart_top0|regs|transmitter|WideXor0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|WideXor0~1 , uart_top0|regs|transmitter|WideXor0~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux0~1 , uart_top0|regs|transmitter|Mux0~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|parity_xor , uart_top0|regs|transmitter|parity_xor, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[4] , uart_top0|regs|lcr[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~4 , uart_top0|regs|transmitter|bit_out~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[6] , uart_top0|regs|transmitter|shift_out[6], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[5] , uart_top0|regs|transmitter|shift_out[5], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[4] , uart_top0|regs|transmitter|shift_out[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[3] , uart_top0|regs|transmitter|shift_out[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[2] , uart_top0|regs|transmitter|shift_out[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[1] , uart_top0|regs|transmitter|shift_out[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[0] , uart_top0|regs|transmitter|shift_out[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~5 , uart_top0|regs|transmitter|bit_out~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~1 , uart_top0|regs|transmitter|bit_out~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~3 , uart_top0|regs|transmitter|bit_out~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~0 , uart_top0|regs|transmitter|bit_out~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~2 , uart_top0|regs|transmitter|bit_out~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~6 , uart_top0|regs|transmitter|bit_out~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out , uart_top0|regs|transmitter|bit_out, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux21~0 , uart_top0|regs|transmitter|Mux21~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux21~1 , uart_top0|regs|transmitter|Mux21~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|stx_o_tmp , uart_top0|regs|transmitter|stx_o_tmp, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|serial_in~0 , uart_top0|regs|serial_in~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[0]~8 , uart_top0|regs|receiver|counter_b[0]~8, openriscv_min_sopc, 1
instance = comp, \~GND , ~GND, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[3]~15 , uart_top0|regs|receiver|counter_b[3]~15, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[4]~17 , uart_top0|regs|receiver|counter_b[4]~17, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideOr7~0 , uart_top0|regs|receiver|WideOr7~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[4] , uart_top0|regs|receiver|counter_b[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[5]~19 , uart_top0|regs|receiver|counter_b[5]~19, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideOr6~0 , uart_top0|regs|receiver|WideOr6~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[5] , uart_top0|regs|receiver|counter_b[5], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[6]~21 , uart_top0|regs|receiver|counter_b[6]~21, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideOr5~0 , uart_top0|regs|receiver|WideOr5~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[6] , uart_top0|regs|receiver|counter_b[6], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[7]~23 , uart_top0|regs|receiver|counter_b[7]~23, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[7] , uart_top0|regs|receiver|counter_b[7], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Equal0~1 , uart_top0|regs|receiver|Equal0~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[3]~10 , uart_top0|regs|receiver|counter_b[3]~10, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[0] , uart_top0|regs|receiver|counter_b[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[1]~11 , uart_top0|regs|receiver|counter_b[1]~11, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[1] , uart_top0|regs|receiver|counter_b[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[2]~13 , uart_top0|regs|receiver|counter_b[2]~13, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[2] , uart_top0|regs|receiver|counter_b[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Decoder4~0_wirecell , uart_top0|regs|receiver|Decoder4~0_wirecell, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[3] , uart_top0|regs|receiver|counter_b[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Equal0~0 , uart_top0|regs|receiver|Equal0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux9~0 , uart_top0|regs|receiver|Mux9~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~3 , uart_top0|regs|receiver|Mux6~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[3]~3 , uart_top0|regs|receiver|rcounter16[3]~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[3]~4 , uart_top0|regs|receiver|rcounter16[3]~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[1] , uart_top0|regs|receiver|rcounter16[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Add0~0 , uart_top0|regs|receiver|Add0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux8~0 , uart_top0|regs|receiver|Mux8~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[2] , uart_top0|regs|receiver|rcounter16[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Add0~1 , uart_top0|regs|receiver|Add0~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux7~0 , uart_top0|regs|receiver|Mux7~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[3] , uart_top0|regs|receiver|rcounter16[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Equal2~0 , uart_top0|regs|receiver|Equal2~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[3]~5 , uart_top0|regs|receiver|rcounter16[3]~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~4 , uart_top0|regs|receiver|Mux6~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~2 , uart_top0|regs|receiver|Mux6~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~5 , uart_top0|regs|receiver|Mux6~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~0 , uart_top0|regs|receiver|Mux6~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity~0 , uart_top0|regs|receiver|rparity~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[0]~2 , uart_top0|regs|receiver|rbit_counter[0]~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[0]~3 , uart_top0|regs|receiver|rbit_counter[0]~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[0] , uart_top0|regs|receiver|rbit_counter[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Add1~0 , uart_top0|regs|receiver|Add1~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[1] , uart_top0|regs|receiver|rbit_counter[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6]~0 , uart_top0|regs|receiver|rshift[6]~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[2]~0 , uart_top0|regs|receiver|rbit_counter[2]~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[2]~1 , uart_top0|regs|receiver|rbit_counter[2]~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[2] , uart_top0|regs|receiver|rbit_counter[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Equal3~0 , uart_top0|regs|receiver|Equal3~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~1 , uart_top0|regs|receiver|Mux6~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~6 , uart_top0|regs|receiver|Mux6~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rstate[0] , uart_top0|regs|receiver|rstate[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[3]~2 , uart_top0|regs|receiver|rcounter16[3]~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux10~0 , uart_top0|regs|receiver|Mux10~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[0] , uart_top0|regs|receiver|rcounter16[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Equal1~0 , uart_top0|regs|receiver|Equal1~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rframing_error~0 , uart_top0|regs|receiver|rframing_error~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rframing_error~1 , uart_top0|regs|receiver|rframing_error~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rframing_error~2 , uart_top0|regs|receiver|rframing_error~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rframing_error , uart_top0|regs|receiver|rframing_error, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push~1 , uart_top0|regs|receiver|rf_push~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux3~0 , uart_top0|regs|receiver|Mux3~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux3~1 , uart_top0|regs|receiver|Mux3~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux3~2 , uart_top0|regs|receiver|Mux3~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux3~3 , uart_top0|regs|receiver|Mux3~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rstate[3] , uart_top0|regs|receiver|rstate[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~0 , uart_top0|regs|receiver|Mux4~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~4 , uart_top0|regs|receiver|Mux4~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~5 , uart_top0|regs|receiver|Mux4~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Decoder1~0 , uart_top0|regs|receiver|Decoder1~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~1 , uart_top0|regs|receiver|Mux4~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~2 , uart_top0|regs|receiver|Mux4~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~3 , uart_top0|regs|receiver|Mux4~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~6 , uart_top0|regs|receiver|Mux4~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rstate[2] , uart_top0|regs|receiver|rstate[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux5~1 , uart_top0|regs|receiver|Mux5~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux5~2 , uart_top0|regs|receiver|Mux5~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux5~3 , uart_top0|regs|receiver|Mux5~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux5~0 , uart_top0|regs|receiver|Mux5~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux5~4 , uart_top0|regs|receiver|Mux5~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rstate[1] , uart_top0|regs|receiver|rstate[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector11~1 , uart_top0|regs|receiver|Selector11~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push~0 , uart_top0|regs|receiver|rf_push~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector11~0 , uart_top0|regs|receiver|Selector11~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push~2 , uart_top0|regs|receiver|rf_push~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push , uart_top0|regs|receiver|rf_push, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push_q , uart_top0|regs|receiver|rf_push_q, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push_pulse , uart_top0|regs|receiver|rf_push_pulse, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr_mask_condition~2 , uart_top0|regs|lsr_mask_condition~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rf_pop~0 , uart_top0|regs|rf_pop~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rf_pop , uart_top0|regs|rf_pop, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add2~0 , uart_top0|regs|receiver|fifo_rx|Add2~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add1~0 , uart_top0|regs|receiver|fifo_rx|Add1~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count~10 , uart_top0|regs|receiver|fifo_rx|count~10, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rx_reset~2 , uart_top0|regs|rx_reset~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rx_reset , uart_top0|regs|rx_reset, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[3]~8 , uart_top0|regs|receiver|fifo_rx|count[3]~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[3]~9 , uart_top0|regs|receiver|fifo_rx|count[3]~9, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[0] , uart_top0|regs|receiver|fifo_rx|count[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add2~2 , uart_top0|regs|receiver|fifo_rx|Add2~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add1~2 , uart_top0|regs|receiver|fifo_rx|Add1~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count~11 , uart_top0|regs|receiver|fifo_rx|count~11, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[1] , uart_top0|regs|receiver|fifo_rx|count[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add1~4 , uart_top0|regs|receiver|fifo_rx|Add1~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add2~4 , uart_top0|regs|receiver|fifo_rx|Add2~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count~13 , uart_top0|regs|receiver|fifo_rx|count~13, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[2] , uart_top0|regs|receiver|fifo_rx|count[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add2~6 , uart_top0|regs|receiver|fifo_rx|Add2~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add1~6 , uart_top0|regs|receiver|fifo_rx|Add1~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count~12 , uart_top0|regs|receiver|fifo_rx|count~12, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[3] , uart_top0|regs|receiver|fifo_rx|count[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0r~0 , uart_top0|regs|lsr0r~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|LessThan1~0 , uart_top0|regs|receiver|fifo_rx|LessThan1~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add2~8 , uart_top0|regs|receiver|fifo_rx|Add2~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add1~8 , uart_top0|regs|receiver|fifo_rx|Add1~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux56~0 , uart_top0|regs|receiver|fifo_rx|Mux56~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux56~1 , uart_top0|regs|receiver|fifo_rx|Mux56~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[4] , uart_top0|regs|receiver|fifo_rx|count[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int~0 , uart_top0|regs|rda_int~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|fcr[0]~1 , uart_top0|regs|fcr[0]~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|always6~0 , uart_top0|regs|always6~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|fcr[0] , uart_top0|regs|fcr[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int~1 , uart_top0|regs|rda_int~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|fcr[1]~0 , uart_top0|regs|fcr[1]~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|fcr[1] , uart_top0|regs|fcr[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int~2 , uart_top0|regs|rda_int~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int~3 , uart_top0|regs|rda_int~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ier[3]~feeder , uart_top0|regs|ier[3]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ier[3] , uart_top0|regs|ier[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|delayed_modem_signals[0]~feeder , uart_top0|regs|delayed_modem_signals[0]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|delayed_modem_signals[0] , uart_top0|regs|delayed_modem_signals[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|msr_read , uart_top0|regs|msr_read, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|msi_reset~0 , uart_top0|regs|msi_reset~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|msi_reset , uart_top0|regs|msi_reset, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|msr~0 , uart_top0|regs|msr~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|msr[0] , uart_top0|regs|msr[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ms_int , uart_top0|regs|ms_int, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ms_int_d , uart_top0|regs|ms_int_d, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ms_int_pnd~0 , uart_top0|regs|ms_int_pnd~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ms_int_pnd~1 , uart_top0|regs|ms_int_pnd~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ms_int_pnd , uart_top0|regs|ms_int_pnd, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ier[2] , uart_top0|regs|ier[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom~0 , uart_top0|regs|receiver|fifo_rx|bottom~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom~1 , uart_top0|regs|receiver|fifo_rx|bottom~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[0]~feeder , uart_top0|regs|receiver|fifo_rx|bottom[0]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[0] , uart_top0|regs|receiver|fifo_rx|bottom[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector10~0 , uart_top0|regs|receiver|Selector10~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[0]~2 , uart_top0|regs|receiver|rf_data_in[0]~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[2]~6 , uart_top0|regs|receiver|rf_data_in[2]~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[2]~5 , uart_top0|regs|receiver|rf_data_in[2]~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[2]~7 , uart_top0|regs|receiver|rf_data_in[2]~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[2] , uart_top0|regs|receiver|rf_data_in[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo~50 , uart_top0|regs|receiver|fifo_rx|fifo~50, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top~0 , uart_top0|regs|receiver|fifo_rx|top~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top[0]~1 , uart_top0|regs|receiver|fifo_rx|top[0]~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top[0] , uart_top0|regs|receiver|fifo_rx|top[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add0~0 , uart_top0|regs|receiver|fifo_rx|Add0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top[1] , uart_top0|regs|receiver|fifo_rx|top[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add0~1 , uart_top0|regs|receiver|fifo_rx|Add0~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top[2] , uart_top0|regs|receiver|fifo_rx|top[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add0~2 , uart_top0|regs|receiver|fifo_rx|Add0~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top[3] , uart_top0|regs|receiver|fifo_rx|top[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~6 , uart_top0|regs|receiver|fifo_rx|Decoder1~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][1]~20 , uart_top0|regs|receiver|fifo_rx|fifo[8][1]~20, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom~2 , uart_top0|regs|receiver|fifo_rx|bottom~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[1]~feeder , uart_top0|regs|receiver|fifo_rx|bottom[1]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[1] , uart_top0|regs|receiver|fifo_rx|bottom[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add3~0 , uart_top0|regs|receiver|fifo_rx|Add3~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom~3 , uart_top0|regs|receiver|fifo_rx|bottom~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[2]~feeder , uart_top0|regs|receiver|fifo_rx|bottom[2]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[2] , uart_top0|regs|receiver|fifo_rx|bottom[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~6 , uart_top0|regs|receiver|fifo_rx|Decoder0~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add3~1 , uart_top0|regs|receiver|fifo_rx|Add3~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom~4 , uart_top0|regs|receiver|fifo_rx|bottom~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[3]~feeder , uart_top0|regs|receiver|fifo_rx|bottom[3]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[3] , uart_top0|regs|receiver|fifo_rx|bottom[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][1]~19 , uart_top0|regs|receiver|fifo_rx|fifo[8][1]~19, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][1]~21 , uart_top0|regs|receiver|fifo_rx|fifo[8][1]~21, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][2] , uart_top0|regs|receiver|fifo_rx|fifo[8][2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0r~1 , uart_top0|regs|lsr0r~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~2 , uart_top0|regs|receiver|fifo_rx|Decoder0~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][2]~43 , uart_top0|regs|receiver|fifo_rx|fifo[12][2]~43, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~14 , uart_top0|regs|receiver|fifo_rx|Decoder1~14, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][2]~44 , uart_top0|regs|receiver|fifo_rx|fifo[12][2]~44, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][2]~45 , uart_top0|regs|receiver|fifo_rx|fifo[12][2]~45, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][2] , uart_top0|regs|receiver|fifo_rx|fifo[12][2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~0 , uart_top0|regs|receiver|fifo_rx|Mux61~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~12 , uart_top0|regs|receiver|fifo_rx|Decoder1~12, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][1]~38 , uart_top0|regs|receiver|fifo_rx|fifo[13][1]~38, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~0 , uart_top0|regs|receiver|fifo_rx|Decoder0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][1]~37 , uart_top0|regs|receiver|fifo_rx|fifo[13][1]~37, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][1]~39 , uart_top0|regs|receiver|fifo_rx|fifo[13][1]~39, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][2] , uart_top0|regs|receiver|fifo_rx|fifo[13][2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~5 , uart_top0|regs|receiver|fifo_rx|Decoder1~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][2]~17 , uart_top0|regs|receiver|fifo_rx|fifo[9][2]~17, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~5 , uart_top0|regs|receiver|fifo_rx|Decoder0~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][2]~16 , uart_top0|regs|receiver|fifo_rx|fifo[9][2]~16, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][2]~18 , uart_top0|regs|receiver|fifo_rx|fifo[9][2]~18, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][2] , uart_top0|regs|receiver|fifo_rx|fifo[9][2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~1 , uart_top0|regs|receiver|fifo_rx|Mux61~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~7 , uart_top0|regs|receiver|fifo_rx|Decoder1~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][0]~23 , uart_top0|regs|receiver|fifo_rx|fifo[11][0]~23, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~7 , uart_top0|regs|receiver|fifo_rx|Decoder0~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][0]~22 , uart_top0|regs|receiver|fifo_rx|fifo[11][0]~22, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][0]~24 , uart_top0|regs|receiver|fifo_rx|fifo[11][0]~24, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][2] , uart_top0|regs|receiver|fifo_rx|fifo[11][2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~4 , uart_top0|regs|receiver|fifo_rx|Decoder1~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][0]~14 , uart_top0|regs|receiver|fifo_rx|fifo[10][0]~14, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~4 , uart_top0|regs|receiver|fifo_rx|Decoder0~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][0]~13 , uart_top0|regs|receiver|fifo_rx|fifo[10][0]~13, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][0]~15 , uart_top0|regs|receiver|fifo_rx|fifo[10][0]~15, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][2] , uart_top0|regs|receiver|fifo_rx|fifo[10][2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~7 , uart_top0|regs|receiver|fifo_rx|Mux61~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~3 , uart_top0|regs|receiver|fifo_rx|Decoder0~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][1]~46 , uart_top0|regs|receiver|fifo_rx|fifo[15][1]~46, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~15 , uart_top0|regs|receiver|fifo_rx|Decoder1~15, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][1]~47 , uart_top0|regs|receiver|fifo_rx|fifo[15][1]~47, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][1]~48 , uart_top0|regs|receiver|fifo_rx|fifo[15][1]~48, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][2] , uart_top0|regs|receiver|fifo_rx|fifo[15][2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~13 , uart_top0|regs|receiver|fifo_rx|Decoder1~13, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][0]~41 , uart_top0|regs|receiver|fifo_rx|fifo[14][0]~41, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~1 , uart_top0|regs|receiver|fifo_rx|Decoder0~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][0]~40 , uart_top0|regs|receiver|fifo_rx|fifo[14][0]~40, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][0]~42 , uart_top0|regs|receiver|fifo_rx|fifo[14][0]~42, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][2] , uart_top0|regs|receiver|fifo_rx|fifo[14][2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~8 , uart_top0|regs|receiver|fifo_rx|Mux61~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~3 , uart_top0|regs|receiver|fifo_rx|Decoder1~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][2]~11 , uart_top0|regs|receiver|fifo_rx|fifo[7][2]~11, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][2]~10 , uart_top0|regs|receiver|fifo_rx|fifo[7][2]~10, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][2]~12 , uart_top0|regs|receiver|fifo_rx|fifo[7][2]~12, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][2] , uart_top0|regs|receiver|fifo_rx|fifo[7][2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][2]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[6][2]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][1]~4 , uart_top0|regs|receiver|fifo_rx|fifo[6][1]~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~1 , uart_top0|regs|receiver|fifo_rx|Decoder1~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][1]~5 , uart_top0|regs|receiver|fifo_rx|fifo[6][1]~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][1]~6 , uart_top0|regs|receiver|fifo_rx|fifo[6][1]~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][2] , uart_top0|regs|receiver|fifo_rx|fifo[6][2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~8 , uart_top0|regs|receiver|fifo_rx|Decoder1~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][1]~26 , uart_top0|regs|receiver|fifo_rx|fifo[2][1]~26, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][1]~25 , uart_top0|regs|receiver|fifo_rx|fifo[2][1]~25, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][1]~27 , uart_top0|regs|receiver|fifo_rx|fifo[2][1]~27, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][2] , uart_top0|regs|receiver|fifo_rx|fifo[2][2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~2 , uart_top0|regs|receiver|fifo_rx|Mux61~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][2]~34 , uart_top0|regs|receiver|fifo_rx|fifo[3][2]~34, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~11 , uart_top0|regs|receiver|fifo_rx|Decoder1~11, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][2]~35 , uart_top0|regs|receiver|fifo_rx|fifo[3][2]~35, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][2]~36 , uart_top0|regs|receiver|fifo_rx|fifo[3][2]~36, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][2] , uart_top0|regs|receiver|fifo_rx|fifo[3][2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~3 , uart_top0|regs|receiver|fifo_rx|Mux61~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~2 , uart_top0|regs|receiver|fifo_rx|Decoder1~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][2]~8 , uart_top0|regs|receiver|fifo_rx|fifo[4][2]~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][2]~7 , uart_top0|regs|receiver|fifo_rx|fifo[4][2]~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][2]~9 , uart_top0|regs|receiver|fifo_rx|fifo[4][2]~9, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][2] , uart_top0|regs|receiver|fifo_rx|fifo[4][2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][2]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[0][2]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~10 , uart_top0|regs|receiver|fifo_rx|Decoder1~10, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][1]~32 , uart_top0|regs|receiver|fifo_rx|fifo[0][1]~32, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][1]~31 , uart_top0|regs|receiver|fifo_rx|fifo[0][1]~31, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][1]~33 , uart_top0|regs|receiver|fifo_rx|fifo[0][1]~33, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][2] , uart_top0|regs|receiver|fifo_rx|fifo[0][2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~4 , uart_top0|regs|receiver|fifo_rx|Mux61~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~0 , uart_top0|regs|receiver|fifo_rx|Decoder1~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][1]~2 , uart_top0|regs|receiver|fifo_rx|fifo[5][1]~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][1]~1 , uart_top0|regs|receiver|fifo_rx|fifo[5][1]~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][1]~3 , uart_top0|regs|receiver|fifo_rx|fifo[5][1]~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][2] , uart_top0|regs|receiver|fifo_rx|fifo[5][2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~9 , uart_top0|regs|receiver|fifo_rx|Decoder1~9, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][1]~29 , uart_top0|regs|receiver|fifo_rx|fifo[1][1]~29, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][1]~28 , uart_top0|regs|receiver|fifo_rx|fifo[1][1]~28, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][1]~30 , uart_top0|regs|receiver|fifo_rx|fifo[1][1]~30, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][2] , uart_top0|regs|receiver|fifo_rx|fifo[1][2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~5 , uart_top0|regs|receiver|fifo_rx|Mux61~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~6 , uart_top0|regs|receiver|fifo_rx|Mux61~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~9 , uart_top0|regs|receiver|fifo_rx|Mux61~9, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr4_d , uart_top0|regs|lsr4_d, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr_mask_condition , uart_top0|regs|lsr_mask_condition, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr_mask_d , uart_top0|regs|lsr_mask_d, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|always8~2 , uart_top0|regs|always8~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr_mask , uart_top0|regs|lsr_mask, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr4r~0 , uart_top0|regs|lsr4r~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr4r , uart_top0|regs|lsr4r, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[0]~3 , uart_top0|regs|receiver|rf_data_in[0]~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[0]~4 , uart_top0|regs|receiver|rf_data_in[0]~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[0] , uart_top0|regs|receiver|rf_data_in[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo~49 , uart_top0|regs|receiver|fifo_rx|fifo~49, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][0]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[4][0]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][0] , uart_top0|regs|receiver|fifo_rx|fifo[4][0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][0] , uart_top0|regs|receiver|fifo_rx|fifo[6][0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][0] , uart_top0|regs|receiver|fifo_rx|fifo[2][0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][0] , uart_top0|regs|receiver|fifo_rx|fifo[0][0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~4 , uart_top0|regs|receiver|fifo_rx|Mux63~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~5 , uart_top0|regs|receiver|fifo_rx|Mux63~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][0]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[5][0]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][0] , uart_top0|regs|receiver|fifo_rx|fifo[5][0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][0] , uart_top0|regs|receiver|fifo_rx|fifo[7][0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][0] , uart_top0|regs|receiver|fifo_rx|fifo[3][0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][0] , uart_top0|regs|receiver|fifo_rx|fifo[1][0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~2 , uart_top0|regs|receiver|fifo_rx|Mux63~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~3 , uart_top0|regs|receiver|fifo_rx|Mux63~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~6 , uart_top0|regs|receiver|fifo_rx|Mux63~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][0] , uart_top0|regs|receiver|fifo_rx|fifo[11][0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][0] , uart_top0|regs|receiver|fifo_rx|fifo[9][0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~7 , uart_top0|regs|receiver|fifo_rx|Mux63~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][0] , uart_top0|regs|receiver|fifo_rx|fifo[13][0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][0]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[15][0]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][0] , uart_top0|regs|receiver|fifo_rx|fifo[15][0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~8 , uart_top0|regs|receiver|fifo_rx|Mux63~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][0]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[10][0]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][0] , uart_top0|regs|receiver|fifo_rx|fifo[10][0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][0] , uart_top0|regs|receiver|fifo_rx|fifo[8][0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~0 , uart_top0|regs|receiver|fifo_rx|Mux63~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][0] , uart_top0|regs|receiver|fifo_rx|fifo[12][0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][0]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[14][0]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][0] , uart_top0|regs|receiver|fifo_rx|fifo[14][0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~1 , uart_top0|regs|receiver|fifo_rx|Mux63~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~9 , uart_top0|regs|receiver|fifo_rx|Mux63~9, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr3_d , uart_top0|regs|lsr3_d, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr3r~0 , uart_top0|regs|lsr3r~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr3r , uart_top0|regs|lsr3r, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[1]~0 , uart_top0|regs|receiver|rf_data_in[1]~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity_error~0 , uart_top0|regs|receiver|rparity_error~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity~1 , uart_top0|regs|receiver|rparity~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity~2 , uart_top0|regs|receiver|rparity~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity , uart_top0|regs|receiver|rparity, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Decoder1~1 , uart_top0|regs|receiver|Decoder1~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6]~3 , uart_top0|regs|receiver|rshift[6]~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector16~0 , uart_top0|regs|receiver|Selector16~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[7]~7 , uart_top0|regs|receiver|rshift[7]~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[7]~8 , uart_top0|regs|receiver|rshift[7]~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[7] , uart_top0|regs|receiver|rshift[7], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6]~2 , uart_top0|regs|receiver|rshift[6]~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6]~4 , uart_top0|regs|receiver|rshift[6]~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6]~5 , uart_top0|regs|receiver|rshift[6]~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6] , uart_top0|regs|receiver|rshift[6], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux1~0 , uart_top0|regs|receiver|Mux1~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux1~1 , uart_top0|regs|receiver|Mux1~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[0]~1 , uart_top0|regs|receiver|rshift[0]~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[5] , uart_top0|regs|receiver|rshift[5], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift~6 , uart_top0|regs|receiver|rshift~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[4] , uart_top0|regs|receiver|rshift[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector20~0 , uart_top0|regs|receiver|Selector20~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[3] , uart_top0|regs|receiver|rshift[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector21~0 , uart_top0|regs|receiver|Selector21~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[2] , uart_top0|regs|receiver|rshift[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector22~0 , uart_top0|regs|receiver|Selector22~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[1] , uart_top0|regs|receiver|rshift[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector23~0 , uart_top0|regs|receiver|Selector23~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[0] , uart_top0|regs|receiver|rshift[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideXor0~1 , uart_top0|regs|receiver|WideXor0~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideXor0~0 , uart_top0|regs|receiver|WideXor0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideXor0~2 , uart_top0|regs|receiver|WideXor0~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity_xor~0 , uart_top0|regs|receiver|rparity_xor~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity_xor , uart_top0|regs|receiver|rparity_xor, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector12~0 , uart_top0|regs|receiver|Selector12~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector12~1 , uart_top0|regs|receiver|Selector12~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity_error~1 , uart_top0|regs|receiver|rparity_error~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity_error , uart_top0|regs|receiver|rparity_error, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector9~0 , uart_top0|regs|receiver|Selector9~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[3]~1 , uart_top0|regs|receiver|rf_data_in[3]~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[1] , uart_top0|regs|receiver|rf_data_in[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo~0 , uart_top0|regs|receiver|fifo_rx|fifo~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][1]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[6][1]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][1] , uart_top0|regs|receiver|fifo_rx|fifo[6][1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][1] , uart_top0|regs|receiver|fifo_rx|fifo[4][1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~0 , uart_top0|regs|receiver|fifo_rx|Mux62~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][1]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[7][1]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][1] , uart_top0|regs|receiver|fifo_rx|fifo[7][1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][1] , uart_top0|regs|receiver|fifo_rx|fifo[5][1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~1 , uart_top0|regs|receiver|fifo_rx|Mux62~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][1]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[15][1]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][1] , uart_top0|regs|receiver|fifo_rx|fifo[15][1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][1]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[14][1]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][1] , uart_top0|regs|receiver|fifo_rx|fifo[14][1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][1] , uart_top0|regs|receiver|fifo_rx|fifo[12][1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~7 , uart_top0|regs|receiver|fifo_rx|Mux62~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][1] , uart_top0|regs|receiver|fifo_rx|fifo[13][1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~8 , uart_top0|regs|receiver|fifo_rx|Mux62~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][1] , uart_top0|regs|receiver|fifo_rx|fifo[10][1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][1] , uart_top0|regs|receiver|fifo_rx|fifo[11][1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][1] , uart_top0|regs|receiver|fifo_rx|fifo[8][1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][1]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[9][1]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][1] , uart_top0|regs|receiver|fifo_rx|fifo[9][1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~2 , uart_top0|regs|receiver|fifo_rx|Mux62~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~3 , uart_top0|regs|receiver|fifo_rx|Mux62~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][1] , uart_top0|regs|receiver|fifo_rx|fifo[0][1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][1] , uart_top0|regs|receiver|fifo_rx|fifo[1][1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~4 , uart_top0|regs|receiver|fifo_rx|Mux62~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][1] , uart_top0|regs|receiver|fifo_rx|fifo[3][1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][1] , uart_top0|regs|receiver|fifo_rx|fifo[2][1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~5 , uart_top0|regs|receiver|fifo_rx|Mux62~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~6 , uart_top0|regs|receiver|fifo_rx|Mux62~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~9 , uart_top0|regs|receiver|fifo_rx|Mux62~9, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr2_d , uart_top0|regs|lsr2_d, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr2r~0 , uart_top0|regs|lsr2r~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr2r , uart_top0|regs|lsr2r, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|overrun~0 , uart_top0|regs|receiver|fifo_rx|overrun~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|overrun~1 , uart_top0|regs|receiver|fifo_rx|overrun~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|overrun~2 , uart_top0|regs|receiver|fifo_rx|overrun~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|overrun , uart_top0|regs|receiver|fifo_rx|overrun, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr1_d~feeder , uart_top0|regs|lsr1_d~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr1_d , uart_top0|regs|lsr1_d, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr1r~0 , uart_top0|regs|lsr1r~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr1r , uart_top0|regs|lsr1r, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int~0 , uart_top0|regs|rls_int~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int~1 , uart_top0|regs|rls_int~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int_d , uart_top0|regs|rls_int_d, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int_pnd~0 , uart_top0|regs|rls_int_pnd~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int_pnd~1 , uart_top0|regs|rls_int_pnd~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int_pnd , uart_top0|regs|rls_int_pnd, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[0]~10 , uart_top0|regs|receiver|counter_t[0]~10, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|always4~0 , uart_top0|regs|receiver|always4~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[0]~12 , uart_top0|regs|receiver|counter_t[0]~12, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[0] , uart_top0|regs|receiver|counter_t[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[1]~13 , uart_top0|regs|receiver|counter_t[1]~13, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[1] , uart_top0|regs|receiver|counter_t[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[2]~15 , uart_top0|regs|receiver|counter_t[2]~15, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[2] , uart_top0|regs|receiver|counter_t[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[3]~17 , uart_top0|regs|receiver|counter_t[3]~17, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[3] , uart_top0|regs|receiver|counter_t[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int~2 , uart_top0|regs|ti_int~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[4]~19 , uart_top0|regs|receiver|counter_t[4]~19, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[4] , uart_top0|regs|receiver|counter_t[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[5]~21 , uart_top0|regs|receiver|counter_t[5]~21, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[5] , uart_top0|regs|receiver|counter_t[5], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[6]~23 , uart_top0|regs|receiver|counter_t[6]~23, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[6] , uart_top0|regs|receiver|counter_t[6], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[7]~25 , uart_top0|regs|receiver|counter_t[7]~25, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[7] , uart_top0|regs|receiver|counter_t[7], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[8]~27 , uart_top0|regs|receiver|counter_t[8]~27, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[8] , uart_top0|regs|receiver|counter_t[8], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int~3 , uart_top0|regs|ti_int~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[9]~29 , uart_top0|regs|receiver|counter_t[9]~29, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[9] , uart_top0|regs|receiver|counter_t[9], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int~4 , uart_top0|regs|ti_int~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int , uart_top0|regs|ti_int, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int_d , uart_top0|regs|ti_int_d, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int_pnd~0 , uart_top0|regs|ti_int_pnd~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int_pnd~1 , uart_top0|regs|ti_int_pnd~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int_pnd , uart_top0|regs|ti_int_pnd, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|iir~1 , uart_top0|regs|iir~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|iir~2 , uart_top0|regs|iir~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|iir[0] , uart_top0|regs|iir[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|iir[2] , uart_top0|regs|iir[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|iir~3 , uart_top0|regs|iir~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|iir[3] , uart_top0|regs|iir[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_pnd~1 , uart_top0|regs|thre_int_pnd~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_pnd~2 , uart_top0|regs|thre_int_pnd~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[0]~8 , uart_top0|regs|block_cnt[0]~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|always31~0 , uart_top0|regs|always31~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[1]~11 , uart_top0|regs|block_cnt[1]~11, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[2]~13 , uart_top0|regs|block_cnt[2]~13, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[2] , uart_top0|regs|block_cnt[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[3]~15 , uart_top0|regs|block_cnt[3]~15, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[3] , uart_top0|regs|block_cnt[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[4]~17 , uart_top0|regs|block_cnt[4]~17, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[4] , uart_top0|regs|block_cnt[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[5]~19 , uart_top0|regs|block_cnt[5]~19, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr3~0 , uart_top0|regs|WideOr3~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[5] , uart_top0|regs|block_cnt[5], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[6]~21 , uart_top0|regs|block_cnt[6]~21, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr2~0 , uart_top0|regs|WideOr2~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr2~0_wirecell , uart_top0|regs|WideOr2~0_wirecell, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[6] , uart_top0|regs|block_cnt[6], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[7]~23 , uart_top0|regs|block_cnt[7]~23, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[7] , uart_top0|regs|block_cnt[7], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5~3 , uart_top0|regs|lsr5~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[7]~10 , uart_top0|regs|block_cnt[7]~10, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[0] , uart_top0|regs|block_cnt[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[1] , uart_top0|regs|block_cnt[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5~2 , uart_top0|regs|lsr5~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5 , uart_top0|regs|lsr5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5_d~feeder , uart_top0|regs|lsr5_d~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5_d , uart_top0|regs|lsr5_d, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5r~0 , uart_top0|regs|lsr5r~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5r , uart_top0|regs|lsr5r, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ier[1] , uart_top0|regs|ier[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int , uart_top0|regs|thre_int, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_d , uart_top0|regs|thre_int_d, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_pnd~0 , uart_top0|regs|thre_int_pnd~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_pnd~3 , uart_top0|regs|thre_int_pnd~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_pnd , uart_top0|regs|thre_int_pnd, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|iir~0 , uart_top0|regs|iir~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|iir[1] , uart_top0|regs|iir[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|always8~3 , uart_top0|regs|always8~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[1] , uart_top0|regs|scratch[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~0 , uart_top0|regs|Mux7~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~1 , uart_top0|regs|Mux4~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~3 , uart_top0|regs|Mux4~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector7~0 , uart_top0|regs|receiver|Selector7~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[3] , uart_top0|regs|receiver|rf_data_in[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector6~0 , uart_top0|regs|receiver|Selector6~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[4] , uart_top0|regs|receiver|rf_data_in[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector5~0 , uart_top0|regs|receiver|Selector5~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[5] , uart_top0|regs|receiver|rf_data_in[5], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector4~0 , uart_top0|regs|receiver|Selector4~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[6] , uart_top0|regs|receiver|rf_data_in[6], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector3~0 , uart_top0|regs|receiver|Selector3~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[7] , uart_top0|regs|receiver|rf_data_in[7], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector2~0 , uart_top0|regs|receiver|Selector2~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[8] , uart_top0|regs|receiver|rf_data_in[8], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector1~0 , uart_top0|regs|receiver|Selector1~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[9] , uart_top0|regs|receiver|rf_data_in[9], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector0~0 , uart_top0|regs|receiver|Selector0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[10] , uart_top0|regs|receiver|rf_data_in[10], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6]~feeder , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[7] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[7], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[8] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[8], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[5] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[5], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~5 , uart_top0|regs|Mux4~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[0] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[2] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1]~feeder , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[4] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[3]~feeder , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[3]~feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[3] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~4 , uart_top0|regs|Mux4~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~6 , uart_top0|regs|Mux4~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[10] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[10], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~0feeder , uart_top0|regs|receiver|fifo_rx|rfifo|ram~0feeder, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~0 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~7 , uart_top0|regs|Mux4~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~0 , uart_top0|regs|Mux6~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~9 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~9, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~10 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~10, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~2 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~1 , uart_top0|regs|Mux6~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~2 , uart_top0|regs|Mux4~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~2 , uart_top0|regs|Mux6~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~3 , uart_top0|regs|Mux6~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~4 , uart_top0|regs|Mux6~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~5 , uart_top0|regs|Mux6~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~6 , uart_top0|regs|Mux6~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux14~2 , uart_top0|wb_interface|Mux14~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|re_o , uart_top0|wb_interface|re_o, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[17] , uart_top0|wb_interface|wb_dat_o[17], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s2_cyc_o_next~1 , wb_conmax_top0|m1|s2_cyc_o_next~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s2_cyc_o~feeder , wb_conmax_top0|m1|s2_cyc_o~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s2_cyc_o , wb_conmax_top0|m1|s2_cyc_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s2_cyc_o_next~1 , wb_conmax_top0|m0|s2_cyc_o_next~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s2_cyc_o~feeder , wb_conmax_top0|m0|s2_cyc_o~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s2_cyc_o , wb_conmax_top0|m0|s2_cyc_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[1]~feeder , wb_conmax_top0|rf|conf2[1]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux29~0 , wb_conmax_top0|s15|Mux29~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~2 , wb_conmax_top0|rf|Equal1~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~3 , wb_conmax_top0|rf|Equal1~3, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[1] , wb_conmax_top0|rf|conf2[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[3]~feeder , wb_conmax_top0|rf|conf2[3]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[3] , wb_conmax_top0|rf|conf2[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_enc|pri_out[1]~0 , wb_conmax_top0|s2|msel|pri_enc|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[0]~feeder , wb_conmax_top0|rf|conf2[0]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[0] , wb_conmax_top0|rf|conf2[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_enc|pd0|pri_out[2]~1 , wb_conmax_top0|s2|msel|pri_enc|pd0|pri_out[2]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[2]~feeder , wb_conmax_top0|rf|conf2[2]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[2] , wb_conmax_top0|rf|conf2[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_enc|pd1|pri_out[2]~1 , wb_conmax_top0|s2|msel|pri_enc|pd1|pri_out[2]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb2|Selector1~0 , wb_conmax_top0|s2|msel|arb2|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb2|state.grant1 , wb_conmax_top0|s2|msel|arb2|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb2|Selector0~0 , wb_conmax_top0|s2|msel|arb2|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb2|state.grant0 , wb_conmax_top0|s2|msel|arb2|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|req_p3[0] , wb_conmax_top0|s2|msel|req_p3[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|req_p3[1] , wb_conmax_top0|s2|msel|req_p3[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb3|Selector1~0 , wb_conmax_top0|s2|msel|arb3|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb3|state.grant1 , wb_conmax_top0|s2|msel|arb3|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb3|Selector0~0 , wb_conmax_top0|s2|msel|arb3|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb3|state.grant0 , wb_conmax_top0|s2|msel|arb3|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_enc|pd0|pri_out[1]~0 , wb_conmax_top0|s2|msel|pri_enc|pd0|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_enc|pd1|pri_out[1]~0 , wb_conmax_top0|s2|msel|pri_enc|pd1|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb1|Selector1~0 , wb_conmax_top0|s2|msel|arb1|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb1|state.grant1 , wb_conmax_top0|s2|msel|arb1|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb1|Selector0~0 , wb_conmax_top0|s2|msel|arb1|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb1|state.grant0 , wb_conmax_top0|s2|msel|arb1|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_enc|pri_out[0]~1 , wb_conmax_top0|s2|msel|pri_enc|pri_out[0]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_enc|pri_out[0]~2 , wb_conmax_top0|s2|msel|pri_enc|pri_out[0]~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_out[0] , wb_conmax_top0|s2|msel|pri_out[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|req_p0[0] , wb_conmax_top0|s2|msel|req_p0[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|req_p0[1] , wb_conmax_top0|s2|msel|req_p0[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb0|Selector1~0 , wb_conmax_top0|s2|msel|arb0|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb0|state.grant1 , wb_conmax_top0|s2|msel|arb0|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb0|Selector0~0 , wb_conmax_top0|s2|msel|arb0|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb0|state.grant0 , wb_conmax_top0|s2|msel|arb0|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|Mux2~0 , wb_conmax_top0|s2|msel|Mux2~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|Mux2~1 , wb_conmax_top0|s2|msel|Mux2~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|m1_cyc_r , wb_conmax_top0|s2|m1_cyc_r, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|m0_cyc_r , wb_conmax_top0|s2|m0_cyc_r, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux69~0 , wb_conmax_top0|s2|Mux69~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux69~1 , wb_conmax_top0|s2|Mux69~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|next , wb_conmax_top0|s2|next, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_out~0 , wb_conmax_top0|s2|msel|pri_out~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_out[1] , wb_conmax_top0|s2|msel|pri_out[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|Mux1~1 , wb_conmax_top0|s2|msel|Mux1~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|Mux1~0 , wb_conmax_top0|s2|msel|Mux1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|Mux1~2 , wb_conmax_top0|s2|msel|Mux1~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|Mux1~3 , wb_conmax_top0|s2|msel|Mux1~3, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux50~0 , wb_conmax_top0|s2|Mux50~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux28~0 , wb_conmax_top0|s2|Mux28~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~9 , openriscv0|iwishbone_bus_if|wishbone_addr_o~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[1] , openriscv0|iwishbone_bus_if|wishbone_addr_o[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~10 , openriscv0|iwishbone_bus_if|wishbone_addr_o~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[6] , openriscv0|iwishbone_bus_if|wishbone_addr_o[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~11 , openriscv0|iwishbone_bus_if|wishbone_addr_o~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[7] , openriscv0|iwishbone_bus_if|wishbone_addr_o[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~0 , openriscv0|if_id0|id_pc~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[0] , openriscv0|if_id0|id_pc[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|always1~10 , openriscv0|regfile1|always1~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~4 , openriscv0|mem_wb0|wb_wdata~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[0] , openriscv0|mem_wb0|wb_wdata[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~672 , openriscv0|regfile1|regs~672, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~800 , openriscv0|regfile1|regs~800, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~544 , openriscv0|regfile1|regs~544, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1166 , openriscv0|regfile1|regs~1166, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~928 , openriscv0|regfile1|regs~928, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1167 , openriscv0|regfile1|regs~1167, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~992feeder , openriscv0|regfile1|regs~992feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~992 , openriscv0|regfile1|regs~992, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~864feeder , openriscv0|regfile1|regs~864feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~864 , openriscv0|regfile1|regs~864, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~608feeder , openriscv0|regfile1|regs~608feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~608 , openriscv0|regfile1|regs~608, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1173 , openriscv0|regfile1|regs~1173, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~736feeder , openriscv0|regfile1|regs~736feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~736 , openriscv0|regfile1|regs~736, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1174 , openriscv0|regfile1|regs~1174, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~896 , openriscv0|regfile1|regs~896, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~768 , openriscv0|regfile1|regs~768, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~640 , openriscv0|regfile1|regs~640, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~512 , openriscv0|regfile1|regs~512, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1170 , openriscv0|regfile1|regs~1170, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1171 , openriscv0|regfile1|regs~1171, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~832 , openriscv0|regfile1|regs~832, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~960feeder , openriscv0|regfile1|regs~960feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~960 , openriscv0|regfile1|regs~960, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~704 , openriscv0|regfile1|regs~704, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~576feeder , openriscv0|regfile1|regs~576feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~576 , openriscv0|regfile1|regs~576, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1168 , openriscv0|regfile1|regs~1168, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1169 , openriscv0|regfile1|regs~1169, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1172 , openriscv0|regfile1|regs~1172, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1175 , openriscv0|regfile1|regs~1175, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~32 , openriscv0|regfile1|regs~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~96 , openriscv0|regfile1|regs~96, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~64 , openriscv0|regfile1|regs~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~0 , openriscv0|regfile1|regs~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1160 , openriscv0|regfile1|regs~1160, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1161 , openriscv0|regfile1|regs~1161, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~352feeder , openriscv0|regfile1|regs~352feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~352 , openriscv0|regfile1|regs~352, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~288 , openriscv0|regfile1|regs~288, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~320 , openriscv0|regfile1|regs~320, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~256feeder , openriscv0|regfile1|regs~256feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~256 , openriscv0|regfile1|regs~256, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1158 , openriscv0|regfile1|regs~1158, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1159 , openriscv0|regfile1|regs~1159, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1162 , openriscv0|regfile1|regs~1162, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~192 , openriscv0|regfile1|regs~192, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~160 , openriscv0|regfile1|regs~160, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~128 , openriscv0|regfile1|regs~128, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1156 , openriscv0|regfile1|regs~1156, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~224 , openriscv0|regfile1|regs~224, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1157 , openriscv0|regfile1|regs~1157, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~448feeder , openriscv0|regfile1|regs~448feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~448 , openriscv0|regfile1|regs~448, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~384 , openriscv0|regfile1|regs~384, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~416feeder , openriscv0|regfile1|regs~416feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~416 , openriscv0|regfile1|regs~416, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1163 , openriscv0|regfile1|regs~1163, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~480 , openriscv0|regfile1|regs~480, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1164 , openriscv0|regfile1|regs~1164, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1165 , openriscv0|regfile1|regs~1165, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector101~0 , openriscv0|id0|Selector101~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector101~1 , openriscv0|id0|Selector101~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector101~2 , openriscv0|id0|Selector101~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector101~3 , openriscv0|id0|Selector101~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux56~1 , openriscv0|id0|Mux56~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux56~2 , openriscv0|id0|Mux56~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~24 , openriscv0|mem_wb0|wb_csr_reg_data~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[17] , openriscv0|mem_wb0|wb_csr_reg_data[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~21 , openriscv0|csr0|mtvec~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[17] , openriscv0|csr0|minstret[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector22~8 , openriscv0|csr0|Selector22~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[17]~feeder , openriscv0|csr0|frm[17]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[17] , openriscv0|csr0|frm[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[17] , openriscv0|csr0|fcsr[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector22~9 , openriscv0|csr0|Selector22~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[17] , openriscv0|csr0|mhartid[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector22~6 , openriscv0|csr0|Selector22~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[15]~67 , openriscv0|csr0|mcycle[15]~67, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[16]~69 , openriscv0|csr0|mcycle[16]~69, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[16] , openriscv0|csr0|mcycle[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[17]~71 , openriscv0|csr0|mcycle[17]~71, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[17] , openriscv0|csr0|mcycle[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[17] , openriscv0|csr0|minstreth[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector22~7 , openriscv0|csr0|Selector22~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector22~10 , openriscv0|csr0|Selector22~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[17] , openriscv0|csr0|mvendorid[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[17]~feeder , openriscv0|csr0|fflags[17]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[17] , openriscv0|csr0|fflags[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector22~12 , openriscv0|csr0|Selector22~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[17] , openriscv0|csr0|mimpid[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[17]~feeder , openriscv0|csr0|marchid[17]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[17] , openriscv0|csr0|marchid[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector22~11 , openriscv0|csr0|Selector22~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~24 , openriscv0|csr0|mcause~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[17] , openriscv0|csr0|mcause[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~17 , openriscv0|if_id0|id_pc~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[17] , openriscv0|if_id0|id_pc[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~17 , openriscv0|id_ex0|ex_current_inst_address~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[17] , openriscv0|id_ex0|ex_current_inst_address[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~18 , openriscv0|ex_mem0|mem_current_inst_address~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[17] , openriscv0|ex_mem0|mem_current_inst_address[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~19 , openriscv0|csr0|mtval~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[17] , openriscv0|csr0|mtval[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector22~2 , openriscv0|csr0|Selector22~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal28~0 , openriscv0|csr0|Equal28~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[3]~0 , openriscv0|csr0|misa[3]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[3]~1 , openriscv0|csr0|misa[3]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[17] , openriscv0|csr0|misa[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[17] , openriscv0|csr0|mtvec[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[17] , openriscv0|csr0|mscratch[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector22~3 , openriscv0|csr0|Selector22~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector22~4 , openriscv0|csr0|Selector22~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[17] , openriscv0|csr0|mip[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[17]~feeder , openriscv0|csr0|mie[17]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[17] , openriscv0|csr0|mie[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector22~1 , openriscv0|csr0|Selector22~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[17] , openriscv0|csr0|mstatus[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~102 , openriscv0|csr0|Add2~102, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~12 , openriscv0|id_ex0|ex_current_inst_address~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[12] , openriscv0|id_ex0|ex_current_inst_address[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~13 , openriscv0|ex_mem0|mem_current_inst_address~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[12] , openriscv0|ex_mem0|mem_current_inst_address[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~112 , openriscv0|csr0|Add2~112, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~22 , openriscv0|csr0|Add2~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~24 , openriscv0|csr0|Add2~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~113 , openriscv0|csr0|Add2~113, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[29]~4 , openriscv0|ctrl0|new_pc[29]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[3]~3 , openriscv0|csr0|mepc[3]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[3]~4 , openriscv0|csr0|mepc[3]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[3]~5 , openriscv0|csr0|mepc[3]~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[12] , openriscv0|csr0|mepc[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~26 , openriscv0|csr0|mtvec~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[12] , openriscv0|csr0|mtvec[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[12]~92 , openriscv0|ctrl0|new_pc[12]~92, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[12]~93 , openriscv0|ctrl0|new_pc[12]~93, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[12]~94 , openriscv0|ctrl0|new_pc[12]~94, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[12] , openriscv0|ctrl0|new_pc[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~14 , openriscv0|pc_reg0|Add0~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~16 , openriscv0|pc_reg0|Add0~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~18 , openriscv0|pc_reg0|Add0~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~20 , openriscv0|pc_reg0|Add0~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~22 , openriscv0|pc_reg0|Add0~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~24 , openriscv0|pc_reg0|Add0~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_addr_o[4]~6 , openriscv0|id0|reg1_addr_o[4]~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[12]~4 , openriscv0|regfile1|rdata1[12]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_addr_o[1]~0 , openriscv0|id0|reg1_addr_o[1]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_addr_o[3]~3 , openriscv0|id0|reg1_addr_o[3]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[12]~5 , openriscv0|regfile1|rdata1[12]~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[28]~6 , openriscv0|regfile1|rdata1[28]~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[24]~134 , openriscv0|regfile1|rdata1[24]~134, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_addr_o[0]~2 , openriscv0|id0|reg1_addr_o[0]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_addr_o[1]~1 , openriscv0|id0|reg1_addr_o[1]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~13 , openriscv0|mem_wb0|wb_wdata~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[12] , openriscv0|mem_wb0|wb_wdata[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~780feeder , openriscv0|regfile1|regs~780feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~780 , openriscv0|regfile1|regs~780, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_addr_o[2]~4 , openriscv0|id0|reg1_addr_o[2]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~524feeder , openriscv0|regfile1|regs~524feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~524 , openriscv0|regfile1|regs~524, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~652feeder , openriscv0|regfile1|regs~652feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~652 , openriscv0|regfile1|regs~652, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2776 , openriscv0|regfile1|regs~2776, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~908feeder , openriscv0|regfile1|regs~908feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~908 , openriscv0|regfile1|regs~908, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2777 , openriscv0|regfile1|regs~2777, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~716feeder , openriscv0|regfile1|regs~716feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~716 , openriscv0|regfile1|regs~716, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~588feeder , openriscv0|regfile1|regs~588feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~588 , openriscv0|regfile1|regs~588, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2774 , openriscv0|regfile1|regs~2774, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~972 , openriscv0|regfile1|regs~972, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~844feeder , openriscv0|regfile1|regs~844feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~844 , openriscv0|regfile1|regs~844, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2775 , openriscv0|regfile1|regs~2775, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2778 , openriscv0|regfile1|regs~2778, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1004 , openriscv0|regfile1|regs~1004, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~620 , openriscv0|regfile1|regs~620, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~876 , openriscv0|regfile1|regs~876, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2779 , openriscv0|regfile1|regs~2779, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~748 , openriscv0|regfile1|regs~748, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2780 , openriscv0|regfile1|regs~2780, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~556 , openriscv0|regfile1|regs~556, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~812 , openriscv0|regfile1|regs~812, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2772 , openriscv0|regfile1|regs~2772, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~684 , openriscv0|regfile1|regs~684, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~940 , openriscv0|regfile1|regs~940, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2773 , openriscv0|regfile1|regs~2773, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2781 , openriscv0|regfile1|regs~2781, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~396 , openriscv0|regfile1|regs~396, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~428 , openriscv0|regfile1|regs~428, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2769 , openriscv0|regfile1|regs~2769, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~460 , openriscv0|regfile1|regs~460, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~492 , openriscv0|regfile1|regs~492, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2770 , openriscv0|regfile1|regs~2770, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~236feeder , openriscv0|regfile1|regs~236feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~236 , openriscv0|regfile1|regs~236, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~204 , openriscv0|regfile1|regs~204, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~140feeder , openriscv0|regfile1|regs~140feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~140 , openriscv0|regfile1|regs~140, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~172feeder , openriscv0|regfile1|regs~172feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~172 , openriscv0|regfile1|regs~172, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2762 , openriscv0|regfile1|regs~2762, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2763 , openriscv0|regfile1|regs~2763, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~364feeder , openriscv0|regfile1|regs~364feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~364 , openriscv0|regfile1|regs~364, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~300 , openriscv0|regfile1|regs~300, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~332 , openriscv0|regfile1|regs~332, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~268feeder , openriscv0|regfile1|regs~268feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~268 , openriscv0|regfile1|regs~268, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2764 , openriscv0|regfile1|regs~2764, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2765 , openriscv0|regfile1|regs~2765, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~108feeder , openriscv0|regfile1|regs~108feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~108 , openriscv0|regfile1|regs~108, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~76feeder , openriscv0|regfile1|regs~76feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~76 , openriscv0|regfile1|regs~76, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~12feeder , openriscv0|regfile1|regs~12feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~12 , openriscv0|regfile1|regs~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2766 , openriscv0|regfile1|regs~2766, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~44 , openriscv0|regfile1|regs~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2767 , openriscv0|regfile1|regs~2767, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2768 , openriscv0|regfile1|regs~2768, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2771 , openriscv0|regfile1|regs~2771, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[24]~133 , openriscv0|regfile1|rdata1[24]~133, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[12]~111 , openriscv0|regfile1|rdata1[12]~111, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_read_o~0 , openriscv0|id0|reg1_read_o~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[24]~87 , openriscv0|regfile1|rdata1[24]~87, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[12]~112 , openriscv0|regfile1|rdata1[12]~112, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~715feeder , openriscv0|regfile1|regs~715feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~715 , openriscv0|regfile1|regs~715, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~971feeder , openriscv0|regfile1|regs~971feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~971 , openriscv0|regfile1|regs~971, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~587feeder , openriscv0|regfile1|regs~587feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~587 , openriscv0|regfile1|regs~587, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~843 , openriscv0|regfile1|regs~843, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2792 , openriscv0|regfile1|regs~2792, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2793 , openriscv0|regfile1|regs~2793, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~683 , openriscv0|regfile1|regs~683, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~555feeder , openriscv0|regfile1|regs~555feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~555 , openriscv0|regfile1|regs~555, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2794 , openriscv0|regfile1|regs~2794, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~811 , openriscv0|regfile1|regs~811, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~939feeder , openriscv0|regfile1|regs~939feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~939 , openriscv0|regfile1|regs~939, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2795 , openriscv0|regfile1|regs~2795, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~907feeder , openriscv0|regfile1|regs~907feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~907 , openriscv0|regfile1|regs~907, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~523feeder , openriscv0|regfile1|regs~523feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~523 , openriscv0|regfile1|regs~523, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~779 , openriscv0|regfile1|regs~779, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2796 , openriscv0|regfile1|regs~2796, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~651feeder , openriscv0|regfile1|regs~651feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~651 , openriscv0|regfile1|regs~651, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2797 , openriscv0|regfile1|regs~2797, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2798 , openriscv0|regfile1|regs~2798, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~619 , openriscv0|regfile1|regs~619, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~747 , openriscv0|regfile1|regs~747, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2799 , openriscv0|regfile1|regs~2799, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~875 , openriscv0|regfile1|regs~875, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1003 , openriscv0|regfile1|regs~1003, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2800 , openriscv0|regfile1|regs~2800, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2801 , openriscv0|regfile1|regs~2801, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~43 , openriscv0|regfile1|regs~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~11 , openriscv0|regfile1|regs~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2786 , openriscv0|regfile1|regs~2786, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~75 , openriscv0|regfile1|regs~75, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~107 , openriscv0|regfile1|regs~107, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2787 , openriscv0|regfile1|regs~2787, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~235feeder , openriscv0|regfile1|regs~235feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~235 , openriscv0|regfile1|regs~235, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~171feeder , openriscv0|regfile1|regs~171feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~171 , openriscv0|regfile1|regs~171, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~139feeder , openriscv0|regfile1|regs~139feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~139 , openriscv0|regfile1|regs~139, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~203feeder , openriscv0|regfile1|regs~203feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~203 , openriscv0|regfile1|regs~203, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2784 , openriscv0|regfile1|regs~2784, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2785 , openriscv0|regfile1|regs~2785, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2788 , openriscv0|regfile1|regs~2788, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~299feeder , openriscv0|regfile1|regs~299feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~299 , openriscv0|regfile1|regs~299, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~267 , openriscv0|regfile1|regs~267, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2782 , openriscv0|regfile1|regs~2782, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~331feeder , openriscv0|regfile1|regs~331feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~331 , openriscv0|regfile1|regs~331, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~363feeder , openriscv0|regfile1|regs~363feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~363 , openriscv0|regfile1|regs~363, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2783 , openriscv0|regfile1|regs~2783, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~395 , openriscv0|regfile1|regs~395, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~459 , openriscv0|regfile1|regs~459, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2789 , openriscv0|regfile1|regs~2789, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~491feeder , openriscv0|regfile1|regs~491feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~491 , openriscv0|regfile1|regs~491, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~427 , openriscv0|regfile1|regs~427, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2790 , openriscv0|regfile1|regs~2790, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2791 , openriscv0|regfile1|regs~2791, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[11]~113 , openriscv0|regfile1|rdata1[11]~113, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[11]~114 , openriscv0|regfile1|rdata1[11]~114, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~11 , openriscv0|mem_wb0|wb_wdata~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[10] , openriscv0|mem_wb0|wb_wdata[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~10 , openriscv0|regfile1|regs~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~42 , openriscv0|regfile1|regs~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2806 , openriscv0|regfile1|regs~2806, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~74 , openriscv0|regfile1|regs~74, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~106feeder , openriscv0|regfile1|regs~106feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~106 , openriscv0|regfile1|regs~106, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2807 , openriscv0|regfile1|regs~2807, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~170feeder , openriscv0|regfile1|regs~170feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~170 , openriscv0|regfile1|regs~170, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~202feeder , openriscv0|regfile1|regs~202feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~202 , openriscv0|regfile1|regs~202, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~138 , openriscv0|regfile1|regs~138, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2804 , openriscv0|regfile1|regs~2804, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~234 , openriscv0|regfile1|regs~234, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2805 , openriscv0|regfile1|regs~2805, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2808 , openriscv0|regfile1|regs~2808, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~266 , openriscv0|regfile1|regs~266, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~298 , openriscv0|regfile1|regs~298, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2802 , openriscv0|regfile1|regs~2802, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~362 , openriscv0|regfile1|regs~362, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~330 , openriscv0|regfile1|regs~330, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2803 , openriscv0|regfile1|regs~2803, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~426feeder , openriscv0|regfile1|regs~426feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~426 , openriscv0|regfile1|regs~426, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~394 , openriscv0|regfile1|regs~394, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~458feeder , openriscv0|regfile1|regs~458feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~458 , openriscv0|regfile1|regs~458, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2809 , openriscv0|regfile1|regs~2809, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~490 , openriscv0|regfile1|regs~490, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2810 , openriscv0|regfile1|regs~2810, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2811 , openriscv0|regfile1|regs~2811, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~970 , openriscv0|regfile1|regs~970, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~714 , openriscv0|regfile1|regs~714, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~842 , openriscv0|regfile1|regs~842, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~586feeder , openriscv0|regfile1|regs~586feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~586 , openriscv0|regfile1|regs~586, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2812 , openriscv0|regfile1|regs~2812, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2813 , openriscv0|regfile1|regs~2813, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~746feeder , openriscv0|regfile1|regs~746feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~746 , openriscv0|regfile1|regs~746, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~618feeder , openriscv0|regfile1|regs~618feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~618 , openriscv0|regfile1|regs~618, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2819 , openriscv0|regfile1|regs~2819, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1002feeder , openriscv0|regfile1|regs~1002feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1002 , openriscv0|regfile1|regs~1002, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~874feeder , openriscv0|regfile1|regs~874feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~874 , openriscv0|regfile1|regs~874, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2820 , openriscv0|regfile1|regs~2820, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~906 , openriscv0|regfile1|regs~906, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~650feeder , openriscv0|regfile1|regs~650feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~650 , openriscv0|regfile1|regs~650, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~778 , openriscv0|regfile1|regs~778, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~522feeder , openriscv0|regfile1|regs~522feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~522 , openriscv0|regfile1|regs~522, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2816 , openriscv0|regfile1|regs~2816, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2817 , openriscv0|regfile1|regs~2817, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~554 , openriscv0|regfile1|regs~554, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~682feeder , openriscv0|regfile1|regs~682feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~682 , openriscv0|regfile1|regs~682, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2814 , openriscv0|regfile1|regs~2814, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~810feeder , openriscv0|regfile1|regs~810feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~810 , openriscv0|regfile1|regs~810, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~938 , openriscv0|regfile1|regs~938, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2815 , openriscv0|regfile1|regs~2815, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2818 , openriscv0|regfile1|regs~2818, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2821 , openriscv0|regfile1|regs~2821, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[10]~115 , openriscv0|regfile1|rdata1[10]~115, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[10]~116 , openriscv0|regfile1|rdata1[10]~116, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2836 , openriscv0|regfile1|regs~2836, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2837 , openriscv0|regfile1|regs~2837, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2834 , openriscv0|regfile1|regs~2834, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2835 , openriscv0|regfile1|regs~2835, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2838 , openriscv0|regfile1|regs~2838, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2832 , openriscv0|regfile1|regs~2832, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2833 , openriscv0|regfile1|regs~2833, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2839 , openriscv0|regfile1|regs~2839, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2840 , openriscv0|regfile1|regs~2840, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2841 , openriscv0|regfile1|regs~2841, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2822 , openriscv0|regfile1|regs~2822, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2823 , openriscv0|regfile1|regs~2823, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2824 , openriscv0|regfile1|regs~2824, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2825 , openriscv0|regfile1|regs~2825, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2826 , openriscv0|regfile1|regs~2826, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2827 , openriscv0|regfile1|regs~2827, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2828 , openriscv0|regfile1|regs~2828, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2829 , openriscv0|regfile1|regs~2829, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2830 , openriscv0|regfile1|regs~2830, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2831 , openriscv0|regfile1|regs~2831, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[9]~117 , openriscv0|regfile1|rdata1[9]~117, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[9]~118 , openriscv0|regfile1|rdata1[9]~118, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~9 , openriscv0|ex_mem0|mem_wdata~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[8] , openriscv0|ex_mem0|mem_wdata[8], openriscv_min_sopc, 1
instance = comp, \clint0|msip~11 , clint0|msip~11, openriscv_min_sopc, 1
instance = comp, \clint0|msip[8]~feeder , clint0|msip[8]~feeder, openriscv_min_sopc, 1
instance = comp, \clint0|msip[8] , clint0|msip[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~10 , openriscv0|ex0|Add1~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~14 , openriscv0|ex0|Add1~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~16 , openriscv0|ex0|Add1~16, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux28~2 , wb_conmax_top0|m1|Mux28~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0]~0 , gpio_top0|wb_dat_o[0]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux27~1 , wb_conmax_top0|s2|Mux27~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux29~2 , wb_conmax_top0|s2|Mux29~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0]~1 , gpio_top0|wb_dat_o[0]~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[15]~5 , gpio_top0|wb_dat_o[15]~5, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux29~3 , wb_conmax_top0|s2|Mux29~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[15]~4 , gpio_top0|wb_dat_o[15]~4, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux29~2 , gpio_top0|Mux29~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0]~6 , gpio_top0|wb_dat_o[0]~6, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux56~0 , wb_conmax_top0|s2|Mux56~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux27~0 , wb_conmax_top0|s2|Mux27~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o~10 , openriscv0|dwishbone_bus_if|wishbone_sel_o~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o~11 , openriscv0|dwishbone_bus_if|wishbone_sel_o~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_sel_o[1] , openriscv0|dwishbone_bus_if|wishbone_sel_o[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux34~0 , wb_conmax_top0|s2|Mux34~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|always6~0 , gpio_top0|always6~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[14]~1 , gpio_top0|rgpio_ptrig[14]~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[11] , gpio_top0|rgpio_ptrig[11], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[14]~1 , gpio_top0|rgpio_inte[14]~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[11] , gpio_top0|rgpio_inte[11], openriscv_min_sopc, 1
instance = comp, \gpio_i[11]~input , gpio_i[11]~input, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[11]~feeder , gpio_top0|sync[11]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[11] , gpio_top0|sync[11], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[11] , gpio_top0|ext_pad_s[11], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[11]~feeder , gpio_top0|rgpio_in[11]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[11] , gpio_top0|rgpio_in[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux67~0 , wb_conmax_top0|s2|Mux67~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|always2~3 , gpio_top0|always2~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl[0]~0 , gpio_top0|rgpio_ctrl[0]~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl[0] , gpio_top0|rgpio_ctrl[0], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~39 , gpio_top0|rgpio_ints~39, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~40 , gpio_top0|rgpio_ints~40, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~41 , gpio_top0|rgpio_ints~41, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[11] , gpio_top0|rgpio_ints[11], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[8]~1 , gpio_top0|rgpio_out[8]~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[11] , gpio_top0|rgpio_out[11], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[14]~1 , gpio_top0|rgpio_oe[14]~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[11] , gpio_top0|rgpio_oe[11], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux20~0 , gpio_top0|Mux20~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux20~1 , gpio_top0|Mux20~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux20~2 , gpio_top0|Mux20~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux20~3 , gpio_top0|Mux20~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[11] , gpio_top0|wb_dat_o[11], openriscv_min_sopc, 1
instance = comp, \plic0|enable~30 , plic0|enable~30, openriscv_min_sopc, 1
instance = comp, \plic0|enable[11] , plic0|enable[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux29~1 , wb_conmax_top0|s3|Mux29~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~30 , openriscv0|ex0|Add1~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~32 , openriscv0|ex0|Add1~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~34 , openriscv0|ex0|Add1~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~36 , openriscv0|ex0|Add1~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~38 , openriscv0|ex0|Add1~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~28 , openriscv0|ex0|Add0~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~30 , openriscv0|ex0|Add0~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~32 , openriscv0|ex0|Add0~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~34 , openriscv0|ex0|Add0~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~88 , openriscv0|ex0|Add1~88, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[17] , openriscv0|ex_mem0|mem_mem_addr[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~29 , openriscv0|dwishbone_bus_if|wishbone_addr_o~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[17] , openriscv0|dwishbone_bus_if|wishbone_addr_o[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~24 , openriscv0|iwishbone_bus_if|wishbone_addr_o~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[17] , openriscv0|iwishbone_bus_if|wishbone_addr_o[17], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux14~0 , wb_conmax_top0|s3|Mux14~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~25 , openriscv0|iwishbone_bus_if|wishbone_addr_o~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[18] , openriscv0|iwishbone_bus_if|wishbone_addr_o[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~15 , openriscv0|id_ex0|ex_reg1~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[18] , openriscv0|id_ex0|ex_reg1[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~40 , openriscv0|ex0|Add1~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~36 , openriscv0|ex0|Add0~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~89 , openriscv0|ex0|Add1~89, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[18] , openriscv0|ex_mem0|mem_mem_addr[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~30 , openriscv0|dwishbone_bus_if|wishbone_addr_o~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[18] , openriscv0|dwishbone_bus_if|wishbone_addr_o[18], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux13~0 , wb_conmax_top0|s3|Mux13~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~86 , openriscv0|ex0|Add1~86, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[15] , openriscv0|ex_mem0|mem_mem_addr[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~27 , openriscv0|dwishbone_bus_if|wishbone_addr_o~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[15] , openriscv0|dwishbone_bus_if|wishbone_addr_o[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~22 , openriscv0|iwishbone_bus_if|wishbone_addr_o~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[15] , openriscv0|iwishbone_bus_if|wishbone_addr_o[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux16~0 , wb_conmax_top0|s3|Mux16~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~87 , openriscv0|ex0|Add1~87, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[16] , openriscv0|ex_mem0|mem_mem_addr[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~28 , openriscv0|dwishbone_bus_if|wishbone_addr_o~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[16] , openriscv0|dwishbone_bus_if|wishbone_addr_o[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~23 , openriscv0|iwishbone_bus_if|wishbone_addr_o~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[16] , openriscv0|iwishbone_bus_if|wishbone_addr_o[16], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux15~0 , wb_conmax_top0|s3|Mux15~0, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~6 , plic0|Equal0~6, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~7 , plic0|Equal0~7, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux27~0 , wb_conmax_top0|s3|Mux27~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux26~0 , wb_conmax_top0|s3|Mux26~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~38 , openriscv0|ex0|Add0~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~40 , openriscv0|ex0|Add0~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~42 , openriscv0|ex0|Add1~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~44 , openriscv0|ex0|Add1~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~93 , openriscv0|ex0|Add1~93, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[20] , openriscv0|ex_mem0|mem_mem_addr[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~34 , openriscv0|dwishbone_bus_if|wishbone_addr_o~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[20] , openriscv0|dwishbone_bus_if|wishbone_addr_o[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~29 , openriscv0|iwishbone_bus_if|wishbone_addr_o~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[20] , openriscv0|iwishbone_bus_if|wishbone_addr_o[20], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux11~0 , wb_conmax_top0|s3|Mux11~0, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~10 , plic0|Equal0~10, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux25~0 , wb_conmax_top0|s3|Mux25~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~30 , openriscv0|iwishbone_bus_if|wishbone_addr_o~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[9] , openriscv0|iwishbone_bus_if|wishbone_addr_o[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~18 , openriscv0|ex0|Add1~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~20 , openriscv0|ex0|Add1~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~22 , openriscv0|ex0|Add1~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~12 , openriscv0|ex0|Add0~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~14 , openriscv0|ex0|Add0~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~16 , openriscv0|ex0|Add0~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~18 , openriscv0|ex0|Add0~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~94 , openriscv0|ex0|Add1~94, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[9] , openriscv0|ex_mem0|mem_mem_addr[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~35 , openriscv0|dwishbone_bus_if|wishbone_addr_o~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[9] , openriscv0|dwishbone_bus_if|wishbone_addr_o[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux22~0 , wb_conmax_top0|s3|Mux22~0, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~11 , plic0|Equal0~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~42 , openriscv0|ex0|Add0~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~44 , openriscv0|ex0|Add0~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~46 , openriscv0|ex0|Add0~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~48 , openriscv0|ex0|Add0~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~46 , openriscv0|ex0|Add1~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~48 , openriscv0|ex0|Add1~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~50 , openriscv0|ex0|Add1~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~52 , openriscv0|ex0|Add1~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~76 , openriscv0|ex0|Add1~76, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[24] , openriscv0|ex_mem0|mem_mem_addr[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~17 , openriscv0|dwishbone_bus_if|wishbone_addr_o~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[24] , openriscv0|dwishbone_bus_if|wishbone_addr_o[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~12 , openriscv0|iwishbone_bus_if|wishbone_addr_o~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[24] , openriscv0|iwishbone_bus_if|wishbone_addr_o[24], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux7~0 , wb_conmax_top0|s3|Mux7~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~13 , openriscv0|dwishbone_bus_if|wishbone_addr_o~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[0] , openriscv0|dwishbone_bus_if|wishbone_addr_o[0], openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~14 , plic0|Equal0~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~14 , openriscv0|dwishbone_bus_if|wishbone_addr_o~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[1] , openriscv0|dwishbone_bus_if|wishbone_addr_o[1], openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~15 , plic0|Equal0~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~75 , openriscv0|ex0|Add1~75, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[7] , openriscv0|ex_mem0|mem_mem_addr[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~16 , openriscv0|dwishbone_bus_if|wishbone_addr_o~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[7] , openriscv0|dwishbone_bus_if|wishbone_addr_o[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux24~0 , wb_conmax_top0|s3|Mux24~0, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~16 , plic0|Equal0~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~95 , openriscv0|ex0|Add1~95, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[22] , openriscv0|ex_mem0|mem_mem_addr[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~36 , openriscv0|dwishbone_bus_if|wishbone_addr_o~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[22] , openriscv0|dwishbone_bus_if|wishbone_addr_o[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~31 , openriscv0|iwishbone_bus_if|wishbone_addr_o~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[22] , openriscv0|iwishbone_bus_if|wishbone_addr_o[22], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux9~0 , wb_conmax_top0|s3|Mux9~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~50 , openriscv0|ex0|Add0~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~54 , openriscv0|ex0|Add1~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~77 , openriscv0|ex0|Add1~77, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[25] , openriscv0|ex_mem0|mem_mem_addr[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~18 , openriscv0|dwishbone_bus_if|wishbone_addr_o~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[25] , openriscv0|dwishbone_bus_if|wishbone_addr_o[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~13 , openriscv0|iwishbone_bus_if|wishbone_addr_o~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[25] , openriscv0|iwishbone_bus_if|wishbone_addr_o[25], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux6~0 , wb_conmax_top0|s3|Mux6~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~14 , openriscv0|iwishbone_bus_if|wishbone_addr_o~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[26] , openriscv0|iwishbone_bus_if|wishbone_addr_o[26], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux5~0 , wb_conmax_top0|s3|Mux5~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~15 , openriscv0|iwishbone_bus_if|wishbone_addr_o~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[27] , openriscv0|iwishbone_bus_if|wishbone_addr_o[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~52 , openriscv0|ex0|Add0~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~54 , openriscv0|ex0|Add0~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~56 , openriscv0|ex0|Add1~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~58 , openriscv0|ex0|Add1~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~79 , openriscv0|ex0|Add1~79, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[27] , openriscv0|ex_mem0|mem_mem_addr[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~20 , openriscv0|dwishbone_bus_if|wishbone_addr_o~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[27] , openriscv0|dwishbone_bus_if|wishbone_addr_o[27], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux4~0 , wb_conmax_top0|s3|Mux4~0, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~12 , plic0|Equal0~12, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~13 , plic0|Equal0~13, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~17 , plic0|Equal0~17, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux28~0 , wb_conmax_top0|s3|Mux28~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~28 , openriscv0|iwishbone_bus_if|wishbone_addr_o~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[10] , openriscv0|iwishbone_bus_if|wishbone_addr_o[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~20 , openriscv0|ex0|Add0~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~24 , openriscv0|ex0|Add1~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~92 , openriscv0|ex0|Add1~92, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[10] , openriscv0|ex_mem0|mem_mem_addr[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~33 , openriscv0|dwishbone_bus_if|wishbone_addr_o~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[10] , openriscv0|dwishbone_bus_if|wishbone_addr_o[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux21~0 , wb_conmax_top0|s3|Mux21~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~90 , openriscv0|ex0|Add1~90, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[23] , openriscv0|ex_mem0|mem_mem_addr[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~31 , openriscv0|dwishbone_bus_if|wishbone_addr_o~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[23] , openriscv0|dwishbone_bus_if|wishbone_addr_o[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~36 , openriscv0|pc_reg0|Add0~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~38 , openriscv0|pc_reg0|Add0~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~40 , openriscv0|pc_reg0|Add0~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~42 , openriscv0|pc_reg0|Add0~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~44 , openriscv0|pc_reg0|Add0~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~46 , openriscv0|pc_reg0|Add0~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~23 , openriscv0|if_id0|id_pc~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[23] , openriscv0|if_id0|id_pc[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~6 , openriscv0|if_id0|id_pc~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[6] , openriscv0|if_id0|id_pc[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~5 , openriscv0|if_id0|id_pc~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[5] , openriscv0|if_id0|id_pc[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~1 , openriscv0|id0|Add4~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~3 , openriscv0|id0|Add4~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~5 , openriscv0|id0|Add4~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~7 , openriscv0|id0|Add4~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~12 , openriscv0|id0|Add4~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~14 , openriscv0|id0|Add4~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~16 , openriscv0|id0|Add4~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~18 , openriscv0|id0|Add4~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~20 , openriscv0|id0|Add4~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~22 , openriscv0|id0|Add4~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~24 , openriscv0|id0|Add4~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~26 , openriscv0|id0|Add4~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~28 , openriscv0|id0|Add4~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~30 , openriscv0|id0|Add4~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~32 , openriscv0|id0|Add4~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~34 , openriscv0|id0|Add4~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~36 , openriscv0|id0|Add4~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~38 , openriscv0|id0|Add4~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~40 , openriscv0|id0|Add4~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~42 , openriscv0|id0|Add4~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~44 , openriscv0|id0|Add4~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~46 , openriscv0|id0|Add4~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~48 , openriscv0|id0|Add4~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|branch_target_address_o[24]~5 , openriscv0|id0|branch_target_address_o[24]~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|branch_target_address_o[24]~8 , openriscv0|id0|branch_target_address_o[24]~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~1 , openriscv0|id0|LessThan1~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~3 , openriscv0|id0|LessThan1~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~5 , openriscv0|id0|LessThan1~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~7 , openriscv0|id0|LessThan1~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~9 , openriscv0|id0|LessThan1~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~11 , openriscv0|id0|LessThan1~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~13 , openriscv0|id0|LessThan1~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~15 , openriscv0|id0|LessThan1~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~17 , openriscv0|id0|LessThan1~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~19 , openriscv0|id0|LessThan1~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~21 , openriscv0|id0|LessThan1~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~23 , openriscv0|id0|LessThan1~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~25 , openriscv0|id0|LessThan1~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~27 , openriscv0|id0|LessThan1~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~29 , openriscv0|id0|LessThan1~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~31 , openriscv0|id0|LessThan1~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~33 , openriscv0|id0|LessThan1~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~35 , openriscv0|id0|LessThan1~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~37 , openriscv0|id0|LessThan1~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~39 , openriscv0|id0|LessThan1~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~41 , openriscv0|id0|LessThan1~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~43 , openriscv0|id0|LessThan1~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~45 , openriscv0|id0|LessThan1~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~47 , openriscv0|id0|LessThan1~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~49 , openriscv0|id0|LessThan1~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~51 , openriscv0|id0|LessThan1~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~53 , openriscv0|id0|LessThan1~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~55 , openriscv0|id0|LessThan1~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~57 , openriscv0|id0|LessThan1~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~59 , openriscv0|id0|LessThan1~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~61 , openriscv0|id0|LessThan1~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan1~62 , openriscv0|id0|LessThan1~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|branch_target_address_o~4 , openriscv0|id0|branch_target_address_o~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|branch_target_address_o[24]~6 , openriscv0|id0|branch_target_address_o[24]~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~60 , openriscv0|id0|Add4~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~102 , openriscv0|id0|Add4~102, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~63 , openriscv0|id0|Add4~63, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2544 , openriscv0|regfile1|regs~2544, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2545 , openriscv0|regfile1|regs~2545, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2546 , openriscv0|regfile1|regs~2546, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2547 , openriscv0|regfile1|regs~2547, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2548 , openriscv0|regfile1|regs~2548, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2542 , openriscv0|regfile1|regs~2542, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2543 , openriscv0|regfile1|regs~2543, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2549 , openriscv0|regfile1|regs~2549, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2550 , openriscv0|regfile1|regs~2550, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2551 , openriscv0|regfile1|regs~2551, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2554 , openriscv0|regfile1|regs~2554, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2555 , openriscv0|regfile1|regs~2555, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2556 , openriscv0|regfile1|regs~2556, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2557 , openriscv0|regfile1|regs~2557, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2558 , openriscv0|regfile1|regs~2558, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2552 , openriscv0|regfile1|regs~2552, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2553 , openriscv0|regfile1|regs~2553, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2559 , openriscv0|regfile1|regs~2559, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2560 , openriscv0|regfile1|regs~2560, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2561 , openriscv0|regfile1|regs~2561, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[23]~89 , openriscv0|regfile1|rdata1[23]~89, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[23]~90 , openriscv0|regfile1|rdata1[23]~90, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~630 , openriscv0|regfile1|regs~630, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~886 , openriscv0|regfile1|regs~886, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2579 , openriscv0|regfile1|regs~2579, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~758 , openriscv0|regfile1|regs~758, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1014feeder , openriscv0|regfile1|regs~1014feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1014 , openriscv0|regfile1|regs~1014, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2580 , openriscv0|regfile1|regs~2580, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~566feeder , openriscv0|regfile1|regs~566feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~566 , openriscv0|regfile1|regs~566, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~822 , openriscv0|regfile1|regs~822, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2572 , openriscv0|regfile1|regs~2572, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~694 , openriscv0|regfile1|regs~694, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~950feeder , openriscv0|regfile1|regs~950feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~950 , openriscv0|regfile1|regs~950, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2573 , openriscv0|regfile1|regs~2573, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~662feeder , openriscv0|regfile1|regs~662feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~662 , openriscv0|regfile1|regs~662, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~534 , openriscv0|regfile1|regs~534, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2576 , openriscv0|regfile1|regs~2576, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~918 , openriscv0|regfile1|regs~918, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~790feeder , openriscv0|regfile1|regs~790feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~790 , openriscv0|regfile1|regs~790, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2577 , openriscv0|regfile1|regs~2577, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~982feeder , openriscv0|regfile1|regs~982feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~982 , openriscv0|regfile1|regs~982, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~726 , openriscv0|regfile1|regs~726, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~598feeder , openriscv0|regfile1|regs~598feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~598 , openriscv0|regfile1|regs~598, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2574 , openriscv0|regfile1|regs~2574, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~854 , openriscv0|regfile1|regs~854, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2575 , openriscv0|regfile1|regs~2575, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2578 , openriscv0|regfile1|regs~2578, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2581 , openriscv0|regfile1|regs~2581, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~22feeder , openriscv0|regfile1|regs~22feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~22 , openriscv0|regfile1|regs~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~86feeder , openriscv0|regfile1|regs~86feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~86 , openriscv0|regfile1|regs~86, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2566 , openriscv0|regfile1|regs~2566, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~54feeder , openriscv0|regfile1|regs~54feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~54 , openriscv0|regfile1|regs~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~118 , openriscv0|regfile1|regs~118, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2567 , openriscv0|regfile1|regs~2567, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~310feeder , openriscv0|regfile1|regs~310feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~310 , openriscv0|regfile1|regs~310, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~374feeder , openriscv0|regfile1|regs~374feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~374 , openriscv0|regfile1|regs~374, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~342 , openriscv0|regfile1|regs~342, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~278 , openriscv0|regfile1|regs~278, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2564 , openriscv0|regfile1|regs~2564, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2565 , openriscv0|regfile1|regs~2565, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2568 , openriscv0|regfile1|regs~2568, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~150 , openriscv0|regfile1|regs~150, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~182 , openriscv0|regfile1|regs~182, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2562 , openriscv0|regfile1|regs~2562, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~246 , openriscv0|regfile1|regs~246, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2563 , openriscv0|regfile1|regs~2563, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~502feeder , openriscv0|regfile1|regs~502feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~502 , openriscv0|regfile1|regs~502, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~438feeder , openriscv0|regfile1|regs~438feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~438 , openriscv0|regfile1|regs~438, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~406feeder , openriscv0|regfile1|regs~406feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~406 , openriscv0|regfile1|regs~406, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2569 , openriscv0|regfile1|regs~2569, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~470 , openriscv0|regfile1|regs~470, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2570 , openriscv0|regfile1|regs~2570, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2571 , openriscv0|regfile1|regs~2571, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[22]~91 , openriscv0|regfile1|rdata1[22]~91, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[22]~92 , openriscv0|regfile1|rdata1[22]~92, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2596 , openriscv0|regfile1|regs~2596, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2597 , openriscv0|regfile1|regs~2597, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2594 , openriscv0|regfile1|regs~2594, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2595 , openriscv0|regfile1|regs~2595, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2598 , openriscv0|regfile1|regs~2598, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2599 , openriscv0|regfile1|regs~2599, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2600 , openriscv0|regfile1|regs~2600, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2592 , openriscv0|regfile1|regs~2592, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2593 , openriscv0|regfile1|regs~2593, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2601 , openriscv0|regfile1|regs~2601, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2584 , openriscv0|regfile1|regs~2584, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2585 , openriscv0|regfile1|regs~2585, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2586 , openriscv0|regfile1|regs~2586, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2587 , openriscv0|regfile1|regs~2587, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2588 , openriscv0|regfile1|regs~2588, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2589 , openriscv0|regfile1|regs~2589, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2590 , openriscv0|regfile1|regs~2590, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2582 , openriscv0|regfile1|regs~2582, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2583 , openriscv0|regfile1|regs~2583, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2591 , openriscv0|regfile1|regs~2591, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[21]~93 , openriscv0|regfile1|rdata1[21]~93, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[21]~94 , openriscv0|regfile1|rdata1[21]~94, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~308feeder , openriscv0|regfile1|regs~308feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~308 , openriscv0|regfile1|regs~308, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~276 , openriscv0|regfile1|regs~276, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~340feeder , openriscv0|regfile1|regs~340feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~340 , openriscv0|regfile1|regs~340, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2604 , openriscv0|regfile1|regs~2604, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~372feeder , openriscv0|regfile1|regs~372feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~372 , openriscv0|regfile1|regs~372, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2605 , openriscv0|regfile1|regs~2605, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~20 , openriscv0|regfile1|regs~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~84 , openriscv0|regfile1|regs~84, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2606 , openriscv0|regfile1|regs~2606, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~52feeder , openriscv0|regfile1|regs~52feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~52 , openriscv0|regfile1|regs~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~116feeder , openriscv0|regfile1|regs~116feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~116 , openriscv0|regfile1|regs~116, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2607 , openriscv0|regfile1|regs~2607, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2608 , openriscv0|regfile1|regs~2608, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~244feeder , openriscv0|regfile1|regs~244feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~244 , openriscv0|regfile1|regs~244, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~180feeder , openriscv0|regfile1|regs~180feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~180 , openriscv0|regfile1|regs~180, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~148feeder , openriscv0|regfile1|regs~148feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~148 , openriscv0|regfile1|regs~148, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2602 , openriscv0|regfile1|regs~2602, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~212feeder , openriscv0|regfile1|regs~212feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~212 , openriscv0|regfile1|regs~212, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2603 , openriscv0|regfile1|regs~2603, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~404feeder , openriscv0|regfile1|regs~404feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~404 , openriscv0|regfile1|regs~404, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~436feeder , openriscv0|regfile1|regs~436feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~436 , openriscv0|regfile1|regs~436, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2609 , openriscv0|regfile1|regs~2609, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~468feeder , openriscv0|regfile1|regs~468feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~468 , openriscv0|regfile1|regs~468, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~500 , openriscv0|regfile1|regs~500, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2610 , openriscv0|regfile1|regs~2610, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2611 , openriscv0|regfile1|regs~2611, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~980 , openriscv0|regfile1|regs~980, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~724feeder , openriscv0|regfile1|regs~724feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~724 , openriscv0|regfile1|regs~724, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~596 , openriscv0|regfile1|regs~596, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2614 , openriscv0|regfile1|regs~2614, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~852 , openriscv0|regfile1|regs~852, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2615 , openriscv0|regfile1|regs~2615, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~916feeder , openriscv0|regfile1|regs~916feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~916 , openriscv0|regfile1|regs~916, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~788feeder , openriscv0|regfile1|regs~788feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~788 , openriscv0|regfile1|regs~788, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~660feeder , openriscv0|regfile1|regs~660feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~660 , openriscv0|regfile1|regs~660, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~532feeder , openriscv0|regfile1|regs~532feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~532 , openriscv0|regfile1|regs~532, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2616 , openriscv0|regfile1|regs~2616, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2617 , openriscv0|regfile1|regs~2617, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2618 , openriscv0|regfile1|regs~2618, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1012feeder , openriscv0|regfile1|regs~1012feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1012 , openriscv0|regfile1|regs~1012, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~756 , openriscv0|regfile1|regs~756, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~884 , openriscv0|regfile1|regs~884, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~628feeder , openriscv0|regfile1|regs~628feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~628 , openriscv0|regfile1|regs~628, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2619 , openriscv0|regfile1|regs~2619, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2620 , openriscv0|regfile1|regs~2620, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~820feeder , openriscv0|regfile1|regs~820feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~820 , openriscv0|regfile1|regs~820, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~564feeder , openriscv0|regfile1|regs~564feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~564 , openriscv0|regfile1|regs~564, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2612 , openriscv0|regfile1|regs~2612, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~692 , openriscv0|regfile1|regs~692, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~948feeder , openriscv0|regfile1|regs~948feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~948 , openriscv0|regfile1|regs~948, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2613 , openriscv0|regfile1|regs~2613, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2621 , openriscv0|regfile1|regs~2621, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[20]~95 , openriscv0|regfile1|rdata1[20]~95, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[20]~96 , openriscv0|regfile1|rdata1[20]~96, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~18 , openriscv0|mem_wb0|wb_wdata~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[19] , openriscv0|mem_wb0|wb_wdata[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~915feeder , openriscv0|regfile1|regs~915feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~915 , openriscv0|regfile1|regs~915, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~659feeder , openriscv0|regfile1|regs~659feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~659 , openriscv0|regfile1|regs~659, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~787 , openriscv0|regfile1|regs~787, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~531feeder , openriscv0|regfile1|regs~531feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~531 , openriscv0|regfile1|regs~531, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2636 , openriscv0|regfile1|regs~2636, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2637 , openriscv0|regfile1|regs~2637, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~947 , openriscv0|regfile1|regs~947, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~563 , openriscv0|regfile1|regs~563, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~691feeder , openriscv0|regfile1|regs~691feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~691 , openriscv0|regfile1|regs~691, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2634 , openriscv0|regfile1|regs~2634, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~819feeder , openriscv0|regfile1|regs~819feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~819 , openriscv0|regfile1|regs~819, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2635 , openriscv0|regfile1|regs~2635, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2638 , openriscv0|regfile1|regs~2638, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1011feeder , openriscv0|regfile1|regs~1011feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1011 , openriscv0|regfile1|regs~1011, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~883 , openriscv0|regfile1|regs~883, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~627 , openriscv0|regfile1|regs~627, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~755 , openriscv0|regfile1|regs~755, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2639 , openriscv0|regfile1|regs~2639, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2640 , openriscv0|regfile1|regs~2640, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~723 , openriscv0|regfile1|regs~723, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~979 , openriscv0|regfile1|regs~979, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~851 , openriscv0|regfile1|regs~851, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~595 , openriscv0|regfile1|regs~595, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2632 , openriscv0|regfile1|regs~2632, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2633 , openriscv0|regfile1|regs~2633, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2641 , openriscv0|regfile1|regs~2641, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~403 , openriscv0|regfile1|regs~403, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~467 , openriscv0|regfile1|regs~467, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2629 , openriscv0|regfile1|regs~2629, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~435 , openriscv0|regfile1|regs~435, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~499 , openriscv0|regfile1|regs~499, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2630 , openriscv0|regfile1|regs~2630, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~83 , openriscv0|regfile1|regs~83, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~51feeder , openriscv0|regfile1|regs~51feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~51 , openriscv0|regfile1|regs~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~19feeder , openriscv0|regfile1|regs~19feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~19 , openriscv0|regfile1|regs~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2626 , openriscv0|regfile1|regs~2626, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~115feeder , openriscv0|regfile1|regs~115feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~115 , openriscv0|regfile1|regs~115, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2627 , openriscv0|regfile1|regs~2627, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~243feeder , openriscv0|regfile1|regs~243feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~243 , openriscv0|regfile1|regs~243, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~179feeder , openriscv0|regfile1|regs~179feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~179 , openriscv0|regfile1|regs~179, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~147 , openriscv0|regfile1|regs~147, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~211 , openriscv0|regfile1|regs~211, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2624 , openriscv0|regfile1|regs~2624, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2625 , openriscv0|regfile1|regs~2625, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2628 , openriscv0|regfile1|regs~2628, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~339feeder , openriscv0|regfile1|regs~339feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~339 , openriscv0|regfile1|regs~339, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~275feeder , openriscv0|regfile1|regs~275feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~275 , openriscv0|regfile1|regs~275, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~307 , openriscv0|regfile1|regs~307, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2622 , openriscv0|regfile1|regs~2622, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~371 , openriscv0|regfile1|regs~371, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2623 , openriscv0|regfile1|regs~2623, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2631 , openriscv0|regfile1|regs~2631, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[19]~97 , openriscv0|regfile1|rdata1[19]~97, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[19]~98 , openriscv0|regfile1|rdata1[19]~98, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1010feeder , openriscv0|regfile1|regs~1010feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1010 , openriscv0|regfile1|regs~1010, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~754 , openriscv0|regfile1|regs~754, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~626feeder , openriscv0|regfile1|regs~626feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~626 , openriscv0|regfile1|regs~626, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~882 , openriscv0|regfile1|regs~882, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2659 , openriscv0|regfile1|regs~2659, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2660 , openriscv0|regfile1|regs~2660, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~786feeder , openriscv0|regfile1|regs~786feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~786 , openriscv0|regfile1|regs~786, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~530 , openriscv0|regfile1|regs~530, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~658 , openriscv0|regfile1|regs~658, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2656 , openriscv0|regfile1|regs~2656, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~914feeder , openriscv0|regfile1|regs~914feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~914 , openriscv0|regfile1|regs~914, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2657 , openriscv0|regfile1|regs~2657, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~978feeder , openriscv0|regfile1|regs~978feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~978 , openriscv0|regfile1|regs~978, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~594feeder , openriscv0|regfile1|regs~594feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~594 , openriscv0|regfile1|regs~594, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~722feeder , openriscv0|regfile1|regs~722feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~722 , openriscv0|regfile1|regs~722, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2654 , openriscv0|regfile1|regs~2654, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~850feeder , openriscv0|regfile1|regs~850feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~850 , openriscv0|regfile1|regs~850, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2655 , openriscv0|regfile1|regs~2655, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2658 , openriscv0|regfile1|regs~2658, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~946 , openriscv0|regfile1|regs~946, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~818 , openriscv0|regfile1|regs~818, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~562 , openriscv0|regfile1|regs~562, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2652 , openriscv0|regfile1|regs~2652, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~690 , openriscv0|regfile1|regs~690, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2653 , openriscv0|regfile1|regs~2653, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2661 , openriscv0|regfile1|regs~2661, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~210feeder , openriscv0|regfile1|regs~210feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~210 , openriscv0|regfile1|regs~210, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~146feeder , openriscv0|regfile1|regs~146feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~146 , openriscv0|regfile1|regs~146, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~178feeder , openriscv0|regfile1|regs~178feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~178 , openriscv0|regfile1|regs~178, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2642 , openriscv0|regfile1|regs~2642, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~242feeder , openriscv0|regfile1|regs~242feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~242 , openriscv0|regfile1|regs~242, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2643 , openriscv0|regfile1|regs~2643, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~402feeder , openriscv0|regfile1|regs~402feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~402 , openriscv0|regfile1|regs~402, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~434feeder , openriscv0|regfile1|regs~434feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~434 , openriscv0|regfile1|regs~434, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2649 , openriscv0|regfile1|regs~2649, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~466feeder , openriscv0|regfile1|regs~466feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~466 , openriscv0|regfile1|regs~466, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~498 , openriscv0|regfile1|regs~498, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2650 , openriscv0|regfile1|regs~2650, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~370 , openriscv0|regfile1|regs~370, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~274 , openriscv0|regfile1|regs~274, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~338 , openriscv0|regfile1|regs~338, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2644 , openriscv0|regfile1|regs~2644, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~306feeder , openriscv0|regfile1|regs~306feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~306 , openriscv0|regfile1|regs~306, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2645 , openriscv0|regfile1|regs~2645, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~18 , openriscv0|regfile1|regs~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~82 , openriscv0|regfile1|regs~82, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2646 , openriscv0|regfile1|regs~2646, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~114feeder , openriscv0|regfile1|regs~114feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~114 , openriscv0|regfile1|regs~114, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~50feeder , openriscv0|regfile1|regs~50feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~50 , openriscv0|regfile1|regs~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2647 , openriscv0|regfile1|regs~2647, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2648 , openriscv0|regfile1|regs~2648, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2651 , openriscv0|regfile1|regs~2651, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[18]~99 , openriscv0|regfile1|rdata1[18]~99, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[18]~100 , openriscv0|regfile1|rdata1[18]~100, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~689feeder , openriscv0|regfile1|regs~689feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~689 , openriscv0|regfile1|regs~689, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~561 , openriscv0|regfile1|regs~561, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2674 , openriscv0|regfile1|regs~2674, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~945 , openriscv0|regfile1|regs~945, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~817feeder , openriscv0|regfile1|regs~817feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~817 , openriscv0|regfile1|regs~817, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2675 , openriscv0|regfile1|regs~2675, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~785feeder , openriscv0|regfile1|regs~785feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~785 , openriscv0|regfile1|regs~785, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~529feeder , openriscv0|regfile1|regs~529feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~529 , openriscv0|regfile1|regs~529, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2676 , openriscv0|regfile1|regs~2676, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~913feeder , openriscv0|regfile1|regs~913feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~913 , openriscv0|regfile1|regs~913, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~657 , openriscv0|regfile1|regs~657, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2677 , openriscv0|regfile1|regs~2677, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2678 , openriscv0|regfile1|regs~2678, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~721feeder , openriscv0|regfile1|regs~721feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~721 , openriscv0|regfile1|regs~721, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~977 , openriscv0|regfile1|regs~977, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~849 , openriscv0|regfile1|regs~849, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~593 , openriscv0|regfile1|regs~593, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2672 , openriscv0|regfile1|regs~2672, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2673 , openriscv0|regfile1|regs~2673, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1009feeder , openriscv0|regfile1|regs~1009feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1009 , openriscv0|regfile1|regs~1009, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~625feeder , openriscv0|regfile1|regs~625feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~625 , openriscv0|regfile1|regs~625, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~753 , openriscv0|regfile1|regs~753, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2679 , openriscv0|regfile1|regs~2679, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2680 , openriscv0|regfile1|regs~2680, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2681 , openriscv0|regfile1|regs~2681, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~113 , openriscv0|regfile1|regs~113, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~17 , openriscv0|regfile1|regs~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~49feeder , openriscv0|regfile1|regs~49feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~49 , openriscv0|regfile1|regs~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2666 , openriscv0|regfile1|regs~2666, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~81feeder , openriscv0|regfile1|regs~81feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~81 , openriscv0|regfile1|regs~81, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2667 , openriscv0|regfile1|regs~2667, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~241feeder , openriscv0|regfile1|regs~241feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~241 , openriscv0|regfile1|regs~241, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~209 , openriscv0|regfile1|regs~209, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~145 , openriscv0|regfile1|regs~145, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2664 , openriscv0|regfile1|regs~2664, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~177feeder , openriscv0|regfile1|regs~177feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~177 , openriscv0|regfile1|regs~177, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2665 , openriscv0|regfile1|regs~2665, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2668 , openriscv0|regfile1|regs~2668, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~401 , openriscv0|regfile1|regs~401, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~465 , openriscv0|regfile1|regs~465, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2669 , openriscv0|regfile1|regs~2669, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~433feeder , openriscv0|regfile1|regs~433feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~433 , openriscv0|regfile1|regs~433, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~497 , openriscv0|regfile1|regs~497, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2670 , openriscv0|regfile1|regs~2670, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~337 , openriscv0|regfile1|regs~337, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~369 , openriscv0|regfile1|regs~369, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~305 , openriscv0|regfile1|regs~305, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~273feeder , openriscv0|regfile1|regs~273feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~273 , openriscv0|regfile1|regs~273, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2662 , openriscv0|regfile1|regs~2662, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2663 , openriscv0|regfile1|regs~2663, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2671 , openriscv0|regfile1|regs~2671, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[17]~101 , openriscv0|regfile1|rdata1[17]~101, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[17]~102 , openriscv0|regfile1|rdata1[17]~102, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~48 , openriscv0|regfile1|regs~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~16feeder , openriscv0|regfile1|regs~16feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~16 , openriscv0|regfile1|regs~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~80feeder , openriscv0|regfile1|regs~80feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~80 , openriscv0|regfile1|regs~80, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2686 , openriscv0|regfile1|regs~2686, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2687 , openriscv0|regfile1|regs~2687, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~368feeder , openriscv0|regfile1|regs~368feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~368 , openriscv0|regfile1|regs~368, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~304feeder , openriscv0|regfile1|regs~304feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~304 , openriscv0|regfile1|regs~304, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~336feeder , openriscv0|regfile1|regs~336feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~336 , openriscv0|regfile1|regs~336, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~272feeder , openriscv0|regfile1|regs~272feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~272 , openriscv0|regfile1|regs~272, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2684 , openriscv0|regfile1|regs~2684, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2685 , openriscv0|regfile1|regs~2685, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2688 , openriscv0|regfile1|regs~2688, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~496 , openriscv0|regfile1|regs~496, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~432 , openriscv0|regfile1|regs~432, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~400 , openriscv0|regfile1|regs~400, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2689 , openriscv0|regfile1|regs~2689, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~464 , openriscv0|regfile1|regs~464, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2690 , openriscv0|regfile1|regs~2690, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~176 , openriscv0|regfile1|regs~176, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~144feeder , openriscv0|regfile1|regs~144feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~144 , openriscv0|regfile1|regs~144, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2682 , openriscv0|regfile1|regs~2682, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~208 , openriscv0|regfile1|regs~208, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~240feeder , openriscv0|regfile1|regs~240feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~240 , openriscv0|regfile1|regs~240, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2683 , openriscv0|regfile1|regs~2683, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2691 , openriscv0|regfile1|regs~2691, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~816feeder , openriscv0|regfile1|regs~816feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~816 , openriscv0|regfile1|regs~816, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~560 , openriscv0|regfile1|regs~560, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2692 , openriscv0|regfile1|regs~2692, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~688 , openriscv0|regfile1|regs~688, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~944 , openriscv0|regfile1|regs~944, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2693 , openriscv0|regfile1|regs~2693, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~976 , openriscv0|regfile1|regs~976, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~848 , openriscv0|regfile1|regs~848, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~592 , openriscv0|regfile1|regs~592, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~720feeder , openriscv0|regfile1|regs~720feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~720 , openriscv0|regfile1|regs~720, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2694 , openriscv0|regfile1|regs~2694, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2695 , openriscv0|regfile1|regs~2695, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~912feeder , openriscv0|regfile1|regs~912feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~912 , openriscv0|regfile1|regs~912, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~784 , openriscv0|regfile1|regs~784, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~656feeder , openriscv0|regfile1|regs~656feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~656 , openriscv0|regfile1|regs~656, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~528feeder , openriscv0|regfile1|regs~528feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~528 , openriscv0|regfile1|regs~528, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2696 , openriscv0|regfile1|regs~2696, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2697 , openriscv0|regfile1|regs~2697, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2698 , openriscv0|regfile1|regs~2698, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~624 , openriscv0|regfile1|regs~624, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~880 , openriscv0|regfile1|regs~880, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2699 , openriscv0|regfile1|regs~2699, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~752 , openriscv0|regfile1|regs~752, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1008 , openriscv0|regfile1|regs~1008, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2700 , openriscv0|regfile1|regs~2700, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2701 , openriscv0|regfile1|regs~2701, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[16]~103 , openriscv0|regfile1|rdata1[16]~103, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[16]~104 , openriscv0|regfile1|rdata1[16]~104, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~143feeder , openriscv0|regfile1|regs~143feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~143 , openriscv0|regfile1|regs~143, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~207 , openriscv0|regfile1|regs~207, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2704 , openriscv0|regfile1|regs~2704, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~175 , openriscv0|regfile1|regs~175, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~239 , openriscv0|regfile1|regs~239, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2705 , openriscv0|regfile1|regs~2705, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~111 , openriscv0|regfile1|regs~111, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~79 , openriscv0|regfile1|regs~79, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~47feeder , openriscv0|regfile1|regs~47feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~47 , openriscv0|regfile1|regs~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~15 , openriscv0|regfile1|regs~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2706 , openriscv0|regfile1|regs~2706, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2707 , openriscv0|regfile1|regs~2707, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2708 , openriscv0|regfile1|regs~2708, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~399feeder , openriscv0|regfile1|regs~399feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~399 , openriscv0|regfile1|regs~399, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~463 , openriscv0|regfile1|regs~463, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2709 , openriscv0|regfile1|regs~2709, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~495feeder , openriscv0|regfile1|regs~495feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~495 , openriscv0|regfile1|regs~495, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~431 , openriscv0|regfile1|regs~431, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2710 , openriscv0|regfile1|regs~2710, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~367 , openriscv0|regfile1|regs~367, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~271feeder , openriscv0|regfile1|regs~271feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~271 , openriscv0|regfile1|regs~271, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~303feeder , openriscv0|regfile1|regs~303feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~303 , openriscv0|regfile1|regs~303, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2702 , openriscv0|regfile1|regs~2702, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~335feeder , openriscv0|regfile1|regs~335feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~335 , openriscv0|regfile1|regs~335, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2703 , openriscv0|regfile1|regs~2703, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2711 , openriscv0|regfile1|regs~2711, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~719feeder , openriscv0|regfile1|regs~719feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~719 , openriscv0|regfile1|regs~719, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~975feeder , openriscv0|regfile1|regs~975feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~975 , openriscv0|regfile1|regs~975, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~591feeder , openriscv0|regfile1|regs~591feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~591 , openriscv0|regfile1|regs~591, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~847feeder , openriscv0|regfile1|regs~847feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~847 , openriscv0|regfile1|regs~847, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2712 , openriscv0|regfile1|regs~2712, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2713 , openriscv0|regfile1|regs~2713, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~655feeder , openriscv0|regfile1|regs~655feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~655 , openriscv0|regfile1|regs~655, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~783feeder , openriscv0|regfile1|regs~783feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~783 , openriscv0|regfile1|regs~783, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~527 , openriscv0|regfile1|regs~527, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2716 , openriscv0|regfile1|regs~2716, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~911feeder , openriscv0|regfile1|regs~911feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~911 , openriscv0|regfile1|regs~911, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2717 , openriscv0|regfile1|regs~2717, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~687feeder , openriscv0|regfile1|regs~687feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~687 , openriscv0|regfile1|regs~687, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~559feeder , openriscv0|regfile1|regs~559feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~559 , openriscv0|regfile1|regs~559, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2714 , openriscv0|regfile1|regs~2714, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~815 , openriscv0|regfile1|regs~815, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~943feeder , openriscv0|regfile1|regs~943feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~943 , openriscv0|regfile1|regs~943, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2715 , openriscv0|regfile1|regs~2715, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2718 , openriscv0|regfile1|regs~2718, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~623feeder , openriscv0|regfile1|regs~623feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~623 , openriscv0|regfile1|regs~623, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~751 , openriscv0|regfile1|regs~751, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2719 , openriscv0|regfile1|regs~2719, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1007feeder , openriscv0|regfile1|regs~1007feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1007 , openriscv0|regfile1|regs~1007, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~879 , openriscv0|regfile1|regs~879, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2720 , openriscv0|regfile1|regs~2720, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2721 , openriscv0|regfile1|regs~2721, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[15]~105 , openriscv0|regfile1|rdata1[15]~105, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[15]~106 , openriscv0|regfile1|rdata1[15]~106, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~622 , openriscv0|regfile1|regs~622, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~878 , openriscv0|regfile1|regs~878, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2739 , openriscv0|regfile1|regs~2739, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1006 , openriscv0|regfile1|regs~1006, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~750 , openriscv0|regfile1|regs~750, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2740 , openriscv0|regfile1|regs~2740, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~910feeder , openriscv0|regfile1|regs~910feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~910 , openriscv0|regfile1|regs~910, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~526 , openriscv0|regfile1|regs~526, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~654feeder , openriscv0|regfile1|regs~654feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~654 , openriscv0|regfile1|regs~654, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2736 , openriscv0|regfile1|regs~2736, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~782feeder , openriscv0|regfile1|regs~782feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~782 , openriscv0|regfile1|regs~782, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2737 , openriscv0|regfile1|regs~2737, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~590feeder , openriscv0|regfile1|regs~590feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~590 , openriscv0|regfile1|regs~590, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~718 , openriscv0|regfile1|regs~718, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2734 , openriscv0|regfile1|regs~2734, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~846 , openriscv0|regfile1|regs~846, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~974 , openriscv0|regfile1|regs~974, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2735 , openriscv0|regfile1|regs~2735, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2738 , openriscv0|regfile1|regs~2738, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~814 , openriscv0|regfile1|regs~814, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~558 , openriscv0|regfile1|regs~558, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2732 , openriscv0|regfile1|regs~2732, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~942 , openriscv0|regfile1|regs~942, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~686 , openriscv0|regfile1|regs~686, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2733 , openriscv0|regfile1|regs~2733, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2741 , openriscv0|regfile1|regs~2741, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~14feeder , openriscv0|regfile1|regs~14feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~14 , openriscv0|regfile1|regs~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~78feeder , openriscv0|regfile1|regs~78feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~78 , openriscv0|regfile1|regs~78, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2726 , openriscv0|regfile1|regs~2726, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~110 , openriscv0|regfile1|regs~110, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~46 , openriscv0|regfile1|regs~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2727 , openriscv0|regfile1|regs~2727, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~366feeder , openriscv0|regfile1|regs~366feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~366 , openriscv0|regfile1|regs~366, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~302 , openriscv0|regfile1|regs~302, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~270feeder , openriscv0|regfile1|regs~270feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~270 , openriscv0|regfile1|regs~270, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~334feeder , openriscv0|regfile1|regs~334feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~334 , openriscv0|regfile1|regs~334, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2724 , openriscv0|regfile1|regs~2724, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2725 , openriscv0|regfile1|regs~2725, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2728 , openriscv0|regfile1|regs~2728, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~206feeder , openriscv0|regfile1|regs~206feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~206 , openriscv0|regfile1|regs~206, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~142feeder , openriscv0|regfile1|regs~142feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~142 , openriscv0|regfile1|regs~142, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~174feeder , openriscv0|regfile1|regs~174feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~174 , openriscv0|regfile1|regs~174, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2722 , openriscv0|regfile1|regs~2722, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~238feeder , openriscv0|regfile1|regs~238feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~238 , openriscv0|regfile1|regs~238, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2723 , openriscv0|regfile1|regs~2723, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~462feeder , openriscv0|regfile1|regs~462feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~462 , openriscv0|regfile1|regs~462, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~398 , openriscv0|regfile1|regs~398, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~430feeder , openriscv0|regfile1|regs~430feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~430 , openriscv0|regfile1|regs~430, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2729 , openriscv0|regfile1|regs~2729, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~494 , openriscv0|regfile1|regs~494, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2730 , openriscv0|regfile1|regs~2730, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2731 , openriscv0|regfile1|regs~2731, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[14]~107 , openriscv0|regfile1|rdata1[14]~107, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[14]~108 , openriscv0|regfile1|rdata1[14]~108, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~525feeder , openriscv0|regfile1|regs~525feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~525 , openriscv0|regfile1|regs~525, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~781feeder , openriscv0|regfile1|regs~781feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~781 , openriscv0|regfile1|regs~781, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2756 , openriscv0|regfile1|regs~2756, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~653feeder , openriscv0|regfile1|regs~653feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~653 , openriscv0|regfile1|regs~653, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~909 , openriscv0|regfile1|regs~909, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2757 , openriscv0|regfile1|regs~2757, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~941 , openriscv0|regfile1|regs~941, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~557feeder , openriscv0|regfile1|regs~557feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~557 , openriscv0|regfile1|regs~557, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~685 , openriscv0|regfile1|regs~685, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2754 , openriscv0|regfile1|regs~2754, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~813 , openriscv0|regfile1|regs~813, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2755 , openriscv0|regfile1|regs~2755, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2758 , openriscv0|regfile1|regs~2758, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1005 , openriscv0|regfile1|regs~1005, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~621 , openriscv0|regfile1|regs~621, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~749 , openriscv0|regfile1|regs~749, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2759 , openriscv0|regfile1|regs~2759, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~877 , openriscv0|regfile1|regs~877, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2760 , openriscv0|regfile1|regs~2760, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~973feeder , openriscv0|regfile1|regs~973feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~973 , openriscv0|regfile1|regs~973, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~589feeder , openriscv0|regfile1|regs~589feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~589 , openriscv0|regfile1|regs~589, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~845feeder , openriscv0|regfile1|regs~845feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~845 , openriscv0|regfile1|regs~845, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2752 , openriscv0|regfile1|regs~2752, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~717feeder , openriscv0|regfile1|regs~717feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~717 , openriscv0|regfile1|regs~717, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2753 , openriscv0|regfile1|regs~2753, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2761 , openriscv0|regfile1|regs~2761, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~493 , openriscv0|regfile1|regs~493, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~397 , openriscv0|regfile1|regs~397, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~461 , openriscv0|regfile1|regs~461, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2749 , openriscv0|regfile1|regs~2749, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~429 , openriscv0|regfile1|regs~429, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2750 , openriscv0|regfile1|regs~2750, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~205feeder , openriscv0|regfile1|regs~205feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~205 , openriscv0|regfile1|regs~205, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~141 , openriscv0|regfile1|regs~141, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2744 , openriscv0|regfile1|regs~2744, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~173 , openriscv0|regfile1|regs~173, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~237 , openriscv0|regfile1|regs~237, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2745 , openriscv0|regfile1|regs~2745, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~45feeder , openriscv0|regfile1|regs~45feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~45 , openriscv0|regfile1|regs~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~13 , openriscv0|regfile1|regs~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2746 , openriscv0|regfile1|regs~2746, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~109 , openriscv0|regfile1|regs~109, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~77feeder , openriscv0|regfile1|regs~77feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~77 , openriscv0|regfile1|regs~77, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2747 , openriscv0|regfile1|regs~2747, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2748 , openriscv0|regfile1|regs~2748, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~365feeder , openriscv0|regfile1|regs~365feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~365 , openriscv0|regfile1|regs~365, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~269feeder , openriscv0|regfile1|regs~269feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~269 , openriscv0|regfile1|regs~269, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~301feeder , openriscv0|regfile1|regs~301feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~301 , openriscv0|regfile1|regs~301, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2742 , openriscv0|regfile1|regs~2742, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~333feeder , openriscv0|regfile1|regs~333feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~333 , openriscv0|regfile1|regs~333, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2743 , openriscv0|regfile1|regs~2743, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2751 , openriscv0|regfile1|regs~2751, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[13]~109 , openriscv0|regfile1|rdata1[13]~109, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[13]~110 , openriscv0|regfile1|rdata1[13]~110, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~22 , openriscv0|id0|Add5~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~24 , openriscv0|id0|Add5~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~26 , openriscv0|id0|Add5~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~28 , openriscv0|id0|Add5~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~30 , openriscv0|id0|Add5~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~32 , openriscv0|id0|Add5~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~34 , openriscv0|id0|Add5~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~36 , openriscv0|id0|Add5~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~38 , openriscv0|id0|Add5~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~40 , openriscv0|id0|Add5~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~42 , openriscv0|id0|Add5~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~44 , openriscv0|id0|Add5~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~28 , openriscv0|id0|Add2~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~30 , openriscv0|id0|Add2~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~32 , openriscv0|id0|Add2~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~34 , openriscv0|id0|Add2~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~36 , openriscv0|id0|Add2~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~38 , openriscv0|id0|Add2~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~40 , openriscv0|id0|Add2~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~42 , openriscv0|id0|Add2~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~44 , openriscv0|id0|Add2~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|branch_target_address_o[24]~7 , openriscv0|id0|branch_target_address_o[24]~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~103 , openriscv0|id0|Add4~103, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~104 , openriscv0|id0|Add4~104, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[23] , openriscv0|pc_reg0|hold_branch_target_address[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~88 , openriscv0|pc_reg0|Add0~88, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~23 , openriscv0|id_ex0|ex_current_inst_address~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[23] , openriscv0|id_ex0|ex_current_inst_address[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~24 , openriscv0|ex_mem0|mem_current_inst_address~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[23] , openriscv0|ex_mem0|mem_current_inst_address[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~44 , openriscv0|csr0|Add2~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~46 , openriscv0|csr0|Add2~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[23]~feeder , openriscv0|csr0|frm[23]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[23] , openriscv0|csr0|frm[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[23] , openriscv0|csr0|fcsr[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector16~8 , openriscv0|csr0|Selector16~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~15 , openriscv0|csr0|mtvec~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[23] , openriscv0|csr0|minstret[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector16~9 , openriscv0|csr0|Selector16~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[23] , openriscv0|csr0|minstreth[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[18]~73 , openriscv0|csr0|mcycle[18]~73, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~20 , openriscv0|csr0|mtvec~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[18]~feeder , openriscv0|csr0|mip[18]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[18] , openriscv0|csr0|mip[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[18] , openriscv0|csr0|mie[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector21~4 , openriscv0|csr0|Selector21~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~27 , openriscv0|csr0|mcause~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[18] , openriscv0|csr0|mcause[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~18 , openriscv0|id_ex0|ex_current_inst_address~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[18] , openriscv0|id_ex0|ex_current_inst_address[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~19 , openriscv0|ex_mem0|mem_current_inst_address~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[18] , openriscv0|ex_mem0|mem_current_inst_address[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~22 , openriscv0|csr0|mtval~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[18] , openriscv0|csr0|mtval[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector21~5 , openriscv0|csr0|Selector21~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[18]~feeder , openriscv0|csr0|mtvec[18]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[18] , openriscv0|csr0|mtvec[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector21~6 , openriscv0|csr0|Selector21~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~34 , openriscv0|csr0|Add2~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~36 , openriscv0|csr0|Add2~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~100 , openriscv0|csr0|Add2~100, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~101 , openriscv0|csr0|Add2~101, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[18] , openriscv0|csr0|mepc[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[18] , openriscv0|csr0|misa[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector21~2 , openriscv0|csr0|Selector21~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[18]~feeder , openriscv0|csr0|mstatus[18]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[18] , openriscv0|csr0|mstatus[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[18] , openriscv0|csr0|mscratch[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector21~3 , openriscv0|csr0|Selector21~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector21~7 , openriscv0|csr0|Selector21~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[18] , openriscv0|csr0|mvendorid[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[18]~feeder , openriscv0|csr0|fflags[18]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[18] , openriscv0|csr0|fflags[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector21~14 , openriscv0|csr0|Selector21~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[18] , openriscv0|csr0|mimpid[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[18] , openriscv0|csr0|marchid[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector21~13 , openriscv0|csr0|Selector21~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[18] , openriscv0|csr0|fcsr[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector21~16 , openriscv0|csr0|Selector21~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[18] , openriscv0|csr0|minstreth[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[18]~feeder , openriscv0|csr0|mhartid[18]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[18] , openriscv0|csr0|mhartid[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector21~9 , openriscv0|csr0|Selector21~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector21~8 , openriscv0|csr0|Selector21~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[18] , openriscv0|csr0|minstret[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector21~10 , openriscv0|csr0|Selector21~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector21~11 , openriscv0|csr0|Selector21~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[18] , openriscv0|csr0|frm[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector21~12 , openriscv0|csr0|Selector21~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector21~15 , openriscv0|csr0|Selector21~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[18] , openriscv0|csr0|data_o[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector237~4 , openriscv0|ex0|Selector237~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~32 , openriscv0|ex0|moveres~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector237~5 , openriscv0|ex0|Selector237~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector237~7 , openriscv0|ex0|Selector237~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector237~6 , openriscv0|ex0|Selector237~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector237~8 , openriscv0|ex0|Selector237~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[18] , openriscv0|ex0|csr_reg_data_o[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~25 , openriscv0|ex_mem0|mem_csr_reg_data~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[18] , openriscv0|ex_mem0|mem_csr_reg_data[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~23 , openriscv0|mem_wb0|wb_csr_reg_data~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[18] , openriscv0|mem_wb0|wb_csr_reg_data[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[18] , openriscv0|csr0|mcycle[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[19]~75 , openriscv0|csr0|mcycle[19]~75, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[19] , openriscv0|csr0|mimpid[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~19 , openriscv0|csr0|mtvec~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[19]~feeder , openriscv0|csr0|marchid[19]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[19] , openriscv0|csr0|marchid[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector20~11 , openriscv0|csr0|Selector20~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[19] , openriscv0|csr0|mvendorid[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[19]~feeder , openriscv0|csr0|fflags[19]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[19] , openriscv0|csr0|fflags[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector20~12 , openriscv0|csr0|Selector20~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[19] , openriscv0|csr0|mscratch[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[19] , openriscv0|csr0|mstatus[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector20~0 , openriscv0|csr0|Selector20~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[19]~feeder , openriscv0|csr0|mtvec[19]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[19] , openriscv0|csr0|mtvec[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[19] , openriscv0|csr0|mip[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector20~1 , openriscv0|csr0|Selector20~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~19 , openriscv0|id_ex0|ex_current_inst_address~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[19] , openriscv0|id_ex0|ex_current_inst_address[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~20 , openriscv0|ex_mem0|mem_current_inst_address~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[19] , openriscv0|ex_mem0|mem_current_inst_address[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~38 , openriscv0|csr0|Add2~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~98 , openriscv0|csr0|Add2~98, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~99 , openriscv0|csr0|Add2~99, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[19] , openriscv0|csr0|mepc[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[19] , openriscv0|csr0|mie[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector20~2 , openriscv0|csr0|Selector20~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~21 , openriscv0|csr0|mtval~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[19] , openriscv0|csr0|mtval[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~26 , openriscv0|csr0|mcause~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[19] , openriscv0|csr0|mcause[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector20~3 , openriscv0|csr0|Selector20~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[19] , openriscv0|csr0|misa[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector20~4 , openriscv0|csr0|Selector20~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector20~5 , openriscv0|csr0|Selector20~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[19] , openriscv0|csr0|fcsr[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[19]~feeder , openriscv0|csr0|frm[19]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[19] , openriscv0|csr0|frm[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector20~6 , openriscv0|csr0|Selector20~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[19] , openriscv0|csr0|minstret[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector20~7 , openriscv0|csr0|Selector20~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[19] , openriscv0|csr0|minstreth[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector20~8 , openriscv0|csr0|Selector20~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector20~9 , openriscv0|csr0|Selector20~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[19] , openriscv0|csr0|mhartid[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector20~10 , openriscv0|csr0|Selector20~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector20~13 , openriscv0|csr0|Selector20~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[19] , openriscv0|csr0|data_o[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector236~4 , openriscv0|ex0|Selector236~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~30 , openriscv0|ex0|moveres~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector236~5 , openriscv0|ex0|Selector236~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector236~7 , openriscv0|ex0|Selector236~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector236~6 , openriscv0|ex0|Selector236~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector236~8 , openriscv0|ex0|Selector236~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[19] , openriscv0|ex0|csr_reg_data_o[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~24 , openriscv0|ex_mem0|mem_csr_reg_data~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[19] , openriscv0|ex_mem0|mem_csr_reg_data[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~22 , openriscv0|mem_wb0|wb_csr_reg_data~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[19] , openriscv0|mem_wb0|wb_csr_reg_data[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[19] , openriscv0|csr0|mcycle[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[20]~77 , openriscv0|csr0|mcycle[20]~77, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[20] , openriscv0|csr0|mcycle[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[21]~79 , openriscv0|csr0|mcycle[21]~79, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~20 , openriscv0|mem_wb0|wb_csr_reg_data~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[21] , openriscv0|mem_wb0|wb_csr_reg_data[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[21] , openriscv0|csr0|mcycle[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[22]~81 , openriscv0|csr0|mcycle[22]~81, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[22] , openriscv0|csr0|mcycle[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[23]~83 , openriscv0|csr0|mcycle[23]~83, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[23] , openriscv0|csr0|mcycle[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector16~7 , openriscv0|csr0|Selector16~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[23] , openriscv0|csr0|mhartid[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[20]~77 , openriscv0|csr0|mcycleh[20]~77, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[21]~79 , openriscv0|csr0|mcycleh[21]~79, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh~43 , openriscv0|csr0|mcycleh~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[1]~44 , openriscv0|csr0|mcycleh[1]~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[21] , openriscv0|csr0|mcycleh[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[22]~81 , openriscv0|csr0|mcycleh[22]~81, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[22] , openriscv0|csr0|mcycleh[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[23]~83 , openriscv0|csr0|mcycleh[23]~83, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[23] , openriscv0|csr0|mcycleh[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector16~6 , openriscv0|csr0|Selector16~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector16~10 , openriscv0|csr0|Selector16~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~30 , openriscv0|csr0|mcause~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[23] , openriscv0|csr0|mcause[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~25 , openriscv0|csr0|mtval~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[23] , openriscv0|csr0|mtval[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector16~3 , openriscv0|csr0|Selector16~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[23] , openriscv0|csr0|mstatus[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[23] , openriscv0|csr0|mie[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[23] , openriscv0|csr0|misa[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector16~2 , openriscv0|csr0|Selector16~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector16~4 , openriscv0|csr0|Selector16~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[23]~feeder , openriscv0|csr0|mip[23]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[23] , openriscv0|csr0|mip[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector16~0 , openriscv0|csr0|Selector16~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[23] , openriscv0|csr0|mscratch[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[23] , openriscv0|csr0|mtvec[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector16~1 , openriscv0|csr0|Selector16~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector16~5 , openriscv0|csr0|Selector16~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[23] , openriscv0|csr0|marchid[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[23] , openriscv0|csr0|mimpid[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector16~11 , openriscv0|csr0|Selector16~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[23] , openriscv0|csr0|mvendorid[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[23] , openriscv0|csr0|fflags[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector16~12 , openriscv0|csr0|Selector16~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector16~13 , openriscv0|csr0|Selector16~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[23] , openriscv0|csr0|data_o[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector232~4 , openriscv0|ex0|Selector232~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~38 , openriscv0|ex0|moveres~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector232~5 , openriscv0|ex0|Selector232~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector232~7 , openriscv0|ex0|Selector232~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector232~6 , openriscv0|ex0|Selector232~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector232~8 , openriscv0|ex0|Selector232~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[23] , openriscv0|ex0|csr_reg_data_o[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~20 , openriscv0|ex_mem0|mem_csr_reg_data~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[23] , openriscv0|ex_mem0|mem_csr_reg_data[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~18 , openriscv0|mem_wb0|wb_csr_reg_data~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[23] , openriscv0|mem_wb0|wb_csr_reg_data[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~90 , openriscv0|csr0|Add2~90, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~91 , openriscv0|csr0|Add2~91, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[23] , openriscv0|csr0|mepc[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[23]~59 , openriscv0|ctrl0|new_pc[23]~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[23]~60 , openriscv0|ctrl0|new_pc[23]~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[23]~61 , openriscv0|ctrl0|new_pc[23]~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[23] , openriscv0|ctrl0|new_pc[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~89 , openriscv0|pc_reg0|Add0~89, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[21]~1 , openriscv0|pc_reg0|pc[21]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[21]~2 , openriscv0|pc_reg0|pc[21]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[23] , openriscv0|pc_reg0|pc[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~26 , openriscv0|iwishbone_bus_if|wishbone_addr_o~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[23] , openriscv0|iwishbone_bus_if|wishbone_addr_o[23], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux8~0 , wb_conmax_top0|s3|Mux8~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~27 , openriscv0|iwishbone_bus_if|wishbone_addr_o~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[19] , openriscv0|iwishbone_bus_if|wishbone_addr_o[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~91 , openriscv0|ex0|Add1~91, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[19] , openriscv0|ex_mem0|mem_mem_addr[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~32 , openriscv0|dwishbone_bus_if|wishbone_addr_o~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[19] , openriscv0|dwishbone_bus_if|wishbone_addr_o[19], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux12~0 , wb_conmax_top0|s3|Mux12~0, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~8 , plic0|Equal0~8, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~9 , plic0|Equal0~9, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux0~0 , wb_conmax_top0|s3|Mux0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux1~0 , wb_conmax_top0|s3|Mux1~0, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~1 , plic0|Equal0~1, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~2 , plic0|Equal0~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~19 , openriscv0|iwishbone_bus_if|wishbone_addr_o~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[12] , openriscv0|iwishbone_bus_if|wishbone_addr_o[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~22 , openriscv0|ex0|Add0~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~24 , openriscv0|ex0|Add0~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~28 , openriscv0|ex0|Add1~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~83 , openriscv0|ex0|Add1~83, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[12] , openriscv0|ex_mem0|mem_mem_addr[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~24 , openriscv0|dwishbone_bus_if|wishbone_addr_o~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[12] , openriscv0|dwishbone_bus_if|wishbone_addr_o[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux19~0 , wb_conmax_top0|s3|Mux19~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~26 , openriscv0|ex0|Add1~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~82 , openriscv0|ex0|Add1~82, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[11] , openriscv0|ex_mem0|mem_mem_addr[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~23 , openriscv0|dwishbone_bus_if|wishbone_addr_o~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[11] , openriscv0|dwishbone_bus_if|wishbone_addr_o[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~18 , openriscv0|iwishbone_bus_if|wishbone_addr_o~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[11] , openriscv0|iwishbone_bus_if|wishbone_addr_o[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux20~0 , wb_conmax_top0|s3|Mux20~0, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~3 , plic0|Equal0~3, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux17~0 , wb_conmax_top0|s3|Mux17~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~84 , openriscv0|ex0|Add1~84, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[8] , openriscv0|ex_mem0|mem_mem_addr[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~25 , openriscv0|dwishbone_bus_if|wishbone_addr_o~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[8]~feeder , openriscv0|dwishbone_bus_if|wishbone_addr_o[8]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[8] , openriscv0|dwishbone_bus_if|wishbone_addr_o[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~20 , openriscv0|iwishbone_bus_if|wishbone_addr_o~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[8] , openriscv0|iwishbone_bus_if|wishbone_addr_o[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux23~0 , wb_conmax_top0|s3|Mux23~0, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~4 , plic0|Equal0~4, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~5 , plic0|Equal0~5, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~18 , plic0|Equal0~18, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~19 , plic0|Equal0~19, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux56~0 , wb_conmax_top0|s3|Mux56~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[11]~feeder , plic0|threshold[11]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[11] , plic0|threshold[11], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[11]~29 , plic0|wb_dat_o[11]~29, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux27~1 , wb_conmax_top0|s3|Mux27~1, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[28]~44 , plic0|wb_dat_o[28]~44, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][11]~feeder , plic0|priority[1][11]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux28~1 , wb_conmax_top0|s3|Mux28~1, openriscv_min_sopc, 1
instance = comp, \plic0|Decoder0~1 , plic0|Decoder0~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux29~0 , wb_conmax_top0|s3|Mux29~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|full_decoding~3 , gpio_top0|full_decoding~3, openriscv_min_sopc, 1
instance = comp, \plic0|always0~0 , plic0|always0~0, openriscv_min_sopc, 1
instance = comp, \plic0|always0~1 , plic0|always0~1, openriscv_min_sopc, 1
instance = comp, \plic0|always0~2 , plic0|always0~2, openriscv_min_sopc, 1
instance = comp, \plic0|always0~3 , plic0|always0~3, openriscv_min_sopc, 1
instance = comp, \plic0|always0~6 , plic0|always0~6, openriscv_min_sopc, 1
instance = comp, \plic0|always0~4 , plic0|always0~4, openriscv_min_sopc, 1
instance = comp, \plic0|always0~5 , plic0|always0~5, openriscv_min_sopc, 1
instance = comp, \plic0|always0~7 , plic0|always0~7, openriscv_min_sopc, 1
instance = comp, \plic0|always0~9 , plic0|always0~9, openriscv_min_sopc, 1
instance = comp, \plic0|always0~8 , plic0|always0~8, openriscv_min_sopc, 1
instance = comp, \plic0|always0~10 , plic0|always0~10, openriscv_min_sopc, 1
instance = comp, \plic0|always0~11 , plic0|always0~11, openriscv_min_sopc, 1
instance = comp, \plic0|always0~12 , plic0|always0~12, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux36~0 , wb_conmax_top0|s3|Mux36~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux70~0 , wb_conmax_top0|s3|Mux70~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux70~1 , wb_conmax_top0|s3|Mux70~1, openriscv_min_sopc, 1
instance = comp, \plic0|Decoder0~0 , plic0|Decoder0~0, openriscv_min_sopc, 1
instance = comp, \plic0|Decoder0~2 , plic0|Decoder0~2, openriscv_min_sopc, 1
instance = comp, \plic0|Decoder0~3 , plic0|Decoder0~3, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][11] , plic0|priority[1][11], openriscv_min_sopc, 1
instance = comp, \plic0|Decoder0~7 , plic0|Decoder0~7, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][11] , plic0|priority[3][11], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][11]~feeder , plic0|priority[0][11]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|Decoder0~8 , plic0|Decoder0~8, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][11] , plic0|priority[0][11], openriscv_min_sopc, 1
instance = comp, \plic0|Decoder0~9 , plic0|Decoder0~9, openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][11] , plic0|priority[2][11], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~159 , plic0|wb_dat_o~159, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~160 , plic0|wb_dat_o~160, openriscv_min_sopc, 1
instance = comp, \plic0|Decoder0~5 , plic0|Decoder0~5, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][11] , plic0|priority[6][11], openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][11]~feeder , plic0|priority[5][11]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|Decoder0~4 , plic0|Decoder0~4, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][11] , plic0|priority[5][11], openriscv_min_sopc, 1
instance = comp, \plic0|Decoder0~6 , plic0|Decoder0~6, openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][11] , plic0|priority[4][11], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[28]~41 , plic0|wb_dat_o[28]~41, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~161 , plic0|wb_dat_o~161, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~162 , plic0|wb_dat_o~162, openriscv_min_sopc, 1
instance = comp, \plic0|Equal1~0 , plic0|Equal1~0, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[28]~47 , plic0|wb_dat_o[28]~47, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[28]~48 , plic0|wb_dat_o[28]~48, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[28]~33 , plic0|wb_dat_o[28]~33, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[28]~171 , plic0|wb_dat_o[28]~171, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[28]~49 , plic0|wb_dat_o[28]~49, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[28]~50 , plic0|wb_dat_o[28]~50, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[11] , plic0|wb_dat_o[11], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux20~0 , uart_top0|wb_interface|Mux20~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[8]~1 , uart_top0|wb_interface|wb_dat_o[8]~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux23~0 , uart_top0|wb_interface|Mux23~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[3] , uart_top0|regs|scratch[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[12] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[12], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~9 , uart_top0|regs|Mux4~9, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~4 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~10 , uart_top0|regs|Mux4~10, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~11 , uart_top0|regs|Mux4~11, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~12 , uart_top0|regs|Mux4~12, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~13 , uart_top0|regs|Mux4~13, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~14 , uart_top0|regs|Mux4~14, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~15 , uart_top0|regs|Mux4~15, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux20~1 , uart_top0|wb_interface|Mux20~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[11] , uart_top0|wb_interface|wb_dat_o[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[2]~feeder , wb_conmax_top0|rf|conf0[2]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~10 , wb_conmax_top0|rf|Equal1~10, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~11 , wb_conmax_top0|rf|Equal1~11, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[2] , wb_conmax_top0|rf|conf0[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[3]~feeder , wb_conmax_top0|rf|conf0[3]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[3] , wb_conmax_top0|rf|conf0[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s0_cyc_o_next~0 , wb_conmax_top0|m1|s0_cyc_o_next~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s0_cyc_o , wb_conmax_top0|m1|s0_cyc_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|req_p3[1] , wb_conmax_top0|s0|msel|req_p3[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s0_cyc_o_next~0 , wb_conmax_top0|m0|s0_cyc_o_next~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s0_cyc_o , wb_conmax_top0|m0|s0_cyc_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[0]~feeder , wb_conmax_top0|rf|conf0[0]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[0] , wb_conmax_top0|rf|conf0[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[1] , wb_conmax_top0|rf|conf0[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|req_p3[0] , wb_conmax_top0|s0|msel|req_p3[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_enc|pd1|pri_out[1]~0 , wb_conmax_top0|s0|msel|pri_enc|pd1|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_enc|pd0|pri_out[2]~1 , wb_conmax_top0|s0|msel|pri_enc|pd0|pri_out[2]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_enc|pd0|pri_out[1]~0 , wb_conmax_top0|s0|msel|pri_enc|pd0|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_enc|pd1|pri_out[2]~1 , wb_conmax_top0|s0|msel|pri_enc|pd1|pri_out[2]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_enc|pri_out[0]~0 , wb_conmax_top0|s0|msel|pri_enc|pri_out[0]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_enc|pri_out[0]~1 , wb_conmax_top0|s0|msel|pri_enc|pri_out[0]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|m1_cyc_r , wb_conmax_top0|s0|m1_cyc_r, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb1|Selector1~0 , wb_conmax_top0|s0|msel|arb1|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb1|state.grant1 , wb_conmax_top0|s0|msel|arb1|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb1|Selector0~0 , wb_conmax_top0|s0|msel|arb1|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb1|state.grant0 , wb_conmax_top0|s0|msel|arb1|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|req_p0[1] , wb_conmax_top0|s0|msel|req_p0[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|req_p0[0] , wb_conmax_top0|s0|msel|req_p0[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb0|Selector0~0 , wb_conmax_top0|s0|msel|arb0|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb0|state.grant0 , wb_conmax_top0|s0|msel|arb0|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb0|Selector1~0 , wb_conmax_top0|s0|msel|arb0|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb0|state.grant1 , wb_conmax_top0|s0|msel|arb0|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|Mux0~1 , wb_conmax_top0|s0|msel|Mux0~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb2|Selector0~0 , wb_conmax_top0|s0|msel|arb2|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb2|state.grant0 , wb_conmax_top0|s0|msel|arb2|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb2|Selector1~0 , wb_conmax_top0|s0|msel|arb2|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb2|state.grant1 , wb_conmax_top0|s0|msel|arb2|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_enc|pri_out[1]~2 , wb_conmax_top0|s0|msel|pri_enc|pri_out[1]~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_out[1] , wb_conmax_top0|s0|msel|pri_out[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|Mux0~2 , wb_conmax_top0|s0|msel|Mux0~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb3|Selector0~0 , wb_conmax_top0|s0|msel|arb3|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb3|state.grant0 , wb_conmax_top0|s0|msel|arb3|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb3|Selector1~0 , wb_conmax_top0|s0|msel|arb3|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb3|state.grant1 , wb_conmax_top0|s0|msel|arb3|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|Mux0~0 , wb_conmax_top0|s0|msel|Mux0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|Mux0~3 , wb_conmax_top0|s0|msel|Mux0~3, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|m0_cyc_r , wb_conmax_top0|s0|m0_cyc_r, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux69~0 , wb_conmax_top0|s0|Mux69~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux69~1 , wb_conmax_top0|s0|Mux69~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|next , wb_conmax_top0|s0|next, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_out~0 , wb_conmax_top0|s0|msel|pri_out~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_out[0] , wb_conmax_top0|s0|msel|pri_out[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|Mux2~0 , wb_conmax_top0|s0|msel|Mux2~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|Mux2~1 , wb_conmax_top0|s0|msel|Mux2~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux29~0 , wb_conmax_top0|s0|Mux29~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux28~0 , wb_conmax_top0|s0|Mux28~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux27~0 , wb_conmax_top0|s0|Mux27~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux26~0 , wb_conmax_top0|s0|Mux26~0, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|rom_ip_0|altsyncram_component|auto_generated|ram_block1a0 , inst_rom_0|rom_ip_0|altsyncram_component|auto_generated|ram_block1a0, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~30 , inst_rom_0|wb_dat_o~30, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux70~0 , wb_conmax_top0|s0|Mux70~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux70~1 , wb_conmax_top0|s0|Mux70~1, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_ack_o~0 , inst_rom_0|wb_ack_o~0, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_ack_o~1 , inst_rom_0|wb_ack_o~1, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[11]~1 , inst_rom_0|wb_dat_o[11]~1, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[11] , inst_rom_0|wb_dat_o[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux20~0 , wb_conmax_top0|m1|Mux20~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux20~1 , wb_conmax_top0|m1|Mux20~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux28~1 , wb_conmax_top0|m1|Mux28~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s15_stb_o~0 , wb_conmax_top0|m1|s15_stb_o~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s15_stb_o~1 , wb_conmax_top0|m1|s15_stb_o~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s15_cyc_o , wb_conmax_top0|m1|s15_cyc_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s15_stb_o~0 , wb_conmax_top0|m0|s15_stb_o~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s15_stb_o~1 , wb_conmax_top0|m0|s15_stb_o~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s15_cyc_o , wb_conmax_top0|m0|s15_cyc_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|m0_cyc_r , wb_conmax_top0|s15|m0_cyc_r, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux69~0 , wb_conmax_top0|s15|Mux69~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|m1_cyc_r , wb_conmax_top0|s15|m1_cyc_r, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux69~1 , wb_conmax_top0|s15|Mux69~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux56~0 , wb_conmax_top0|s15|Mux56~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[11]~feeder , wb_conmax_top0|rf|conf9[11]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~18 , wb_conmax_top0|rf|Equal1~18, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[11] , wb_conmax_top0|rf|conf9[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[11] , wb_conmax_top0|rf|conf1[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~164 , wb_conmax_top0|rf|rf_dout~164, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[11]~feeder , wb_conmax_top0|rf|conf5[11]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~4 , wb_conmax_top0|rf|Equal1~4, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~5 , wb_conmax_top0|rf|Equal1~5, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[11] , wb_conmax_top0|rf|conf5[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~21 , wb_conmax_top0|rf|Equal1~21, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[11] , wb_conmax_top0|rf|conf13[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~165 , wb_conmax_top0|rf|rf_dout~165, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[11]~feeder , wb_conmax_top0|rf|conf4[11]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[11] , wb_conmax_top0|rf|conf4[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[11] , wb_conmax_top0|rf|conf0[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~166 , wb_conmax_top0|rf|rf_dout~166, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~6 , wb_conmax_top0|rf|Equal1~6, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~23 , wb_conmax_top0|rf|Equal1~23, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[11] , wb_conmax_top0|rf|conf12[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[11]~feeder , wb_conmax_top0|rf|conf8[11]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~19 , wb_conmax_top0|rf|Equal1~19, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[11] , wb_conmax_top0|rf|conf8[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~167 , wb_conmax_top0|rf|rf_dout~167, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~168 , wb_conmax_top0|rf|rf_dout~168, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[11]~feeder , wb_conmax_top0|rf|conf7[11]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~16 , wb_conmax_top0|rf|Equal1~16, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[11] , wb_conmax_top0|rf|conf7[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[11]~feeder , wb_conmax_top0|rf|conf11[11]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~20 , wb_conmax_top0|rf|Equal1~20, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[11] , wb_conmax_top0|rf|conf11[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[11] , wb_conmax_top0|rf|conf3[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~169 , wb_conmax_top0|rf|rf_dout~169, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[11] , wb_conmax_top0|rf|conf15[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~170 , wb_conmax_top0|rf|rf_dout~170, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[11]~feeder , wb_conmax_top0|rf|conf14[11]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~14 , wb_conmax_top0|rf|Equal1~14, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~22 , wb_conmax_top0|rf|Equal1~22, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[11] , wb_conmax_top0|rf|conf14[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[11] , wb_conmax_top0|rf|conf2[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[11]~feeder , wb_conmax_top0|rf|conf6[11]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~15 , wb_conmax_top0|rf|Equal1~15, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[11] , wb_conmax_top0|rf|conf6[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~162 , wb_conmax_top0|rf|rf_dout~162, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~17 , wb_conmax_top0|rf|Equal1~17, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[11] , wb_conmax_top0|rf|conf10[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~163 , wb_conmax_top0|rf|rf_dout~163, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~171 , wb_conmax_top0|rf|rf_dout~171, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~205 , wb_conmax_top0|rf|rf_dout~205, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[11] , wb_conmax_top0|rf|rf_dout[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|i_wb_data_o[11]~13 , wb_conmax_top0|rf|i_wb_data_o[11]~13, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux20~2 , wb_conmax_top0|m1|Mux20~2, openriscv_min_sopc, 1
instance = comp, \clint0|msip~14 , clint0|msip~14, openriscv_min_sopc, 1
instance = comp, \clint0|msip[11]~feeder , clint0|msip[11]~feeder, openriscv_min_sopc, 1
instance = comp, \clint0|msip[11] , clint0|msip[11], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[11]~30 , clint0|wb_dat_o[11]~30, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux56~0 , wb_conmax_top0|s4|Mux56~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[0]~0 , clint0|mtimecmp[0]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux27~0 , wb_conmax_top0|s4|Mux27~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux26~0 , wb_conmax_top0|s4|Mux26~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux28~0 , wb_conmax_top0|s4|Mux28~0, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~17 , clint0|Equal0~17, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux23~0 , wb_conmax_top0|s4|Mux23~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux24~0 , wb_conmax_top0|s4|Mux24~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux19~0 , wb_conmax_top0|s4|Mux19~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~16 , openriscv0|iwishbone_bus_if|wishbone_addr_o~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[13] , openriscv0|iwishbone_bus_if|wishbone_addr_o[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux18~0 , wb_conmax_top0|s4|Mux18~0, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~16 , clint0|Equal0~16, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~0 , clint0|Equal0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux31~0 , wb_conmax_top0|s4|Mux31~0, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~10 , clint0|Equal0~10, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~11 , clint0|Equal0~11, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~12 , clint0|Equal0~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~81 , openriscv0|ex0|Add1~81, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[21] , openriscv0|ex_mem0|mem_mem_addr[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~22 , openriscv0|dwishbone_bus_if|wishbone_addr_o~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[21] , openriscv0|dwishbone_bus_if|wishbone_addr_o[21], openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~7 , clint0|Equal0~7, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~8 , clint0|Equal0~8, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~9 , clint0|Equal0~9, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~5 , clint0|Equal0~5, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~4 , clint0|Equal0~4, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~6 , clint0|Equal0~6, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~2 , clint0|Equal0~2, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~1 , clint0|Equal0~1, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~3 , clint0|Equal0~3, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~13 , clint0|Equal0~13, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux30~0 , wb_conmax_top0|s4|Mux30~0, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~14 , clint0|Equal0~14, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux20~0 , wb_conmax_top0|s4|Mux20~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux22~0 , wb_conmax_top0|s4|Mux22~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux16~0 , wb_conmax_top0|s4|Mux16~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux21~0 , wb_conmax_top0|s4|Mux21~0, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~15 , clint0|Equal0~15, openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~18 , clint0|Equal0~18, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[0]~1 , clint0|mtimecmp[0]~1, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[11] , clint0|mtimecmp[11], openriscv_min_sopc, 1
instance = comp, \clint0|Equal0~19 , clint0|Equal0~19, openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[0]~32 , clint0|wb_dat_o[0]~32, openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[0]~33 , clint0|wb_dat_o[0]~33, openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[0]~34 , clint0|wb_dat_o[0]~34, openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[11] , clint0|wb_dat_o[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux20~3 , wb_conmax_top0|m1|Mux20~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~33 , openriscv0|iwishbone_bus_if|rd_buf~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[18]~0 , openriscv0|iwishbone_bus_if|rd_buf[18]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[11] , openriscv0|iwishbone_bus_if|rd_buf[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector96~1 , openriscv0|iwishbone_bus_if|Selector96~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[11] , openriscv0|iwishbone_bus_if|cpu_data_o[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~33 , openriscv0|if_id0|id_inst~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[11] , openriscv0|if_id0|id_inst[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~22 , openriscv0|id_ex0|ex_inst~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[11] , openriscv0|id_ex0|ex_inst[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~8 , openriscv0|ex0|Add0~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~10 , openriscv0|ex0|Add0~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~74 , openriscv0|ex0|Add1~74, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[6] , openriscv0|ex_mem0|mem_mem_addr[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~15 , openriscv0|dwishbone_bus_if|wishbone_addr_o~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[6] , openriscv0|dwishbone_bus_if|wishbone_addr_o[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux25~0 , wb_conmax_top0|s4|Mux25~0, openriscv_min_sopc, 1
instance = comp, \clint0|Equal1~2 , clint0|Equal1~2, openriscv_min_sopc, 1
instance = comp, \clint0|Equal1~0 , clint0|Equal1~0, openriscv_min_sopc, 1
instance = comp, \clint0|Equal1~1 , clint0|Equal1~1, openriscv_min_sopc, 1
instance = comp, \clint0|Equal1~3 , clint0|Equal1~3, openriscv_min_sopc, 1
instance = comp, \clint0|Equal1~4 , clint0|Equal1~4, openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[8]~27 , clint0|wb_dat_o[8]~27, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux59~0 , wb_conmax_top0|s4|Mux59~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[8] , clint0|mtimecmp[8], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[8] , clint0|wb_dat_o[8], openriscv_min_sopc, 1
instance = comp, \plic0|enable~29 , plic0|enable~29, openriscv_min_sopc, 1
instance = comp, \plic0|enable[8] , plic0|enable[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux59~0 , wb_conmax_top0|s3|Mux59~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[8] , plic0|threshold[8], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[8]~26 , plic0|wb_dat_o[8]~26, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][8]~feeder , plic0|priority[5][8]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][8] , plic0|priority[5][8], openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][8] , plic0|priority[6][8], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][8] , plic0|priority[4][8], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][8]~feeder , plic0|priority[1][8]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][8] , plic0|priority[1][8], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][8] , plic0|priority[0][8], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][8]~feeder , plic0|priority[3][8]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][8] , plic0|priority[3][8], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][8] , plic0|priority[2][8], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~155 , plic0|wb_dat_o~155, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~156 , plic0|wb_dat_o~156, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~157 , plic0|wb_dat_o~157, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~158 , plic0|wb_dat_o~158, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[8] , plic0|wb_dat_o[8], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux23~1 , uart_top0|wb_interface|Mux23~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[0] , uart_top0|regs|scratch[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0 , uart_top0|regs|lsr0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0_d , uart_top0|regs|lsr0_d, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0r~2 , uart_top0|regs|lsr0r~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0r~3 , uart_top0|regs|lsr0r~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0r , uart_top0|regs|lsr0r, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~1 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[9] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[9], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~1 , uart_top0|regs|Mux7~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~2 , uart_top0|regs|Mux7~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~3 , uart_top0|regs|Mux7~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~4 , uart_top0|regs|Mux7~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~5 , uart_top0|regs|Mux7~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~6 , uart_top0|regs|Mux7~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~7 , uart_top0|regs|Mux7~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux23~2 , uart_top0|wb_interface|Mux23~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[8] , uart_top0|wb_interface|wb_dat_o[8], openriscv_min_sopc, 1
instance = comp, \gpio_i[8]~input , gpio_i[8]~input, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[8]~feeder , gpio_top0|sync[8]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[8] , gpio_top0|sync[8], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[8] , gpio_top0|ext_pad_s[8], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[8] , gpio_top0|rgpio_in[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux59~0 , wb_conmax_top0|s2|Mux59~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[8] , gpio_top0|rgpio_ptrig[8], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[8]~feeder , gpio_top0|rgpio_inte[8]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[8] , gpio_top0|rgpio_inte[8], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~36 , gpio_top0|rgpio_ints~36, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~37 , gpio_top0|rgpio_ints~37, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~38 , gpio_top0|rgpio_ints~38, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[8] , gpio_top0|rgpio_ints[8], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[8] , gpio_top0|rgpio_out[8], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[8] , gpio_top0|rgpio_oe[8], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux23~0 , gpio_top0|Mux23~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux23~1 , gpio_top0|Mux23~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux23~2 , gpio_top0|Mux23~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux23~3 , gpio_top0|Mux23~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[8] , gpio_top0|wb_dat_o[8], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~29 , inst_rom_0|wb_dat_o~29, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[8] , inst_rom_0|wb_dat_o[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux23~0 , wb_conmax_top0|m0|Mux23~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux23~1 , wb_conmax_top0|m0|Mux23~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux19~2 , wb_conmax_top0|m0|Mux19~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux59~0 , wb_conmax_top0|s15|Mux59~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[8]~feeder , wb_conmax_top0|rf|conf1[8]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[8] , wb_conmax_top0|rf|conf1[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[8] , wb_conmax_top0|rf|conf0[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~156 , wb_conmax_top0|rf|rf_dout~156, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[8]~feeder , wb_conmax_top0|rf|conf2[8]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[8] , wb_conmax_top0|rf|conf2[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[8] , wb_conmax_top0|rf|conf3[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~157 , wb_conmax_top0|rf|rf_dout~157, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[8]~feeder , wb_conmax_top0|rf|conf10[8]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[8] , wb_conmax_top0|rf|conf10[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[8] , wb_conmax_top0|rf|conf11[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[8]~feeder , wb_conmax_top0|rf|conf9[8]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[8] , wb_conmax_top0|rf|conf9[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[8] , wb_conmax_top0|rf|conf8[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~154 , wb_conmax_top0|rf|rf_dout~154, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~155 , wb_conmax_top0|rf|rf_dout~155, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~158 , wb_conmax_top0|rf|rf_dout~158, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[8]~feeder , wb_conmax_top0|rf|conf13[8]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[8] , wb_conmax_top0|rf|conf13[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[8]~feeder , wb_conmax_top0|rf|conf14[8]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[8] , wb_conmax_top0|rf|conf14[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[8] , wb_conmax_top0|rf|conf12[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~159 , wb_conmax_top0|rf|rf_dout~159, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[8] , wb_conmax_top0|rf|conf15[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~160 , wb_conmax_top0|rf|rf_dout~160, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[8]~feeder , wb_conmax_top0|rf|conf7[8]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[8] , wb_conmax_top0|rf|conf7[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[8] , wb_conmax_top0|rf|conf5[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[8]~feeder , wb_conmax_top0|rf|conf6[8]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[8] , wb_conmax_top0|rf|conf6[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[8] , wb_conmax_top0|rf|conf4[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~152 , wb_conmax_top0|rf|rf_dout~152, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~153 , wb_conmax_top0|rf|rf_dout~153, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~161 , wb_conmax_top0|rf|rf_dout~161, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~204 , wb_conmax_top0|rf|rf_dout~204, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[8] , wb_conmax_top0|rf|rf_dout[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|i_wb_data_o[8]~12 , wb_conmax_top0|rf|i_wb_data_o[8]~12, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux23~2 , wb_conmax_top0|m0|Mux23~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux23~3 , wb_conmax_top0|m0|Mux23~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~8 , openriscv0|dwishbone_bus_if|rd_buf~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[17]~1 , openriscv0|dwishbone_bus_if|rd_buf[17]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[17]~2 , openriscv0|dwishbone_bus_if|rd_buf[17]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[8] , openriscv0|dwishbone_bus_if|rd_buf[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector99~0 , openriscv0|dwishbone_bus_if|Selector99~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[8] , openriscv0|dwishbone_bus_if|cpu_data_o[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector20~0 , openriscv0|mem0|Selector20~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[8]~42 , openriscv0|mem0|wdata_o[8]~42, openriscv_min_sopc, 1
instance = comp, \clint0|msip~27 , clint0|msip~27, openriscv_min_sopc, 1
instance = comp, \clint0|msip[24] , clint0|msip[24], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[24]~26 , clint0|wb_dat_o[24]~26, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux43~0 , wb_conmax_top0|s4|Mux43~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[24] , clint0|mtimecmp[24], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[24] , clint0|wb_dat_o[24], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux7~2 , wb_conmax_top0|m0|Mux7~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux6~2 , uart_top0|wb_interface|Mux6~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux6~0 , uart_top0|wb_interface|Mux6~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux6~1 , uart_top0|wb_interface|Mux6~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux7~0 , uart_top0|wb_interface|Mux7~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[24] , uart_top0|wb_interface|wb_dat_o[24], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux43~0 , wb_conmax_top0|s3|Mux43~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[24] , plic0|threshold[24], openriscv_min_sopc, 1
instance = comp, \plic0|enable~22 , plic0|enable~22, openriscv_min_sopc, 1
instance = comp, \plic0|enable[24] , plic0|enable[24], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[24]~25 , plic0|wb_dat_o[24]~25, openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][24] , plic0|priority[4][24], openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][24]~feeder , plic0|priority[5][24]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][24] , plic0|priority[5][24], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~129 , plic0|wb_dat_o~129, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][24] , plic0|priority[6][24], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][24]~feeder , plic0|priority[0][24]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][24] , plic0|priority[0][24], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][24] , plic0|priority[2][24], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~127 , plic0|wb_dat_o~127, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][24] , plic0|priority[3][24], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][24] , plic0|priority[1][24], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~128 , plic0|wb_dat_o~128, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~130 , plic0|wb_dat_o~130, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[24] , plic0|wb_dat_o[24], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~22 , inst_rom_0|wb_dat_o~22, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[24] , inst_rom_0|wb_dat_o[24], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux43~0 , wb_conmax_top0|s2|Mux43~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[24]~feeder , gpio_top0|rgpio_ptrig[24]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux32~0 , wb_conmax_top0|s2|Mux32~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[25]~2 , gpio_top0|rgpio_ptrig[25]~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[24] , gpio_top0|rgpio_ptrig[24], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[24]~feeder , gpio_top0|rgpio_out[24]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[24]~3 , gpio_top0|rgpio_out[24]~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[24] , gpio_top0|rgpio_out[24], openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[17]~7 , gpio_top0|wb_dat_o[17]~7, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[25]~2 , gpio_top0|rgpio_oe[25]~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[24] , gpio_top0|rgpio_oe[24], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux7~0 , gpio_top0|Mux7~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[25]~2 , gpio_top0|rgpio_inte[25]~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[24] , gpio_top0|rgpio_inte[24], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux7~1 , gpio_top0|Mux7~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux26~0 , wb_conmax_top0|s2|Mux26~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[17]~9 , gpio_top0|wb_dat_o[17]~9, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[17]~10 , gpio_top0|wb_dat_o[17]~10, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[24] , gpio_top0|rgpio_ints[24], openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[17]~8 , gpio_top0|wb_dat_o[17]~8, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux7~2 , gpio_top0|Mux7~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[24] , gpio_top0|wb_dat_o[24], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux7~0 , wb_conmax_top0|m0|Mux7~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux7~1 , wb_conmax_top0|m0|Mux7~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux7~3 , wb_conmax_top0|m0|Mux7~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~10 , openriscv0|dwishbone_bus_if|rd_buf~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[24] , openriscv0|dwishbone_bus_if|rd_buf[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector91~0 , openriscv0|dwishbone_bus_if|Selector91~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector83~0 , openriscv0|dwishbone_bus_if|Selector83~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[24] , openriscv0|dwishbone_bus_if|cpu_data_o[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector7~0 , openriscv0|mem0|Selector7~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[8]~43 , openriscv0|mem0|wdata_o[8]~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~9 , openriscv0|mem_wb0|wb_wdata~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[8] , openriscv0|mem_wb0|wb_wdata[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~808 , openriscv0|regfile1|regs~808, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~680 , openriscv0|regfile1|regs~680, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~552feeder , openriscv0|regfile1|regs~552feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~552 , openriscv0|regfile1|regs~552, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2854 , openriscv0|regfile1|regs~2854, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~936feeder , openriscv0|regfile1|regs~936feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~936 , openriscv0|regfile1|regs~936, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2855 , openriscv0|regfile1|regs~2855, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~520feeder , openriscv0|regfile1|regs~520feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~520 , openriscv0|regfile1|regs~520, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~776 , openriscv0|regfile1|regs~776, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2856 , openriscv0|regfile1|regs~2856, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~904feeder , openriscv0|regfile1|regs~904feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~904 , openriscv0|regfile1|regs~904, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~648 , openriscv0|regfile1|regs~648, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2857 , openriscv0|regfile1|regs~2857, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2858 , openriscv0|regfile1|regs~2858, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~840 , openriscv0|regfile1|regs~840, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~584feeder , openriscv0|regfile1|regs~584feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~584 , openriscv0|regfile1|regs~584, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2852 , openriscv0|regfile1|regs~2852, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~712 , openriscv0|regfile1|regs~712, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~968 , openriscv0|regfile1|regs~968, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2853 , openriscv0|regfile1|regs~2853, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1000feeder , openriscv0|regfile1|regs~1000feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1000 , openriscv0|regfile1|regs~1000, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~872 , openriscv0|regfile1|regs~872, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~616feeder , openriscv0|regfile1|regs~616feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~616 , openriscv0|regfile1|regs~616, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~744feeder , openriscv0|regfile1|regs~744feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~744 , openriscv0|regfile1|regs~744, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2859 , openriscv0|regfile1|regs~2859, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2860 , openriscv0|regfile1|regs~2860, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2861 , openriscv0|regfile1|regs~2861, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~296 , openriscv0|regfile1|regs~296, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~264 , openriscv0|regfile1|regs~264, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2842 , openriscv0|regfile1|regs~2842, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~328 , openriscv0|regfile1|regs~328, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~360feeder , openriscv0|regfile1|regs~360feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~360 , openriscv0|regfile1|regs~360, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2843 , openriscv0|regfile1|regs~2843, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~392 , openriscv0|regfile1|regs~392, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~456feeder , openriscv0|regfile1|regs~456feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~456 , openriscv0|regfile1|regs~456, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2849 , openriscv0|regfile1|regs~2849, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~488 , openriscv0|regfile1|regs~488, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~424feeder , openriscv0|regfile1|regs~424feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~424 , openriscv0|regfile1|regs~424, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2850 , openriscv0|regfile1|regs~2850, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~200feeder , openriscv0|regfile1|regs~200feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~200 , openriscv0|regfile1|regs~200, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~136feeder , openriscv0|regfile1|regs~136feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~136 , openriscv0|regfile1|regs~136, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2844 , openriscv0|regfile1|regs~2844, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~168 , openriscv0|regfile1|regs~168, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~232 , openriscv0|regfile1|regs~232, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2845 , openriscv0|regfile1|regs~2845, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~40 , openriscv0|regfile1|regs~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~8 , openriscv0|regfile1|regs~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2846 , openriscv0|regfile1|regs~2846, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~72 , openriscv0|regfile1|regs~72, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~104 , openriscv0|regfile1|regs~104, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2847 , openriscv0|regfile1|regs~2847, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2848 , openriscv0|regfile1|regs~2848, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2851 , openriscv0|regfile1|regs~2851, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[8]~119 , openriscv0|regfile1|rdata1[8]~119, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[8]~120 , openriscv0|regfile1|rdata1[8]~120, openriscv_min_sopc, 1
instance = comp, \clint0|msip~10 , clint0|msip~10, openriscv_min_sopc, 1
instance = comp, \clint0|msip[7]~feeder , clint0|msip[7]~feeder, openriscv_min_sopc, 1
instance = comp, \clint0|msip[7] , clint0|msip[7], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[7]~31 , clint0|wb_dat_o[7]~31, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux60~0 , wb_conmax_top0|s4|Mux60~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[7] , clint0|mtimecmp[7], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[7] , clint0|wb_dat_o[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux60~0 , wb_conmax_top0|s2|Mux60~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux35~0 , wb_conmax_top0|s2|Mux35~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[0]~0 , gpio_top0|rgpio_ptrig[0]~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[7] , gpio_top0|rgpio_ptrig[7], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[0]~0 , gpio_top0|rgpio_inte[0]~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[7] , gpio_top0|rgpio_inte[7], openriscv_min_sopc, 1
instance = comp, \gpio_i[7]~input , gpio_i[7]~input, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[7] , gpio_top0|sync[7], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[7] , gpio_top0|ext_pad_s[7], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[7] , gpio_top0|rgpio_in[7], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~45 , gpio_top0|rgpio_ints~45, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~46 , gpio_top0|rgpio_ints~46, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~47 , gpio_top0|rgpio_ints~47, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[7] , gpio_top0|rgpio_ints[7], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[0]~0 , gpio_top0|rgpio_out[0]~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[7] , gpio_top0|rgpio_out[7], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[0]~0 , gpio_top0|rgpio_oe[0]~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[7] , gpio_top0|rgpio_oe[7], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux24~0 , gpio_top0|Mux24~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux24~1 , gpio_top0|Mux24~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux24~2 , gpio_top0|Mux24~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux24~3 , gpio_top0|Mux24~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[7] , gpio_top0|wb_dat_o[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux60~0 , wb_conmax_top0|s3|Mux60~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[7] , plic0|threshold[7], openriscv_min_sopc, 1
instance = comp, \plic0|enable~32 , plic0|enable~32, openriscv_min_sopc, 1
instance = comp, \plic0|enable[7] , plic0|enable[7], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[7]~30 , plic0|wb_dat_o[7]~30, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][7]~feeder , plic0|priority[5][7]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][7] , plic0|priority[5][7], openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][7] , plic0|priority[6][7], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][7] , plic0|priority[1][7], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][7] , plic0|priority[0][7], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][7]~feeder , plic0|priority[3][7]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][7] , plic0|priority[3][7], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][7] , plic0|priority[2][7], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~167 , plic0|wb_dat_o~167, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~168 , plic0|wb_dat_o~168, openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][7] , plic0|priority[4][7], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~169 , plic0|wb_dat_o~169, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~170 , plic0|wb_dat_o~170, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[7] , plic0|wb_dat_o[7], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~32 , inst_rom_0|wb_dat_o~32, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[7] , inst_rom_0|wb_dat_o[7], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[3]~0 , uart_top0|wb_interface|wb_dat_o[3]~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~2 , uart_top0|regs|Mux3~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~7 , uart_top0|regs|lsr7~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~5 , uart_top0|regs|lsr7~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~8 , uart_top0|regs|lsr7~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~6 , uart_top0|regs|lsr7~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~9 , uart_top0|regs|lsr7~9, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~0 , uart_top0|regs|lsr7~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~2 , uart_top0|regs|lsr7~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~1 , uart_top0|regs|lsr7~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~3 , uart_top0|regs|lsr7~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~4 , uart_top0|regs|lsr7~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~13 , uart_top0|regs|lsr7~13, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~12 , uart_top0|regs|lsr7~12, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~11 , uart_top0|regs|lsr7~11, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~10 , uart_top0|regs|lsr7~10, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~14 , uart_top0|regs|lsr7~14, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~15 , uart_top0|regs|lsr7~15, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7_d , uart_top0|regs|lsr7_d, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7r~0 , uart_top0|regs|lsr7r~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7r , uart_top0|regs|lsr7r, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~0 , uart_top0|regs|Mux0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~1 , uart_top0|regs|Mux3~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~1 , uart_top0|regs|Mux0~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|mcr[3] , uart_top0|regs|mcr[3], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dcd_c~0 , uart_top0|regs|dcd_c~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|msr[7] , uart_top0|regs|msr[7], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[7] , uart_top0|regs|scratch[7], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~0 , uart_top0|regs|Mux3~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~2 , uart_top0|regs|Mux0~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~8 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[16] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[16], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~3 , uart_top0|regs|Mux0~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~4 , uart_top0|regs|Mux0~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~5 , uart_top0|regs|Mux0~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~6 , uart_top0|regs|Mux0~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux24~0 , uart_top0|wb_interface|Mux24~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux24~1 , uart_top0|wb_interface|Mux24~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux24~2 , uart_top0|wb_interface|Mux24~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[7] , uart_top0|wb_interface|wb_dat_o[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux24~0 , wb_conmax_top0|m0|Mux24~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux24~1 , wb_conmax_top0|m0|Mux24~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux60~0 , wb_conmax_top0|s15|Mux60~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[7]~feeder , wb_conmax_top0|rf|conf13[7]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[7] , wb_conmax_top0|rf|conf13[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[7] , wb_conmax_top0|rf|conf15[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[7]~feeder , wb_conmax_top0|rf|conf14[7]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[7] , wb_conmax_top0|rf|conf14[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[7] , wb_conmax_top0|rf|conf12[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~189 , wb_conmax_top0|rf|rf_dout~189, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~190 , wb_conmax_top0|rf|rf_dout~190, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[7]~feeder , wb_conmax_top0|rf|conf7[7]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[7] , wb_conmax_top0|rf|conf7[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[7] , wb_conmax_top0|rf|conf5[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[7] , wb_conmax_top0|rf|conf4[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[7]~feeder , wb_conmax_top0|rf|conf6[7]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[7] , wb_conmax_top0|rf|conf6[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~182 , wb_conmax_top0|rf|rf_dout~182, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~183 , wb_conmax_top0|rf|rf_dout~183, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[7]~feeder , wb_conmax_top0|rf|conf2[7]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[7] , wb_conmax_top0|rf|conf2[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[7] , wb_conmax_top0|rf|conf3[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[7]~feeder , wb_conmax_top0|rf|conf1[7]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[7] , wb_conmax_top0|rf|conf1[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[7] , wb_conmax_top0|rf|conf0[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~186 , wb_conmax_top0|rf|rf_dout~186, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~187 , wb_conmax_top0|rf|rf_dout~187, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[7]~feeder , wb_conmax_top0|rf|conf10[7]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[7] , wb_conmax_top0|rf|conf10[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[7] , wb_conmax_top0|rf|conf11[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[7]~feeder , wb_conmax_top0|rf|conf9[7]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[7] , wb_conmax_top0|rf|conf9[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[7] , wb_conmax_top0|rf|conf8[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~184 , wb_conmax_top0|rf|rf_dout~184, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~185 , wb_conmax_top0|rf|rf_dout~185, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~188 , wb_conmax_top0|rf|rf_dout~188, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~191 , wb_conmax_top0|rf|rf_dout~191, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~207 , wb_conmax_top0|rf|rf_dout~207, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[7] , wb_conmax_top0|rf|rf_dout[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|i_wb_data_o[7]~15 , wb_conmax_top0|rf|i_wb_data_o[7]~15, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux24~2 , wb_conmax_top0|m0|Mux24~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux24~3 , wb_conmax_top0|m0|Mux24~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~30 , openriscv0|dwishbone_bus_if|rd_buf~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[7] , openriscv0|dwishbone_bus_if|rd_buf[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector100~0 , openriscv0|dwishbone_bus_if|Selector100~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[7] , openriscv0|dwishbone_bus_if|cpu_data_o[7], openriscv_min_sopc, 1
instance = comp, \clint0|msip~26 , clint0|msip~26, openriscv_min_sopc, 1
instance = comp, \clint0|msip[23] , clint0|msip[23], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[23]~25 , clint0|wb_dat_o[23]~25, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux44~0 , wb_conmax_top0|s4|Mux44~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[23] , clint0|mtimecmp[23], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[23] , clint0|wb_dat_o[23], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux8~2 , wb_conmax_top0|m0|Mux8~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux44~0 , wb_conmax_top0|s2|Mux44~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[23]~feeder , gpio_top0|rgpio_oe[23]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux33~0 , wb_conmax_top0|s2|Mux33~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[19]~3 , gpio_top0|rgpio_oe[19]~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[23] , gpio_top0|rgpio_oe[23], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[23]~feeder , gpio_top0|rgpio_out[23]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[16]~2 , gpio_top0|rgpio_out[16]~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[23] , gpio_top0|rgpio_out[23], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[19]~3 , gpio_top0|rgpio_ptrig[19]~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[23] , gpio_top0|rgpio_ptrig[23], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux8~0 , gpio_top0|Mux8~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[19]~3 , gpio_top0|rgpio_inte[19]~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[23] , gpio_top0|rgpio_inte[23], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux8~1 , gpio_top0|Mux8~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[23] , gpio_top0|rgpio_ints[23], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux8~2 , gpio_top0|Mux8~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[23] , gpio_top0|wb_dat_o[23], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux44~0 , wb_conmax_top0|s3|Mux44~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[23]~feeder , plic0|threshold[23]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[23] , plic0|threshold[23], openriscv_min_sopc, 1
instance = comp, \plic0|enable~21 , plic0|enable~21, openriscv_min_sopc, 1
instance = comp, \plic0|enable[23] , plic0|enable[23], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[23]~24 , plic0|wb_dat_o[23]~24, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][23] , plic0|priority[5][23], openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][23]~feeder , plic0|priority[6][23]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][23] , plic0|priority[6][23], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][23]~feeder , plic0|priority[1][23]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][23] , plic0|priority[1][23], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][23] , plic0|priority[0][23], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][23] , plic0|priority[2][23], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][23]~feeder , plic0|priority[3][23]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][23] , plic0|priority[3][23], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~123 , plic0|wb_dat_o~123, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~124 , plic0|wb_dat_o~124, openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][23] , plic0|priority[4][23], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~125 , plic0|wb_dat_o~125, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~126 , plic0|wb_dat_o~126, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[23] , plic0|wb_dat_o[23], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~21 , inst_rom_0|wb_dat_o~21, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[23] , inst_rom_0|wb_dat_o[23], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[17]~3 , uart_top0|wb_interface|wb_dat_o[17]~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux8~0 , uart_top0|wb_interface|Mux8~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux8~1 , uart_top0|wb_interface|Mux8~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux8~2 , uart_top0|wb_interface|Mux8~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[23] , uart_top0|wb_interface|wb_dat_o[23], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux8~0 , wb_conmax_top0|m0|Mux8~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux8~1 , wb_conmax_top0|m0|Mux8~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux8~3 , wb_conmax_top0|m0|Mux8~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~27 , openriscv0|dwishbone_bus_if|rd_buf~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[23] , openriscv0|dwishbone_bus_if|rd_buf[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector84~0 , openriscv0|dwishbone_bus_if|Selector84~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[23] , openriscv0|dwishbone_bus_if|cpu_data_o[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector44~1 , openriscv0|mem0|Selector44~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector44~2 , openriscv0|mem0|Selector44~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~6 , openriscv0|ex_mem0|mem_wdata~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[7] , openriscv0|ex_mem0|mem_wdata[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector44~3 , openriscv0|mem0|Selector44~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector44~4 , openriscv0|mem0|Selector44~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~6 , openriscv0|mem_wb0|wb_wdata~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[7] , openriscv0|mem_wb0|wb_wdata[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~519feeder , openriscv0|regfile1|regs~519feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~519 , openriscv0|regfile1|regs~519, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~647 , openriscv0|regfile1|regs~647, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2876 , openriscv0|regfile1|regs~2876, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~775feeder , openriscv0|regfile1|regs~775feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~775 , openriscv0|regfile1|regs~775, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~903feeder , openriscv0|regfile1|regs~903feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~903 , openriscv0|regfile1|regs~903, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2877 , openriscv0|regfile1|regs~2877, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~711feeder , openriscv0|regfile1|regs~711feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~711 , openriscv0|regfile1|regs~711, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~583feeder , openriscv0|regfile1|regs~583feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~583 , openriscv0|regfile1|regs~583, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2874 , openriscv0|regfile1|regs~2874, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~839 , openriscv0|regfile1|regs~839, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~967feeder , openriscv0|regfile1|regs~967feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~967 , openriscv0|regfile1|regs~967, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2875 , openriscv0|regfile1|regs~2875, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2878 , openriscv0|regfile1|regs~2878, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~615 , openriscv0|regfile1|regs~615, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~871 , openriscv0|regfile1|regs~871, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2879 , openriscv0|regfile1|regs~2879, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~999 , openriscv0|regfile1|regs~999, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~743 , openriscv0|regfile1|regs~743, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2880 , openriscv0|regfile1|regs~2880, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~807 , openriscv0|regfile1|regs~807, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~551 , openriscv0|regfile1|regs~551, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2872 , openriscv0|regfile1|regs~2872, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~935feeder , openriscv0|regfile1|regs~935feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~935 , openriscv0|regfile1|regs~935, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~679 , openriscv0|regfile1|regs~679, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2873 , openriscv0|regfile1|regs~2873, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2881 , openriscv0|regfile1|regs~2881, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~231 , openriscv0|regfile1|regs~231, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~167feeder , openriscv0|regfile1|regs~167feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~167 , openriscv0|regfile1|regs~167, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~135 , openriscv0|regfile1|regs~135, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2862 , openriscv0|regfile1|regs~2862, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~199feeder , openriscv0|regfile1|regs~199feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~199 , openriscv0|regfile1|regs~199, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2863 , openriscv0|regfile1|regs~2863, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~39 , openriscv0|regfile1|regs~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~103feeder , openriscv0|regfile1|regs~103feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~103 , openriscv0|regfile1|regs~103, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~71 , openriscv0|regfile1|regs~71, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~7feeder , openriscv0|regfile1|regs~7feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~7 , openriscv0|regfile1|regs~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2866 , openriscv0|regfile1|regs~2866, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2867 , openriscv0|regfile1|regs~2867, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~327feeder , openriscv0|regfile1|regs~327feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~327 , openriscv0|regfile1|regs~327, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~263feeder , openriscv0|regfile1|regs~263feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~263 , openriscv0|regfile1|regs~263, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2864 , openriscv0|regfile1|regs~2864, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~295 , openriscv0|regfile1|regs~295, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~359feeder , openriscv0|regfile1|regs~359feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~359 , openriscv0|regfile1|regs~359, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2865 , openriscv0|regfile1|regs~2865, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2868 , openriscv0|regfile1|regs~2868, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~423 , openriscv0|regfile1|regs~423, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~391 , openriscv0|regfile1|regs~391, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2869 , openriscv0|regfile1|regs~2869, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~455 , openriscv0|regfile1|regs~455, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~487 , openriscv0|regfile1|regs~487, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2870 , openriscv0|regfile1|regs~2870, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2871 , openriscv0|regfile1|regs~2871, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[7]~121 , openriscv0|regfile1|rdata1[7]~121, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[7]~122 , openriscv0|regfile1|rdata1[7]~122, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~7 , openriscv0|mem_wb0|wb_wdata~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[6] , openriscv0|mem_wb0|wb_wdata[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~230feeder , openriscv0|regfile1|regs~230feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~230 , openriscv0|regfile1|regs~230, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~134feeder , openriscv0|regfile1|regs~134feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~134 , openriscv0|regfile1|regs~134, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~198feeder , openriscv0|regfile1|regs~198feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~198 , openriscv0|regfile1|regs~198, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2884 , openriscv0|regfile1|regs~2884, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~166feeder , openriscv0|regfile1|regs~166feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~166 , openriscv0|regfile1|regs~166, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2885 , openriscv0|regfile1|regs~2885, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~102feeder , openriscv0|regfile1|regs~102feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~102 , openriscv0|regfile1|regs~102, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~70 , openriscv0|regfile1|regs~70, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~38feeder , openriscv0|regfile1|regs~38feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~38 , openriscv0|regfile1|regs~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~6feeder , openriscv0|regfile1|regs~6feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~6 , openriscv0|regfile1|regs~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2886 , openriscv0|regfile1|regs~2886, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2887 , openriscv0|regfile1|regs~2887, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2888 , openriscv0|regfile1|regs~2888, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~326 , openriscv0|regfile1|regs~326, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~358feeder , openriscv0|regfile1|regs~358feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~358 , openriscv0|regfile1|regs~358, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~294 , openriscv0|regfile1|regs~294, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~262 , openriscv0|regfile1|regs~262, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2882 , openriscv0|regfile1|regs~2882, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2883 , openriscv0|regfile1|regs~2883, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~422feeder , openriscv0|regfile1|regs~422feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~422 , openriscv0|regfile1|regs~422, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~390 , openriscv0|regfile1|regs~390, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~454feeder , openriscv0|regfile1|regs~454feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~454 , openriscv0|regfile1|regs~454, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2889 , openriscv0|regfile1|regs~2889, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~486 , openriscv0|regfile1|regs~486, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2890 , openriscv0|regfile1|regs~2890, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2891 , openriscv0|regfile1|regs~2891, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~902feeder , openriscv0|regfile1|regs~902feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~902 , openriscv0|regfile1|regs~902, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~518 , openriscv0|regfile1|regs~518, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~774feeder , openriscv0|regfile1|regs~774feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~774 , openriscv0|regfile1|regs~774, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2896 , openriscv0|regfile1|regs~2896, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~646feeder , openriscv0|regfile1|regs~646feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~646 , openriscv0|regfile1|regs~646, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2897 , openriscv0|regfile1|regs~2897, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~550feeder , openriscv0|regfile1|regs~550feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~550 , openriscv0|regfile1|regs~550, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~678 , openriscv0|regfile1|regs~678, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2894 , openriscv0|regfile1|regs~2894, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~806 , openriscv0|regfile1|regs~806, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~934feeder , openriscv0|regfile1|regs~934feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~934 , openriscv0|regfile1|regs~934, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2895 , openriscv0|regfile1|regs~2895, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2898 , openriscv0|regfile1|regs~2898, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~614feeder , openriscv0|regfile1|regs~614feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~614 , openriscv0|regfile1|regs~614, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~742feeder , openriscv0|regfile1|regs~742feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~742 , openriscv0|regfile1|regs~742, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2899 , openriscv0|regfile1|regs~2899, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~870feeder , openriscv0|regfile1|regs~870feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~870 , openriscv0|regfile1|regs~870, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~998 , openriscv0|regfile1|regs~998, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2900 , openriscv0|regfile1|regs~2900, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~582 , openriscv0|regfile1|regs~582, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~838 , openriscv0|regfile1|regs~838, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2892 , openriscv0|regfile1|regs~2892, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~966 , openriscv0|regfile1|regs~966, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~710 , openriscv0|regfile1|regs~710, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2893 , openriscv0|regfile1|regs~2893, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2901 , openriscv0|regfile1|regs~2901, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[6]~123 , openriscv0|regfile1|rdata1[6]~123, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[6]~124 , openriscv0|regfile1|rdata1[6]~124, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[3]~7 , openriscv0|mem0|wdata_o[3]~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[3]~8 , openriscv0|mem0|wdata_o[3]~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[3]~3 , openriscv0|mem0|wdata_o[3]~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~0 , uart_top0|regs|Mux2~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~1 , uart_top0|regs|Mux2~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|dsr_c~0 , uart_top0|regs|dsr_c~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|msr[5] , uart_top0|regs|msr[5], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[5] , uart_top0|regs|scratch[5], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~2 , uart_top0|regs|Mux2~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[14] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[14], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~3 , uart_top0|regs|Mux2~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~6 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~4 , uart_top0|regs|Mux2~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~5 , uart_top0|regs|Mux2~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~6 , uart_top0|regs|Mux2~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux10~0 , uart_top0|wb_interface|Mux10~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux10~1 , uart_top0|wb_interface|Mux10~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux10~2 , uart_top0|wb_interface|Mux10~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[21] , uart_top0|wb_interface|wb_dat_o[21], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~19 , inst_rom_0|wb_dat_o~19, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[21] , inst_rom_0|wb_dat_o[21], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux46~0 , wb_conmax_top0|s2|Mux46~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[21]~feeder , gpio_top0|rgpio_out[21]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[21] , gpio_top0|rgpio_out[21], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[21] , gpio_top0|rgpio_ptrig[21], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux10~0 , gpio_top0|Mux10~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[21]~feeder , gpio_top0|rgpio_oe[21]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[21] , gpio_top0|rgpio_oe[21], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[21] , gpio_top0|rgpio_inte[21], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux10~1 , gpio_top0|Mux10~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[21] , gpio_top0|rgpio_ints[21], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux10~2 , gpio_top0|Mux10~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[21] , gpio_top0|wb_dat_o[21], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux10~0 , wb_conmax_top0|m0|Mux10~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux46~0 , wb_conmax_top0|s3|Mux46~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[21] , plic0|threshold[21], openriscv_min_sopc, 1
instance = comp, \plic0|enable~19 , plic0|enable~19, openriscv_min_sopc, 1
instance = comp, \plic0|enable[21] , plic0|enable[21], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[21]~22 , plic0|wb_dat_o[21]~22, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][21] , plic0|priority[1][21], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][21] , plic0|priority[0][21], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][21]~feeder , plic0|priority[3][21]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][21] , plic0|priority[3][21], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][21] , plic0|priority[2][21], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~115 , plic0|wb_dat_o~115, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~116 , plic0|wb_dat_o~116, openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][21] , plic0|priority[4][21], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~117 , plic0|wb_dat_o~117, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][21]~feeder , plic0|priority[5][21]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][21] , plic0|priority[5][21], openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][21] , plic0|priority[6][21], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~118 , plic0|wb_dat_o~118, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[21] , plic0|wb_dat_o[21], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux10~1 , wb_conmax_top0|m0|Mux10~1, openriscv_min_sopc, 1
instance = comp, \clint0|msip~24 , clint0|msip~24, openriscv_min_sopc, 1
instance = comp, \clint0|msip[21] , clint0|msip[21], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[21]~23 , clint0|wb_dat_o[21]~23, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux46~0 , wb_conmax_top0|s4|Mux46~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[21] , clint0|mtimecmp[21], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[21] , clint0|wb_dat_o[21], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux51~0 , wb_conmax_top0|s5|Mux51~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux50~0 , wb_conmax_top0|s5|Mux50~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux49~0 , wb_conmax_top0|s5|Mux49~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux48~0 , wb_conmax_top0|s5|Mux48~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux47~0 , wb_conmax_top0|s5|Mux47~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux46~0 , wb_conmax_top0|s5|Mux46~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux45~0 , wb_conmax_top0|s5|Mux45~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux44~0 , wb_conmax_top0|s5|Mux44~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux43~0 , wb_conmax_top0|s5|Mux43~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux42~0 , wb_conmax_top0|s5|Mux42~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux41~0 , wb_conmax_top0|s5|Mux41~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux40~0 , wb_conmax_top0|s5|Mux40~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux39~0 , wb_conmax_top0|s5|Mux39~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux38~0 , wb_conmax_top0|s5|Mux38~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux37~0 , wb_conmax_top0|s5|Mux37~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux36~0 , wb_conmax_top0|s5|Mux36~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|ram_ip_0|altsyncram_component|auto_generated|ram_block1a0 , data_ram_0|ram_ip_0|altsyncram_component|auto_generated|ram_block1a0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~20 , data_ram_0|wb_dat_o~20, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[4]~2 , data_ram_0|wb_dat_o[4]~2, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[21] , data_ram_0|wb_dat_o[21], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux10~2 , wb_conmax_top0|m0|Mux10~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux10~3 , wb_conmax_top0|m0|Mux10~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~20 , openriscv0|dwishbone_bus_if|rd_buf~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[21] , openriscv0|dwishbone_bus_if|rd_buf[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector86~0 , openriscv0|dwishbone_bus_if|Selector86~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[21] , openriscv0|dwishbone_bus_if|cpu_data_o[21], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux62~0 , wb_conmax_top0|s15|Mux62~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[5]~feeder , wb_conmax_top0|rf|conf14[5]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[5] , wb_conmax_top0|rf|conf14[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[5] , wb_conmax_top0|rf|conf10[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[5] , wb_conmax_top0|rf|conf6[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[5] , wb_conmax_top0|rf|conf2[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~72 , wb_conmax_top0|rf|rf_dout~72, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~73 , wb_conmax_top0|rf|rf_dout~73, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[5]~feeder , wb_conmax_top0|rf|conf7[5]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[5] , wb_conmax_top0|rf|conf7[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[5] , wb_conmax_top0|rf|conf15[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[5]~feeder , wb_conmax_top0|rf|conf11[5]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[5] , wb_conmax_top0|rf|conf11[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[5] , wb_conmax_top0|rf|conf3[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~79 , wb_conmax_top0|rf|rf_dout~79, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~80 , wb_conmax_top0|rf|rf_dout~80, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[5] , wb_conmax_top0|rf|conf8[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[5] , wb_conmax_top0|rf|conf12[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[5]~feeder , wb_conmax_top0|rf|conf4[5]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[5] , wb_conmax_top0|rf|conf4[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[5] , wb_conmax_top0|rf|conf0[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~76 , wb_conmax_top0|rf|rf_dout~76, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~77 , wb_conmax_top0|rf|rf_dout~77, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[5]~feeder , wb_conmax_top0|rf|conf5[5]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[5] , wb_conmax_top0|rf|conf5[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[5] , wb_conmax_top0|rf|conf13[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[5]~feeder , wb_conmax_top0|rf|conf9[5]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[5] , wb_conmax_top0|rf|conf9[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[5] , wb_conmax_top0|rf|conf1[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~74 , wb_conmax_top0|rf|rf_dout~74, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~75 , wb_conmax_top0|rf|rf_dout~75, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~78 , wb_conmax_top0|rf|rf_dout~78, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~81 , wb_conmax_top0|rf|rf_dout~81, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~196 , wb_conmax_top0|rf|rf_dout~196, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[5] , wb_conmax_top0|rf|rf_dout[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|i_wb_data_o[5]~4 , wb_conmax_top0|rf|i_wb_data_o[5]~4, openriscv_min_sopc, 1
instance = comp, \plic0|enable~5 , plic0|enable~5, openriscv_min_sopc, 1
instance = comp, \plic0|enable[5] , plic0|enable[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux62~0 , wb_conmax_top0|s3|Mux62~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[5]~feeder , plic0|threshold[5]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[5] , plic0|threshold[5], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[5]~6 , plic0|wb_dat_o[5]~6, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][5]~feeder , plic0|priority[1][5]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][5] , plic0|priority[1][5], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][5] , plic0|priority[3][5], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][5]~feeder , plic0|priority[0][5]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][5] , plic0|priority[0][5], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][5] , plic0|priority[2][5], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~59 , plic0|wb_dat_o~59, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~60 , plic0|wb_dat_o~60, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][5] , plic0|priority[6][5], openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][5]~feeder , plic0|priority[5][5]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][5] , plic0|priority[5][5], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][5] , plic0|priority[4][5], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~61 , plic0|wb_dat_o~61, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~62 , plic0|wb_dat_o~62, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[5] , plic0|wb_dat_o[5], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux26~0 , uart_top0|wb_interface|Mux26~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux26~1 , uart_top0|wb_interface|Mux26~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux26~2 , uart_top0|wb_interface|Mux26~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[5] , uart_top0|wb_interface|wb_dat_o[5], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~5 , inst_rom_0|wb_dat_o~5, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[5] , inst_rom_0|wb_dat_o[5], openriscv_min_sopc, 1
instance = comp, \gpio_i[5]~input , gpio_i[5]~input, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[5] , gpio_top0|sync[5], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[5] , gpio_top0|ext_pad_s[5], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[5] , gpio_top0|rgpio_in[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux62~0 , wb_conmax_top0|s2|Mux62~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[5] , gpio_top0|rgpio_ptrig[5], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[5] , gpio_top0|rgpio_inte[5], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~12 , gpio_top0|rgpio_ints~12, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~13 , gpio_top0|rgpio_ints~13, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~14 , gpio_top0|rgpio_ints~14, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[5] , gpio_top0|rgpio_ints[5], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[5] , gpio_top0|rgpio_out[5], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[5] , gpio_top0|rgpio_oe[5], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux26~0 , gpio_top0|Mux26~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux26~1 , gpio_top0|Mux26~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux26~2 , gpio_top0|Mux26~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux26~3 , gpio_top0|Mux26~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[5] , gpio_top0|wb_dat_o[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux26~0 , wb_conmax_top0|m0|Mux26~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux26~1 , wb_conmax_top0|m0|Mux26~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux26~2 , wb_conmax_top0|m0|Mux26~2, openriscv_min_sopc, 1
instance = comp, \clint0|msip~8 , clint0|msip~8, openriscv_min_sopc, 1
instance = comp, \clint0|msip[5]~feeder , clint0|msip[5]~feeder, openriscv_min_sopc, 1
instance = comp, \clint0|msip[5] , clint0|msip[5], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[5]~7 , clint0|wb_dat_o[5]~7, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux62~0 , wb_conmax_top0|s4|Mux62~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[5] , clint0|mtimecmp[5], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[5] , clint0|wb_dat_o[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux26~3 , wb_conmax_top0|m0|Mux26~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~19 , openriscv0|dwishbone_bus_if|rd_buf~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[5] , openriscv0|dwishbone_bus_if|rd_buf[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector102~0 , openriscv0|dwishbone_bus_if|Selector102~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[5] , openriscv0|dwishbone_bus_if|cpu_data_o[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector10~0 , openriscv0|mem0|Selector10~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~9 , data_ram_0|wb_dat_o~9, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[13] , data_ram_0|wb_dat_o[13], openriscv_min_sopc, 1
instance = comp, \gpio_i[13]~input , gpio_i[13]~input, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[13]~feeder , gpio_top0|sync[13]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[13] , gpio_top0|sync[13], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[13] , gpio_top0|ext_pad_s[13], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[13]~feeder , gpio_top0|rgpio_in[13]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[13] , gpio_top0|rgpio_in[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux54~0 , wb_conmax_top0|s2|Mux54~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[13]~feeder , gpio_top0|rgpio_inte[13]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[13] , gpio_top0|rgpio_inte[13], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[13] , gpio_top0|rgpio_oe[13], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux18~0 , gpio_top0|Mux18~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[13] , gpio_top0|rgpio_ptrig[13], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~21 , gpio_top0|rgpio_ints~21, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~22 , gpio_top0|rgpio_ints~22, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~23 , gpio_top0|rgpio_ints~23, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[13] , gpio_top0|rgpio_ints[13], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[13] , gpio_top0|rgpio_out[13], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux18~1 , gpio_top0|Mux18~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux18~2 , gpio_top0|Mux18~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux18~3 , gpio_top0|Mux18~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[13] , gpio_top0|wb_dat_o[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux54~0 , wb_conmax_top0|s3|Mux54~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[13]~feeder , plic0|threshold[13]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[13] , plic0|threshold[13], openriscv_min_sopc, 1
instance = comp, \plic0|enable~8 , plic0|enable~8, openriscv_min_sopc, 1
instance = comp, \plic0|enable[13] , plic0|enable[13], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[13]~4 , plic0|wb_dat_o[13]~4, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][13]~feeder , plic0|priority[5][13]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][13] , plic0|priority[5][13], openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][13] , plic0|priority[6][13], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][13] , plic0|priority[4][13], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][13]~feeder , plic0|priority[3][13]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][13] , plic0|priority[3][13], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][13] , plic0|priority[2][13], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~71 , plic0|wb_dat_o~71, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][13] , plic0|priority[0][13], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][13]~feeder , plic0|priority[1][13]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][13] , plic0|priority[1][13], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~72 , plic0|wb_dat_o~72, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~73 , plic0|wb_dat_o~73, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~74 , plic0|wb_dat_o~74, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[13] , plic0|wb_dat_o[13], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux18~1 , uart_top0|wb_interface|Mux18~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux18~0 , uart_top0|wb_interface|Mux18~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux18~2 , uart_top0|wb_interface|Mux18~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[13] , uart_top0|wb_interface|wb_dat_o[13], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~8 , inst_rom_0|wb_dat_o~8, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[13] , inst_rom_0|wb_dat_o[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux18~0 , wb_conmax_top0|m0|Mux18~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux18~1 , wb_conmax_top0|m0|Mux18~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux54~0 , wb_conmax_top0|s15|Mux54~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[13]~feeder , wb_conmax_top0|rf|conf11[13]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[13] , wb_conmax_top0|rf|conf11[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[13] , wb_conmax_top0|rf|conf9[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[13] , wb_conmax_top0|rf|conf10[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[13] , wb_conmax_top0|rf|conf8[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~102 , wb_conmax_top0|rf|rf_dout~102, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~103 , wb_conmax_top0|rf|rf_dout~103, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[13]~feeder , wb_conmax_top0|rf|conf13[13]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[13] , wb_conmax_top0|rf|conf13[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[13] , wb_conmax_top0|rf|conf12[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~109 , wb_conmax_top0|rf|rf_dout~109, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[13] , wb_conmax_top0|rf|conf15[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[13]~feeder , wb_conmax_top0|rf|conf14[13]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[13] , wb_conmax_top0|rf|conf14[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~110 , wb_conmax_top0|rf|rf_dout~110, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[13] , wb_conmax_top0|rf|conf4[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[13]~feeder , wb_conmax_top0|rf|conf5[13]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[13] , wb_conmax_top0|rf|conf5[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~104 , wb_conmax_top0|rf|rf_dout~104, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[13]~feeder , wb_conmax_top0|rf|conf6[13]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[13] , wb_conmax_top0|rf|conf6[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[13] , wb_conmax_top0|rf|conf7[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~105 , wb_conmax_top0|rf|rf_dout~105, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[13]~feeder , wb_conmax_top0|rf|conf1[13]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[13] , wb_conmax_top0|rf|conf1[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[13] , wb_conmax_top0|rf|conf3[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[13] , wb_conmax_top0|rf|conf2[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[13] , wb_conmax_top0|rf|conf0[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~106 , wb_conmax_top0|rf|rf_dout~106, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~107 , wb_conmax_top0|rf|rf_dout~107, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~108 , wb_conmax_top0|rf|rf_dout~108, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~111 , wb_conmax_top0|rf|rf_dout~111, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~199 , wb_conmax_top0|rf|rf_dout~199, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[13] , wb_conmax_top0|rf|rf_dout[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|i_wb_data_o[13]~7 , wb_conmax_top0|rf|i_wb_data_o[13]~7, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux18~2 , wb_conmax_top0|m0|Mux18~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux18~3 , wb_conmax_top0|m0|Mux18~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~21 , openriscv0|dwishbone_bus_if|rd_buf~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[13] , openriscv0|dwishbone_bus_if|rd_buf[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector94~0 , openriscv0|dwishbone_bus_if|Selector94~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[13] , openriscv0|dwishbone_bus_if|cpu_data_o[13], openriscv_min_sopc, 1
instance = comp, \plic0|enable~13 , plic0|enable~13, openriscv_min_sopc, 1
instance = comp, \plic0|enable[29] , plic0|enable[29], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux38~0 , wb_conmax_top0|s3|Mux38~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[29] , plic0|threshold[29], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[29]~11 , plic0|wb_dat_o[29]~11, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][29]~feeder , plic0|priority[5][29]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][29] , plic0|priority[5][29], openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][29] , plic0|priority[6][29], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][29] , plic0|priority[1][29], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][29] , plic0|priority[0][29], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][29]~feeder , plic0|priority[3][29]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][29] , plic0|priority[3][29], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][29] , plic0|priority[2][29], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~91 , plic0|wb_dat_o~91, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~92 , plic0|wb_dat_o~92, openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][29] , plic0|priority[4][29], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~93 , plic0|wb_dat_o~93, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~94 , plic0|wb_dat_o~94, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[29] , plic0|wb_dat_o[29], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux38~0 , wb_conmax_top0|s2|Mux38~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[29]~feeder , gpio_top0|rgpio_oe[29]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[29] , gpio_top0|rgpio_oe[29], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[29] , gpio_top0|rgpio_inte[29], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[29]~feeder , gpio_top0|rgpio_out[29]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[29] , gpio_top0|rgpio_out[29], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[29] , gpio_top0|rgpio_ptrig[29], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux2~0 , gpio_top0|Mux2~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux2~1 , gpio_top0|Mux2~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[29] , gpio_top0|rgpio_ints[29], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux2~2 , gpio_top0|Mux2~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[29] , gpio_top0|wb_dat_o[29], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~13 , inst_rom_0|wb_dat_o~13, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[29] , inst_rom_0|wb_dat_o[29], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux2~0 , uart_top0|wb_interface|Mux2~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[28]~2 , uart_top0|wb_interface|wb_dat_o[28]~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux2~1 , uart_top0|wb_interface|Mux2~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[29] , uart_top0|wb_interface|wb_dat_o[29], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux2~0 , wb_conmax_top0|m0|Mux2~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux2~1 , wb_conmax_top0|m0|Mux2~1, openriscv_min_sopc, 1
instance = comp, \clint0|msip~32 , clint0|msip~32, openriscv_min_sopc, 1
instance = comp, \clint0|msip[29] , clint0|msip[29], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[29]~12 , clint0|wb_dat_o[29]~12, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux38~0 , wb_conmax_top0|s4|Mux38~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[29] , clint0|mtimecmp[29], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[29] , clint0|wb_dat_o[29], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux2~2 , wb_conmax_top0|m0|Mux2~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux2~3 , wb_conmax_top0|m0|Mux2~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~22 , openriscv0|dwishbone_bus_if|rd_buf~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[29] , openriscv0|dwishbone_bus_if|rd_buf[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector78~0 , openriscv0|dwishbone_bus_if|Selector78~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[29] , openriscv0|dwishbone_bus_if|cpu_data_o[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[3]~4 , openriscv0|mem0|wdata_o[3]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[5]~24 , openriscv0|mem0|wdata_o[5]~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[5]~25 , openriscv0|mem0|wdata_o[5]~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[5]~26 , openriscv0|mem0|wdata_o[5]~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|opdata2_mult~0 , openriscv0|ex0|opdata2_mult~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~0 , openriscv0|ex0|Add4~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~1 , openriscv0|ex0|Add4~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~3 , openriscv0|ex0|Add4~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~5 , openriscv0|ex0|Add4~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~7 , openriscv0|ex0|Add4~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~9 , openriscv0|ex0|Add4~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~11 , openriscv0|ex0|Add4~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~13 , openriscv0|ex0|Add4~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~15 , openriscv0|ex0|Add4~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~17 , openriscv0|ex0|Add4~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~19 , openriscv0|ex0|Add4~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~21 , openriscv0|ex0|Add4~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~23 , openriscv0|ex0|Add4~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~25 , openriscv0|ex0|Add4~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~27 , openriscv0|ex0|Add4~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~29 , openriscv0|ex0|Add4~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~31 , openriscv0|ex0|Add4~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~33 , openriscv0|ex0|Add4~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~35 , openriscv0|ex0|Add4~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|mac_mult1 , openriscv0|ex0|Mult0|auto_generated|mac_mult1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|mac_out2 , openriscv0|ex0|Mult0|auto_generated|mac_out2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~1 , openriscv0|ex0|Add6~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~2 , openriscv0|ex0|Add6~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~4 , openriscv0|ex0|Add6~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~6 , openriscv0|ex0|Add6~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~8 , openriscv0|ex0|Add6~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~10 , openriscv0|ex0|Add6~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux9~2 , openriscv0|ex0|Mux9~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~37 , openriscv0|ex0|Add4~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~39 , openriscv0|ex0|Add4~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~41 , openriscv0|ex0|Add4~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~43 , openriscv0|ex0|Add4~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~45 , openriscv0|ex0|Add4~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~47 , openriscv0|ex0|Add4~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~49 , openriscv0|ex0|Add4~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~51 , openriscv0|ex0|Add4~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~53 , openriscv0|ex0|Add4~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~55 , openriscv0|ex0|Add4~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~57 , openriscv0|ex0|Add4~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~59 , openriscv0|ex0|Add4~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~61 , openriscv0|ex0|Add4~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4~63 , openriscv0|ex0|Add4~63, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|mac_mult3 , openriscv0|ex0|Mult0|auto_generated|mac_mult3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|mac_out4 , openriscv0|ex0|Mult0|auto_generated|mac_out4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~35 , openriscv0|ex0|Add3~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~37 , openriscv0|ex0|Add3~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~39 , openriscv0|ex0|Add3~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~41 , openriscv0|ex0|Add3~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~43 , openriscv0|ex0|Add3~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~45 , openriscv0|ex0|Add3~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~47 , openriscv0|ex0|Add3~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~49 , openriscv0|ex0|Add3~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~51 , openriscv0|ex0|Add3~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~53 , openriscv0|ex0|Add3~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~55 , openriscv0|ex0|Add3~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~57 , openriscv0|ex0|Add3~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~59 , openriscv0|ex0|Add3~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~61 , openriscv0|ex0|Add3~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add3~63 , openriscv0|ex0|Add3~63, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|mac_mult5 , openriscv0|ex0|Mult0|auto_generated|mac_mult5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|mac_out6 , openriscv0|ex0|Mult0|auto_generated|mac_out6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|mac_mult7 , openriscv0|ex0|Mult0|auto_generated|mac_mult7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|mac_out8 , openriscv0|ex0|Mult0|auto_generated|mac_out8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[0]~0 , openriscv0|ex0|Mult0|auto_generated|add9_result[0]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[1]~2 , openriscv0|ex0|Mult0|auto_generated|add9_result[1]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[2]~4 , openriscv0|ex0|Mult0|auto_generated|add9_result[2]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[3]~6 , openriscv0|ex0|Mult0|auto_generated|add9_result[3]~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[4]~8 , openriscv0|ex0|Mult0|auto_generated|add9_result[4]~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[5]~10 , openriscv0|ex0|Mult0|auto_generated|add9_result[5]~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[6]~12 , openriscv0|ex0|Mult0|auto_generated|add9_result[6]~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[7]~14 , openriscv0|ex0|Mult0|auto_generated|add9_result[7]~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[8]~16 , openriscv0|ex0|Mult0|auto_generated|add9_result[8]~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[9]~18 , openriscv0|ex0|Mult0|auto_generated|add9_result[9]~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[10]~20 , openriscv0|ex0|Mult0|auto_generated|add9_result[10]~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[11]~22 , openriscv0|ex0|Mult0|auto_generated|add9_result[11]~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[12]~24 , openriscv0|ex0|Mult0|auto_generated|add9_result[12]~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[13]~26 , openriscv0|ex0|Mult0|auto_generated|add9_result[13]~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[14]~28 , openriscv0|ex0|Mult0|auto_generated|add9_result[14]~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[15]~30 , openriscv0|ex0|Mult0|auto_generated|add9_result[15]~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[16]~32 , openriscv0|ex0|Mult0|auto_generated|add9_result[16]~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[17]~34 , openriscv0|ex0|Mult0|auto_generated|add9_result[17]~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[18]~36 , openriscv0|ex0|Mult0|auto_generated|add9_result[18]~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[19]~38 , openriscv0|ex0|Mult0|auto_generated|add9_result[19]~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~0 , openriscv0|ex0|Mult0|auto_generated|op_1~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~2 , openriscv0|ex0|Mult0|auto_generated|op_1~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~4 , openriscv0|ex0|Mult0|auto_generated|op_1~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~6 , openriscv0|ex0|Mult0|auto_generated|op_1~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~8 , openriscv0|ex0|Mult0|auto_generated|op_1~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~10 , openriscv0|ex0|Mult0|auto_generated|op_1~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~12 , openriscv0|ex0|Mult0|auto_generated|op_1~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~14 , openriscv0|ex0|Mult0|auto_generated|op_1~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~16 , openriscv0|ex0|Mult0|auto_generated|op_1~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~18 , openriscv0|ex0|Mult0|auto_generated|op_1~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~20 , openriscv0|ex0|Mult0|auto_generated|op_1~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~22 , openriscv0|ex0|Mult0|auto_generated|op_1~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~24 , openriscv0|ex0|Mult0|auto_generated|op_1~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~26 , openriscv0|ex0|Mult0|auto_generated|op_1~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~28 , openriscv0|ex0|Mult0|auto_generated|op_1~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~30 , openriscv0|ex0|Mult0|auto_generated|op_1~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~32 , openriscv0|ex0|Mult0|auto_generated|op_1~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~34 , openriscv0|ex0|Mult0|auto_generated|op_1~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~36 , openriscv0|ex0|Mult0|auto_generated|op_1~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~38 , openriscv0|ex0|Mult0|auto_generated|op_1~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~12 , openriscv0|ex0|Add6~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~14 , openriscv0|ex0|Add6~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~16 , openriscv0|ex0|Add6~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~18 , openriscv0|ex0|Add6~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~20 , openriscv0|ex0|Add6~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~22 , openriscv0|ex0|Add6~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~24 , openriscv0|ex0|Add6~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~26 , openriscv0|ex0|Add6~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~28 , openriscv0|ex0|Add6~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~30 , openriscv0|ex0|Add6~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~32 , openriscv0|ex0|Add6~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~34 , openriscv0|ex0|Add6~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~36 , openriscv0|ex0|Add6~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~38 , openriscv0|ex0|Add6~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~40 , openriscv0|ex0|Add6~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~42 , openriscv0|ex0|Add6~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~44 , openriscv0|ex0|Add6~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~46 , openriscv0|ex0|Add6~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~48 , openriscv0|ex0|Add6~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~50 , openriscv0|ex0|Add6~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~52 , openriscv0|ex0|Add6~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~54 , openriscv0|ex0|Add6~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~56 , openriscv0|ex0|Add6~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~58 , openriscv0|ex0|Add6~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~60 , openriscv0|ex0|Add6~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~62 , openriscv0|ex0|Add6~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~64 , openriscv0|ex0|Add6~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~66 , openriscv0|ex0|Add6~66, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~68 , openriscv0|ex0|Add6~68, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~70 , openriscv0|ex0|Add6~70, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~72 , openriscv0|ex0|Add6~72, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~74 , openriscv0|ex0|Add6~74, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux9~3 , openriscv0|ex0|Mux9~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~6 , openriscv0|id0|Add3~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~6 , openriscv0|id_ex0|ex_link_address~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[5] , openriscv0|id_ex0|ex_link_address[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux9~9 , openriscv0|ex0|Mux9~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~17 , openriscv0|div0|Add5~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~19 , openriscv0|div0|Add5~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector169~0 , openriscv0|ex0|Selector169~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector170~0 , openriscv0|ex0|Selector170~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector171~0 , openriscv0|ex0|Selector171~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector172~0 , openriscv0|ex0|Selector172~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector173~0 , openriscv0|ex0|Selector173~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector174~0 , openriscv0|ex0|Selector174~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~0 , openriscv0|div0|Add2~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~2 , openriscv0|div0|Add2~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~4 , openriscv0|div0|Add2~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~6 , openriscv0|div0|Add2~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~8 , openriscv0|div0|Add2~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~10 , openriscv0|div0|Add2~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~0 , openriscv0|div0|temp_op2~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~29 , openriscv0|div0|temp_op2~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Equal0~8 , openriscv0|div0|Equal0~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector167~0 , openriscv0|ex0|Selector167~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector168~0 , openriscv0|ex0|Selector168~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Equal0~7 , openriscv0|div0|Equal0~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector164~0 , openriscv0|ex0|Selector164~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector166~0 , openriscv0|ex0|Selector166~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector163~0 , openriscv0|ex0|Selector163~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector165~0 , openriscv0|ex0|Selector165~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Equal0~6 , openriscv0|div0|Equal0~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector162~0 , openriscv0|ex0|Selector162~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector160~0 , openriscv0|ex0|Selector160~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector159~0 , openriscv0|ex0|Selector159~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector161~0 , openriscv0|ex0|Selector161~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Equal0~5 , openriscv0|div0|Equal0~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Equal0~9 , openriscv0|div0|Equal0~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[31]~3 , openriscv0|div0|divisor[31]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[5] , openriscv0|div0|divisor[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~30 , openriscv0|div0|temp_op2~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[4] , openriscv0|div0|divisor[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~31 , openriscv0|div0|temp_op2~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[3] , openriscv0|div0|divisor[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~32 , openriscv0|div0|temp_op2~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[2] , openriscv0|div0|divisor[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~1 , openriscv0|div0|temp_op2~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[1] , openriscv0|div0|divisor[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~2 , openriscv0|div0|temp_op2~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[0] , openriscv0|div0|divisor[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[0]~0 , openriscv0|div0|div_temp[0]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[1]~2 , openriscv0|div0|div_temp[1]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[2]~4 , openriscv0|div0|div_temp[2]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[3]~6 , openriscv0|div0|div_temp[3]~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[4]~8 , openriscv0|div0|div_temp[4]~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[5]~10 , openriscv0|div0|div_temp[5]~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~16 , openriscv0|div0|Add5~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~21 , openriscv0|div0|Add5~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~115 , openriscv0|div0|Add5~115, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~121 , openriscv0|div0|Add5~121, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~123 , openriscv0|div0|Add5~123, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~60 , openriscv0|div0|Add2~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~4 , openriscv0|div0|temp_op2~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[30] , openriscv0|div0|divisor[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector146~0 , openriscv0|ex0|Selector146~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector147~0 , openriscv0|ex0|Selector147~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector148~0 , openriscv0|ex0|Selector148~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector149~0 , openriscv0|ex0|Selector149~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector150~0 , openriscv0|ex0|Selector150~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector151~0 , openriscv0|ex0|Selector151~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector152~0 , openriscv0|ex0|Selector152~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector154~0 , openriscv0|ex0|Selector154~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector155~0 , openriscv0|ex0|Selector155~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector156~0 , openriscv0|ex0|Selector156~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector157~0 , openriscv0|ex0|Selector157~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector158~0 , openriscv0|ex0|Selector158~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~12 , openriscv0|div0|Add2~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~14 , openriscv0|div0|Add2~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~16 , openriscv0|div0|Add2~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~18 , openriscv0|div0|Add2~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~20 , openriscv0|div0|Add2~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~22 , openriscv0|div0|Add2~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~24 , openriscv0|div0|Add2~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~26 , openriscv0|div0|Add2~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~28 , openriscv0|div0|Add2~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~30 , openriscv0|div0|Add2~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~32 , openriscv0|div0|Add2~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~34 , openriscv0|div0|Add2~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~36 , openriscv0|div0|Add2~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~38 , openriscv0|div0|Add2~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~40 , openriscv0|div0|Add2~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~42 , openriscv0|div0|Add2~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~44 , openriscv0|div0|Add2~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~46 , openriscv0|div0|Add2~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~48 , openriscv0|div0|Add2~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~50 , openriscv0|div0|Add2~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~52 , openriscv0|div0|Add2~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~54 , openriscv0|div0|Add2~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~56 , openriscv0|div0|Add2~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~58 , openriscv0|div0|Add2~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~5 , openriscv0|div0|temp_op2~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[29] , openriscv0|div0|divisor[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~6 , openriscv0|div0|temp_op2~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[28] , openriscv0|div0|divisor[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~7 , openriscv0|div0|temp_op2~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[27] , openriscv0|div0|divisor[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~8 , openriscv0|div0|temp_op2~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[26] , openriscv0|div0|divisor[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~9 , openriscv0|div0|temp_op2~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[25] , openriscv0|div0|divisor[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~10 , openriscv0|div0|temp_op2~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[24] , openriscv0|div0|divisor[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~14 , openriscv0|div0|temp_op2~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[20] , openriscv0|div0|divisor[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~28 , openriscv0|div0|temp_op2~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[6] , openriscv0|div0|divisor[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[6]~12 , openriscv0|div0|div_temp[6]~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~30 , openriscv0|div0|Add5~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~25 , openriscv0|div0|Add5~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~31 , openriscv0|div0|Add5~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[39] , openriscv0|div0|dividend[39], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~27 , openriscv0|div0|Add5~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~27 , openriscv0|div0|temp_op2~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[7] , openriscv0|div0|divisor[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[7]~14 , openriscv0|div0|div_temp[7]~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~24 , openriscv0|div0|Add5~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~29 , openriscv0|div0|Add5~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[40] , openriscv0|div0|dividend[40], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~33 , openriscv0|div0|Add5~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~26 , openriscv0|div0|temp_op2~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[8] , openriscv0|div0|divisor[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[8]~16 , openriscv0|div0|div_temp[8]~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~38 , openriscv0|div0|Add5~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~39 , openriscv0|div0|Add5~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[41] , openriscv0|div0|dividend[41], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~25 , openriscv0|div0|temp_op2~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[9] , openriscv0|div0|divisor[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[9]~18 , openriscv0|div0|div_temp[9]~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~32 , openriscv0|div0|Add5~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~35 , openriscv0|div0|Add5~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~37 , openriscv0|div0|Add5~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[42] , openriscv0|div0|dividend[42], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~41 , openriscv0|div0|Add5~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~24 , openriscv0|div0|temp_op2~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[10] , openriscv0|div0|divisor[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[10]~20 , openriscv0|div0|div_temp[10]~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~46 , openriscv0|div0|Add5~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~47 , openriscv0|div0|Add5~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[43] , openriscv0|div0|dividend[43], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~23 , openriscv0|div0|temp_op2~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[11] , openriscv0|div0|divisor[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[11]~22 , openriscv0|div0|div_temp[11]~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~40 , openriscv0|div0|Add5~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~43 , openriscv0|div0|Add5~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~45 , openriscv0|div0|Add5~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[44] , openriscv0|div0|dividend[44], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~49 , openriscv0|div0|Add5~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~22 , openriscv0|div0|temp_op2~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[12] , openriscv0|div0|divisor[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[12]~24 , openriscv0|div0|div_temp[12]~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~54 , openriscv0|div0|Add5~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~55 , openriscv0|div0|Add5~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[45] , openriscv0|div0|dividend[45], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~51 , openriscv0|div0|Add5~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~21 , openriscv0|div0|temp_op2~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[13] , openriscv0|div0|divisor[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[13]~26 , openriscv0|div0|div_temp[13]~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~48 , openriscv0|div0|Add5~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~53 , openriscv0|div0|Add5~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[46] , openriscv0|div0|dividend[46], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~20 , openriscv0|div0|temp_op2~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[14] , openriscv0|div0|divisor[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[14]~28 , openriscv0|div0|div_temp[14]~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~62 , openriscv0|div0|Add5~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~57 , openriscv0|div0|Add5~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~63 , openriscv0|div0|Add5~63, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[47] , openriscv0|div0|dividend[47], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~19 , openriscv0|div0|temp_op2~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[15] , openriscv0|div0|divisor[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[15]~30 , openriscv0|div0|div_temp[15]~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~56 , openriscv0|div0|Add5~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~59 , openriscv0|div0|Add5~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~61 , openriscv0|div0|Add5~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[48] , openriscv0|div0|dividend[48], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~65 , openriscv0|div0|Add5~65, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~18 , openriscv0|div0|temp_op2~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[16] , openriscv0|div0|divisor[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[16]~32 , openriscv0|div0|div_temp[16]~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~70 , openriscv0|div0|Add5~70, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~71 , openriscv0|div0|Add5~71, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[49] , openriscv0|div0|dividend[49], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~67 , openriscv0|div0|Add5~67, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~17 , openriscv0|div0|temp_op2~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[17] , openriscv0|div0|divisor[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[17]~34 , openriscv0|div0|div_temp[17]~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~64 , openriscv0|div0|Add5~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~69 , openriscv0|div0|Add5~69, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[50] , openriscv0|div0|dividend[50], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~73 , openriscv0|div0|Add5~73, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~16 , openriscv0|div0|temp_op2~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[18] , openriscv0|div0|divisor[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[18]~36 , openriscv0|div0|div_temp[18]~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~78 , openriscv0|div0|Add5~78, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~79 , openriscv0|div0|Add5~79, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[51] , openriscv0|div0|dividend[51], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~75 , openriscv0|div0|Add5~75, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~15 , openriscv0|div0|temp_op2~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[19] , openriscv0|div0|divisor[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[19]~38 , openriscv0|div0|div_temp[19]~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~72 , openriscv0|div0|Add5~72, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~77 , openriscv0|div0|Add5~77, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[52] , openriscv0|div0|dividend[52], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[20]~40 , openriscv0|div0|div_temp[20]~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~86 , openriscv0|div0|Add5~86, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~81 , openriscv0|div0|Add5~81, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~87 , openriscv0|div0|Add5~87, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[53] , openriscv0|div0|dividend[53], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~83 , openriscv0|div0|Add5~83, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~13 , openriscv0|div0|temp_op2~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[21] , openriscv0|div0|divisor[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[21]~42 , openriscv0|div0|div_temp[21]~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~80 , openriscv0|div0|Add5~80, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~85 , openriscv0|div0|Add5~85, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[54] , openriscv0|div0|dividend[54], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~12 , openriscv0|div0|temp_op2~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[22] , openriscv0|div0|divisor[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[22]~44 , openriscv0|div0|div_temp[22]~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~94 , openriscv0|div0|Add5~94, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~89 , openriscv0|div0|Add5~89, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~95 , openriscv0|div0|Add5~95, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[55] , openriscv0|div0|dividend[55], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~91 , openriscv0|div0|Add5~91, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~11 , openriscv0|div0|temp_op2~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[23] , openriscv0|div0|divisor[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[23]~46 , openriscv0|div0|div_temp[23]~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~88 , openriscv0|div0|Add5~88, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~93 , openriscv0|div0|Add5~93, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[56] , openriscv0|div0|dividend[56], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[24]~48 , openriscv0|div0|div_temp[24]~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[25]~50 , openriscv0|div0|div_temp[25]~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[26]~52 , openriscv0|div0|div_temp[26]~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[27]~54 , openriscv0|div0|div_temp[27]~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[28]~56 , openriscv0|div0|div_temp[28]~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[29]~58 , openriscv0|div0|div_temp[29]~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[30]~60 , openriscv0|div0|div_temp[30]~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|div_temp[31]~62 , openriscv0|div0|div_temp[31]~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~120 , openriscv0|div0|Add5~120, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~125 , openriscv0|div0|Add5~125, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[64] , openriscv0|div0|dividend[64], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[33]~5 , openriscv0|div0|dividend[33]~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[33]~6 , openriscv0|div0|dividend[33]~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[38] , openriscv0|div0|dividend[38], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~10 , openriscv0|div0|result_o~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[37] , openriscv0|div0|result_o[37], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~4 , openriscv0|ex0|ShiftLeft0~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~8 , openriscv0|ex0|ShiftLeft1~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~5 , openriscv0|ex0|ShiftLeft0~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~9 , openriscv0|ex0|ShiftLeft1~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~13 , openriscv0|ex0|ShiftLeft1~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~25 , openriscv0|ex0|ShiftRight0~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~24 , openriscv0|ex0|ShiftRight0~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~26 , openriscv0|ex0|ShiftRight0~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~99 , openriscv0|ex0|ShiftRight0~99, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~32 , openriscv0|ex0|ShiftRight0~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~33 , openriscv0|ex0|ShiftRight0~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~34 , openriscv0|ex0|ShiftRight0~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~100 , openriscv0|ex0|ShiftRight0~100, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~14 , openriscv0|ex0|ShiftRight0~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~15 , openriscv0|ex0|ShiftRight0~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~8 , openriscv0|ex0|ShiftRight0~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~7 , openriscv0|ex0|ShiftRight0~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~9 , openriscv0|ex0|ShiftRight0~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~16 , openriscv0|ex0|ShiftRight0~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~17 , openriscv0|ex0|ShiftRight0~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~18 , openriscv0|ex0|ShiftRight0~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~101 , openriscv0|ex0|ShiftRight0~101, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~102 , openriscv0|ex0|ShiftRight0~102, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~30 , openriscv0|ex0|ShiftRight0~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~29 , openriscv0|ex0|ShiftRight0~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~31 , openriscv0|ex0|ShiftRight0~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~11 , openriscv0|ex0|ShiftRight0~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~10 , openriscv0|ex0|ShiftRight0~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~12 , openriscv0|ex0|ShiftRight0~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~97 , openriscv0|ex0|ShiftRight0~97, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~103 , openriscv0|ex0|ShiftRight0~103, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector139~0 , openriscv0|ex0|Selector139~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[3]~4 , openriscv0|ex0|div_opdata1_o[3]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~6 , openriscv0|div0|Add4~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector140~0 , openriscv0|ex0|Selector140~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[2]~1 , openriscv0|ex0|div_opdata1_o[2]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector71~0 , openriscv0|div0|Selector71~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~4 , openriscv0|div0|Add1~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector71~1 , openriscv0|div0|Selector71~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[3] , openriscv0|div0|dividend[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~8 , openriscv0|div0|Add4~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector70~0 , openriscv0|div0|Selector70~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~6 , openriscv0|div0|Add1~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector70~1 , openriscv0|div0|Selector70~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[4] , openriscv0|div0|dividend[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~10 , openriscv0|div0|Add4~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector138~0 , openriscv0|ex0|Selector138~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[4]~3 , openriscv0|ex0|div_opdata1_o[4]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector69~0 , openriscv0|div0|Selector69~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~8 , openriscv0|div0|Add1~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector69~1 , openriscv0|div0|Selector69~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[5] , openriscv0|div0|dividend[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~9 , openriscv0|div0|result_o~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[5] , openriscv0|div0|result_o[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~13 , openriscv0|ex0|ShiftLeft0~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~14 , openriscv0|ex0|ShiftLeft0~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~15 , openriscv0|ex0|ShiftLeft0~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~16 , openriscv0|ex0|ShiftLeft0~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~17 , openriscv0|ex0|ShiftLeft0~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux9~4 , openriscv0|ex0|Mux9~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux9~5 , openriscv0|ex0|Mux9~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector39~0 , openriscv0|ex0|Selector39~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector39~1 , openriscv0|ex0|Selector39~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr1~0 , openriscv0|ex0|WideOr1~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Equal1~2 , openriscv0|ex0|Equal1~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr1~1 , openriscv0|ex0|WideOr1~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr1~1clkctrl , openriscv0|ex0|WideOr1~1clkctrl, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[5] , openriscv0|ex0|logicout[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[5] , openriscv0|csr0|mvendorid[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[5]~feeder , openriscv0|csr0|fflags[5]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[5] , openriscv0|csr0|fflags[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector34~12 , openriscv0|csr0|Selector34~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~7 , openriscv0|csr0|mtvec~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[5] , openriscv0|csr0|mie[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[5]~feeder , openriscv0|csr0|mscratch[5]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[5] , openriscv0|csr0|mscratch[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector34~0 , openriscv0|csr0|Selector34~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[5] , openriscv0|csr0|misa[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[5]~feeder , openriscv0|csr0|mip[5]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[5] , openriscv0|csr0|mip[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector34~1 , openriscv0|csr0|Selector34~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[5] , openriscv0|csr0|mtvec[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~5 , openriscv0|id_ex0|ex_current_inst_address~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[5] , openriscv0|id_ex0|ex_current_inst_address[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~6 , openriscv0|ex_mem0|mem_current_inst_address~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[5] , openriscv0|ex_mem0|mem_current_inst_address[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~4 , openriscv0|id_ex0|ex_current_inst_address~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[4] , openriscv0|id_ex0|ex_current_inst_address[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~5 , openriscv0|ex_mem0|mem_current_inst_address~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[4] , openriscv0|ex_mem0|mem_current_inst_address[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~3 , openriscv0|id_ex0|ex_current_inst_address~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[3] , openriscv0|id_ex0|ex_current_inst_address[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~4 , openriscv0|ex_mem0|mem_current_inst_address~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[3] , openriscv0|ex_mem0|mem_current_inst_address[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~2 , openriscv0|id_ex0|ex_current_inst_address~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[2] , openriscv0|id_ex0|ex_current_inst_address[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~3 , openriscv0|ex_mem0|mem_current_inst_address~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[2] , openriscv0|ex_mem0|mem_current_inst_address[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~0 , openriscv0|csr0|Add2~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~2 , openriscv0|csr0|Add2~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~4 , openriscv0|csr0|Add2~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~10 , openriscv0|csr0|Add2~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~74 , openriscv0|csr0|Add2~74, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~75 , openriscv0|csr0|Add2~75, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[5] , openriscv0|csr0|mepc[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector34~2 , openriscv0|csr0|Selector34~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[5] , openriscv0|csr0|mstatus[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~15 , openriscv0|csr0|mcause~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[5] , openriscv0|csr0|mcause[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~10 , openriscv0|csr0|mtval~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[5] , openriscv0|csr0|mtval[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector34~3 , openriscv0|csr0|Selector34~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector34~4 , openriscv0|csr0|Selector34~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector34~5 , openriscv0|csr0|Selector34~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[5] , openriscv0|csr0|fcsr[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[5]~feeder , openriscv0|csr0|frm[5]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[5] , openriscv0|csr0|frm[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector34~9 , openriscv0|csr0|Selector34~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[5] , openriscv0|csr0|minstreth[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector34~6 , openriscv0|csr0|Selector34~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[5] , openriscv0|csr0|mhartid[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector34~7 , openriscv0|csr0|Selector34~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[5] , openriscv0|csr0|minstret[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector34~8 , openriscv0|csr0|Selector34~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector34~10 , openriscv0|csr0|Selector34~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[5] , openriscv0|csr0|mimpid[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[5] , openriscv0|csr0|marchid[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector34~11 , openriscv0|csr0|Selector34~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector34~13 , openriscv0|csr0|Selector34~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[5] , openriscv0|csr0|data_o[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~7 , openriscv0|ex0|moveres~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~8 , openriscv0|ex0|moveres~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[5] , openriscv0|ex0|moveres[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux9~6 , openriscv0|ex0|Mux9~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux9~7 , openriscv0|ex0|Mux9~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux9~8 , openriscv0|ex0|Mux9~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[6]~12 , openriscv0|ex0|Add4|auto_generated|result_int[6]~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector71~2 , openriscv0|ex0|Selector71~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[5] , openriscv0|ex0|arithmeticres[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux9 , openriscv0|ex0|Mux9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux32~7 , openriscv0|ex0|Mux32~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux32~5 , openriscv0|ex0|Mux32~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux32~8 , openriscv0|ex0|Mux32~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux32~0 , openriscv0|ex0|Mux32~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux32~1 , openriscv0|ex0|Mux32~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux32~2 , openriscv0|ex0|Mux32~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr12~0 , openriscv0|ex0|WideOr12~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux32~3 , openriscv0|ex0|Mux32~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux32~4 , openriscv0|ex0|Mux32~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux32~6 , openriscv0|ex0|Mux32~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux32~6clkctrl , openriscv0|ex0|Mux32~6clkctrl, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[5] , openriscv0|ex0|wdata_o[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~4 , openriscv0|ex_mem0|mem_wdata~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[5] , openriscv0|ex_mem0|mem_wdata[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[5]~27 , openriscv0|mem0|wdata_o[5]~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~5 , openriscv0|mem_wb0|wb_wdata~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[5] , openriscv0|mem_wb0|wb_wdata[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~677feeder , openriscv0|regfile1|regs~677feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~677 , openriscv0|regfile1|regs~677, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~549feeder , openriscv0|regfile1|regs~549feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~549 , openriscv0|regfile1|regs~549, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~805feeder , openriscv0|regfile1|regs~805feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~805 , openriscv0|regfile1|regs~805, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2912 , openriscv0|regfile1|regs~2912, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~933feeder , openriscv0|regfile1|regs~933feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~933 , openriscv0|regfile1|regs~933, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2913 , openriscv0|regfile1|regs~2913, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~741 , openriscv0|regfile1|regs~741, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~613 , openriscv0|regfile1|regs~613, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~869 , openriscv0|regfile1|regs~869, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2919 , openriscv0|regfile1|regs~2919, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~997 , openriscv0|regfile1|regs~997, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2920 , openriscv0|regfile1|regs~2920, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~901 , openriscv0|regfile1|regs~901, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~773 , openriscv0|regfile1|regs~773, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~517feeder , openriscv0|regfile1|regs~517feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~517 , openriscv0|regfile1|regs~517, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~645 , openriscv0|regfile1|regs~645, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2916 , openriscv0|regfile1|regs~2916, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2917 , openriscv0|regfile1|regs~2917, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~581 , openriscv0|regfile1|regs~581, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~709feeder , openriscv0|regfile1|regs~709feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~709 , openriscv0|regfile1|regs~709, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2914 , openriscv0|regfile1|regs~2914, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~837 , openriscv0|regfile1|regs~837, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~965 , openriscv0|regfile1|regs~965, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2915 , openriscv0|regfile1|regs~2915, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2918 , openriscv0|regfile1|regs~2918, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2921 , openriscv0|regfile1|regs~2921, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~229feeder , openriscv0|regfile1|regs~229feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~229 , openriscv0|regfile1|regs~229, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~197feeder , openriscv0|regfile1|regs~197feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~197 , openriscv0|regfile1|regs~197, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~133feeder , openriscv0|regfile1|regs~133feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~133 , openriscv0|regfile1|regs~133, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~165feeder , openriscv0|regfile1|regs~165feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~165 , openriscv0|regfile1|regs~165, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2902 , openriscv0|regfile1|regs~2902, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2903 , openriscv0|regfile1|regs~2903, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~5 , openriscv0|regfile1|regs~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~69 , openriscv0|regfile1|regs~69, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2906 , openriscv0|regfile1|regs~2906, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~101feeder , openriscv0|regfile1|regs~101feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~101 , openriscv0|regfile1|regs~101, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~37feeder , openriscv0|regfile1|regs~37feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~37 , openriscv0|regfile1|regs~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2907 , openriscv0|regfile1|regs~2907, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~261 , openriscv0|regfile1|regs~261, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~325feeder , openriscv0|regfile1|regs~325feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~325 , openriscv0|regfile1|regs~325, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2904 , openriscv0|regfile1|regs~2904, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~293feeder , openriscv0|regfile1|regs~293feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~293 , openriscv0|regfile1|regs~293, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~357 , openriscv0|regfile1|regs~357, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2905 , openriscv0|regfile1|regs~2905, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2908 , openriscv0|regfile1|regs~2908, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~453 , openriscv0|regfile1|regs~453, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~389 , openriscv0|regfile1|regs~389, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~421 , openriscv0|regfile1|regs~421, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2909 , openriscv0|regfile1|regs~2909, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~485 , openriscv0|regfile1|regs~485, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2910 , openriscv0|regfile1|regs~2910, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2911 , openriscv0|regfile1|regs~2911, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[5]~125 , openriscv0|regfile1|rdata1[5]~125, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[5]~126 , openriscv0|regfile1|rdata1[5]~126, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~0 , openriscv0|mem_wb0|wb_wdata~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[4] , openriscv0|mem_wb0|wb_wdata[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~292 , openriscv0|regfile1|regs~292, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~260 , openriscv0|regfile1|regs~260, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1066 , openriscv0|regfile1|regs~1066, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~324feeder , openriscv0|regfile1|regs~324feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~324 , openriscv0|regfile1|regs~324, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~356 , openriscv0|regfile1|regs~356, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1067 , openriscv0|regfile1|regs~1067, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~484 , openriscv0|regfile1|regs~484, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~420feeder , openriscv0|regfile1|regs~420feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~420 , openriscv0|regfile1|regs~420, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~452feeder , openriscv0|regfile1|regs~452feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~452 , openriscv0|regfile1|regs~452, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~388 , openriscv0|regfile1|regs~388, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1073 , openriscv0|regfile1|regs~1073, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1074 , openriscv0|regfile1|regs~1074, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~228 , openriscv0|regfile1|regs~228, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~164 , openriscv0|regfile1|regs~164, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~132feeder , openriscv0|regfile1|regs~132feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~132 , openriscv0|regfile1|regs~132, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~196 , openriscv0|regfile1|regs~196, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1068 , openriscv0|regfile1|regs~1068, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1069 , openriscv0|regfile1|regs~1069, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~68feeder , openriscv0|regfile1|regs~68feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~68 , openriscv0|regfile1|regs~68, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~4 , openriscv0|regfile1|regs~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~36 , openriscv0|regfile1|regs~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1070 , openriscv0|regfile1|regs~1070, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~100 , openriscv0|regfile1|regs~100, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1071 , openriscv0|regfile1|regs~1071, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1072 , openriscv0|regfile1|regs~1072, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1075 , openriscv0|regfile1|regs~1075, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~612 , openriscv0|regfile1|regs~612, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~740 , openriscv0|regfile1|regs~740, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1063 , openriscv0|regfile1|regs~1063, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~868 , openriscv0|regfile1|regs~868, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~996 , openriscv0|regfile1|regs~996, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1064 , openriscv0|regfile1|regs~1064, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~708 , openriscv0|regfile1|regs~708, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~964feeder , openriscv0|regfile1|regs~964feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~964 , openriscv0|regfile1|regs~964, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~580feeder , openriscv0|regfile1|regs~580feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~580 , openriscv0|regfile1|regs~580, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~836 , openriscv0|regfile1|regs~836, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1056 , openriscv0|regfile1|regs~1056, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1057 , openriscv0|regfile1|regs~1057, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~900 , openriscv0|regfile1|regs~900, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~772feeder , openriscv0|regfile1|regs~772feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~772 , openriscv0|regfile1|regs~772, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~516feeder , openriscv0|regfile1|regs~516feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~516 , openriscv0|regfile1|regs~516, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1060 , openriscv0|regfile1|regs~1060, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~644 , openriscv0|regfile1|regs~644, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1061 , openriscv0|regfile1|regs~1061, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~932 , openriscv0|regfile1|regs~932, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~548 , openriscv0|regfile1|regs~548, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~676 , openriscv0|regfile1|regs~676, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1058 , openriscv0|regfile1|regs~1058, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~804 , openriscv0|regfile1|regs~804, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1059 , openriscv0|regfile1|regs~1059, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1062 , openriscv0|regfile1|regs~1062, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1065 , openriscv0|regfile1|regs~1065, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[4]~7 , openriscv0|regfile1|rdata1[4]~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[4]~8 , openriscv0|regfile1|rdata1[4]~8, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[3]~feeder , wb_conmax_top0|rf|conf14[3]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[3] , wb_conmax_top0|rf|conf14[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[3] , wb_conmax_top0|rf|conf12[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~69 , wb_conmax_top0|rf|rf_dout~69, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[3] , wb_conmax_top0|rf|conf13[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[3]~feeder , wb_conmax_top0|rf|conf15[3]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[3] , wb_conmax_top0|rf|conf15[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~70 , wb_conmax_top0|rf|rf_dout~70, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[3]~feeder , wb_conmax_top0|rf|conf9[3]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[3] , wb_conmax_top0|rf|conf9[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[3] , wb_conmax_top0|rf|conf8[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~62 , wb_conmax_top0|rf|rf_dout~62, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[3] , wb_conmax_top0|rf|conf10[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[3] , wb_conmax_top0|rf|conf11[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~63 , wb_conmax_top0|rf|rf_dout~63, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[3]~feeder , wb_conmax_top0|rf|conf1[3]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[3] , wb_conmax_top0|rf|conf1[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~66 , wb_conmax_top0|rf|rf_dout~66, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~67 , wb_conmax_top0|rf|rf_dout~67, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[3]~feeder , wb_conmax_top0|rf|conf6[3]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[3] , wb_conmax_top0|rf|conf6[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[3] , wb_conmax_top0|rf|conf7[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[3]~feeder , wb_conmax_top0|rf|conf4[3]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[3] , wb_conmax_top0|rf|conf4[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~64 , wb_conmax_top0|rf|rf_dout~64, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~65 , wb_conmax_top0|rf|rf_dout~65, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~68 , wb_conmax_top0|rf|rf_dout~68, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~71 , wb_conmax_top0|rf|rf_dout~71, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~195 , wb_conmax_top0|rf|rf_dout~195, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[3] , wb_conmax_top0|rf|rf_dout[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|i_wb_data_o[3]~3 , wb_conmax_top0|rf|i_wb_data_o[3]~3, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~4 , inst_rom_0|wb_dat_o~4, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[3] , inst_rom_0|wb_dat_o[3], openriscv_min_sopc, 1
instance = comp, \gpio_i[3]~input , gpio_i[3]~input, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[3] , gpio_top0|sync[3], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[3]~feeder , gpio_top0|ext_pad_s[3]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[3] , gpio_top0|ext_pad_s[3], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[3]~feeder , gpio_top0|rgpio_in[3]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[3] , gpio_top0|rgpio_in[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux64~0 , wb_conmax_top0|s2|Mux64~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[3] , gpio_top0|rgpio_ptrig[3], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~9 , gpio_top0|rgpio_ints~9, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[3] , gpio_top0|rgpio_inte[3], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~10 , gpio_top0|rgpio_ints~10, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~11 , gpio_top0|rgpio_ints~11, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[3] , gpio_top0|rgpio_ints[3], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[3] , gpio_top0|rgpio_oe[3], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux28~0 , gpio_top0|Mux28~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[3] , gpio_top0|rgpio_out[3], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux28~1 , gpio_top0|Mux28~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux28~2 , gpio_top0|Mux28~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux28~3 , gpio_top0|Mux28~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[3] , gpio_top0|wb_dat_o[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux28~0 , wb_conmax_top0|m0|Mux28~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux31~5 , uart_top0|wb_interface|Mux31~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux28~0 , uart_top0|wb_interface|Mux28~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux28~1 , uart_top0|wb_interface|Mux28~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[3] , uart_top0|wb_interface|wb_dat_o[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux64~0 , wb_conmax_top0|s3|Mux64~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[3] , plic0|threshold[3], openriscv_min_sopc, 1
instance = comp, \plic0|enable~4 , plic0|enable~4, openriscv_min_sopc, 1
instance = comp, \plic0|enable[3] , plic0|enable[3], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[3]~1 , plic0|wb_dat_o[3]~1, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][3] , plic0|priority[5][3], openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][3] , plic0|priority[6][3], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][3] , plic0|priority[1][3], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][3] , plic0|priority[0][3], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][3]~feeder , plic0|priority[3][3]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][3] , plic0|priority[3][3], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][3] , plic0|priority[2][3], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~55 , plic0|wb_dat_o~55, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~56 , plic0|wb_dat_o~56, openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][3] , plic0|priority[4][3], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~57 , plic0|wb_dat_o~57, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~58 , plic0|wb_dat_o~58, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[3] , plic0|wb_dat_o[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux28~1 , wb_conmax_top0|m0|Mux28~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux28~2 , wb_conmax_top0|m0|Mux28~2, openriscv_min_sopc, 1
instance = comp, \clint0|msip~6 , clint0|msip~6, openriscv_min_sopc, 1
instance = comp, \clint0|msip[3]~feeder , clint0|msip[3]~feeder, openriscv_min_sopc, 1
instance = comp, \clint0|msip[3] , clint0|msip[3], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[3]~2 , clint0|wb_dat_o[3]~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux64~0 , wb_conmax_top0|s4|Mux64~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[3] , clint0|mtimecmp[3], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[3] , clint0|wb_dat_o[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux28~3 , wb_conmax_top0|m0|Mux28~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~11 , openriscv0|dwishbone_bus_if|rd_buf~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[3] , openriscv0|dwishbone_bus_if|rd_buf[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector104~0 , openriscv0|dwishbone_bus_if|Selector104~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[3] , openriscv0|dwishbone_bus_if|cpu_data_o[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector12~0 , openriscv0|mem0|Selector12~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux40~0 , wb_conmax_top0|s2|Mux40~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[27]~feeder , gpio_top0|rgpio_oe[27]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[27] , gpio_top0|rgpio_oe[27], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[27]~feeder , gpio_top0|rgpio_out[27]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[27] , gpio_top0|rgpio_out[27], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[27] , gpio_top0|rgpio_ptrig[27], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux4~0 , gpio_top0|Mux4~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[27] , gpio_top0|rgpio_inte[27], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux4~1 , gpio_top0|Mux4~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[27] , gpio_top0|rgpio_ints[27], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux4~2 , gpio_top0|Mux4~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[27] , gpio_top0|wb_dat_o[27], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux40~0 , wb_conmax_top0|s3|Mux40~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[27]~feeder , plic0|threshold[27]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[27] , plic0|threshold[27], openriscv_min_sopc, 1
instance = comp, \plic0|enable~15 , plic0|enable~15, openriscv_min_sopc, 1
instance = comp, \plic0|enable[27] , plic0|enable[27], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[27]~9 , plic0|wb_dat_o[27]~9, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][27]~feeder , plic0|priority[1][27]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][27] , plic0|priority[1][27], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][27] , plic0|priority[0][27], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][27]~feeder , plic0|priority[3][27]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][27] , plic0|priority[3][27], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][27] , plic0|priority[2][27], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~99 , plic0|wb_dat_o~99, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~100 , plic0|wb_dat_o~100, openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][27] , plic0|priority[4][27], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~101 , plic0|wb_dat_o~101, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][27] , plic0|priority[6][27], openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][27] , plic0|priority[5][27], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~102 , plic0|wb_dat_o~102, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[27] , plic0|wb_dat_o[27], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~15 , inst_rom_0|wb_dat_o~15, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[27] , inst_rom_0|wb_dat_o[27], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux4~0 , uart_top0|wb_interface|Mux4~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[27] , uart_top0|wb_interface|wb_dat_o[27], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux4~0 , wb_conmax_top0|m0|Mux4~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux4~1 , wb_conmax_top0|m0|Mux4~1, openriscv_min_sopc, 1
instance = comp, \clint0|msip~30 , clint0|msip~30, openriscv_min_sopc, 1
instance = comp, \clint0|msip[27] , clint0|msip[27], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[27]~10 , clint0|wb_dat_o[27]~10, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux40~0 , wb_conmax_top0|s4|Mux40~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[27] , clint0|mtimecmp[27], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[27] , clint0|wb_dat_o[27], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux4~2 , wb_conmax_top0|m0|Mux4~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux4~3 , wb_conmax_top0|m0|Mux4~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~14 , openriscv0|dwishbone_bus_if|rd_buf~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[27] , openriscv0|dwishbone_bus_if|rd_buf[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector80~0 , openriscv0|dwishbone_bus_if|Selector80~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[27] , openriscv0|dwishbone_bus_if|cpu_data_o[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[3]~16 , openriscv0|mem0|wdata_o[3]~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[3]~17 , openriscv0|mem0|wdata_o[3]~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[3]~18 , openriscv0|mem0|wdata_o[3]~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~2 , openriscv0|ex_mem0|mem_wdata~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[3] , openriscv0|ex_mem0|mem_wdata[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[3]~19 , openriscv0|mem0|wdata_o[3]~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~1 , openriscv0|mem_wb0|wb_wdata~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[3] , openriscv0|mem_wb0|wb_wdata[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~707feeder , openriscv0|regfile1|regs~707feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~707 , openriscv0|regfile1|regs~707, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~579feeder , openriscv0|regfile1|regs~579feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~579 , openriscv0|regfile1|regs~579, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1088 , openriscv0|regfile1|regs~1088, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~835 , openriscv0|regfile1|regs~835, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~963 , openriscv0|regfile1|regs~963, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1089 , openriscv0|regfile1|regs~1089, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~899feeder , openriscv0|regfile1|regs~899feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~899 , openriscv0|regfile1|regs~899, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~771 , openriscv0|regfile1|regs~771, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~515feeder , openriscv0|regfile1|regs~515feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~515 , openriscv0|regfile1|regs~515, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~643feeder , openriscv0|regfile1|regs~643feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~643 , openriscv0|regfile1|regs~643, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1090 , openriscv0|regfile1|regs~1090, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1091 , openriscv0|regfile1|regs~1091, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1092 , openriscv0|regfile1|regs~1092, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~547feeder , openriscv0|regfile1|regs~547feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~547 , openriscv0|regfile1|regs~547, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~803feeder , openriscv0|regfile1|regs~803feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~803 , openriscv0|regfile1|regs~803, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1086 , openriscv0|regfile1|regs~1086, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~675feeder , openriscv0|regfile1|regs~675feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~675 , openriscv0|regfile1|regs~675, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~931feeder , openriscv0|regfile1|regs~931feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~931 , openriscv0|regfile1|regs~931, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1087 , openriscv0|regfile1|regs~1087, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~611 , openriscv0|regfile1|regs~611, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~867 , openriscv0|regfile1|regs~867, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1093 , openriscv0|regfile1|regs~1093, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~995 , openriscv0|regfile1|regs~995, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~739 , openriscv0|regfile1|regs~739, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1094 , openriscv0|regfile1|regs~1094, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1095 , openriscv0|regfile1|regs~1095, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~99feeder , openriscv0|regfile1|regs~99feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~99 , openriscv0|regfile1|regs~99, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~67 , openriscv0|regfile1|regs~67, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~3 , openriscv0|regfile1|regs~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1080 , openriscv0|regfile1|regs~1080, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~35feeder , openriscv0|regfile1|regs~35feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~35 , openriscv0|regfile1|regs~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1081 , openriscv0|regfile1|regs~1081, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~355 , openriscv0|regfile1|regs~355, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~259 , openriscv0|regfile1|regs~259, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~323feeder , openriscv0|regfile1|regs~323feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~323 , openriscv0|regfile1|regs~323, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1078 , openriscv0|regfile1|regs~1078, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~291feeder , openriscv0|regfile1|regs~291feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~291 , openriscv0|regfile1|regs~291, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1079 , openriscv0|regfile1|regs~1079, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1082 , openriscv0|regfile1|regs~1082, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~131 , openriscv0|regfile1|regs~131, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~163 , openriscv0|regfile1|regs~163, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1076 , openriscv0|regfile1|regs~1076, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~227 , openriscv0|regfile1|regs~227, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~195feeder , openriscv0|regfile1|regs~195feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~195 , openriscv0|regfile1|regs~195, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1077 , openriscv0|regfile1|regs~1077, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~483 , openriscv0|regfile1|regs~483, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~451 , openriscv0|regfile1|regs~451, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~419 , openriscv0|regfile1|regs~419, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~387 , openriscv0|regfile1|regs~387, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1083 , openriscv0|regfile1|regs~1083, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1084 , openriscv0|regfile1|regs~1084, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1085 , openriscv0|regfile1|regs~1085, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[3]~9 , openriscv0|regfile1|rdata1[3]~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[3]~10 , openriscv0|regfile1|rdata1[3]~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~2 , openriscv0|mem_wb0|wb_wdata~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[2] , openriscv0|mem_wb0|wb_wdata[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~706 , openriscv0|regfile1|regs~706, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~834 , openriscv0|regfile1|regs~834, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~578 , openriscv0|regfile1|regs~578, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1106 , openriscv0|regfile1|regs~1106, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~962 , openriscv0|regfile1|regs~962, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1107 , openriscv0|regfile1|regs~1107, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~546feeder , openriscv0|regfile1|regs~546feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~546 , openriscv0|regfile1|regs~546, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~674 , openriscv0|regfile1|regs~674, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1108 , openriscv0|regfile1|regs~1108, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~930feeder , openriscv0|regfile1|regs~930feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~930 , openriscv0|regfile1|regs~930, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~802 , openriscv0|regfile1|regs~802, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1109 , openriscv0|regfile1|regs~1109, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~642 , openriscv0|regfile1|regs~642, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~770 , openriscv0|regfile1|regs~770, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~514feeder , openriscv0|regfile1|regs~514feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~514 , openriscv0|regfile1|regs~514, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1110 , openriscv0|regfile1|regs~1110, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~898 , openriscv0|regfile1|regs~898, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1111 , openriscv0|regfile1|regs~1111, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1112 , openriscv0|regfile1|regs~1112, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~610 , openriscv0|regfile1|regs~610, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~738 , openriscv0|regfile1|regs~738, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1113 , openriscv0|regfile1|regs~1113, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~994 , openriscv0|regfile1|regs~994, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~866 , openriscv0|regfile1|regs~866, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1114 , openriscv0|regfile1|regs~1114, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1115 , openriscv0|regfile1|regs~1115, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~258 , openriscv0|regfile1|regs~258, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~290 , openriscv0|regfile1|regs~290, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1096 , openriscv0|regfile1|regs~1096, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~322 , openriscv0|regfile1|regs~322, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~354 , openriscv0|regfile1|regs~354, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1097 , openriscv0|regfile1|regs~1097, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~130 , openriscv0|regfile1|regs~130, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~194feeder , openriscv0|regfile1|regs~194feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~194 , openriscv0|regfile1|regs~194, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1098 , openriscv0|regfile1|regs~1098, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~162 , openriscv0|regfile1|regs~162, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~226 , openriscv0|regfile1|regs~226, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1099 , openriscv0|regfile1|regs~1099, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~66 , openriscv0|regfile1|regs~66, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2feeder , openriscv0|regfile1|regs~2feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2 , openriscv0|regfile1|regs~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~34 , openriscv0|regfile1|regs~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1100 , openriscv0|regfile1|regs~1100, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~98feeder , openriscv0|regfile1|regs~98feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~98 , openriscv0|regfile1|regs~98, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1101 , openriscv0|regfile1|regs~1101, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1102 , openriscv0|regfile1|regs~1102, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~450feeder , openriscv0|regfile1|regs~450feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~450 , openriscv0|regfile1|regs~450, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~386 , openriscv0|regfile1|regs~386, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1103 , openriscv0|regfile1|regs~1103, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~482 , openriscv0|regfile1|regs~482, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~418feeder , openriscv0|regfile1|regs~418feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~418 , openriscv0|regfile1|regs~418, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1104 , openriscv0|regfile1|regs~1104, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1105 , openriscv0|regfile1|regs~1105, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[2]~11 , openriscv0|regfile1|rdata1[2]~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[2]~12 , openriscv0|regfile1|rdata1[2]~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~0 , openriscv0|id0|Add5~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~2 , openriscv0|id0|Add5~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~4 , openriscv0|id0|Add5~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~6 , openriscv0|id0|Add5~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~8 , openriscv0|id0|Add5~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~10 , openriscv0|id0|Add5~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~12 , openriscv0|id0|Add5~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~14 , openriscv0|id0|Add5~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~16 , openriscv0|id0|Add5~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~18 , openriscv0|id0|Add5~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~20 , openriscv0|id0|Add5~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~0 , openriscv0|id0|Add2~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~2 , openriscv0|id0|Add2~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~4 , openriscv0|id0|Add2~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~6 , openriscv0|id0|Add2~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~8 , openriscv0|id0|Add2~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~10 , openriscv0|id0|Add2~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~12 , openriscv0|id0|Add2~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~14 , openriscv0|id0|Add2~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~16 , openriscv0|id0|Add2~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~18 , openriscv0|id0|Add2~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~20 , openriscv0|id0|Add2~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~22 , openriscv0|id0|Add2~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~135 , openriscv0|id0|Add4~135, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~136 , openriscv0|id0|Add4~136, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[12] , openriscv0|pc_reg0|hold_branch_target_address[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~110 , openriscv0|pc_reg0|Add0~110, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~111 , openriscv0|pc_reg0|Add0~111, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[12] , openriscv0|pc_reg0|pc[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~12 , openriscv0|if_id0|id_pc~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[12] , openriscv0|if_id0|id_pc[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~24 , openriscv0|id0|Add2~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~133 , openriscv0|id0|Add4~133, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~132 , openriscv0|id0|Add4~132, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~134 , openriscv0|id0|Add4~134, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[13] , openriscv0|pc_reg0|hold_branch_target_address[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~26 , openriscv0|pc_reg0|Add0~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~108 , openriscv0|pc_reg0|Add0~108, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~13 , openriscv0|id_ex0|ex_current_inst_address~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[13] , openriscv0|id_ex0|ex_current_inst_address[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~14 , openriscv0|ex_mem0|mem_current_inst_address~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[13] , openriscv0|ex_mem0|mem_current_inst_address[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~26 , openriscv0|csr0|Add2~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~25 , openriscv0|csr0|mtvec~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[13] , openriscv0|csr0|mscratch[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[13] , openriscv0|csr0|mtvec[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector26~5 , openriscv0|csr0|Selector26~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[13] , openriscv0|csr0|mie[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[13] , openriscv0|csr0|mip[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector26~4 , openriscv0|csr0|Selector26~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector26~6 , openriscv0|csr0|Selector26~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~20 , openriscv0|csr0|mcause~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[13] , openriscv0|csr0|mcause[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~15 , openriscv0|csr0|mtval~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[13] , openriscv0|csr0|mtval[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector26~0 , openriscv0|csr0|Selector26~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[13] , openriscv0|csr0|marchid[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[13] , openriscv0|csr0|mimpid[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector26~7 , openriscv0|csr0|Selector26~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[13] , openriscv0|csr0|mvendorid[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[13] , openriscv0|csr0|fflags[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector26~8 , openriscv0|csr0|Selector26~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector26~9 , openriscv0|csr0|Selector26~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[13] , openriscv0|csr0|misa[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[13] , openriscv0|csr0|mhartid[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[13] , openriscv0|csr0|mstatus[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector26~10 , openriscv0|csr0|Selector26~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector26~11 , openriscv0|csr0|Selector26~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector26~12 , openriscv0|csr0|Selector26~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[13] , openriscv0|csr0|fcsr[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[13] , openriscv0|csr0|frm[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector26~1 , openriscv0|csr0|Selector26~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[13] , openriscv0|csr0|minstreth[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[13] , openriscv0|csr0|minstret[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector26~2 , openriscv0|csr0|Selector26~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector26~3 , openriscv0|csr0|Selector26~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector26~13 , openriscv0|csr0|Selector26~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[13] , openriscv0|csr0|data_o[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector242~4 , openriscv0|ex0|Selector242~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~18 , openriscv0|ex0|moveres~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector242~5 , openriscv0|ex0|Selector242~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector242~7 , openriscv0|ex0|Selector242~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector242~6 , openriscv0|ex0|Selector242~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector242~8 , openriscv0|ex0|Selector242~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[13] , openriscv0|ex0|csr_reg_data_o[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~30 , openriscv0|ex_mem0|mem_csr_reg_data~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[13] , openriscv0|ex_mem0|mem_csr_reg_data[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~28 , openriscv0|mem_wb0|wb_csr_reg_data~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[13] , openriscv0|mem_wb0|wb_csr_reg_data[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~110 , openriscv0|csr0|Add2~110, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~111 , openriscv0|csr0|Add2~111, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[13] , openriscv0|csr0|mepc[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[13]~89 , openriscv0|ctrl0|new_pc[13]~89, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[13]~90 , openriscv0|ctrl0|new_pc[13]~90, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[13]~91 , openriscv0|ctrl0|new_pc[13]~91, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[13] , openriscv0|ctrl0|new_pc[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~109 , openriscv0|pc_reg0|Add0~109, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[13] , openriscv0|pc_reg0|pc[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~13 , openriscv0|if_id0|id_pc~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[13] , openriscv0|if_id0|id_pc[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~26 , openriscv0|id0|Add2~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~127 , openriscv0|id0|Add4~127, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~126 , openriscv0|id0|Add4~126, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~128 , openriscv0|id0|Add4~128, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[15] , openriscv0|pc_reg0|hold_branch_target_address[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~28 , openriscv0|pc_reg0|Add0~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~30 , openriscv0|pc_reg0|Add0~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~104 , openriscv0|pc_reg0|Add0~104, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~28 , openriscv0|csr0|Add2~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~30 , openriscv0|csr0|Add2~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~106 , openriscv0|csr0|Add2~106, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~107 , openriscv0|csr0|Add2~107, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[15] , openriscv0|csr0|mepc[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[15] , openriscv0|csr0|mtvec[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[15]~83 , openriscv0|ctrl0|new_pc[15]~83, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[15]~84 , openriscv0|ctrl0|new_pc[15]~84, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[15]~85 , openriscv0|ctrl0|new_pc[15]~85, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[15] , openriscv0|ctrl0|new_pc[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~105 , openriscv0|pc_reg0|Add0~105, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[15] , openriscv0|pc_reg0|pc[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~15 , openriscv0|if_id0|id_pc~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[15] , openriscv0|if_id0|id_pc[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~15 , openriscv0|id_ex0|ex_current_inst_address~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[15] , openriscv0|id_ex0|ex_current_inst_address[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~16 , openriscv0|ex_mem0|mem_current_inst_address~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[15] , openriscv0|ex_mem0|mem_current_inst_address[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~32 , openriscv0|csr0|Add2~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~103 , openriscv0|csr0|Add2~103, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[17] , openriscv0|csr0|mepc[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector22~0 , openriscv0|csr0|Selector22~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector22~5 , openriscv0|csr0|Selector22~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector22~13 , openriscv0|csr0|Selector22~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[17] , openriscv0|csr0|data_o[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector238~4 , openriscv0|ex0|Selector238~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~26 , openriscv0|ex0|moveres~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector238~5 , openriscv0|ex0|Selector238~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector238~7 , openriscv0|ex0|Selector238~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector238~6 , openriscv0|ex0|Selector238~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector238~8 , openriscv0|ex0|Selector238~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[17] , openriscv0|ex0|csr_reg_data_o[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~26 , openriscv0|ex_mem0|mem_csr_reg_data~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[17] , openriscv0|ex_mem0|mem_csr_reg_data[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[17]~77 , openriscv0|ctrl0|new_pc[17]~77, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[17]~78 , openriscv0|ctrl0|new_pc[17]~78, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[17]~79 , openriscv0|ctrl0|new_pc[17]~79, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[17] , openriscv0|ctrl0|new_pc[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~32 , openriscv0|pc_reg0|Add0~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~34 , openriscv0|pc_reg0|Add0~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~120 , openriscv0|id0|Add4~120, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~121 , openriscv0|id0|Add4~121, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~122 , openriscv0|id0|Add4~122, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[17] , openriscv0|pc_reg0|hold_branch_target_address[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~100 , openriscv0|pc_reg0|Add0~100, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~101 , openriscv0|pc_reg0|Add0~101, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[17] , openriscv0|pc_reg0|pc[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~117 , openriscv0|id0|Add4~117, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~118 , openriscv0|id0|Add4~118, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~119 , openriscv0|id0|Add4~119, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[18] , openriscv0|pc_reg0|hold_branch_target_address[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~98 , openriscv0|pc_reg0|Add0~98, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[18]~74 , openriscv0|ctrl0|new_pc[18]~74, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[18]~75 , openriscv0|ctrl0|new_pc[18]~75, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[18]~76 , openriscv0|ctrl0|new_pc[18]~76, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[18] , openriscv0|ctrl0|new_pc[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~99 , openriscv0|pc_reg0|Add0~99, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[18] , openriscv0|pc_reg0|pc[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~18 , openriscv0|if_id0|id_pc~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[18] , openriscv0|if_id0|id_pc[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[0]~22 , openriscv0|regfile1|rdata1[0]~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[0]~19 , openriscv0|regfile1|rdata1[0]~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[0]~20 , openriscv0|regfile1|rdata1[0]~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[0]~18 , openriscv0|regfile1|rdata1[0]~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1899 , openriscv0|regfile1|regs~1899, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1900 , openriscv0|regfile1|regs~1900, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1896 , openriscv0|regfile1|regs~1896, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1897 , openriscv0|regfile1|regs~1897, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1894 , openriscv0|regfile1|regs~1894, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1895 , openriscv0|regfile1|regs~1895, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1898 , openriscv0|regfile1|regs~1898, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1892 , openriscv0|regfile1|regs~1892, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1893 , openriscv0|regfile1|regs~1893, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1901 , openriscv0|regfile1|regs~1901, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1902 , openriscv0|regfile1|regs~1902, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1903 , openriscv0|regfile1|regs~1903, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1909 , openriscv0|regfile1|regs~1909, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1910 , openriscv0|regfile1|regs~1910, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1906 , openriscv0|regfile1|regs~1906, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1907 , openriscv0|regfile1|regs~1907, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1904 , openriscv0|regfile1|regs~1904, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1905 , openriscv0|regfile1|regs~1905, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1908 , openriscv0|regfile1|regs~1908, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1911 , openriscv0|regfile1|regs~1911, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[18]~56 , openriscv0|regfile1|rdata1[18]~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[18]~57 , openriscv0|regfile1|rdata1[18]~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[18]~74 , openriscv0|id0|reg1_o[18]~74, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[18]~75 , openriscv0|id0|reg1_o[18]~75, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[18]~76 , openriscv0|id0|reg1_o[18]~76, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[18] , openriscv0|id0|reg1_o[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~1 , openriscv0|id0|LessThan0~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~3 , openriscv0|id0|LessThan0~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~5 , openriscv0|id0|LessThan0~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~7 , openriscv0|id0|LessThan0~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~9 , openriscv0|id0|LessThan0~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~11 , openriscv0|id0|LessThan0~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~13 , openriscv0|id0|LessThan0~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~15 , openriscv0|id0|LessThan0~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~17 , openriscv0|id0|LessThan0~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~19 , openriscv0|id0|LessThan0~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~21 , openriscv0|id0|LessThan0~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~23 , openriscv0|id0|LessThan0~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~25 , openriscv0|id0|LessThan0~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~27 , openriscv0|id0|LessThan0~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~29 , openriscv0|id0|LessThan0~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~31 , openriscv0|id0|LessThan0~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~33 , openriscv0|id0|LessThan0~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~35 , openriscv0|id0|LessThan0~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~37 , openriscv0|id0|LessThan0~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~39 , openriscv0|id0|LessThan0~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~41 , openriscv0|id0|LessThan0~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~43 , openriscv0|id0|LessThan0~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~45 , openriscv0|id0|LessThan0~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~47 , openriscv0|id0|LessThan0~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~49 , openriscv0|id0|LessThan0~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~51 , openriscv0|id0|LessThan0~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~53 , openriscv0|id0|LessThan0~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~55 , openriscv0|id0|LessThan0~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~57 , openriscv0|id0|LessThan0~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~59 , openriscv0|id0|LessThan0~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~61 , openriscv0|id0|LessThan0~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|LessThan0~62 , openriscv0|id0|LessThan0~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux56~0 , openriscv0|id0|Mux56~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux56~3 , openriscv0|id0|Mux56~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector101~4 , openriscv0|id0|Selector101~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector101~5 , openriscv0|id0|Selector101~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[0] , openriscv0|pc_reg0|hold_branch_target_address[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus~8 , openriscv0|csr0|mstatus~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~0 , openriscv0|id_ex0|ex_current_inst_address~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[0] , openriscv0|id_ex0|ex_current_inst_address[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~1 , openriscv0|ex_mem0|mem_current_inst_address~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[0] , openriscv0|ex_mem0|mem_current_inst_address[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc~6 , openriscv0|csr0|mepc~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[1]~7 , openriscv0|csr0|mepc[1]~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[0] , openriscv0|csr0|mepc[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[0]~feeder , openriscv0|csr0|mtvec[0]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[0] , openriscv0|csr0|mtvec[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[0]~35 , openriscv0|ctrl0|new_pc[0]~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[0]~36 , openriscv0|ctrl0|new_pc[0]~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[0]~37 , openriscv0|ctrl0|new_pc[0]~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[0] , openriscv0|ctrl0|new_pc[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc~3 , openriscv0|pc_reg0|pc~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[0]~4 , openriscv0|pc_reg0|pc[0]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[0] , openriscv0|pc_reg0|pc[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~8 , openriscv0|iwishbone_bus_if|wishbone_addr_o~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[0] , openriscv0|iwishbone_bus_if|wishbone_addr_o[0], openriscv_min_sopc, 1
instance = comp, \gpio_top0|full_decoding~0 , gpio_top0|full_decoding~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|full_decoding~1 , gpio_top0|full_decoding~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|full_decoding~2 , gpio_top0|full_decoding~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|always2~0 , gpio_top0|always2~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_err~0 , gpio_top0|wb_err~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|always2~1 , gpio_top0|always2~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|always2~2 , gpio_top0|always2~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|always11~0 , gpio_top0|always11~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[17] , gpio_top0|rgpio_ints[17], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[17]~feeder , gpio_top0|rgpio_ptrig[17]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[17] , gpio_top0|rgpio_ptrig[17], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[17] , gpio_top0|rgpio_inte[17], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[17] , gpio_top0|rgpio_oe[17], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[17]~feeder , gpio_top0|rgpio_out[17]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[17] , gpio_top0|rgpio_out[17], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux14~0 , gpio_top0|Mux14~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux14~1 , gpio_top0|Mux14~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux14~2 , gpio_top0|Mux14~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[17] , gpio_top0|wb_dat_o[17], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~26 , inst_rom_0|wb_dat_o~26, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[17] , inst_rom_0|wb_dat_o[17], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux14~0 , wb_conmax_top0|m0|Mux14~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux50~0 , wb_conmax_top0|s3|Mux50~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[17] , plic0|threshold[17], openriscv_min_sopc, 1
instance = comp, \plic0|enable~26 , plic0|enable~26, openriscv_min_sopc, 1
instance = comp, \plic0|enable[17] , plic0|enable[17], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[17]~18 , plic0|wb_dat_o[17]~18, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][17]~feeder , plic0|priority[1][17]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][17] , plic0|priority[1][17], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][17] , plic0|priority[0][17], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][17]~feeder , plic0|priority[3][17]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][17] , plic0|priority[3][17], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][17] , plic0|priority[2][17], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~143 , plic0|wb_dat_o~143, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~144 , plic0|wb_dat_o~144, openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][17] , plic0|priority[4][17], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~145 , plic0|wb_dat_o~145, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][17] , plic0|priority[6][17], openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][17]~feeder , plic0|priority[5][17]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][17] , plic0|priority[5][17], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~146 , plic0|wb_dat_o~146, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[17] , plic0|wb_dat_o[17], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux14~1 , wb_conmax_top0|m0|Mux14~1, openriscv_min_sopc, 1
instance = comp, \clint0|msip~20 , clint0|msip~20, openriscv_min_sopc, 1
instance = comp, \clint0|msip[17] , clint0|msip[17], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[17]~19 , clint0|wb_dat_o[17]~19, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux50~0 , wb_conmax_top0|s4|Mux50~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[17] , clint0|mtimecmp[17], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[17] , clint0|wb_dat_o[17], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux14~2 , wb_conmax_top0|m0|Mux14~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux14~3 , wb_conmax_top0|m0|Mux14~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~4 , openriscv0|dwishbone_bus_if|rd_buf~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[17] , openriscv0|dwishbone_bus_if|rd_buf[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector90~0 , openriscv0|dwishbone_bus_if|Selector90~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[17] , openriscv0|dwishbone_bus_if|cpu_data_o[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[17]~63 , openriscv0|mem0|wdata_o[17]~63, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[17]~64 , openriscv0|mem0|wdata_o[17]~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~16 , openriscv0|mem_wb0|wb_wdata~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[17] , openriscv0|mem_wb0|wb_wdata[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~881 , openriscv0|regfile1|regs~881, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1858 , openriscv0|regfile1|regs~1858, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1859 , openriscv0|regfile1|regs~1859, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1851 , openriscv0|regfile1|regs~1851, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1852 , openriscv0|regfile1|regs~1852, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1853 , openriscv0|regfile1|regs~1853, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1854 , openriscv0|regfile1|regs~1854, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1855 , openriscv0|regfile1|regs~1855, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1856 , openriscv0|regfile1|regs~1856, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1857 , openriscv0|regfile1|regs~1857, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1860 , openriscv0|regfile1|regs~1860, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1861 , openriscv0|regfile1|regs~1861, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1862 , openriscv0|regfile1|regs~1862, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1868 , openriscv0|regfile1|regs~1868, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1869 , openriscv0|regfile1|regs~1869, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1865 , openriscv0|regfile1|regs~1865, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1866 , openriscv0|regfile1|regs~1866, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1863 , openriscv0|regfile1|regs~1863, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1864 , openriscv0|regfile1|regs~1864, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1867 , openriscv0|regfile1|regs~1867, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1870 , openriscv0|regfile1|regs~1870, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1871 , openriscv0|regfile1|regs~1871, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[17]~77 , openriscv0|id0|reg2_o[17]~77, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[17]~78 , openriscv0|id0|reg2_o[17]~78, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[17]~79 , openriscv0|id0|reg2_o[17]~79, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[17] , openriscv0|id0|reg2_o[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~21 , openriscv0|id_ex0|ex_reg2~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[17] , openriscv0|id_ex0|ex_reg2[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector27~0 , openriscv0|ex0|Selector27~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector27~1 , openriscv0|ex0|Selector27~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[17] , openriscv0|ex0|logicout[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~27 , openriscv0|ex0|moveres~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[17] , openriscv0|ex0|moveres[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux17~4 , openriscv0|ex0|Mux17~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~16 , openriscv0|ex0|Add4|auto_generated|_~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~18 , openriscv0|ex0|Add4|auto_generated|_~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~20 , openriscv0|ex0|Add4|auto_generated|_~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~21 , openriscv0|ex0|Add4|auto_generated|_~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~22 , openriscv0|ex0|Add4|auto_generated|_~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~23 , openriscv0|ex0|Add4|auto_generated|_~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~24 , openriscv0|ex0|Add4|auto_generated|_~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~25 , openriscv0|ex0|Add4|auto_generated|_~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~26 , openriscv0|ex0|Add4|auto_generated|_~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[7]~14 , openriscv0|ex0|Add4|auto_generated|result_int[7]~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[8]~16 , openriscv0|ex0|Add4|auto_generated|result_int[8]~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[9]~18 , openriscv0|ex0|Add4|auto_generated|result_int[9]~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[10]~20 , openriscv0|ex0|Add4|auto_generated|result_int[10]~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[11]~22 , openriscv0|ex0|Add4|auto_generated|result_int[11]~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[12]~24 , openriscv0|ex0|Add4|auto_generated|result_int[12]~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[13]~26 , openriscv0|ex0|Add4|auto_generated|result_int[13]~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[14]~28 , openriscv0|ex0|Add4|auto_generated|result_int[14]~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[15]~30 , openriscv0|ex0|Add4|auto_generated|result_int[15]~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[16]~32 , openriscv0|ex0|Add4|auto_generated|result_int[16]~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[17]~34 , openriscv0|ex0|Add4|auto_generated|result_int[17]~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[18]~36 , openriscv0|ex0|Add4|auto_generated|result_int[18]~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector59~2 , openriscv0|ex0|Selector59~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[17] , openriscv0|ex0|arithmeticres[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~8 , openriscv0|id0|Add3~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~10 , openriscv0|id0|Add3~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~12 , openriscv0|id0|Add3~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~14 , openriscv0|id0|Add3~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~16 , openriscv0|id0|Add3~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~18 , openriscv0|id0|Add3~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~20 , openriscv0|id0|Add3~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~22 , openriscv0|id0|Add3~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~24 , openriscv0|id0|Add3~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~26 , openriscv0|id0|Add3~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~28 , openriscv0|id0|Add3~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~30 , openriscv0|id0|Add3~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~18 , openriscv0|id_ex0|ex_link_address~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[17] , openriscv0|id_ex0|ex_link_address[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux17~7 , openriscv0|ex0|Mux17~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~34 , openriscv0|div0|result_o~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[49] , openriscv0|div0|result_o[49], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~3 , openriscv0|ex0|Mux23~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~4 , openriscv0|ex0|Mux23~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~25 , openriscv0|ex0|ShiftLeft1~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~26 , openriscv0|ex0|ShiftLeft1~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~19 , openriscv0|ex0|ShiftRight0~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~13 , openriscv0|ex0|ShiftRight0~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~20 , openriscv0|ex0|ShiftRight0~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|shiftres~2 , openriscv0|ex0|shiftres~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector126~0 , openriscv0|ex0|Selector126~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector127~0 , openriscv0|ex0|Selector127~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector128~0 , openriscv0|ex0|Selector128~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector129~0 , openriscv0|ex0|Selector129~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector130~0 , openriscv0|ex0|Selector130~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector131~0 , openriscv0|ex0|Selector131~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector132~0 , openriscv0|ex0|Selector132~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector133~0 , openriscv0|ex0|Selector133~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector134~0 , openriscv0|ex0|Selector134~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector135~0 , openriscv0|ex0|Selector135~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector136~0 , openriscv0|ex0|Selector136~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector137~0 , openriscv0|ex0|Selector137~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~10 , openriscv0|div0|Add1~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~12 , openriscv0|div0|Add1~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~14 , openriscv0|div0|Add1~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~16 , openriscv0|div0|Add1~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~18 , openriscv0|div0|Add1~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~20 , openriscv0|div0|Add1~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~22 , openriscv0|div0|Add1~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~24 , openriscv0|div0|Add1~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~26 , openriscv0|div0|Add1~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~28 , openriscv0|div0|Add1~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~30 , openriscv0|div0|Add1~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~32 , openriscv0|div0|Add1~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[12]~11 , openriscv0|ex0|div_opdata1_o[12]~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[10]~9 , openriscv0|ex0|div_opdata1_o[10]~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[8]~7 , openriscv0|ex0|div_opdata1_o[8]~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[7]~8 , openriscv0|ex0|div_opdata1_o[7]~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[6]~5 , openriscv0|ex0|div_opdata1_o[6]~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~12 , openriscv0|div0|Add4~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[5]~6 , openriscv0|ex0|div_opdata1_o[5]~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector68~0 , openriscv0|div0|Selector68~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector68~1 , openriscv0|div0|Selector68~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[6] , openriscv0|div0|dividend[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~14 , openriscv0|div0|Add4~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector67~0 , openriscv0|div0|Selector67~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector67~1 , openriscv0|div0|Selector67~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[7] , openriscv0|div0|dividend[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~16 , openriscv0|div0|Add4~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector66~0 , openriscv0|div0|Selector66~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector66~1 , openriscv0|div0|Selector66~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[8] , openriscv0|div0|dividend[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~18 , openriscv0|div0|Add4~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector65~0 , openriscv0|div0|Selector65~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector65~1 , openriscv0|div0|Selector65~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[9] , openriscv0|div0|dividend[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[9]~10 , openriscv0|ex0|div_opdata1_o[9]~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~20 , openriscv0|div0|Add4~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector64~0 , openriscv0|div0|Selector64~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector64~1 , openriscv0|div0|Selector64~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[10] , openriscv0|div0|dividend[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~22 , openriscv0|div0|Add4~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector63~0 , openriscv0|div0|Selector63~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector63~1 , openriscv0|div0|Selector63~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[11] , openriscv0|div0|dividend[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[11]~12 , openriscv0|ex0|div_opdata1_o[11]~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~24 , openriscv0|div0|Add4~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector62~0 , openriscv0|div0|Selector62~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector62~1 , openriscv0|div0|Selector62~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[12] , openriscv0|div0|dividend[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~26 , openriscv0|div0|Add4~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector61~0 , openriscv0|div0|Selector61~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector61~1 , openriscv0|div0|Selector61~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[13] , openriscv0|div0|dividend[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~28 , openriscv0|div0|Add4~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[13]~14 , openriscv0|ex0|div_opdata1_o[13]~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector60~0 , openriscv0|div0|Selector60~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector60~1 , openriscv0|div0|Selector60~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[14] , openriscv0|div0|dividend[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~30 , openriscv0|div0|Add4~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[14]~13 , openriscv0|ex0|div_opdata1_o[14]~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector59~0 , openriscv0|div0|Selector59~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector59~1 , openriscv0|div0|Selector59~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[15] , openriscv0|div0|dividend[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[15]~16 , openriscv0|ex0|div_opdata1_o[15]~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~32 , openriscv0|div0|Add4~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector58~0 , openriscv0|div0|Selector58~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector58~1 , openriscv0|div0|Selector58~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[16] , openriscv0|div0|dividend[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~34 , openriscv0|div0|Add4~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[16]~15 , openriscv0|ex0|div_opdata1_o[16]~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector57~0 , openriscv0|div0|Selector57~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector57~1 , openriscv0|div0|Selector57~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[17] , openriscv0|div0|dividend[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~33 , openriscv0|div0|result_o~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[17] , openriscv0|div0|result_o[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~6 , openriscv0|ex0|ShiftLeft0~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~101 , openriscv0|ex0|ShiftLeft0~101, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~5 , openriscv0|ex0|Mux23~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~7 , openriscv0|ex0|Mux23~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~6 , openriscv0|ex0|Mux23~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux16~4 , openriscv0|ex0|Mux16~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux17~8 , openriscv0|ex0|Mux17~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux17~9 , openriscv0|ex0|Mux17~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~30 , openriscv0|ex0|ShiftLeft0~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~29 , openriscv0|ex0|ShiftLeft0~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~31 , openriscv0|ex0|ShiftLeft0~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~32 , openriscv0|ex0|ShiftLeft0~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~46 , openriscv0|ex0|ShiftLeft0~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~48 , openriscv0|ex0|ShiftLeft0~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~66 , openriscv0|ex0|ShiftLeft0~66, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~65 , openriscv0|ex0|ShiftLeft0~65, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~67 , openriscv0|ex0|ShiftLeft0~67, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~68 , openriscv0|ex0|ShiftLeft0~68, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux17~10 , openriscv0|ex0|Mux17~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux17~11 , openriscv0|ex0|Mux17~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux17~12 , openriscv0|ex0|Mux17~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux17~15 , openriscv0|ex0|Mux17~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux17~13 , openriscv0|ex0|Mux17~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[20]~40 , openriscv0|ex0|Mult0|auto_generated|add9_result[20]~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[21]~42 , openriscv0|ex0|Mult0|auto_generated|add9_result[21]~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[22]~44 , openriscv0|ex0|Mult0|auto_generated|add9_result[22]~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[23]~46 , openriscv0|ex0|Mult0|auto_generated|add9_result[23]~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[24]~48 , openriscv0|ex0|Mult0|auto_generated|add9_result[24]~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[25]~50 , openriscv0|ex0|Mult0|auto_generated|add9_result[25]~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[26]~52 , openriscv0|ex0|Mult0|auto_generated|add9_result[26]~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[27]~54 , openriscv0|ex0|Mult0|auto_generated|add9_result[27]~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[28]~56 , openriscv0|ex0|Mult0|auto_generated|add9_result[28]~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[29]~58 , openriscv0|ex0|Mult0|auto_generated|add9_result[29]~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[30]~60 , openriscv0|ex0|Mult0|auto_generated|add9_result[30]~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[31]~62 , openriscv0|ex0|Mult0|auto_generated|add9_result[31]~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~40 , openriscv0|ex0|Mult0|auto_generated|op_1~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~42 , openriscv0|ex0|Mult0|auto_generated|op_1~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~44 , openriscv0|ex0|Mult0|auto_generated|op_1~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~46 , openriscv0|ex0|Mult0|auto_generated|op_1~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~48 , openriscv0|ex0|Mult0|auto_generated|op_1~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~50 , openriscv0|ex0|Mult0|auto_generated|op_1~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~52 , openriscv0|ex0|Mult0|auto_generated|op_1~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~54 , openriscv0|ex0|Mult0|auto_generated|op_1~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~56 , openriscv0|ex0|Mult0|auto_generated|op_1~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~58 , openriscv0|ex0|Mult0|auto_generated|op_1~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~60 , openriscv0|ex0|Mult0|auto_generated|op_1~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~62 , openriscv0|ex0|Mult0|auto_generated|op_1~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~76 , openriscv0|ex0|Add6~76, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~78 , openriscv0|ex0|Add6~78, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~80 , openriscv0|ex0|Add6~80, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~82 , openriscv0|ex0|Add6~82, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~84 , openriscv0|ex0|Add6~84, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~86 , openriscv0|ex0|Add6~86, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~88 , openriscv0|ex0|Add6~88, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~90 , openriscv0|ex0|Add6~90, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~92 , openriscv0|ex0|Add6~92, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~94 , openriscv0|ex0|Add6~94, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~96 , openriscv0|ex0|Add6~96, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~98 , openriscv0|ex0|Add6~98, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux17~5 , openriscv0|ex0|Mux17~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux17~6 , openriscv0|ex0|Mux17~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux17~14 , openriscv0|ex0|Mux17~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux17~16 , openriscv0|ex0|Mux17~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[17] , openriscv0|ex0|wdata_o[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[17]~65 , openriscv0|id0|reg1_o[17]~65, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1797 , openriscv0|regfile1|regs~1797, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1798 , openriscv0|regfile1|regs~1798, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1790 , openriscv0|regfile1|regs~1790, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1791 , openriscv0|regfile1|regs~1791, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1792 , openriscv0|regfile1|regs~1792, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1793 , openriscv0|regfile1|regs~1793, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1794 , openriscv0|regfile1|regs~1794, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1795 , openriscv0|regfile1|regs~1795, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1796 , openriscv0|regfile1|regs~1796, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1799 , openriscv0|regfile1|regs~1799, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1800 , openriscv0|regfile1|regs~1800, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1801 , openriscv0|regfile1|regs~1801, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1807 , openriscv0|regfile1|regs~1807, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1808 , openriscv0|regfile1|regs~1808, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1804 , openriscv0|regfile1|regs~1804, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1805 , openriscv0|regfile1|regs~1805, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1802 , openriscv0|regfile1|regs~1802, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1803 , openriscv0|regfile1|regs~1803, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1806 , openriscv0|regfile1|regs~1806, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1809 , openriscv0|regfile1|regs~1809, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[17]~50 , openriscv0|regfile1|rdata1[17]~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[17]~51 , openriscv0|regfile1|rdata1[17]~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[17]~66 , openriscv0|id0|reg1_o[17]~66, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[17]~67 , openriscv0|id0|reg1_o[17]~67, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[17] , openriscv0|id0|reg1_o[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~16 , openriscv0|id_ex0|ex_reg1~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[17] , openriscv0|id_ex0|ex_reg1[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux6~0 , openriscv0|ex0|Mux6~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux6~1 , openriscv0|ex0|Mux6~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~11 , openriscv0|id_ex0|ex_link_address~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[8] , openriscv0|id_ex0|ex_link_address[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux6~2 , openriscv0|ex0|Mux6~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~17 , openriscv0|ex0|ShiftLeft1~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~112 , openriscv0|ex0|ShiftRight0~112, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~18 , openriscv0|ex0|ShiftLeft0~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~19 , openriscv0|ex0|ShiftLeft0~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~24 , openriscv0|ex0|ShiftLeft0~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~34 , openriscv0|ex0|ShiftLeft0~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~35 , openriscv0|ex0|ShiftLeft0~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~36 , openriscv0|ex0|ShiftLeft0~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~19 , openriscv0|div0|result_o~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[8] , openriscv0|div0|result_o[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux6~3 , openriscv0|ex0|Mux6~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~57 , openriscv0|ex0|ShiftRight0~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~54 , openriscv0|ex0|ShiftRight0~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~55 , openriscv0|ex0|ShiftRight0~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~56 , openriscv0|ex0|ShiftRight0~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~58 , openriscv0|ex0|ShiftRight0~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~51 , openriscv0|ex0|ShiftRight0~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~52 , openriscv0|ex0|ShiftRight0~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~49 , openriscv0|ex0|ShiftRight0~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~50 , openriscv0|ex0|ShiftRight0~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~124 , openriscv0|ex0|ShiftRight0~124, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~39 , openriscv0|ex0|ShiftRight0~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~40 , openriscv0|ex0|ShiftRight0~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~37 , openriscv0|ex0|ShiftRight0~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~38 , openriscv0|ex0|ShiftRight0~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~125 , openriscv0|ex0|ShiftRight0~125, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~126 , openriscv0|ex0|ShiftRight0~126, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux6~4 , openriscv0|ex0|Mux6~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector36~0 , openriscv0|ex0|Selector36~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector36~1 , openriscv0|ex0|Selector36~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[8] , openriscv0|ex0|logicout[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~31 , openriscv0|mem_wb0|wb_csr_reg_data~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[8] , openriscv0|mem_wb0|wb_csr_reg_data[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~29 , openriscv0|csr0|mtvec~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[8]~feeder , openriscv0|csr0|mtvec[8]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[8] , openriscv0|csr0|mtvec[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[8] , openriscv0|csr0|mscratch[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector31~1 , openriscv0|csr0|Selector31~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[8]~feeder , openriscv0|csr0|mie[8]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[8] , openriscv0|csr0|mie[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[8]~2 , openriscv0|csr0|misa[8]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[8] , openriscv0|csr0|misa[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector31~2 , openriscv0|csr0|Selector31~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[8] , openriscv0|csr0|mstatus[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~18 , openriscv0|csr0|mcause~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[8] , openriscv0|csr0|mcause[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~13 , openriscv0|csr0|mtval~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[8] , openriscv0|csr0|mtval[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector31~3 , openriscv0|csr0|Selector31~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector31~4 , openriscv0|csr0|Selector31~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[8] , openriscv0|csr0|mip[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector31~0 , openriscv0|csr0|Selector31~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector31~5 , openriscv0|csr0|Selector31~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[8] , openriscv0|csr0|mhartid[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector31~6 , openriscv0|csr0|Selector31~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[8] , openriscv0|csr0|fcsr[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[8] , openriscv0|csr0|frm[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector31~8 , openriscv0|csr0|Selector31~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[8] , openriscv0|csr0|minstret[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector31~9 , openriscv0|csr0|Selector31~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[8] , openriscv0|csr0|minstreth[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector31~7 , openriscv0|csr0|Selector31~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector31~10 , openriscv0|csr0|Selector31~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[8] , openriscv0|csr0|mvendorid[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[8] , openriscv0|csr0|fflags[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector31~12 , openriscv0|csr0|Selector31~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[8] , openriscv0|csr0|mimpid[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[8] , openriscv0|csr0|marchid[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector31~11 , openriscv0|csr0|Selector31~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector31~13 , openriscv0|csr0|Selector31~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[8] , openriscv0|csr0|data_o[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector247~4 , openriscv0|ex0|Selector247~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~14 , openriscv0|ex0|moveres~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector247~5 , openriscv0|ex0|Selector247~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector247~7 , openriscv0|ex0|Selector247~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector247~6 , openriscv0|ex0|Selector247~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector247~8 , openriscv0|ex0|Selector247~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[8] , openriscv0|ex0|csr_reg_data_o[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~33 , openriscv0|ex_mem0|mem_csr_reg_data~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[8] , openriscv0|ex_mem0|mem_csr_reg_data[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~15 , openriscv0|ex0|moveres~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[8] , openriscv0|ex0|moveres[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux6~5 , openriscv0|ex0|Mux6~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~20 , openriscv0|div0|result_o~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[40] , openriscv0|div0|result_o[40], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux6~6 , openriscv0|ex0|Mux6~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux6~7 , openriscv0|ex0|Mux6~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux6~8 , openriscv0|ex0|Mux6~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector68~2 , openriscv0|ex0|Selector68~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[8] , openriscv0|ex0|arithmeticres[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux6 , openriscv0|ex0|Mux6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[8] , openriscv0|ex0|wdata_o[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1489 , openriscv0|regfile1|regs~1489, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1490 , openriscv0|regfile1|regs~1490, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1482 , openriscv0|regfile1|regs~1482, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1483 , openriscv0|regfile1|regs~1483, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1486 , openriscv0|regfile1|regs~1486, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1487 , openriscv0|regfile1|regs~1487, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1484 , openriscv0|regfile1|regs~1484, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1485 , openriscv0|regfile1|regs~1485, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1488 , openriscv0|regfile1|regs~1488, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1491 , openriscv0|regfile1|regs~1491, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1492 , openriscv0|regfile1|regs~1492, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1493 , openriscv0|regfile1|regs~1493, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1496 , openriscv0|regfile1|regs~1496, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1497 , openriscv0|regfile1|regs~1497, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1494 , openriscv0|regfile1|regs~1494, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1495 , openriscv0|regfile1|regs~1495, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1498 , openriscv0|regfile1|regs~1498, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1499 , openriscv0|regfile1|regs~1499, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1500 , openriscv0|regfile1|regs~1500, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1501 , openriscv0|regfile1|regs~1501, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[8]~36 , openriscv0|regfile1|rdata1[8]~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[8]~37 , openriscv0|regfile1|rdata1[8]~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[8]~44 , openriscv0|id0|reg1_o[8]~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[8]~45 , openriscv0|id0|reg1_o[8]~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[8]~46 , openriscv0|id0|reg1_o[8]~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[8] , openriscv0|id0|reg1_o[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~25 , openriscv0|id_ex0|ex_reg1~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[8] , openriscv0|id_ex0|ex_reg1[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux7~2 , openriscv0|ex0|Mux7~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux7~3 , openriscv0|ex0|Mux7~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector69~2 , openriscv0|ex0|Selector69~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[7] , openriscv0|ex0|arithmeticres[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~14 , openriscv0|div0|result_o~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[39] , openriscv0|div0|result_o[39], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~9 , openriscv0|ex0|ShiftLeft0~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~22 , openriscv0|ex0|ShiftLeft0~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~23 , openriscv0|ex0|ShiftLeft0~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~25 , openriscv0|ex0|ShiftLeft0~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~26 , openriscv0|ex0|ShiftLeft0~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~13 , openriscv0|div0|result_o~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[7] , openriscv0|div0|result_o[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux7~4 , openriscv0|ex0|Mux7~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~74 , openriscv0|ex0|ShiftRight0~74, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~75 , openriscv0|ex0|ShiftRight0~75, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~67 , openriscv0|ex0|ShiftRight0~67, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~110 , openriscv0|ex0|ShiftRight0~110, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~71 , openriscv0|ex0|ShiftRight0~71, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~72 , openriscv0|ex0|ShiftRight0~72, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~76 , openriscv0|ex0|ShiftRight0~76, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~77 , openriscv0|ex0|ShiftRight0~77, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~111 , openriscv0|ex0|ShiftRight0~111, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~60 , openriscv0|ex0|ShiftRight0~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~61 , openriscv0|ex0|ShiftRight0~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~62 , openriscv0|ex0|ShiftRight0~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~64 , openriscv0|ex0|ShiftRight0~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~65 , openriscv0|ex0|ShiftRight0~65, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~8 , openriscv0|ex0|ShiftLeft0~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~113 , openriscv0|ex0|ShiftRight0~113, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~114 , openriscv0|ex0|ShiftRight0~114, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~115 , openriscv0|ex0|ShiftRight0~115, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux7~5 , openriscv0|ex0|Mux7~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector37~0 , openriscv0|ex0|Selector37~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector37~1 , openriscv0|ex0|Selector37~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[7] , openriscv0|ex0|logicout[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie~2 , openriscv0|csr0|mie~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[7]~feeder , openriscv0|csr0|mie[7]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[7] , openriscv0|csr0|mie[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus~6 , openriscv0|csr0|mstatus~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[7]~0 , openriscv0|csr0|mstatus[7]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector2~0 , openriscv0|csr0|Selector2~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[7] , openriscv0|csr0|mstatus[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector32~12 , openriscv0|csr0|Selector32~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~8 , openriscv0|csr0|mcause~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[7] , openriscv0|csr0|mcause[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector32~13 , openriscv0|csr0|Selector32~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~5 , openriscv0|csr0|mtval~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[7] , openriscv0|csr0|mtval[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector32~10 , openriscv0|csr0|Selector32~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[7] , openriscv0|csr0|mvendorid[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[7]~feeder , openriscv0|csr0|fflags[7]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[7] , openriscv0|csr0|fflags[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector32~9 , openriscv0|csr0|Selector32~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[7] , openriscv0|csr0|mimpid[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[7]~feeder , openriscv0|csr0|marchid[7]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[7] , openriscv0|csr0|marchid[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector32~8 , openriscv0|csr0|Selector32~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector32~11 , openriscv0|csr0|Selector32~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector32~3 , openriscv0|csr0|Selector32~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[7] , openriscv0|csr0|mhartid[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[7] , openriscv0|csr0|fcsr[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[7]~feeder , openriscv0|csr0|frm[7]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[7] , openriscv0|csr0|frm[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector32~0 , openriscv0|csr0|Selector32~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[7] , openriscv0|csr0|minstret[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector32~1 , openriscv0|csr0|Selector32~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[7] , openriscv0|csr0|minstreth[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector32~2 , openriscv0|csr0|Selector32~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector32~4 , openriscv0|csr0|Selector32~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[7] , openriscv0|csr0|mscratch[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[7] , openriscv0|csr0|mtvec[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector32~6 , openriscv0|csr0|Selector32~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[7] , openriscv0|csr0|misa[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[7] , openriscv0|csr0|mip[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~6 , openriscv0|id_ex0|ex_current_inst_address~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[6] , openriscv0|id_ex0|ex_current_inst_address[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~7 , openriscv0|ex_mem0|mem_current_inst_address~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[6] , openriscv0|ex_mem0|mem_current_inst_address[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~12 , openriscv0|csr0|Add2~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~14 , openriscv0|csr0|Add2~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~78 , openriscv0|csr0|Add2~78, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~79 , openriscv0|csr0|Add2~79, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[7] , openriscv0|csr0|mepc[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector32~5 , openriscv0|csr0|Selector32~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector32~7 , openriscv0|csr0|Selector32~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector32~14 , openriscv0|csr0|Selector32~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[7] , openriscv0|csr0|data_o[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o~2 , openriscv0|ex0|csr_reg_data_o~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o~4 , openriscv0|ex0|csr_reg_data_o~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[7] , openriscv0|ex0|moveres[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux7~6 , openriscv0|ex0|Mux7~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux7~7 , openriscv0|ex0|Mux7~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~8 , openriscv0|id_ex0|ex_link_address~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[7] , openriscv0|id_ex0|ex_link_address[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux7~9 , openriscv0|ex0|Mux7~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux7~8 , openriscv0|ex0|Mux7~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux7 , openriscv0|ex0|Mux7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[7] , openriscv0|ex0|wdata_o[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[7]~35 , openriscv0|id0|reg1_o[7]~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1390 , openriscv0|regfile1|regs~1390, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1391 , openriscv0|regfile1|regs~1391, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1397 , openriscv0|regfile1|regs~1397, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1398 , openriscv0|regfile1|regs~1398, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1392 , openriscv0|regfile1|regs~1392, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1393 , openriscv0|regfile1|regs~1393, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1394 , openriscv0|regfile1|regs~1394, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1395 , openriscv0|regfile1|regs~1395, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1396 , openriscv0|regfile1|regs~1396, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1399 , openriscv0|regfile1|regs~1399, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1387 , openriscv0|regfile1|regs~1387, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1388 , openriscv0|regfile1|regs~1388, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1380 , openriscv0|regfile1|regs~1380, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1381 , openriscv0|regfile1|regs~1381, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1384 , openriscv0|regfile1|regs~1384, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1385 , openriscv0|regfile1|regs~1385, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1382 , openriscv0|regfile1|regs~1382, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1383 , openriscv0|regfile1|regs~1383, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1386 , openriscv0|regfile1|regs~1386, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1389 , openriscv0|regfile1|regs~1389, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[7]~30 , openriscv0|regfile1|rdata1[7]~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[7]~31 , openriscv0|regfile1|rdata1[7]~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[7]~36 , openriscv0|id0|reg1_o[7]~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[7]~37 , openriscv0|id0|reg1_o[7]~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[7] , openriscv0|id0|reg1_o[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~26 , openriscv0|id_ex0|ex_reg1~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[7] , openriscv0|id_ex0|ex_reg1[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector248~4 , openriscv0|ex0|Selector248~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector248~5 , openriscv0|ex0|Selector248~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector248~7 , openriscv0|ex0|Selector248~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector248~6 , openriscv0|ex0|Selector248~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector248~8 , openriscv0|ex0|Selector248~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[7] , openriscv0|ex0|csr_reg_data_o[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~4 , openriscv0|ex_mem0|mem_csr_reg_data~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[7] , openriscv0|ex_mem0|mem_csr_reg_data[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~2 , openriscv0|mem_wb0|wb_csr_reg_data~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[7] , openriscv0|mem_wb0|wb_csr_reg_data[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[7] , openriscv0|csr0|mcycle[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[8]~53 , openriscv0|csr0|mcycle[8]~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[8] , openriscv0|csr0|mcycle[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[9]~55 , openriscv0|csr0|mcycle[9]~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~28 , openriscv0|csr0|mtvec~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[9] , openriscv0|csr0|mscratch[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[9] , openriscv0|csr0|mip[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector30~3 , openriscv0|csr0|Selector30~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector30~4 , openriscv0|csr0|Selector30~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~17 , openriscv0|csr0|mcause~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[9] , openriscv0|csr0|mcause[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~12 , openriscv0|csr0|mtval~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[9] , openriscv0|csr0|mtval[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector30~2 , openriscv0|csr0|Selector30~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[9] , openriscv0|csr0|mie[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[9] , openriscv0|csr0|mtvec[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector30~0 , openriscv0|csr0|Selector30~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[9] , openriscv0|csr0|misa[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[9]~feeder , openriscv0|csr0|mstatus[9]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[9] , openriscv0|csr0|mstatus[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector30~1 , openriscv0|csr0|Selector30~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector30~5 , openriscv0|csr0|Selector30~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[9] , openriscv0|csr0|fflags[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[9] , openriscv0|csr0|mvendorid[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector30~12 , openriscv0|csr0|Selector30~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[9] , openriscv0|csr0|mhartid[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector30~6 , openriscv0|csr0|Selector30~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[9] , openriscv0|csr0|minstret[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector30~7 , openriscv0|csr0|Selector30~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[9] , openriscv0|csr0|frm[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[9] , openriscv0|csr0|minstreth[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector30~8 , openriscv0|csr0|Selector30~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[9] , openriscv0|csr0|fcsr[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector30~9 , openriscv0|csr0|Selector30~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector30~10 , openriscv0|csr0|Selector30~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[9] , openriscv0|csr0|mimpid[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[9] , openriscv0|csr0|marchid[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector30~11 , openriscv0|csr0|Selector30~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector30~13 , openriscv0|csr0|Selector30~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[9] , openriscv0|csr0|data_o[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector246~4 , openriscv0|ex0|Selector246~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~12 , openriscv0|ex0|moveres~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector246~5 , openriscv0|ex0|Selector246~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector246~7 , openriscv0|ex0|Selector246~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector246~6 , openriscv0|ex0|Selector246~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector246~8 , openriscv0|ex0|Selector246~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[9] , openriscv0|ex0|csr_reg_data_o[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~32 , openriscv0|ex_mem0|mem_csr_reg_data~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[9] , openriscv0|ex_mem0|mem_csr_reg_data[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~30 , openriscv0|mem_wb0|wb_csr_reg_data~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[9] , openriscv0|mem_wb0|wb_csr_reg_data[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[9] , openriscv0|csr0|mcycle[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[10]~57 , openriscv0|csr0|mcycle[10]~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[10] , openriscv0|csr0|mcycle[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[11]~59 , openriscv0|csr0|mcycle[11]~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[11] , openriscv0|csr0|mcycle[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[12]~61 , openriscv0|csr0|mcycle[12]~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[12] , openriscv0|csr0|mcycle[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[13]~63 , openriscv0|csr0|mcycle[13]~63, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[13] , openriscv0|csr0|mcycle[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[14]~65 , openriscv0|csr0|mcycle[14]~65, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[14] , openriscv0|csr0|mcycle[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[15] , openriscv0|csr0|mcycle[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector24~6 , openriscv0|csr0|Selector24~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector24~10 , openriscv0|csr0|Selector24~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[15] , openriscv0|csr0|misa[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[15] , openriscv0|csr0|mie[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector24~2 , openriscv0|csr0|Selector24~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~22 , openriscv0|csr0|mcause~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[15] , openriscv0|csr0|mcause[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~17 , openriscv0|csr0|mtval~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[15] , openriscv0|csr0|mtval[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector24~3 , openriscv0|csr0|Selector24~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[15] , openriscv0|csr0|mstatus[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector24~4 , openriscv0|csr0|Selector24~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[15] , openriscv0|csr0|mscratch[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector24~1 , openriscv0|csr0|Selector24~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[15] , openriscv0|csr0|mip[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector24~0 , openriscv0|csr0|Selector24~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector24~5 , openriscv0|csr0|Selector24~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector24~13 , openriscv0|csr0|Selector24~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[15] , openriscv0|csr0|data_o[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector240~4 , openriscv0|ex0|Selector240~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~22 , openriscv0|ex0|moveres~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector240~5 , openriscv0|ex0|Selector240~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector240~7 , openriscv0|ex0|Selector240~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector240~6 , openriscv0|ex0|Selector240~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector240~8 , openriscv0|ex0|Selector240~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[15] , openriscv0|ex0|csr_reg_data_o[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~28 , openriscv0|ex_mem0|mem_csr_reg_data~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[15] , openriscv0|ex_mem0|mem_csr_reg_data[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~26 , openriscv0|mem_wb0|wb_csr_reg_data~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[15] , openriscv0|mem_wb0|wb_csr_reg_data[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[15] , openriscv0|csr0|mcycleh[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[16]~69 , openriscv0|csr0|mcycleh[16]~69, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[16] , openriscv0|csr0|mcycleh[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[17]~71 , openriscv0|csr0|mcycleh[17]~71, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[17] , openriscv0|csr0|mcycleh[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[18]~73 , openriscv0|csr0|mcycleh[18]~73, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[18] , openriscv0|csr0|mcycleh[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[19]~75 , openriscv0|csr0|mcycleh[19]~75, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[19] , openriscv0|csr0|mcycleh[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[20] , openriscv0|csr0|mcycleh[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector19~6 , openriscv0|csr0|Selector19~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[20] , openriscv0|csr0|minstret[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector19~9 , openriscv0|csr0|Selector19~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[20] , openriscv0|csr0|minstreth[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector19~7 , openriscv0|csr0|Selector19~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector19~10 , openriscv0|csr0|Selector19~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[20] , openriscv0|csr0|misa[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[20]~feeder , openriscv0|csr0|mstatus[20]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[20] , openriscv0|csr0|mstatus[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[20] , openriscv0|csr0|mscratch[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector19~3 , openriscv0|csr0|Selector19~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector19~4 , openriscv0|csr0|Selector19~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~24 , openriscv0|csr0|mtval~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[20] , openriscv0|csr0|mtval[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~29 , openriscv0|csr0|mcause~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[20] , openriscv0|csr0|mcause[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector19~2 , openriscv0|csr0|Selector19~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[20] , openriscv0|csr0|mip[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~96 , openriscv0|csr0|Add2~96, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~40 , openriscv0|csr0|Add2~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~97 , openriscv0|csr0|Add2~97, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[20] , openriscv0|csr0|mepc[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector19~0 , openriscv0|csr0|Selector19~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[20] , openriscv0|csr0|mie[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[20]~feeder , openriscv0|csr0|mtvec[20]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[20] , openriscv0|csr0|mtvec[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector19~1 , openriscv0|csr0|Selector19~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector19~5 , openriscv0|csr0|Selector19~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector19~13 , openriscv0|csr0|Selector19~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[20] , openriscv0|csr0|data_o[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector235~4 , openriscv0|ex0|Selector235~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~36 , openriscv0|ex0|moveres~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector235~5 , openriscv0|ex0|Selector235~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector235~7 , openriscv0|ex0|Selector235~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector235~6 , openriscv0|ex0|Selector235~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector235~8 , openriscv0|ex0|Selector235~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[20] , openriscv0|ex0|csr_reg_data_o[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~23 , openriscv0|ex_mem0|mem_csr_reg_data~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[20] , openriscv0|ex_mem0|mem_csr_reg_data[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~21 , openriscv0|mem_wb0|wb_csr_reg_data~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[20] , openriscv0|mem_wb0|wb_csr_reg_data[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[20]~68 , openriscv0|ctrl0|new_pc[20]~68, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[20]~69 , openriscv0|ctrl0|new_pc[20]~69, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[20]~70 , openriscv0|ctrl0|new_pc[20]~70, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[20] , openriscv0|ctrl0|new_pc[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~112 , openriscv0|id0|Add4~112, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~111 , openriscv0|id0|Add4~111, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~113 , openriscv0|id0|Add4~113, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[20] , openriscv0|pc_reg0|hold_branch_target_address[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~94 , openriscv0|pc_reg0|Add0~94, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~95 , openriscv0|pc_reg0|Add0~95, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[20] , openriscv0|pc_reg0|pc[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~20 , openriscv0|if_id0|id_pc~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[20] , openriscv0|if_id0|id_pc[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~20 , openriscv0|id_ex0|ex_current_inst_address~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[20] , openriscv0|id_ex0|ex_current_inst_address[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~21 , openriscv0|ex_mem0|mem_current_inst_address~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[20] , openriscv0|ex_mem0|mem_current_inst_address[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~42 , openriscv0|csr0|Add2~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~92 , openriscv0|csr0|Add2~92, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~93 , openriscv0|csr0|Add2~93, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[22] , openriscv0|csr0|mepc[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[22] , openriscv0|csr0|mstatus[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector17~0 , openriscv0|csr0|Selector17~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[22] , openriscv0|csr0|mscratch[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[22] , openriscv0|csr0|mtvec[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector17~3 , openriscv0|csr0|Selector17~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[22] , openriscv0|csr0|misa[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector17~4 , openriscv0|csr0|Selector17~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~31 , openriscv0|csr0|mcause~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[22] , openriscv0|csr0|mcause[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~26 , openriscv0|csr0|mtval~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[22] , openriscv0|csr0|mtval[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector17~1 , openriscv0|csr0|Selector17~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector17~5 , openriscv0|csr0|Selector17~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[22]~feeder , openriscv0|csr0|frm[22]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[22] , openriscv0|csr0|frm[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[22] , openriscv0|csr0|fcsr[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector17~9 , openriscv0|csr0|Selector17~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[22] , openriscv0|csr0|mhartid[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector17~7 , openriscv0|csr0|Selector17~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[22] , openriscv0|csr0|minstret[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector17~8 , openriscv0|csr0|Selector17~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[22] , openriscv0|csr0|minstreth[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector17~6 , openriscv0|csr0|Selector17~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector17~10 , openriscv0|csr0|Selector17~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector17~13 , openriscv0|csr0|Selector17~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[22] , openriscv0|csr0|data_o[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector233~4 , openriscv0|ex0|Selector233~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~40 , openriscv0|ex0|moveres~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector233~5 , openriscv0|ex0|Selector233~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector233~7 , openriscv0|ex0|Selector233~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector233~6 , openriscv0|ex0|Selector233~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector233~8 , openriscv0|ex0|Selector233~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[22] , openriscv0|ex0|csr_reg_data_o[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~21 , openriscv0|ex_mem0|mem_csr_reg_data~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[22] , openriscv0|ex_mem0|mem_csr_reg_data[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~19 , openriscv0|mem_wb0|wb_csr_reg_data~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[22] , openriscv0|mem_wb0|wb_csr_reg_data[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[22]~62 , openriscv0|ctrl0|new_pc[22]~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[22]~63 , openriscv0|ctrl0|new_pc[22]~63, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[22]~64 , openriscv0|ctrl0|new_pc[22]~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[22] , openriscv0|ctrl0|new_pc[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~105 , openriscv0|id0|Add4~105, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~106 , openriscv0|id0|Add4~106, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~107 , openriscv0|id0|Add4~107, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[22] , openriscv0|pc_reg0|hold_branch_target_address[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~90 , openriscv0|pc_reg0|Add0~90, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~91 , openriscv0|pc_reg0|Add0~91, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[22] , openriscv0|pc_reg0|pc[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~22 , openriscv0|if_id0|id_pc~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[22] , openriscv0|if_id0|id_pc[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[22]~93 , openriscv0|id0|reg1_o[22]~93, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2070 , openriscv0|regfile1|regs~2070, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2071 , openriscv0|regfile1|regs~2071, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2063 , openriscv0|regfile1|regs~2063, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2064 , openriscv0|regfile1|regs~2064, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2067 , openriscv0|regfile1|regs~2067, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2068 , openriscv0|regfile1|regs~2068, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2065 , openriscv0|regfile1|regs~2065, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2066 , openriscv0|regfile1|regs~2066, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2069 , openriscv0|regfile1|regs~2069, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[22]~91 , openriscv0|id0|reg1_o[22]~91, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2054 , openriscv0|regfile1|regs~2054, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2055 , openriscv0|regfile1|regs~2055, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2056 , openriscv0|regfile1|regs~2056, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2057 , openriscv0|regfile1|regs~2057, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2058 , openriscv0|regfile1|regs~2058, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2059 , openriscv0|regfile1|regs~2059, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2060 , openriscv0|regfile1|regs~2060, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2061 , openriscv0|regfile1|regs~2061, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2062 , openriscv0|regfile1|regs~2062, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[22]~90 , openriscv0|id0|reg1_o[22]~90, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[22]~92 , openriscv0|id0|reg1_o[22]~92, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[22]~94 , openriscv0|id0|reg1_o[22]~94, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[22]~95 , openriscv0|id0|reg1_o[22]~95, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[22]~96 , openriscv0|id0|reg1_o[22]~96, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[22] , openriscv0|id0|reg1_o[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~11 , openriscv0|id_ex0|ex_reg1~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[22] , openriscv0|id_ex0|ex_reg1[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector22~0 , openriscv0|ex0|Selector22~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector22~1 , openriscv0|ex0|Selector22~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[22] , openriscv0|ex0|logicout[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~41 , openriscv0|ex0|moveres~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[22] , openriscv0|ex0|moveres[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux22~2 , openriscv0|ex0|Mux22~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[22]~44 , openriscv0|ex0|Add4|auto_generated|result_int[22]~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[23]~46 , openriscv0|ex0|Add4|auto_generated|result_int[23]~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector54~2 , openriscv0|ex0|Selector54~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[22] , openriscv0|ex0|arithmeticres[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~48 , openriscv0|div0|result_o~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[54] , openriscv0|div0|result_o[54], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector121~0 , openriscv0|ex0|Selector121~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector122~0 , openriscv0|ex0|Selector122~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector123~0 , openriscv0|ex0|Selector123~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector124~0 , openriscv0|ex0|Selector124~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector125~0 , openriscv0|ex0|Selector125~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~34 , openriscv0|div0|Add1~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~36 , openriscv0|div0|Add1~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~38 , openriscv0|div0|Add1~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~40 , openriscv0|div0|Add1~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~42 , openriscv0|div0|Add1~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[21]~22 , openriscv0|ex0|div_opdata1_o[21]~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[18]~17 , openriscv0|ex0|div_opdata1_o[18]~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[17]~18 , openriscv0|ex0|div_opdata1_o[17]~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~36 , openriscv0|div0|Add4~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector56~0 , openriscv0|div0|Selector56~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector56~1 , openriscv0|div0|Selector56~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[18] , openriscv0|div0|dividend[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~38 , openriscv0|div0|Add4~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector55~0 , openriscv0|div0|Selector55~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector55~1 , openriscv0|div0|Selector55~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[19] , openriscv0|div0|dividend[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~40 , openriscv0|div0|Add4~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[19]~20 , openriscv0|ex0|div_opdata1_o[19]~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector54~0 , openriscv0|div0|Selector54~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector54~1 , openriscv0|div0|Selector54~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[20] , openriscv0|div0|dividend[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[20]~19 , openriscv0|ex0|div_opdata1_o[20]~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~42 , openriscv0|div0|Add4~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector53~0 , openriscv0|div0|Selector53~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector53~1 , openriscv0|div0|Selector53~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[21] , openriscv0|div0|dividend[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~44 , openriscv0|div0|Add4~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector52~0 , openriscv0|div0|Selector52~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector52~1 , openriscv0|div0|Selector52~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[22] , openriscv0|div0|dividend[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~47 , openriscv0|div0|result_o~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[22] , openriscv0|div0|result_o[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux22~5 , openriscv0|ex0|Mux22~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~78 , openriscv0|ex0|ShiftLeft0~78, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~83 , openriscv0|ex0|ShiftLeft0~83, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~87 , openriscv0|ex0|ShiftLeft0~87, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~71 , openriscv0|ex0|ShiftLeft0~71, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~75 , openriscv0|ex0|ShiftLeft0~75, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~88 , openriscv0|ex0|ShiftLeft0~88, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~145 , openriscv0|ex0|ShiftRight0~145, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~85 , openriscv0|ex0|ShiftRight0~85, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~82 , openriscv0|ex0|ShiftRight0~82, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~118 , openriscv0|ex0|ShiftRight0~118, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux22~13 , openriscv0|ex0|Mux22~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~27 , openriscv0|ex0|ShiftLeft0~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~28 , openriscv0|ex0|ShiftLeft0~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux22~6 , openriscv0|ex0|Mux22~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~37 , openriscv0|ex0|ShiftLeft0~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~42 , openriscv0|ex0|ShiftLeft0~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~63 , openriscv0|ex0|ShiftLeft0~63, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux22~7 , openriscv0|ex0|Mux22~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~6 , openriscv0|ex0|ShiftRight0~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~119 , openriscv0|ex0|ShiftRight0~119, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~32 , openriscv0|ex0|ShiftLeft1~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|shiftres~10 , openriscv0|ex0|shiftres~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux22~8 , openriscv0|ex0|Mux22~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux22~9 , openriscv0|ex0|Mux22~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~32 , openriscv0|id0|Add3~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~34 , openriscv0|id0|Add3~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~36 , openriscv0|id0|Add3~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~38 , openriscv0|id0|Add3~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~40 , openriscv0|id0|Add3~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~25 , openriscv0|id_ex0|ex_link_address~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[22] , openriscv0|id_ex0|ex_link_address[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux22~10 , openriscv0|ex0|Mux22~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|add9_result[32]~64 , openriscv0|ex0|Mult0|auto_generated|add9_result[32]~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~64 , openriscv0|ex0|Mult0|auto_generated|op_1~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~66 , openriscv0|ex0|Mult0|auto_generated|op_1~66, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~68 , openriscv0|ex0|Mult0|auto_generated|op_1~68, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~70 , openriscv0|ex0|Mult0|auto_generated|op_1~70, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~72 , openriscv0|ex0|Mult0|auto_generated|op_1~72, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~100 , openriscv0|ex0|Add6~100, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~102 , openriscv0|ex0|Add6~102, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~104 , openriscv0|ex0|Add6~104, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~106 , openriscv0|ex0|Add6~106, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~108 , openriscv0|ex0|Add6~108, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux22~3 , openriscv0|ex0|Mux22~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux22~4 , openriscv0|ex0|Mux22~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux22~11 , openriscv0|ex0|Mux22~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux22~12 , openriscv0|ex0|Mux22~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[22] , openriscv0|ex0|wdata_o[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~23 , openriscv0|ex_mem0|mem_wdata~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[22] , openriscv0|ex_mem0|mem_wdata[22], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux45~0 , wb_conmax_top0|s2|Mux45~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[22]~feeder , gpio_top0|rgpio_ints[22]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[22] , gpio_top0|rgpio_ints[22], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[22]~feeder , gpio_top0|rgpio_ptrig[22]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[22] , gpio_top0|rgpio_ptrig[22], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[22] , gpio_top0|rgpio_inte[22], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[22] , gpio_top0|rgpio_oe[22], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[22]~feeder , gpio_top0|rgpio_out[22]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[22] , gpio_top0|rgpio_out[22], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux9~0 , gpio_top0|Mux9~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux9~1 , gpio_top0|Mux9~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux9~2 , gpio_top0|Mux9~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[22] , gpio_top0|wb_dat_o[22], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux45~0 , wb_conmax_top0|s3|Mux45~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[22]~feeder , plic0|threshold[22]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[22] , plic0|threshold[22], openriscv_min_sopc, 1
instance = comp, \plic0|enable~20 , plic0|enable~20, openriscv_min_sopc, 1
instance = comp, \plic0|enable[22] , plic0|enable[22], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[22]~23 , plic0|wb_dat_o[22]~23, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][22]~feeder , plic0|priority[1][22]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][22] , plic0|priority[1][22], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][22] , plic0|priority[3][22], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][22]~feeder , plic0|priority[0][22]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][22] , plic0|priority[0][22], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][22] , plic0|priority[2][22], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~119 , plic0|wb_dat_o~119, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~120 , plic0|wb_dat_o~120, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][22] , plic0|priority[6][22], openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][22]~feeder , plic0|priority[5][22]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][22] , plic0|priority[5][22], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][22] , plic0|priority[4][22], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~121 , plic0|wb_dat_o~121, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~122 , plic0|wb_dat_o~122, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[22] , plic0|wb_dat_o[22], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~20 , inst_rom_0|wb_dat_o~20, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[22] , inst_rom_0|wb_dat_o[22], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux9~0 , uart_top0|wb_interface|Mux9~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux9~1 , uart_top0|wb_interface|Mux9~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|mcr[2] , uart_top0|regs|mcr[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|ri_c~0 , uart_top0|regs|ri_c~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|msr[6] , uart_top0|regs|msr[6], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[6] , uart_top0|regs|scratch[6], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr6 , uart_top0|regs|lsr6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr6_d , uart_top0|regs|lsr6_d, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr6r~0 , uart_top0|regs|lsr6r~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|lsr6r , uart_top0|regs|lsr6r, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~0 , uart_top0|regs|Mux1~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~1 , uart_top0|regs|Mux1~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~2 , uart_top0|regs|Mux1~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~7 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[15] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[15], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~3 , uart_top0|regs|Mux1~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~4 , uart_top0|regs|Mux1~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~5 , uart_top0|regs|Mux1~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~6 , uart_top0|regs|Mux1~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux9~2 , uart_top0|wb_interface|Mux9~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[22] , uart_top0|wb_interface|wb_dat_o[22], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux9~0 , wb_conmax_top0|m0|Mux9~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux9~1 , wb_conmax_top0|m0|Mux9~1, openriscv_min_sopc, 1
instance = comp, \clint0|msip~25 , clint0|msip~25, openriscv_min_sopc, 1
instance = comp, \clint0|msip[22] , clint0|msip[22], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[22]~24 , clint0|wb_dat_o[22]~24, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux45~0 , wb_conmax_top0|s4|Mux45~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[22] , clint0|mtimecmp[22], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[22] , clint0|wb_dat_o[22], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux9~2 , wb_conmax_top0|m0|Mux9~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux9~3 , wb_conmax_top0|m0|Mux9~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~33 , openriscv0|dwishbone_bus_if|rd_buf~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[22] , openriscv0|dwishbone_bus_if|rd_buf[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector85~0 , openriscv0|dwishbone_bus_if|Selector85~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[22] , openriscv0|dwishbone_bus_if|cpu_data_o[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[22]~77 , openriscv0|mem0|wdata_o[22]~77, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[22]~78 , openriscv0|mem0|wdata_o[22]~78, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~23 , openriscv0|mem_wb0|wb_wdata~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[22] , openriscv0|mem_wb0|wb_wdata[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~214 , openriscv0|regfile1|regs~214, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2082 , openriscv0|regfile1|regs~2082, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2083 , openriscv0|regfile1|regs~2083, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2089 , openriscv0|regfile1|regs~2089, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2090 , openriscv0|regfile1|regs~2090, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2086 , openriscv0|regfile1|regs~2086, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2087 , openriscv0|regfile1|regs~2087, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2084 , openriscv0|regfile1|regs~2084, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2085 , openriscv0|regfile1|regs~2085, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2088 , openriscv0|regfile1|regs~2088, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2091 , openriscv0|regfile1|regs~2091, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2072 , openriscv0|regfile1|regs~2072, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2073 , openriscv0|regfile1|regs~2073, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2079 , openriscv0|regfile1|regs~2079, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2080 , openriscv0|regfile1|regs~2080, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2076 , openriscv0|regfile1|regs~2076, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2077 , openriscv0|regfile1|regs~2077, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2074 , openriscv0|regfile1|regs~2074, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2075 , openriscv0|regfile1|regs~2075, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2078 , openriscv0|regfile1|regs~2078, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2081 , openriscv0|regfile1|regs~2081, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2092 , openriscv0|regfile1|regs~2092, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[22]~98 , openriscv0|id0|reg2_o[22]~98, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[22]~99 , openriscv0|id0|reg2_o[22]~99, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[22]~100 , openriscv0|id0|reg2_o[22]~100, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[22] , openriscv0|id0|reg2_o[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~7 , openriscv0|id_ex0|ex_reg2~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[22] , openriscv0|id_ex0|ex_reg2[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~11 , openriscv0|ex0|Add4|auto_generated|_~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[24]~48 , openriscv0|ex0|Add4|auto_generated|result_int[24]~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector53~2 , openriscv0|ex0|Selector53~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[23] , openriscv0|ex0|arithmeticres[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~42 , openriscv0|id0|Add3~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~24 , openriscv0|id_ex0|ex_link_address~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[23] , openriscv0|id_ex0|ex_link_address[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~11 , openriscv0|ex0|Mux23~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~46 , openriscv0|div0|result_o~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[55] , openriscv0|div0|result_o[55], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|shiftres~8 , openriscv0|ex0|shiftres~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|shiftres~3 , openriscv0|ex0|shiftres~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|shiftres~9 , openriscv0|ex0|shiftres~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector120~0 , openriscv0|ex0|Selector120~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~44 , openriscv0|div0|Add1~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~46 , openriscv0|div0|Add4~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[22]~21 , openriscv0|ex0|div_opdata1_o[22]~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector51~0 , openriscv0|div0|Selector51~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector51~1 , openriscv0|div0|Selector51~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[23] , openriscv0|div0|dividend[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~45 , openriscv0|div0|result_o~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[23] , openriscv0|div0|result_o[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~72 , openriscv0|ex0|ShiftLeft0~72, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~73 , openriscv0|ex0|ShiftLeft0~73, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~84 , openriscv0|ex0|ShiftLeft0~84, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~85 , openriscv0|ex0|ShiftLeft0~85, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~86 , openriscv0|ex0|ShiftLeft0~86, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~144 , openriscv0|ex0|ShiftRight0~144, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~12 , openriscv0|ex0|Mux23~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~13 , openriscv0|ex0|Mux23~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~38 , openriscv0|ex0|ShiftLeft0~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~39 , openriscv0|ex0|ShiftLeft0~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~57 , openriscv0|ex0|ShiftLeft0~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~56 , openriscv0|ex0|ShiftLeft0~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~58 , openriscv0|ex0|ShiftLeft0~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~59 , openriscv0|ex0|ShiftLeft0~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~14 , openriscv0|ex0|Mux23~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~15 , openriscv0|ex0|Mux23~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~16 , openriscv0|ex0|Mux23~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~20 , openriscv0|ex0|Mux23~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~17 , openriscv0|ex0|Mux23~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~9 , openriscv0|ex0|Mux23~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~74 , openriscv0|ex0|Mult0|auto_generated|op_1~74, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~110 , openriscv0|ex0|Add6~110, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~10 , openriscv0|ex0|Mux23~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~18 , openriscv0|ex0|Mux23~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector21~0 , openriscv0|ex0|Selector21~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector21~1 , openriscv0|ex0|Selector21~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[23] , openriscv0|ex0|logicout[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~39 , openriscv0|ex0|moveres~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[23] , openriscv0|ex0|moveres[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~8 , openriscv0|ex0|Mux23~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux23~19 , openriscv0|ex0|Mux23~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[23] , openriscv0|ex0|wdata_o[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~22 , openriscv0|ex_mem0|mem_wdata~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[23] , openriscv0|ex_mem0|mem_wdata[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[23]~75 , openriscv0|mem0|wdata_o[23]~75, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[23]~76 , openriscv0|mem0|wdata_o[23]~76, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[23]~87 , openriscv0|id0|reg1_o[23]~87, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2041 , openriscv0|regfile1|regs~2041, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2042 , openriscv0|regfile1|regs~2042, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2034 , openriscv0|regfile1|regs~2034, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2035 , openriscv0|regfile1|regs~2035, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2036 , openriscv0|regfile1|regs~2036, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2037 , openriscv0|regfile1|regs~2037, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2038 , openriscv0|regfile1|regs~2038, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2039 , openriscv0|regfile1|regs~2039, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2040 , openriscv0|regfile1|regs~2040, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2043 , openriscv0|regfile1|regs~2043, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2044 , openriscv0|regfile1|regs~2044, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2045 , openriscv0|regfile1|regs~2045, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2051 , openriscv0|regfile1|regs~2051, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2052 , openriscv0|regfile1|regs~2052, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2046 , openriscv0|regfile1|regs~2046, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2047 , openriscv0|regfile1|regs~2047, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2048 , openriscv0|regfile1|regs~2048, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2049 , openriscv0|regfile1|regs~2049, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2050 , openriscv0|regfile1|regs~2050, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2053 , openriscv0|regfile1|regs~2053, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[23]~60 , openriscv0|regfile1|rdata1[23]~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[23]~61 , openriscv0|regfile1|rdata1[23]~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[23]~88 , openriscv0|id0|reg1_o[23]~88, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[23]~89 , openriscv0|id0|reg1_o[23]~89, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[23] , openriscv0|id0|reg1_o[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[0]~1 , openriscv0|id0|reg2_o_mux[0]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[1]~3 , openriscv0|id0|reg2_o_mux[1]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[2]~5 , openriscv0|id0|reg2_o_mux[2]~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[3]~7 , openriscv0|id0|reg2_o_mux[3]~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[4]~9 , openriscv0|id0|reg2_o_mux[4]~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[5]~11 , openriscv0|id0|reg2_o_mux[5]~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[6]~13 , openriscv0|id0|reg2_o_mux[6]~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[7]~15 , openriscv0|id0|reg2_o_mux[7]~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[8]~17 , openriscv0|id0|reg2_o_mux[8]~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[9]~19 , openriscv0|id0|reg2_o_mux[9]~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[10]~21 , openriscv0|id0|reg2_o_mux[10]~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[11]~23 , openriscv0|id0|reg2_o_mux[11]~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[12]~25 , openriscv0|id0|reg2_o_mux[12]~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[13]~27 , openriscv0|id0|reg2_o_mux[13]~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[14]~29 , openriscv0|id0|reg2_o_mux[14]~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[15]~31 , openriscv0|id0|reg2_o_mux[15]~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[16]~33 , openriscv0|id0|reg2_o_mux[16]~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[17]~35 , openriscv0|id0|reg2_o_mux[17]~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[18]~37 , openriscv0|id0|reg2_o_mux[18]~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[19]~39 , openriscv0|id0|reg2_o_mux[19]~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[20]~41 , openriscv0|id0|reg2_o_mux[20]~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[21]~43 , openriscv0|id0|reg2_o_mux[21]~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[22]~45 , openriscv0|id0|reg2_o_mux[22]~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[23]~47 , openriscv0|id0|reg2_o_mux[23]~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[24]~49 , openriscv0|id0|reg2_o_mux[24]~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[25]~51 , openriscv0|id0|reg2_o_mux[25]~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[26]~53 , openriscv0|id0|reg2_o_mux[26]~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[27]~55 , openriscv0|id0|reg2_o_mux[27]~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[28]~57 , openriscv0|id0|reg2_o_mux[28]~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[29]~59 , openriscv0|id0|reg2_o_mux[29]~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[30]~61 , openriscv0|id0|reg2_o_mux[30]~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o_mux[31]~62 , openriscv0|id0|reg2_o_mux[31]~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_lt_reg2~0 , openriscv0|id0|reg1_lt_reg2~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector102~1 , openriscv0|id0|Selector102~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector102~2 , openriscv0|id0|Selector102~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector102~5 , openriscv0|id0|Selector102~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector102~6 , openriscv0|id0|Selector102~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector102~6clkctrl , openriscv0|id0|Selector102~6clkctrl, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~115 , openriscv0|id0|Add4~115, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~114 , openriscv0|id0|Add4~114, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~116 , openriscv0|id0|Add4~116, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[19] , openriscv0|pc_reg0|hold_branch_target_address[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~96 , openriscv0|pc_reg0|Add0~96, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[19]~71 , openriscv0|ctrl0|new_pc[19]~71, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[19]~72 , openriscv0|ctrl0|new_pc[19]~72, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[19]~73 , openriscv0|ctrl0|new_pc[19]~73, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[19] , openriscv0|ctrl0|new_pc[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~97 , openriscv0|pc_reg0|Add0~97, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[19] , openriscv0|pc_reg0|pc[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~19 , openriscv0|if_id0|id_pc~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[19] , openriscv0|if_id0|id_pc[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector25~0 , openriscv0|ex0|Selector25~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector25~1 , openriscv0|ex0|Selector25~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[19] , openriscv0|ex0|logicout[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~31 , openriscv0|ex0|moveres~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[19] , openriscv0|ex0|moveres[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux19~0 , openriscv0|ex0|Mux19~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~37 , openriscv0|div0|result_o~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[19] , openriscv0|div0|result_o[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~38 , openriscv0|div0|result_o~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[51] , openriscv0|div0|result_o[51], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux19~3 , openriscv0|ex0|Mux19~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~10 , openriscv0|ex0|ShiftLeft0~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~68 , openriscv0|ex0|ShiftRight0~68, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~63 , openriscv0|ex0|ShiftRight0~63, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux19~4 , openriscv0|ex0|Mux19~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux19~5 , openriscv0|ex0|Mux19~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~74 , openriscv0|ex0|ShiftLeft0~74, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~40 , openriscv0|ex0|ShiftLeft0~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux19~6 , openriscv0|ex0|Mux19~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~27 , openriscv0|ex0|ShiftLeft1~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~69 , openriscv0|ex0|ShiftRight0~69, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|shiftres~4 , openriscv0|ex0|shiftres~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux19~7 , openriscv0|ex0|Mux19~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux19~8 , openriscv0|ex0|Mux19~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~20 , openriscv0|id_ex0|ex_link_address~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[19] , openriscv0|id_ex0|ex_link_address[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux19~9 , openriscv0|ex0|Mux19~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux19~1 , openriscv0|ex0|Mux19~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux19~2 , openriscv0|ex0|Mux19~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~15 , openriscv0|ex0|Add4|auto_generated|_~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[19]~38 , openriscv0|ex0|Add4|auto_generated|result_int[19]~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[20]~40 , openriscv0|ex0|Add4|auto_generated|result_int[20]~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector57~2 , openriscv0|ex0|Selector57~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[19] , openriscv0|ex0|arithmeticres[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux19~10 , openriscv0|ex0|Mux19~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux19~11 , openriscv0|ex0|Mux19~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[19] , openriscv0|ex0|wdata_o[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[19]~71 , openriscv0|id0|reg1_o[19]~71, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1879 , openriscv0|regfile1|regs~1879, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1880 , openriscv0|regfile1|regs~1880, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1872 , openriscv0|regfile1|regs~1872, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1873 , openriscv0|regfile1|regs~1873, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1874 , openriscv0|regfile1|regs~1874, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1875 , openriscv0|regfile1|regs~1875, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1876 , openriscv0|regfile1|regs~1876, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1877 , openriscv0|regfile1|regs~1877, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1878 , openriscv0|regfile1|regs~1878, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1881 , openriscv0|regfile1|regs~1881, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1882 , openriscv0|regfile1|regs~1882, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1883 , openriscv0|regfile1|regs~1883, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1889 , openriscv0|regfile1|regs~1889, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1890 , openriscv0|regfile1|regs~1890, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1886 , openriscv0|regfile1|regs~1886, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1887 , openriscv0|regfile1|regs~1887, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1884 , openriscv0|regfile1|regs~1884, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1885 , openriscv0|regfile1|regs~1885, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1888 , openriscv0|regfile1|regs~1888, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1891 , openriscv0|regfile1|regs~1891, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[19]~54 , openriscv0|regfile1|rdata1[19]~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[19]~55 , openriscv0|regfile1|rdata1[19]~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[19]~72 , openriscv0|id0|reg1_o[19]~72, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[19]~80 , openriscv0|id0|reg2_o[19]~80, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[19]~73 , openriscv0|id0|reg1_o[19]~73, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[19] , openriscv0|id0|reg1_o[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~14 , openriscv0|id_ex0|ex_reg1~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[19] , openriscv0|id_ex0|ex_reg1[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~66 , openriscv0|ex0|ShiftRight0~66, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~86 , openriscv0|ex0|ShiftRight0~86, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~87 , openriscv0|ex0|ShiftRight0~87, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~84 , openriscv0|ex0|ShiftRight0~84, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~88 , openriscv0|ex0|ShiftRight0~88, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~70 , openriscv0|ex0|ShiftRight0~70, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~45 , openriscv0|ex0|ShiftRight0~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~42 , openriscv0|ex0|ShiftRight0~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~89 , openriscv0|ex0|ShiftRight0~89, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~90 , openriscv0|ex0|ShiftRight0~90, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~91 , openriscv0|ex0|ShiftRight0~91, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~93 , openriscv0|ex0|ShiftRight0~93, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~92 , openriscv0|ex0|ShiftRight0~92, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~94 , openriscv0|ex0|ShiftRight0~94, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~95 , openriscv0|ex0|ShiftRight0~95, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~96 , openriscv0|ex0|ShiftRight0~96, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux12~5 , openriscv0|ex0|Mux12~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector42~0 , openriscv0|ex0|Selector42~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector42~1 , openriscv0|ex0|Selector42~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[2] , openriscv0|ex0|logicout[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~9 , openriscv0|csr0|mtval~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[2] , openriscv0|csr0|mtval[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~14 , openriscv0|csr0|mcause~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[2] , openriscv0|csr0|mcause[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector37~10 , openriscv0|csr0|Selector37~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[2]~feeder , openriscv0|csr0|frm[2]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[2] , openriscv0|csr0|frm[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[2] , openriscv0|csr0|fcsr[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector37~11 , openriscv0|csr0|Selector37~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~6 , openriscv0|csr0|mtvec~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[2] , openriscv0|csr0|mip[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~72 , openriscv0|csr0|Add2~72, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~73 , openriscv0|csr0|Add2~73, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[2] , openriscv0|csr0|mepc[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector37~9 , openriscv0|csr0|Selector37~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector37~12 , openriscv0|csr0|Selector37~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[2] , openriscv0|csr0|mstatus[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[2]~feeder , openriscv0|csr0|mhartid[2]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[2] , openriscv0|csr0|mhartid[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector37~7 , openriscv0|csr0|Selector37~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[2] , openriscv0|csr0|minstret[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector37~6 , openriscv0|csr0|Selector37~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[2] , openriscv0|csr0|mvendorid[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[2]~feeder , openriscv0|csr0|fflags[2]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[2] , openriscv0|csr0|fflags[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector37~4 , openriscv0|csr0|Selector37~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[2] , openriscv0|csr0|mscratch[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[2] , openriscv0|csr0|mtvec[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector37~5 , openriscv0|csr0|Selector37~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector37~8 , openriscv0|csr0|Selector37~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[2] , openriscv0|csr0|mie[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[2] , openriscv0|csr0|misa[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector37~0 , openriscv0|csr0|Selector37~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector37~2 , openriscv0|csr0|Selector37~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[2] , openriscv0|csr0|mimpid[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[2] , openriscv0|csr0|marchid[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector37~1 , openriscv0|csr0|Selector37~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[2] , openriscv0|csr0|minstreth[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector37~3 , openriscv0|csr0|Selector37~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector37~13 , openriscv0|csr0|Selector37~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[2] , openriscv0|csr0|data_o[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~5 , openriscv0|ex0|moveres~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~6 , openriscv0|ex0|moveres~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[2] , openriscv0|ex0|moveres[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux12~6 , openriscv0|ex0|Mux12~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~8 , openriscv0|div0|result_o~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[34] , openriscv0|div0|result_o[34], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux12~7 , openriscv0|ex0|Mux12~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux12~8 , openriscv0|ex0|Mux12~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~0 , openriscv0|ex0|Add4|auto_generated|_~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~1 , openriscv0|ex0|Add4|auto_generated|_~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[0]~1 , openriscv0|ex0|Add4|auto_generated|result_int[0]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[1]~2 , openriscv0|ex0|Add4|auto_generated|result_int[1]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[2]~4 , openriscv0|ex0|Add4|auto_generated|result_int[2]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[3]~6 , openriscv0|ex0|Add4|auto_generated|result_int[3]~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector74~2 , openriscv0|ex0|Selector74~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[2] , openriscv0|ex0|arithmeticres[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux12~2 , openriscv0|ex0|Mux12~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux12~3 , openriscv0|ex0|Mux12~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux12 , openriscv0|ex0|Mux12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[2] , openriscv0|ex0|wdata_o[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~3 , openriscv0|ex_mem0|mem_wdata~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[2] , openriscv0|ex_mem0|mem_wdata[2], openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~4 , data_ram_0|wb_dat_o~4, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[2] , data_ram_0|wb_dat_o[2], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~3 , inst_rom_0|wb_dat_o~3, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[2] , inst_rom_0|wb_dat_o[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux29~0 , uart_top0|wb_interface|Mux29~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~3 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[11] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[11], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~0 , uart_top0|regs|Mux5~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~1 , uart_top0|regs|Mux5~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~2 , uart_top0|regs|Mux5~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~3 , uart_top0|regs|Mux5~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~4 , uart_top0|regs|Mux5~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[2] , uart_top0|regs|scratch[2], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~5 , uart_top0|regs|Mux5~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~6 , uart_top0|regs|Mux5~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux29~1 , uart_top0|wb_interface|Mux29~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[2] , uart_top0|wb_interface|wb_dat_o[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux29~0 , wb_conmax_top0|m0|Mux29~0, openriscv_min_sopc, 1
instance = comp, \gpio_i[2]~input , gpio_i[2]~input, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[2]~feeder , gpio_top0|sync[2]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[2] , gpio_top0|sync[2], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[2] , gpio_top0|ext_pad_s[2], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[2] , gpio_top0|rgpio_in[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux65~0 , wb_conmax_top0|s2|Mux65~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[2] , gpio_top0|rgpio_inte[2], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[2] , gpio_top0|rgpio_ptrig[2], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~6 , gpio_top0|rgpio_ints~6, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~7 , gpio_top0|rgpio_ints~7, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~8 , gpio_top0|rgpio_ints~8, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[2] , gpio_top0|rgpio_ints[2], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[2] , gpio_top0|rgpio_out[2], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[2] , gpio_top0|rgpio_oe[2], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux29~0 , gpio_top0|Mux29~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux29~1 , gpio_top0|Mux29~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux29~3 , gpio_top0|Mux29~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux29~4 , gpio_top0|Mux29~4, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[2] , gpio_top0|wb_dat_o[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux65~0 , wb_conmax_top0|s3|Mux65~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[2] , plic0|threshold[2], openriscv_min_sopc, 1
instance = comp, \plic0|enable~3 , plic0|enable~3, openriscv_min_sopc, 1
instance = comp, \plic0|enable[2] , plic0|enable[2], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[2]~15 , plic0|wb_dat_o[2]~15, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][2]~feeder , plic0|priority[0][2]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][2] , plic0|priority[0][2], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][2] , plic0|priority[2][2], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~51 , plic0|wb_dat_o~51, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][2] , plic0|priority[1][2], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][2] , plic0|priority[3][2], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~52 , plic0|wb_dat_o~52, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][2] , plic0|priority[6][2], openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][2]~feeder , plic0|priority[5][2]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][2] , plic0|priority[5][2], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][2] , plic0|priority[4][2], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~53 , plic0|wb_dat_o~53, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~54 , plic0|wb_dat_o~54, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[2] , plic0|wb_dat_o[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux29~1 , wb_conmax_top0|m0|Mux29~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~54 , wb_conmax_top0|rf|rf_dout~54, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[2] , wb_conmax_top0|rf|conf7[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[2]~feeder , wb_conmax_top0|rf|conf6[2]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[2] , wb_conmax_top0|rf|conf6[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~55 , wb_conmax_top0|rf|rf_dout~55, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[2]~feeder , wb_conmax_top0|rf|conf1[2]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[2] , wb_conmax_top0|rf|conf1[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[2]~feeder , wb_conmax_top0|rf|conf5[2]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[2] , wb_conmax_top0|rf|conf5[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[2]~feeder , wb_conmax_top0|rf|conf4[2]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[2] , wb_conmax_top0|rf|conf4[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~56 , wb_conmax_top0|rf|rf_dout~56, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~57 , wb_conmax_top0|rf|rf_dout~57, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~58 , wb_conmax_top0|rf|rf_dout~58, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[2] , wb_conmax_top0|rf|conf13[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[2] , wb_conmax_top0|rf|conf9[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[2] , wb_conmax_top0|rf|conf8[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[2]~feeder , wb_conmax_top0|rf|conf12[2]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[2] , wb_conmax_top0|rf|conf12[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~52 , wb_conmax_top0|rf|rf_dout~52, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~53 , wb_conmax_top0|rf|rf_dout~53, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[2]~feeder , wb_conmax_top0|rf|conf11[2]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[2] , wb_conmax_top0|rf|conf11[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[2] , wb_conmax_top0|rf|conf10[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~59 , wb_conmax_top0|rf|rf_dout~59, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[2] , wb_conmax_top0|rf|conf14[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~60 , wb_conmax_top0|rf|rf_dout~60, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~61 , wb_conmax_top0|rf|rf_dout~61, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~194 , wb_conmax_top0|rf|rf_dout~194, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[2] , wb_conmax_top0|rf|rf_dout[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|i_wb_data_o[2]~2 , wb_conmax_top0|rf|i_wb_data_o[2]~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux29~2 , wb_conmax_top0|m0|Mux29~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux29~3 , wb_conmax_top0|m0|Mux29~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~15 , openriscv0|dwishbone_bus_if|rd_buf~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[2] , openriscv0|dwishbone_bus_if|rd_buf[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector105~0 , openriscv0|dwishbone_bus_if|Selector105~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[2] , openriscv0|dwishbone_bus_if|cpu_data_o[2], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~25 , inst_rom_0|wb_dat_o~25, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[18] , inst_rom_0|wb_dat_o[18], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|mcr[1] , uart_top0|regs|mcr[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux13~0 , uart_top0|wb_interface|Mux13~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux13~1 , uart_top0|wb_interface|Mux13~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[18] , uart_top0|wb_interface|wb_dat_o[18], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux13~0 , wb_conmax_top0|m0|Mux13~0, openriscv_min_sopc, 1
instance = comp, \plic0|enable~25 , plic0|enable~25, openriscv_min_sopc, 1
instance = comp, \plic0|enable[18] , plic0|enable[18], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux49~0 , wb_conmax_top0|s3|Mux49~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[18]~feeder , plic0|threshold[18]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[18] , plic0|threshold[18], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[18]~19 , plic0|wb_dat_o[18]~19, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][18]~feeder , plic0|priority[1][18]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][18] , plic0|priority[1][18], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][18] , plic0|priority[3][18], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][18]~feeder , plic0|priority[0][18]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][18] , plic0|priority[0][18], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][18] , plic0|priority[2][18], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~139 , plic0|wb_dat_o~139, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~140 , plic0|wb_dat_o~140, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][18] , plic0|priority[6][18], openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][18]~feeder , plic0|priority[5][18]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][18] , plic0|priority[5][18], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][18] , plic0|priority[4][18], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~141 , plic0|wb_dat_o~141, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~142 , plic0|wb_dat_o~142, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[18] , plic0|wb_dat_o[18], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux49~0 , wb_conmax_top0|s2|Mux49~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[18]~feeder , gpio_top0|rgpio_oe[18]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[18] , gpio_top0|rgpio_oe[18], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[18]~feeder , gpio_top0|rgpio_out[18]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[18] , gpio_top0|rgpio_out[18], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[18] , gpio_top0|rgpio_ptrig[18], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux13~0 , gpio_top0|Mux13~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[18] , gpio_top0|rgpio_inte[18], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux13~1 , gpio_top0|Mux13~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[18] , gpio_top0|rgpio_ints[18], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux13~2 , gpio_top0|Mux13~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[18] , gpio_top0|wb_dat_o[18], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux13~1 , wb_conmax_top0|m0|Mux13~1, openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[18]~20 , clint0|wb_dat_o[18]~20, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux49~0 , wb_conmax_top0|s4|Mux49~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[18] , clint0|mtimecmp[18], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[18] , clint0|wb_dat_o[18], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux13~2 , wb_conmax_top0|m0|Mux13~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux13~3 , wb_conmax_top0|m0|Mux13~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~17 , openriscv0|dwishbone_bus_if|rd_buf~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[18] , openriscv0|dwishbone_bus_if|rd_buf[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector89~0 , openriscv0|dwishbone_bus_if|Selector89~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[18] , openriscv0|dwishbone_bus_if|cpu_data_o[18], openriscv_min_sopc, 1
instance = comp, \plic0|enable~14 , plic0|enable~14, openriscv_min_sopc, 1
instance = comp, \plic0|enable[26] , plic0|enable[26], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux41~0 , wb_conmax_top0|s3|Mux41~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[26]~feeder , plic0|threshold[26]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[26] , plic0|threshold[26], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[26]~8 , plic0|wb_dat_o[26]~8, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][26]~feeder , plic0|priority[5][26]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][26] , plic0|priority[5][26], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][26] , plic0|priority[4][26], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~97 , plic0|wb_dat_o~97, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][26] , plic0|priority[1][26], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][26] , plic0|priority[3][26], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][26]~feeder , plic0|priority[0][26]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][26] , plic0|priority[0][26], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][26] , plic0|priority[2][26], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~95 , plic0|wb_dat_o~95, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~96 , plic0|wb_dat_o~96, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][26] , plic0|priority[6][26], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~98 , plic0|wb_dat_o~98, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[26] , plic0|wb_dat_o[26], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux5~0 , uart_top0|wb_interface|Mux5~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[26] , uart_top0|wb_interface|wb_dat_o[26], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~14 , inst_rom_0|wb_dat_o~14, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[26] , inst_rom_0|wb_dat_o[26], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux41~0 , wb_conmax_top0|s2|Mux41~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[26] , gpio_top0|rgpio_ints[26], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[26]~feeder , gpio_top0|rgpio_ptrig[26]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[26] , gpio_top0|rgpio_ptrig[26], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[26] , gpio_top0|rgpio_inte[26], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[26]~feeder , gpio_top0|rgpio_out[26]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[26] , gpio_top0|rgpio_out[26], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[26] , gpio_top0|rgpio_oe[26], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux5~0 , gpio_top0|Mux5~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux5~1 , gpio_top0|Mux5~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux5~2 , gpio_top0|Mux5~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[26] , gpio_top0|wb_dat_o[26], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux5~0 , wb_conmax_top0|m0|Mux5~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux5~1 , wb_conmax_top0|m0|Mux5~1, openriscv_min_sopc, 1
instance = comp, \clint0|msip~29 , clint0|msip~29, openriscv_min_sopc, 1
instance = comp, \clint0|msip[26] , clint0|msip[26], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[26]~9 , clint0|wb_dat_o[26]~9, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux41~0 , wb_conmax_top0|s4|Mux41~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[26] , clint0|mtimecmp[26], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[26] , clint0|wb_dat_o[26], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux5~2 , wb_conmax_top0|m0|Mux5~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux5~3 , wb_conmax_top0|m0|Mux5~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~18 , openriscv0|dwishbone_bus_if|rd_buf~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[26] , openriscv0|dwishbone_bus_if|rd_buf[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector81~0 , openriscv0|dwishbone_bus_if|Selector81~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[26] , openriscv0|dwishbone_bus_if|cpu_data_o[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[2]~20 , openriscv0|mem0|wdata_o[2]~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector13~0 , openriscv0|mem0|Selector13~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[2]~21 , openriscv0|mem0|wdata_o[2]~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[2]~22 , openriscv0|mem0|wdata_o[2]~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[2]~23 , openriscv0|mem0|wdata_o[2]~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1245 , openriscv0|regfile1|regs~1245, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1246 , openriscv0|regfile1|regs~1246, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1238 , openriscv0|regfile1|regs~1238, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1239 , openriscv0|regfile1|regs~1239, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1242 , openriscv0|regfile1|regs~1242, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1243 , openriscv0|regfile1|regs~1243, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1240 , openriscv0|regfile1|regs~1240, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1241 , openriscv0|regfile1|regs~1241, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1244 , openriscv0|regfile1|regs~1244, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1247 , openriscv0|regfile1|regs~1247, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1248 , openriscv0|regfile1|regs~1248, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1249 , openriscv0|regfile1|regs~1249, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1255 , openriscv0|regfile1|regs~1255, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1256 , openriscv0|regfile1|regs~1256, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1250 , openriscv0|regfile1|regs~1250, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1251 , openriscv0|regfile1|regs~1251, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1252 , openriscv0|regfile1|regs~1252, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1253 , openriscv0|regfile1|regs~1253, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1254 , openriscv0|regfile1|regs~1254, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1257 , openriscv0|regfile1|regs~1257, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[2]~26 , openriscv0|regfile1|rdata1[2]~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[2]~27 , openriscv0|regfile1|rdata1[2]~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[2]~23 , openriscv0|id0|reg1_o[2]~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[2]~24 , openriscv0|id0|reg1_o[2]~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[2]~124 , openriscv0|id0|reg1_o[2]~124, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[2] , openriscv0|id0|reg1_o[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~4 , openriscv0|id_ex0|ex_reg1~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[2] , openriscv0|id_ex0|ex_reg1[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[4]~8 , openriscv0|ex0|Add4|auto_generated|result_int[4]~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector73~2 , openriscv0|ex0|Selector73~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[3] , openriscv0|ex0|arithmeticres[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux11~2 , openriscv0|ex0|Mux11~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux11~3 , openriscv0|ex0|Mux11~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~4 , openriscv0|id_ex0|ex_link_address~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[3] , openriscv0|id_ex0|ex_link_address[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux11~9 , openriscv0|ex0|Mux11~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[3]~feeder , openriscv0|csr0|fflags[3]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[3] , openriscv0|csr0|fflags[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[3] , openriscv0|csr0|mvendorid[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector36~12 , openriscv0|csr0|Selector36~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[3] , openriscv0|csr0|mimpid[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[3] , openriscv0|csr0|marchid[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector36~11 , openriscv0|csr0|Selector36~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~0 , openriscv0|csr0|mtval~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[3] , openriscv0|csr0|mtval[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~4 , openriscv0|csr0|mcause~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~3 , openriscv0|csr0|mcause~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~2 , openriscv0|csr0|mcause~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus~1 , openriscv0|csr0|mstatus~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~5 , openriscv0|csr0|mcause~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[3] , openriscv0|csr0|mcause[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector36~1 , openriscv0|csr0|Selector36~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[3] , openriscv0|csr0|mscratch[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[3]~feeder , openriscv0|csr0|mtvec[3]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[3] , openriscv0|csr0|mtvec[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector36~0 , openriscv0|csr0|Selector36~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[3] , openriscv0|csr0|mip[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector36~2 , openriscv0|csr0|Selector36~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[3] , openriscv0|csr0|misa[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~8 , openriscv0|csr0|Add2~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~9 , openriscv0|csr0|Add2~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[3] , openriscv0|csr0|mepc[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector36~3 , openriscv0|csr0|Selector36~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector36~4 , openriscv0|csr0|Selector36~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector36~5 , openriscv0|csr0|Selector36~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector36~9 , openriscv0|csr0|Selector36~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[3] , openriscv0|csr0|minstret[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector36~7 , openriscv0|csr0|Selector36~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[3] , openriscv0|csr0|minstreth[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[3] , openriscv0|csr0|fcsr[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[3]~feeder , openriscv0|csr0|frm[3]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[3] , openriscv0|csr0|frm[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector36~6 , openriscv0|csr0|Selector36~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector36~8 , openriscv0|csr0|Selector36~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[3] , openriscv0|csr0|mhartid[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector36~10 , openriscv0|csr0|Selector36~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector36~13 , openriscv0|csr0|Selector36~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[3] , openriscv0|csr0|data_o[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o~0 , openriscv0|ex0|csr_reg_data_o~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o~3 , openriscv0|ex0|csr_reg_data_o~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[3] , openriscv0|ex0|moveres[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector41~0 , openriscv0|ex0|Selector41~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector41~1 , openriscv0|ex0|Selector41~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[3] , openriscv0|ex0|logicout[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux11~6 , openriscv0|ex0|Mux11~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~5 , openriscv0|div0|result_o~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[3] , openriscv0|div0|result_o[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux11~4 , openriscv0|ex0|Mux11~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~22 , openriscv0|ex0|ShiftRight0~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~73 , openriscv0|ex0|ShiftRight0~73, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~78 , openriscv0|ex0|ShiftRight0~78, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~79 , openriscv0|ex0|ShiftRight0~79, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~80 , openriscv0|ex0|ShiftRight0~80, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~11 , openriscv0|ex0|ShiftLeft1~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux11~5 , openriscv0|ex0|Mux11~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~6 , openriscv0|div0|result_o~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[35] , openriscv0|div0|result_o[35], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux11~7 , openriscv0|ex0|Mux11~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux11~8 , openriscv0|ex0|Mux11~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux11 , openriscv0|ex0|Mux11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[3] , openriscv0|ex0|wdata_o[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[3]~21 , openriscv0|id0|reg1_o[3]~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1218 , openriscv0|regfile1|regs~1218, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1219 , openriscv0|regfile1|regs~1219, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1225 , openriscv0|regfile1|regs~1225, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1226 , openriscv0|regfile1|regs~1226, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1220 , openriscv0|regfile1|regs~1220, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1221 , openriscv0|regfile1|regs~1221, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1222 , openriscv0|regfile1|regs~1222, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1223 , openriscv0|regfile1|regs~1223, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1224 , openriscv0|regfile1|regs~1224, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1227 , openriscv0|regfile1|regs~1227, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1235 , openriscv0|regfile1|regs~1235, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1236 , openriscv0|regfile1|regs~1236, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1228 , openriscv0|regfile1|regs~1228, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1229 , openriscv0|regfile1|regs~1229, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1232 , openriscv0|regfile1|regs~1232, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1233 , openriscv0|regfile1|regs~1233, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1230 , openriscv0|regfile1|regs~1230, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1231 , openriscv0|regfile1|regs~1231, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1234 , openriscv0|regfile1|regs~1234, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1237 , openriscv0|regfile1|regs~1237, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[3]~24 , openriscv0|regfile1|rdata1[3]~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[3]~25 , openriscv0|regfile1|rdata1[3]~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[3]~22 , openriscv0|id0|reg1_o[3]~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[3]~123 , openriscv0|id0|reg1_o[3]~123, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[3] , openriscv0|id0|reg1_o[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~3 , openriscv0|id_ex0|ex_reg1~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[3] , openriscv0|id_ex0|ex_reg1[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[5]~10 , openriscv0|ex0|Add4|auto_generated|result_int[5]~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector70~2 , openriscv0|ex0|Selector70~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[6] , openriscv0|ex0|arithmeticres[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~9 , openriscv0|id_ex0|ex_link_address~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[6] , openriscv0|id_ex0|ex_link_address[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux8~2 , openriscv0|ex0|Mux8~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~15 , openriscv0|div0|result_o~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[6] , openriscv0|div0|result_o[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux8~3 , openriscv0|ex0|Mux8~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~37 , openriscv0|ex0|ShiftLeft1~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~116 , openriscv0|ex0|ShiftRight0~116, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~117 , openriscv0|ex0|ShiftRight0~117, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~120 , openriscv0|ex0|ShiftRight0~120, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux8~4 , openriscv0|ex0|Mux8~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~16 , openriscv0|div0|result_o~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[38]~feeder , openriscv0|div0|result_o[38]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[38] , openriscv0|div0|result_o[38], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector38~0 , openriscv0|ex0|Selector38~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector38~1 , openriscv0|ex0|Selector38~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[6] , openriscv0|ex0|logicout[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~16 , openriscv0|csr0|mcause~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[6] , openriscv0|csr0|mcause[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~11 , openriscv0|csr0|mtval~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[6] , openriscv0|csr0|mtval[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector33~2 , openriscv0|csr0|Selector33~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[6] , openriscv0|csr0|mstatus[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector33~3 , openriscv0|csr0|Selector33~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~76 , openriscv0|csr0|Add2~76, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~77 , openriscv0|csr0|Add2~77, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[6] , openriscv0|csr0|mepc[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector33~4 , openriscv0|csr0|Selector33~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[6]~feeder , openriscv0|csr0|mip[6]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[6] , openriscv0|csr0|mip[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[6] , openriscv0|csr0|mscratch[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector33~1 , openriscv0|csr0|Selector33~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[6] , openriscv0|csr0|misa[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[6] , openriscv0|csr0|mie[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector33~0 , openriscv0|csr0|Selector33~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector33~5 , openriscv0|csr0|Selector33~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[6] , openriscv0|csr0|mimpid[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[6] , openriscv0|csr0|marchid[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector33~11 , openriscv0|csr0|Selector33~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[6]~feeder , openriscv0|csr0|fflags[6]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[6] , openriscv0|csr0|fflags[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[6] , openriscv0|csr0|mvendorid[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector33~12 , openriscv0|csr0|Selector33~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[6] , openriscv0|csr0|fcsr[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector33~6 , openriscv0|csr0|Selector33~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[6] , openriscv0|csr0|frm[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[6] , openriscv0|csr0|minstreth[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[6]~feeder , openriscv0|csr0|mhartid[6]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[6] , openriscv0|csr0|mhartid[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector33~7 , openriscv0|csr0|Selector33~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector33~8 , openriscv0|csr0|Selector33~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[6] , openriscv0|csr0|minstret[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector33~9 , openriscv0|csr0|Selector33~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector33~10 , openriscv0|csr0|Selector33~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector33~13 , openriscv0|csr0|Selector33~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[6] , openriscv0|csr0|data_o[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~10 , openriscv0|ex0|moveres~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~11 , openriscv0|ex0|moveres~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[6] , openriscv0|ex0|moveres[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux8~5 , openriscv0|ex0|Mux8~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux8~6 , openriscv0|ex0|Mux8~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux8~7 , openriscv0|ex0|Mux8~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux8~8 , openriscv0|ex0|Mux8~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux8~0 , openriscv0|ex0|Mux8~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux8~1 , openriscv0|ex0|Mux8~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux8 , openriscv0|ex0|Mux8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[6] , openriscv0|ex0|wdata_o[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~7 , openriscv0|ex_mem0|mem_wdata~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[6] , openriscv0|ex_mem0|mem_wdata[6], openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~7 , data_ram_0|wb_dat_o~7, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[6] , data_ram_0|wb_dat_o[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux61~0 , wb_conmax_top0|s3|Mux61~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[6] , plic0|threshold[6], openriscv_min_sopc, 1
instance = comp, \plic0|enable~6 , plic0|enable~6, openriscv_min_sopc, 1
instance = comp, \plic0|enable[6] , plic0|enable[6], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[6]~2 , plic0|wb_dat_o[6]~2, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][6]~feeder , plic0|priority[5][6]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][6] , plic0|priority[5][6], openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][6] , plic0|priority[6][6], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][6] , plic0|priority[1][6], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][6] , plic0|priority[0][6], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][6]~feeder , plic0|priority[3][6]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][6] , plic0|priority[3][6], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][6] , plic0|priority[2][6], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~63 , plic0|wb_dat_o~63, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~64 , plic0|wb_dat_o~64, openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][6] , plic0|priority[4][6], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~65 , plic0|wb_dat_o~65, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~66 , plic0|wb_dat_o~66, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[6] , plic0|wb_dat_o[6], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux25~0 , uart_top0|wb_interface|Mux25~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux25~1 , uart_top0|wb_interface|Mux25~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux25~2 , uart_top0|wb_interface|Mux25~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[6] , uart_top0|wb_interface|wb_dat_o[6], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~6 , inst_rom_0|wb_dat_o~6, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[6] , inst_rom_0|wb_dat_o[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux25~0 , wb_conmax_top0|m0|Mux25~0, openriscv_min_sopc, 1
instance = comp, \gpio_i[6]~input , gpio_i[6]~input, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[6]~feeder , gpio_top0|sync[6]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[6] , gpio_top0|sync[6], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[6] , gpio_top0|ext_pad_s[6], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[6] , gpio_top0|rgpio_in[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux61~0 , wb_conmax_top0|s2|Mux61~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[6] , gpio_top0|rgpio_ptrig[6], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[6] , gpio_top0|rgpio_inte[6], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~15 , gpio_top0|rgpio_ints~15, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~16 , gpio_top0|rgpio_ints~16, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~17 , gpio_top0|rgpio_ints~17, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[6] , gpio_top0|rgpio_ints[6], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[6] , gpio_top0|rgpio_oe[6], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux25~0 , gpio_top0|Mux25~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[6] , gpio_top0|rgpio_out[6], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux25~1 , gpio_top0|Mux25~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux25~2 , gpio_top0|Mux25~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux25~3 , gpio_top0|Mux25~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[6] , gpio_top0|wb_dat_o[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux25~1 , wb_conmax_top0|m0|Mux25~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux61~0 , wb_conmax_top0|s15|Mux61~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[6]~feeder , wb_conmax_top0|rf|conf1[6]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[6] , wb_conmax_top0|rf|conf1[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[6] , wb_conmax_top0|rf|conf0[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~86 , wb_conmax_top0|rf|rf_dout~86, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[6] , wb_conmax_top0|rf|conf3[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[6]~feeder , wb_conmax_top0|rf|conf2[6]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[6] , wb_conmax_top0|rf|conf2[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~87 , wb_conmax_top0|rf|rf_dout~87, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[6] , wb_conmax_top0|rf|conf10[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[6] , wb_conmax_top0|rf|conf11[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[6]~feeder , wb_conmax_top0|rf|conf9[6]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[6] , wb_conmax_top0|rf|conf9[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[6] , wb_conmax_top0|rf|conf8[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~84 , wb_conmax_top0|rf|rf_dout~84, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~85 , wb_conmax_top0|rf|rf_dout~85, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~88 , wb_conmax_top0|rf|rf_dout~88, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[6]~feeder , wb_conmax_top0|rf|conf15[6]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[6] , wb_conmax_top0|rf|conf15[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[6] , wb_conmax_top0|rf|conf13[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[6]~feeder , wb_conmax_top0|rf|conf14[6]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[6] , wb_conmax_top0|rf|conf14[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[6] , wb_conmax_top0|rf|conf12[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~89 , wb_conmax_top0|rf|rf_dout~89, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~90 , wb_conmax_top0|rf|rf_dout~90, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[6]~feeder , wb_conmax_top0|rf|conf7[6]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[6] , wb_conmax_top0|rf|conf7[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[6]~feeder , wb_conmax_top0|rf|conf6[6]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[6] , wb_conmax_top0|rf|conf6[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[6] , wb_conmax_top0|rf|conf4[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~82 , wb_conmax_top0|rf|rf_dout~82, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[6] , wb_conmax_top0|rf|conf5[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~83 , wb_conmax_top0|rf|rf_dout~83, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~91 , wb_conmax_top0|rf|rf_dout~91, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~197 , wb_conmax_top0|rf|rf_dout~197, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[6] , wb_conmax_top0|rf|rf_dout[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|i_wb_data_o[6]~5 , wb_conmax_top0|rf|i_wb_data_o[6]~5, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux25~2 , wb_conmax_top0|m0|Mux25~2, openriscv_min_sopc, 1
instance = comp, \clint0|msip~9 , clint0|msip~9, openriscv_min_sopc, 1
instance = comp, \clint0|msip[6]~feeder , clint0|msip[6]~feeder, openriscv_min_sopc, 1
instance = comp, \clint0|msip[6] , clint0|msip[6], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[6]~3 , clint0|wb_dat_o[6]~3, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux61~0 , wb_conmax_top0|s4|Mux61~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[6] , clint0|mtimecmp[6], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[6] , clint0|wb_dat_o[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux25~3 , wb_conmax_top0|m0|Mux25~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~31 , openriscv0|dwishbone_bus_if|rd_buf~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[6] , openriscv0|dwishbone_bus_if|rd_buf[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector101~0 , openriscv0|dwishbone_bus_if|Selector101~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[6] , openriscv0|dwishbone_bus_if|cpu_data_o[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector9~0 , openriscv0|mem0|Selector9~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux1~0 , uart_top0|wb_interface|Mux1~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux1~1 , uart_top0|wb_interface|Mux1~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[30] , uart_top0|wb_interface|wb_dat_o[30], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux37~0 , wb_conmax_top0|s2|Mux37~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[30] , gpio_top0|rgpio_ints[30], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[30]~feeder , gpio_top0|rgpio_out[30]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[30] , gpio_top0|rgpio_out[30], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[30] , gpio_top0|rgpio_oe[30], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux1~0 , gpio_top0|Mux1~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[30]~feeder , gpio_top0|rgpio_ptrig[30]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[30] , gpio_top0|rgpio_ptrig[30], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[30] , gpio_top0|rgpio_inte[30], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux1~1 , gpio_top0|Mux1~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux1~2 , gpio_top0|Mux1~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[30] , gpio_top0|wb_dat_o[30], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~17 , inst_rom_0|wb_dat_o~17, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[30] , inst_rom_0|wb_dat_o[30], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux1~0 , wb_conmax_top0|m0|Mux1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux1~1 , wb_conmax_top0|m0|Mux1~1, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~18 , data_ram_0|wb_dat_o~18, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[30] , data_ram_0|wb_dat_o[30], openriscv_min_sopc, 1
instance = comp, \clint0|msip~33 , clint0|msip~33, openriscv_min_sopc, 1
instance = comp, \clint0|msip[30] , clint0|msip[30], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[30]~13 , clint0|wb_dat_o[30]~13, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux37~0 , wb_conmax_top0|s4|Mux37~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[30] , clint0|mtimecmp[30], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[30] , clint0|wb_dat_o[30], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux1~2 , wb_conmax_top0|m0|Mux1~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux1~3 , wb_conmax_top0|m0|Mux1~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~34 , openriscv0|dwishbone_bus_if|rd_buf~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[30] , openriscv0|dwishbone_bus_if|rd_buf[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector77~0 , openriscv0|dwishbone_bus_if|Selector77~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[30] , openriscv0|dwishbone_bus_if|cpu_data_o[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[6]~32 , openriscv0|mem0|wdata_o[6]~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[6]~33 , openriscv0|mem0|wdata_o[6]~33, openriscv_min_sopc, 1
instance = comp, \clint0|msip~17 , clint0|msip~17, openriscv_min_sopc, 1
instance = comp, \clint0|msip[14] , clint0|msip[14], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[14]~6 , clint0|wb_dat_o[14]~6, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux53~0 , wb_conmax_top0|s4|Mux53~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[14] , clint0|mtimecmp[14], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[14] , clint0|wb_dat_o[14], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux17~1 , uart_top0|wb_interface|Mux17~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux17~0 , uart_top0|wb_interface|Mux17~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux17~2 , uart_top0|wb_interface|Mux17~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[14] , uart_top0|wb_interface|wb_dat_o[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux53~0 , wb_conmax_top0|s3|Mux53~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[14]~feeder , plic0|threshold[14]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[14] , plic0|threshold[14], openriscv_min_sopc, 1
instance = comp, \plic0|enable~7 , plic0|enable~7, openriscv_min_sopc, 1
instance = comp, \plic0|enable[14] , plic0|enable[14], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[14]~5 , plic0|wb_dat_o[14]~5, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][14]~feeder , plic0|priority[5][14]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][14] , plic0|priority[5][14], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][14] , plic0|priority[4][14], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~69 , plic0|wb_dat_o~69, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][14] , plic0|priority[6][14], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][14]~feeder , plic0|priority[1][14]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][14] , plic0|priority[1][14], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][14]~feeder , plic0|priority[0][14]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][14] , plic0|priority[0][14], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][14] , plic0|priority[2][14], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~67 , plic0|wb_dat_o~67, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][14] , plic0|priority[3][14], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~68 , plic0|wb_dat_o~68, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~70 , plic0|wb_dat_o~70, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[14] , plic0|wb_dat_o[14], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~7 , inst_rom_0|wb_dat_o~7, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[14] , inst_rom_0|wb_dat_o[14], openriscv_min_sopc, 1
instance = comp, \gpio_i[14]~input , gpio_i[14]~input, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[14] , gpio_top0|sync[14], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[14] , gpio_top0|ext_pad_s[14], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[14]~feeder , gpio_top0|rgpio_in[14]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[14] , gpio_top0|rgpio_in[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux53~0 , wb_conmax_top0|s2|Mux53~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[14] , gpio_top0|rgpio_ptrig[14], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~18 , gpio_top0|rgpio_ints~18, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[14] , gpio_top0|rgpio_inte[14], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~19 , gpio_top0|rgpio_ints~19, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~20 , gpio_top0|rgpio_ints~20, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[14] , gpio_top0|rgpio_ints[14], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[14]~feeder , gpio_top0|rgpio_out[14]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[14] , gpio_top0|rgpio_out[14], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[14] , gpio_top0|rgpio_oe[14], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux17~0 , gpio_top0|Mux17~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux17~1 , gpio_top0|Mux17~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux17~2 , gpio_top0|Mux17~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux17~3 , gpio_top0|Mux17~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[14] , gpio_top0|wb_dat_o[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux17~0 , wb_conmax_top0|m0|Mux17~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux17~1 , wb_conmax_top0|m0|Mux17~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux53~0 , wb_conmax_top0|s15|Mux53~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[14]~feeder , wb_conmax_top0|rf|conf13[14]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[14] , wb_conmax_top0|rf|conf13[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[14] , wb_conmax_top0|rf|conf9[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[14]~feeder , wb_conmax_top0|rf|conf5[14]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[14] , wb_conmax_top0|rf|conf5[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[14] , wb_conmax_top0|rf|conf1[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~92 , wb_conmax_top0|rf|rf_dout~92, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~93 , wb_conmax_top0|rf|rf_dout~93, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[14]~feeder , wb_conmax_top0|rf|conf11[14]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[14] , wb_conmax_top0|rf|conf11[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[14] , wb_conmax_top0|rf|conf15[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[14] , wb_conmax_top0|rf|conf3[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[14]~feeder , wb_conmax_top0|rf|conf7[14]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[14] , wb_conmax_top0|rf|conf7[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~99 , wb_conmax_top0|rf|rf_dout~99, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~100 , wb_conmax_top0|rf|rf_dout~100, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[14]~feeder , wb_conmax_top0|rf|conf4[14]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[14] , wb_conmax_top0|rf|conf4[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[14] , wb_conmax_top0|rf|conf0[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~96 , wb_conmax_top0|rf|rf_dout~96, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[14] , wb_conmax_top0|rf|conf12[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[14]~feeder , wb_conmax_top0|rf|conf8[14]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[14] , wb_conmax_top0|rf|conf8[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~97 , wb_conmax_top0|rf|rf_dout~97, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[14]~feeder , wb_conmax_top0|rf|conf10[14]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[14] , wb_conmax_top0|rf|conf10[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[14] , wb_conmax_top0|rf|conf14[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[14]~feeder , wb_conmax_top0|rf|conf6[14]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[14] , wb_conmax_top0|rf|conf6[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[14] , wb_conmax_top0|rf|conf2[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~94 , wb_conmax_top0|rf|rf_dout~94, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~95 , wb_conmax_top0|rf|rf_dout~95, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~98 , wb_conmax_top0|rf|rf_dout~98, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~101 , wb_conmax_top0|rf|rf_dout~101, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~198 , wb_conmax_top0|rf|rf_dout~198, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[14] , wb_conmax_top0|rf|rf_dout[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|i_wb_data_o[14]~6 , wb_conmax_top0|rf|i_wb_data_o[14]~6, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux17~2 , wb_conmax_top0|m0|Mux17~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux17~3 , wb_conmax_top0|m0|Mux17~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~32 , openriscv0|dwishbone_bus_if|rd_buf~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[14] , openriscv0|dwishbone_bus_if|rd_buf[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector93~0 , openriscv0|dwishbone_bus_if|Selector93~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[14] , openriscv0|dwishbone_bus_if|cpu_data_o[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[6]~34 , openriscv0|mem0|wdata_o[6]~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[6]~35 , openriscv0|mem0|wdata_o[6]~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[6]~36 , openriscv0|mem0|wdata_o[6]~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1407 , openriscv0|regfile1|regs~1407, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1408 , openriscv0|regfile1|regs~1408, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1404 , openriscv0|regfile1|regs~1404, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1405 , openriscv0|regfile1|regs~1405, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1402 , openriscv0|regfile1|regs~1402, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1403 , openriscv0|regfile1|regs~1403, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1406 , openriscv0|regfile1|regs~1406, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1400 , openriscv0|regfile1|regs~1400, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1401 , openriscv0|regfile1|regs~1401, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1409 , openriscv0|regfile1|regs~1409, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1414 , openriscv0|regfile1|regs~1414, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1415 , openriscv0|regfile1|regs~1415, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1412 , openriscv0|regfile1|regs~1412, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1413 , openriscv0|regfile1|regs~1413, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1416 , openriscv0|regfile1|regs~1416, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1410 , openriscv0|regfile1|regs~1410, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1411 , openriscv0|regfile1|regs~1411, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1417 , openriscv0|regfile1|regs~1417, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1418 , openriscv0|regfile1|regs~1418, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1419 , openriscv0|regfile1|regs~1419, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[6]~32 , openriscv0|regfile1|rdata1[6]~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[6]~33 , openriscv0|regfile1|rdata1[6]~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[6]~38 , openriscv0|id0|reg1_o[6]~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[6]~39 , openriscv0|id0|reg1_o[6]~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[6]~40 , openriscv0|id0|reg1_o[6]~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[6] , openriscv0|id0|reg1_o[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~27 , openriscv0|id_ex0|ex_reg1~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[6] , openriscv0|id_ex0|ex_reg1[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector249~4 , openriscv0|ex0|Selector249~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector249~5 , openriscv0|ex0|Selector249~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector249~7 , openriscv0|ex0|Selector249~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector249~6 , openriscv0|ex0|Selector249~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector249~8 , openriscv0|ex0|Selector249~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[6] , openriscv0|ex0|csr_reg_data_o[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~14 , openriscv0|ex_mem0|mem_csr_reg_data~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[6] , openriscv0|ex_mem0|mem_csr_reg_data[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~13 , openriscv0|mem_wb0|wb_csr_reg_data~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[6] , openriscv0|mem_wb0|wb_csr_reg_data[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~10 , openriscv0|csr0|mtvec~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[6]~feeder , openriscv0|csr0|mtvec[6]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[6] , openriscv0|csr0|mtvec[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[6]~41 , openriscv0|ctrl0|new_pc[6]~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[6]~42 , openriscv0|ctrl0|new_pc[6]~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[6]~43 , openriscv0|ctrl0|new_pc[6]~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[6] , openriscv0|ctrl0|new_pc[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~86 , openriscv0|id0|Add4~86, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~87 , openriscv0|id0|Add4~87, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[6] , openriscv0|pc_reg0|hold_branch_target_address[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~0 , openriscv0|pc_reg0|Add0~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~2 , openriscv0|pc_reg0|Add0~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~4 , openriscv0|pc_reg0|Add0~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~10 , openriscv0|pc_reg0|Add0~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~12 , openriscv0|pc_reg0|Add0~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~76 , openriscv0|pc_reg0|Add0~76, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~77 , openriscv0|pc_reg0|Add0~77, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[6] , openriscv0|pc_reg0|pc[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~88 , openriscv0|id0|Add4~88, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~89 , openriscv0|id0|Add4~89, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[7] , openriscv0|pc_reg0|hold_branch_target_address[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~78 , openriscv0|pc_reg0|Add0~78, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[7]~44 , openriscv0|ctrl0|new_pc[7]~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[7]~45 , openriscv0|ctrl0|new_pc[7]~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[7]~46 , openriscv0|ctrl0|new_pc[7]~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[7] , openriscv0|ctrl0|new_pc[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~79 , openriscv0|pc_reg0|Add0~79, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[7] , openriscv0|pc_reg0|pc[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~7 , openriscv0|if_id0|id_pc~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[7] , openriscv0|if_id0|id_pc[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~7 , openriscv0|id_ex0|ex_current_inst_address~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[7] , openriscv0|id_ex0|ex_current_inst_address[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~8 , openriscv0|ex_mem0|mem_current_inst_address~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[7] , openriscv0|ex_mem0|mem_current_inst_address[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~16 , openriscv0|csr0|Add2~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~118 , openriscv0|csr0|Add2~118, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~119 , openriscv0|csr0|Add2~119, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[8] , openriscv0|csr0|mepc[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[8]~104 , openriscv0|ctrl0|new_pc[8]~104, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[8]~105 , openriscv0|ctrl0|new_pc[8]~105, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[8]~106 , openriscv0|ctrl0|new_pc[8]~106, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[8] , openriscv0|ctrl0|new_pc[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~143 , openriscv0|id0|Add4~143, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~144 , openriscv0|id0|Add4~144, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[8] , openriscv0|pc_reg0|hold_branch_target_address[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~118 , openriscv0|pc_reg0|Add0~118, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~119 , openriscv0|pc_reg0|Add0~119, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[8] , openriscv0|pc_reg0|pc[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~8 , openriscv0|if_id0|id_pc~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[8] , openriscv0|if_id0|id_pc[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~8 , openriscv0|id_ex0|ex_current_inst_address~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[8] , openriscv0|id_ex0|ex_current_inst_address[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~9 , openriscv0|ex_mem0|mem_current_inst_address~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[8] , openriscv0|ex_mem0|mem_current_inst_address[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~18 , openriscv0|csr0|Add2~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~116 , openriscv0|csr0|Add2~116, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~117 , openriscv0|csr0|Add2~117, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[9] , openriscv0|csr0|mepc[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[9]~101 , openriscv0|ctrl0|new_pc[9]~101, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[9]~102 , openriscv0|ctrl0|new_pc[9]~102, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[9]~103 , openriscv0|ctrl0|new_pc[9]~103, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[9] , openriscv0|ctrl0|new_pc[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~141 , openriscv0|id0|Add4~141, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~142 , openriscv0|id0|Add4~142, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[9] , openriscv0|pc_reg0|hold_branch_target_address[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~116 , openriscv0|pc_reg0|Add0~116, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~117 , openriscv0|pc_reg0|Add0~117, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[9] , openriscv0|pc_reg0|pc[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~9 , openriscv0|if_id0|id_pc~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[9] , openriscv0|if_id0|id_pc[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~10 , openriscv0|id_ex0|ex_link_address~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[9] , openriscv0|id_ex0|ex_link_address[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux5~2 , openriscv0|ex0|Mux5~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~18 , openriscv0|div0|result_o~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[41] , openriscv0|div0|result_o[41], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~13 , openriscv0|ex0|moveres~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[9] , openriscv0|ex0|moveres[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector35~0 , openriscv0|ex0|Selector35~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector35~1 , openriscv0|ex0|Selector35~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[9] , openriscv0|ex0|logicout[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux5~5 , openriscv0|ex0|Mux5~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~15 , openriscv0|ex0|ShiftLeft1~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~16 , openriscv0|ex0|ShiftLeft1~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~121 , openriscv0|ex0|ShiftRight0~121, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~122 , openriscv0|ex0|ShiftRight0~122, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~123 , openriscv0|ex0|ShiftRight0~123, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~17 , openriscv0|div0|result_o~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[9] , openriscv0|div0|result_o[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~33 , openriscv0|ex0|ShiftLeft0~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux5~3 , openriscv0|ex0|Mux5~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux5~4 , openriscv0|ex0|Mux5~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux5~6 , openriscv0|ex0|Mux5~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux5~7 , openriscv0|ex0|Mux5~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux5~8 , openriscv0|ex0|Mux5~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux5~0 , openriscv0|ex0|Mux5~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux5~1 , openriscv0|ex0|Mux5~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector67~2 , openriscv0|ex0|Selector67~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[9] , openriscv0|ex0|arithmeticres[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux5 , openriscv0|ex0|Mux5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[9] , openriscv0|ex0|wdata_o[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[9]~41 , openriscv0|id0|reg1_o[9]~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[9]~42 , openriscv0|id0|reg1_o[9]~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[9]~43 , openriscv0|id0|reg1_o[9]~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[9] , openriscv0|id0|reg1_o[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~24 , openriscv0|id_ex0|ex_reg1~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[9] , openriscv0|id_ex0|ex_reg1[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~26 , openriscv0|ex0|Add0~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~80 , openriscv0|ex0|Add1~80, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[13] , openriscv0|ex_mem0|mem_mem_addr[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~21 , openriscv0|dwishbone_bus_if|wishbone_addr_o~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[13] , openriscv0|dwishbone_bus_if|wishbone_addr_o[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux18~0 , wb_conmax_top0|s3|Mux18~0, openriscv_min_sopc, 1
instance = comp, \plic0|Equal0~0 , plic0|Equal0~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[31]~0 , plic0|threshold[31]~0, openriscv_min_sopc, 1
instance = comp, \plic0|enable[9]~1 , plic0|enable[9]~1, openriscv_min_sopc, 1
instance = comp, \plic0|enable[28] , plic0|enable[28], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux39~0 , wb_conmax_top0|s3|Mux39~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[28]~feeder , plic0|threshold[28]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[28] , plic0|threshold[28], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[28]~10 , plic0|wb_dat_o[28]~10, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[28]~feeder , plic0|wb_dat_o[28]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][28]~feeder , plic0|priority[0][28]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][28] , plic0|priority[0][28], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][28] , plic0|priority[2][28], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~87 , plic0|wb_dat_o~87, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][28]~feeder , plic0|priority[1][28]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][28] , plic0|priority[1][28], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][28] , plic0|priority[3][28], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~88 , plic0|wb_dat_o~88, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][28] , plic0|priority[6][28], openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][28]~feeder , plic0|priority[5][28]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][28] , plic0|priority[5][28], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][28] , plic0|priority[4][28], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~89 , plic0|wb_dat_o~89, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~90 , plic0|wb_dat_o~90, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[28] , plic0|wb_dat_o[28], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~3 , uart_top0|regs|Mux3~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~4 , uart_top0|regs|Mux3~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|cts_c~0 , uart_top0|regs|cts_c~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|msr[4] , uart_top0|regs|msr[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[4] , uart_top0|regs|scratch[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~5 , uart_top0|regs|Mux3~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~5 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~5, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[13] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[13], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~6 , uart_top0|regs|Mux3~6, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~7 , uart_top0|regs|Mux3~7, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~8 , uart_top0|regs|Mux3~8, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~9 , uart_top0|regs|Mux3~9, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux3~0 , uart_top0|wb_interface|Mux3~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux3~1 , uart_top0|wb_interface|Mux3~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[28] , uart_top0|wb_interface|wb_dat_o[28], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux39~0 , wb_conmax_top0|s2|Mux39~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[28]~feeder , gpio_top0|rgpio_ptrig[28]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[28] , gpio_top0|rgpio_ptrig[28], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[28]~feeder , gpio_top0|rgpio_out[28]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[28] , gpio_top0|rgpio_out[28], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[28] , gpio_top0|rgpio_oe[28], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux3~0 , gpio_top0|Mux3~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[28] , gpio_top0|rgpio_inte[28], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux3~1 , gpio_top0|Mux3~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[28] , gpio_top0|rgpio_ints[28], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux3~2 , gpio_top0|Mux3~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[28] , gpio_top0|wb_dat_o[28], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~12 , inst_rom_0|wb_dat_o~12, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[28] , inst_rom_0|wb_dat_o[28], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux3~0 , wb_conmax_top0|m0|Mux3~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux3~1 , wb_conmax_top0|m0|Mux3~1, openriscv_min_sopc, 1
instance = comp, \clint0|msip~31 , clint0|msip~31, openriscv_min_sopc, 1
instance = comp, \clint0|msip[28] , clint0|msip[28], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[28]~11 , clint0|wb_dat_o[28]~11, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux39~0 , wb_conmax_top0|s4|Mux39~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[28] , clint0|mtimecmp[28], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[28] , clint0|wb_dat_o[28], openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~13 , data_ram_0|wb_dat_o~13, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[28] , data_ram_0|wb_dat_o[28], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux3~2 , wb_conmax_top0|m0|Mux3~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux3~3 , wb_conmax_top0|m0|Mux3~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~26 , openriscv0|dwishbone_bus_if|rd_buf~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[28] , openriscv0|dwishbone_bus_if|rd_buf[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector79~0 , openriscv0|dwishbone_bus_if|Selector79~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[28] , openriscv0|dwishbone_bus_if|cpu_data_o[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[28]~89 , openriscv0|mem0|wdata_o[28]~89, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~5 , openriscv0|ex0|Add4|auto_generated|_~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[28]~56 , openriscv0|ex0|Add4|auto_generated|result_int[28]~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[29]~58 , openriscv0|ex0|Add4|auto_generated|result_int[29]~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector48~2 , openriscv0|ex0|Selector48~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[28] , openriscv0|ex0|arithmeticres[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector16~0 , openriscv0|ex0|Selector16~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector16~1 , openriscv0|ex0|Selector16~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[28] , openriscv0|ex0|logicout[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux28~7 , openriscv0|ex0|Mux28~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~24 , openriscv0|ex0|Mux29~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~16 , openriscv0|ex0|Mux29~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~4 , openriscv0|ex0|Mux29~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~17 , openriscv0|ex0|Mux29~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~52 , openriscv0|ex0|ShiftLeft0~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~53 , openriscv0|ex0|ShiftLeft0~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~51 , openriscv0|ex0|ShiftLeft0~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~54 , openriscv0|ex0|ShiftLeft0~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|shiftres~12 , openriscv0|ex0|shiftres~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~90 , openriscv0|ex0|ShiftLeft0~90, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~92 , openriscv0|ex0|ShiftLeft0~92, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~100 , openriscv0|ex0|ShiftLeft0~100, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux28~3 , openriscv0|ex0|Mux28~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~97 , openriscv0|ex0|ShiftLeft0~97, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~77 , openriscv0|ex0|ShiftLeft0~77, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~81 , openriscv0|ex0|ShiftLeft0~81, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~69 , openriscv0|ex0|ShiftLeft0~69, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~82 , openriscv0|ex0|ShiftLeft0~82, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux28~4 , openriscv0|ex0|Mux28~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~12 , openriscv0|ex0|Mux29~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~148 , openriscv0|ex0|ShiftRight0~148, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux28~5 , openriscv0|ex0|Mux28~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux28~6 , openriscv0|ex0|Mux28~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux28~8 , openriscv0|ex0|Mux28~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~59 , openriscv0|div0|result_o~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[60] , openriscv0|div0|result_o[60], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~54 , openriscv0|div0|Add1~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[27]~28 , openriscv0|ex0|div_opdata1_o[27]~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[26]~25 , openriscv0|ex0|div_opdata1_o[26]~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[24]~23 , openriscv0|ex0|div_opdata1_o[24]~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector119~0 , openriscv0|ex0|Selector119~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[23]~24 , openriscv0|ex0|div_opdata1_o[23]~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~48 , openriscv0|div0|Add4~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector50~0 , openriscv0|div0|Selector50~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~46 , openriscv0|div0|Add1~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector50~1 , openriscv0|div0|Selector50~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[24] , openriscv0|div0|dividend[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~50 , openriscv0|div0|Add4~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector49~0 , openriscv0|div0|Selector49~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~48 , openriscv0|div0|Add1~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector49~1 , openriscv0|div0|Selector49~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[25] , openriscv0|div0|dividend[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[25]~26 , openriscv0|ex0|div_opdata1_o[25]~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~52 , openriscv0|div0|Add4~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector48~0 , openriscv0|div0|Selector48~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~50 , openriscv0|div0|Add1~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector48~1 , openriscv0|div0|Selector48~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[26] , openriscv0|div0|dividend[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~54 , openriscv0|div0|Add4~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector47~0 , openriscv0|div0|Selector47~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~52 , openriscv0|div0|Add1~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector47~1 , openriscv0|div0|Selector47~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[27] , openriscv0|div0|dividend[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~56 , openriscv0|div0|Add4~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector46~0 , openriscv0|div0|Selector46~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector46~1 , openriscv0|div0|Selector46~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[28] , openriscv0|div0|dividend[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~60 , openriscv0|div0|result_o~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[28] , openriscv0|div0|result_o[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux28~9 , openriscv0|ex0|Mux28~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~44 , openriscv0|id0|Add3~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~46 , openriscv0|id0|Add3~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~48 , openriscv0|id0|Add3~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~50 , openriscv0|id0|Add3~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~52 , openriscv0|id0|Add3~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~31 , openriscv0|id_ex0|ex_link_address~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[28] , openriscv0|id_ex0|ex_link_address[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux28~2 , openriscv0|ex0|Mux28~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux28~10 , openriscv0|ex0|Mux28~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~76 , openriscv0|ex0|Mult0|auto_generated|op_1~76, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~78 , openriscv0|ex0|Mult0|auto_generated|op_1~78, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~80 , openriscv0|ex0|Mult0|auto_generated|op_1~80, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~82 , openriscv0|ex0|Mult0|auto_generated|op_1~82, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~84 , openriscv0|ex0|Mult0|auto_generated|op_1~84, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux28~0 , openriscv0|ex0|Mux28~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~112 , openriscv0|ex0|Add6~112, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~114 , openriscv0|ex0|Add6~114, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~116 , openriscv0|ex0|Add6~116, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~118 , openriscv0|ex0|Add6~118, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~120 , openriscv0|ex0|Add6~120, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux28~1 , openriscv0|ex0|Mux28~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux28~11 , openriscv0|ex0|Mux28~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~5 , openriscv0|mem_wb0|wb_csr_reg_data~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[28] , openriscv0|mem_wb0|wb_csr_reg_data[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~2 , openriscv0|csr0|mtvec~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[28] , openriscv0|csr0|minstret[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector11~1 , openriscv0|csr0|Selector11~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[28] , openriscv0|csr0|mvendorid[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[28]~feeder , openriscv0|csr0|fflags[28]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[28] , openriscv0|csr0|fflags[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector11~10 , openriscv0|csr0|Selector11~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[28] , openriscv0|csr0|mimpid[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[28]~feeder , openriscv0|csr0|marchid[28]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[28] , openriscv0|csr0|marchid[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector11~9 , openriscv0|csr0|Selector11~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[28] , openriscv0|csr0|mstatus[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector11~11 , openriscv0|csr0|Selector11~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[28] , openriscv0|csr0|mscratch[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[28] , openriscv0|csr0|mtvec[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector11~7 , openriscv0|csr0|Selector11~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~32 , openriscv0|csr0|mtval~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[28] , openriscv0|csr0|mtval[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~37 , openriscv0|csr0|mcause~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[28] , openriscv0|csr0|mcause[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector11~8 , openriscv0|csr0|Selector11~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector11~12 , openriscv0|csr0|Selector11~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[28] , openriscv0|csr0|mip[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~56 , openriscv0|csr0|Add2~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~58 , openriscv0|csr0|Add2~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~59 , openriscv0|csr0|Add2~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[28] , openriscv0|csr0|mepc[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector11~0 , openriscv0|csr0|Selector11~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[28]~feeder , openriscv0|csr0|mhartid[28]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[28] , openriscv0|csr0|mhartid[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[28] , openriscv0|csr0|minstreth[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector11~5 , openriscv0|csr0|Selector11~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[24]~85 , openriscv0|csr0|mcycle[24]~85, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[24]~feeder , openriscv0|csr0|frm[24]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[24] , openriscv0|csr0|frm[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[24] , openriscv0|csr0|fcsr[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector15~9 , openriscv0|csr0|Selector15~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~11 , openriscv0|csr0|mtvec~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[24] , openriscv0|csr0|minstreth[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector15~7 , openriscv0|csr0|Selector15~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[24] , openriscv0|csr0|minstret[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector15~8 , openriscv0|csr0|Selector15~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[24] , openriscv0|csr0|mhartid[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[24]~85 , openriscv0|csr0|mcycleh[24]~85, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[24] , openriscv0|csr0|mcycleh[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector15~6 , openriscv0|csr0|Selector15~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector15~10 , openriscv0|csr0|Selector15~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[24]~feeder , openriscv0|csr0|marchid[24]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[24] , openriscv0|csr0|marchid[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[24] , openriscv0|csr0|mimpid[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector15~11 , openriscv0|csr0|Selector15~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[24] , openriscv0|csr0|mvendorid[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[24]~feeder , openriscv0|csr0|fflags[24]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[24] , openriscv0|csr0|fflags[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector15~12 , openriscv0|csr0|Selector15~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[24] , openriscv0|csr0|misa[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[24]~feeder , openriscv0|csr0|mie[24]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[24] , openriscv0|csr0|mie[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[24] , openriscv0|csr0|mscratch[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector15~3 , openriscv0|csr0|Selector15~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector15~4 , openriscv0|csr0|Selector15~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~33 , openriscv0|csr0|mcause~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[24] , openriscv0|csr0|mcause[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~28 , openriscv0|csr0|mtval~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[24] , openriscv0|csr0|mtval[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector15~2 , openriscv0|csr0|Selector15~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[24] , openriscv0|csr0|mstatus[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[24]~feeder , openriscv0|csr0|mtvec[24]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[24] , openriscv0|csr0|mtvec[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector15~1 , openriscv0|csr0|Selector15~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[24] , openriscv0|csr0|mip[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~48 , openriscv0|csr0|Add2~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~82 , openriscv0|csr0|Add2~82, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~83 , openriscv0|csr0|Add2~83, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[24] , openriscv0|csr0|mepc[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector15~0 , openriscv0|csr0|Selector15~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector15~5 , openriscv0|csr0|Selector15~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector15~13 , openriscv0|csr0|Selector15~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[24] , openriscv0|csr0|data_o[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector231~4 , openriscv0|ex0|Selector231~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~44 , openriscv0|ex0|moveres~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector231~5 , openriscv0|ex0|Selector231~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector231~7 , openriscv0|ex0|Selector231~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector231~6 , openriscv0|ex0|Selector231~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector231~8 , openriscv0|ex0|Selector231~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[24] , openriscv0|ex0|csr_reg_data_o[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~16 , openriscv0|ex_mem0|mem_csr_reg_data~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[24] , openriscv0|ex_mem0|mem_csr_reg_data[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~14 , openriscv0|mem_wb0|wb_csr_reg_data~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[24] , openriscv0|mem_wb0|wb_csr_reg_data[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[24] , openriscv0|csr0|mcycle[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[25]~87 , openriscv0|csr0|mcycle[25]~87, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[25] , openriscv0|csr0|mvendorid[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[25] , openriscv0|csr0|fflags[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector14~12 , openriscv0|csr0|Selector14~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~12 , openriscv0|csr0|mtvec~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[25] , openriscv0|csr0|minstret[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector14~7 , openriscv0|csr0|Selector14~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[25] , openriscv0|csr0|minstreth[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector14~8 , openriscv0|csr0|Selector14~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[25] , openriscv0|csr0|fcsr[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[25] , openriscv0|csr0|frm[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector14~9 , openriscv0|csr0|Selector14~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[25] , openriscv0|csr0|mhartid[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[25]~87 , openriscv0|csr0|mcycleh[25]~87, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[25] , openriscv0|csr0|mcycleh[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector14~6 , openriscv0|csr0|Selector14~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector14~10 , openriscv0|csr0|Selector14~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[25] , openriscv0|csr0|marchid[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[25] , openriscv0|csr0|mimpid[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector14~11 , openriscv0|csr0|Selector14~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[25]~feeder , openriscv0|csr0|mtvec[25]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[25] , openriscv0|csr0|mtvec[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[25] , openriscv0|csr0|mip[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~50 , openriscv0|csr0|Add2~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~84 , openriscv0|csr0|Add2~84, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~85 , openriscv0|csr0|Add2~85, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[25] , openriscv0|csr0|mepc[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector14~3 , openriscv0|csr0|Selector14~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector14~4 , openriscv0|csr0|Selector14~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[25]~feeder , openriscv0|csr0|mscratch[25]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[25] , openriscv0|csr0|mscratch[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[25] , openriscv0|csr0|mie[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector14~2 , openriscv0|csr0|Selector14~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~32 , openriscv0|csr0|mcause~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[25] , openriscv0|csr0|mcause[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~27 , openriscv0|csr0|mtval~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[25] , openriscv0|csr0|mtval[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector14~0 , openriscv0|csr0|Selector14~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[25] , openriscv0|csr0|mstatus[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[25] , openriscv0|csr0|misa[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector14~1 , openriscv0|csr0|Selector14~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector14~5 , openriscv0|csr0|Selector14~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector14~13 , openriscv0|csr0|Selector14~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[25] , openriscv0|csr0|data_o[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector230~4 , openriscv0|ex0|Selector230~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~42 , openriscv0|ex0|moveres~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector230~5 , openriscv0|ex0|Selector230~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector230~7 , openriscv0|ex0|Selector230~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector230~6 , openriscv0|ex0|Selector230~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector230~8 , openriscv0|ex0|Selector230~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[25] , openriscv0|ex0|csr_reg_data_o[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~17 , openriscv0|ex_mem0|mem_csr_reg_data~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[25] , openriscv0|ex_mem0|mem_csr_reg_data[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~15 , openriscv0|mem_wb0|wb_csr_reg_data~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[25] , openriscv0|mem_wb0|wb_csr_reg_data[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[25] , openriscv0|csr0|mcycle[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[26]~89 , openriscv0|csr0|mcycle[26]~89, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[26] , openriscv0|csr0|mcycle[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[27]~91 , openriscv0|csr0|mcycle[27]~91, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~14 , openriscv0|csr0|mtvec~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[27] , openriscv0|csr0|minstreth[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector12~7 , openriscv0|csr0|Selector12~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[27]~feeder , openriscv0|csr0|frm[27]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[27] , openriscv0|csr0|frm[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[27] , openriscv0|csr0|fcsr[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector12~8 , openriscv0|csr0|Selector12~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[27] , openriscv0|csr0|minstret[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector12~9 , openriscv0|csr0|Selector12~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[27] , openriscv0|csr0|mhartid[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[26]~89 , openriscv0|csr0|mcycleh[26]~89, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[26] , openriscv0|csr0|mcycleh[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[27]~91 , openriscv0|csr0|mcycleh[27]~91, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[27] , openriscv0|csr0|mcycleh[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector12~6 , openriscv0|csr0|Selector12~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector12~10 , openriscv0|csr0|Selector12~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[27] , openriscv0|csr0|mscratch[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[27] , openriscv0|csr0|mtvec[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector12~3 , openriscv0|csr0|Selector12~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[27] , openriscv0|csr0|misa[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector12~4 , openriscv0|csr0|Selector12~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~34 , openriscv0|csr0|mcause~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[27] , openriscv0|csr0|mcause[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~29 , openriscv0|csr0|mtval~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[27] , openriscv0|csr0|mtval[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector12~2 , openriscv0|csr0|Selector12~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[27] , openriscv0|csr0|mip[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[27]~feeder , openriscv0|csr0|mie[27]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[27] , openriscv0|csr0|mie[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector12~0 , openriscv0|csr0|Selector12~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~88 , openriscv0|csr0|Add2~88, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~52 , openriscv0|csr0|Add2~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~54 , openriscv0|csr0|Add2~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~89 , openriscv0|csr0|Add2~89, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[27] , openriscv0|csr0|mepc[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[27] , openriscv0|csr0|mstatus[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector12~1 , openriscv0|csr0|Selector12~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector12~5 , openriscv0|csr0|Selector12~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[27] , openriscv0|csr0|marchid[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[27] , openriscv0|csr0|mimpid[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector12~11 , openriscv0|csr0|Selector12~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[27] , openriscv0|csr0|mvendorid[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[27]~feeder , openriscv0|csr0|fflags[27]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[27] , openriscv0|csr0|fflags[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector12~12 , openriscv0|csr0|Selector12~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector12~13 , openriscv0|csr0|Selector12~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[27] , openriscv0|csr0|data_o[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector228~6 , openriscv0|ex0|Selector228~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~46 , openriscv0|ex0|moveres~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector228~7 , openriscv0|ex0|Selector228~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector228~9 , openriscv0|ex0|Selector228~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector228~8 , openriscv0|ex0|Selector228~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector228~10 , openriscv0|ex0|Selector228~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[27] , openriscv0|ex0|csr_reg_data_o[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~19 , openriscv0|ex_mem0|mem_csr_reg_data~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[27] , openriscv0|ex_mem0|mem_csr_reg_data[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~17 , openriscv0|mem_wb0|wb_csr_reg_data~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[27] , openriscv0|mem_wb0|wb_csr_reg_data[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[27] , openriscv0|csr0|mcycle[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[28]~93 , openriscv0|csr0|mcycle[28]~93, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[28] , openriscv0|csr0|mcycle[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[28]~93 , openriscv0|csr0|mcycleh[28]~93, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[28] , openriscv0|csr0|mcycleh[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector11~2 , openriscv0|csr0|Selector11~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[28]~feeder , openriscv0|csr0|frm[28]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[28] , openriscv0|csr0|frm[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[28] , openriscv0|csr0|fcsr[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector11~3 , openriscv0|csr0|Selector11~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[28] , openriscv0|csr0|mie[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[28]~feeder , openriscv0|csr0|misa[28]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[28] , openriscv0|csr0|misa[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector11~4 , openriscv0|csr0|Selector11~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector11~6 , openriscv0|csr0|Selector11~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector11~13 , openriscv0|csr0|Selector11~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[28] , openriscv0|csr0|data_o[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector227~4 , openriscv0|ex0|Selector227~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~52 , openriscv0|ex0|moveres~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector227~5 , openriscv0|ex0|Selector227~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector227~7 , openriscv0|ex0|Selector227~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector227~6 , openriscv0|ex0|Selector227~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector227~8 , openriscv0|ex0|Selector227~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[28] , openriscv0|ex0|csr_reg_data_o[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~6 , openriscv0|ex_mem0|mem_csr_reg_data~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[28] , openriscv0|ex_mem0|mem_csr_reg_data[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~53 , openriscv0|ex0|moveres~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[28] , openriscv0|ex0|moveres[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux28~12 , openriscv0|ex0|Mux28~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[28] , openriscv0|ex0|wdata_o[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~29 , openriscv0|ex_mem0|mem_wdata~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[28] , openriscv0|ex_mem0|mem_wdata[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[28]~90 , openriscv0|mem0|wdata_o[28]~90, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~29 , openriscv0|mem_wb0|wb_wdata~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[28] , openriscv0|mem_wb0|wb_wdata[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~508 , openriscv0|regfile1|regs~508, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~444 , openriscv0|regfile1|regs~444, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~412 , openriscv0|regfile1|regs~412, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2335 , openriscv0|regfile1|regs~2335, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~476 , openriscv0|regfile1|regs~476, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2336 , openriscv0|regfile1|regs~2336, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~252 , openriscv0|regfile1|regs~252, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~220 , openriscv0|regfile1|regs~220, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~188 , openriscv0|regfile1|regs~188, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~156 , openriscv0|regfile1|regs~156, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2328 , openriscv0|regfile1|regs~2328, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2329 , openriscv0|regfile1|regs~2329, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~60feeder , openriscv0|regfile1|regs~60feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~60 , openriscv0|regfile1|regs~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~124 , openriscv0|regfile1|regs~124, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~28 , openriscv0|regfile1|regs~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~92 , openriscv0|regfile1|regs~92, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2332 , openriscv0|regfile1|regs~2332, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2333 , openriscv0|regfile1|regs~2333, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~316feeder , openriscv0|regfile1|regs~316feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~316 , openriscv0|regfile1|regs~316, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~380feeder , openriscv0|regfile1|regs~380feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~380 , openriscv0|regfile1|regs~380, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~284feeder , openriscv0|regfile1|regs~284feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~284 , openriscv0|regfile1|regs~284, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~348feeder , openriscv0|regfile1|regs~348feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~348 , openriscv0|regfile1|regs~348, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2330 , openriscv0|regfile1|regs~2330, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2331 , openriscv0|regfile1|regs~2331, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2334 , openriscv0|regfile1|regs~2334, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2337 , openriscv0|regfile1|regs~2337, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~956feeder , openriscv0|regfile1|regs~956feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~956 , openriscv0|regfile1|regs~956, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~700 , openriscv0|regfile1|regs~700, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~572feeder , openriscv0|regfile1|regs~572feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~572 , openriscv0|regfile1|regs~572, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~828 , openriscv0|regfile1|regs~828, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2318 , openriscv0|regfile1|regs~2318, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2319 , openriscv0|regfile1|regs~2319, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~924 , openriscv0|regfile1|regs~924, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~796 , openriscv0|regfile1|regs~796, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~540feeder , openriscv0|regfile1|regs~540feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~540 , openriscv0|regfile1|regs~540, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~668 , openriscv0|regfile1|regs~668, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2322 , openriscv0|regfile1|regs~2322, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2323 , openriscv0|regfile1|regs~2323, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~988feeder , openriscv0|regfile1|regs~988feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~988 , openriscv0|regfile1|regs~988, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~860feeder , openriscv0|regfile1|regs~860feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~860 , openriscv0|regfile1|regs~860, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~604 , openriscv0|regfile1|regs~604, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~732feeder , openriscv0|regfile1|regs~732feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~732 , openriscv0|regfile1|regs~732, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2320 , openriscv0|regfile1|regs~2320, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2321 , openriscv0|regfile1|regs~2321, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2324 , openriscv0|regfile1|regs~2324, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1020feeder , openriscv0|regfile1|regs~1020feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1020 , openriscv0|regfile1|regs~1020, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~764 , openriscv0|regfile1|regs~764, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~636feeder , openriscv0|regfile1|regs~636feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~636 , openriscv0|regfile1|regs~636, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~892 , openriscv0|regfile1|regs~892, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2325 , openriscv0|regfile1|regs~2325, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2326 , openriscv0|regfile1|regs~2326, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2327 , openriscv0|regfile1|regs~2327, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2338 , openriscv0|regfile1|regs~2338, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[28]~122 , openriscv0|id0|reg2_o[28]~122, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[28]~123 , openriscv0|id0|reg2_o[28]~123, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[28]~124 , openriscv0|id0|reg2_o[28]~124, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[28] , openriscv0|id0|reg2_o[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~2 , openriscv0|id_ex0|ex_reg2~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[28] , openriscv0|id_ex0|ex_reg2[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~1 , openriscv0|ex0|LessThan0~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~3 , openriscv0|ex0|LessThan0~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~5 , openriscv0|ex0|LessThan0~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~7 , openriscv0|ex0|LessThan0~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~9 , openriscv0|ex0|LessThan0~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~11 , openriscv0|ex0|LessThan0~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~13 , openriscv0|ex0|LessThan0~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~15 , openriscv0|ex0|LessThan0~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~17 , openriscv0|ex0|LessThan0~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~19 , openriscv0|ex0|LessThan0~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~21 , openriscv0|ex0|LessThan0~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~23 , openriscv0|ex0|LessThan0~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~25 , openriscv0|ex0|LessThan0~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~27 , openriscv0|ex0|LessThan0~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~29 , openriscv0|ex0|LessThan0~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~31 , openriscv0|ex0|LessThan0~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~33 , openriscv0|ex0|LessThan0~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~35 , openriscv0|ex0|LessThan0~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~37 , openriscv0|ex0|LessThan0~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~39 , openriscv0|ex0|LessThan0~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~41 , openriscv0|ex0|LessThan0~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~43 , openriscv0|ex0|LessThan0~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~45 , openriscv0|ex0|LessThan0~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~47 , openriscv0|ex0|LessThan0~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~49 , openriscv0|ex0|LessThan0~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~51 , openriscv0|ex0|LessThan0~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~53 , openriscv0|ex0|LessThan0~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~55 , openriscv0|ex0|LessThan0~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~57 , openriscv0|ex0|LessThan0~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~59 , openriscv0|ex0|LessThan0~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~61 , openriscv0|ex0|LessThan0~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|LessThan0~62 , openriscv0|ex0|LessThan0~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector191~2 , openriscv0|ex0|Selector191~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector191~3 , openriscv0|ex0|Selector191~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector191~4 , openriscv0|ex0|Selector191~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector191~5 , openriscv0|ex0|Selector191~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector191~6 , openriscv0|ex0|Selector191~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[0] , openriscv0|ex0|arithmeticres[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~12 , openriscv0|ex0|Mux14~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~13 , openriscv0|ex0|Mux14~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~4 , openriscv0|div0|result_o~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[32] , openriscv0|div0|result_o[32], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~3 , openriscv0|ex0|moveres~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~4 , openriscv0|ex0|moveres~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[0] , openriscv0|ex0|moveres[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector44~2 , openriscv0|ex0|Selector44~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector44~3 , openriscv0|ex0|Selector44~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[0] , openriscv0|ex0|logicout[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~17 , openriscv0|ex0|Mux14~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~3 , openriscv0|div0|result_o~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[0] , openriscv0|div0|result_o[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~7 , openriscv0|ex0|ShiftLeft0~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~15 , openriscv0|ex0|Mux14~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~41 , openriscv0|ex0|ShiftRight0~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~44 , openriscv0|ex0|ShiftRight0~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~46 , openriscv0|ex0|ShiftRight0~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~21 , openriscv0|ex0|ShiftRight0~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~43 , openriscv0|ex0|ShiftRight0~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~47 , openriscv0|ex0|ShiftRight0~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~48 , openriscv0|ex0|ShiftRight0~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~53 , openriscv0|ex0|ShiftRight0~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~59 , openriscv0|ex0|ShiftRight0~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~16 , openriscv0|ex0|Mux14~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~18 , openriscv0|ex0|Mux14~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~19 , openriscv0|ex0|Mux14~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~0 , openriscv0|id_ex0|ex_link_address~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~2 , openriscv0|id_ex0|ex_link_address~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[0] , openriscv0|id_ex0|ex_link_address[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~14 , openriscv0|ex0|Mux14~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14~20 , openriscv0|ex0|Mux14~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux14 , openriscv0|ex0|Mux14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[0] , openriscv0|ex0|wdata_o[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~1 , openriscv0|ex_mem0|mem_wdata~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[0] , openriscv0|ex_mem0|mem_wdata[0], openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~0 , data_ram_0|wb_dat_o~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[0] , data_ram_0|wb_dat_o[0], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~0 , inst_rom_0|wb_dat_o~0, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[0] , inst_rom_0|wb_dat_o[0], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux31~2 , uart_top0|wb_interface|Mux31~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux31~4 , uart_top0|wb_interface|Mux31~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[0] , uart_top0|wb_interface|wb_dat_o[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux31~0 , wb_conmax_top0|m0|Mux31~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux67~0 , wb_conmax_top0|s3|Mux67~0, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][0]~feeder , plic0|priority[0][0]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][0] , plic0|priority[0][0], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][0] , plic0|priority[2][0], openriscv_min_sopc, 1
instance = comp, \plic0|Mux31~0 , plic0|Mux31~0, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][0]~feeder , plic0|priority[1][0]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][0] , plic0|priority[1][0], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][0] , plic0|priority[3][0], openriscv_min_sopc, 1
instance = comp, \plic0|Mux31~1 , plic0|Mux31~1, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][0] , plic0|priority[5][0], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][0] , plic0|priority[4][0], openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][0]~feeder , plic0|priority[6][0]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][0] , plic0|priority[6][0], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~34 , plic0|wb_dat_o~34, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~35 , plic0|wb_dat_o~35, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~36 , plic0|wb_dat_o~36, openriscv_min_sopc, 1
instance = comp, \plic0|enable~2 , plic0|enable~2, openriscv_min_sopc, 1
instance = comp, \plic0|enable[0] , plic0|enable[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|csr_mie_o[11]~6 , openriscv0|mem0|csr_mie_o[11]~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|csr_mie_o[11]~7 , openriscv0|mem0|csr_mie_o[11]~7, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux36~1 , wb_conmax_top0|s3|Mux36~1, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[31] , plic0|threshold[31], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][31] , plic0|priority[1][31], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][30] , plic0|priority[1][30], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][25] , plic0|priority[1][25], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux47~0 , wb_conmax_top0|s3|Mux47~0, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][20] , plic0|priority[1][20], openriscv_min_sopc, 1
instance = comp, \plic0|threshold[20] , plic0|threshold[20], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux48~0 , wb_conmax_top0|s3|Mux48~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[19]~feeder , plic0|threshold[19]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[19] , plic0|threshold[19], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][19]~feeder , plic0|priority[1][19]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][19] , plic0|priority[1][19], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux51~0 , wb_conmax_top0|s3|Mux51~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[16]~feeder , plic0|threshold[16]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[16] , plic0|threshold[16], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][16]~feeder , plic0|priority[1][16]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][16] , plic0|priority[1][16], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux52~0 , wb_conmax_top0|s3|Mux52~0, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][15] , plic0|priority[1][15], openriscv_min_sopc, 1
instance = comp, \plic0|threshold[15] , plic0|threshold[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux55~0 , wb_conmax_top0|s3|Mux55~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[12] , plic0|threshold[12], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][12] , plic0|priority[1][12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux57~0 , wb_conmax_top0|s3|Mux57~0, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][10]~feeder , plic0|priority[1][10]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][10] , plic0|priority[1][10], openriscv_min_sopc, 1
instance = comp, \plic0|threshold[10]~feeder , plic0|threshold[10]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[10] , plic0|threshold[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux58~0 , wb_conmax_top0|s3|Mux58~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[9]~feeder , plic0|threshold[9]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[9] , plic0|threshold[9], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][9]~feeder , plic0|priority[1][9]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][9] , plic0|priority[1][9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux63~0 , wb_conmax_top0|s3|Mux63~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[4] , plic0|threshold[4], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][4] , plic0|priority[1][4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux66~0 , wb_conmax_top0|s3|Mux66~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[1] , plic0|threshold[1], openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][1]~feeder , plic0|priority[1][1]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[1][1] , plic0|priority[1][1], openriscv_min_sopc, 1
instance = comp, \plic0|threshold[0]~feeder , plic0|threshold[0]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[0] , plic0|threshold[0], openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~1 , plic0|LessThan3~1, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~3 , plic0|LessThan3~3, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~5 , plic0|LessThan3~5, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~7 , plic0|LessThan3~7, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~9 , plic0|LessThan3~9, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~11 , plic0|LessThan3~11, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~13 , plic0|LessThan3~13, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~15 , plic0|LessThan3~15, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~17 , plic0|LessThan3~17, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~19 , plic0|LessThan3~19, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~21 , plic0|LessThan3~21, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~23 , plic0|LessThan3~23, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~25 , plic0|LessThan3~25, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~27 , plic0|LessThan3~27, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~29 , plic0|LessThan3~29, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~31 , plic0|LessThan3~31, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~33 , plic0|LessThan3~33, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~35 , plic0|LessThan3~35, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~37 , plic0|LessThan3~37, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~39 , plic0|LessThan3~39, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~41 , plic0|LessThan3~41, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~43 , plic0|LessThan3~43, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~45 , plic0|LessThan3~45, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~47 , plic0|LessThan3~47, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~49 , plic0|LessThan3~49, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~51 , plic0|LessThan3~51, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~53 , plic0|LessThan3~53, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~55 , plic0|LessThan3~55, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~57 , plic0|LessThan3~57, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~59 , plic0|LessThan3~59, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~61 , plic0|LessThan3~61, openriscv_min_sopc, 1
instance = comp, \plic0|LessThan3~62 , plic0|LessThan3~62, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|fifo_read~0 , uart_top0|regs|fifo_read~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int_pnd~3 , uart_top0|regs|rda_int_pnd~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int_d , uart_top0|regs|rda_int_d, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int_pnd~0 , uart_top0|regs|rda_int_pnd~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int_pnd~1 , uart_top0|regs|rda_int_pnd~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int_pnd~2 , uart_top0|regs|rda_int_pnd~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int_pnd~4 , uart_top0|regs|rda_int_pnd~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int_pnd , uart_top0|regs|rda_int_pnd, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|int_o~1 , uart_top0|regs|int_o~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|int_o~0 , uart_top0|regs|int_o~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|int_o~2 , uart_top0|regs|int_o~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|int_o , uart_top0|regs|int_o, openriscv_min_sopc, 1
instance = comp, \plic0|enable~0 , plic0|enable~0, openriscv_min_sopc, 1
instance = comp, \plic0|enable[1] , plic0|enable[1], openriscv_min_sopc, 1
instance = comp, \plic0|always1~2 , plic0|always1~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|always1~6 , openriscv0|mem0|always1~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|csr_mstatus~1 , openriscv0|mem0|csr_mstatus~1, openriscv_min_sopc, 1
instance = comp, \plic0|always1~3 , plic0|always1~3, openriscv_min_sopc, 1
instance = comp, \plic0|irq[0] , plic0|irq[0], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~37 , plic0|wb_dat_o~37, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~38 , plic0|wb_dat_o~38, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~39 , plic0|wb_dat_o~39, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~40 , plic0|wb_dat_o~40, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[0] , plic0|wb_dat_o[0], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[0]~feeder , gpio_top0|rgpio_ptrig[0]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[0] , gpio_top0|rgpio_ptrig[0], openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0]~2 , gpio_top0|wb_dat_o[0]~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[0] , gpio_top0|rgpio_out[0], openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0]~3 , gpio_top0|wb_dat_o[0]~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux31~2 , gpio_top0|Mux31~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[0] , gpio_top0|rgpio_inte[0], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[0] , gpio_top0|rgpio_oe[0], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux31~0 , gpio_top0|Mux31~0, openriscv_min_sopc, 1
instance = comp, \gpio_i[0]~input , gpio_i[0]~input, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[0]~feeder , gpio_top0|sync[0]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[0] , gpio_top0|sync[0], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[0] , gpio_top0|ext_pad_s[0], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[0] , gpio_top0|rgpio_in[0], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~0 , gpio_top0|rgpio_ints~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~1 , gpio_top0|rgpio_ints~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~2 , gpio_top0|rgpio_ints~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[0] , gpio_top0|rgpio_ints[0], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux31~1 , gpio_top0|Mux31~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux31~3 , gpio_top0|Mux31~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0] , gpio_top0|wb_dat_o[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux31~1 , wb_conmax_top0|m0|Mux31~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[0] , wb_conmax_top0|rf|conf15[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[0] , wb_conmax_top0|rf|conf13[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[0] , wb_conmax_top0|rf|conf14[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[0] , wb_conmax_top0|rf|conf12[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~39 , wb_conmax_top0|rf|rf_dout~39, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~40 , wb_conmax_top0|rf|rf_dout~40, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~36 , wb_conmax_top0|rf|rf_dout~36, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~37 , wb_conmax_top0|rf|rf_dout~37, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[0]~feeder , wb_conmax_top0|rf|conf9[0]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[0] , wb_conmax_top0|rf|conf9[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[0] , wb_conmax_top0|rf|conf8[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~34 , wb_conmax_top0|rf|rf_dout~34, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[0] , wb_conmax_top0|rf|conf11[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[0]~feeder , wb_conmax_top0|rf|conf10[0]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[0] , wb_conmax_top0|rf|conf10[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~35 , wb_conmax_top0|rf|rf_dout~35, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~38 , wb_conmax_top0|rf|rf_dout~38, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[0] , wb_conmax_top0|rf|conf5[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[0] , wb_conmax_top0|rf|conf6[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~32 , wb_conmax_top0|rf|rf_dout~32, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[0] , wb_conmax_top0|rf|conf7[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~33 , wb_conmax_top0|rf|rf_dout~33, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~41 , wb_conmax_top0|rf|rf_dout~41, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~192 , wb_conmax_top0|rf|rf_dout~192, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[0] , wb_conmax_top0|rf|rf_dout[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|i_wb_data_o[0]~0 , wb_conmax_top0|rf|i_wb_data_o[0]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux31~2 , wb_conmax_top0|m0|Mux31~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux31~3 , wb_conmax_top0|m0|Mux31~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~7 , openriscv0|dwishbone_bus_if|rd_buf~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[0] , openriscv0|dwishbone_bus_if|rd_buf[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector74~1 , openriscv0|dwishbone_bus_if|Selector74~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[0] , openriscv0|dwishbone_bus_if|cpu_data_o[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux51~0 , wb_conmax_top0|s2|Mux51~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[16] , gpio_top0|rgpio_ints[16], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[16]~feeder , gpio_top0|rgpio_oe[16]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[16] , gpio_top0|rgpio_oe[16], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[16]~feeder , gpio_top0|rgpio_out[16]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[16] , gpio_top0|rgpio_out[16], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[16] , gpio_top0|rgpio_ptrig[16], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux15~0 , gpio_top0|Mux15~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[16] , gpio_top0|rgpio_inte[16], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux15~1 , gpio_top0|Mux15~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux15~2 , gpio_top0|Mux15~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[16] , gpio_top0|wb_dat_o[16], openriscv_min_sopc, 1
instance = comp, \plic0|enable~23 , plic0|enable~23, openriscv_min_sopc, 1
instance = comp, \plic0|enable[16] , plic0|enable[16], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[16]~17 , plic0|wb_dat_o[16]~17, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][16] , plic0|priority[3][16], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][16]~feeder , plic0|priority[0][16]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][16] , plic0|priority[0][16], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][16] , plic0|priority[2][16], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~131 , plic0|wb_dat_o~131, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~132 , plic0|wb_dat_o~132, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][16] , plic0|priority[6][16], openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][16]~feeder , plic0|priority[5][16]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][16] , plic0|priority[5][16], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][16] , plic0|priority[4][16], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~133 , plic0|wb_dat_o~133, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~134 , plic0|wb_dat_o~134, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[16] , plic0|wb_dat_o[16], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux15~0 , uart_top0|wb_interface|Mux15~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux15~1 , uart_top0|wb_interface|Mux15~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[16] , uart_top0|wb_interface|wb_dat_o[16], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~23 , inst_rom_0|wb_dat_o~23, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[16] , inst_rom_0|wb_dat_o[16], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux15~0 , wb_conmax_top0|m0|Mux15~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux15~1 , wb_conmax_top0|m0|Mux15~1, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~24 , data_ram_0|wb_dat_o~24, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[16] , data_ram_0|wb_dat_o[16], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux15~2 , wb_conmax_top0|m0|Mux15~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux15~3 , wb_conmax_top0|m0|Mux15~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~9 , openriscv0|dwishbone_bus_if|rd_buf~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[16] , openriscv0|dwishbone_bus_if|rd_buf[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector91~1 , openriscv0|dwishbone_bus_if|Selector91~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[16] , openriscv0|dwishbone_bus_if|cpu_data_o[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[0]~12 , openriscv0|mem0|wdata_o[0]~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector15~0 , openriscv0|mem0|Selector15~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[0]~13 , openriscv0|mem0|wdata_o[0]~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[0]~14 , openriscv0|mem0|wdata_o[0]~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[0]~15 , openriscv0|mem0|wdata_o[0]~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[0]~14 , openriscv0|id0|reg2_o[0]~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1193 , openriscv0|regfile1|regs~1193, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1194 , openriscv0|regfile1|regs~1194, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1186 , openriscv0|regfile1|regs~1186, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1187 , openriscv0|regfile1|regs~1187, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1190 , openriscv0|regfile1|regs~1190, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1191 , openriscv0|regfile1|regs~1191, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1188 , openriscv0|regfile1|regs~1188, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1189 , openriscv0|regfile1|regs~1189, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1192 , openriscv0|regfile1|regs~1192, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1195 , openriscv0|regfile1|regs~1195, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1183 , openriscv0|regfile1|regs~1183, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1184 , openriscv0|regfile1|regs~1184, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1178 , openriscv0|regfile1|regs~1178, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1179 , openriscv0|regfile1|regs~1179, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1180 , openriscv0|regfile1|regs~1180, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1181 , openriscv0|regfile1|regs~1181, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1182 , openriscv0|regfile1|regs~1182, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1176 , openriscv0|regfile1|regs~1176, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1177 , openriscv0|regfile1|regs~1177, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1185 , openriscv0|regfile1|regs~1185, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1196 , openriscv0|regfile1|regs~1196, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[0]~15 , openriscv0|id0|reg2_o[0]~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[0]~16 , openriscv0|id0|reg2_o[0]~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[0] , openriscv0|id0|reg2_o[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~8 , openriscv0|id_ex0|ex_reg2~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[0] , openriscv0|id_ex0|ex_reg2[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~83 , openriscv0|ex0|ShiftRight0~83, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~136 , openriscv0|ex0|ShiftRight0~136, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~147 , openriscv0|ex0|ShiftRight0~147, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~51 , openriscv0|div0|result_o~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[24] , openriscv0|div0|result_o[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux27~0 , openriscv0|ex0|Mux27~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~70 , openriscv0|ex0|ShiftLeft0~70, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux24~3 , openriscv0|ex0|Mux24~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux24~4 , openriscv0|ex0|Mux24~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux24~5 , openriscv0|ex0|Mux24~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux24~6 , openriscv0|ex0|Mux24~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~52 , openriscv0|div0|result_o~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[56] , openriscv0|div0|result_o[56], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector20~0 , openriscv0|ex0|Selector20~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector20~1 , openriscv0|ex0|Selector20~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[24] , openriscv0|ex0|logicout[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~45 , openriscv0|ex0|moveres~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[24] , openriscv0|ex0|moveres[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux24~7 , openriscv0|ex0|Mux24~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux24~8 , openriscv0|ex0|Mux24~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux24~9 , openriscv0|ex0|Mux24~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~27 , openriscv0|id_ex0|ex_link_address~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[24] , openriscv0|id_ex0|ex_link_address[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux24~2 , openriscv0|ex0|Mux24~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux24~10 , openriscv0|ex0|Mux24~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~9 , openriscv0|ex0|Add4|auto_generated|_~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[25]~50 , openriscv0|ex0|Add4|auto_generated|result_int[25]~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector52~2 , openriscv0|ex0|Selector52~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[24] , openriscv0|ex0|arithmeticres[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux24~0 , openriscv0|ex0|Mux24~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux24~1 , openriscv0|ex0|Mux24~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux24 , openriscv0|ex0|Mux24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[24] , openriscv0|ex0|wdata_o[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~25 , openriscv0|ex_mem0|mem_wdata~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[24] , openriscv0|ex_mem0|mem_wdata[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[24]~81 , openriscv0|mem0|wdata_o[24]~81, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[24]~82 , openriscv0|mem0|wdata_o[24]~82, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2144 , openriscv0|regfile1|regs~2144, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2145 , openriscv0|regfile1|regs~2145, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2151 , openriscv0|regfile1|regs~2151, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2152 , openriscv0|regfile1|regs~2152, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2148 , openriscv0|regfile1|regs~2148, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2149 , openriscv0|regfile1|regs~2149, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2146 , openriscv0|regfile1|regs~2146, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2147 , openriscv0|regfile1|regs~2147, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2150 , openriscv0|regfile1|regs~2150, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2153 , openriscv0|regfile1|regs~2153, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2141 , openriscv0|regfile1|regs~2141, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2142 , openriscv0|regfile1|regs~2142, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2138 , openriscv0|regfile1|regs~2138, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2139 , openriscv0|regfile1|regs~2139, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2136 , openriscv0|regfile1|regs~2136, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2137 , openriscv0|regfile1|regs~2137, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2140 , openriscv0|regfile1|regs~2140, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2134 , openriscv0|regfile1|regs~2134, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2135 , openriscv0|regfile1|regs~2135, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2143 , openriscv0|regfile1|regs~2143, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[24]~64 , openriscv0|regfile1|rdata1[24]~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[24]~65 , openriscv0|regfile1|rdata1[24]~65, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[24]~100 , openriscv0|id0|reg1_o[24]~100, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[24]~101 , openriscv0|id0|reg1_o[24]~101, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[24]~102 , openriscv0|id0|reg1_o[24]~102, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[24] , openriscv0|id0|reg1_o[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~9 , openriscv0|id_ex0|ex_reg1~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[24] , openriscv0|id_ex0|ex_reg1[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector118~0 , openriscv0|ex0|Selector118~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~56 , openriscv0|div0|Add1~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~58 , openriscv0|div0|Add1~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~60 , openriscv0|div0|Add1~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[30]~29 , openriscv0|ex0|div_opdata1_o[30]~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[29]~30 , openriscv0|ex0|div_opdata1_o[29]~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~58 , openriscv0|div0|Add4~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|div_opdata1_o[28]~27 , openriscv0|ex0|div_opdata1_o[28]~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector45~0 , openriscv0|div0|Selector45~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector45~1 , openriscv0|div0|Selector45~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[29] , openriscv0|div0|dividend[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~60 , openriscv0|div0|Add4~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector44~0 , openriscv0|div0|Selector44~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector44~1 , openriscv0|div0|Selector44~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[30] , openriscv0|div0|dividend[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add4~62 , openriscv0|div0|Add4~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector43~0 , openriscv0|div0|Selector43~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector43~1 , openriscv0|div0|Selector43~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[31] , openriscv0|div0|dividend[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector42~0 , openriscv0|div0|Selector42~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector42~1 , openriscv0|div0|Selector42~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add1~62 , openriscv0|div0|Add1~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector42~2 , openriscv0|div0|Selector42~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector42~3 , openriscv0|div0|Selector42~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[32] , openriscv0|div0|dividend[32], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~6 , openriscv0|div0|Add5~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~7 , openriscv0|div0|Add5~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[33] , openriscv0|div0|dividend[33], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~2 , openriscv0|div0|Add5~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~3 , openriscv0|div0|Add5~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~0 , openriscv0|div0|Add5~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~5 , openriscv0|div0|Add5~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[34] , openriscv0|div0|dividend[34], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~9 , openriscv0|div0|Add5~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~14 , openriscv0|div0|Add5~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~15 , openriscv0|div0|Add5~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[35] , openriscv0|div0|dividend[35], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~8 , openriscv0|div0|Add5~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~11 , openriscv0|div0|Add5~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~13 , openriscv0|div0|Add5~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[36] , openriscv0|div0|dividend[36], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~22 , openriscv0|div0|Add5~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~23 , openriscv0|div0|Add5~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[37] , openriscv0|div0|dividend[37], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~12 , openriscv0|div0|result_o~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[36] , openriscv0|div0|result_o[36], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~14 , openriscv0|ex0|ShiftLeft1~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~20 , openriscv0|ex0|ShiftLeft0~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~21 , openriscv0|ex0|ShiftLeft0~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~11 , openriscv0|div0|result_o~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[4] , openriscv0|div0|result_o[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux10~4 , openriscv0|ex0|Mux10~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~106 , openriscv0|ex0|ShiftRight0~106, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~107 , openriscv0|ex0|ShiftRight0~107, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~108 , openriscv0|ex0|ShiftRight0~108, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~104 , openriscv0|ex0|ShiftRight0~104, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~105 , openriscv0|ex0|ShiftRight0~105, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~109 , openriscv0|ex0|ShiftRight0~109, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux10~5 , openriscv0|ex0|Mux10~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[4]~feeder , openriscv0|csr0|fflags[4]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[4] , openriscv0|csr0|fflags[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[4] , openriscv0|csr0|mvendorid[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector35~12 , openriscv0|csr0|Selector35~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector35~8 , openriscv0|csr0|Selector35~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[4]~feeder , openriscv0|csr0|frm[4]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[4] , openriscv0|csr0|frm[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[4] , openriscv0|csr0|fcsr[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector35~9 , openriscv0|csr0|Selector35~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~0 , openriscv0|csr0|mtvec~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[4] , openriscv0|csr0|minstret[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector35~7 , openriscv0|csr0|Selector35~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[4]~feeder , openriscv0|csr0|mhartid[4]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[4] , openriscv0|csr0|mhartid[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[4] , openriscv0|csr0|minstreth[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector35~6 , openriscv0|csr0|Selector35~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector35~10 , openriscv0|csr0|Selector35~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[4] , openriscv0|csr0|mimpid[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[4]~feeder , openriscv0|csr0|marchid[4]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[4] , openriscv0|csr0|marchid[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector35~11 , openriscv0|csr0|Selector35~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[4] , openriscv0|csr0|mscratch[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[4] , openriscv0|csr0|mtvec[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector35~1 , openriscv0|csr0|Selector35~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[4] , openriscv0|csr0|mie[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[4] , openriscv0|csr0|misa[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector35~2 , openriscv0|csr0|Selector35~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~9 , openriscv0|csr0|mcause~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[4] , openriscv0|csr0|mcause[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~6 , openriscv0|csr0|mtval~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[4] , openriscv0|csr0|mtval[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector35~3 , openriscv0|csr0|Selector35~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[4] , openriscv0|csr0|mstatus[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector35~4 , openriscv0|csr0|Selector35~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[4] , openriscv0|csr0|mip[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~6 , openriscv0|csr0|Add2~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~7 , openriscv0|csr0|Add2~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[4] , openriscv0|csr0|mepc[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector35~0 , openriscv0|csr0|Selector35~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector35~5 , openriscv0|csr0|Selector35~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector35~13 , openriscv0|csr0|Selector35~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[4] , openriscv0|csr0|data_o[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~0 , openriscv0|ex0|moveres~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~9 , openriscv0|ex0|moveres~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[4] , openriscv0|ex0|moveres[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector40~0 , openriscv0|ex0|Selector40~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector40~1 , openriscv0|ex0|Selector40~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[4] , openriscv0|ex0|logicout[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux10~6 , openriscv0|ex0|Mux10~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux10~7 , openriscv0|ex0|Mux10~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux10~8 , openriscv0|ex0|Mux10~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector72~2 , openriscv0|ex0|Selector72~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[4] , openriscv0|ex0|arithmeticres[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux10~2 , openriscv0|ex0|Mux10~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux10~3 , openriscv0|ex0|Mux10~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux10 , openriscv0|ex0|Mux10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[4] , openriscv0|ex0|wdata_o[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~5 , openriscv0|ex_mem0|mem_wdata~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[4] , openriscv0|ex_mem0|mem_wdata[4], openriscv_min_sopc, 1
instance = comp, \clint0|msip~7 , clint0|msip~7, openriscv_min_sopc, 1
instance = comp, \clint0|msip[4]~feeder , clint0|msip[4]~feeder, openriscv_min_sopc, 1
instance = comp, \clint0|msip[4] , clint0|msip[4], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[4]~15 , clint0|wb_dat_o[4]~15, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux63~0 , wb_conmax_top0|s4|Mux63~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[4] , clint0|mtimecmp[4], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[4] , clint0|wb_dat_o[4], openriscv_min_sopc, 1
instance = comp, \plic0|enable~9 , plic0|enable~9, openriscv_min_sopc, 1
instance = comp, \plic0|enable[4] , plic0|enable[4], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[4]~14 , plic0|wb_dat_o[4]~14, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][4]~feeder , plic0|priority[5][4]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][4] , plic0|priority[5][4], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][4] , plic0|priority[4][4], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~77 , plic0|wb_dat_o~77, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][4] , plic0|priority[6][4], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][4]~feeder , plic0|priority[0][4]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][4] , plic0|priority[0][4], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][4] , plic0|priority[2][4], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~75 , plic0|wb_dat_o~75, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][4] , plic0|priority[3][4], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~76 , plic0|wb_dat_o~76, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~78 , plic0|wb_dat_o~78, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[4] , plic0|wb_dat_o[4], openriscv_min_sopc, 1
instance = comp, \gpio_i[4]~input , gpio_i[4]~input, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[4]~feeder , gpio_top0|sync[4]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[4] , gpio_top0|sync[4], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[4] , gpio_top0|ext_pad_s[4], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[4] , gpio_top0|rgpio_in[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux63~0 , wb_conmax_top0|s2|Mux63~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[4] , gpio_top0|rgpio_inte[4], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[4] , gpio_top0|rgpio_oe[4], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux27~0 , gpio_top0|Mux27~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[4] , gpio_top0|rgpio_ptrig[4], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~24 , gpio_top0|rgpio_ints~24, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~25 , gpio_top0|rgpio_ints~25, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~26 , gpio_top0|rgpio_ints~26, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[4] , gpio_top0|rgpio_ints[4], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[4] , gpio_top0|rgpio_out[4], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux27~1 , gpio_top0|Mux27~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux27~2 , gpio_top0|Mux27~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux27~3 , gpio_top0|Mux27~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[4] , gpio_top0|wb_dat_o[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux27~0 , uart_top0|wb_interface|Mux27~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux27~1 , uart_top0|wb_interface|Mux27~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux27~2 , uart_top0|wb_interface|Mux27~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[4] , uart_top0|wb_interface|wb_dat_o[4], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~9 , inst_rom_0|wb_dat_o~9, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[4] , inst_rom_0|wb_dat_o[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux27~0 , wb_conmax_top0|m0|Mux27~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux27~1 , wb_conmax_top0|m0|Mux27~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux63~0 , wb_conmax_top0|s15|Mux63~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[4]~feeder , wb_conmax_top0|rf|conf13[4]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[4] , wb_conmax_top0|rf|conf13[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[4] , wb_conmax_top0|rf|conf12[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~119 , wb_conmax_top0|rf|rf_dout~119, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[4]~feeder , wb_conmax_top0|rf|conf14[4]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[4] , wb_conmax_top0|rf|conf14[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[4] , wb_conmax_top0|rf|conf15[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~120 , wb_conmax_top0|rf|rf_dout~120, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[4]~feeder , wb_conmax_top0|rf|conf11[4]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[4] , wb_conmax_top0|rf|conf11[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[4] , wb_conmax_top0|rf|conf9[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[4]~feeder , wb_conmax_top0|rf|conf10[4]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[4] , wb_conmax_top0|rf|conf10[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[4] , wb_conmax_top0|rf|conf8[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~112 , wb_conmax_top0|rf|rf_dout~112, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~113 , wb_conmax_top0|rf|rf_dout~113, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[4]~feeder , wb_conmax_top0|rf|conf6[4]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[4] , wb_conmax_top0|rf|conf6[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[4] , wb_conmax_top0|rf|conf7[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[4] , wb_conmax_top0|rf|conf4[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[4]~feeder , wb_conmax_top0|rf|conf5[4]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[4] , wb_conmax_top0|rf|conf5[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~114 , wb_conmax_top0|rf|rf_dout~114, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~115 , wb_conmax_top0|rf|rf_dout~115, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[4]~feeder , wb_conmax_top0|rf|conf1[4]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[4] , wb_conmax_top0|rf|conf1[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[4] , wb_conmax_top0|rf|conf3[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[4]~feeder , wb_conmax_top0|rf|conf2[4]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[4] , wb_conmax_top0|rf|conf2[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[4] , wb_conmax_top0|rf|conf0[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~116 , wb_conmax_top0|rf|rf_dout~116, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~117 , wb_conmax_top0|rf|rf_dout~117, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~118 , wb_conmax_top0|rf|rf_dout~118, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~121 , wb_conmax_top0|rf|rf_dout~121, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~200 , wb_conmax_top0|rf|rf_dout~200, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[4] , wb_conmax_top0|rf|rf_dout[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|i_wb_data_o[4]~8 , wb_conmax_top0|rf|i_wb_data_o[4]~8, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux27~2 , wb_conmax_top0|m0|Mux27~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux27~3 , wb_conmax_top0|m0|Mux27~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~23 , openriscv0|dwishbone_bus_if|rd_buf~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[4] , openriscv0|dwishbone_bus_if|rd_buf[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector103~0 , openriscv0|dwishbone_bus_if|Selector103~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[4] , openriscv0|dwishbone_bus_if|cpu_data_o[4], openriscv_min_sopc, 1
instance = comp, \clint0|msip~15 , clint0|msip~15, openriscv_min_sopc, 1
instance = comp, \clint0|msip[12]~feeder , clint0|msip[12]~feeder, openriscv_min_sopc, 1
instance = comp, \clint0|msip[12] , clint0|msip[12], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[12]~4 , clint0|wb_dat_o[12]~4, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux55~0 , wb_conmax_top0|s4|Mux55~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[12] , clint0|mtimecmp[12], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[12] , clint0|wb_dat_o[12], openriscv_min_sopc, 1
instance = comp, \plic0|enable~10 , plic0|enable~10, openriscv_min_sopc, 1
instance = comp, \plic0|enable[12] , plic0|enable[12], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[12]~3 , plic0|wb_dat_o[12]~3, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][12]~feeder , plic0|priority[0][12]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][12] , plic0|priority[0][12], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][12] , plic0|priority[2][12], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~79 , plic0|wb_dat_o~79, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][12] , plic0|priority[3][12], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~80 , plic0|wb_dat_o~80, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][12] , plic0|priority[6][12], openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][12]~feeder , plic0|priority[5][12]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][12] , plic0|priority[5][12], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][12] , plic0|priority[4][12], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~81 , plic0|wb_dat_o~81, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~82 , plic0|wb_dat_o~82, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[12] , plic0|wb_dat_o[12], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~10 , inst_rom_0|wb_dat_o~10, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[12] , inst_rom_0|wb_dat_o[12], openriscv_min_sopc, 1
instance = comp, \gpio_i[12]~input , gpio_i[12]~input, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[12]~feeder , gpio_top0|sync[12]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[12] , gpio_top0|sync[12], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[12] , gpio_top0|ext_pad_s[12], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[12] , gpio_top0|rgpio_in[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux55~0 , wb_conmax_top0|s2|Mux55~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[12]~feeder , gpio_top0|rgpio_out[12]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[12] , gpio_top0|rgpio_out[12], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[12] , gpio_top0|rgpio_oe[12], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux19~0 , gpio_top0|Mux19~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[12] , gpio_top0|rgpio_ptrig[12], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~27 , gpio_top0|rgpio_ints~27, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[12] , gpio_top0|rgpio_inte[12], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~28 , gpio_top0|rgpio_ints~28, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~29 , gpio_top0|rgpio_ints~29, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[12] , gpio_top0|rgpio_ints[12], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux19~1 , gpio_top0|Mux19~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux19~2 , gpio_top0|Mux19~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux19~3 , gpio_top0|Mux19~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[12] , gpio_top0|wb_dat_o[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux19~4 , wb_conmax_top0|m0|Mux19~4, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux19~1 , uart_top0|wb_interface|Mux19~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux19~0 , uart_top0|wb_interface|Mux19~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux19~2 , uart_top0|wb_interface|Mux19~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[12] , uart_top0|wb_interface|wb_dat_o[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux19~5 , wb_conmax_top0|m0|Mux19~5, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux55~0 , wb_conmax_top0|s15|Mux55~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[12]~feeder , wb_conmax_top0|rf|conf14[12]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[12] , wb_conmax_top0|rf|conf14[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[12]~feeder , wb_conmax_top0|rf|conf6[12]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[12] , wb_conmax_top0|rf|conf6[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[12] , wb_conmax_top0|rf|conf2[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~122 , wb_conmax_top0|rf|rf_dout~122, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[12] , wb_conmax_top0|rf|conf10[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~123 , wb_conmax_top0|rf|rf_dout~123, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[12]~feeder , wb_conmax_top0|rf|conf11[12]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[12] , wb_conmax_top0|rf|conf11[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[12] , wb_conmax_top0|rf|conf15[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[12]~feeder , wb_conmax_top0|rf|conf7[12]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[12] , wb_conmax_top0|rf|conf7[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[12] , wb_conmax_top0|rf|conf3[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~129 , wb_conmax_top0|rf|rf_dout~129, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~130 , wb_conmax_top0|rf|rf_dout~130, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[12]~feeder , wb_conmax_top0|rf|conf8[12]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[12] , wb_conmax_top0|rf|conf8[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[12] , wb_conmax_top0|rf|conf12[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[12]~feeder , wb_conmax_top0|rf|conf4[12]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[12] , wb_conmax_top0|rf|conf4[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[12] , wb_conmax_top0|rf|conf0[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~126 , wb_conmax_top0|rf|rf_dout~126, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~127 , wb_conmax_top0|rf|rf_dout~127, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[12]~feeder , wb_conmax_top0|rf|conf9[12]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[12] , wb_conmax_top0|rf|conf9[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[12] , wb_conmax_top0|rf|conf13[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[12]~feeder , wb_conmax_top0|rf|conf5[12]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[12] , wb_conmax_top0|rf|conf5[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[12] , wb_conmax_top0|rf|conf1[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~124 , wb_conmax_top0|rf|rf_dout~124, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~125 , wb_conmax_top0|rf|rf_dout~125, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~128 , wb_conmax_top0|rf|rf_dout~128, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~131 , wb_conmax_top0|rf|rf_dout~131, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~201 , wb_conmax_top0|rf|rf_dout~201, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[12] , wb_conmax_top0|rf|rf_dout[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|i_wb_data_o[12]~9 , wb_conmax_top0|rf|i_wb_data_o[12]~9, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux19~6 , wb_conmax_top0|m0|Mux19~6, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux19~7 , wb_conmax_top0|m0|Mux19~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~24 , openriscv0|dwishbone_bus_if|rd_buf~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[12] , openriscv0|dwishbone_bus_if|rd_buf[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector95~0 , openriscv0|dwishbone_bus_if|Selector95~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[12] , openriscv0|dwishbone_bus_if|cpu_data_o[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[4]~28 , openriscv0|mem0|wdata_o[4]~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector11~0 , openriscv0|mem0|Selector11~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[4]~29 , openriscv0|mem0|wdata_o[4]~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[4]~30 , openriscv0|mem0|wdata_o[4]~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[4]~31 , openriscv0|mem0|wdata_o[4]~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[4]~32 , openriscv0|id0|reg1_o[4]~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1320 , openriscv0|regfile1|regs~1320, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1321 , openriscv0|regfile1|regs~1321, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1327 , openriscv0|regfile1|regs~1327, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1328 , openriscv0|regfile1|regs~1328, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1324 , openriscv0|regfile1|regs~1324, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1325 , openriscv0|regfile1|regs~1325, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1322 , openriscv0|regfile1|regs~1322, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1323 , openriscv0|regfile1|regs~1323, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1326 , openriscv0|regfile1|regs~1326, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[4]~29 , openriscv0|id0|reg1_o[4]~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1329 , openriscv0|regfile1|regs~1329, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1330 , openriscv0|regfile1|regs~1330, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1333 , openriscv0|regfile1|regs~1333, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1334 , openriscv0|regfile1|regs~1334, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1331 , openriscv0|regfile1|regs~1331, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1332 , openriscv0|regfile1|regs~1332, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1335 , openriscv0|regfile1|regs~1335, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1336 , openriscv0|regfile1|regs~1336, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1337 , openriscv0|regfile1|regs~1337, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[4]~30 , openriscv0|id0|reg1_o[4]~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[4]~31 , openriscv0|id0|reg1_o[4]~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[4]~33 , openriscv0|id0|reg1_o[4]~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[4]~34 , openriscv0|id0|reg1_o[4]~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[4]~125 , openriscv0|id0|reg1_o[4]~125, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[4] , openriscv0|id0|reg1_o[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~2 , openriscv0|id_ex0|ex_reg1~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[4] , openriscv0|id_ex0|ex_reg1[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector251~4 , openriscv0|ex0|Selector251~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector251~5 , openriscv0|ex0|Selector251~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector251~7 , openriscv0|ex0|Selector251~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector251~6 , openriscv0|ex0|Selector251~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector251~8 , openriscv0|ex0|Selector251~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[4] , openriscv0|ex0|csr_reg_data_o[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~5 , openriscv0|ex_mem0|mem_csr_reg_data~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[4] , openriscv0|ex_mem0|mem_csr_reg_data[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~4 , openriscv0|mem_wb0|wb_csr_reg_data~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[4] , openriscv0|mem_wb0|wb_csr_reg_data[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[4]~8 , openriscv0|ctrl0|new_pc[4]~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[4]~9 , openriscv0|ctrl0|new_pc[4]~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[4]~10 , openriscv0|ctrl0|new_pc[4]~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[4] , openriscv0|ctrl0|new_pc[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~0 , openriscv0|id0|Add4~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~9 , openriscv0|id0|Add4~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[4] , openriscv0|pc_reg0|hold_branch_target_address[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~6 , openriscv0|pc_reg0|Add0~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~7 , openriscv0|pc_reg0|Add0~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[4] , openriscv0|pc_reg0|pc[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~0 , openriscv0|iwishbone_bus_if|wishbone_addr_o~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[4] , openriscv0|iwishbone_bus_if|wishbone_addr_o[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux27~0 , wb_conmax_top0|s15|Mux27~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~0 , wb_conmax_top0|rf|Equal1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~1 , wb_conmax_top0|rf|Equal1~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[1] , wb_conmax_top0|rf|conf1[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_enc|pd0|pri_out[1]~0 , wb_conmax_top0|s1|msel|pri_enc|pd0|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_enc|pd1|pri_out[1]~0 , wb_conmax_top0|s1|msel|pri_enc|pd1|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb1|Selector1~0 , wb_conmax_top0|s1|msel|arb1|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb1|state.grant1 , wb_conmax_top0|s1|msel|arb1|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb1|Selector0~0 , wb_conmax_top0|s1|msel|arb1|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb1|state.grant0 , wb_conmax_top0|s1|msel|arb1|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|req_p3[1] , wb_conmax_top0|s1|msel|req_p3[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|req_p3[0] , wb_conmax_top0|s1|msel|req_p3[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb3|Selector1~0 , wb_conmax_top0|s1|msel|arb3|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb3|state.grant1 , wb_conmax_top0|s1|msel|arb3|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb3|Selector0~0 , wb_conmax_top0|s1|msel|arb3|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb3|state.grant0 , wb_conmax_top0|s1|msel|arb3|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_enc|pri_out[1]~0 , wb_conmax_top0|s1|msel|pri_enc|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|next~0 , wb_conmax_top0|s1|next~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|next , wb_conmax_top0|s1|next, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_out~0 , wb_conmax_top0|s1|msel|pri_out~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_out[1] , wb_conmax_top0|s1|msel|pri_out[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|Mux1~0 , wb_conmax_top0|s1|msel|Mux1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_enc|pd1|pri_out[2]~1 , wb_conmax_top0|s1|msel|pri_enc|pd1|pri_out[2]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb2|Selector1~0 , wb_conmax_top0|s1|msel|arb2|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb2|state.grant1 , wb_conmax_top0|s1|msel|arb2|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_enc|pri_out[0]~1 , wb_conmax_top0|s1|msel|pri_enc|pri_out[0]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_enc|pri_out[0]~2 , wb_conmax_top0|s1|msel|pri_enc|pri_out[0]~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_out[0] , wb_conmax_top0|s1|msel|pri_out[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|Mux1~2 , wb_conmax_top0|s1|msel|Mux1~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|req_p0[0] , wb_conmax_top0|s1|msel|req_p0[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|req_p0[1] , wb_conmax_top0|s1|msel|req_p0[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb0|Selector0~0 , wb_conmax_top0|s1|msel|arb0|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb0|state.grant0 , wb_conmax_top0|s1|msel|arb0|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb0|Selector1~0 , wb_conmax_top0|s1|msel|arb0|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb0|state.grant1 , wb_conmax_top0|s1|msel|arb0|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|Mux1~1 , wb_conmax_top0|s1|msel|Mux1~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|Mux1~3 , wb_conmax_top0|s1|msel|Mux1~3, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux34~0 , wb_conmax_top0|s1|Mux34~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_sel_is[1] , uart_top0|wb_interface|wb_sel_is[1], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux11~2 , uart_top0|wb_interface|Mux11~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux14~0 , uart_top0|wb_interface|Mux14~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux12~0 , uart_top0|wb_interface|Mux12~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux12~1 , uart_top0|wb_interface|Mux12~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[19] , uart_top0|wb_interface|wb_dat_o[19], openriscv_min_sopc, 1
instance = comp, \plic0|enable~27 , plic0|enable~27, openriscv_min_sopc, 1
instance = comp, \plic0|enable[19] , plic0|enable[19], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[19]~20 , plic0|wb_dat_o[19]~20, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][19]~feeder , plic0|priority[5][19]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][19] , plic0|priority[5][19], openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][19] , plic0|priority[6][19], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][19]~feeder , plic0|priority[3][19]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][19] , plic0|priority[3][19], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][19] , plic0|priority[2][19], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~147 , plic0|wb_dat_o~147, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][19]~feeder , plic0|priority[0][19]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][19] , plic0|priority[0][19], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~148 , plic0|wb_dat_o~148, openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][19] , plic0|priority[4][19], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~149 , plic0|wb_dat_o~149, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~150 , plic0|wb_dat_o~150, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[19] , plic0|wb_dat_o[19], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~27 , inst_rom_0|wb_dat_o~27, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[19] , inst_rom_0|wb_dat_o[19], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux48~0 , wb_conmax_top0|s2|Mux48~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[19]~feeder , gpio_top0|rgpio_ptrig[19]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[19] , gpio_top0|rgpio_ptrig[19], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[19] , gpio_top0|rgpio_inte[19], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[19]~feeder , gpio_top0|rgpio_out[19]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[19] , gpio_top0|rgpio_out[19], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[19] , gpio_top0|rgpio_oe[19], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux12~0 , gpio_top0|Mux12~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux12~1 , gpio_top0|Mux12~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[19] , gpio_top0|rgpio_ints[19], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux12~2 , gpio_top0|Mux12~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[19] , gpio_top0|wb_dat_o[19], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux12~0 , wb_conmax_top0|m0|Mux12~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux12~1 , wb_conmax_top0|m0|Mux12~1, openriscv_min_sopc, 1
instance = comp, \clint0|msip~22 , clint0|msip~22, openriscv_min_sopc, 1
instance = comp, \clint0|msip[19] , clint0|msip[19], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[19]~21 , clint0|wb_dat_o[19]~21, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux48~0 , wb_conmax_top0|s4|Mux48~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[19] , clint0|mtimecmp[19], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[19] , clint0|wb_dat_o[19], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux12~2 , wb_conmax_top0|m0|Mux12~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux12~3 , wb_conmax_top0|m0|Mux12~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~12 , openriscv0|dwishbone_bus_if|rd_buf~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[19] , openriscv0|dwishbone_bus_if|rd_buf[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector88~0 , openriscv0|dwishbone_bus_if|Selector88~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[19] , openriscv0|dwishbone_bus_if|cpu_data_o[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[19]~67 , openriscv0|mem0|wdata_o[19]~67, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~18 , openriscv0|ex_mem0|mem_wdata~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[19] , openriscv0|ex_mem0|mem_wdata[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[19]~68 , openriscv0|mem0|wdata_o[19]~68, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[19]~85 , openriscv0|id0|reg2_o[19]~85, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1933 , openriscv0|regfile1|regs~1933, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1934 , openriscv0|regfile1|regs~1934, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1940 , openriscv0|regfile1|regs~1940, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1941 , openriscv0|regfile1|regs~1941, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1937 , openriscv0|regfile1|regs~1937, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1938 , openriscv0|regfile1|regs~1938, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1935 , openriscv0|regfile1|regs~1935, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1936 , openriscv0|regfile1|regs~1936, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1939 , openriscv0|regfile1|regs~1939, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1942 , openriscv0|regfile1|regs~1942, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1950 , openriscv0|regfile1|regs~1950, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1951 , openriscv0|regfile1|regs~1951, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1943 , openriscv0|regfile1|regs~1943, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1944 , openriscv0|regfile1|regs~1944, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1947 , openriscv0|regfile1|regs~1947, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1948 , openriscv0|regfile1|regs~1948, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1945 , openriscv0|regfile1|regs~1945, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1946 , openriscv0|regfile1|regs~1946, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1949 , openriscv0|regfile1|regs~1949, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1952 , openriscv0|regfile1|regs~1952, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1953 , openriscv0|regfile1|regs~1953, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[19]~86 , openriscv0|id0|reg2_o[19]~86, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[19]~87 , openriscv0|id0|reg2_o[19]~87, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[19] , openriscv0|id0|reg2_o[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~23 , openriscv0|id_ex0|ex_reg2~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[19] , openriscv0|id_ex0|ex_reg2[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~14 , openriscv0|ex0|Add4|auto_generated|_~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[21]~42 , openriscv0|ex0|Add4|auto_generated|result_int[21]~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector56~2 , openriscv0|ex0|Selector56~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[20] , openriscv0|ex0|arithmeticres[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~44 , openriscv0|div0|result_o~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[52] , openriscv0|div0|result_o[52], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~31 , openriscv0|ex0|ShiftLeft1~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|shiftres~7 , openriscv0|ex0|shiftres~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux20~5 , openriscv0|ex0|Mux20~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux20~6 , openriscv0|ex0|Mux20~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux20~7 , openriscv0|ex0|Mux20~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~43 , openriscv0|div0|result_o~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[20] , openriscv0|div0|result_o[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux20~8 , openriscv0|ex0|Mux20~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux20~9 , openriscv0|ex0|Mux20~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~23 , openriscv0|id_ex0|ex_link_address~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[20] , openriscv0|id_ex0|ex_link_address[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux20~10 , openriscv0|ex0|Mux20~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux20~11 , openriscv0|ex0|Mux20~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux20~3 , openriscv0|ex0|Mux20~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux20~4 , openriscv0|ex0|Mux20~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux20~12 , openriscv0|ex0|Mux20~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~37 , openriscv0|ex0|moveres~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[20] , openriscv0|ex0|moveres[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector24~0 , openriscv0|ex0|Selector24~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector24~1 , openriscv0|ex0|Selector24~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[20] , openriscv0|ex0|logicout[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux20~2 , openriscv0|ex0|Mux20~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux20~13 , openriscv0|ex0|Mux20~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[20] , openriscv0|ex0|wdata_o[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[20]~90 , openriscv0|id0|reg2_o[20]~90, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2002 , openriscv0|regfile1|regs~2002, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2003 , openriscv0|regfile1|regs~2003, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2009 , openriscv0|regfile1|regs~2009, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2010 , openriscv0|regfile1|regs~2010, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2006 , openriscv0|regfile1|regs~2006, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2007 , openriscv0|regfile1|regs~2007, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2004 , openriscv0|regfile1|regs~2004, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2005 , openriscv0|regfile1|regs~2005, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2008 , openriscv0|regfile1|regs~2008, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2011 , openriscv0|regfile1|regs~2011, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1999 , openriscv0|regfile1|regs~1999, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2000 , openriscv0|regfile1|regs~2000, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1996 , openriscv0|regfile1|regs~1996, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1997 , openriscv0|regfile1|regs~1997, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1994 , openriscv0|regfile1|regs~1994, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1995 , openriscv0|regfile1|regs~1995, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1998 , openriscv0|regfile1|regs~1998, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1992 , openriscv0|regfile1|regs~1992, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1993 , openriscv0|regfile1|regs~1993, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2001 , openriscv0|regfile1|regs~2001, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2012 , openriscv0|regfile1|regs~2012, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[20]~91 , openriscv0|id0|reg2_o[20]~91, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[20]~92 , openriscv0|id0|reg2_o[20]~92, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[20] , openriscv0|id0|reg2_o[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~3 , openriscv0|id_ex0|ex_reg2~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[20] , openriscv0|id_ex0|ex_reg2[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~3 , openriscv0|ex_mem0|mem_reg2~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[20] , openriscv0|ex_mem0|mem_reg2[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector63~0 , openriscv0|mem0|Selector63~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[20] , openriscv0|mem0|mem_data_o[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~1 , openriscv0|dwishbone_bus_if|wishbone_data_o~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[20] , openriscv0|dwishbone_bus_if|wishbone_data_o[20], openriscv_min_sopc, 1
instance = comp, \clint0|msip~23 , clint0|msip~23, openriscv_min_sopc, 1
instance = comp, \clint0|msip[20] , clint0|msip[20], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[20]~22 , clint0|wb_dat_o[20]~22, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux47~0 , wb_conmax_top0|s4|Mux47~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[20] , clint0|mtimecmp[20], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[20] , clint0|wb_dat_o[20], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux11~2 , wb_conmax_top0|m0|Mux11~2, openriscv_min_sopc, 1
instance = comp, \plic0|enable~18 , plic0|enable~18, openriscv_min_sopc, 1
instance = comp, \plic0|enable[20] , plic0|enable[20], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[20]~21 , plic0|wb_dat_o[20]~21, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][20] , plic0|priority[3][20], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][20]~feeder , plic0|priority[0][20]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][20] , plic0|priority[0][20], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][20] , plic0|priority[2][20], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~111 , plic0|wb_dat_o~111, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~112 , plic0|wb_dat_o~112, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][20] , plic0|priority[6][20], openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][20]~feeder , plic0|priority[5][20]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][20] , plic0|priority[5][20], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][20] , plic0|priority[4][20], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~113 , plic0|wb_dat_o~113, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~114 , plic0|wb_dat_o~114, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[20] , plic0|wb_dat_o[20], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~18 , inst_rom_0|wb_dat_o~18, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[20] , inst_rom_0|wb_dat_o[20], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux11~0 , uart_top0|wb_interface|Mux11~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux11~1 , uart_top0|wb_interface|Mux11~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux11~3 , uart_top0|wb_interface|Mux11~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[20] , uart_top0|wb_interface|wb_dat_o[20], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux11~0 , wb_conmax_top0|m0|Mux11~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux47~0 , wb_conmax_top0|s2|Mux47~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[20]~feeder , gpio_top0|rgpio_ptrig[20]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[20] , gpio_top0|rgpio_ptrig[20], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[20] , gpio_top0|rgpio_inte[20], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[20]~feeder , gpio_top0|rgpio_out[20]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[20] , gpio_top0|rgpio_out[20], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[20] , gpio_top0|rgpio_oe[20], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux11~0 , gpio_top0|Mux11~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux11~1 , gpio_top0|Mux11~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[20] , gpio_top0|rgpio_ints[20], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux11~2 , gpio_top0|Mux11~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[20] , gpio_top0|wb_dat_o[20], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux11~1 , wb_conmax_top0|m0|Mux11~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux11~3 , wb_conmax_top0|m0|Mux11~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~25 , openriscv0|dwishbone_bus_if|rd_buf~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[20] , openriscv0|dwishbone_bus_if|rd_buf[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector87~0 , openriscv0|dwishbone_bus_if|Selector87~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[20] , openriscv0|dwishbone_bus_if|cpu_data_o[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[20]~73 , openriscv0|mem0|wdata_o[20]~73, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~21 , openriscv0|ex_mem0|mem_wdata~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[20] , openriscv0|ex_mem0|mem_wdata[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[20]~74 , openriscv0|mem0|wdata_o[20]~74, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[20]~83 , openriscv0|id0|reg1_o[20]~83, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1976 , openriscv0|regfile1|regs~1976, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1977 , openriscv0|regfile1|regs~1977, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1978 , openriscv0|regfile1|regs~1978, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1979 , openriscv0|regfile1|regs~1979, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1980 , openriscv0|regfile1|regs~1980, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1974 , openriscv0|regfile1|regs~1974, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1975 , openriscv0|regfile1|regs~1975, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1981 , openriscv0|regfile1|regs~1981, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1982 , openriscv0|regfile1|regs~1982, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[20]~80 , openriscv0|id0|reg1_o[20]~80, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1985 , openriscv0|regfile1|regs~1985, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1986 , openriscv0|regfile1|regs~1986, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1987 , openriscv0|regfile1|regs~1987, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1988 , openriscv0|regfile1|regs~1988, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1989 , openriscv0|regfile1|regs~1989, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1990 , openriscv0|regfile1|regs~1990, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1991 , openriscv0|regfile1|regs~1991, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1983 , openriscv0|regfile1|regs~1983, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1984 , openriscv0|regfile1|regs~1984, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[20]~81 , openriscv0|id0|reg1_o[20]~81, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[20]~82 , openriscv0|id0|reg1_o[20]~82, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[20]~84 , openriscv0|id0|reg1_o[20]~84, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[20]~85 , openriscv0|id0|reg1_o[20]~85, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[20]~86 , openriscv0|id0|reg1_o[20]~86, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[20] , openriscv0|id0|reg1_o[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~13 , openriscv0|id_ex0|ex_reg1~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[20] , openriscv0|id_ex0|ex_reg1[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector55~2 , openriscv0|ex0|Selector55~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[21] , openriscv0|ex0|arithmeticres[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~22 , openriscv0|id_ex0|ex_link_address~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[21] , openriscv0|id_ex0|ex_link_address[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux21~8 , openriscv0|ex0|Mux21~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~42 , openriscv0|div0|result_o~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[53] , openriscv0|div0|result_o[53], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~41 , openriscv0|div0|result_o~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[21] , openriscv0|div0|result_o[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~79 , openriscv0|ex0|ShiftLeft0~79, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~80 , openriscv0|ex0|ShiftLeft0~80, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux21~3 , openriscv0|ex0|Mux21~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux21~4 , openriscv0|ex0|Mux21~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~49 , openriscv0|ex0|ShiftLeft0~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux21~5 , openriscv0|ex0|Mux21~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux21~6 , openriscv0|ex0|Mux21~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~29 , openriscv0|ex0|ShiftLeft1~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~30 , openriscv0|ex0|ShiftLeft1~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|shiftres~6 , openriscv0|ex0|shiftres~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux21~7 , openriscv0|ex0|Mux21~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux21~9 , openriscv0|ex0|Mux21~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux21~1 , openriscv0|ex0|Mux21~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux21~2 , openriscv0|ex0|Mux21~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux21~10 , openriscv0|ex0|Mux21~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector23~0 , openriscv0|ex0|Selector23~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector23~1 , openriscv0|ex0|Selector23~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[21] , openriscv0|ex0|logicout[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[21]~feeder , openriscv0|csr0|frm[21]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[21] , openriscv0|csr0|frm[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[21] , openriscv0|csr0|fcsr[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector18~0 , openriscv0|csr0|Selector18~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[21]~feeder , openriscv0|csr0|fflags[21]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[21] , openriscv0|csr0|fflags[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[21] , openriscv0|csr0|mvendorid[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector18~6 , openriscv0|csr0|Selector18~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~94 , openriscv0|csr0|Add2~94, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~95 , openriscv0|csr0|Add2~95, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[21] , openriscv0|csr0|mepc[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~17 , openriscv0|csr0|mtvec~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[21] , openriscv0|csr0|mip[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector18~7 , openriscv0|csr0|Selector18~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[21] , openriscv0|csr0|marchid[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[21] , openriscv0|csr0|mimpid[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector18~5 , openriscv0|csr0|Selector18~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[21] , openriscv0|csr0|mscratch[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[21] , openriscv0|csr0|mtvec[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector18~8 , openriscv0|csr0|Selector18~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[21] , openriscv0|csr0|minstreth[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[21]~feeder , openriscv0|csr0|mhartid[21]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[21] , openriscv0|csr0|mhartid[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector18~9 , openriscv0|csr0|Selector18~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[21] , openriscv0|csr0|mstatus[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector18~10 , openriscv0|csr0|Selector18~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector18~11 , openriscv0|csr0|Selector18~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[21] , openriscv0|csr0|minstret[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector18~4 , openriscv0|csr0|Selector18~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector18~3 , openriscv0|csr0|Selector18~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector18~12 , openriscv0|csr0|Selector18~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~28 , openriscv0|csr0|mcause~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[21] , openriscv0|csr0|mcause[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~23 , openriscv0|csr0|mtval~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[21] , openriscv0|csr0|mtval[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector18~2 , openriscv0|csr0|Selector18~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[21] , openriscv0|csr0|mie[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[21]~feeder , openriscv0|csr0|misa[21]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[21] , openriscv0|csr0|misa[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector18~1 , openriscv0|csr0|Selector18~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector18~13 , openriscv0|csr0|Selector18~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[21] , openriscv0|csr0|data_o[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~34 , openriscv0|ex0|moveres~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~35 , openriscv0|ex0|moveres~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[21] , openriscv0|ex0|moveres[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux21~0 , openriscv0|ex0|Mux21~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux21~11 , openriscv0|ex0|Mux21~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[21] , openriscv0|ex0|wdata_o[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~20 , openriscv0|ex_mem0|mem_wdata~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[21] , openriscv0|ex_mem0|mem_wdata[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[21]~71 , openriscv0|mem0|wdata_o[21]~71, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[21]~72 , openriscv0|mem0|wdata_o[21]~72, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[21]~77 , openriscv0|id0|reg1_o[21]~77, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1954 , openriscv0|regfile1|regs~1954, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1955 , openriscv0|regfile1|regs~1955, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1961 , openriscv0|regfile1|regs~1961, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1962 , openriscv0|regfile1|regs~1962, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1956 , openriscv0|regfile1|regs~1956, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1957 , openriscv0|regfile1|regs~1957, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1958 , openriscv0|regfile1|regs~1958, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1959 , openriscv0|regfile1|regs~1959, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1960 , openriscv0|regfile1|regs~1960, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1963 , openriscv0|regfile1|regs~1963, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1964 , openriscv0|regfile1|regs~1964, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1965 , openriscv0|regfile1|regs~1965, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1971 , openriscv0|regfile1|regs~1971, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1972 , openriscv0|regfile1|regs~1972, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1968 , openriscv0|regfile1|regs~1968, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1969 , openriscv0|regfile1|regs~1969, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1966 , openriscv0|regfile1|regs~1966, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1967 , openriscv0|regfile1|regs~1967, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1970 , openriscv0|regfile1|regs~1970, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1973 , openriscv0|regfile1|regs~1973, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[21]~58 , openriscv0|regfile1|rdata1[21]~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[21]~59 , openriscv0|regfile1|rdata1[21]~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[21]~78 , openriscv0|id0|reg1_o[21]~78, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[21]~79 , openriscv0|id0|reg1_o[21]~79, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[21] , openriscv0|id0|reg1_o[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~12 , openriscv0|id_ex0|ex_reg1~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[21] , openriscv0|id_ex0|ex_reg1[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector234~4 , openriscv0|ex0|Selector234~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector234~5 , openriscv0|ex0|Selector234~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector234~7 , openriscv0|ex0|Selector234~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector234~6 , openriscv0|ex0|Selector234~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector234~8 , openriscv0|ex0|Selector234~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[21] , openriscv0|ex0|csr_reg_data_o[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~22 , openriscv0|ex_mem0|mem_csr_reg_data~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[21] , openriscv0|ex_mem0|mem_csr_reg_data[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[21]~65 , openriscv0|ctrl0|new_pc[21]~65, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[21]~66 , openriscv0|ctrl0|new_pc[21]~66, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[21]~67 , openriscv0|ctrl0|new_pc[21]~67, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[21] , openriscv0|ctrl0|new_pc[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~108 , openriscv0|id0|Add4~108, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~109 , openriscv0|id0|Add4~109, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~110 , openriscv0|id0|Add4~110, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[21] , openriscv0|pc_reg0|hold_branch_target_address[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~92 , openriscv0|pc_reg0|Add0~92, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~93 , openriscv0|pc_reg0|Add0~93, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[21] , openriscv0|pc_reg0|pc[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~17 , openriscv0|iwishbone_bus_if|wishbone_addr_o~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[21] , openriscv0|iwishbone_bus_if|wishbone_addr_o[21], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux10~0 , wb_conmax_top0|s3|Mux10~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[31]~1 , plic0|threshold[31]~1, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[31]~2 , plic0|threshold[31]~2, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[25] , plic0|threshold[25], openriscv_min_sopc, 1
instance = comp, \plic0|enable~11 , plic0|enable~11, openriscv_min_sopc, 1
instance = comp, \plic0|enable[25] , plic0|enable[25], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[25]~7 , plic0|wb_dat_o[25]~7, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][25]~feeder , plic0|priority[5][25]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][25] , plic0|priority[5][25], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][25] , plic0|priority[4][25], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][25]~feeder , plic0|priority[3][25]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][25] , plic0|priority[3][25], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][25] , plic0|priority[2][25], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~83 , plic0|wb_dat_o~83, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][25] , plic0|priority[0][25], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~84 , plic0|wb_dat_o~84, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~85 , plic0|wb_dat_o~85, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][25] , plic0|priority[6][25], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~86 , plic0|wb_dat_o~86, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[25] , plic0|wb_dat_o[25], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~11 , inst_rom_0|wb_dat_o~11, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[25] , inst_rom_0|wb_dat_o[25], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux6~3 , uart_top0|wb_interface|Mux6~3, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[25] , uart_top0|wb_interface|wb_dat_o[25], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux6~0 , wb_conmax_top0|m0|Mux6~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux42~0 , wb_conmax_top0|s2|Mux42~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[25]~feeder , gpio_top0|rgpio_ptrig[25]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[25] , gpio_top0|rgpio_ptrig[25], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[25]~feeder , gpio_top0|rgpio_out[25]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[25] , gpio_top0|rgpio_out[25], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[25] , gpio_top0|rgpio_oe[25], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux6~0 , gpio_top0|Mux6~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[25] , gpio_top0|rgpio_inte[25], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux6~1 , gpio_top0|Mux6~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[25] , gpio_top0|rgpio_ints[25], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux6~2 , gpio_top0|Mux6~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[25] , gpio_top0|wb_dat_o[25], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux6~1 , wb_conmax_top0|m0|Mux6~1, openriscv_min_sopc, 1
instance = comp, \clint0|msip~28 , clint0|msip~28, openriscv_min_sopc, 1
instance = comp, \clint0|msip[25] , clint0|msip[25], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[25]~8 , clint0|wb_dat_o[25]~8, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux42~0 , wb_conmax_top0|s4|Mux42~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[25] , clint0|mtimecmp[25], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[25] , clint0|wb_dat_o[25], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux6~2 , wb_conmax_top0|m0|Mux6~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux6~3 , wb_conmax_top0|m0|Mux6~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~6 , openriscv0|dwishbone_bus_if|rd_buf~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[25] , openriscv0|dwishbone_bus_if|rd_buf[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector82~0 , openriscv0|dwishbone_bus_if|Selector82~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[25] , openriscv0|dwishbone_bus_if|cpu_data_o[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[25]~79 , openriscv0|mem0|wdata_o[25]~79, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~24 , openriscv0|ex_mem0|mem_wdata~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[25] , openriscv0|ex_mem0|mem_wdata[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[25]~80 , openriscv0|mem0|wdata_o[25]~80, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~24 , openriscv0|mem_wb0|wb_wdata~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[25] , openriscv0|mem_wb0|wb_wdata[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[25]~109 , openriscv0|id0|reg2_o[25]~109, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~665feeder , openriscv0|regfile1|regs~665feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~665 , openriscv0|regfile1|regs~665, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~537 , openriscv0|regfile1|regs~537, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~793feeder , openriscv0|regfile1|regs~793feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~793 , openriscv0|regfile1|regs~793, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2179 , openriscv0|regfile1|regs~2179, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~921feeder , openriscv0|regfile1|regs~921feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~921 , openriscv0|regfile1|regs~921, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2180 , openriscv0|regfile1|regs~2180, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~569 , openriscv0|regfile1|regs~569, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~697 , openriscv0|regfile1|regs~697, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2177 , openriscv0|regfile1|regs~2177, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~953 , openriscv0|regfile1|regs~953, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~825 , openriscv0|regfile1|regs~825, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2178 , openriscv0|regfile1|regs~2178, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2181 , openriscv0|regfile1|regs~2181, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1017 , openriscv0|regfile1|regs~1017, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~889feeder , openriscv0|regfile1|regs~889feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~889 , openriscv0|regfile1|regs~889, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~633 , openriscv0|regfile1|regs~633, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~761 , openriscv0|regfile1|regs~761, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2182 , openriscv0|regfile1|regs~2182, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2183 , openriscv0|regfile1|regs~2183, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~985feeder , openriscv0|regfile1|regs~985feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~985 , openriscv0|regfile1|regs~985, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~729feeder , openriscv0|regfile1|regs~729feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~729 , openriscv0|regfile1|regs~729, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~857feeder , openriscv0|regfile1|regs~857feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~857 , openriscv0|regfile1|regs~857, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~601feeder , openriscv0|regfile1|regs~601feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~601 , openriscv0|regfile1|regs~601, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2175 , openriscv0|regfile1|regs~2175, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2176 , openriscv0|regfile1|regs~2176, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2184 , openriscv0|regfile1|regs~2184, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~505feeder , openriscv0|regfile1|regs~505feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~505 , openriscv0|regfile1|regs~505, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~441feeder , openriscv0|regfile1|regs~441feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~441 , openriscv0|regfile1|regs~441, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~473feeder , openriscv0|regfile1|regs~473feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~473 , openriscv0|regfile1|regs~473, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~409 , openriscv0|regfile1|regs~409, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2192 , openriscv0|regfile1|regs~2192, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2193 , openriscv0|regfile1|regs~2193, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~345feeder , openriscv0|regfile1|regs~345feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~345 , openriscv0|regfile1|regs~345, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~377 , openriscv0|regfile1|regs~377, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~281feeder , openriscv0|regfile1|regs~281feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~281 , openriscv0|regfile1|regs~281, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~313 , openriscv0|regfile1|regs~313, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2185 , openriscv0|regfile1|regs~2185, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2186 , openriscv0|regfile1|regs~2186, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~249 , openriscv0|regfile1|regs~249, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~185 , openriscv0|regfile1|regs~185, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~217 , openriscv0|regfile1|regs~217, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~153 , openriscv0|regfile1|regs~153, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2187 , openriscv0|regfile1|regs~2187, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2188 , openriscv0|regfile1|regs~2188, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~121 , openriscv0|regfile1|regs~121, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~89 , openriscv0|regfile1|regs~89, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~25 , openriscv0|regfile1|regs~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~57 , openriscv0|regfile1|regs~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2189 , openriscv0|regfile1|regs~2189, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2190 , openriscv0|regfile1|regs~2190, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2191 , openriscv0|regfile1|regs~2191, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2194 , openriscv0|regfile1|regs~2194, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2195 , openriscv0|regfile1|regs~2195, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[25]~110 , openriscv0|id0|reg2_o[25]~110, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[25]~104 , openriscv0|id0|reg2_o[25]~104, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[25]~111 , openriscv0|id0|reg2_o[25]~111, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[25] , openriscv0|id0|reg2_o[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~27 , openriscv0|id_ex0|ex_reg2~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[25] , openriscv0|id_ex0|ex_reg2[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~8 , openriscv0|ex0|Add4|auto_generated|_~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[26]~52 , openriscv0|ex0|Add4|auto_generated|result_int[26]~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector51~2 , openriscv0|ex0|Selector51~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[25] , openriscv0|ex0|arithmeticres[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~26 , openriscv0|id_ex0|ex_link_address~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[25] , openriscv0|id_ex0|ex_link_address[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux25~2 , openriscv0|ex0|Mux25~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~146 , openriscv0|ex0|ShiftRight0~146, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~33 , openriscv0|ex0|ShiftLeft1~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~89 , openriscv0|ex0|ShiftLeft0~89, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~91 , openriscv0|ex0|ShiftLeft0~91, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux25~3 , openriscv0|ex0|Mux25~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux25~4 , openriscv0|ex0|Mux25~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~49 , openriscv0|div0|result_o~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[25] , openriscv0|div0|result_o[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux25~5 , openriscv0|ex0|Mux25~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux25~6 , openriscv0|ex0|Mux25~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~43 , openriscv0|ex0|moveres~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[25] , openriscv0|ex0|moveres[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector19~0 , openriscv0|ex0|Selector19~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector19~1 , openriscv0|ex0|Selector19~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[25] , openriscv0|ex0|logicout[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux25~7 , openriscv0|ex0|Mux25~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~50 , openriscv0|div0|result_o~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[57] , openriscv0|div0|result_o[57], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux25~8 , openriscv0|ex0|Mux25~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux25~9 , openriscv0|ex0|Mux25~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux25~10 , openriscv0|ex0|Mux25~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux25~0 , openriscv0|ex0|Mux25~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux25~1 , openriscv0|ex0|Mux25~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux25 , openriscv0|ex0|Mux25, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[25] , openriscv0|ex0|wdata_o[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[25]~97 , openriscv0|id0|reg1_o[25]~97, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2128 , openriscv0|regfile1|regs~2128, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2129 , openriscv0|regfile1|regs~2129, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2126 , openriscv0|regfile1|regs~2126, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2127 , openriscv0|regfile1|regs~2127, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2130 , openriscv0|regfile1|regs~2130, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2131 , openriscv0|regfile1|regs~2131, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2132 , openriscv0|regfile1|regs~2132, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2124 , openriscv0|regfile1|regs~2124, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2125 , openriscv0|regfile1|regs~2125, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2133 , openriscv0|regfile1|regs~2133, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2114 , openriscv0|regfile1|regs~2114, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2115 , openriscv0|regfile1|regs~2115, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2118 , openriscv0|regfile1|regs~2118, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2119 , openriscv0|regfile1|regs~2119, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2116 , openriscv0|regfile1|regs~2116, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2117 , openriscv0|regfile1|regs~2117, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2120 , openriscv0|regfile1|regs~2120, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2121 , openriscv0|regfile1|regs~2121, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2122 , openriscv0|regfile1|regs~2122, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2123 , openriscv0|regfile1|regs~2123, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[25]~62 , openriscv0|regfile1|rdata1[25]~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[25]~63 , openriscv0|regfile1|rdata1[25]~63, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[25]~98 , openriscv0|id0|reg1_o[25]~98, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[25]~99 , openriscv0|id0|reg1_o[25]~99, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[25] , openriscv0|id0|reg1_o[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~8 , openriscv0|id_ex0|ex_reg1~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[25] , openriscv0|id_ex0|ex_reg1[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[27]~54 , openriscv0|ex0|Add4|auto_generated|result_int[27]~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector49~2 , openriscv0|ex0|Selector49~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[27] , openriscv0|ex0|arithmeticres[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~150 , openriscv0|ex0|ShiftRight0~150, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~18 , openriscv0|ex0|ShiftLeft1~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~35 , openriscv0|ex0|ShiftLeft1~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~93 , openriscv0|ex0|ShiftLeft0~93, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~94 , openriscv0|ex0|ShiftLeft0~94, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~95 , openriscv0|ex0|ShiftLeft0~95, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux27~4 , openriscv0|ex0|Mux27~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~41 , openriscv0|ex0|ShiftLeft0~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux27~5 , openriscv0|ex0|Mux27~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~53 , openriscv0|div0|result_o~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[27] , openriscv0|div0|result_o[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux27~6 , openriscv0|ex0|Mux27~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux27~7 , openriscv0|ex0|Mux27~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~54 , openriscv0|div0|result_o~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[59] , openriscv0|div0|result_o[59], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector17~0 , openriscv0|ex0|Selector17~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector17~1 , openriscv0|ex0|Selector17~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[27] , openriscv0|ex0|logicout[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~47 , openriscv0|ex0|moveres~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[27] , openriscv0|ex0|moveres[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux27~8 , openriscv0|ex0|Mux27~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux27~9 , openriscv0|ex0|Mux27~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux27~10 , openriscv0|ex0|Mux27~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~28 , openriscv0|id_ex0|ex_link_address~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[27] , openriscv0|id_ex0|ex_link_address[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux27~3 , openriscv0|ex0|Mux27~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux27~11 , openriscv0|ex0|Mux27~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux27~1 , openriscv0|ex0|Mux27~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux27~2 , openriscv0|ex0|Mux27~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux27 , openriscv0|ex0|Mux27, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[27] , openriscv0|ex0|wdata_o[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~26 , openriscv0|ex_mem0|mem_wdata~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[27] , openriscv0|ex_mem0|mem_wdata[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[27]~83 , openriscv0|mem0|wdata_o[27]~83, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[27]~84 , openriscv0|mem0|wdata_o[27]~84, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[27]~103 , openriscv0|id0|reg1_o[27]~103, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2203 , openriscv0|regfile1|regs~2203, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2204 , openriscv0|regfile1|regs~2204, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2198 , openriscv0|regfile1|regs~2198, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2199 , openriscv0|regfile1|regs~2199, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2200 , openriscv0|regfile1|regs~2200, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2201 , openriscv0|regfile1|regs~2201, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2202 , openriscv0|regfile1|regs~2202, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2196 , openriscv0|regfile1|regs~2196, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2197 , openriscv0|regfile1|regs~2197, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2205 , openriscv0|regfile1|regs~2205, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2206 , openriscv0|regfile1|regs~2206, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2207 , openriscv0|regfile1|regs~2207, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2213 , openriscv0|regfile1|regs~2213, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2214 , openriscv0|regfile1|regs~2214, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2208 , openriscv0|regfile1|regs~2208, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2209 , openriscv0|regfile1|regs~2209, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2210 , openriscv0|regfile1|regs~2210, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2211 , openriscv0|regfile1|regs~2211, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2212 , openriscv0|regfile1|regs~2212, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2215 , openriscv0|regfile1|regs~2215, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[27]~66 , openriscv0|regfile1|rdata1[27]~66, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[27]~67 , openriscv0|regfile1|rdata1[27]~67, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[27]~104 , openriscv0|id0|reg1_o[27]~104, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[27]~105 , openriscv0|id0|reg1_o[27]~105, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[27] , openriscv0|id0|reg1_o[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~6 , openriscv0|id_ex0|ex_reg1~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[27] , openriscv0|id_ex0|ex_reg1[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~60 , openriscv0|ex0|Add1~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~63 , openriscv0|ex0|Add1~63, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~56 , openriscv0|ex0|Add0~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~58 , openriscv0|ex0|Add0~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~71 , openriscv0|ex0|Add1~71, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[29] , openriscv0|ex_mem0|mem_mem_addr[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~10 , openriscv0|dwishbone_bus_if|wishbone_addr_o~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[29] , openriscv0|dwishbone_bus_if|wishbone_addr_o[29], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux19~1 , wb_conmax_top0|m0|Mux19~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_ack~0 , wb_conmax_top0|rf|rf_ack~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_ack , wb_conmax_top0|rf|rf_ack, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|m0_ack_o~0 , wb_conmax_top0|s15|m0_ack_o~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_err_o~0 , gpio_top0|wb_err_o~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_err_o , gpio_top0|wb_err_o, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_ack_o~0 , gpio_top0|wb_ack_o~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_ack_o , gpio_top0|wb_ack_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|m0_ack_o , wb_conmax_top0|s2|m0_ack_o, openriscv_min_sopc, 1
instance = comp, \plic0|wb_ack_o~0 , plic0|wb_ack_o~0, openriscv_min_sopc, 1
instance = comp, \plic0|wb_ack_o , plic0|wb_ack_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|m0_ack_o , wb_conmax_top0|s3|m0_ack_o, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_ack_o~2 , inst_rom_0|wb_ack_o~2, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_ack_o , inst_rom_0|wb_ack_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|m0_ack_o , wb_conmax_top0|s0|m0_ack_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|m0_ack_o , wb_conmax_top0|s1|m0_ack_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~2 , wb_conmax_top0|m0|Mux32~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~3 , wb_conmax_top0|m0|Mux32~3, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~4 , wb_conmax_top0|m0|Mux32~4, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s5_cyc_o_next~0 , wb_conmax_top0|m0|s5_cyc_o_next~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s5_cyc_o~feeder , wb_conmax_top0|m0|s5_cyc_o~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s5_cyc_o , wb_conmax_top0|m0|s5_cyc_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|m0_cyc_r , wb_conmax_top0|s5|m0_cyc_r, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_acc~0 , data_ram_0|wb_acc~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|m1_cyc_r , wb_conmax_top0|s5|m1_cyc_r, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_acc~1 , data_ram_0|wb_acc~1, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_acc~2 , data_ram_0|wb_acc~2, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_ack_o~0 , data_ram_0|wb_ack_o~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_ack_o , data_ram_0|wb_ack_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|m0_ack_o , wb_conmax_top0|s5|m0_ack_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~5 , wb_conmax_top0|m0|Mux32~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_state~8 , openriscv0|dwishbone_bus_if|wishbone_state~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_state~10 , openriscv0|dwishbone_bus_if|wishbone_state~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_state.11 , openriscv0|dwishbone_bus_if|wishbone_state.11, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~32 , data_ram_0|wb_dat_o~32, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[10] , data_ram_0|wb_dat_o[10], openriscv_min_sopc, 1
instance = comp, \plic0|enable~31 , plic0|enable~31, openriscv_min_sopc, 1
instance = comp, \plic0|enable[10] , plic0|enable[10], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[10]~28 , plic0|wb_dat_o[10]~28, openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][10] , plic0|priority[4][10], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][10]~feeder , plic0|priority[3][10]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][10] , plic0|priority[3][10], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][10] , plic0|priority[2][10], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~163 , plic0|wb_dat_o~163, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][10] , plic0|priority[0][10], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~164 , plic0|wb_dat_o~164, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~165 , plic0|wb_dat_o~165, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][10]~feeder , plic0|priority[5][10]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][10] , plic0|priority[5][10], openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][10] , plic0|priority[6][10], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~166 , plic0|wb_dat_o~166, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[10] , plic0|wb_dat_o[10], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux21~0 , uart_top0|wb_interface|Mux21~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux21~1 , uart_top0|wb_interface|Mux21~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[10] , uart_top0|wb_interface|wb_dat_o[10], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~31 , inst_rom_0|wb_dat_o~31, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[10] , inst_rom_0|wb_dat_o[10], openriscv_min_sopc, 1
instance = comp, \gpio_i[10]~input , gpio_i[10]~input, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[10] , gpio_top0|sync[10], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[10] , gpio_top0|ext_pad_s[10], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[10]~feeder , gpio_top0|rgpio_in[10]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[10] , gpio_top0|rgpio_in[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux57~0 , wb_conmax_top0|s2|Mux57~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[10] , gpio_top0|rgpio_ptrig[10], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~42 , gpio_top0|rgpio_ints~42, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[10] , gpio_top0|rgpio_inte[10], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~43 , gpio_top0|rgpio_ints~43, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~44 , gpio_top0|rgpio_ints~44, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[10] , gpio_top0|rgpio_ints[10], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[10] , gpio_top0|rgpio_out[10], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[10] , gpio_top0|rgpio_oe[10], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux21~0 , gpio_top0|Mux21~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux21~1 , gpio_top0|Mux21~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux21~2 , gpio_top0|Mux21~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux21~3 , gpio_top0|Mux21~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[10] , gpio_top0|wb_dat_o[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux21~0 , wb_conmax_top0|m0|Mux21~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux21~1 , wb_conmax_top0|m0|Mux21~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux57~0 , wb_conmax_top0|s15|Mux57~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[10]~feeder , wb_conmax_top0|rf|conf14[10]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[10] , wb_conmax_top0|rf|conf14[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[10]~feeder , wb_conmax_top0|rf|conf13[10]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[10] , wb_conmax_top0|rf|conf13[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[10] , wb_conmax_top0|rf|conf12[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~179 , wb_conmax_top0|rf|rf_dout~179, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[10] , wb_conmax_top0|rf|conf15[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~180 , wb_conmax_top0|rf|rf_dout~180, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[10]~feeder , wb_conmax_top0|rf|conf11[10]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[10] , wb_conmax_top0|rf|conf11[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[10] , wb_conmax_top0|rf|conf9[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[10]~feeder , wb_conmax_top0|rf|conf10[10]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[10] , wb_conmax_top0|rf|conf10[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[10] , wb_conmax_top0|rf|conf8[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~172 , wb_conmax_top0|rf|rf_dout~172, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~173 , wb_conmax_top0|rf|rf_dout~173, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[10]~feeder , wb_conmax_top0|rf|conf5[10]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[10] , wb_conmax_top0|rf|conf5[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[10] , wb_conmax_top0|rf|conf4[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~174 , wb_conmax_top0|rf|rf_dout~174, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[10]~feeder , wb_conmax_top0|rf|conf6[10]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[10] , wb_conmax_top0|rf|conf6[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[10] , wb_conmax_top0|rf|conf7[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~175 , wb_conmax_top0|rf|rf_dout~175, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[10]~feeder , wb_conmax_top0|rf|conf1[10]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[10] , wb_conmax_top0|rf|conf1[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[10] , wb_conmax_top0|rf|conf3[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[10]~feeder , wb_conmax_top0|rf|conf2[10]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[10] , wb_conmax_top0|rf|conf2[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[10] , wb_conmax_top0|rf|conf0[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~176 , wb_conmax_top0|rf|rf_dout~176, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~177 , wb_conmax_top0|rf|rf_dout~177, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~178 , wb_conmax_top0|rf|rf_dout~178, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~181 , wb_conmax_top0|rf|rf_dout~181, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~206 , wb_conmax_top0|rf|rf_dout~206, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[10] , wb_conmax_top0|rf|rf_dout[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|i_wb_data_o[10]~14 , wb_conmax_top0|rf|i_wb_data_o[10]~14, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux21~2 , wb_conmax_top0|m0|Mux21~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux21~3 , wb_conmax_top0|m0|Mux21~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~16 , openriscv0|dwishbone_bus_if|rd_buf~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[10] , openriscv0|dwishbone_bus_if|rd_buf[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector97~0 , openriscv0|dwishbone_bus_if|Selector97~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[10] , openriscv0|dwishbone_bus_if|cpu_data_o[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[10]~47 , openriscv0|mem0|wdata_o[10]~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[10]~48 , openriscv0|mem0|wdata_o[10]~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector66~2 , openriscv0|ex0|Selector66~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[10] , openriscv0|ex0|arithmeticres[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~13 , openriscv0|id_ex0|ex_link_address~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[10] , openriscv0|id_ex0|ex_link_address[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux4~2 , openriscv0|ex0|Mux4~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~24 , openriscv0|div0|result_o~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[42] , openriscv0|div0|result_o[42], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector34~0 , openriscv0|ex0|Selector34~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector34~1 , openriscv0|ex0|Selector34~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[10] , openriscv0|ex0|logicout[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~27 , openriscv0|csr0|mtvec~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[10] , openriscv0|csr0|mip[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~20 , openriscv0|csr0|Add2~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~114 , openriscv0|csr0|Add2~114, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~115 , openriscv0|csr0|Add2~115, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[10] , openriscv0|csr0|mepc[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector29~9 , openriscv0|csr0|Selector29~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[10] , openriscv0|csr0|minstret[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector29~11 , openriscv0|csr0|Selector29~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[10] , openriscv0|csr0|fcsr[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[10] , openriscv0|csr0|frm[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector29~10 , openriscv0|csr0|Selector29~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector29~12 , openriscv0|csr0|Selector29~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~14 , openriscv0|csr0|mtval~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[10] , openriscv0|csr0|mtval[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~19 , openriscv0|csr0|mcause~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[10] , openriscv0|csr0|mcause[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector29~1 , openriscv0|csr0|Selector29~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[10] , openriscv0|csr0|mscratch[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[10]~feeder , openriscv0|csr0|mtvec[10]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[10] , openriscv0|csr0|mtvec[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector29~2 , openriscv0|csr0|Selector29~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[10] , openriscv0|csr0|mhartid[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[10] , openriscv0|csr0|mstatus[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector29~4 , openriscv0|csr0|Selector29~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector29~3 , openriscv0|csr0|Selector29~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[10]~feeder , openriscv0|csr0|marchid[10]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[10] , openriscv0|csr0|marchid[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[10] , openriscv0|csr0|mimpid[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector29~5 , openriscv0|csr0|Selector29~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[10] , openriscv0|csr0|minstreth[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[10] , openriscv0|csr0|mvendorid[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[10] , openriscv0|csr0|fflags[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector29~6 , openriscv0|csr0|Selector29~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector29~7 , openriscv0|csr0|Selector29~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector29~8 , openriscv0|csr0|Selector29~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[10]~feeder , openriscv0|csr0|misa[10]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[10] , openriscv0|csr0|misa[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[10] , openriscv0|csr0|mie[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector29~0 , openriscv0|csr0|Selector29~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector29~13 , openriscv0|csr0|Selector29~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[10] , openriscv0|csr0|data_o[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~16 , openriscv0|ex0|moveres~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~17 , openriscv0|ex0|moveres~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[10] , openriscv0|ex0|moveres[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux4~5 , openriscv0|ex0|Mux4~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~20 , openriscv0|ex0|ShiftLeft1~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~21 , openriscv0|ex0|ShiftLeft1~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~129 , openriscv0|ex0|ShiftRight0~129, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~130 , openriscv0|ex0|ShiftRight0~130, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~23 , openriscv0|div0|result_o~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[10] , openriscv0|div0|result_o[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~43 , openriscv0|ex0|ShiftLeft0~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~44 , openriscv0|ex0|ShiftLeft0~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux4~3 , openriscv0|ex0|Mux4~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux4~4 , openriscv0|ex0|Mux4~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux4~6 , openriscv0|ex0|Mux4~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux4~7 , openriscv0|ex0|Mux4~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux4~8 , openriscv0|ex0|Mux4~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux4~0 , openriscv0|ex0|Mux4~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux4~1 , openriscv0|ex0|Mux4~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux4 , openriscv0|ex0|Mux4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[10] , openriscv0|ex0|wdata_o[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~11 , openriscv0|ex_mem0|mem_wdata~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[10] , openriscv0|ex_mem0|mem_wdata[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector5~0 , openriscv0|mem0|Selector5~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[10]~49 , openriscv0|mem0|wdata_o[10]~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1571 , openriscv0|regfile1|regs~1571, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1572 , openriscv0|regfile1|regs~1572, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1568 , openriscv0|regfile1|regs~1568, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1569 , openriscv0|regfile1|regs~1569, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1566 , openriscv0|regfile1|regs~1566, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1567 , openriscv0|regfile1|regs~1567, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1570 , openriscv0|regfile1|regs~1570, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1564 , openriscv0|regfile1|regs~1564, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1565 , openriscv0|regfile1|regs~1565, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1573 , openriscv0|regfile1|regs~1573, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1581 , openriscv0|regfile1|regs~1581, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1582 , openriscv0|regfile1|regs~1582, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1578 , openriscv0|regfile1|regs~1578, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1579 , openriscv0|regfile1|regs~1579, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1576 , openriscv0|regfile1|regs~1576, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1577 , openriscv0|regfile1|regs~1577, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1580 , openriscv0|regfile1|regs~1580, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1574 , openriscv0|regfile1|regs~1574, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1575 , openriscv0|regfile1|regs~1575, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1583 , openriscv0|regfile1|regs~1583, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[10]~40 , openriscv0|regfile1|rdata1[10]~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[10]~41 , openriscv0|regfile1|rdata1[10]~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[10]~50 , openriscv0|id0|reg1_o[10]~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[10]~51 , openriscv0|id0|reg1_o[10]~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[10]~52 , openriscv0|id0|reg1_o[10]~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[10] , openriscv0|id0|reg1_o[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~23 , openriscv0|id_ex0|ex_reg1~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[10] , openriscv0|id_ex0|ex_reg1[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector245~4 , openriscv0|ex0|Selector245~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector245~5 , openriscv0|ex0|Selector245~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector245~7 , openriscv0|ex0|Selector245~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector245~6 , openriscv0|ex0|Selector245~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector245~8 , openriscv0|ex0|Selector245~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[10] , openriscv0|ex0|csr_reg_data_o[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~31 , openriscv0|ex_mem0|mem_csr_reg_data~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[10] , openriscv0|ex_mem0|mem_csr_reg_data[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~29 , openriscv0|mem_wb0|wb_csr_reg_data~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[10] , openriscv0|mem_wb0|wb_csr_reg_data[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[10]~98 , openriscv0|ctrl0|new_pc[10]~98, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[10]~99 , openriscv0|ctrl0|new_pc[10]~99, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[10]~100 , openriscv0|ctrl0|new_pc[10]~100, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[10] , openriscv0|ctrl0|new_pc[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~139 , openriscv0|id0|Add4~139, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~140 , openriscv0|id0|Add4~140, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[10] , openriscv0|pc_reg0|hold_branch_target_address[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~114 , openriscv0|pc_reg0|Add0~114, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~115 , openriscv0|pc_reg0|Add0~115, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[10] , openriscv0|pc_reg0|pc[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~10 , openriscv0|if_id0|id_pc~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[10] , openriscv0|if_id0|id_pc[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~10 , openriscv0|id_ex0|ex_current_inst_address~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[10] , openriscv0|id_ex0|ex_current_inst_address[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~11 , openriscv0|ex_mem0|mem_current_inst_address~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[10] , openriscv0|ex_mem0|mem_current_inst_address[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~80 , openriscv0|csr0|Add2~80, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~81 , openriscv0|csr0|Add2~81, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[11] , openriscv0|csr0|mepc[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[11]~95 , openriscv0|ctrl0|new_pc[11]~95, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[11]~96 , openriscv0|ctrl0|new_pc[11]~96, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[11]~97 , openriscv0|ctrl0|new_pc[11]~97, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[11] , openriscv0|ctrl0|new_pc[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~137 , openriscv0|id0|Add4~137, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~138 , openriscv0|id0|Add4~138, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[11] , openriscv0|pc_reg0|hold_branch_target_address[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~112 , openriscv0|pc_reg0|Add0~112, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~113 , openriscv0|pc_reg0|Add0~113, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[11] , openriscv0|pc_reg0|pc[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~11 , openriscv0|if_id0|id_pc~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[11] , openriscv0|if_id0|id_pc[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~12 , openriscv0|id_ex0|ex_link_address~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[11] , openriscv0|id_ex0|ex_link_address[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux3~2 , openriscv0|ex0|Mux3~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector33~0 , openriscv0|ex0|Selector33~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector33~1 , openriscv0|ex0|Selector33~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[11] , openriscv0|ex0|logicout[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector28~0 , openriscv0|csr0|Selector28~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[11] , openriscv0|csr0|minstreth[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[11]~feeder , openriscv0|csr0|mhartid[11]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[11] , openriscv0|csr0|mhartid[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector28~11 , openriscv0|csr0|Selector28~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[11] , openriscv0|csr0|mscratch[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector28~10 , openriscv0|csr0|Selector28~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[11] , openriscv0|csr0|marchid[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[11]~feeder , openriscv0|csr0|mimpid[11]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[11] , openriscv0|csr0|mimpid[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector28~9 , openriscv0|csr0|Selector28~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector28~12 , openriscv0|csr0|Selector28~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[11]~feeder , openriscv0|csr0|mip[11]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[11] , openriscv0|csr0|mip[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector28~5 , openriscv0|csr0|Selector28~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[11]~feeder , openriscv0|csr0|mvendorid[11]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[11] , openriscv0|csr0|mvendorid[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[11] , openriscv0|csr0|fflags[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector28~4 , openriscv0|csr0|Selector28~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[11] , openriscv0|csr0|frm[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[11]~feeder , openriscv0|csr0|fcsr[11]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[11] , openriscv0|csr0|fcsr[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector28~6 , openriscv0|csr0|Selector28~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~6 , openriscv0|csr0|mcause~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[11] , openriscv0|csr0|mcause[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~4 , openriscv0|csr0|mtval~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[11] , openriscv0|csr0|mtval[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector28~7 , openriscv0|csr0|Selector28~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector28~8 , openriscv0|csr0|Selector28~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus~10 , openriscv0|csr0|mstatus~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[12]~9 , openriscv0|csr0|mstatus[12]~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[11] , openriscv0|csr0|mstatus[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[11] , openriscv0|csr0|minstret[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector28~1 , openriscv0|csr0|Selector28~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[11] , openriscv0|csr0|misa[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector28~2 , openriscv0|csr0|Selector28~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector28~3 , openriscv0|csr0|Selector28~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector28~13 , openriscv0|csr0|Selector28~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[11] , openriscv0|csr0|data_o[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o~1 , openriscv0|ex0|csr_reg_data_o~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o~5 , openriscv0|ex0|csr_reg_data_o~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[11] , openriscv0|ex0|moveres[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux3~5 , openriscv0|ex0|Mux3~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~22 , openriscv0|div0|result_o~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[43] , openriscv0|div0|result_o[43], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~19 , openriscv0|ex0|ShiftLeft1~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~21 , openriscv0|div0|result_o~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[11] , openriscv0|div0|result_o[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux3~3 , openriscv0|ex0|Mux3~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~127 , openriscv0|ex0|ShiftRight0~127, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~128 , openriscv0|ex0|ShiftRight0~128, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux3~4 , openriscv0|ex0|Mux3~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux3~6 , openriscv0|ex0|Mux3~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux3~7 , openriscv0|ex0|Mux3~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux3~8 , openriscv0|ex0|Mux3~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux3~0 , openriscv0|ex0|Mux3~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux3~1 , openriscv0|ex0|Mux3~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector65~2 , openriscv0|ex0|Selector65~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[11] , openriscv0|ex0|arithmeticres[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux3 , openriscv0|ex0|Mux3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[11] , openriscv0|ex0|wdata_o[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[11]~47 , openriscv0|id0|reg1_o[11]~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1551 , openriscv0|regfile1|regs~1551, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1552 , openriscv0|regfile1|regs~1552, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1544 , openriscv0|regfile1|regs~1544, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1545 , openriscv0|regfile1|regs~1545, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1546 , openriscv0|regfile1|regs~1546, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1547 , openriscv0|regfile1|regs~1547, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1548 , openriscv0|regfile1|regs~1548, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1549 , openriscv0|regfile1|regs~1549, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1550 , openriscv0|regfile1|regs~1550, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1553 , openriscv0|regfile1|regs~1553, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1561 , openriscv0|regfile1|regs~1561, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1562 , openriscv0|regfile1|regs~1562, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1558 , openriscv0|regfile1|regs~1558, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1559 , openriscv0|regfile1|regs~1559, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1556 , openriscv0|regfile1|regs~1556, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1557 , openriscv0|regfile1|regs~1557, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1560 , openriscv0|regfile1|regs~1560, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1554 , openriscv0|regfile1|regs~1554, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1555 , openriscv0|regfile1|regs~1555, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1563 , openriscv0|regfile1|regs~1563, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[11]~38 , openriscv0|regfile1|rdata1[11]~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[11]~39 , openriscv0|regfile1|rdata1[11]~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[11]~48 , openriscv0|id0|reg1_o[11]~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[11]~49 , openriscv0|id0|reg1_o[11]~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[11] , openriscv0|id0|reg1_o[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~22 , openriscv0|id_ex0|ex_reg1~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[11] , openriscv0|id_ex0|ex_reg1[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~47 , openriscv0|ex0|ShiftLeft0~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~62 , openriscv0|ex0|ShiftLeft0~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~76 , openriscv0|ex0|ShiftLeft0~76, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux18~6 , openriscv0|ex0|Mux18~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux18~7 , openriscv0|ex0|Mux18~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux18~8 , openriscv0|ex0|Mux18~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~40 , openriscv0|div0|result_o~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[50] , openriscv0|div0|result_o[50], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~39 , openriscv0|div0|result_o~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[18] , openriscv0|div0|result_o[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux18~5 , openriscv0|ex0|Mux18~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~28 , openriscv0|ex0|ShiftLeft1~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|shiftres~5 , openriscv0|ex0|shiftres~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux18~9 , openriscv0|ex0|Mux18~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux18~10 , openriscv0|ex0|Mux18~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~21 , openriscv0|id_ex0|ex_link_address~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[18] , openriscv0|id_ex0|ex_link_address[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux18~11 , openriscv0|ex0|Mux18~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector58~2 , openriscv0|ex0|Selector58~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[18] , openriscv0|ex0|arithmeticres[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux18~3 , openriscv0|ex0|Mux18~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux18~4 , openriscv0|ex0|Mux18~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux18~12 , openriscv0|ex0|Mux18~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~33 , openriscv0|ex0|moveres~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[18] , openriscv0|ex0|moveres[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector26~0 , openriscv0|ex0|Selector26~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector26~1 , openriscv0|ex0|Selector26~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[18] , openriscv0|ex0|logicout[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux18~2 , openriscv0|ex0|Mux18~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux18~13 , openriscv0|ex0|Mux18~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[18] , openriscv0|ex0|wdata_o[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~19 , openriscv0|ex_mem0|mem_wdata~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[18] , openriscv0|ex_mem0|mem_wdata[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[18]~69 , openriscv0|mem0|wdata_o[18]~69, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[18]~70 , openriscv0|mem0|wdata_o[18]~70, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~19 , openriscv0|mem_wb0|wb_wdata~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[18] , openriscv0|mem_wb0|wb_wdata[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[18]~82 , openriscv0|id0|reg2_o[18]~82, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1922 , openriscv0|regfile1|regs~1922, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1923 , openriscv0|regfile1|regs~1923, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1924 , openriscv0|regfile1|regs~1924, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1925 , openriscv0|regfile1|regs~1925, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1926 , openriscv0|regfile1|regs~1926, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1927 , openriscv0|regfile1|regs~1927, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1928 , openriscv0|regfile1|regs~1928, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1929 , openriscv0|regfile1|regs~1929, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1930 , openriscv0|regfile1|regs~1930, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1931 , openriscv0|regfile1|regs~1931, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1912 , openriscv0|regfile1|regs~1912, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1913 , openriscv0|regfile1|regs~1913, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1919 , openriscv0|regfile1|regs~1919, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1920 , openriscv0|regfile1|regs~1920, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1914 , openriscv0|regfile1|regs~1914, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1915 , openriscv0|regfile1|regs~1915, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1916 , openriscv0|regfile1|regs~1916, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1917 , openriscv0|regfile1|regs~1917, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1918 , openriscv0|regfile1|regs~1918, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1921 , openriscv0|regfile1|regs~1921, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1932 , openriscv0|regfile1|regs~1932, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[18]~83 , openriscv0|id0|reg2_o[18]~83, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[18]~84 , openriscv0|id0|reg2_o[18]~84, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[18] , openriscv0|id0|reg2_o[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~22 , openriscv0|id_ex0|ex_reg2~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[18] , openriscv0|id_ex0|ex_reg2[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~22 , openriscv0|ex_mem0|mem_reg2~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[18] , openriscv0|ex_mem0|mem_reg2[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector65~0 , openriscv0|mem0|Selector65~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[18] , openriscv0|mem0|mem_data_o[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~22 , openriscv0|dwishbone_bus_if|wishbone_data_o~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[18] , openriscv0|dwishbone_bus_if|wishbone_data_o[18], openriscv_min_sopc, 1
instance = comp, \clint0|msip~21 , clint0|msip~21, openriscv_min_sopc, 1
instance = comp, \clint0|msip[18] , clint0|msip[18], openriscv_min_sopc, 1
instance = comp, \clint0|Equal4~5 , clint0|Equal4~5, openriscv_min_sopc, 1
instance = comp, \clint0|Equal4~6 , clint0|Equal4~6, openriscv_min_sopc, 1
instance = comp, \clint0|Equal4~7 , clint0|Equal4~7, openriscv_min_sopc, 1
instance = comp, \clint0|Equal4~1 , clint0|Equal4~1, openriscv_min_sopc, 1
instance = comp, \clint0|msip~4 , clint0|msip~4, openriscv_min_sopc, 1
instance = comp, \clint0|msip[1] , clint0|msip[1], openriscv_min_sopc, 1
instance = comp, \clint0|Equal4~0 , clint0|Equal4~0, openriscv_min_sopc, 1
instance = comp, \clint0|msip~18 , clint0|msip~18, openriscv_min_sopc, 1
instance = comp, \clint0|msip[15] , clint0|msip[15], openriscv_min_sopc, 1
instance = comp, \clint0|Equal4~3 , clint0|Equal4~3, openriscv_min_sopc, 1
instance = comp, \clint0|Equal4~2 , clint0|Equal4~2, openriscv_min_sopc, 1
instance = comp, \clint0|Equal4~4 , clint0|Equal4~4, openriscv_min_sopc, 1
instance = comp, \clint0|msip~34 , clint0|msip~34, openriscv_min_sopc, 1
instance = comp, \clint0|msip[31] , clint0|msip[31], openriscv_min_sopc, 1
instance = comp, \clint0|Equal4~8 , clint0|Equal4~8, openriscv_min_sopc, 1
instance = comp, \clint0|Equal4~9 , clint0|Equal4~9, openriscv_min_sopc, 1
instance = comp, \clint0|always1~7 , clint0|always1~7, openriscv_min_sopc, 1
instance = comp, \clint0|always1~8 , clint0|always1~8, openriscv_min_sopc, 1
instance = comp, \clint0|always1~9 , clint0|always1~9, openriscv_min_sopc, 1
instance = comp, \plic0|complete~0 , plic0|complete~0, openriscv_min_sopc, 1
instance = comp, \plic0|complete~1 , plic0|complete~1, openriscv_min_sopc, 1
instance = comp, \plic0|complete , plic0|complete, openriscv_min_sopc, 1
instance = comp, \plic0|always1~0 , plic0|always1~0, openriscv_min_sopc, 1
instance = comp, \plic0|always1~1 , plic0|always1~1, openriscv_min_sopc, 1
instance = comp, \plic0|Interrupt~2 , plic0|Interrupt~2, openriscv_min_sopc, 1
instance = comp, \clint0|always1~10 , clint0|always1~10, openriscv_min_sopc, 1
instance = comp, \clint0|always1~11 , clint0|always1~11, openriscv_min_sopc, 1
instance = comp, \clint0|always1~12 , clint0|always1~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|Equal1~0 , openriscv0|ctrl0|Equal1~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Exception_code[1]~9 , openriscv0|mem0|Exception_code[1]~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|Equal1~1 , openriscv0|ctrl0|Equal1~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[29]~2 , openriscv0|ctrl0|new_pc[29]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[29]~5 , openriscv0|ctrl0|new_pc[29]~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[29]~6 , openriscv0|ctrl0|new_pc[29]~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[29]~107 , openriscv0|ctrl0|new_pc[29]~107, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[24]~47 , openriscv0|ctrl0|new_pc[24]~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[24]~48 , openriscv0|ctrl0|new_pc[24]~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[24]~49 , openriscv0|ctrl0|new_pc[24]~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[24] , openriscv0|ctrl0|new_pc[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~48 , openriscv0|pc_reg0|Add0~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~50 , openriscv0|id0|Add4~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~90 , openriscv0|id0|Add4~90, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2532 , openriscv0|regfile1|regs~2532, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2533 , openriscv0|regfile1|regs~2533, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2536 , openriscv0|regfile1|regs~2536, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2537 , openriscv0|regfile1|regs~2537, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2534 , openriscv0|regfile1|regs~2534, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2535 , openriscv0|regfile1|regs~2535, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2538 , openriscv0|regfile1|regs~2538, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2539 , openriscv0|regfile1|regs~2539, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2540 , openriscv0|regfile1|regs~2540, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2541 , openriscv0|regfile1|regs~2541, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2529 , openriscv0|regfile1|regs~2529, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2530 , openriscv0|regfile1|regs~2530, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2526 , openriscv0|regfile1|regs~2526, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2527 , openriscv0|regfile1|regs~2527, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2524 , openriscv0|regfile1|regs~2524, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2525 , openriscv0|regfile1|regs~2525, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2528 , openriscv0|regfile1|regs~2528, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2522 , openriscv0|regfile1|regs~2522, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2523 , openriscv0|regfile1|regs~2523, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2531 , openriscv0|regfile1|regs~2531, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[24]~86 , openriscv0|regfile1|rdata1[24]~86, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[24]~88 , openriscv0|regfile1|rdata1[24]~88, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~46 , openriscv0|id0|Add5~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~46 , openriscv0|id0|Add2~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~91 , openriscv0|id0|Add4~91, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~92 , openriscv0|id0|Add4~92, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[24] , openriscv0|pc_reg0|hold_branch_target_address[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~80 , openriscv0|pc_reg0|Add0~80, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~81 , openriscv0|pc_reg0|Add0~81, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[24] , openriscv0|pc_reg0|pc[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~24 , openriscv0|if_id0|id_pc~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[24] , openriscv0|if_id0|id_pc[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~24 , openriscv0|id_ex0|ex_current_inst_address~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[24] , openriscv0|id_ex0|ex_current_inst_address[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~25 , openriscv0|ex_mem0|mem_current_inst_address~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[24] , openriscv0|ex_mem0|mem_current_inst_address[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~86 , openriscv0|csr0|Add2~86, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~87 , openriscv0|csr0|Add2~87, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[26] , openriscv0|csr0|mepc[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector13~3 , openriscv0|csr0|Selector13~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[26] , openriscv0|csr0|misa[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector13~4 , openriscv0|csr0|Selector13~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~35 , openriscv0|csr0|mcause~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[26] , openriscv0|csr0|mcause[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~30 , openriscv0|csr0|mtval~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[26] , openriscv0|csr0|mtval[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector13~2 , openriscv0|csr0|Selector13~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[26] , openriscv0|csr0|mscratch[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[26]~feeder , openriscv0|csr0|mtvec[26]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[26] , openriscv0|csr0|mtvec[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector13~0 , openriscv0|csr0|Selector13~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[26] , openriscv0|csr0|mip[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[26]~feeder , openriscv0|csr0|mie[26]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[26] , openriscv0|csr0|mie[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector13~1 , openriscv0|csr0|Selector13~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector13~5 , openriscv0|csr0|Selector13~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector13~9 , openriscv0|csr0|Selector13~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[26] , openriscv0|csr0|minstret[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector13~7 , openriscv0|csr0|Selector13~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[26] , openriscv0|csr0|minstreth[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[26] , openriscv0|csr0|fcsr[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[26]~feeder , openriscv0|csr0|frm[26]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[26] , openriscv0|csr0|frm[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector13~6 , openriscv0|csr0|Selector13~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector13~8 , openriscv0|csr0|Selector13~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[26] , openriscv0|csr0|mhartid[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector13~10 , openriscv0|csr0|Selector13~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector13~13 , openriscv0|csr0|Selector13~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[26] , openriscv0|csr0|data_o[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector229~4 , openriscv0|ex0|Selector229~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~48 , openriscv0|ex0|moveres~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector229~5 , openriscv0|ex0|Selector229~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector229~7 , openriscv0|ex0|Selector229~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector229~6 , openriscv0|ex0|Selector229~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector229~8 , openriscv0|ex0|Selector229~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[26] , openriscv0|ex0|csr_reg_data_o[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~18 , openriscv0|ex_mem0|mem_csr_reg_data~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[26] , openriscv0|ex_mem0|mem_csr_reg_data[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~16 , openriscv0|mem_wb0|wb_csr_reg_data~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[26] , openriscv0|mem_wb0|wb_csr_reg_data[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[26]~53 , openriscv0|ctrl0|new_pc[26]~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[26]~54 , openriscv0|ctrl0|new_pc[26]~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[26]~55 , openriscv0|ctrl0|new_pc[26]~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[26] , openriscv0|ctrl0|new_pc[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~50 , openriscv0|pc_reg0|Add0~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~52 , openriscv0|pc_reg0|Add0~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~48 , openriscv0|id0|Add2~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~50 , openriscv0|id0|Add2~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~97 , openriscv0|id0|Add4~97, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~442 , openriscv0|regfile1|regs~442, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~410 , openriscv0|regfile1|regs~410, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2499 , openriscv0|regfile1|regs~2499, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~506 , openriscv0|regfile1|regs~506, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~474 , openriscv0|regfile1|regs~474, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2500 , openriscv0|regfile1|regs~2500, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~58feeder , openriscv0|regfile1|regs~58feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~58 , openriscv0|regfile1|regs~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~90 , openriscv0|regfile1|regs~90, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~26 , openriscv0|regfile1|regs~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2496 , openriscv0|regfile1|regs~2496, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~122feeder , openriscv0|regfile1|regs~122feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~122 , openriscv0|regfile1|regs~122, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2497 , openriscv0|regfile1|regs~2497, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~378feeder , openriscv0|regfile1|regs~378feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~378 , openriscv0|regfile1|regs~378, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~346 , openriscv0|regfile1|regs~346, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~282feeder , openriscv0|regfile1|regs~282feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~282 , openriscv0|regfile1|regs~282, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2494 , openriscv0|regfile1|regs~2494, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~314 , openriscv0|regfile1|regs~314, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2495 , openriscv0|regfile1|regs~2495, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2498 , openriscv0|regfile1|regs~2498, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~154 , openriscv0|regfile1|regs~154, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~186 , openriscv0|regfile1|regs~186, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2492 , openriscv0|regfile1|regs~2492, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~250 , openriscv0|regfile1|regs~250, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~218 , openriscv0|regfile1|regs~218, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2493 , openriscv0|regfile1|regs~2493, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2501 , openriscv0|regfile1|regs~2501, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~826 , openriscv0|regfile1|regs~826, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~570 , openriscv0|regfile1|regs~570, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2482 , openriscv0|regfile1|regs~2482, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~954 , openriscv0|regfile1|regs~954, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~698feeder , openriscv0|regfile1|regs~698feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~698 , openriscv0|regfile1|regs~698, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2483 , openriscv0|regfile1|regs~2483, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~858feeder , openriscv0|regfile1|regs~858feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~858 , openriscv0|regfile1|regs~858, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~986 , openriscv0|regfile1|regs~986, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~602 , openriscv0|regfile1|regs~602, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~730feeder , openriscv0|regfile1|regs~730feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~730 , openriscv0|regfile1|regs~730, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2484 , openriscv0|regfile1|regs~2484, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2485 , openriscv0|regfile1|regs~2485, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~794 , openriscv0|regfile1|regs~794, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~922 , openriscv0|regfile1|regs~922, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~538feeder , openriscv0|regfile1|regs~538feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~538 , openriscv0|regfile1|regs~538, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~666feeder , openriscv0|regfile1|regs~666feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~666 , openriscv0|regfile1|regs~666, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2486 , openriscv0|regfile1|regs~2486, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2487 , openriscv0|regfile1|regs~2487, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2488 , openriscv0|regfile1|regs~2488, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1018 , openriscv0|regfile1|regs~1018, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~890feeder , openriscv0|regfile1|regs~890feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~890 , openriscv0|regfile1|regs~890, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~634 , openriscv0|regfile1|regs~634, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2489 , openriscv0|regfile1|regs~2489, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~762feeder , openriscv0|regfile1|regs~762feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~762 , openriscv0|regfile1|regs~762, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2490 , openriscv0|regfile1|regs~2490, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2491 , openriscv0|regfile1|regs~2491, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[26]~82 , openriscv0|regfile1|rdata1[26]~82, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[26]~83 , openriscv0|regfile1|rdata1[26]~83, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2519 , openriscv0|regfile1|regs~2519, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2520 , openriscv0|regfile1|regs~2520, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2514 , openriscv0|regfile1|regs~2514, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2515 , openriscv0|regfile1|regs~2515, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2516 , openriscv0|regfile1|regs~2516, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2517 , openriscv0|regfile1|regs~2517, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2518 , openriscv0|regfile1|regs~2518, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2512 , openriscv0|regfile1|regs~2512, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2513 , openriscv0|regfile1|regs~2513, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2521 , openriscv0|regfile1|regs~2521, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2502 , openriscv0|regfile1|regs~2502, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2503 , openriscv0|regfile1|regs~2503, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2506 , openriscv0|regfile1|regs~2506, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2507 , openriscv0|regfile1|regs~2507, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2504 , openriscv0|regfile1|regs~2504, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2505 , openriscv0|regfile1|regs~2505, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2508 , openriscv0|regfile1|regs~2508, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2509 , openriscv0|regfile1|regs~2509, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2510 , openriscv0|regfile1|regs~2510, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2511 , openriscv0|regfile1|regs~2511, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[25]~84 , openriscv0|regfile1|rdata1[25]~84, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[25]~85 , openriscv0|regfile1|rdata1[25]~85, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~48 , openriscv0|id0|Add5~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~50 , openriscv0|id0|Add5~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~52 , openriscv0|id0|Add4~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~54 , openriscv0|id0|Add4~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~96 , openriscv0|id0|Add4~96, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~98 , openriscv0|id0|Add4~98, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[26] , openriscv0|pc_reg0|hold_branch_target_address[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~84 , openriscv0|pc_reg0|Add0~84, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~85 , openriscv0|pc_reg0|Add0~85, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[26] , openriscv0|pc_reg0|pc[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~54 , openriscv0|pc_reg0|Add0~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~52 , openriscv0|id0|Add2~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~100 , openriscv0|id0|Add4~100, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~56 , openriscv0|id0|Add4~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~99 , openriscv0|id0|Add4~99, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2462 , openriscv0|regfile1|regs~2462, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2463 , openriscv0|regfile1|regs~2463, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2466 , openriscv0|regfile1|regs~2466, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2467 , openriscv0|regfile1|regs~2467, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2464 , openriscv0|regfile1|regs~2464, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2465 , openriscv0|regfile1|regs~2465, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2468 , openriscv0|regfile1|regs~2468, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2469 , openriscv0|regfile1|regs~2469, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2470 , openriscv0|regfile1|regs~2470, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2471 , openriscv0|regfile1|regs~2471, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2472 , openriscv0|regfile1|regs~2472, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2473 , openriscv0|regfile1|regs~2473, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2479 , openriscv0|regfile1|regs~2479, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2480 , openriscv0|regfile1|regs~2480, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2474 , openriscv0|regfile1|regs~2474, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2475 , openriscv0|regfile1|regs~2475, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2476 , openriscv0|regfile1|regs~2476, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2477 , openriscv0|regfile1|regs~2477, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2478 , openriscv0|regfile1|regs~2478, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2481 , openriscv0|regfile1|regs~2481, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[27]~80 , openriscv0|regfile1|rdata1[27]~80, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[27]~81 , openriscv0|regfile1|rdata1[27]~81, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~52 , openriscv0|id0|Add5~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~101 , openriscv0|id0|Add4~101, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[27] , openriscv0|pc_reg0|hold_branch_target_address[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~86 , openriscv0|pc_reg0|Add0~86, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[27]~56 , openriscv0|ctrl0|new_pc[27]~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[27]~57 , openriscv0|ctrl0|new_pc[27]~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[27]~58 , openriscv0|ctrl0|new_pc[27]~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[27] , openriscv0|ctrl0|new_pc[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~87 , openriscv0|pc_reg0|Add0~87, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[27] , openriscv0|pc_reg0|pc[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~27 , openriscv0|if_id0|id_pc~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[27] , openriscv0|if_id0|id_pc[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~27 , openriscv0|id_ex0|ex_current_inst_address~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[27] , openriscv0|id_ex0|ex_current_inst_address[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~28 , openriscv0|ex_mem0|mem_current_inst_address~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[27] , openriscv0|ex_mem0|mem_current_inst_address[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~60 , openriscv0|csr0|Add2~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[29] , openriscv0|csr0|mvendorid[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[29]~feeder , openriscv0|csr0|fflags[29]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[29] , openriscv0|csr0|fflags[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector10~12 , openriscv0|csr0|Selector10~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[29] , openriscv0|csr0|mimpid[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~5 , openriscv0|csr0|mtvec~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[29]~feeder , openriscv0|csr0|marchid[29]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[29] , openriscv0|csr0|marchid[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector10~11 , openriscv0|csr0|Selector10~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[29] , openriscv0|csr0|minstreth[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[29]~feeder , openriscv0|csr0|mhartid[29]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[29] , openriscv0|csr0|mhartid[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector10~6 , openriscv0|csr0|Selector10~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[29] , openriscv0|csr0|minstret[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector10~7 , openriscv0|csr0|Selector10~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[29] , openriscv0|csr0|fcsr[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[29] , openriscv0|csr0|frm[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[29]~95 , openriscv0|csr0|mcycleh[29]~95, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[29] , openriscv0|csr0|mcycleh[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[29]~95 , openriscv0|csr0|mcycle[29]~95, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[29] , openriscv0|csr0|mcycle[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector10~8 , openriscv0|csr0|Selector10~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector10~9 , openriscv0|csr0|Selector10~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector10~10 , openriscv0|csr0|Selector10~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[29] , openriscv0|csr0|mstatus[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[29] , openriscv0|csr0|mtvec[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector10~2 , openriscv0|csr0|Selector10~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~31 , openriscv0|csr0|mtval~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[29] , openriscv0|csr0|mtval[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~36 , openriscv0|csr0|mcause~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[29] , openriscv0|csr0|mcause[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector10~3 , openriscv0|csr0|Selector10~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[29] , openriscv0|csr0|mip[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector10~1 , openriscv0|csr0|Selector10~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector10~4 , openriscv0|csr0|Selector10~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[29] , openriscv0|csr0|misa[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[29] , openriscv0|csr0|mscratch[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[29]~feeder , openriscv0|csr0|mie[29]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[29] , openriscv0|csr0|mie[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector10~0 , openriscv0|csr0|Selector10~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector10~5 , openriscv0|csr0|Selector10~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector10~13 , openriscv0|csr0|Selector10~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[29] , openriscv0|csr0|data_o[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector226~4 , openriscv0|ex0|Selector226~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~50 , openriscv0|ex0|moveres~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector226~5 , openriscv0|ex0|Selector226~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector226~7 , openriscv0|ex0|Selector226~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector226~6 , openriscv0|ex0|Selector226~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector226~8 , openriscv0|ex0|Selector226~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[29] , openriscv0|ex0|csr_reg_data_o[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~9 , openriscv0|ex_mem0|mem_csr_reg_data~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[29] , openriscv0|ex_mem0|mem_csr_reg_data[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~8 , openriscv0|mem_wb0|wb_csr_reg_data~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[29] , openriscv0|mem_wb0|wb_csr_reg_data[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~70 , openriscv0|csr0|Add2~70, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~71 , openriscv0|csr0|Add2~71, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[29] , openriscv0|csr0|mepc[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[29]~26 , openriscv0|ctrl0|new_pc[29]~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[29]~27 , openriscv0|ctrl0|new_pc[29]~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[29]~28 , openriscv0|ctrl0|new_pc[29]~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[29] , openriscv0|ctrl0|new_pc[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~56 , openriscv0|pc_reg0|Add0~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~60 , openriscv0|pc_reg0|Add0~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~58 , openriscv0|id0|Add4~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~65 , openriscv0|id0|Add4~65, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~77 , openriscv0|id0|Add4~77, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~54 , openriscv0|id0|Add2~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~56 , openriscv0|id0|Add2~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~78 , openriscv0|id0|Add4~78, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~253feeder , openriscv0|regfile1|regs~253feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~253 , openriscv0|regfile1|regs~253, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~157 , openriscv0|regfile1|regs~157, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~221 , openriscv0|regfile1|regs~221, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2974 , openriscv0|regfile1|regs~2974, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~189feeder , openriscv0|regfile1|regs~189feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~189 , openriscv0|regfile1|regs~189, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2975 , openriscv0|regfile1|regs~2975, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~29feeder , openriscv0|regfile1|regs~29feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~29 , openriscv0|regfile1|regs~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~61feeder , openriscv0|regfile1|regs~61feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~61 , openriscv0|regfile1|regs~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2976 , openriscv0|regfile1|regs~2976, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~125feeder , openriscv0|regfile1|regs~125feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~125 , openriscv0|regfile1|regs~125, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~93feeder , openriscv0|regfile1|regs~93feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~93 , openriscv0|regfile1|regs~93, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2977 , openriscv0|regfile1|regs~2977, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2978 , openriscv0|regfile1|regs~2978, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~413 , openriscv0|regfile1|regs~413, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~477feeder , openriscv0|regfile1|regs~477feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~477 , openriscv0|regfile1|regs~477, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2979 , openriscv0|regfile1|regs~2979, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~509 , openriscv0|regfile1|regs~509, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~445 , openriscv0|regfile1|regs~445, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2980 , openriscv0|regfile1|regs~2980, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~381feeder , openriscv0|regfile1|regs~381feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~381 , openriscv0|regfile1|regs~381, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~317feeder , openriscv0|regfile1|regs~317feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~317 , openriscv0|regfile1|regs~317, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~285 , openriscv0|regfile1|regs~285, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2972 , openriscv0|regfile1|regs~2972, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~349feeder , openriscv0|regfile1|regs~349feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~349 , openriscv0|regfile1|regs~349, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2973 , openriscv0|regfile1|regs~2973, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2981 , openriscv0|regfile1|regs~2981, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~925feeder , openriscv0|regfile1|regs~925feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~925 , openriscv0|regfile1|regs~925, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~541feeder , openriscv0|regfile1|regs~541feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~541 , openriscv0|regfile1|regs~541, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~797feeder , openriscv0|regfile1|regs~797feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~797 , openriscv0|regfile1|regs~797, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2966 , openriscv0|regfile1|regs~2966, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~669 , openriscv0|regfile1|regs~669, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2967 , openriscv0|regfile1|regs~2967, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~957feeder , openriscv0|regfile1|regs~957feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~957 , openriscv0|regfile1|regs~957, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~829 , openriscv0|regfile1|regs~829, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~701 , openriscv0|regfile1|regs~701, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~573 , openriscv0|regfile1|regs~573, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2964 , openriscv0|regfile1|regs~2964, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2965 , openriscv0|regfile1|regs~2965, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2968 , openriscv0|regfile1|regs~2968, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~861 , openriscv0|regfile1|regs~861, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~605 , openriscv0|regfile1|regs~605, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2962 , openriscv0|regfile1|regs~2962, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~733 , openriscv0|regfile1|regs~733, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~989 , openriscv0|regfile1|regs~989, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2963 , openriscv0|regfile1|regs~2963, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~765feeder , openriscv0|regfile1|regs~765feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~765 , openriscv0|regfile1|regs~765, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~637 , openriscv0|regfile1|regs~637, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2969 , openriscv0|regfile1|regs~2969, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1021 , openriscv0|regfile1|regs~1021, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~893 , openriscv0|regfile1|regs~893, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2970 , openriscv0|regfile1|regs~2970, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2971 , openriscv0|regfile1|regs~2971, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[29]~131 , openriscv0|regfile1|rdata1[29]~131, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[29]~132 , openriscv0|regfile1|rdata1[29]~132, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2452 , openriscv0|regfile1|regs~2452, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2453 , openriscv0|regfile1|regs~2453, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2456 , openriscv0|regfile1|regs~2456, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2457 , openriscv0|regfile1|regs~2457, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2454 , openriscv0|regfile1|regs~2454, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2455 , openriscv0|regfile1|regs~2455, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2458 , openriscv0|regfile1|regs~2458, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2459 , openriscv0|regfile1|regs~2459, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2460 , openriscv0|regfile1|regs~2460, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2461 , openriscv0|regfile1|regs~2461, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2442 , openriscv0|regfile1|regs~2442, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2443 , openriscv0|regfile1|regs~2443, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2446 , openriscv0|regfile1|regs~2446, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2447 , openriscv0|regfile1|regs~2447, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2444 , openriscv0|regfile1|regs~2444, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2445 , openriscv0|regfile1|regs~2445, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2448 , openriscv0|regfile1|regs~2448, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2449 , openriscv0|regfile1|regs~2449, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2450 , openriscv0|regfile1|regs~2450, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2451 , openriscv0|regfile1|regs~2451, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[28]~78 , openriscv0|regfile1|rdata1[28]~78, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[28]~79 , openriscv0|regfile1|rdata1[28]~79, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~54 , openriscv0|id0|Add5~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~56 , openriscv0|id0|Add5~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~79 , openriscv0|id0|Add4~79, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[29] , openriscv0|pc_reg0|hold_branch_target_address[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~70 , openriscv0|pc_reg0|Add0~70, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~71 , openriscv0|pc_reg0|Add0~71, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[29] , openriscv0|pc_reg0|pc[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~29 , openriscv0|if_id0|id_pc~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[29] , openriscv0|if_id0|id_pc[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[29]~109 , openriscv0|id0|reg1_o[29]~109, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2282 , openriscv0|regfile1|regs~2282, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2283 , openriscv0|regfile1|regs~2283, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2280 , openriscv0|regfile1|regs~2280, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2281 , openriscv0|regfile1|regs~2281, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2284 , openriscv0|regfile1|regs~2284, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2278 , openriscv0|regfile1|regs~2278, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2279 , openriscv0|regfile1|regs~2279, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2285 , openriscv0|regfile1|regs~2285, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2286 , openriscv0|regfile1|regs~2286, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2287 , openriscv0|regfile1|regs~2287, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2295 , openriscv0|regfile1|regs~2295, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2296 , openriscv0|regfile1|regs~2296, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2288 , openriscv0|regfile1|regs~2288, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2289 , openriscv0|regfile1|regs~2289, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2292 , openriscv0|regfile1|regs~2292, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2293 , openriscv0|regfile1|regs~2293, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2290 , openriscv0|regfile1|regs~2290, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2291 , openriscv0|regfile1|regs~2291, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2294 , openriscv0|regfile1|regs~2294, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2297 , openriscv0|regfile1|regs~2297, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[29]~70 , openriscv0|regfile1|rdata1[29]~70, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[29]~71 , openriscv0|regfile1|rdata1[29]~71, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[29]~110 , openriscv0|id0|reg1_o[29]~110, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[29]~111 , openriscv0|id0|reg1_o[29]~111, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[29] , openriscv0|id0|reg1_o[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~31 , openriscv0|id_ex0|ex_reg1~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[29] , openriscv0|id_ex0|ex_reg1[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[30]~60 , openriscv0|ex0|Add4|auto_generated|result_int[30]~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector47~2 , openriscv0|ex0|Selector47~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[29] , openriscv0|ex0|arithmeticres[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~57 , openriscv0|div0|result_o~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[61] , openriscv0|div0|result_o[61], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~45 , openriscv0|ex0|ShiftLeft0~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~50 , openriscv0|ex0|ShiftLeft0~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~23 , openriscv0|ex0|Mux29~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~22 , openriscv0|ex0|ShiftLeft1~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|shiftres~11 , openriscv0|ex0|shiftres~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~13 , openriscv0|ex0|Mux29~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~99 , openriscv0|ex0|ShiftLeft0~99, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~10 , openriscv0|ex0|Mux29~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~11 , openriscv0|ex0|Mux29~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~14 , openriscv0|ex0|Mux29~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector15~0 , openriscv0|ex0|Selector15~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector15~1 , openriscv0|ex0|Selector15~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[29] , openriscv0|ex0|logicout[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~15 , openriscv0|ex0|Mux29~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~18 , openriscv0|ex0|Mux29~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~58 , openriscv0|div0|result_o~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[29] , openriscv0|div0|result_o[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~19 , openriscv0|ex0|Mux29~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~54 , openriscv0|id0|Add3~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~30 , openriscv0|id_ex0|ex_link_address~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[29] , openriscv0|id_ex0|ex_link_address[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~9 , openriscv0|ex0|Mux29~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~20 , openriscv0|ex0|Mux29~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~86 , openriscv0|ex0|Mult0|auto_generated|op_1~86, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~7 , openriscv0|ex0|Mux29~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~122 , openriscv0|ex0|Add6~122, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~8 , openriscv0|ex0|Mux29~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~21 , openriscv0|ex0|Mux29~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~51 , openriscv0|ex0|moveres~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[29] , openriscv0|ex0|moveres[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux29~22 , openriscv0|ex0|Mux29~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[29] , openriscv0|ex0|wdata_o[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~28 , openriscv0|ex_mem0|mem_wdata~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[29] , openriscv0|ex_mem0|mem_wdata[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[29]~87 , openriscv0|mem0|wdata_o[29]~87, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[29]~88 , openriscv0|mem0|wdata_o[29]~88, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~28 , openriscv0|mem_wb0|wb_wdata~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[29] , openriscv0|mem_wb0|wb_wdata[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[29]~125 , openriscv0|id0|reg2_o[29]~125, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2343 , openriscv0|regfile1|regs~2343, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2344 , openriscv0|regfile1|regs~2344, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2341 , openriscv0|regfile1|regs~2341, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2342 , openriscv0|regfile1|regs~2342, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2345 , openriscv0|regfile1|regs~2345, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2339 , openriscv0|regfile1|regs~2339, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2340 , openriscv0|regfile1|regs~2340, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2346 , openriscv0|regfile1|regs~2346, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2347 , openriscv0|regfile1|regs~2347, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2348 , openriscv0|regfile1|regs~2348, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2356 , openriscv0|regfile1|regs~2356, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2357 , openriscv0|regfile1|regs~2357, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2349 , openriscv0|regfile1|regs~2349, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2350 , openriscv0|regfile1|regs~2350, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2351 , openriscv0|regfile1|regs~2351, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2352 , openriscv0|regfile1|regs~2352, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2353 , openriscv0|regfile1|regs~2353, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2354 , openriscv0|regfile1|regs~2354, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2355 , openriscv0|regfile1|regs~2355, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2358 , openriscv0|regfile1|regs~2358, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2359 , openriscv0|regfile1|regs~2359, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[29]~126 , openriscv0|id0|reg2_o[29]~126, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[29]~127 , openriscv0|id0|reg2_o[29]~127, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[29] , openriscv0|id0|reg2_o[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~30 , openriscv0|id_ex0|ex_reg2~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[29] , openriscv0|id_ex0|ex_reg2[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector145~0 , openriscv0|ex0|Selector145~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add2~62 , openriscv0|div0|Add2~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|temp_op2~3 , openriscv0|div0|temp_op2~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|divisor[31] , openriscv0|div0|divisor[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add0~0 , openriscv0|div0|Add0~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~102 , openriscv0|div0|Add5~102, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~97 , openriscv0|div0|Add5~97, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~103 , openriscv0|div0|Add5~103, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[57] , openriscv0|div0|dividend[57], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~96 , openriscv0|div0|Add5~96, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~99 , openriscv0|div0|Add5~99, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~101 , openriscv0|div0|Add5~101, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[58] , openriscv0|div0|dividend[58], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~110 , openriscv0|div0|Add5~110, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~105 , openriscv0|div0|Add5~105, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~111 , openriscv0|div0|Add5~111, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[59] , openriscv0|div0|dividend[59], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~104 , openriscv0|div0|Add5~104, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~107 , openriscv0|div0|Add5~107, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~109 , openriscv0|div0|Add5~109, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[60] , openriscv0|div0|dividend[60], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~113 , openriscv0|div0|Add5~113, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~118 , openriscv0|div0|Add5~118, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~119 , openriscv0|div0|Add5~119, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[61] , openriscv0|div0|dividend[61], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~112 , openriscv0|div0|Add5~112, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~117 , openriscv0|div0|Add5~117, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[62] , openriscv0|div0|dividend[62], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~126 , openriscv0|div0|Add5~126, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Add5~127 , openriscv0|div0|Add5~127, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|dividend[63] , openriscv0|div0|dividend[63], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~64 , openriscv0|div0|result_o~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[62] , openriscv0|div0|result_o[62], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~63 , openriscv0|div0|result_o~63, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[30] , openriscv0|div0|result_o[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~96 , openriscv0|ex0|ShiftLeft0~96, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~98 , openriscv0|ex0|ShiftLeft0~98, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux30~1 , openriscv0|ex0|Mux30~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux30~2 , openriscv0|ex0|Mux30~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~61 , openriscv0|ex0|ShiftLeft0~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~64 , openriscv0|ex0|ShiftLeft0~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux30~3 , openriscv0|ex0|Mux30~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux30~4 , openriscv0|ex0|Mux30~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux30~5 , openriscv0|ex0|Mux30~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux30~6 , openriscv0|ex0|Mux30~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|shiftres~13 , openriscv0|ex0|shiftres~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|shiftres~14 , openriscv0|ex0|shiftres~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux30~7 , openriscv0|ex0|Mux30~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~30 , openriscv0|if_id0|id_pc~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[30] , openriscv0|if_id0|id_pc[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~56 , openriscv0|id0|Add3~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~33 , openriscv0|id_ex0|ex_link_address~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[30] , openriscv0|id_ex0|ex_link_address[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux30~8 , openriscv0|ex0|Mux30~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux30~9 , openriscv0|ex0|Mux30~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~88 , openriscv0|ex0|Mult0|auto_generated|op_1~88, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux30~12 , openriscv0|ex0|Mux30~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~3 , openriscv0|ex0|Add4|auto_generated|_~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[31]~62 , openriscv0|ex0|Add4|auto_generated|result_int[31]~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector46~2 , openriscv0|ex0|Selector46~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[30] , openriscv0|ex0|arithmeticres[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux30~10 , openriscv0|ex0|Mux30~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux30~11 , openriscv0|ex0|Mux30~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~124 , openriscv0|ex0|Add6~124, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux30~13 , openriscv0|ex0|Mux30~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector14~0 , openriscv0|ex0|Selector14~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector14~1 , openriscv0|ex0|Selector14~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[30] , openriscv0|ex0|logicout[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~7 , openriscv0|mem_wb0|wb_csr_reg_data~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[30] , openriscv0|mem_wb0|wb_csr_reg_data[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[30] , openriscv0|csr0|mvendorid[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[30]~feeder , openriscv0|csr0|fflags[30]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[30] , openriscv0|csr0|fflags[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector9~12 , openriscv0|csr0|Selector9~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[30] , openriscv0|csr0|mimpid[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~4 , openriscv0|csr0|mtvec~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[30]~feeder , openriscv0|csr0|marchid[30]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[30] , openriscv0|csr0|marchid[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector9~11 , openriscv0|csr0|Selector9~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[30] , openriscv0|csr0|mip[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~30 , openriscv0|id_ex0|ex_current_inst_address~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[30] , openriscv0|id_ex0|ex_current_inst_address[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~31 , openriscv0|ex_mem0|mem_current_inst_address~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[30] , openriscv0|ex_mem0|mem_current_inst_address[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~62 , openriscv0|csr0|Add2~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~68 , openriscv0|csr0|Add2~68, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~69 , openriscv0|csr0|Add2~69, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[30] , openriscv0|csr0|mepc[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector9~1 , openriscv0|csr0|Selector9~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~34 , openriscv0|csr0|mtval~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[30] , openriscv0|csr0|mtval[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~40 , openriscv0|csr0|mcause~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[30] , openriscv0|csr0|mcause[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector9~0 , openriscv0|csr0|Selector9~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[30] , openriscv0|csr0|mstatus[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[30]~4 , openriscv0|csr0|misa[30]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[30] , openriscv0|csr0|misa[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector9~2 , openriscv0|csr0|Selector9~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[30] , openriscv0|csr0|mie[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[30] , openriscv0|csr0|mscratch[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[30] , openriscv0|csr0|mtvec[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector9~3 , openriscv0|csr0|Selector9~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector9~4 , openriscv0|csr0|Selector9~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector9~5 , openriscv0|csr0|Selector9~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[30]~97 , openriscv0|csr0|mcycleh[30]~97, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[30] , openriscv0|csr0|mcycleh[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[30]~97 , openriscv0|csr0|mcycle[30]~97, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[30] , openriscv0|csr0|mcycle[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector9~9 , openriscv0|csr0|Selector9~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[30] , openriscv0|csr0|mhartid[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[30] , openriscv0|csr0|minstret[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector9~7 , openriscv0|csr0|Selector9~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[30] , openriscv0|csr0|minstreth[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[30]~feeder , openriscv0|csr0|frm[30]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[30] , openriscv0|csr0|frm[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[30] , openriscv0|csr0|fcsr[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector9~6 , openriscv0|csr0|Selector9~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector9~8 , openriscv0|csr0|Selector9~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector9~10 , openriscv0|csr0|Selector9~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector9~13 , openriscv0|csr0|Selector9~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[30] , openriscv0|csr0|data_o[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector225~4 , openriscv0|ex0|Selector225~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~56 , openriscv0|ex0|moveres~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector225~5 , openriscv0|ex0|Selector225~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector225~7 , openriscv0|ex0|Selector225~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector225~6 , openriscv0|ex0|Selector225~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector225~8 , openriscv0|ex0|Selector225~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[30] , openriscv0|ex0|csr_reg_data_o[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~8 , openriscv0|ex_mem0|mem_csr_reg_data~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[30] , openriscv0|ex_mem0|mem_csr_reg_data[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~57 , openriscv0|ex0|moveres~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[30] , openriscv0|ex0|moveres[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux30~0 , openriscv0|ex0|Mux30~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux30~14 , openriscv0|ex0|Mux30~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[30] , openriscv0|ex0|wdata_o[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~31 , openriscv0|ex_mem0|mem_wdata~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[30] , openriscv0|ex_mem0|mem_wdata[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[30]~93 , openriscv0|mem0|wdata_o[30]~93, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[30]~94 , openriscv0|mem0|wdata_o[30]~94, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2387 , openriscv0|regfile1|regs~2387, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2388 , openriscv0|regfile1|regs~2388, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2380 , openriscv0|regfile1|regs~2380, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2381 , openriscv0|regfile1|regs~2381, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2382 , openriscv0|regfile1|regs~2382, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2383 , openriscv0|regfile1|regs~2383, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2384 , openriscv0|regfile1|regs~2384, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2385 , openriscv0|regfile1|regs~2385, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2386 , openriscv0|regfile1|regs~2386, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2389 , openriscv0|regfile1|regs~2389, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2397 , openriscv0|regfile1|regs~2397, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2398 , openriscv0|regfile1|regs~2398, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2392 , openriscv0|regfile1|regs~2392, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2393 , openriscv0|regfile1|regs~2393, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2394 , openriscv0|regfile1|regs~2394, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2395 , openriscv0|regfile1|regs~2395, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2396 , openriscv0|regfile1|regs~2396, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2390 , openriscv0|regfile1|regs~2390, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2391 , openriscv0|regfile1|regs~2391, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2399 , openriscv0|regfile1|regs~2399, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[30]~76 , openriscv0|regfile1|rdata1[30]~76, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[30]~77 , openriscv0|regfile1|rdata1[30]~77, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[30]~118 , openriscv0|id0|reg1_o[30]~118, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[30]~119 , openriscv0|id0|reg1_o[30]~119, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[30]~120 , openriscv0|id0|reg1_o[30]~120, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[30] , openriscv0|id0|reg1_o[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~30 , openriscv0|id_ex0|ex_reg1~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[30] , openriscv0|id_ex0|ex_reg1[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|result_int[32]~64 , openriscv0|ex0|Add4|auto_generated|result_int[32]~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector45~2 , openriscv0|ex0|Selector45~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[31] , openriscv0|ex0|arithmeticres[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~55 , openriscv0|ex0|ShiftLeft0~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft0~60 , openriscv0|ex0|ShiftLeft0~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~7 , openriscv0|ex0|Mux31~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~8 , openriscv0|ex0|Mux31~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~5 , openriscv0|ex0|Mux31~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~6 , openriscv0|ex0|Mux31~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~9 , openriscv0|ex0|Mux31~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~61 , openriscv0|div0|result_o~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[31] , openriscv0|div0|result_o[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~10 , openriscv0|ex0|Mux31~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~62 , openriscv0|div0|result_o~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[63] , openriscv0|div0|result_o[63], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~11 , openriscv0|ex0|Mux31~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~23 , openriscv0|ex0|Mux31~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~31 , openriscv0|if_id0|id_pc~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[31] , openriscv0|if_id0|id_pc[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add3~58 , openriscv0|id0|Add3~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~32 , openriscv0|id_ex0|ex_link_address~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[31] , openriscv0|id_ex0|ex_link_address[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~4 , openriscv0|ex0|Mux31~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~12 , openriscv0|ex0|Mux31~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~14 , openriscv0|ex0|Mux31~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~13 , openriscv0|ex0|Mux31~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~15 , openriscv0|ex0|Mux31~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[31] , openriscv0|csr0|misa[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~3 , openriscv0|csr0|mtvec~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[31] , openriscv0|csr0|mip[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector8~4 , openriscv0|csr0|Selector8~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[31] , openriscv0|csr0|mscratch[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[31] , openriscv0|csr0|mtvec[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector8~5 , openriscv0|csr0|Selector8~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector8~6 , openriscv0|csr0|Selector8~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[31]~99 , openriscv0|csr0|mcycle[31]~99, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[31] , openriscv0|csr0|mcycle[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[31]~99 , openriscv0|csr0|mcycleh[31]~99, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[31] , openriscv0|csr0|mcycleh[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector8~1 , openriscv0|csr0|Selector8~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[31] , openriscv0|csr0|mhartid[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[31]~feeder , openriscv0|csr0|mstatus[31]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[31] , openriscv0|csr0|mstatus[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector8~2 , openriscv0|csr0|Selector8~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[31] , openriscv0|csr0|mie[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector8~3 , openriscv0|csr0|Selector8~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~31 , openriscv0|id_ex0|ex_current_inst_address~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[31] , openriscv0|id_ex0|ex_current_inst_address[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~32 , openriscv0|ex_mem0|mem_current_inst_address~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[31] , openriscv0|ex_mem0|mem_current_inst_address[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~33 , openriscv0|csr0|mtval~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[31] , openriscv0|csr0|mtval[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~38 , openriscv0|csr0|mcause~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~39 , openriscv0|csr0|mcause~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[31] , openriscv0|csr0|mcause[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector8~0 , openriscv0|csr0|Selector8~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[31] , openriscv0|csr0|mvendorid[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[31] , openriscv0|csr0|fflags[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector8~8 , openriscv0|csr0|Selector8~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[31] , openriscv0|csr0|minstret[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector8~10 , openriscv0|csr0|Selector8~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[31] , openriscv0|csr0|frm[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[31] , openriscv0|csr0|fcsr[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[31]~feeder , openriscv0|csr0|minstreth[31]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[31] , openriscv0|csr0|minstreth[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector8~9 , openriscv0|csr0|Selector8~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector8~11 , openriscv0|csr0|Selector8~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[31] , openriscv0|csr0|mimpid[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[31]~feeder , openriscv0|csr0|marchid[31]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[31] , openriscv0|csr0|marchid[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector8~7 , openriscv0|csr0|Selector8~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector8~12 , openriscv0|csr0|Selector8~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector8~13 , openriscv0|csr0|Selector8~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[31] , openriscv0|csr0|data_o[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector224~4 , openriscv0|ex0|Selector224~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector224~5 , openriscv0|ex0|Selector224~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector224~7 , openriscv0|ex0|Selector224~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector224~6 , openriscv0|ex0|Selector224~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector224~8 , openriscv0|ex0|Selector224~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[31] , openriscv0|ex0|csr_reg_data_o[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~7 , openriscv0|ex_mem0|mem_csr_reg_data~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[31] , openriscv0|ex_mem0|mem_csr_reg_data[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~6 , openriscv0|mem_wb0|wb_csr_reg_data~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[31] , openriscv0|mem_wb0|wb_csr_reg_data[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~54 , openriscv0|ex0|moveres~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~55 , openriscv0|ex0|moveres~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[31] , openriscv0|ex0|moveres[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector13~0 , openriscv0|ex0|Selector13~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector13~1 , openriscv0|ex0|Selector13~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[31] , openriscv0|ex0|logicout[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~16 , openriscv0|ex0|Mux31~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~24 , openriscv0|ex0|Mux31~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~17 , openriscv0|ex0|Mux31~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mult0|auto_generated|op_1~90 , openriscv0|ex0|Mult0|auto_generated|op_1~90, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~18 , openriscv0|ex0|Mux31~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~19 , openriscv0|ex0|Mux31~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~20 , openriscv0|ex0|Mux31~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~21 , openriscv0|ex0|Mux31~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add6~126 , openriscv0|ex0|Add6~126, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux31~22 , openriscv0|ex0|Mux31~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[31] , openriscv0|ex0|wdata_o[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[31]~132 , openriscv0|id0|reg2_o[31]~132, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~351feeder , openriscv0|regfile1|regs~351feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~351 , openriscv0|regfile1|regs~351, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~383feeder , openriscv0|regfile1|regs~383feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~383 , openriscv0|regfile1|regs~383, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~287feeder , openriscv0|regfile1|regs~287feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~287 , openriscv0|regfile1|regs~287, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~319feeder , openriscv0|regfile1|regs~319feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~319 , openriscv0|regfile1|regs~319, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2431 , openriscv0|regfile1|regs~2431, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2432 , openriscv0|regfile1|regs~2432, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~255feeder , openriscv0|regfile1|regs~255feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~255 , openriscv0|regfile1|regs~255, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~191feeder , openriscv0|regfile1|regs~191feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~191 , openriscv0|regfile1|regs~191, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~159feeder , openriscv0|regfile1|regs~159feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~159 , openriscv0|regfile1|regs~159, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~223feeder , openriscv0|regfile1|regs~223feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~223 , openriscv0|regfile1|regs~223, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2433 , openriscv0|regfile1|regs~2433, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2434 , openriscv0|regfile1|regs~2434, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~127feeder , openriscv0|regfile1|regs~127feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~127 , openriscv0|regfile1|regs~127, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~31feeder , openriscv0|regfile1|regs~31feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~31 , openriscv0|regfile1|regs~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~63feeder , openriscv0|regfile1|regs~63feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~63 , openriscv0|regfile1|regs~63, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2435 , openriscv0|regfile1|regs~2435, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~95 , openriscv0|regfile1|regs~95, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2436 , openriscv0|regfile1|regs~2436, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2437 , openriscv0|regfile1|regs~2437, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~479feeder , openriscv0|regfile1|regs~479feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~479 , openriscv0|regfile1|regs~479, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~415 , openriscv0|regfile1|regs~415, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2438 , openriscv0|regfile1|regs~2438, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~447feeder , openriscv0|regfile1|regs~447feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~447 , openriscv0|regfile1|regs~447, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~511 , openriscv0|regfile1|regs~511, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2439 , openriscv0|regfile1|regs~2439, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2440 , openriscv0|regfile1|regs~2440, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~735 , openriscv0|regfile1|regs~735, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~991 , openriscv0|regfile1|regs~991, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~863 , openriscv0|regfile1|regs~863, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~607 , openriscv0|regfile1|regs~607, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2421 , openriscv0|regfile1|regs~2421, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2422 , openriscv0|regfile1|regs~2422, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~799 , openriscv0|regfile1|regs~799, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~543 , openriscv0|regfile1|regs~543, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2425 , openriscv0|regfile1|regs~2425, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~927 , openriscv0|regfile1|regs~927, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~671 , openriscv0|regfile1|regs~671, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2426 , openriscv0|regfile1|regs~2426, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~703 , openriscv0|regfile1|regs~703, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~575 , openriscv0|regfile1|regs~575, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2423 , openriscv0|regfile1|regs~2423, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~831 , openriscv0|regfile1|regs~831, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~959 , openriscv0|regfile1|regs~959, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2424 , openriscv0|regfile1|regs~2424, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2427 , openriscv0|regfile1|regs~2427, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1023 , openriscv0|regfile1|regs~1023, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~895 , openriscv0|regfile1|regs~895, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~639 , openriscv0|regfile1|regs~639, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~767 , openriscv0|regfile1|regs~767, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2428 , openriscv0|regfile1|regs~2428, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2429 , openriscv0|regfile1|regs~2429, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2430 , openriscv0|regfile1|regs~2430, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2441 , openriscv0|regfile1|regs~2441, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[31]~133 , openriscv0|id0|reg2_o[31]~133, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[31]~134 , openriscv0|id0|reg2_o[31]~134, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[31] , openriscv0|id0|reg2_o[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~31 , openriscv0|id_ex0|ex_reg2~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[31] , openriscv0|id_ex0|ex_reg2[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|mulres~0 , openriscv0|ex0|mulres~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux1~0 , openriscv0|ex0|Mux1~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux1~1 , openriscv0|ex0|Mux1~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~19 , openriscv0|ex0|moveres~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[13] , openriscv0|ex0|moveres[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector31~0 , openriscv0|ex0|Selector31~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector31~1 , openriscv0|ex0|Selector31~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[13] , openriscv0|ex0|logicout[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux1~5 , openriscv0|ex0|Mux1~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~131 , openriscv0|ex0|ShiftRight0~131, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~132 , openriscv0|ex0|ShiftRight0~132, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~133 , openriscv0|ex0|ShiftRight0~133, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~23 , openriscv0|ex0|ShiftLeft1~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~25 , openriscv0|div0|result_o~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[13] , openriscv0|div0|result_o[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux1~3 , openriscv0|ex0|Mux1~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux1~4 , openriscv0|ex0|Mux1~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~26 , openriscv0|div0|result_o~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[45] , openriscv0|div0|result_o[45], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux1~6 , openriscv0|ex0|Mux1~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux1~7 , openriscv0|ex0|Mux1~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~14 , openriscv0|id_ex0|ex_link_address~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[13] , openriscv0|id_ex0|ex_link_address[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux1~2 , openriscv0|ex0|Mux1~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux1~8 , openriscv0|ex0|Mux1~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector63~2 , openriscv0|ex0|Selector63~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[13] , openriscv0|ex0|arithmeticres[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux1 , openriscv0|ex0|Mux1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[13] , openriscv0|ex0|wdata_o[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~12 , openriscv0|ex_mem0|mem_wdata~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[13] , openriscv0|ex_mem0|mem_wdata[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[13]~50 , openriscv0|mem0|wdata_o[13]~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[13]~51 , openriscv0|mem0|wdata_o[13]~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[13]~52 , openriscv0|mem0|wdata_o[13]~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~12 , openriscv0|mem_wb0|wb_wdata~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[13] , openriscv0|mem_wb0|wb_wdata[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1636 , openriscv0|regfile1|regs~1636, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1637 , openriscv0|regfile1|regs~1637, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1640 , openriscv0|regfile1|regs~1640, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1641 , openriscv0|regfile1|regs~1641, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1638 , openriscv0|regfile1|regs~1638, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1639 , openriscv0|regfile1|regs~1639, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1642 , openriscv0|regfile1|regs~1642, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1643 , openriscv0|regfile1|regs~1643, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1644 , openriscv0|regfile1|regs~1644, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1645 , openriscv0|regfile1|regs~1645, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1633 , openriscv0|regfile1|regs~1633, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1634 , openriscv0|regfile1|regs~1634, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1626 , openriscv0|regfile1|regs~1626, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1627 , openriscv0|regfile1|regs~1627, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1630 , openriscv0|regfile1|regs~1630, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1631 , openriscv0|regfile1|regs~1631, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1628 , openriscv0|regfile1|regs~1628, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1629 , openriscv0|regfile1|regs~1629, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1632 , openriscv0|regfile1|regs~1632, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1635 , openriscv0|regfile1|regs~1635, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[13]~42 , openriscv0|regfile1|rdata1[13]~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[13]~43 , openriscv0|regfile1|rdata1[13]~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[13]~53 , openriscv0|id0|reg1_o[13]~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[13]~54 , openriscv0|id0|reg1_o[13]~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[13]~55 , openriscv0|id0|reg1_o[13]~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[13] , openriscv0|id0|reg1_o[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~20 , openriscv0|id_ex0|ex_reg1~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[13] , openriscv0|id_ex0|ex_reg1[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~85 , openriscv0|ex0|Add1~85, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[14] , openriscv0|ex_mem0|mem_mem_addr[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~26 , openriscv0|dwishbone_bus_if|wishbone_addr_o~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[14] , openriscv0|dwishbone_bus_if|wishbone_addr_o[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux17~0 , wb_conmax_top0|s4|Mux17~0, openriscv_min_sopc, 1
instance = comp, \clint0|msip[12]~2 , clint0|msip[12]~2, openriscv_min_sopc, 1
instance = comp, \clint0|msip[12]~3 , clint0|msip[12]~3, openriscv_min_sopc, 1
instance = comp, \clint0|msip[10] , clint0|msip[10], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[10]~29 , clint0|wb_dat_o[10]~29, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux57~0 , wb_conmax_top0|s4|Mux57~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[10] , clint0|mtimecmp[10], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[10] , clint0|wb_dat_o[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux21~0 , wb_conmax_top0|m1|Mux21~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux21~1 , wb_conmax_top0|m1|Mux21~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux21~2 , wb_conmax_top0|m1|Mux21~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux21~3 , wb_conmax_top0|m1|Mux21~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~31 , openriscv0|iwishbone_bus_if|rd_buf~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[10] , openriscv0|iwishbone_bus_if|rd_buf[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector97~0 , openriscv0|iwishbone_bus_if|Selector97~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[10] , openriscv0|iwishbone_bus_if|cpu_data_o[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~31 , openriscv0|if_id0|id_inst~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[10] , openriscv0|if_id0|id_inst[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wd~7 , openriscv0|id_ex0|ex_wd~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wd[3] , openriscv0|id_ex0|ex_wd[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wd~2 , openriscv0|ex_mem0|mem_wd~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wd[3] , openriscv0|ex_mem0|mem_wd[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wd~2 , openriscv0|mem_wb0|wb_wd~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wd[3] , openriscv0|mem_wb0|wb_wd[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|always1~7 , openriscv0|regfile1|always1~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|always1~8 , openriscv0|regfile1|always1~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|always1~9 , openriscv0|regfile1|always1~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1708 , openriscv0|regfile1|regs~1708, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1709 , openriscv0|regfile1|regs~1709, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1715 , openriscv0|regfile1|regs~1715, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1716 , openriscv0|regfile1|regs~1716, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1712 , openriscv0|regfile1|regs~1712, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1713 , openriscv0|regfile1|regs~1713, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1710 , openriscv0|regfile1|regs~1710, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1711 , openriscv0|regfile1|regs~1711, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1714 , openriscv0|regfile1|regs~1714, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1717 , openriscv0|regfile1|regs~1717, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1718 , openriscv0|regfile1|regs~1718, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1719 , openriscv0|regfile1|regs~1719, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1725 , openriscv0|regfile1|regs~1725, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1726 , openriscv0|regfile1|regs~1726, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1722 , openriscv0|regfile1|regs~1722, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1723 , openriscv0|regfile1|regs~1723, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1720 , openriscv0|regfile1|regs~1720, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1721 , openriscv0|regfile1|regs~1721, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1724 , openriscv0|regfile1|regs~1724, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1727 , openriscv0|regfile1|regs~1727, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[15]~46 , openriscv0|regfile1|rdata1[15]~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[15]~47 , openriscv0|regfile1|rdata1[15]~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[15]~59 , openriscv0|id0|reg1_o[15]~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[15]~60 , openriscv0|id0|reg1_o[15]~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[15]~61 , openriscv0|id0|reg1_o[15]~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[15] , openriscv0|id0|reg1_o[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~18 , openriscv0|id_ex0|ex_reg1~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[15] , openriscv0|id_ex0|ex_reg1[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector29~0 , openriscv0|ex0|Selector29~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector29~1 , openriscv0|ex0|Selector29~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[15] , openriscv0|ex0|logicout[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~23 , openriscv0|ex0|moveres~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[15] , openriscv0|ex0|moveres[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux15~6 , openriscv0|ex0|Mux15~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~30 , openriscv0|div0|result_o~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[47] , openriscv0|div0|result_o[47], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~29 , openriscv0|div0|result_o~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[15] , openriscv0|div0|result_o[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux15~4 , openriscv0|ex0|Mux15~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~138 , openriscv0|ex0|ShiftRight0~138, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~139 , openriscv0|ex0|ShiftRight0~139, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~149 , openriscv0|ex0|ShiftRight0~149, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux15~5 , openriscv0|ex0|Mux15~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux15~7 , openriscv0|ex0|Mux15~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~16 , openriscv0|id_ex0|ex_link_address~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[15] , openriscv0|id_ex0|ex_link_address[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux15~9 , openriscv0|ex0|Mux15~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux15~8 , openriscv0|ex0|Mux15~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector61~2 , openriscv0|ex0|Selector61~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[15] , openriscv0|ex0|arithmeticres[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux15~2 , openriscv0|ex0|Mux15~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux15~3 , openriscv0|ex0|Mux15~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux15 , openriscv0|ex0|Mux15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[15] , openriscv0|ex0|wdata_o[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~14 , openriscv0|ex_mem0|mem_wdata~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[15] , openriscv0|ex_mem0|mem_wdata[15], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[15]~17 , clint0|wb_dat_o[15]~17, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux52~0 , wb_conmax_top0|s4|Mux52~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[15] , clint0|mtimecmp[15], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[15] , clint0|wb_dat_o[15], openriscv_min_sopc, 1
instance = comp, \plic0|enable~24 , plic0|enable~24, openriscv_min_sopc, 1
instance = comp, \plic0|enable[15] , plic0|enable[15], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[15]~16 , plic0|wb_dat_o[15]~16, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][15]~feeder , plic0|priority[5][15]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][15] , plic0|priority[5][15], openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][15] , plic0|priority[6][15], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][15] , plic0|priority[4][15], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][15] , plic0|priority[0][15], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][15]~feeder , plic0|priority[3][15]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][15] , plic0|priority[3][15], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][15] , plic0|priority[2][15], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~135 , plic0|wb_dat_o~135, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~136 , plic0|wb_dat_o~136, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~137 , plic0|wb_dat_o~137, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~138 , plic0|wb_dat_o~138, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[15] , plic0|wb_dat_o[15], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux16~1 , uart_top0|wb_interface|Mux16~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux16~0 , uart_top0|wb_interface|Mux16~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux16~2 , uart_top0|wb_interface|Mux16~2, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[15] , uart_top0|wb_interface|wb_dat_o[15], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~24 , inst_rom_0|wb_dat_o~24, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[15] , inst_rom_0|wb_dat_o[15], openriscv_min_sopc, 1
instance = comp, \gpio_i[15]~input , gpio_i[15]~input, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[15] , gpio_top0|sync[15], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[15] , gpio_top0|ext_pad_s[15], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[15]~feeder , gpio_top0|rgpio_in[15]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[15] , gpio_top0|rgpio_in[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux52~0 , wb_conmax_top0|s2|Mux52~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[15] , gpio_top0|rgpio_ptrig[15], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[15] , gpio_top0|rgpio_inte[15], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~30 , gpio_top0|rgpio_ints~30, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~31 , gpio_top0|rgpio_ints~31, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~32 , gpio_top0|rgpio_ints~32, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[15] , gpio_top0|rgpio_ints[15], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[15]~feeder , gpio_top0|rgpio_out[15]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[15] , gpio_top0|rgpio_out[15], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[15] , gpio_top0|rgpio_oe[15], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux16~0 , gpio_top0|Mux16~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux16~1 , gpio_top0|Mux16~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux16~2 , gpio_top0|Mux16~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux16~3 , gpio_top0|Mux16~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[15] , gpio_top0|wb_dat_o[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux16~0 , wb_conmax_top0|m0|Mux16~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux16~1 , wb_conmax_top0|m0|Mux16~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux52~0 , wb_conmax_top0|s15|Mux52~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[15]~feeder , wb_conmax_top0|rf|conf13[15]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[15] , wb_conmax_top0|rf|conf13[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[15] , wb_conmax_top0|rf|conf9[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[15]~feeder , wb_conmax_top0|rf|conf5[15]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[15] , wb_conmax_top0|rf|conf5[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[15] , wb_conmax_top0|rf|conf1[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~132 , wb_conmax_top0|rf|rf_dout~132, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~133 , wb_conmax_top0|rf|rf_dout~133, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[15]~feeder , wb_conmax_top0|rf|conf6[15]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[15] , wb_conmax_top0|rf|conf6[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[15] , wb_conmax_top0|rf|conf14[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[15]~feeder , wb_conmax_top0|rf|conf10[15]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[15] , wb_conmax_top0|rf|conf10[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[15] , wb_conmax_top0|rf|conf2[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~134 , wb_conmax_top0|rf|rf_dout~134, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~135 , wb_conmax_top0|rf|rf_dout~135, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[15]~feeder , wb_conmax_top0|rf|conf8[15]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[15] , wb_conmax_top0|rf|conf8[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[15] , wb_conmax_top0|rf|conf0[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~136 , wb_conmax_top0|rf|rf_dout~136, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[15]~feeder , wb_conmax_top0|rf|conf4[15]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[15] , wb_conmax_top0|rf|conf4[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[15] , wb_conmax_top0|rf|conf12[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~137 , wb_conmax_top0|rf|rf_dout~137, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~138 , wb_conmax_top0|rf|rf_dout~138, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[15]~feeder , wb_conmax_top0|rf|conf7[15]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[15] , wb_conmax_top0|rf|conf7[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[15] , wb_conmax_top0|rf|conf3[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~139 , wb_conmax_top0|rf|rf_dout~139, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[15]~feeder , wb_conmax_top0|rf|conf11[15]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[15] , wb_conmax_top0|rf|conf11[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[15] , wb_conmax_top0|rf|conf15[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~140 , wb_conmax_top0|rf|rf_dout~140, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~141 , wb_conmax_top0|rf|rf_dout~141, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~202 , wb_conmax_top0|rf|rf_dout~202, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[15] , wb_conmax_top0|rf|rf_dout[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|i_wb_data_o[15]~10 , wb_conmax_top0|rf|i_wb_data_o[15]~10, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux16~2 , wb_conmax_top0|m0|Mux16~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux16~3 , wb_conmax_top0|m0|Mux16~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~28 , openriscv0|dwishbone_bus_if|rd_buf~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[15] , openriscv0|dwishbone_bus_if|rd_buf[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector92~0 , openriscv0|dwishbone_bus_if|Selector92~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[15] , openriscv0|dwishbone_bus_if|cpu_data_o[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[15]~57 , openriscv0|mem0|wdata_o[15]~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~14 , openriscv0|mem_wb0|wb_wdata~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[15] , openriscv0|mem_wb0|wb_wdata[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[15]~69 , openriscv0|id0|reg2_o[15]~69, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1779 , openriscv0|regfile1|regs~1779, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1780 , openriscv0|regfile1|regs~1780, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1786 , openriscv0|regfile1|regs~1786, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1787 , openriscv0|regfile1|regs~1787, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1781 , openriscv0|regfile1|regs~1781, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1782 , openriscv0|regfile1|regs~1782, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1783 , openriscv0|regfile1|regs~1783, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1784 , openriscv0|regfile1|regs~1784, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1785 , openriscv0|regfile1|regs~1785, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1788 , openriscv0|regfile1|regs~1788, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1776 , openriscv0|regfile1|regs~1776, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1777 , openriscv0|regfile1|regs~1777, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1769 , openriscv0|regfile1|regs~1769, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1770 , openriscv0|regfile1|regs~1770, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1771 , openriscv0|regfile1|regs~1771, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1772 , openriscv0|regfile1|regs~1772, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1773 , openriscv0|regfile1|regs~1773, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1774 , openriscv0|regfile1|regs~1774, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1775 , openriscv0|regfile1|regs~1775, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1778 , openriscv0|regfile1|regs~1778, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1789 , openriscv0|regfile1|regs~1789, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[15]~70 , openriscv0|id0|reg2_o[15]~70, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[15]~71 , openriscv0|id0|reg2_o[15]~71, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[15] , openriscv0|id0|reg2_o[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~19 , openriscv0|id_ex0|ex_reg2~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[15] , openriscv0|id_ex0|ex_reg2[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~19 , openriscv0|ex_mem0|mem_reg2~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[15] , openriscv0|ex_mem0|mem_reg2[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector68~0 , openriscv0|mem0|Selector68~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[15] , openriscv0|mem0|mem_data_o[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~19 , openriscv0|dwishbone_bus_if|wishbone_data_o~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[15] , openriscv0|dwishbone_bus_if|wishbone_data_o[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux52~0 , wb_conmax_top0|s5|Mux52~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~25 , data_ram_0|wb_dat_o~25, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[15] , data_ram_0|wb_dat_o[15], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux16~0 , wb_conmax_top0|m1|Mux16~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux16~1 , wb_conmax_top0|m1|Mux16~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux16~2 , wb_conmax_top0|m1|Mux16~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux16~3 , wb_conmax_top0|m1|Mux16~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~25 , openriscv0|iwishbone_bus_if|rd_buf~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[15] , openriscv0|iwishbone_bus_if|rd_buf[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector92~0 , openriscv0|iwishbone_bus_if|Selector92~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[15] , openriscv0|iwishbone_bus_if|cpu_data_o[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~25 , openriscv0|if_id0|id_inst~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[15] , openriscv0|if_id0|id_inst[15], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|always1~0 , openriscv0|regfile1|always1~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|always1~1 , openriscv0|regfile1|always1~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|always1~2 , openriscv0|regfile1|always1~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|always1~3 , openriscv0|regfile1|always1~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|always1~5 , openriscv0|regfile1|always1~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector75~2 , openriscv0|ex0|Selector75~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[1] , openriscv0|ex0|arithmeticres[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux13~0 , openriscv0|ex0|Mux13~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux13~1 , openriscv0|ex0|Mux13~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~2 , openriscv0|div0|result_o~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[33] , openriscv0|div0|result_o[33], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector43~0 , openriscv0|ex0|Selector43~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector43~1 , openriscv0|ex0|Selector43~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[1] , openriscv0|ex0|logicout[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~1 , openriscv0|ex0|moveres~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~2 , openriscv0|ex0|moveres~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[1] , openriscv0|ex0|moveres[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux13~5 , openriscv0|ex0|Mux13~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~0 , openriscv0|div0|result_o~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[1] , openriscv0|div0|result_o[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux13~3 , openriscv0|ex0|Mux13~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~23 , openriscv0|ex0|ShiftRight0~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~27 , openriscv0|ex0|ShiftRight0~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~28 , openriscv0|ex0|ShiftRight0~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~35 , openriscv0|ex0|ShiftRight0~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~36 , openriscv0|ex0|ShiftRight0~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~10 , openriscv0|ex0|ShiftLeft1~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux13~4 , openriscv0|ex0|Mux13~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux13~6 , openriscv0|ex0|Mux13~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux13~7 , openriscv0|ex0|Mux13~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~1 , openriscv0|id_ex0|ex_link_address~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[1] , openriscv0|id_ex0|ex_link_address[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux13~2 , openriscv0|ex0|Mux13~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux13~8 , openriscv0|ex0|Mux13~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux13 , openriscv0|ex0|Mux13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[1] , openriscv0|ex0|wdata_o[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~0 , openriscv0|ex_mem0|mem_wdata~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[1] , openriscv0|ex_mem0|mem_wdata[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[1] , wb_conmax_top0|rf|conf13[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[1] , wb_conmax_top0|rf|conf9[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[1]~feeder , wb_conmax_top0|rf|conf11[1]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[1] , wb_conmax_top0|rf|conf11[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~49 , wb_conmax_top0|rf|rf_dout~49, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~50 , wb_conmax_top0|rf|rf_dout~50, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[1] , wb_conmax_top0|rf|conf6[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~46 , wb_conmax_top0|rf|rf_dout~46, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~47 , wb_conmax_top0|rf|rf_dout~47, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[1]~feeder , wb_conmax_top0|rf|conf5[1]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[1] , wb_conmax_top0|rf|conf5[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[1] , wb_conmax_top0|rf|conf7[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~44 , wb_conmax_top0|rf|rf_dout~44, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~45 , wb_conmax_top0|rf|rf_dout~45, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~48 , wb_conmax_top0|rf|rf_dout~48, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[1] , wb_conmax_top0|rf|conf14[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[1] , wb_conmax_top0|rf|conf12[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[1]~feeder , wb_conmax_top0|rf|conf10[1]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[1] , wb_conmax_top0|rf|conf10[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[1] , wb_conmax_top0|rf|conf8[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~42 , wb_conmax_top0|rf|rf_dout~42, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~43 , wb_conmax_top0|rf|rf_dout~43, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~51 , wb_conmax_top0|rf|rf_dout~51, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~193 , wb_conmax_top0|rf|rf_dout~193, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[1] , wb_conmax_top0|rf|rf_dout[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|i_wb_data_o[1]~1 , wb_conmax_top0|rf|i_wb_data_o[1]~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux30~0 , uart_top0|wb_interface|Mux30~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux30~1 , uart_top0|wb_interface|Mux30~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[1] , uart_top0|wb_interface|wb_dat_o[1], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[1]~0 , plic0|wb_dat_o[1]~0, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][1]~feeder , plic0|priority[6][1]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][1] , plic0|priority[6][1], openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][1] , plic0|priority[5][1], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][1]~feeder , plic0|priority[4][1]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][1] , plic0|priority[4][1], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][1] , plic0|priority[0][1], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][1]~feeder , plic0|priority[3][1]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][1] , plic0|priority[3][1], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][1] , plic0|priority[2][1], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~42 , plic0|wb_dat_o~42, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~43 , plic0|wb_dat_o~43, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~45 , plic0|wb_dat_o~45, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~46 , plic0|wb_dat_o~46, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[1] , plic0|wb_dat_o[1], openriscv_min_sopc, 1
instance = comp, \gpio_i[1]~input , gpio_i[1]~input, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[1] , gpio_top0|sync[1], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[1] , gpio_top0|ext_pad_s[1], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[1]~feeder , gpio_top0|rgpio_in[1]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[1] , gpio_top0|rgpio_in[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux66~0 , wb_conmax_top0|s2|Mux66~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[1]~feeder , gpio_top0|rgpio_ptrig[1]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[1] , gpio_top0|rgpio_ptrig[1], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[1] , gpio_top0|rgpio_inte[1], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~3 , gpio_top0|rgpio_ints~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~4 , gpio_top0|rgpio_ints~4, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~5 , gpio_top0|rgpio_ints~5, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[1] , gpio_top0|rgpio_ints[1], openriscv_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~8 , gpio_top0|WideOr0~8, openriscv_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~9 , gpio_top0|WideOr0~9, openriscv_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~1 , gpio_top0|WideOr0~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux36~0 , wb_conmax_top0|s2|Mux36~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[31] , gpio_top0|rgpio_ints[31], openriscv_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~0 , gpio_top0|WideOr0~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~3 , gpio_top0|WideOr0~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~2 , gpio_top0|WideOr0~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~4 , gpio_top0|WideOr0~4, openriscv_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~5 , gpio_top0|WideOr0~5, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux58~0 , wb_conmax_top0|s2|Mux58~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[9] , gpio_top0|rgpio_ptrig[9], openriscv_min_sopc, 1
instance = comp, \gpio_i[9]~input , gpio_i[9]~input, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[9]~feeder , gpio_top0|sync[9]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|sync[9] , gpio_top0|sync[9], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[9] , gpio_top0|ext_pad_s[9], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[9]~feeder , gpio_top0|rgpio_in[9]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[9] , gpio_top0|rgpio_in[9], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~33 , gpio_top0|rgpio_ints~33, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[9] , gpio_top0|rgpio_inte[9], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~34 , gpio_top0|rgpio_ints~34, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~35 , gpio_top0|rgpio_ints~35, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[9] , gpio_top0|rgpio_ints[9], openriscv_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~6 , gpio_top0|WideOr0~6, openriscv_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~7 , gpio_top0|WideOr0~7, openriscv_min_sopc, 1
instance = comp, \gpio_top0|WideOr0 , gpio_top0|WideOr0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_inta_o , gpio_top0|wb_inta_o, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl~1 , gpio_top0|rgpio_ctrl~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl~2 , gpio_top0|rgpio_ctrl~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl[1] , gpio_top0|rgpio_ctrl[1], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[1] , gpio_top0|rgpio_oe[1], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux30~0 , gpio_top0|Mux30~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux30~1 , gpio_top0|Mux30~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[1] , gpio_top0|rgpio_out[1], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux30~2 , gpio_top0|Mux30~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux30~3 , gpio_top0|Mux30~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[1] , gpio_top0|wb_dat_o[1], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~2 , inst_rom_0|wb_dat_o~2, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[1] , inst_rom_0|wb_dat_o[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux30~0 , wb_conmax_top0|m0|Mux30~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux30~1 , wb_conmax_top0|m0|Mux30~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux30~2 , wb_conmax_top0|m0|Mux30~2, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~3 , data_ram_0|wb_dat_o~3, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[1] , data_ram_0|wb_dat_o[1], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[1]~1 , clint0|wb_dat_o[1]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux66~0 , wb_conmax_top0|s4|Mux66~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[1] , clint0|mtimecmp[1], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[1] , clint0|wb_dat_o[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux30~3 , wb_conmax_top0|m0|Mux30~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~0 , openriscv0|dwishbone_bus_if|rd_buf~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[1] , openriscv0|dwishbone_bus_if|rd_buf[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector106~0 , openriscv0|dwishbone_bus_if|Selector106~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[1] , openriscv0|dwishbone_bus_if|cpu_data_o[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector14~0 , openriscv0|mem0|Selector14~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[1]~5 , openriscv0|mem0|wdata_o[1]~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[1]~6 , openriscv0|mem0|wdata_o[1]~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[1]~10 , openriscv0|mem0|wdata_o[1]~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[1]~11 , openriscv0|mem0|wdata_o[1]~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~3 , openriscv0|mem_wb0|wb_wdata~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[1] , openriscv0|mem_wb0|wb_wdata[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~737 , openriscv0|regfile1|regs~737, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~993 , openriscv0|regfile1|regs~993, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~609 , openriscv0|regfile1|regs~609, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~865 , openriscv0|regfile1|regs~865, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1133 , openriscv0|regfile1|regs~1133, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1134 , openriscv0|regfile1|regs~1134, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~705 , openriscv0|regfile1|regs~705, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~577feeder , openriscv0|regfile1|regs~577feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~577 , openriscv0|regfile1|regs~577, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1128 , openriscv0|regfile1|regs~1128, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~961 , openriscv0|regfile1|regs~961, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~833 , openriscv0|regfile1|regs~833, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1129 , openriscv0|regfile1|regs~1129, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~897 , openriscv0|regfile1|regs~897, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~769feeder , openriscv0|regfile1|regs~769feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~769 , openriscv0|regfile1|regs~769, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~641 , openriscv0|regfile1|regs~641, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~513 , openriscv0|regfile1|regs~513, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1130 , openriscv0|regfile1|regs~1130, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1131 , openriscv0|regfile1|regs~1131, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1132 , openriscv0|regfile1|regs~1132, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~929feeder , openriscv0|regfile1|regs~929feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~929 , openriscv0|regfile1|regs~929, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~673feeder , openriscv0|regfile1|regs~673feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~673 , openriscv0|regfile1|regs~673, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~801feeder , openriscv0|regfile1|regs~801feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~801 , openriscv0|regfile1|regs~801, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~545feeder , openriscv0|regfile1|regs~545feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~545 , openriscv0|regfile1|regs~545, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1126 , openriscv0|regfile1|regs~1126, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1127 , openriscv0|regfile1|regs~1127, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1135 , openriscv0|regfile1|regs~1135, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~385 , openriscv0|regfile1|regs~385, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~417 , openriscv0|regfile1|regs~417, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1123 , openriscv0|regfile1|regs~1123, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~449 , openriscv0|regfile1|regs~449, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~481 , openriscv0|regfile1|regs~481, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1124 , openriscv0|regfile1|regs~1124, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~97feeder , openriscv0|regfile1|regs~97feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~97 , openriscv0|regfile1|regs~97, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1feeder , openriscv0|regfile1|regs~1feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1 , openriscv0|regfile1|regs~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~65feeder , openriscv0|regfile1|regs~65feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~65 , openriscv0|regfile1|regs~65, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1120 , openriscv0|regfile1|regs~1120, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~33feeder , openriscv0|regfile1|regs~33feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~33 , openriscv0|regfile1|regs~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1121 , openriscv0|regfile1|regs~1121, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~353feeder , openriscv0|regfile1|regs~353feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~353 , openriscv0|regfile1|regs~353, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~289 , openriscv0|regfile1|regs~289, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~257feeder , openriscv0|regfile1|regs~257feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~257 , openriscv0|regfile1|regs~257, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~321feeder , openriscv0|regfile1|regs~321feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~321 , openriscv0|regfile1|regs~321, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1118 , openriscv0|regfile1|regs~1118, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1119 , openriscv0|regfile1|regs~1119, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1122 , openriscv0|regfile1|regs~1122, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~129feeder , openriscv0|regfile1|regs~129feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~129 , openriscv0|regfile1|regs~129, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~161 , openriscv0|regfile1|regs~161, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1116 , openriscv0|regfile1|regs~1116, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~193feeder , openriscv0|regfile1|regs~193feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~193 , openriscv0|regfile1|regs~193, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~225feeder , openriscv0|regfile1|regs~225feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~225 , openriscv0|regfile1|regs~225, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1117 , openriscv0|regfile1|regs~1117, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1125 , openriscv0|regfile1|regs~1125, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[1]~13 , openriscv0|regfile1|rdata1[1]~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[1]~14 , openriscv0|regfile1|rdata1[1]~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~84 , openriscv0|id0|Add4~84, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~85 , openriscv0|id0|Add4~85, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[1] , openriscv0|pc_reg0|hold_branch_target_address[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[1] , openriscv0|csr0|mtvec[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[1]~38 , openriscv0|ctrl0|new_pc[1]~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[1]~39 , openriscv0|ctrl0|new_pc[1]~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[1]~40 , openriscv0|ctrl0|new_pc[1]~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[1] , openriscv0|ctrl0|new_pc[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc~5 , openriscv0|pc_reg0|pc~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[1] , openriscv0|pc_reg0|pc[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~1 , openriscv0|if_id0|id_pc~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[1] , openriscv0|if_id0|id_pc[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~1 , openriscv0|id_ex0|ex_current_inst_address~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[1] , openriscv0|id_ex0|ex_current_inst_address[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~2 , openriscv0|ex_mem0|mem_current_inst_address~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[1] , openriscv0|ex_mem0|mem_current_inst_address[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc~8 , openriscv0|csr0|mepc~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[1] , openriscv0|csr0|mepc[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector38~0 , openriscv0|csr0|Selector38~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[1] , openriscv0|csr0|mscratch[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector38~1 , openriscv0|csr0|Selector38~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[1] , openriscv0|csr0|mie[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[1] , openriscv0|csr0|misa[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector38~2 , openriscv0|csr0|Selector38~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[1] , openriscv0|csr0|mstatus[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~7 , openriscv0|csr0|mtval~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[1] , openriscv0|csr0|mtval[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~10 , openriscv0|csr0|mcause~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[1] , openriscv0|csr0|mcause[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector38~3 , openriscv0|csr0|Selector38~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector38~4 , openriscv0|csr0|Selector38~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector38~5 , openriscv0|csr0|Selector38~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[1] , openriscv0|csr0|mvendorid[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[1] , openriscv0|csr0|fflags[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector38~12 , openriscv0|csr0|Selector38~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[1] , openriscv0|csr0|mimpid[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[1]~feeder , openriscv0|csr0|marchid[1]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[1] , openriscv0|csr0|marchid[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector38~11 , openriscv0|csr0|Selector38~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector38~13 , openriscv0|csr0|Selector38~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[1] , openriscv0|csr0|data_o[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector254~4 , openriscv0|ex0|Selector254~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector254~5 , openriscv0|ex0|Selector254~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector254~7 , openriscv0|ex0|Selector254~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector254~6 , openriscv0|ex0|Selector254~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector254~8 , openriscv0|ex0|Selector254~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[1] , openriscv0|ex0|csr_reg_data_o[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~13 , openriscv0|ex_mem0|mem_csr_reg_data~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[1] , openriscv0|ex_mem0|mem_csr_reg_data[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~12 , openriscv0|mem_wb0|wb_csr_reg_data~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[1] , openriscv0|mem_wb0|wb_csr_reg_data[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[1] , openriscv0|csr0|mcycle[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal0~1 , openriscv0|csr0|Equal0~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal0~0 , openriscv0|csr0|Equal0~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal0~2 , openriscv0|csr0|Equal0~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal0~4 , openriscv0|csr0|Equal0~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal0~3 , openriscv0|csr0|Equal0~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal0~7 , openriscv0|csr0|Equal0~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal0~5 , openriscv0|csr0|Equal0~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal0~8 , openriscv0|csr0|Equal0~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal0~6 , openriscv0|csr0|Equal0~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal0~9 , openriscv0|csr0|Equal0~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal0~10 , openriscv0|csr0|Equal0~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[10]~44 , openriscv0|csr0|mcycle[10]~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycle[0] , openriscv0|csr0|mcycle[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector7~9 , openriscv0|csr0|Selector7~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector7~10 , openriscv0|csr0|Selector7~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[0] , openriscv0|csr0|mie[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[0]~feeder , openriscv0|csr0|mstatus[0]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[0] , openriscv0|csr0|mstatus[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[0] , openriscv0|csr0|mip[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector7~3 , openriscv0|csr0|Selector7~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector7~4 , openriscv0|csr0|Selector7~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[0] , openriscv0|csr0|misa[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector7~2 , openriscv0|csr0|Selector7~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[0] , openriscv0|csr0|mscratch[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector7~0 , openriscv0|csr0|Selector7~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~8 , openriscv0|csr0|mtval~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[0] , openriscv0|csr0|mtval[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal21~1 , openriscv0|csr0|Equal21~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~12 , openriscv0|csr0|mcause~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~7 , openriscv0|csr0|mcause~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~11 , openriscv0|csr0|mcause~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~13 , openriscv0|csr0|mcause~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[0] , openriscv0|csr0|mcause[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector7~1 , openriscv0|csr0|Selector7~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector7~5 , openriscv0|csr0|Selector7~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[0] , openriscv0|csr0|mvendorid[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[0]~feeder , openriscv0|csr0|fflags[0]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[0] , openriscv0|csr0|fflags[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector7~12 , openriscv0|csr0|Selector7~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector7~13 , openriscv0|csr0|Selector7~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[0] , openriscv0|csr0|data_o[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector323~4 , openriscv0|ex0|Selector323~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector323~5 , openriscv0|ex0|Selector323~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector323~7 , openriscv0|ex0|Selector323~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector323~6 , openriscv0|ex0|Selector323~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector323~8 , openriscv0|ex0|Selector323~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[0] , openriscv0|ex0|csr_reg_data_o[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~12 , openriscv0|ex_mem0|mem_csr_reg_data~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[0] , openriscv0|ex_mem0|mem_csr_reg_data[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~11 , openriscv0|mem_wb0|wb_csr_reg_data~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[0] , openriscv0|mem_wb0|wb_csr_reg_data[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[0] , openriscv0|csr0|mcycleh[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[1]~37 , openriscv0|csr0|mcycleh[1]~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[1] , openriscv0|csr0|mcycleh[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[2]~39 , openriscv0|csr0|mcycleh[2]~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[2] , openriscv0|csr0|mcycleh[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[3]~41 , openriscv0|csr0|mcycleh[3]~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[3] , openriscv0|csr0|mcycleh[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[4]~45 , openriscv0|csr0|mcycleh[4]~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[4] , openriscv0|csr0|mcycleh[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[5]~47 , openriscv0|csr0|mcycleh[5]~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[5] , openriscv0|csr0|mcycleh[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[6]~49 , openriscv0|csr0|mcycleh[6]~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[6] , openriscv0|csr0|mcycleh[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[7]~51 , openriscv0|csr0|mcycleh[7]~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[7] , openriscv0|csr0|mcycleh[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[8]~53 , openriscv0|csr0|mcycleh[8]~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[8] , openriscv0|csr0|mcycleh[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[9]~55 , openriscv0|csr0|mcycleh[9]~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[9] , openriscv0|csr0|mcycleh[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[10]~57 , openriscv0|csr0|mcycleh[10]~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[10] , openriscv0|csr0|mcycleh[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[11]~59 , openriscv0|csr0|mcycleh[11]~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[11] , openriscv0|csr0|mcycleh[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[12]~61 , openriscv0|csr0|mcycleh[12]~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[12] , openriscv0|csr0|mcycleh[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[13]~63 , openriscv0|csr0|mcycleh[13]~63, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[13] , openriscv0|csr0|mcycleh[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcycleh[14] , openriscv0|csr0|mcycleh[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector25~10 , openriscv0|csr0|Selector25~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector25~12 , openriscv0|csr0|Selector25~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[14] , openriscv0|csr0|frm[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[14] , openriscv0|csr0|fcsr[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector25~0 , openriscv0|csr0|Selector25~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[14]~feeder , openriscv0|csr0|misa[14]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[14] , openriscv0|csr0|misa[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[14] , openriscv0|csr0|mie[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector25~7 , openriscv0|csr0|Selector25~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[14] , openriscv0|csr0|minstret[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector25~6 , openriscv0|csr0|Selector25~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[14] , openriscv0|csr0|mimpid[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[14] , openriscv0|csr0|marchid[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector25~4 , openriscv0|csr0|Selector25~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[14] , openriscv0|csr0|mip[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~108 , openriscv0|csr0|Add2~108, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~109 , openriscv0|csr0|Add2~109, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[14] , openriscv0|csr0|mepc[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector25~5 , openriscv0|csr0|Selector25~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector25~8 , openriscv0|csr0|Selector25~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[14] , openriscv0|csr0|mstatus[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[14]~feeder , openriscv0|csr0|mhartid[14]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[14] , openriscv0|csr0|mhartid[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector25~2 , openriscv0|csr0|Selector25~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[14] , openriscv0|csr0|minstreth[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[14] , openriscv0|csr0|fflags[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[14] , openriscv0|csr0|mvendorid[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector25~1 , openriscv0|csr0|Selector25~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector25~3 , openriscv0|csr0|Selector25~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector25~13 , openriscv0|csr0|Selector25~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[14] , openriscv0|csr0|data_o[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector241~4 , openriscv0|ex0|Selector241~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~24 , openriscv0|ex0|moveres~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector241~5 , openriscv0|ex0|Selector241~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector241~7 , openriscv0|ex0|Selector241~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector241~6 , openriscv0|ex0|Selector241~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector241~8 , openriscv0|ex0|Selector241~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[14] , openriscv0|ex0|csr_reg_data_o[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~29 , openriscv0|ex_mem0|mem_csr_reg_data~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[14] , openriscv0|ex_mem0|mem_csr_reg_data[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~27 , openriscv0|mem_wb0|wb_csr_reg_data~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[14] , openriscv0|mem_wb0|wb_csr_reg_data[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec~24 , openriscv0|csr0|mtvec~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[14]~feeder , openriscv0|csr0|mtvec[14]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtvec[14] , openriscv0|csr0|mtvec[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[14]~86 , openriscv0|ctrl0|new_pc[14]~86, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[14]~87 , openriscv0|ctrl0|new_pc[14]~87, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[14]~88 , openriscv0|ctrl0|new_pc[14]~88, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[14] , openriscv0|ctrl0|new_pc[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~130 , openriscv0|id0|Add4~130, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~129 , openriscv0|id0|Add4~129, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~131 , openriscv0|id0|Add4~131, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[14] , openriscv0|pc_reg0|hold_branch_target_address[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~106 , openriscv0|pc_reg0|Add0~106, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~107 , openriscv0|pc_reg0|Add0~107, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[14] , openriscv0|pc_reg0|pc[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~14 , openriscv0|if_id0|id_pc~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[14] , openriscv0|if_id0|id_pc[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1728 , openriscv0|regfile1|regs~1728, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1729 , openriscv0|regfile1|regs~1729, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1735 , openriscv0|regfile1|regs~1735, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1736 , openriscv0|regfile1|regs~1736, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1732 , openriscv0|regfile1|regs~1732, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1733 , openriscv0|regfile1|regs~1733, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1730 , openriscv0|regfile1|regs~1730, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1731 , openriscv0|regfile1|regs~1731, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1734 , openriscv0|regfile1|regs~1734, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1737 , openriscv0|regfile1|regs~1737, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1745 , openriscv0|regfile1|regs~1745, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1746 , openriscv0|regfile1|regs~1746, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1738 , openriscv0|regfile1|regs~1738, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1739 , openriscv0|regfile1|regs~1739, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1742 , openriscv0|regfile1|regs~1742, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1743 , openriscv0|regfile1|regs~1743, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1740 , openriscv0|regfile1|regs~1740, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1741 , openriscv0|regfile1|regs~1741, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1744 , openriscv0|regfile1|regs~1744, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1747 , openriscv0|regfile1|regs~1747, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[14]~48 , openriscv0|regfile1|rdata1[14]~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[14]~49 , openriscv0|regfile1|rdata1[14]~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[14]~62 , openriscv0|id0|reg1_o[14]~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[14]~63 , openriscv0|id0|reg1_o[14]~63, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[14]~64 , openriscv0|id0|reg1_o[14]~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[14] , openriscv0|id0|reg1_o[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~19 , openriscv0|id_ex0|ex_reg1~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[14] , openriscv0|id_ex0|ex_reg1[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector62~2 , openriscv0|ex0|Selector62~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[14] , openriscv0|ex0|arithmeticres[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux0~0 , openriscv0|ex0|Mux0~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux0~1 , openriscv0|ex0|Mux0~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~17 , openriscv0|id_ex0|ex_link_address~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[14] , openriscv0|id_ex0|ex_link_address[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux0~2 , openriscv0|ex0|Mux0~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~32 , openriscv0|div0|result_o~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[46] , openriscv0|div0|result_o[46], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~38 , openriscv0|ex0|ShiftLeft1~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~140 , openriscv0|ex0|ShiftRight0~140, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~141 , openriscv0|ex0|ShiftRight0~141, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~142 , openriscv0|ex0|ShiftRight0~142, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~31 , openriscv0|div0|result_o~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[14] , openriscv0|div0|result_o[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux0~3 , openriscv0|ex0|Mux0~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux0~4 , openriscv0|ex0|Mux0~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector30~0 , openriscv0|ex0|Selector30~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector30~1 , openriscv0|ex0|Selector30~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[14] , openriscv0|ex0|logicout[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~25 , openriscv0|ex0|moveres~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[14] , openriscv0|ex0|moveres[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux0~5 , openriscv0|ex0|Mux0~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux0~6 , openriscv0|ex0|Mux0~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux0~7 , openriscv0|ex0|Mux0~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux0~8 , openriscv0|ex0|Mux0~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux0 , openriscv0|ex0|Mux0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[14] , openriscv0|ex0|wdata_o[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~15 , openriscv0|ex_mem0|mem_wdata~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[14] , openriscv0|ex_mem0|mem_wdata[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[14]~58 , openriscv0|mem0|wdata_o[14]~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[14]~59 , openriscv0|mem0|wdata_o[14]~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector1~0 , openriscv0|mem0|Selector1~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[14]~60 , openriscv0|mem0|wdata_o[14]~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~15 , openriscv0|mem_wb0|wb_wdata~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[14] , openriscv0|mem_wb0|wb_wdata[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1752 , openriscv0|regfile1|regs~1752, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1753 , openriscv0|regfile1|regs~1753, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1750 , openriscv0|regfile1|regs~1750, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1751 , openriscv0|regfile1|regs~1751, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1754 , openriscv0|regfile1|regs~1754, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1748 , openriscv0|regfile1|regs~1748, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1749 , openriscv0|regfile1|regs~1749, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1755 , openriscv0|regfile1|regs~1755, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1756 , openriscv0|regfile1|regs~1756, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1757 , openriscv0|regfile1|regs~1757, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1765 , openriscv0|regfile1|regs~1765, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1766 , openriscv0|regfile1|regs~1766, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1758 , openriscv0|regfile1|regs~1758, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1759 , openriscv0|regfile1|regs~1759, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1760 , openriscv0|regfile1|regs~1760, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1761 , openriscv0|regfile1|regs~1761, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1762 , openriscv0|regfile1|regs~1762, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1763 , openriscv0|regfile1|regs~1763, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1764 , openriscv0|regfile1|regs~1764, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1767 , openriscv0|regfile1|regs~1767, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1768 , openriscv0|regfile1|regs~1768, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[14]~66 , openriscv0|id0|reg2_o[14]~66, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[14]~67 , openriscv0|id0|reg2_o[14]~67, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[14]~68 , openriscv0|id0|reg2_o[14]~68, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[14] , openriscv0|id0|reg2_o[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~4 , openriscv0|id_ex0|ex_reg2~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[14] , openriscv0|id_ex0|ex_reg2[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~4 , openriscv0|ex_mem0|mem_reg2~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[14] , openriscv0|ex_mem0|mem_reg2[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector69~0 , openriscv0|mem0|Selector69~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[14] , openriscv0|mem0|mem_data_o[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~6 , openriscv0|dwishbone_bus_if|wishbone_data_o~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[14] , openriscv0|dwishbone_bus_if|wishbone_data_o[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux53~0 , wb_conmax_top0|s5|Mux53~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~33 , data_ram_0|wb_dat_o~33, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[7] , data_ram_0|wb_dat_o[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux24~0 , wb_conmax_top0|m1|Mux24~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux24~1 , wb_conmax_top0|m1|Mux24~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux24~2 , wb_conmax_top0|m1|Mux24~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux24~3 , wb_conmax_top0|m1|Mux24~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~30 , openriscv0|iwishbone_bus_if|rd_buf~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[7] , openriscv0|iwishbone_bus_if|rd_buf[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector100~0 , openriscv0|iwishbone_bus_if|Selector100~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[7] , openriscv0|iwishbone_bus_if|cpu_data_o[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~30 , openriscv0|if_id0|id_inst~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[7] , openriscv0|if_id0|id_inst[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~14 , openriscv0|id_ex0|ex_inst~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[7] , openriscv0|id_ex0|ex_inst[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~5 , openriscv0|ex0|Add1~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[0] , openriscv0|ex_mem0|mem_mem_addr[0], openriscv_min_sopc, 1
instance = comp, \plic0|enable~16 , plic0|enable~16, openriscv_min_sopc, 1
instance = comp, \plic0|enable[31] , plic0|enable[31], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[31]~13 , plic0|wb_dat_o[31]~13, openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][31] , plic0|priority[4][31], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][31] , plic0|priority[0][31], openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][31]~feeder , plic0|priority[3][31]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][31] , plic0|priority[3][31], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][31] , plic0|priority[2][31], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~103 , plic0|wb_dat_o~103, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~104 , plic0|wb_dat_o~104, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~105 , plic0|wb_dat_o~105, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][31]~feeder , plic0|priority[5][31]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][31] , plic0|priority[5][31], openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][31] , plic0|priority[6][31], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~106 , plic0|wb_dat_o~106, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[31] , plic0|wb_dat_o[31], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux0~0 , uart_top0|wb_interface|Mux0~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux0~1 , uart_top0|wb_interface|Mux0~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[31] , uart_top0|wb_interface|wb_dat_o[31], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~16 , inst_rom_0|wb_dat_o~16, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[31] , inst_rom_0|wb_dat_o[31], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[31]~feeder , gpio_top0|rgpio_out[31]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[31] , gpio_top0|rgpio_out[31], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[31] , gpio_top0|rgpio_ptrig[31], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux0~0 , gpio_top0|Mux0~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[31]~feeder , gpio_top0|rgpio_oe[31]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[31] , gpio_top0|rgpio_oe[31], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[31] , gpio_top0|rgpio_inte[31], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux0~1 , gpio_top0|Mux0~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux0~2 , gpio_top0|Mux0~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[31] , gpio_top0|wb_dat_o[31], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux0~0 , wb_conmax_top0|m0|Mux0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux0~1 , wb_conmax_top0|m0|Mux0~1, openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[31]~14 , clint0|wb_dat_o[31]~14, openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[31] , clint0|wb_dat_o[31], openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~17 , data_ram_0|wb_dat_o~17, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[31] , data_ram_0|wb_dat_o[31], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux0~2 , wb_conmax_top0|m0|Mux0~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux0~3 , wb_conmax_top0|m0|Mux0~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~29 , openriscv0|dwishbone_bus_if|rd_buf~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[31] , openriscv0|dwishbone_bus_if|rd_buf[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector76~0 , openriscv0|dwishbone_bus_if|Selector76~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[31] , openriscv0|dwishbone_bus_if|cpu_data_o[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Mux0~0 , openriscv0|mem0|Mux0~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Mux0~1 , openriscv0|mem0|Mux0~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[12]~53 , openriscv0|mem0|wdata_o[12]~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[12]~54 , openriscv0|mem0|wdata_o[12]~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~13 , openriscv0|ex_mem0|mem_wdata~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[12] , openriscv0|ex_mem0|mem_wdata[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector3~0 , openriscv0|mem0|Selector3~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[12]~55 , openriscv0|mem0|wdata_o[12]~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[12]~58 , openriscv0|id0|reg2_o[12]~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1670 , openriscv0|regfile1|regs~1670, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1671 , openriscv0|regfile1|regs~1671, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1668 , openriscv0|regfile1|regs~1668, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1669 , openriscv0|regfile1|regs~1669, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1672 , openriscv0|regfile1|regs~1672, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1666 , openriscv0|regfile1|regs~1666, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1667 , openriscv0|regfile1|regs~1667, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1673 , openriscv0|regfile1|regs~1673, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1674 , openriscv0|regfile1|regs~1674, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1675 , openriscv0|regfile1|regs~1675, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1676 , openriscv0|regfile1|regs~1676, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1677 , openriscv0|regfile1|regs~1677, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1683 , openriscv0|regfile1|regs~1683, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1684 , openriscv0|regfile1|regs~1684, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1680 , openriscv0|regfile1|regs~1680, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1681 , openriscv0|regfile1|regs~1681, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1678 , openriscv0|regfile1|regs~1678, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1679 , openriscv0|regfile1|regs~1679, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1682 , openriscv0|regfile1|regs~1682, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1685 , openriscv0|regfile1|regs~1685, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1686 , openriscv0|regfile1|regs~1686, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[12]~59 , openriscv0|id0|reg2_o[12]~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[12]~60 , openriscv0|id0|reg2_o[12]~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[12] , openriscv0|id0|reg2_o[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~0 , openriscv0|id_ex0|ex_reg2~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[12] , openriscv0|id_ex0|ex_reg2[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~0 , openriscv0|ex_mem0|mem_reg2~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[12] , openriscv0|ex_mem0|mem_reg2[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector71~0 , openriscv0|mem0|Selector71~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[12] , openriscv0|mem0|mem_data_o[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~2 , openriscv0|dwishbone_bus_if|wishbone_data_o~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[12] , openriscv0|dwishbone_bus_if|wishbone_data_o[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux55~0 , wb_conmax_top0|s5|Mux55~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~31 , data_ram_0|wb_dat_o~31, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[11] , data_ram_0|wb_dat_o[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux20~0 , wb_conmax_top0|m0|Mux20~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux20~1 , wb_conmax_top0|m0|Mux20~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux20~2 , wb_conmax_top0|m0|Mux20~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux20~3 , wb_conmax_top0|m0|Mux20~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~13 , openriscv0|dwishbone_bus_if|rd_buf~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[11] , openriscv0|dwishbone_bus_if|rd_buf[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector96~0 , openriscv0|dwishbone_bus_if|Selector96~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[11] , openriscv0|dwishbone_bus_if|cpu_data_o[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[11]~44 , openriscv0|mem0|wdata_o[11]~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[11]~45 , openriscv0|mem0|wdata_o[11]~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~10 , openriscv0|ex_mem0|mem_wdata~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[11] , openriscv0|ex_mem0|mem_wdata[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[11]~46 , openriscv0|mem0|wdata_o[11]~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~10 , openriscv0|mem_wb0|wb_wdata~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[11] , openriscv0|mem_wb0|wb_wdata[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[11]~52 , openriscv0|id0|reg2_o[11]~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1619 , openriscv0|regfile1|regs~1619, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1620 , openriscv0|regfile1|regs~1620, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1617 , openriscv0|regfile1|regs~1617, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1618 , openriscv0|regfile1|regs~1618, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1621 , openriscv0|regfile1|regs~1621, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1615 , openriscv0|regfile1|regs~1615, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1616 , openriscv0|regfile1|regs~1616, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1622 , openriscv0|regfile1|regs~1622, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1623 , openriscv0|regfile1|regs~1623, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1624 , openriscv0|regfile1|regs~1624, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1605 , openriscv0|regfile1|regs~1605, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1606 , openriscv0|regfile1|regs~1606, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1612 , openriscv0|regfile1|regs~1612, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1613 , openriscv0|regfile1|regs~1613, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1609 , openriscv0|regfile1|regs~1609, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1610 , openriscv0|regfile1|regs~1610, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1607 , openriscv0|regfile1|regs~1607, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1608 , openriscv0|regfile1|regs~1608, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1611 , openriscv0|regfile1|regs~1611, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1614 , openriscv0|regfile1|regs~1614, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1625 , openriscv0|regfile1|regs~1625, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[11]~53 , openriscv0|id0|reg2_o[11]~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[6]~34 , openriscv0|id0|reg2_o[6]~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[11]~54 , openriscv0|id0|reg2_o[11]~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[11] , openriscv0|id0|reg2_o[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~17 , openriscv0|id_ex0|ex_reg2~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[11] , openriscv0|id_ex0|ex_reg2[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~17 , openriscv0|ex_mem0|mem_reg2~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[11] , openriscv0|ex_mem0|mem_reg2[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector72~0 , openriscv0|mem0|Selector72~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[11] , openriscv0|mem0|mem_data_o[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~17 , openriscv0|dwishbone_bus_if|wishbone_data_o~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[11] , openriscv0|dwishbone_bus_if|wishbone_data_o[11], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux56~0 , wb_conmax_top0|s5|Mux56~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~27 , data_ram_0|wb_dat_o~27, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[17] , data_ram_0|wb_dat_o[17], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux14~2 , wb_conmax_top0|m1|Mux14~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux14~0 , wb_conmax_top0|m1|Mux14~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux14~1 , wb_conmax_top0|m1|Mux14~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux14~3 , wb_conmax_top0|m1|Mux14~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~27 , openriscv0|iwishbone_bus_if|rd_buf~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[17] , openriscv0|iwishbone_bus_if|rd_buf[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector83~0 , openriscv0|iwishbone_bus_if|Selector83~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector90~0 , openriscv0|iwishbone_bus_if|Selector90~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[17] , openriscv0|iwishbone_bus_if|cpu_data_o[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~27 , openriscv0|if_id0|id_inst~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[17] , openriscv0|if_id0|id_inst[17], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_addr_o[2]~11 , openriscv0|id0|reg1_addr_o[2]~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|Equal1~0 , openriscv0|regfile1|Equal1~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|Equal1~1 , openriscv0|regfile1|Equal1~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1143 , openriscv0|regfile1|regs~1143, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1144 , openriscv0|regfile1|regs~1144, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1136 , openriscv0|regfile1|regs~1136, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1137 , openriscv0|regfile1|regs~1137, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1140 , openriscv0|regfile1|regs~1140, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1141 , openriscv0|regfile1|regs~1141, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1138 , openriscv0|regfile1|regs~1138, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1139 , openriscv0|regfile1|regs~1139, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1142 , openriscv0|regfile1|regs~1142, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1145 , openriscv0|regfile1|regs~1145, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1146 , openriscv0|regfile1|regs~1146, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1147 , openriscv0|regfile1|regs~1147, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1153 , openriscv0|regfile1|regs~1153, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1154 , openriscv0|regfile1|regs~1154, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1150 , openriscv0|regfile1|regs~1150, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1151 , openriscv0|regfile1|regs~1151, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1148 , openriscv0|regfile1|regs~1148, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1149 , openriscv0|regfile1|regs~1149, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1152 , openriscv0|regfile1|regs~1152, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1155 , openriscv0|regfile1|regs~1155, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[1]~16 , openriscv0|regfile1|rdata1[1]~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[1]~17 , openriscv0|regfile1|rdata1[1]~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[1]~17 , openriscv0|id0|reg1_o[1]~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[1]~18 , openriscv0|id0|reg1_o[1]~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[1]~121 , openriscv0|id0|reg1_o[1]~121, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[1] , openriscv0|id0|reg1_o[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~0 , openriscv0|id_ex0|ex_reg1~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[1] , openriscv0|id_ex0|ex_reg1[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux2~0 , openriscv0|ex0|Mux2~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux2~1 , openriscv0|ex0|Mux2~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector64~2 , openriscv0|ex0|Selector64~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[12] , openriscv0|ex0|arithmeticres[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[12] , openriscv0|csr0|minstret[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~1 , openriscv0|csr0|Selector27~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[12] , openriscv0|csr0|minstreth[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[12]~feeder , openriscv0|csr0|frm[12]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[12] , openriscv0|csr0|frm[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[12] , openriscv0|csr0|fcsr[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~0 , openriscv0|csr0|Selector27~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~2 , openriscv0|csr0|Selector27~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~3 , openriscv0|csr0|Selector27~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[12] , openriscv0|csr0|mhartid[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~4 , openriscv0|csr0|Selector27~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mimpid[12] , openriscv0|csr0|mimpid[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|marchid[12] , openriscv0|csr0|marchid[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~14 , openriscv0|csr0|Selector27~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[12]~3 , openriscv0|csr0|misa[12]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[12] , openriscv0|csr0|misa[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~15 , openriscv0|csr0|Selector27~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mscratch[12] , openriscv0|csr0|mscratch[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~5 , openriscv0|csr0|Selector27~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~21 , openriscv0|csr0|mcause~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[12] , openriscv0|csr0|mcause[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~6 , openriscv0|csr0|Selector27~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~7 , openriscv0|csr0|Selector27~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[12] , openriscv0|csr0|mie[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~8 , openriscv0|csr0|Selector27~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~11 , openriscv0|csr0|Selector27~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~12 , openriscv0|csr0|Selector27~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[12] , openriscv0|csr0|mip[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~10 , openriscv0|csr0|Selector27~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[12] , openriscv0|csr0|mvendorid[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[12]~feeder , openriscv0|csr0|fflags[12]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[12] , openriscv0|csr0|fflags[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~9 , openriscv0|csr0|Selector27~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~16 , openriscv0|csr0|mtval~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[12] , openriscv0|csr0|mtval[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~13 , openriscv0|csr0|Selector27~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector27~16 , openriscv0|csr0|Selector27~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[12] , openriscv0|csr0|data_o[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~20 , openriscv0|ex0|moveres~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~21 , openriscv0|ex0|moveres~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[12] , openriscv0|ex0|moveres[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector32~0 , openriscv0|ex0|Selector32~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector32~1 , openriscv0|ex0|Selector32~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[12] , openriscv0|ex0|logicout[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux2~5 , openriscv0|ex0|Mux2~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~27 , openriscv0|div0|result_o~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[12] , openriscv0|div0|result_o[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux2~3 , openriscv0|ex0|Mux2~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~24 , openriscv0|ex0|ShiftLeft1~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~134 , openriscv0|ex0|ShiftRight0~134, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~135 , openriscv0|ex0|ShiftRight0~135, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~137 , openriscv0|ex0|ShiftRight0~137, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux2~4 , openriscv0|ex0|Mux2~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~28 , openriscv0|div0|result_o~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[44] , openriscv0|div0|result_o[44], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux2~6 , openriscv0|ex0|Mux2~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux2~7 , openriscv0|ex0|Mux2~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~15 , openriscv0|id_ex0|ex_link_address~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[12] , openriscv0|id_ex0|ex_link_address[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux2~2 , openriscv0|ex0|Mux2~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux2~8 , openriscv0|ex0|Mux2~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux2 , openriscv0|ex0|Mux2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[12] , openriscv0|ex0|wdata_o[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1646 , openriscv0|regfile1|regs~1646, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1647 , openriscv0|regfile1|regs~1647, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1648 , openriscv0|regfile1|regs~1648, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1649 , openriscv0|regfile1|regs~1649, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1650 , openriscv0|regfile1|regs~1650, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1651 , openriscv0|regfile1|regs~1651, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1652 , openriscv0|regfile1|regs~1652, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1653 , openriscv0|regfile1|regs~1653, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1654 , openriscv0|regfile1|regs~1654, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1655 , openriscv0|regfile1|regs~1655, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1656 , openriscv0|regfile1|regs~1656, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1657 , openriscv0|regfile1|regs~1657, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1663 , openriscv0|regfile1|regs~1663, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1664 , openriscv0|regfile1|regs~1664, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1658 , openriscv0|regfile1|regs~1658, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1659 , openriscv0|regfile1|regs~1659, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1660 , openriscv0|regfile1|regs~1660, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1661 , openriscv0|regfile1|regs~1661, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1662 , openriscv0|regfile1|regs~1662, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1665 , openriscv0|regfile1|regs~1665, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[12]~44 , openriscv0|regfile1|rdata1[12]~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[12]~45 , openriscv0|regfile1|rdata1[12]~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[12]~56 , openriscv0|id0|reg1_o[12]~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[12]~57 , openriscv0|id0|reg1_o[12]~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[12]~58 , openriscv0|id0|reg1_o[12]~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[12] , openriscv0|id0|reg1_o[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~21 , openriscv0|id_ex0|ex_reg1~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[12] , openriscv0|id_ex0|ex_reg1[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector243~4 , openriscv0|ex0|Selector243~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector243~5 , openriscv0|ex0|Selector243~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector243~7 , openriscv0|ex0|Selector243~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector243~6 , openriscv0|ex0|Selector243~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector243~8 , openriscv0|ex0|Selector243~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[12] , openriscv0|ex0|csr_reg_data_o[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~15 , openriscv0|ex_mem0|mem_csr_reg_data~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[12] , openriscv0|ex_mem0|mem_csr_reg_data[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~3 , openriscv0|mem_wb0|wb_csr_reg_data~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[12] , openriscv0|mem_wb0|wb_csr_reg_data[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus~7 , openriscv0|csr0|mstatus~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[12] , openriscv0|csr0|mstatus[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|curr_mode~0 , openriscv0|csr0|curr_mode~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|curr_mode[1]~2 , openriscv0|csr0|curr_mode[1]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|curr_mode[1] , openriscv0|csr0|curr_mode[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|curr_mode~3 , openriscv0|csr0|curr_mode~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|curr_mode[0] , openriscv0|csr0|curr_mode[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Equal6~0 , openriscv0|mem0|Equal6~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|always5~0 , openriscv0|mem0|always5~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|csr_reg_write_addr_o[2]~0 , openriscv0|mem0|csr_reg_write_addr_o[2]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|always1~2 , openriscv0|mem0|always1~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|always1~3 , openriscv0|mem0|always1~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|always1~4 , openriscv0|mem0|always1~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|always5~1 , openriscv0|mem0|always5~1, openriscv_min_sopc, 1
instance = comp, \clint0|always1~3 , clint0|always1~3, openriscv_min_sopc, 1
instance = comp, \clint0|always1~13 , clint0|always1~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Exception_code[3]~4 , openriscv0|mem0|Exception_code[3]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Exception_code[3]~6 , openriscv0|mem0|Exception_code[3]~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[3]~0 , openriscv0|csr0|mepc[3]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[3]~1 , openriscv0|csr0|mepc[3]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~104 , openriscv0|csr0|Add2~104, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~105 , openriscv0|csr0|Add2~105, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[16] , openriscv0|csr0|mepc[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mip[16] , openriscv0|csr0|mip[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector23~0 , openriscv0|csr0|Selector23~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|misa[16] , openriscv0|csr0|misa[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[16]~feeder , openriscv0|csr0|mstatus[16]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[16] , openriscv0|csr0|mstatus[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector23~2 , openriscv0|csr0|Selector23~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause~25 , openriscv0|csr0|mcause~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mcause[16] , openriscv0|csr0|mcause[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval~20 , openriscv0|csr0|mtval~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mtval[16] , openriscv0|csr0|mtval[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector23~1 , openriscv0|csr0|Selector23~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector23~5 , openriscv0|csr0|Selector23~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mvendorid[16] , openriscv0|csr0|mvendorid[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[16]~feeder , openriscv0|csr0|fflags[16]~feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fflags[16] , openriscv0|csr0|fflags[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector23~12 , openriscv0|csr0|Selector23~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstret[16] , openriscv0|csr0|minstret[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mhartid[16] , openriscv0|csr0|mhartid[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector23~6 , openriscv0|csr0|Selector23~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector23~7 , openriscv0|csr0|Selector23~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|fcsr[16] , openriscv0|csr0|fcsr[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|minstreth[16] , openriscv0|csr0|minstreth[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector23~8 , openriscv0|csr0|Selector23~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector23~9 , openriscv0|csr0|Selector23~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|frm[16] , openriscv0|csr0|frm[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector23~10 , openriscv0|csr0|Selector23~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Selector23~13 , openriscv0|csr0|Selector23~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|data_o[16] , openriscv0|csr0|data_o[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector239~4 , openriscv0|ex0|Selector239~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~28 , openriscv0|ex0|moveres~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector239~5 , openriscv0|ex0|Selector239~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector239~7 , openriscv0|ex0|Selector239~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector239~6 , openriscv0|ex0|Selector239~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector239~8 , openriscv0|ex0|Selector239~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[16] , openriscv0|ex0|csr_reg_data_o[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~27 , openriscv0|ex_mem0|mem_csr_reg_data~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[16] , openriscv0|ex_mem0|mem_csr_reg_data[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~25 , openriscv0|mem_wb0|wb_csr_reg_data~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[16] , openriscv0|mem_wb0|wb_csr_reg_data[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[16]~80 , openriscv0|ctrl0|new_pc[16]~80, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[16]~81 , openriscv0|ctrl0|new_pc[16]~81, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[16]~82 , openriscv0|ctrl0|new_pc[16]~82, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[16] , openriscv0|ctrl0|new_pc[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~124 , openriscv0|id0|Add4~124, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~123 , openriscv0|id0|Add4~123, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~125 , openriscv0|id0|Add4~125, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[16] , openriscv0|pc_reg0|hold_branch_target_address[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~102 , openriscv0|pc_reg0|Add0~102, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~103 , openriscv0|pc_reg0|Add0~103, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[16] , openriscv0|pc_reg0|pc[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~16 , openriscv0|if_id0|id_pc~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[16] , openriscv0|if_id0|id_pc[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1810 , openriscv0|regfile1|regs~1810, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1811 , openriscv0|regfile1|regs~1811, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1812 , openriscv0|regfile1|regs~1812, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1813 , openriscv0|regfile1|regs~1813, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1814 , openriscv0|regfile1|regs~1814, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1815 , openriscv0|regfile1|regs~1815, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1816 , openriscv0|regfile1|regs~1816, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1817 , openriscv0|regfile1|regs~1817, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1818 , openriscv0|regfile1|regs~1818, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1819 , openriscv0|regfile1|regs~1819, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1820 , openriscv0|regfile1|regs~1820, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1821 , openriscv0|regfile1|regs~1821, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1827 , openriscv0|regfile1|regs~1827, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1828 , openriscv0|regfile1|regs~1828, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1824 , openriscv0|regfile1|regs~1824, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1825 , openriscv0|regfile1|regs~1825, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1822 , openriscv0|regfile1|regs~1822, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1823 , openriscv0|regfile1|regs~1823, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1826 , openriscv0|regfile1|regs~1826, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1829 , openriscv0|regfile1|regs~1829, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[16]~52 , openriscv0|regfile1|rdata1[16]~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[16]~53 , openriscv0|regfile1|rdata1[16]~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[16]~68 , openriscv0|id0|reg1_o[16]~68, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[16]~69 , openriscv0|id0|reg1_o[16]~69, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[16]~70 , openriscv0|id0|reg1_o[16]~70, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[16] , openriscv0|id0|reg1_o[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~17 , openriscv0|id_ex0|ex_reg1~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[16] , openriscv0|id_ex0|ex_reg1[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector60~2 , openriscv0|ex0|Selector60~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[16] , openriscv0|ex0|arithmeticres[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~36 , openriscv0|div0|result_o~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[48] , openriscv0|div0|result_o[48], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~35 , openriscv0|div0|result_o~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[16] , openriscv0|div0|result_o[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux16~9 , openriscv0|ex0|Mux16~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux16~10 , openriscv0|ex0|Mux16~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux16~11 , openriscv0|ex0|Mux16~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux16~12 , openriscv0|ex0|Mux16~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~143 , openriscv0|ex0|ShiftRight0~143, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|shiftres~15 , openriscv0|ex0|shiftres~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux16~13 , openriscv0|ex0|Mux16~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux16~16 , openriscv0|ex0|Mux16~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~19 , openriscv0|id_ex0|ex_link_address~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[16] , openriscv0|id_ex0|ex_link_address[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux16~8 , openriscv0|ex0|Mux16~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux16~14 , openriscv0|ex0|Mux16~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux16~6 , openriscv0|ex0|Mux16~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux16~7 , openriscv0|ex0|Mux16~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux16~15 , openriscv0|ex0|Mux16~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector28~0 , openriscv0|ex0|Selector28~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector28~1 , openriscv0|ex0|Selector28~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[16] , openriscv0|ex0|logicout[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~29 , openriscv0|ex0|moveres~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[16] , openriscv0|ex0|moveres[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux16~5 , openriscv0|ex0|Mux16~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux16~17 , openriscv0|ex0|Mux16~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[16] , openriscv0|ex0|wdata_o[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~17 , openriscv0|ex_mem0|mem_wdata~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[16] , openriscv0|ex_mem0|mem_wdata[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[16]~65 , openriscv0|mem0|wdata_o[16]~65, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[16]~66 , openriscv0|mem0|wdata_o[16]~66, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~17 , openriscv0|mem_wb0|wb_wdata~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[16] , openriscv0|mem_wb0|wb_wdata[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~112feeder , openriscv0|regfile1|regs~112feeder, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~112 , openriscv0|regfile1|regs~112, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1844 , openriscv0|regfile1|regs~1844, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1845 , openriscv0|regfile1|regs~1845, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1842 , openriscv0|regfile1|regs~1842, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1843 , openriscv0|regfile1|regs~1843, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1846 , openriscv0|regfile1|regs~1846, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1847 , openriscv0|regfile1|regs~1847, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1848 , openriscv0|regfile1|regs~1848, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1840 , openriscv0|regfile1|regs~1840, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1841 , openriscv0|regfile1|regs~1841, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1849 , openriscv0|regfile1|regs~1849, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1830 , openriscv0|regfile1|regs~1830, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1831 , openriscv0|regfile1|regs~1831, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1837 , openriscv0|regfile1|regs~1837, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1838 , openriscv0|regfile1|regs~1838, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1832 , openriscv0|regfile1|regs~1832, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1833 , openriscv0|regfile1|regs~1833, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1834 , openriscv0|regfile1|regs~1834, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1835 , openriscv0|regfile1|regs~1835, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1836 , openriscv0|regfile1|regs~1836, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1839 , openriscv0|regfile1|regs~1839, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1850 , openriscv0|regfile1|regs~1850, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[16]~74 , openriscv0|id0|reg2_o[16]~74, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[16]~75 , openriscv0|id0|reg2_o[16]~75, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[16]~76 , openriscv0|id0|reg2_o[16]~76, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[16] , openriscv0|id0|reg2_o[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~20 , openriscv0|id_ex0|ex_reg2~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[16] , openriscv0|id_ex0|ex_reg2[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~20 , openriscv0|ex_mem0|mem_reg2~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[16] , openriscv0|ex_mem0|mem_reg2[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector67~0 , openriscv0|mem0|Selector67~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[16] , openriscv0|mem0|mem_data_o[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~20 , openriscv0|dwishbone_bus_if|wishbone_data_o~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[16] , openriscv0|dwishbone_bus_if|wishbone_data_o[16], openriscv_min_sopc, 1
instance = comp, \clint0|msip~19 , clint0|msip~19, openriscv_min_sopc, 1
instance = comp, \clint0|msip[16]~feeder , clint0|msip[16]~feeder, openriscv_min_sopc, 1
instance = comp, \clint0|msip[16] , clint0|msip[16], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[16]~18 , clint0|wb_dat_o[16]~18, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux51~0 , wb_conmax_top0|s4|Mux51~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[16] , clint0|mtimecmp[16], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[16] , clint0|wb_dat_o[16], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux15~2 , wb_conmax_top0|m1|Mux15~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux15~0 , wb_conmax_top0|m1|Mux15~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux15~1 , wb_conmax_top0|m1|Mux15~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux15~3 , wb_conmax_top0|m1|Mux15~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~24 , openriscv0|iwishbone_bus_if|rd_buf~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[16] , openriscv0|iwishbone_bus_if|rd_buf[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector91~0 , openriscv0|iwishbone_bus_if|Selector91~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[16] , openriscv0|iwishbone_bus_if|cpu_data_o[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~24 , openriscv0|if_id0|id_inst~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[16] , openriscv0|if_id0|id_inst[16], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_addr_o[1]~8 , openriscv0|id0|reg1_addr_o[1]~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[23]~13 , openriscv0|id0|reg1_o[23]~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[23]~12 , openriscv0|id0|reg1_o[23]~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[23]~14 , openriscv0|id0|reg1_o[23]~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[23]~15 , openriscv0|id0|reg1_o[23]~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[23]~16 , openriscv0|id0|reg1_o[23]~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2298 , openriscv0|regfile1|regs~2298, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2299 , openriscv0|regfile1|regs~2299, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2305 , openriscv0|regfile1|regs~2305, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2306 , openriscv0|regfile1|regs~2306, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2300 , openriscv0|regfile1|regs~2300, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2301 , openriscv0|regfile1|regs~2301, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2302 , openriscv0|regfile1|regs~2302, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2303 , openriscv0|regfile1|regs~2303, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2304 , openriscv0|regfile1|regs~2304, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2307 , openriscv0|regfile1|regs~2307, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2315 , openriscv0|regfile1|regs~2315, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2316 , openriscv0|regfile1|regs~2316, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2308 , openriscv0|regfile1|regs~2308, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2309 , openriscv0|regfile1|regs~2309, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2310 , openriscv0|regfile1|regs~2310, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2311 , openriscv0|regfile1|regs~2311, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2312 , openriscv0|regfile1|regs~2312, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2313 , openriscv0|regfile1|regs~2313, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2314 , openriscv0|regfile1|regs~2314, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2317 , openriscv0|regfile1|regs~2317, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[28]~72 , openriscv0|regfile1|rdata1[28]~72, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[28]~73 , openriscv0|regfile1|rdata1[28]~73, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[28]~112 , openriscv0|id0|reg1_o[28]~112, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[28]~113 , openriscv0|id0|reg1_o[28]~113, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[28]~114 , openriscv0|id0|reg1_o[28]~114, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[28] , openriscv0|id0|reg1_o[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~5 , openriscv0|id_ex0|ex_reg1~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[28] , openriscv0|id_ex0|ex_reg1[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~62 , openriscv0|ex0|Add1~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[28] , openriscv0|ex_mem0|mem_mem_addr[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~7 , openriscv0|dwishbone_bus_if|wishbone_addr_o~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[28] , openriscv0|dwishbone_bus_if|wishbone_addr_o[28], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s4_cyc_o_next~0 , wb_conmax_top0|m0|s4_cyc_o_next~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s4_cyc_o~feeder , wb_conmax_top0|m0|s4_cyc_o~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s4_cyc_o , wb_conmax_top0|m0|s4_cyc_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_enc|pd0|pri_out[1]~0 , wb_conmax_top0|s4|msel|pri_enc|pd0|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s4_cyc_o~feeder , wb_conmax_top0|m1|s4_cyc_o~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s4_cyc_o , wb_conmax_top0|m1|s4_cyc_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_enc|pd1|pri_out[1]~0 , wb_conmax_top0|s4|msel|pri_enc|pd1|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb1|Selector1~0 , wb_conmax_top0|s4|msel|arb1|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb1|state.grant1 , wb_conmax_top0|s4|msel|arb1|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb1|Selector0~0 , wb_conmax_top0|s4|msel|arb1|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb1|state.grant0 , wb_conmax_top0|s4|msel|arb1|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|req_p0[1] , wb_conmax_top0|s4|msel|req_p0[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|req_p0[0] , wb_conmax_top0|s4|msel|req_p0[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb0|Selector0~0 , wb_conmax_top0|s4|msel|arb0|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb0|state.grant0 , wb_conmax_top0|s4|msel|arb0|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb0|Selector1~0 , wb_conmax_top0|s4|msel|arb0|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb0|state.grant1 , wb_conmax_top0|s4|msel|arb0|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_enc|pd1|pri_out[2]~1 , wb_conmax_top0|s4|msel|pri_enc|pd1|pri_out[2]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_enc|pri_out[0]~0 , wb_conmax_top0|s4|msel|pri_enc|pri_out[0]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|req_p3[1] , wb_conmax_top0|s4|msel|req_p3[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|req_p3[0] , wb_conmax_top0|s4|msel|req_p3[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_enc|pri_out[0]~1 , wb_conmax_top0|s4|msel|pri_enc|pri_out[0]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|m1_cyc_r , wb_conmax_top0|s4|m1_cyc_r, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|m0_cyc_r , wb_conmax_top0|s4|m0_cyc_r, openriscv_min_sopc, 1
instance = comp, \clint0|wb_acc~0 , clint0|wb_acc~0, openriscv_min_sopc, 1
instance = comp, \clint0|wb_acc~1 , clint0|wb_acc~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|next , wb_conmax_top0|s4|next, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_out~0 , wb_conmax_top0|s4|msel|pri_out~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_out[0] , wb_conmax_top0|s4|msel|pri_out[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|Mux0~1 , wb_conmax_top0|s4|msel|Mux0~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_enc|pri_out[1]~2 , wb_conmax_top0|s4|msel|pri_enc|pri_out[1]~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_out[1] , wb_conmax_top0|s4|msel|pri_out[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|Mux0~2 , wb_conmax_top0|s4|msel|Mux0~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb3|Selector1~0 , wb_conmax_top0|s4|msel|arb3|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb3|state.grant1 , wb_conmax_top0|s4|msel|arb3|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb3|Selector0~0 , wb_conmax_top0|s4|msel|arb3|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb3|state.grant0 , wb_conmax_top0|s4|msel|arb3|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|Mux0~0 , wb_conmax_top0|s4|msel|Mux0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|Mux0~3 , wb_conmax_top0|s4|msel|Mux0~3, openriscv_min_sopc, 1
instance = comp, \clint0|msip~12 , clint0|msip~12, openriscv_min_sopc, 1
instance = comp, \clint0|msip[9]~feeder , clint0|msip[9]~feeder, openriscv_min_sopc, 1
instance = comp, \clint0|msip[9] , clint0|msip[9], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[9]~28 , clint0|wb_dat_o[9]~28, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux58~0 , wb_conmax_top0|s4|Mux58~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[9] , clint0|mtimecmp[9], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[9] , clint0|wb_dat_o[9], openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~29 , data_ram_0|wb_dat_o~29, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[9] , data_ram_0|wb_dat_o[9], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[9] , gpio_top0|rgpio_out[9], openriscv_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[9] , gpio_top0|rgpio_oe[9], openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux22~0 , gpio_top0|Mux22~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux22~1 , gpio_top0|Mux22~1, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux22~2 , gpio_top0|Mux22~2, openriscv_min_sopc, 1
instance = comp, \gpio_top0|Mux22~3 , gpio_top0|Mux22~3, openriscv_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[9] , gpio_top0|wb_dat_o[9], openriscv_min_sopc, 1
instance = comp, \plic0|enable~28 , plic0|enable~28, openriscv_min_sopc, 1
instance = comp, \plic0|enable[9] , plic0|enable[9], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[9]~27 , plic0|wb_dat_o[9]~27, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][9] , plic0|priority[5][9], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][9] , plic0|priority[4][9], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~153 , plic0|wb_dat_o~153, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][9] , plic0|priority[6][9], openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][9] , plic0|priority[0][9], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][9] , plic0|priority[2][9], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~151 , plic0|wb_dat_o~151, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][9] , plic0|priority[3][9], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~152 , plic0|wb_dat_o~152, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~154 , plic0|wb_dat_o~154, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[9] , plic0|wb_dat_o[9], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux22~0 , uart_top0|wb_interface|Mux22~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux22~1 , uart_top0|wb_interface|Mux22~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[9] , uart_top0|wb_interface|wb_dat_o[9], openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~28 , inst_rom_0|wb_dat_o~28, openriscv_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[9] , inst_rom_0|wb_dat_o[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux22~0 , wb_conmax_top0|m1|Mux22~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux22~1 , wb_conmax_top0|m1|Mux22~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux58~0 , wb_conmax_top0|s15|Mux58~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[9]~feeder , wb_conmax_top0|rf|conf11[9]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[9] , wb_conmax_top0|rf|conf11[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[9] , wb_conmax_top0|rf|conf15[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[9]~feeder , wb_conmax_top0|rf|conf7[9]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[9] , wb_conmax_top0|rf|conf7[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[9] , wb_conmax_top0|rf|conf3[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~149 , wb_conmax_top0|rf|rf_dout~149, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~150 , wb_conmax_top0|rf|rf_dout~150, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[9]~feeder , wb_conmax_top0|rf|conf6[9]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[9] , wb_conmax_top0|rf|conf6[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[9] , wb_conmax_top0|rf|conf14[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[9]~feeder , wb_conmax_top0|rf|conf10[9]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[9] , wb_conmax_top0|rf|conf10[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[9] , wb_conmax_top0|rf|conf2[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~144 , wb_conmax_top0|rf|rf_dout~144, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~145 , wb_conmax_top0|rf|rf_dout~145, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[9]~feeder , wb_conmax_top0|rf|conf4[9]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[9] , wb_conmax_top0|rf|conf4[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[9] , wb_conmax_top0|rf|conf12[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[9]~feeder , wb_conmax_top0|rf|conf8[9]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[9] , wb_conmax_top0|rf|conf8[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[9] , wb_conmax_top0|rf|conf0[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~146 , wb_conmax_top0|rf|rf_dout~146, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~147 , wb_conmax_top0|rf|rf_dout~147, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~148 , wb_conmax_top0|rf|rf_dout~148, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[9]~feeder , wb_conmax_top0|rf|conf13[9]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[9] , wb_conmax_top0|rf|conf13[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[9] , wb_conmax_top0|rf|conf9[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[9]~feeder , wb_conmax_top0|rf|conf5[9]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[9] , wb_conmax_top0|rf|conf5[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[9] , wb_conmax_top0|rf|conf1[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~142 , wb_conmax_top0|rf|rf_dout~142, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~143 , wb_conmax_top0|rf|rf_dout~143, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~151 , wb_conmax_top0|rf|rf_dout~151, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~203 , wb_conmax_top0|rf|rf_dout~203, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[9] , wb_conmax_top0|rf|rf_dout[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|i_wb_data_o[9]~11 , wb_conmax_top0|rf|i_wb_data_o[9]~11, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux22~2 , wb_conmax_top0|m1|Mux22~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux22~3 , wb_conmax_top0|m1|Mux22~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~32 , openriscv0|iwishbone_bus_if|rd_buf~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[9] , openriscv0|iwishbone_bus_if|rd_buf[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector98~0 , openriscv0|iwishbone_bus_if|Selector98~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[9] , openriscv0|iwishbone_bus_if|cpu_data_o[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~32 , openriscv0|if_id0|id_inst~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[9] , openriscv0|if_id0|id_inst[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wd~8 , openriscv0|id_ex0|ex_wd~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wd[2] , openriscv0|id_ex0|ex_wd[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wd~3 , openriscv0|ex_mem0|mem_wd~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wd[2] , openriscv0|ex_mem0|mem_wd[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[24]~3 , openriscv0|id0|reg2_o[24]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[24]~4 , openriscv0|id0|reg2_o[24]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[24]~2 , openriscv0|id0|reg2_o[24]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[24]~5 , openriscv0|id0|reg2_o[24]~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[24]~13 , openriscv0|id0|reg2_o[24]~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[26]~114 , openriscv0|id0|reg2_o[26]~114, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2243 , openriscv0|regfile1|regs~2243, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2244 , openriscv0|regfile1|regs~2244, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2236 , openriscv0|regfile1|regs~2236, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2237 , openriscv0|regfile1|regs~2237, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2238 , openriscv0|regfile1|regs~2238, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2239 , openriscv0|regfile1|regs~2239, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2240 , openriscv0|regfile1|regs~2240, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2241 , openriscv0|regfile1|regs~2241, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2242 , openriscv0|regfile1|regs~2242, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2245 , openriscv0|regfile1|regs~2245, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2253 , openriscv0|regfile1|regs~2253, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2254 , openriscv0|regfile1|regs~2254, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2250 , openriscv0|regfile1|regs~2250, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2251 , openriscv0|regfile1|regs~2251, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2248 , openriscv0|regfile1|regs~2248, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2249 , openriscv0|regfile1|regs~2249, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2252 , openriscv0|regfile1|regs~2252, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2246 , openriscv0|regfile1|regs~2246, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2247 , openriscv0|regfile1|regs~2247, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2255 , openriscv0|regfile1|regs~2255, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2256 , openriscv0|regfile1|regs~2256, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[26]~115 , openriscv0|id0|reg2_o[26]~115, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[26]~116 , openriscv0|id0|reg2_o[26]~116, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[26] , openriscv0|id0|reg2_o[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~28 , openriscv0|id_ex0|ex_reg2~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[26] , openriscv0|id_ex0|ex_reg2[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add4|auto_generated|_~7 , openriscv0|ex0|Add4|auto_generated|_~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector50~2 , openriscv0|ex0|Selector50~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|arithmeticres[26] , openriscv0|ex0|arithmeticres[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector18~0 , openriscv0|ex0|Selector18~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector18~1 , openriscv0|ex0|Selector18~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|logicout[26] , openriscv0|ex0|logicout[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres~49 , openriscv0|ex0|moveres~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|moveres[26] , openriscv0|ex0|moveres[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux26~7 , openriscv0|ex0|Mux26~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~56 , openriscv0|div0|result_o~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[58] , openriscv0|div0|result_o[58], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o~55 , openriscv0|div0|result_o~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|result_o[26] , openriscv0|div0|result_o[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux26~3 , openriscv0|ex0|Mux26~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux26~4 , openriscv0|ex0|Mux26~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux26~5 , openriscv0|ex0|Mux26~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftRight0~151 , openriscv0|ex0|ShiftRight0~151, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|ShiftLeft1~36 , openriscv0|ex0|ShiftLeft1~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux26~6 , openriscv0|ex0|Mux26~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux26~8 , openriscv0|ex0|Mux26~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux26~9 , openriscv0|ex0|Mux26~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address~29 , openriscv0|id_ex0|ex_link_address~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_link_address[26] , openriscv0|id_ex0|ex_link_address[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux26~2 , openriscv0|ex0|Mux26~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux26~10 , openriscv0|ex0|Mux26~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux26~0 , openriscv0|ex0|Mux26~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux26~1 , openriscv0|ex0|Mux26~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Mux26 , openriscv0|ex0|Mux26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|wdata_o[26] , openriscv0|ex0|wdata_o[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~27 , openriscv0|ex_mem0|mem_wdata~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[26] , openriscv0|ex_mem0|mem_wdata[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[26]~85 , openriscv0|mem0|wdata_o[26]~85, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[26]~86 , openriscv0|mem0|wdata_o[26]~86, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2233 , openriscv0|regfile1|regs~2233, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2234 , openriscv0|regfile1|regs~2234, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2226 , openriscv0|regfile1|regs~2226, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2227 , openriscv0|regfile1|regs~2227, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2228 , openriscv0|regfile1|regs~2228, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2229 , openriscv0|regfile1|regs~2229, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2230 , openriscv0|regfile1|regs~2230, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2231 , openriscv0|regfile1|regs~2231, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2232 , openriscv0|regfile1|regs~2232, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2235 , openriscv0|regfile1|regs~2235, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2216 , openriscv0|regfile1|regs~2216, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2217 , openriscv0|regfile1|regs~2217, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2218 , openriscv0|regfile1|regs~2218, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2219 , openriscv0|regfile1|regs~2219, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2220 , openriscv0|regfile1|regs~2220, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2221 , openriscv0|regfile1|regs~2221, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2222 , openriscv0|regfile1|regs~2222, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2223 , openriscv0|regfile1|regs~2223, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2224 , openriscv0|regfile1|regs~2224, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2225 , openriscv0|regfile1|regs~2225, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[26]~68 , openriscv0|regfile1|rdata1[26]~68, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[26]~69 , openriscv0|regfile1|rdata1[26]~69, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[26]~106 , openriscv0|id0|reg1_o[26]~106, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[26]~107 , openriscv0|id0|reg1_o[26]~107, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[26]~108 , openriscv0|id0|reg1_o[26]~108, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[26] , openriscv0|id0|reg1_o[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~7 , openriscv0|id_ex0|ex_reg1~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[26] , openriscv0|id_ex0|ex_reg1[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~78 , openriscv0|ex0|Add1~78, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[26] , openriscv0|ex_mem0|mem_mem_addr[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~19 , openriscv0|dwishbone_bus_if|wishbone_addr_o~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[26] , openriscv0|dwishbone_bus_if|wishbone_addr_o[26], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_sel~2 , wb_conmax_top0|rf|rf_sel~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_sel~0 , wb_conmax_top0|rf|rf_sel~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_sel~1 , wb_conmax_top0|rf|rf_sel~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_sel~3 , wb_conmax_top0|rf|rf_sel~3, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_sel~4 , wb_conmax_top0|rf|rf_sel~4, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_we~0 , wb_conmax_top0|rf|rf_we~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_we , wb_conmax_top0|rf|rf_we, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~8 , wb_conmax_top0|rf|Equal1~8, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~9 , wb_conmax_top0|rf|Equal1~9, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[2] , wb_conmax_top0|rf|conf15[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_enc|pd1|pri_out[1]~1 , wb_conmax_top0|s15|msel|pri_enc|pd1|pri_out[1]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb1|Selector1~0 , wb_conmax_top0|s15|msel|arb1|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb1|state.grant1 , wb_conmax_top0|s15|msel|arb1|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|req_p3[1] , wb_conmax_top0|s15|msel|req_p3[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|req_p3[0] , wb_conmax_top0|s15|msel|req_p3[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_enc|pd1|pri_out[2]~0 , wb_conmax_top0|s15|msel|pri_enc|pd1|pri_out[2]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_enc|pd0|pri_out[2]~0 , wb_conmax_top0|s15|msel|pri_enc|pd0|pri_out[2]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_enc|pri_out[0]~1 , wb_conmax_top0|s15|msel|pri_enc|pri_out[0]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_enc|pri_out[0]~2 , wb_conmax_top0|s15|msel|pri_enc|pri_out[0]~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|next , wb_conmax_top0|s15|next, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_out~0 , wb_conmax_top0|s15|msel|pri_out~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_out[0] , wb_conmax_top0|s15|msel|pri_out[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_enc|pri_out[1]~0 , wb_conmax_top0|s15|msel|pri_enc|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_out[1] , wb_conmax_top0|s15|msel|pri_out[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb2|Selector0~0 , wb_conmax_top0|s15|msel|arb2|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb2|state.grant0 , wb_conmax_top0|s15|msel|arb2|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb2|Selector1~0 , wb_conmax_top0|s15|msel|arb2|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb2|state.grant1 , wb_conmax_top0|s15|msel|arb2|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|Mux1~2 , wb_conmax_top0|s15|msel|Mux1~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|req_p0[1] , wb_conmax_top0|s15|msel|req_p0[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|req_p0[0] , wb_conmax_top0|s15|msel|req_p0[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb0|Selector1~0 , wb_conmax_top0|s15|msel|arb0|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb0|state.grant1 , wb_conmax_top0|s15|msel|arb0|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb0|Selector0~0 , wb_conmax_top0|s15|msel|arb0|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb0|state.grant0 , wb_conmax_top0|s15|msel|arb0|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|Mux1~1 , wb_conmax_top0|s15|msel|Mux1~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb3|Selector0~0 , wb_conmax_top0|s15|msel|arb3|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb3|state.grant0 , wb_conmax_top0|s15|msel|arb3|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb3|Selector1~0 , wb_conmax_top0|s15|msel|arb3|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb3|state.grant1 , wb_conmax_top0|s15|msel|arb3|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|Mux1~0 , wb_conmax_top0|s15|msel|Mux1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|Mux1~3 , wb_conmax_top0|s15|msel|Mux1~3, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux28~0 , wb_conmax_top0|s15|Mux28~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~12 , wb_conmax_top0|rf|Equal1~12, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~13 , wb_conmax_top0|rf|Equal1~13, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[3] , wb_conmax_top0|rf|conf3[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|req_p0[1] , wb_conmax_top0|s3|msel|req_p0[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb0|Selector1~0 , wb_conmax_top0|s3|msel|arb0|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb0|state.grant1 , wb_conmax_top0|s3|msel|arb0|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|Mux1~1 , wb_conmax_top0|s3|msel|Mux1~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|Mux1~0 , wb_conmax_top0|s3|msel|Mux1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|Mux1~2 , wb_conmax_top0|s3|msel|Mux1~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|Mux1~3 , wb_conmax_top0|s3|msel|Mux1~3, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux37~0 , wb_conmax_top0|s3|Mux37~0, openriscv_min_sopc, 1
instance = comp, \plic0|threshold[30] , plic0|threshold[30], openriscv_min_sopc, 1
instance = comp, \plic0|enable~17 , plic0|enable~17, openriscv_min_sopc, 1
instance = comp, \plic0|enable[30] , plic0|enable[30], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[30]~12 , plic0|wb_dat_o[30]~12, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][30]~feeder , plic0|priority[0][30]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[0][30] , plic0|priority[0][30], openriscv_min_sopc, 1
instance = comp, \plic0|priority[2][30] , plic0|priority[2][30], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~107 , plic0|wb_dat_o~107, openriscv_min_sopc, 1
instance = comp, \plic0|priority[3][30] , plic0|priority[3][30], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~108 , plic0|wb_dat_o~108, openriscv_min_sopc, 1
instance = comp, \plic0|priority[6][30] , plic0|priority[6][30], openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][30]~feeder , plic0|priority[5][30]~feeder, openriscv_min_sopc, 1
instance = comp, \plic0|priority[5][30] , plic0|priority[5][30], openriscv_min_sopc, 1
instance = comp, \plic0|priority[4][30] , plic0|priority[4][30], openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~109 , plic0|wb_dat_o~109, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o~110 , plic0|wb_dat_o~110, openriscv_min_sopc, 1
instance = comp, \plic0|wb_dat_o[30] , plic0|wb_dat_o[30], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux1~0 , wb_conmax_top0|m1|Mux1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux1~1 , wb_conmax_top0|m1|Mux1~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux1~2 , wb_conmax_top0|m1|Mux1~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux1~3 , wb_conmax_top0|m1|Mux1~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~18 , openriscv0|iwishbone_bus_if|rd_buf~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[30] , openriscv0|iwishbone_bus_if|rd_buf[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector77~0 , openriscv0|iwishbone_bus_if|Selector77~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[30] , openriscv0|iwishbone_bus_if|cpu_data_o[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~18 , openriscv0|if_id0|id_inst~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[30] , openriscv0|if_id0|id_inst[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1584 , openriscv0|regfile1|regs~1584, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1585 , openriscv0|regfile1|regs~1585, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1591 , openriscv0|regfile1|regs~1591, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1592 , openriscv0|regfile1|regs~1592, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1588 , openriscv0|regfile1|regs~1588, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1589 , openriscv0|regfile1|regs~1589, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1586 , openriscv0|regfile1|regs~1586, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1587 , openriscv0|regfile1|regs~1587, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1590 , openriscv0|regfile1|regs~1590, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1593 , openriscv0|regfile1|regs~1593, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1598 , openriscv0|regfile1|regs~1598, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1599 , openriscv0|regfile1|regs~1599, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1596 , openriscv0|regfile1|regs~1596, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1597 , openriscv0|regfile1|regs~1597, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1600 , openriscv0|regfile1|regs~1600, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1594 , openriscv0|regfile1|regs~1594, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1595 , openriscv0|regfile1|regs~1595, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1601 , openriscv0|regfile1|regs~1601, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1602 , openriscv0|regfile1|regs~1602, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1603 , openriscv0|regfile1|regs~1603, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1604 , openriscv0|regfile1|regs~1604, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[10]~49 , openriscv0|id0|reg2_o[10]~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[10]~50 , openriscv0|id0|reg2_o[10]~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[10]~51 , openriscv0|id0|reg2_o[10]~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[10] , openriscv0|id0|reg2_o[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~16 , openriscv0|id_ex0|ex_reg2~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[10] , openriscv0|id_ex0|ex_reg2[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~16 , openriscv0|ex_mem0|mem_reg2~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[10] , openriscv0|ex_mem0|mem_reg2[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector73~0 , openriscv0|mem0|Selector73~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[10] , openriscv0|mem0|mem_data_o[10], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~16 , openriscv0|dwishbone_bus_if|wishbone_data_o~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[10] , openriscv0|dwishbone_bus_if|wishbone_data_o[10], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux57~0 , wb_conmax_top0|s5|Mux57~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~30 , data_ram_0|wb_dat_o~30, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[8] , data_ram_0|wb_dat_o[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux23~0 , wb_conmax_top0|m1|Mux23~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux23~1 , wb_conmax_top0|m1|Mux23~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux23~2 , wb_conmax_top0|m1|Mux23~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux23~3 , wb_conmax_top0|m1|Mux23~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~29 , openriscv0|iwishbone_bus_if|rd_buf~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[8] , openriscv0|iwishbone_bus_if|rd_buf[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector99~0 , openriscv0|iwishbone_bus_if|Selector99~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[8] , openriscv0|iwishbone_bus_if|cpu_data_o[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~29 , openriscv0|if_id0|id_inst~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[8] , openriscv0|if_id0|id_inst[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~13 , openriscv0|id_ex0|ex_inst~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[8] , openriscv0|id_ex0|ex_inst[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~4 , openriscv0|ex0|Add1~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[1] , openriscv0|ex_mem0|mem_mem_addr[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector0~0 , openriscv0|mem0|Selector0~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[16]~62 , openriscv0|mem0|wdata_o[16]~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[31]~91 , openriscv0|mem0|wdata_o[31]~91, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~30 , openriscv0|ex_mem0|mem_wdata~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[31] , openriscv0|ex_mem0|mem_wdata[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[31]~92 , openriscv0|mem0|wdata_o[31]~92, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~30 , openriscv0|mem_wb0|wb_wdata~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[31] , openriscv0|mem_wb0|wb_wdata[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2360 , openriscv0|regfile1|regs~2360, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2361 , openriscv0|regfile1|regs~2361, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2367 , openriscv0|regfile1|regs~2367, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2368 , openriscv0|regfile1|regs~2368, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2364 , openriscv0|regfile1|regs~2364, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2365 , openriscv0|regfile1|regs~2365, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2362 , openriscv0|regfile1|regs~2362, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2363 , openriscv0|regfile1|regs~2363, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2366 , openriscv0|regfile1|regs~2366, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2369 , openriscv0|regfile1|regs~2369, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2372 , openriscv0|regfile1|regs~2372, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2373 , openriscv0|regfile1|regs~2373, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2374 , openriscv0|regfile1|regs~2374, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2375 , openriscv0|regfile1|regs~2375, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2376 , openriscv0|regfile1|regs~2376, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2377 , openriscv0|regfile1|regs~2377, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2378 , openriscv0|regfile1|regs~2378, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2370 , openriscv0|regfile1|regs~2370, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2371 , openriscv0|regfile1|regs~2371, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2379 , openriscv0|regfile1|regs~2379, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[31]~74 , openriscv0|regfile1|rdata1[31]~74, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[31]~75 , openriscv0|regfile1|rdata1[31]~75, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[31]~115 , openriscv0|id0|reg1_o[31]~115, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[31]~116 , openriscv0|id0|reg1_o[31]~116, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[31]~117 , openriscv0|id0|reg1_o[31]~117, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[31] , openriscv0|id0|reg1_o[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~29 , openriscv0|id_ex0|ex_reg1~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[31] , openriscv0|id_ex0|ex_reg1[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~60 , openriscv0|ex0|Add0~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add0~62 , openriscv0|ex0|Add0~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~65 , openriscv0|ex0|Add1~65, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~67 , openriscv0|ex0|Add1~67, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~69 , openriscv0|ex0|Add1~69, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[31] , openriscv0|ex_mem0|mem_mem_addr[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~8 , openriscv0|dwishbone_bus_if|wishbone_addr_o~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[31] , openriscv0|dwishbone_bus_if|wishbone_addr_o[31], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux19~3 , wb_conmax_top0|m0|Mux19~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector74~0 , openriscv0|dwishbone_bus_if|Selector74~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux22~0 , wb_conmax_top0|m0|Mux22~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux22~1 , wb_conmax_top0|m0|Mux22~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux22~2 , wb_conmax_top0|m0|Mux22~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux22~3 , wb_conmax_top0|m0|Mux22~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf~5 , openriscv0|dwishbone_bus_if|rd_buf~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|rd_buf[9] , openriscv0|dwishbone_bus_if|rd_buf[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector98~0 , openriscv0|dwishbone_bus_if|Selector98~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|cpu_data_o[9] , openriscv0|dwishbone_bus_if|cpu_data_o[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata~8 , openriscv0|ex_mem0|mem_wdata~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_wdata[9] , openriscv0|ex_mem0|mem_wdata[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[9]~38 , openriscv0|mem0|wdata_o[9]~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[9]~40 , openriscv0|mem0|wdata_o[9]~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[9]~41 , openriscv0|mem0|wdata_o[9]~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata~8 , openriscv0|mem_wb0|wb_wdata~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_wdata[9] , openriscv0|mem_wb0|wb_wdata[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~457 , openriscv0|regfile1|regs~457, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1540 , openriscv0|regfile1|regs~1540, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1541 , openriscv0|regfile1|regs~1541, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1535 , openriscv0|regfile1|regs~1535, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1536 , openriscv0|regfile1|regs~1536, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1537 , openriscv0|regfile1|regs~1537, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1538 , openriscv0|regfile1|regs~1538, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1539 , openriscv0|regfile1|regs~1539, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1533 , openriscv0|regfile1|regs~1533, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1534 , openriscv0|regfile1|regs~1534, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1542 , openriscv0|regfile1|regs~1542, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1530 , openriscv0|regfile1|regs~1530, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1531 , openriscv0|regfile1|regs~1531, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1523 , openriscv0|regfile1|regs~1523, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1524 , openriscv0|regfile1|regs~1524, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1527 , openriscv0|regfile1|regs~1527, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1528 , openriscv0|regfile1|regs~1528, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1525 , openriscv0|regfile1|regs~1525, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1526 , openriscv0|regfile1|regs~1526, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1529 , openriscv0|regfile1|regs~1529, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1532 , openriscv0|regfile1|regs~1532, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1543 , openriscv0|regfile1|regs~1543, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[9]~46 , openriscv0|id0|reg2_o[9]~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[9]~47 , openriscv0|id0|reg2_o[9]~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[9]~48 , openriscv0|id0|reg2_o[9]~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[9] , openriscv0|id0|reg2_o[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~15 , openriscv0|id_ex0|ex_reg2~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[9] , openriscv0|id_ex0|ex_reg2[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~15 , openriscv0|ex_mem0|mem_reg2~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[9] , openriscv0|ex_mem0|mem_reg2[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector74~0 , openriscv0|mem0|Selector74~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[9] , openriscv0|mem0|mem_data_o[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~15 , openriscv0|dwishbone_bus_if|wishbone_data_o~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[9] , openriscv0|dwishbone_bus_if|wishbone_data_o[9], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux58~0 , wb_conmax_top0|s5|Mux58~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~22 , data_ram_0|wb_dat_o~22, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[23] , data_ram_0|wb_dat_o[23], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux8~2 , wb_conmax_top0|m1|Mux8~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux8~0 , wb_conmax_top0|m1|Mux8~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux8~1 , wb_conmax_top0|m1|Mux8~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux8~3 , wb_conmax_top0|m1|Mux8~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~22 , openriscv0|iwishbone_bus_if|rd_buf~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[23] , openriscv0|iwishbone_bus_if|rd_buf[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector84~0 , openriscv0|iwishbone_bus_if|Selector84~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[23] , openriscv0|iwishbone_bus_if|cpu_data_o[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~22 , openriscv0|if_id0|id_inst~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[23] , openriscv0|if_id0|id_inst[23], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal12~1 , openriscv0|id0|Equal12~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[0]~6 , openriscv0|id0|reg2_o[0]~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[6]~36 , openriscv0|id0|reg2_o[6]~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[8]~43 , openriscv0|id0|reg2_o[8]~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1519 , openriscv0|regfile1|regs~1519, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1520 , openriscv0|regfile1|regs~1520, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1512 , openriscv0|regfile1|regs~1512, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1513 , openriscv0|regfile1|regs~1513, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1514 , openriscv0|regfile1|regs~1514, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1515 , openriscv0|regfile1|regs~1515, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1516 , openriscv0|regfile1|regs~1516, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1517 , openriscv0|regfile1|regs~1517, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1518 , openriscv0|regfile1|regs~1518, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1521 , openriscv0|regfile1|regs~1521, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1506 , openriscv0|regfile1|regs~1506, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1507 , openriscv0|regfile1|regs~1507, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1504 , openriscv0|regfile1|regs~1504, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1505 , openriscv0|regfile1|regs~1505, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1508 , openriscv0|regfile1|regs~1508, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1502 , openriscv0|regfile1|regs~1502, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1503 , openriscv0|regfile1|regs~1503, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1509 , openriscv0|regfile1|regs~1509, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1510 , openriscv0|regfile1|regs~1510, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1511 , openriscv0|regfile1|regs~1511, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1522 , openriscv0|regfile1|regs~1522, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[8]~44 , openriscv0|id0|reg2_o[8]~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[8]~45 , openriscv0|id0|reg2_o[8]~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[8] , openriscv0|id0|reg2_o[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~14 , openriscv0|id_ex0|ex_reg2~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[8] , openriscv0|id_ex0|ex_reg2[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~14 , openriscv0|ex_mem0|mem_reg2~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[8] , openriscv0|ex_mem0|mem_reg2[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector75~0 , openriscv0|mem0|Selector75~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[8] , openriscv0|mem0|mem_data_o[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~14 , openriscv0|dwishbone_bus_if|wishbone_data_o~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[8] , openriscv0|dwishbone_bus_if|wishbone_data_o[8], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux59~0 , wb_conmax_top0|s5|Mux59~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~16 , data_ram_0|wb_dat_o~16, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[27] , data_ram_0|wb_dat_o[27], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux4~2 , wb_conmax_top0|m1|Mux4~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux4~0 , wb_conmax_top0|m1|Mux4~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux4~1 , wb_conmax_top0|m1|Mux4~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux4~3 , wb_conmax_top0|m1|Mux4~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~16 , openriscv0|iwishbone_bus_if|rd_buf~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[27] , openriscv0|iwishbone_bus_if|rd_buf[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector80~0 , openriscv0|iwishbone_bus_if|Selector80~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[27] , openriscv0|iwishbone_bus_if|cpu_data_o[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~16 , openriscv0|if_id0|id_inst~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[27] , openriscv0|if_id0|id_inst[27], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[7]~40 , openriscv0|id0|reg2_o[7]~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1455 , openriscv0|regfile1|regs~1455, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1456 , openriscv0|regfile1|regs~1456, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1453 , openriscv0|regfile1|regs~1453, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1454 , openriscv0|regfile1|regs~1454, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1457 , openriscv0|regfile1|regs~1457, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1451 , openriscv0|regfile1|regs~1451, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1452 , openriscv0|regfile1|regs~1452, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1458 , openriscv0|regfile1|regs~1458, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1459 , openriscv0|regfile1|regs~1459, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1460 , openriscv0|regfile1|regs~1460, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1448 , openriscv0|regfile1|regs~1448, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1449 , openriscv0|regfile1|regs~1449, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1441 , openriscv0|regfile1|regs~1441, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1442 , openriscv0|regfile1|regs~1442, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1445 , openriscv0|regfile1|regs~1445, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1446 , openriscv0|regfile1|regs~1446, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1443 , openriscv0|regfile1|regs~1443, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1444 , openriscv0|regfile1|regs~1444, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1447 , openriscv0|regfile1|regs~1447, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1450 , openriscv0|regfile1|regs~1450, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1461 , openriscv0|regfile1|regs~1461, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[7]~41 , openriscv0|id0|reg2_o[7]~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[7]~42 , openriscv0|id0|reg2_o[7]~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[7] , openriscv0|id0|reg2_o[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~13 , openriscv0|id_ex0|ex_reg2~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[7] , openriscv0|id_ex0|ex_reg2[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~13 , openriscv0|ex_mem0|mem_reg2~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[7] , openriscv0|ex_mem0|mem_reg2[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[7] , openriscv0|mem0|mem_data_o[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~13 , openriscv0|dwishbone_bus_if|wishbone_data_o~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[7] , openriscv0|dwishbone_bus_if|wishbone_data_o[7], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux60~0 , wb_conmax_top0|s5|Mux60~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~15 , data_ram_0|wb_dat_o~15, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[26] , data_ram_0|wb_dat_o[26], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux5~2 , wb_conmax_top0|m1|Mux5~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux5~0 , wb_conmax_top0|m1|Mux5~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux5~1 , wb_conmax_top0|m1|Mux5~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux5~3 , wb_conmax_top0|m1|Mux5~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~15 , openriscv0|iwishbone_bus_if|rd_buf~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[26] , openriscv0|iwishbone_bus_if|rd_buf[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector81~0 , openriscv0|iwishbone_bus_if|Selector81~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[26] , openriscv0|iwishbone_bus_if|cpu_data_o[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~15 , openriscv0|if_id0|id_inst~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[26] , openriscv0|if_id0|id_inst[26], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[6]~37 , openriscv0|id0|reg2_o[6]~37, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1432 , openriscv0|regfile1|regs~1432, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1433 , openriscv0|regfile1|regs~1433, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1434 , openriscv0|regfile1|regs~1434, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1435 , openriscv0|regfile1|regs~1435, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1436 , openriscv0|regfile1|regs~1436, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1430 , openriscv0|regfile1|regs~1430, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1431 , openriscv0|regfile1|regs~1431, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1437 , openriscv0|regfile1|regs~1437, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1438 , openriscv0|regfile1|regs~1438, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1439 , openriscv0|regfile1|regs~1439, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1424 , openriscv0|regfile1|regs~1424, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1425 , openriscv0|regfile1|regs~1425, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1422 , openriscv0|regfile1|regs~1422, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1423 , openriscv0|regfile1|regs~1423, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1426 , openriscv0|regfile1|regs~1426, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1427 , openriscv0|regfile1|regs~1427, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1428 , openriscv0|regfile1|regs~1428, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1420 , openriscv0|regfile1|regs~1420, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1421 , openriscv0|regfile1|regs~1421, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1429 , openriscv0|regfile1|regs~1429, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1440 , openriscv0|regfile1|regs~1440, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[6]~38 , openriscv0|id0|reg2_o[6]~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[6]~39 , openriscv0|id0|reg2_o[6]~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[6] , openriscv0|id0|reg2_o[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~5 , openriscv0|id_ex0|ex_reg2~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[6] , openriscv0|id_ex0|ex_reg2[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~5 , openriscv0|ex_mem0|mem_reg2~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[6] , openriscv0|ex_mem0|mem_reg2[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[6] , openriscv0|mem0|mem_data_o[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~7 , openriscv0|dwishbone_bus_if|wishbone_data_o~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[6] , openriscv0|dwishbone_bus_if|wishbone_data_o[6], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux61~0 , wb_conmax_top0|s5|Mux61~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~12 , data_ram_0|wb_dat_o~12, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[25] , data_ram_0|wb_dat_o[25], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux6~2 , wb_conmax_top0|m1|Mux6~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux6~0 , wb_conmax_top0|m1|Mux6~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux6~1 , wb_conmax_top0|m1|Mux6~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux6~3 , wb_conmax_top0|m1|Mux6~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~12 , openriscv0|iwishbone_bus_if|rd_buf~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[25] , openriscv0|iwishbone_bus_if|rd_buf[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector82~0 , openriscv0|iwishbone_bus_if|Selector82~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[25] , openriscv0|iwishbone_bus_if|cpu_data_o[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~12 , openriscv0|if_id0|id_inst~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[25] , openriscv0|if_id0|id_inst[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1359 , openriscv0|regfile1|regs~1359, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1360 , openriscv0|regfile1|regs~1360, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1361 , openriscv0|regfile1|regs~1361, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1362 , openriscv0|regfile1|regs~1362, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1363 , openriscv0|regfile1|regs~1363, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1364 , openriscv0|regfile1|regs~1364, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1365 , openriscv0|regfile1|regs~1365, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1366 , openriscv0|regfile1|regs~1366, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1367 , openriscv0|regfile1|regs~1367, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1368 , openriscv0|regfile1|regs~1368, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1376 , openriscv0|regfile1|regs~1376, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1377 , openriscv0|regfile1|regs~1377, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1373 , openriscv0|regfile1|regs~1373, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1374 , openriscv0|regfile1|regs~1374, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1371 , openriscv0|regfile1|regs~1371, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1372 , openriscv0|regfile1|regs~1372, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1375 , openriscv0|regfile1|regs~1375, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1369 , openriscv0|regfile1|regs~1369, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1370 , openriscv0|regfile1|regs~1370, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1378 , openriscv0|regfile1|regs~1378, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1379 , openriscv0|regfile1|regs~1379, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[5]~32 , openriscv0|id0|reg2_o[5]~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[5]~33 , openriscv0|id0|reg2_o[5]~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[5]~35 , openriscv0|id0|reg2_o[5]~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[5] , openriscv0|id0|reg2_o[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~12 , openriscv0|id_ex0|ex_reg2~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[5] , openriscv0|id_ex0|ex_reg2[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~12 , openriscv0|ex_mem0|mem_reg2~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[5] , openriscv0|ex_mem0|mem_reg2[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[5] , openriscv0|mem0|mem_data_o[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~12 , openriscv0|dwishbone_bus_if|wishbone_data_o~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[5] , openriscv0|dwishbone_bus_if|wishbone_data_o[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux62~0 , wb_conmax_top0|s5|Mux62~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~28 , data_ram_0|wb_dat_o~28, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[19] , data_ram_0|wb_dat_o[19], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux12~2 , wb_conmax_top0|m1|Mux12~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux12~0 , wb_conmax_top0|m1|Mux12~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux12~1 , wb_conmax_top0|m1|Mux12~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux12~3 , wb_conmax_top0|m1|Mux12~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~28 , openriscv0|iwishbone_bus_if|rd_buf~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[19] , openriscv0|iwishbone_bus_if|rd_buf[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector88~0 , openriscv0|iwishbone_bus_if|Selector88~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[19] , openriscv0|iwishbone_bus_if|cpu_data_o[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~28 , openriscv0|if_id0|id_inst~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[19] , openriscv0|if_id0|id_inst[19], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[4]~28 , openriscv0|id0|reg2_o[4]~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1348 , openriscv0|regfile1|regs~1348, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1349 , openriscv0|regfile1|regs~1349, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1350 , openriscv0|regfile1|regs~1350, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1351 , openriscv0|regfile1|regs~1351, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1352 , openriscv0|regfile1|regs~1352, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1353 , openriscv0|regfile1|regs~1353, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1354 , openriscv0|regfile1|regs~1354, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1355 , openriscv0|regfile1|regs~1355, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1356 , openriscv0|regfile1|regs~1356, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1357 , openriscv0|regfile1|regs~1357, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1338 , openriscv0|regfile1|regs~1338, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1339 , openriscv0|regfile1|regs~1339, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1345 , openriscv0|regfile1|regs~1345, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1346 , openriscv0|regfile1|regs~1346, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1342 , openriscv0|regfile1|regs~1342, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1343 , openriscv0|regfile1|regs~1343, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1340 , openriscv0|regfile1|regs~1340, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1341 , openriscv0|regfile1|regs~1341, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1344 , openriscv0|regfile1|regs~1344, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1347 , openriscv0|regfile1|regs~1347, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1358 , openriscv0|regfile1|regs~1358, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[4]~29 , openriscv0|id0|reg2_o[4]~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[4]~30 , openriscv0|id0|reg2_o[4]~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[4]~31 , openriscv0|id0|reg2_o[4]~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[4] , openriscv0|id0|reg2_o[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~1 , openriscv0|id_ex0|ex_reg2~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[4] , openriscv0|id_ex0|ex_reg2[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~1 , openriscv0|ex_mem0|mem_reg2~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[4] , openriscv0|ex_mem0|mem_reg2[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[4] , openriscv0|mem0|mem_data_o[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~3 , openriscv0|dwishbone_bus_if|wishbone_data_o~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[4] , openriscv0|dwishbone_bus_if|wishbone_data_o[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux63~0 , wb_conmax_top0|s5|Mux63~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~26 , data_ram_0|wb_dat_o~26, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[18] , data_ram_0|wb_dat_o[18], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux13~2 , wb_conmax_top0|m1|Mux13~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux13~0 , wb_conmax_top0|m1|Mux13~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux13~1 , wb_conmax_top0|m1|Mux13~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux13~3 , wb_conmax_top0|m1|Mux13~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~26 , openriscv0|iwishbone_bus_if|rd_buf~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[18] , openriscv0|iwishbone_bus_if|rd_buf[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector89~0 , openriscv0|iwishbone_bus_if|Selector89~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[18] , openriscv0|iwishbone_bus_if|cpu_data_o[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~26 , openriscv0|if_id0|id_inst~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[18] , openriscv0|if_id0|id_inst[18], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[3]~20 , openriscv0|id0|reg2_o[3]~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1296 , openriscv0|regfile1|regs~1296, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1297 , openriscv0|regfile1|regs~1297, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1289 , openriscv0|regfile1|regs~1289, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1290 , openriscv0|regfile1|regs~1290, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1293 , openriscv0|regfile1|regs~1293, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1294 , openriscv0|regfile1|regs~1294, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1291 , openriscv0|regfile1|regs~1291, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1292 , openriscv0|regfile1|regs~1292, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1295 , openriscv0|regfile1|regs~1295, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1298 , openriscv0|regfile1|regs~1298, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1286 , openriscv0|regfile1|regs~1286, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1287 , openriscv0|regfile1|regs~1287, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1279 , openriscv0|regfile1|regs~1279, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1280 , openriscv0|regfile1|regs~1280, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1281 , openriscv0|regfile1|regs~1281, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1282 , openriscv0|regfile1|regs~1282, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1283 , openriscv0|regfile1|regs~1283, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1284 , openriscv0|regfile1|regs~1284, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1285 , openriscv0|regfile1|regs~1285, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1288 , openriscv0|regfile1|regs~1288, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1299 , openriscv0|regfile1|regs~1299, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[3]~25 , openriscv0|id0|reg2_o[3]~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[3]~26 , openriscv0|id0|reg2_o[3]~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[3]~27 , openriscv0|id0|reg2_o[3]~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[3] , openriscv0|id0|reg2_o[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~11 , openriscv0|id_ex0|ex_reg2~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[3] , openriscv0|id_ex0|ex_reg2[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~11 , openriscv0|ex_mem0|mem_reg2~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[3] , openriscv0|ex_mem0|mem_reg2[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[3] , openriscv0|mem0|mem_data_o[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~11 , openriscv0|dwishbone_bus_if|wishbone_data_o~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[3] , openriscv0|dwishbone_bus_if|wishbone_data_o[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux64~0 , wb_conmax_top0|s5|Mux64~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~21 , data_ram_0|wb_dat_o~21, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[22] , data_ram_0|wb_dat_o[22], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux9~2 , wb_conmax_top0|m1|Mux9~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux9~0 , wb_conmax_top0|m1|Mux9~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux9~1 , wb_conmax_top0|m1|Mux9~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux9~3 , wb_conmax_top0|m1|Mux9~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~21 , openriscv0|iwishbone_bus_if|rd_buf~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[22] , openriscv0|iwishbone_bus_if|rd_buf[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector85~0 , openriscv0|iwishbone_bus_if|Selector85~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[22] , openriscv0|iwishbone_bus_if|cpu_data_o[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~21 , openriscv0|if_id0|id_inst~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[22] , openriscv0|if_id0|id_inst[22], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[2]~21 , openriscv0|id0|reg2_o[2]~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[2]~22 , openriscv0|id0|reg2_o[2]~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1268 , openriscv0|regfile1|regs~1268, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1269 , openriscv0|regfile1|regs~1269, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1272 , openriscv0|regfile1|regs~1272, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1273 , openriscv0|regfile1|regs~1273, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1270 , openriscv0|regfile1|regs~1270, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1271 , openriscv0|regfile1|regs~1271, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1274 , openriscv0|regfile1|regs~1274, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1275 , openriscv0|regfile1|regs~1275, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1276 , openriscv0|regfile1|regs~1276, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1277 , openriscv0|regfile1|regs~1277, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1265 , openriscv0|regfile1|regs~1265, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1266 , openriscv0|regfile1|regs~1266, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1258 , openriscv0|regfile1|regs~1258, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1259 , openriscv0|regfile1|regs~1259, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1262 , openriscv0|regfile1|regs~1262, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1263 , openriscv0|regfile1|regs~1263, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1260 , openriscv0|regfile1|regs~1260, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1261 , openriscv0|regfile1|regs~1261, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1264 , openriscv0|regfile1|regs~1264, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1267 , openriscv0|regfile1|regs~1267, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1278 , openriscv0|regfile1|regs~1278, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[2]~23 , openriscv0|id0|reg2_o[2]~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[2]~24 , openriscv0|id0|reg2_o[2]~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[2] , openriscv0|id0|reg2_o[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~10 , openriscv0|id_ex0|ex_reg2~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[2] , openriscv0|id_ex0|ex_reg2[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~10 , openriscv0|ex_mem0|mem_reg2~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[2] , openriscv0|ex_mem0|mem_reg2[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[2] , openriscv0|mem0|mem_data_o[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~10 , openriscv0|dwishbone_bus_if|wishbone_data_o~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[2] , openriscv0|dwishbone_bus_if|wishbone_data_o[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux65~0 , wb_conmax_top0|s5|Mux65~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~14 , data_ram_0|wb_dat_o~14, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[29] , data_ram_0|wb_dat_o[29], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux2~2 , wb_conmax_top0|m1|Mux2~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux2~0 , wb_conmax_top0|m1|Mux2~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux2~1 , wb_conmax_top0|m1|Mux2~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux2~3 , wb_conmax_top0|m1|Mux2~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~14 , openriscv0|iwishbone_bus_if|rd_buf~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[29] , openriscv0|iwishbone_bus_if|rd_buf[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector78~0 , openriscv0|iwishbone_bus_if|Selector78~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[29] , openriscv0|iwishbone_bus_if|cpu_data_o[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~14 , openriscv0|if_id0|id_inst~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[29] , openriscv0|if_id0|id_inst[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal9~0 , openriscv0|id0|Equal9~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal9~1 , openriscv0|id0|Equal9~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~34 , openriscv0|id_ex0|ex_aluop~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_excepttype~7 , openriscv0|id_ex0|ex_excepttype~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal12~2 , openriscv0|id0|Equal12~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|aluop_o~0 , openriscv0|id0|aluop_o~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~35 , openriscv0|id_ex0|ex_aluop~35, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~36 , openriscv0|id_ex0|ex_aluop~36, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~38 , openriscv0|id_ex0|ex_aluop~38, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~39 , openriscv0|id_ex0|ex_aluop~39, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop[7] , openriscv0|id_ex0|ex_aluop[7], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector250~4 , openriscv0|ex0|Selector250~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector250~5 , openriscv0|ex0|Selector250~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector250~7 , openriscv0|ex0|Selector250~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector250~6 , openriscv0|ex0|Selector250~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector250~8 , openriscv0|ex0|Selector250~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[5] , openriscv0|ex0|csr_reg_data_o[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~11 , openriscv0|ex_mem0|mem_csr_reg_data~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[5] , openriscv0|ex_mem0|mem_csr_reg_data[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~10 , openriscv0|mem_wb0|wb_csr_reg_data~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[5] , openriscv0|mem_wb0|wb_csr_reg_data[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[5]~32 , openriscv0|ctrl0|new_pc[5]~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[5]~33 , openriscv0|ctrl0|new_pc[5]~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[5]~34 , openriscv0|ctrl0|new_pc[5]~34, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[5] , openriscv0|ctrl0|new_pc[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~82 , openriscv0|id0|Add4~82, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~83 , openriscv0|id0|Add4~83, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[5] , openriscv0|pc_reg0|hold_branch_target_address[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~74 , openriscv0|pc_reg0|Add0~74, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~75 , openriscv0|pc_reg0|Add0~75, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[5] , openriscv0|pc_reg0|pc[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~7 , openriscv0|iwishbone_bus_if|wishbone_addr_o~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[5] , openriscv0|iwishbone_bus_if|wishbone_addr_o[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux26~0 , wb_conmax_top0|s5|Mux26~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~23 , data_ram_0|wb_dat_o~23, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[24] , data_ram_0|wb_dat_o[24], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux7~2 , wb_conmax_top0|m1|Mux7~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux7~0 , wb_conmax_top0|m1|Mux7~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux7~1 , wb_conmax_top0|m1|Mux7~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux7~3 , wb_conmax_top0|m1|Mux7~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~23 , openriscv0|iwishbone_bus_if|rd_buf~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[24] , openriscv0|iwishbone_bus_if|rd_buf[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector83~1 , openriscv0|iwishbone_bus_if|Selector83~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[24] , openriscv0|iwishbone_bus_if|cpu_data_o[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~23 , openriscv0|if_id0|id_inst~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[24] , openriscv0|if_id0|id_inst[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~8 , openriscv0|id_ex0|ex_inst~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[24] , openriscv0|id_ex0|ex_inst[24], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~12 , openriscv0|ex0|Add1~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[4] , openriscv0|ex_mem0|mem_mem_addr[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~5 , openriscv0|dwishbone_bus_if|wishbone_addr_o~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[4] , openriscv0|dwishbone_bus_if|wishbone_addr_o[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux27~0 , wb_conmax_top0|s5|Mux27~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~19 , data_ram_0|wb_dat_o~19, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[20] , data_ram_0|wb_dat_o[20], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux11~2 , wb_conmax_top0|m1|Mux11~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux11~0 , wb_conmax_top0|m1|Mux11~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux11~1 , wb_conmax_top0|m1|Mux11~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux11~3 , wb_conmax_top0|m1|Mux11~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~19 , openriscv0|iwishbone_bus_if|rd_buf~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[20] , openriscv0|iwishbone_bus_if|rd_buf[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector87~0 , openriscv0|iwishbone_bus_if|Selector87~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[20] , openriscv0|iwishbone_bus_if|cpu_data_o[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~19 , openriscv0|if_id0|id_inst~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[20] , openriscv0|if_id0|id_inst[20], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[0]~1 , openriscv0|id0|reg2_o[0]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[0]~21 , openriscv0|regfile1|rdata1[0]~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[0]~23 , openriscv0|regfile1|rdata1[0]~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[0]~19 , openriscv0|id0|reg1_o[0]~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[0]~20 , openriscv0|id0|reg1_o[0]~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[0]~122 , openriscv0|id0|reg1_o[0]~122, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[0] , openriscv0|id0|reg1_o[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~0 , openriscv0|id0|Equal11~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~1 , openriscv0|id0|Equal11~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~2 , openriscv0|id0|Equal11~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~3 , openriscv0|id0|Equal11~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~4 , openriscv0|id0|Equal11~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~12 , openriscv0|id0|Equal11~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~10 , openriscv0|id0|Equal11~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~11 , openriscv0|id0|Equal11~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~13 , openriscv0|id0|Equal11~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~14 , openriscv0|id0|Equal11~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~18 , openriscv0|id0|Equal11~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~17 , openriscv0|id0|Equal11~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~15 , openriscv0|id0|Equal11~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~16 , openriscv0|id0|Equal11~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~19 , openriscv0|id0|Equal11~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~8 , openriscv0|id0|Equal11~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~6 , openriscv0|id0|Equal11~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~7 , openriscv0|id0|Equal11~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~5 , openriscv0|id0|Equal11~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~9 , openriscv0|id0|Equal11~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Equal11~20 , openriscv0|id0|Equal11~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector102~0 , openriscv0|id0|Selector102~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector102~3 , openriscv0|id0|Selector102~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector102~4 , openriscv0|id0|Selector102~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|get_branch_target_address~0 , openriscv0|pc_reg0|get_branch_target_address~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|get_branch_target_address~1 , openriscv0|pc_reg0|get_branch_target_address~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|get_branch_target_address , openriscv0|pc_reg0|get_branch_target_address, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|comb~0 , openriscv0|pc_reg0|comb~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|need_branch , openriscv0|pc_reg0|need_branch, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~0 , openriscv0|if_id0|id_inst~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux0~2 , wb_conmax_top0|m1|Mux0~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux0~0 , wb_conmax_top0|m1|Mux0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux0~1 , wb_conmax_top0|m1|Mux0~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux0~3 , wb_conmax_top0|m1|Mux0~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~17 , openriscv0|iwishbone_bus_if|rd_buf~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[31] , openriscv0|iwishbone_bus_if|rd_buf[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector76~0 , openriscv0|iwishbone_bus_if|Selector76~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[31] , openriscv0|iwishbone_bus_if|cpu_data_o[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~17 , openriscv0|if_id0|id_inst~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[31] , openriscv0|if_id0|id_inst[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst~3 , openriscv0|id_ex0|ex_inst~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_inst[31] , openriscv0|id_ex0|ex_inst[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr~4 , openriscv0|ex_mem0|mem_csr_reg_write_addr~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_write_addr[11] , openriscv0|ex_mem0|mem_csr_reg_write_addr[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|always5~6 , openriscv0|mem0|always5~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|always5~4 , openriscv0|mem0|always5~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|always5~5 , openriscv0|mem0|always5~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|always5~7 , openriscv0|mem0|always5~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[29]~3 , openriscv0|ctrl0|new_pc[29]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[29]~7 , openriscv0|ctrl0|new_pc[29]~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[3]~14 , openriscv0|ctrl0|new_pc[3]~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[3]~15 , openriscv0|ctrl0|new_pc[3]~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[3]~16 , openriscv0|ctrl0|new_pc[3]~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[3] , openriscv0|ctrl0|new_pc[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~10 , openriscv0|id0|Add4~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~11 , openriscv0|id0|Add4~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[3] , openriscv0|pc_reg0|hold_branch_target_address[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~8 , openriscv0|pc_reg0|Add0~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~9 , openriscv0|pc_reg0|Add0~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[3] , openriscv0|pc_reg0|pc[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~1 , openriscv0|iwishbone_bus_if|wishbone_addr_o~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[3] , openriscv0|iwishbone_bus_if|wishbone_addr_o[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux28~0 , wb_conmax_top0|s5|Mux28~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~8 , data_ram_0|wb_dat_o~8, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[14] , data_ram_0|wb_dat_o[14], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux17~0 , wb_conmax_top0|m1|Mux17~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux17~1 , wb_conmax_top0|m1|Mux17~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux17~2 , wb_conmax_top0|m1|Mux17~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux17~3 , wb_conmax_top0|m1|Mux17~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~8 , openriscv0|iwishbone_bus_if|rd_buf~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[14] , openriscv0|iwishbone_bus_if|rd_buf[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector93~0 , openriscv0|iwishbone_bus_if|Selector93~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[14] , openriscv0|iwishbone_bus_if|cpu_data_o[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~8 , openriscv0|if_id0|id_inst~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[14] , openriscv0|if_id0|id_inst[14], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux24~2 , openriscv0|id0|Mux24~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux24~4 , openriscv0|id0|Mux24~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux24~3 , openriscv0|id0|Mux24~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector13~2 , openriscv0|id0|Selector13~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector13~0 , openriscv0|id0|Selector13~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector13~3 , openriscv0|id0|Selector13~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1704 , openriscv0|regfile1|regs~1704, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1705 , openriscv0|regfile1|regs~1705, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1697 , openriscv0|regfile1|regs~1697, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1698 , openriscv0|regfile1|regs~1698, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1701 , openriscv0|regfile1|regs~1701, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1702 , openriscv0|regfile1|regs~1702, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1699 , openriscv0|regfile1|regs~1699, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1700 , openriscv0|regfile1|regs~1700, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1703 , openriscv0|regfile1|regs~1703, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1706 , openriscv0|regfile1|regs~1706, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1687 , openriscv0|regfile1|regs~1687, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1688 , openriscv0|regfile1|regs~1688, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1694 , openriscv0|regfile1|regs~1694, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1695 , openriscv0|regfile1|regs~1695, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1689 , openriscv0|regfile1|regs~1689, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1690 , openriscv0|regfile1|regs~1690, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1691 , openriscv0|regfile1|regs~1691, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1692 , openriscv0|regfile1|regs~1692, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1693 , openriscv0|regfile1|regs~1693, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1696 , openriscv0|regfile1|regs~1696, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1707 , openriscv0|regfile1|regs~1707, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[13]~61 , openriscv0|id0|reg2_o[13]~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[13]~62 , openriscv0|id0|reg2_o[13]~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[13]~63 , openriscv0|id0|reg2_o[13]~63, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[13] , openriscv0|id0|reg2_o[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~18 , openriscv0|id_ex0|ex_reg2~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[13] , openriscv0|id_ex0|ex_reg2[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~18 , openriscv0|ex_mem0|mem_reg2~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[13] , openriscv0|ex_mem0|mem_reg2[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector70~0 , openriscv0|mem0|Selector70~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[13] , openriscv0|mem0|mem_data_o[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~18 , openriscv0|dwishbone_bus_if|wishbone_data_o~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[13] , openriscv0|dwishbone_bus_if|wishbone_data_o[13], openriscv_min_sopc, 1
instance = comp, \clint0|msip~16 , clint0|msip~16, openriscv_min_sopc, 1
instance = comp, \clint0|msip[13]~feeder , clint0|msip[13]~feeder, openriscv_min_sopc, 1
instance = comp, \clint0|msip[13] , clint0|msip[13], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[13]~5 , clint0|wb_dat_o[13]~5, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux54~0 , wb_conmax_top0|s4|Mux54~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[13] , clint0|mtimecmp[13], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[13] , clint0|wb_dat_o[13], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux18~0 , wb_conmax_top0|m1|Mux18~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux18~1 , wb_conmax_top0|m1|Mux18~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux18~2 , wb_conmax_top0|m1|Mux18~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux18~3 , wb_conmax_top0|m1|Mux18~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~9 , openriscv0|iwishbone_bus_if|rd_buf~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[13] , openriscv0|iwishbone_bus_if|rd_buf[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector94~0 , openriscv0|iwishbone_bus_if|Selector94~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[13] , openriscv0|iwishbone_bus_if|cpu_data_o[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~9 , openriscv0|if_id0|id_inst~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[13] , openriscv0|if_id0|id_inst[13], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|WideOr2~0 , openriscv0|id0|WideOr2~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~20 , openriscv0|id_ex0|ex_aluop~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux18~7 , openriscv0|id0|Mux18~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux18~3 , openriscv0|id0|Mux18~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux18~16 , openriscv0|id0|Mux18~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~15 , openriscv0|id_ex0|ex_aluop~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~16 , openriscv0|id_ex0|ex_aluop~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~17 , openriscv0|id_ex0|ex_aluop~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~18 , openriscv0|id_ex0|ex_aluop~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~19 , openriscv0|id_ex0|ex_aluop~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~21 , openriscv0|id_ex0|ex_aluop~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~14 , openriscv0|id_ex0|ex_aluop~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~22 , openriscv0|id_ex0|ex_aluop~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop[2] , openriscv0|id_ex0|ex_aluop[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr9~1 , openriscv0|ex0|WideOr9~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr9~0 , openriscv0|ex0|WideOr9~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr9~2 , openriscv0|ex0|WideOr9~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|WideOr9~2clkctrl , openriscv0|ex0|WideOr9~2clkctrl, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector253~4 , openriscv0|ex0|Selector253~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector253~5 , openriscv0|ex0|Selector253~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector253~7 , openriscv0|ex0|Selector253~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector253~6 , openriscv0|ex0|Selector253~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector253~8 , openriscv0|ex0|Selector253~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[2] , openriscv0|ex0|csr_reg_data_o[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~10 , openriscv0|ex_mem0|mem_csr_reg_data~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[2] , openriscv0|ex_mem0|mem_csr_reg_data[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[2]~29 , openriscv0|ctrl0|new_pc[2]~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[2]~30 , openriscv0|ctrl0|new_pc[2]~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[2]~31 , openriscv0|ctrl0|new_pc[2]~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[2] , openriscv0|ctrl0|new_pc[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~80 , openriscv0|id0|Add4~80, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~81 , openriscv0|id0|Add4~81, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[2] , openriscv0|pc_reg0|hold_branch_target_address[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~72 , openriscv0|pc_reg0|Add0~72, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~73 , openriscv0|pc_reg0|Add0~73, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[2] , openriscv0|pc_reg0|pc[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~6 , openriscv0|iwishbone_bus_if|wishbone_addr_o~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[2] , openriscv0|iwishbone_bus_if|wishbone_addr_o[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|Mux29~0 , wb_conmax_top0|s5|Mux29~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~11 , data_ram_0|wb_dat_o~11, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[12] , data_ram_0|wb_dat_o[12], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux19~0 , wb_conmax_top0|m1|Mux19~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux19~1 , wb_conmax_top0|m1|Mux19~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux19~2 , wb_conmax_top0|m1|Mux19~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux19~3 , wb_conmax_top0|m1|Mux19~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~11 , openriscv0|iwishbone_bus_if|rd_buf~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[12] , openriscv0|iwishbone_bus_if|rd_buf[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector95~0 , openriscv0|iwishbone_bus_if|Selector95~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[12] , openriscv0|iwishbone_bus_if|cpu_data_o[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~11 , openriscv0|if_id0|id_inst~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[12] , openriscv0|if_id0|id_inst[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|WideOr9~1 , openriscv0|id0|WideOr9~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux6~0 , openriscv0|id0|Mux6~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|WideOr6~0 , openriscv0|id0|WideOr6~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~14 , openriscv0|id0|Selector12~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux20~0 , openriscv0|id0|Mux20~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux20~1 , openriscv0|id0|Mux20~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~15 , openriscv0|id0|Selector12~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~7 , openriscv0|id_ex0|ex_aluop~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~8 , openriscv0|id_ex0|ex_aluop~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~6 , openriscv0|id_ex0|ex_aluop~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~10 , openriscv0|id_ex0|ex_aluop~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop[0] , openriscv0|id_ex0|ex_aluop[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_aluop~3 , openriscv0|ex_mem0|mem_aluop~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_aluop[0] , openriscv0|ex_mem0|mem_aluop[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|WideOr2~0 , openriscv0|mem0|WideOr2~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|WideOr2~1 , openriscv0|mem0|WideOr2~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_we_o~2 , openriscv0|dwishbone_bus_if|wishbone_we_o~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_we_o , openriscv0|dwishbone_bus_if|wishbone_we_o, openriscv_min_sopc, 1
instance = comp, \data_ram_0|ram_ip_0|altsyncram_component|auto_generated|rden_b_store , data_ram_0|ram_ip_0|altsyncram_component|auto_generated|rden_b_store, openriscv_min_sopc, 1
instance = comp, \data_ram_0|ram_ip_0|altsyncram_component|auto_generated|ram_block1a0~0 , data_ram_0|ram_ip_0|altsyncram_component|auto_generated|ram_block1a0~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~5 , data_ram_0|wb_dat_o~5, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[3] , data_ram_0|wb_dat_o[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux28~3 , wb_conmax_top0|m1|Mux28~3, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux28~4 , wb_conmax_top0|m1|Mux28~4, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux28~5 , wb_conmax_top0|m1|Mux28~5, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux28~6 , wb_conmax_top0|m1|Mux28~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~5 , openriscv0|iwishbone_bus_if|rd_buf~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[3] , openriscv0|iwishbone_bus_if|rd_buf[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector104~0 , openriscv0|iwishbone_bus_if|Selector104~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[3] , openriscv0|iwishbone_bus_if|cpu_data_o[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~5 , openriscv0|if_id0|id_inst~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[3] , openriscv0|if_id0|id_inst[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_excepttype~6 , openriscv0|id_ex0|ex_excepttype~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~11 , openriscv0|id_ex0|ex_aluop~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~12 , openriscv0|id_ex0|ex_aluop~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux19~16 , openriscv0|id0|Mux19~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux19~17 , openriscv0|id0|Mux19~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux19~3 , openriscv0|id0|Mux19~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux19~15 , openriscv0|id0|Mux19~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector7~0 , openriscv0|id0|Selector7~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector7~1 , openriscv0|id0|Selector7~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|aluop_o~1 , openriscv0|id0|aluop_o~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector7~2 , openriscv0|id0|Selector7~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~58 , openriscv0|id_ex0|ex_aluop~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~59 , openriscv0|id_ex0|ex_aluop~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~13 , openriscv0|id_ex0|ex_aluop~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop[1] , openriscv0|id_ex0|ex_aluop[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_aluop~4 , openriscv0|ex_mem0|mem_aluop~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_aluop[1] , openriscv0|ex_mem0|mem_aluop[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~31 , openriscv0|ex_mem0|mem_reg2~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[31] , openriscv0|ex_mem0|mem_reg2[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector52~0 , openriscv0|mem0|Selector52~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Selector52~1 , openriscv0|mem0|Selector52~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[31] , openriscv0|mem0|mem_data_o[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~31 , openriscv0|dwishbone_bus_if|wishbone_data_o~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[31] , openriscv0|dwishbone_bus_if|wishbone_data_o[31], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux36~0 , wb_conmax_top0|s4|Mux36~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[31] , clint0|mtimecmp[31], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux65~0 , wb_conmax_top0|s4|Mux65~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[2] , clint0|mtimecmp[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux67~0 , wb_conmax_top0|s4|Mux67~0, openriscv_min_sopc, 1
instance = comp, \clint0|mtimecmp[0] , clint0|mtimecmp[0], openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~2 , clint0|LessThan0~2, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~4 , clint0|LessThan0~4, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~6 , clint0|LessThan0~6, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~8 , clint0|LessThan0~8, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~10 , clint0|LessThan0~10, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~12 , clint0|LessThan0~12, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~14 , clint0|LessThan0~14, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~16 , clint0|LessThan0~16, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~18 , clint0|LessThan0~18, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~20 , clint0|LessThan0~20, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~22 , clint0|LessThan0~22, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~24 , clint0|LessThan0~24, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~26 , clint0|LessThan0~26, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~28 , clint0|LessThan0~28, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~30 , clint0|LessThan0~30, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~32 , clint0|LessThan0~32, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~34 , clint0|LessThan0~34, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~36 , clint0|LessThan0~36, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~38 , clint0|LessThan0~38, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~40 , clint0|LessThan0~40, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~42 , clint0|LessThan0~42, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~44 , clint0|LessThan0~44, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~46 , clint0|LessThan0~46, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~48 , clint0|LessThan0~48, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~50 , clint0|LessThan0~50, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~52 , clint0|LessThan0~52, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~54 , clint0|LessThan0~54, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~56 , clint0|LessThan0~56, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~58 , clint0|LessThan0~58, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~60 , clint0|LessThan0~60, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~62 , clint0|LessThan0~62, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~63 , clint0|LessThan0~63, openriscv_min_sopc, 1
instance = comp, \clint0|LessThan0~74 , clint0|LessThan0~74, openriscv_min_sopc, 1
instance = comp, \clint0|software_interrupt_already~0 , clint0|software_interrupt_already~0, openriscv_min_sopc, 1
instance = comp, \clint0|Equal4~10 , clint0|Equal4~10, openriscv_min_sopc, 1
instance = comp, \clint0|software_interrupt_already~1 , clint0|software_interrupt_already~1, openriscv_min_sopc, 1
instance = comp, \clint0|software_interrupt_already , clint0|software_interrupt_already, openriscv_min_sopc, 1
instance = comp, \clint0|msip~0 , clint0|msip~0, openriscv_min_sopc, 1
instance = comp, \clint0|msip~5 , clint0|msip~5, openriscv_min_sopc, 1
instance = comp, \clint0|msip[2] , clint0|msip[2], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[2]~16 , clint0|wb_dat_o[2]~16, openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[2] , clint0|wb_dat_o[2], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux29~0 , wb_conmax_top0|m1|Mux29~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux29~1 , wb_conmax_top0|m1|Mux29~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux29~2 , wb_conmax_top0|m1|Mux29~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux29~3 , wb_conmax_top0|m1|Mux29~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~4 , openriscv0|iwishbone_bus_if|rd_buf~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[2] , openriscv0|iwishbone_bus_if|rd_buf[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector105~0 , openriscv0|iwishbone_bus_if|Selector105~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[2] , openriscv0|iwishbone_bus_if|cpu_data_o[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~4 , openriscv0|if_id0|id_inst~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[2] , openriscv0|if_id0|id_inst[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[6]~27 , openriscv0|id0|reg1_o[6]~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1317 , openriscv0|regfile1|regs~1317, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1318 , openriscv0|regfile1|regs~1318, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1310 , openriscv0|regfile1|regs~1310, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1311 , openriscv0|regfile1|regs~1311, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1312 , openriscv0|regfile1|regs~1312, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1313 , openriscv0|regfile1|regs~1313, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1314 , openriscv0|regfile1|regs~1314, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1315 , openriscv0|regfile1|regs~1315, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1316 , openriscv0|regfile1|regs~1316, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1319 , openriscv0|regfile1|regs~1319, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1307 , openriscv0|regfile1|regs~1307, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1308 , openriscv0|regfile1|regs~1308, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1300 , openriscv0|regfile1|regs~1300, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1301 , openriscv0|regfile1|regs~1301, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1302 , openriscv0|regfile1|regs~1302, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1303 , openriscv0|regfile1|regs~1303, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1304 , openriscv0|regfile1|regs~1304, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1305 , openriscv0|regfile1|regs~1305, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1306 , openriscv0|regfile1|regs~1306, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1309 , openriscv0|regfile1|regs~1309, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[5]~28 , openriscv0|regfile1|rdata1[5]~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[5]~29 , openriscv0|regfile1|rdata1[5]~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[5]~25 , openriscv0|id0|reg1_o[5]~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[5]~26 , openriscv0|id0|reg1_o[5]~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[5]~28 , openriscv0|id0|reg1_o[5]~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg1_o[5] , openriscv0|id0|reg1_o[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1~28 , openriscv0|id_ex0|ex_reg1~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg1[5] , openriscv0|id_ex0|ex_reg1[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~73 , openriscv0|ex0|Add1~73, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[5] , openriscv0|ex_mem0|mem_mem_addr[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~12 , openriscv0|dwishbone_bus_if|wishbone_addr_o~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[5] , openriscv0|dwishbone_bus_if|wishbone_addr_o[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux26~0 , wb_conmax_top0|s15|Mux26~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~7 , wb_conmax_top0|rf|Equal1~7, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[1] , wb_conmax_top0|rf|conf4[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_enc|pd0|pri_out[2]~1 , wb_conmax_top0|s4|msel|pri_enc|pd0|pri_out[2]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb2|Selector1~0 , wb_conmax_top0|s4|msel|arb2|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb2|state.grant1 , wb_conmax_top0|s4|msel|arb2|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb2|Selector0~0 , wb_conmax_top0|s4|msel|arb2|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb2|state.grant0 , wb_conmax_top0|s4|msel|arb2|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|Mux2~0 , wb_conmax_top0|s4|msel|Mux2~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|Mux2~1 , wb_conmax_top0|s4|msel|Mux2~1, openriscv_min_sopc, 1
instance = comp, \clint0|msip~1 , clint0|msip~1, openriscv_min_sopc, 1
instance = comp, \clint0|msip[0] , clint0|msip[0], openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[0]~0 , clint0|wb_dat_o[0]~0, openriscv_min_sopc, 1
instance = comp, \clint0|wb_dat_o[0] , clint0|wb_dat_o[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux31~0 , wb_conmax_top0|m1|Mux31~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux31~1 , wb_conmax_top0|m1|Mux31~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux31~2 , wb_conmax_top0|m1|Mux31~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux31~3 , wb_conmax_top0|m1|Mux31~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~2 , openriscv0|iwishbone_bus_if|rd_buf~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[0] , openriscv0|iwishbone_bus_if|rd_buf[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector74~0 , openriscv0|iwishbone_bus_if|Selector74~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[0] , openriscv0|iwishbone_bus_if|cpu_data_o[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~1 , openriscv0|if_id0|id_inst~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[0] , openriscv0|if_id0|id_inst[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|imm[0]~0 , openriscv0|id0|imm[0]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_excepttype~8 , openriscv0|id_ex0|ex_excepttype~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_excepttype~17 , openriscv0|id_ex0|ex_excepttype~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_excepttype~9 , openriscv0|id_ex0|ex_excepttype~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_excepttype[9] , openriscv0|id_ex0|ex_excepttype[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_excepttype~0 , openriscv0|ex_mem0|mem_excepttype~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_excepttype[9] , openriscv0|ex_mem0|mem_excepttype[9], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_excepttype~12 , openriscv0|id_ex0|ex_excepttype~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_excepttype~11 , openriscv0|id_ex0|ex_excepttype~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_excepttype~13 , openriscv0|id_ex0|ex_excepttype~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_excepttype~10 , openriscv0|id_ex0|ex_excepttype~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_excepttype~14 , openriscv0|id_ex0|ex_excepttype~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector75~3 , openriscv0|dwishbone_bus_if|Selector75~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_excepttype~15 , openriscv0|id_ex0|ex_excepttype~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_excepttype~18 , openriscv0|id_ex0|ex_excepttype~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_excepttype[8] , openriscv0|id_ex0|ex_excepttype[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_excepttype~2 , openriscv0|ex_mem0|mem_excepttype~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_excepttype[8] , openriscv0|ex_mem0|mem_excepttype[8], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Exception_code[1]~2 , openriscv0|mem0|Exception_code[1]~2, openriscv_min_sopc, 1
instance = comp, \clint0|always1~5 , clint0|always1~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|csr_mie_o[3]~3 , openriscv0|mem0|csr_mie_o[3]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Exception_code[1]~3 , openriscv0|mem0|Exception_code[1]~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal23~1 , openriscv0|csr0|Equal23~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal23~2 , openriscv0|csr0|Equal23~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus~4 , openriscv0|csr0|mstatus~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus~5 , openriscv0|csr0|mstatus~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mstatus[3] , openriscv0|csr0|mstatus[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|always1~1 , openriscv0|mem0|always1~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|csr_mstatus~0 , openriscv0|mem0|csr_mstatus~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|always1~5 , openriscv0|mem0|always1~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|csr_mstatus_o[3]~0 , openriscv0|mem0|csr_mstatus_o[3]~0, openriscv_min_sopc, 1
instance = comp, \clint0|always1~2 , clint0|always1~2, openriscv_min_sopc, 1
instance = comp, \clint0|always1~4 , clint0|always1~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Exception_code[3]~7 , openriscv0|mem0|Exception_code[3]~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|Equal0~0 , openriscv0|ctrl0|Equal0~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_cyc_o~1 , openriscv0|iwishbone_bus_if|wishbone_cyc_o~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_cyc_o~2 , openriscv0|iwishbone_bus_if|wishbone_cyc_o~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_cyc_o , openriscv0|iwishbone_bus_if|wishbone_cyc_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s1_cyc_o_next~0 , wb_conmax_top0|m1|s1_cyc_o_next~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s5_cyc_o_next~0 , wb_conmax_top0|m1|s5_cyc_o_next~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s5_cyc_o , wb_conmax_top0|m1|s5_cyc_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|pri_enc|pd1|pri_out[2]~1 , wb_conmax_top0|s5|msel|pri_enc|pd1|pri_out[2]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|pri_enc|pd0|pri_out[2]~1 , wb_conmax_top0|s5|msel|pri_enc|pd0|pri_out[2]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|arb2|Selector0~0 , wb_conmax_top0|s5|msel|arb2|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|arb2|state.grant0 , wb_conmax_top0|s5|msel|arb2|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|arb2|Selector1~0 , wb_conmax_top0|s5|msel|arb2|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|arb2|state.grant1 , wb_conmax_top0|s5|msel|arb2|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|pri_enc|pd1|pri_out[1]~0 , wb_conmax_top0|s5|msel|pri_enc|pd1|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|pri_enc|pd0|pri_out[1]~0 , wb_conmax_top0|s5|msel|pri_enc|pd0|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|arb1|Selector0~0 , wb_conmax_top0|s5|msel|arb1|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|arb1|state.grant0 , wb_conmax_top0|s5|msel|arb1|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|arb1|Selector1~0 , wb_conmax_top0|s5|msel|arb1|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|arb1|state.grant1 , wb_conmax_top0|s5|msel|arb1|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|req_p3[1] , wb_conmax_top0|s5|msel|req_p3[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|req_p3[0] , wb_conmax_top0|s5|msel|req_p3[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|pri_enc|pri_out[0]~1 , wb_conmax_top0|s5|msel|pri_enc|pri_out[0]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|pri_enc|pri_out[0]~2 , wb_conmax_top0|s5|msel|pri_enc|pri_out[0]~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|next , wb_conmax_top0|s5|next, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|pri_out~0 , wb_conmax_top0|s5|msel|pri_out~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|pri_out[0] , wb_conmax_top0|s5|msel|pri_out[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|Mux1~2 , wb_conmax_top0|s5|msel|Mux1~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|req_p0[0] , wb_conmax_top0|s5|msel|req_p0[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|req_p0[1] , wb_conmax_top0|s5|msel|req_p0[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|arb0|Selector1~0 , wb_conmax_top0|s5|msel|arb0|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|arb0|state.grant1 , wb_conmax_top0|s5|msel|arb0|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|arb0|Selector0~0 , wb_conmax_top0|s5|msel|arb0|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|arb0|state.grant0 , wb_conmax_top0|s5|msel|arb0|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|Mux1~1 , wb_conmax_top0|s5|msel|Mux1~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|arb3|Selector0~0 , wb_conmax_top0|s5|msel|arb3|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|arb3|state.grant0 , wb_conmax_top0|s5|msel|arb3|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|arb3|Selector1~0 , wb_conmax_top0|s5|msel|arb3|Selector1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|arb3|state.grant1 , wb_conmax_top0|s5|msel|arb3|state.grant1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|Mux1~0 , wb_conmax_top0|s5|msel|Mux1~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|Mux1~3 , wb_conmax_top0|s5|msel|Mux1~3, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[4]~1 , data_ram_0|wb_dat_o[4]~1, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~6 , data_ram_0|wb_dat_o~6, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[5] , data_ram_0|wb_dat_o[5], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux26~0 , wb_conmax_top0|m1|Mux26~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux26~1 , wb_conmax_top0|m1|Mux26~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux26~2 , wb_conmax_top0|m1|Mux26~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux26~3 , wb_conmax_top0|m1|Mux26~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~6 , openriscv0|iwishbone_bus_if|rd_buf~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[5] , openriscv0|iwishbone_bus_if|rd_buf[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector102~0 , openriscv0|iwishbone_bus_if|Selector102~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[5] , openriscv0|iwishbone_bus_if|cpu_data_o[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~6 , openriscv0|if_id0|id_inst~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[5] , openriscv0|if_id0|id_inst[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~13 , openriscv0|id0|Selector12~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector9~0 , openriscv0|id0|Selector9~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~17 , openriscv0|id0|Selector12~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~18 , openriscv0|id0|Selector12~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~19 , openriscv0|id0|Selector12~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~20 , openriscv0|id0|Selector12~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~24 , openriscv0|id0|Selector12~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~21 , openriscv0|id0|Selector12~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Selector12~22 , openriscv0|id0|Selector12~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~31 , openriscv0|id_ex0|ex_aluop~31, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~32 , openriscv0|id_ex0|ex_aluop~32, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~33 , openriscv0|id_ex0|ex_aluop~33, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop[6] , openriscv0|id_ex0|ex_aluop[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|pre_inst_is_load~0 , openriscv0|id0|pre_inst_is_load~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|pre_inst_is_load~1 , openriscv0|id0|pre_inst_is_load~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|always2~0 , openriscv0|id0|always2~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1197 , openriscv0|regfile1|regs~1197, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1198 , openriscv0|regfile1|regs~1198, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1204 , openriscv0|regfile1|regs~1204, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1205 , openriscv0|regfile1|regs~1205, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1199 , openriscv0|regfile1|regs~1199, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1200 , openriscv0|regfile1|regs~1200, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1201 , openriscv0|regfile1|regs~1201, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1202 , openriscv0|regfile1|regs~1202, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1203 , openriscv0|regfile1|regs~1203, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1206 , openriscv0|regfile1|regs~1206, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1214 , openriscv0|regfile1|regs~1214, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1215 , openriscv0|regfile1|regs~1215, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1207 , openriscv0|regfile1|regs~1207, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1208 , openriscv0|regfile1|regs~1208, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1211 , openriscv0|regfile1|regs~1211, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1212 , openriscv0|regfile1|regs~1212, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1209 , openriscv0|regfile1|regs~1209, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1210 , openriscv0|regfile1|regs~1210, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1213 , openriscv0|regfile1|regs~1213, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1216 , openriscv0|regfile1|regs~1216, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~1217 , openriscv0|regfile1|regs~1217, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[1]~17 , openriscv0|id0|reg2_o[1]~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[1]~18 , openriscv0|id0|reg2_o[1]~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[1]~19 , openriscv0|id0|reg2_o[1]~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|reg2_o[1] , openriscv0|id0|reg2_o[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2~9 , openriscv0|id_ex0|ex_reg2~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_reg2[1] , openriscv0|id_ex0|ex_reg2[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2~9 , openriscv0|ex_mem0|mem_reg2~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_reg2[1] , openriscv0|ex_mem0|mem_reg2[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[1] , openriscv0|mem0|mem_data_o[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~9 , openriscv0|dwishbone_bus_if|wishbone_data_o~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[1] , openriscv0|dwishbone_bus_if|wishbone_data_o[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux66~0 , wb_conmax_top0|s15|Mux66~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[1] , wb_conmax_top0|rf|conf15[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_enc|pd0|pri_out[1]~1 , wb_conmax_top0|s15|msel|pri_enc|pd0|pri_out[1]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb1|Selector0~0 , wb_conmax_top0|s15|msel|arb1|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb1|state.grant0 , wb_conmax_top0|s15|msel|arb1|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|Mux2~0 , wb_conmax_top0|s15|msel|Mux2~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|Mux2~1 , wb_conmax_top0|s15|msel|Mux2~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux64~0 , wb_conmax_top0|s15|Mux64~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[3]~feeder , wb_conmax_top0|rf|conf5[3]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[3] , wb_conmax_top0|rf|conf5[3], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|pri_enc|pri_out[1]~0 , wb_conmax_top0|s5|msel|pri_enc|pri_out[1]~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|pri_out[1] , wb_conmax_top0|s5|msel|pri_out[1], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|Mux2~0 , wb_conmax_top0|s5|msel|Mux2~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|msel|Mux2~1 , wb_conmax_top0|s5|msel|Mux2~1, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_wr~0 , data_ram_0|wb_wr~0, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o~10 , data_ram_0|wb_dat_o~10, openriscv_min_sopc, 1
instance = comp, \data_ram_0|wb_dat_o[4] , data_ram_0|wb_dat_o[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux27~0 , wb_conmax_top0|m1|Mux27~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux27~1 , wb_conmax_top0|m1|Mux27~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux27~2 , wb_conmax_top0|m1|Mux27~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux27~3 , wb_conmax_top0|m1|Mux27~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~10 , openriscv0|iwishbone_bus_if|rd_buf~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[4] , openriscv0|iwishbone_bus_if|rd_buf[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector103~0 , openriscv0|iwishbone_bus_if|Selector103~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[4] , openriscv0|iwishbone_bus_if|cpu_data_o[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~10 , openriscv0|if_id0|id_inst~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[4] , openriscv0|if_id0|id_inst[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|wd_o~3 , openriscv0|id0|wd_o~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wd~1 , openriscv0|id_ex0|ex_wd~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wd~9 , openriscv0|id_ex0|ex_wd~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_wd[4] , openriscv0|id_ex0|ex_wd[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|always1~0 , openriscv0|id0|always1~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|always1~1 , openriscv0|id0|always1~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|always1~2 , openriscv0|id0|always1~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|always1~3 , openriscv0|id0|always1~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[31]~11 , openriscv0|ctrl0|new_pc[31]~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[31]~12 , openriscv0|ctrl0|new_pc[31]~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[31]~13 , openriscv0|ctrl0|new_pc[31]~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[31]~13clkctrl , openriscv0|ctrl0|new_pc[31]~13clkctrl, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[30]~23 , openriscv0|ctrl0|new_pc[30]~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[30]~24 , openriscv0|ctrl0|new_pc[30]~24, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[30]~25 , openriscv0|ctrl0|new_pc[30]~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[30] , openriscv0|ctrl0|new_pc[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~62 , openriscv0|pc_reg0|Add0~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~67 , openriscv0|id0|Add4~67, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~74 , openriscv0|id0|Add4~74, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2952 , openriscv0|regfile1|regs~2952, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2953 , openriscv0|regfile1|regs~2953, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2956 , openriscv0|regfile1|regs~2956, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2957 , openriscv0|regfile1|regs~2957, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2954 , openriscv0|regfile1|regs~2954, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2955 , openriscv0|regfile1|regs~2955, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2958 , openriscv0|regfile1|regs~2958, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2959 , openriscv0|regfile1|regs~2959, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2960 , openriscv0|regfile1|regs~2960, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2961 , openriscv0|regfile1|regs~2961, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2942 , openriscv0|regfile1|regs~2942, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2943 , openriscv0|regfile1|regs~2943, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2944 , openriscv0|regfile1|regs~2944, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2945 , openriscv0|regfile1|regs~2945, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2946 , openriscv0|regfile1|regs~2946, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2947 , openriscv0|regfile1|regs~2947, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2948 , openriscv0|regfile1|regs~2948, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2949 , openriscv0|regfile1|regs~2949, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2950 , openriscv0|regfile1|regs~2950, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2951 , openriscv0|regfile1|regs~2951, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[30]~129 , openriscv0|regfile1|rdata1[30]~129, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[30]~130 , openriscv0|regfile1|rdata1[30]~130, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~58 , openriscv0|id0|Add5~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~58 , openriscv0|id0|Add2~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~75 , openriscv0|id0|Add4~75, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~76 , openriscv0|id0|Add4~76, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[30] , openriscv0|pc_reg0|hold_branch_target_address[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~68 , openriscv0|pc_reg0|Add0~68, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~69 , openriscv0|pc_reg0|Add0~69, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[30] , openriscv0|pc_reg0|pc[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~4 , openriscv0|iwishbone_bus_if|wishbone_addr_o~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[30] , openriscv0|iwishbone_bus_if|wishbone_addr_o[30], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux28~0 , wb_conmax_top0|m1|Mux28~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~1 , openriscv0|iwishbone_bus_if|rd_buf~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux25~0 , wb_conmax_top0|m1|Mux25~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux25~1 , wb_conmax_top0|m1|Mux25~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux25~2 , wb_conmax_top0|m1|Mux25~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux25~3 , wb_conmax_top0|m1|Mux25~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~7 , openriscv0|iwishbone_bus_if|rd_buf~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[6] , openriscv0|iwishbone_bus_if|rd_buf[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector101~0 , openriscv0|iwishbone_bus_if|Selector101~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[6] , openriscv0|iwishbone_bus_if|cpu_data_o[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~7 , openriscv0|if_id0|id_inst~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[6] , openriscv0|if_id0|id_inst[6], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~26 , openriscv0|id_ex0|ex_aluop~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux15~1 , openriscv0|id0|Mux15~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux15~0 , openriscv0|id0|Mux15~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux15~2 , openriscv0|id0|Mux15~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Mux15~3 , openriscv0|id0|Mux15~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~27 , openriscv0|id_ex0|ex_aluop~27, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~28 , openriscv0|id_ex0|ex_aluop~28, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~25 , openriscv0|id_ex0|ex_aluop~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~55 , openriscv0|id_ex0|ex_aluop~55, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~29 , openriscv0|id_ex0|ex_aluop~29, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~23 , openriscv0|id_ex0|ex_aluop~23, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~30 , openriscv0|id_ex0|ex_aluop~30, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop[5] , openriscv0|id_ex0|ex_aluop[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector244~4 , openriscv0|ex0|Selector244~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector244~5 , openriscv0|ex0|Selector244~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector244~7 , openriscv0|ex0|Selector244~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector244~6 , openriscv0|ex0|Selector244~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector244~8 , openriscv0|ex0|Selector244~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[11] , openriscv0|ex0|csr_reg_data_o[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~3 , openriscv0|ex_mem0|mem_csr_reg_data~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[11] , openriscv0|ex_mem0|mem_csr_reg_data[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data~1 , openriscv0|mem_wb0|wb_csr_reg_data~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem_wb0|wb_csr_reg_data[11] , openriscv0|mem_wb0|wb_csr_reg_data[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie~0 , openriscv0|csr0|mie~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mie[11] , openriscv0|csr0|mie[11], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|csr_mie_o[11]~1 , openriscv0|mem0|csr_mie_o[11]~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|csr_mie_o[11]~0 , openriscv0|mem0|csr_mie_o[11]~0, openriscv_min_sopc, 1
instance = comp, \plic0|Interrupt~0 , plic0|Interrupt~0, openriscv_min_sopc, 1
instance = comp, \plic0|Interrupt~1 , plic0|Interrupt~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Exception_code[0]~10 , openriscv0|mem0|Exception_code[0]~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[3]~2 , openriscv0|csr0|mepc[3]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~64 , openriscv0|csr0|Add2~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~66 , openriscv0|csr0|Add2~66, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Add2~67 , openriscv0|csr0|Add2~67, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|mepc[31] , openriscv0|csr0|mepc[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[31]~20 , openriscv0|ctrl0|new_pc[31]~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[31]~21 , openriscv0|ctrl0|new_pc[31]~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[31]~22 , openriscv0|ctrl0|new_pc[31]~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[31] , openriscv0|ctrl0|new_pc[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~69 , openriscv0|id0|Add4~69, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~71 , openriscv0|id0|Add4~71, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2939 , openriscv0|regfile1|regs~2939, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2940 , openriscv0|regfile1|regs~2940, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2936 , openriscv0|regfile1|regs~2936, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2937 , openriscv0|regfile1|regs~2937, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2934 , openriscv0|regfile1|regs~2934, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2935 , openriscv0|regfile1|regs~2935, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2938 , openriscv0|regfile1|regs~2938, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2932 , openriscv0|regfile1|regs~2932, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2933 , openriscv0|regfile1|regs~2933, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2941 , openriscv0|regfile1|regs~2941, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2922 , openriscv0|regfile1|regs~2922, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2923 , openriscv0|regfile1|regs~2923, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2929 , openriscv0|regfile1|regs~2929, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2930 , openriscv0|regfile1|regs~2930, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2924 , openriscv0|regfile1|regs~2924, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2925 , openriscv0|regfile1|regs~2925, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2926 , openriscv0|regfile1|regs~2926, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2927 , openriscv0|regfile1|regs~2927, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2928 , openriscv0|regfile1|regs~2928, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|regs~2931 , openriscv0|regfile1|regs~2931, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[31]~127 , openriscv0|regfile1|rdata1[31]~127, openriscv_min_sopc, 1
instance = comp, \openriscv0|regfile1|rdata1[31]~128 , openriscv0|regfile1|rdata1[31]~128, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add5~60 , openriscv0|id0|Add5~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add2~60 , openriscv0|id0|Add2~60, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~72 , openriscv0|id0|Add4~72, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~73 , openriscv0|id0|Add4~73, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[31] , openriscv0|pc_reg0|hold_branch_target_address[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~64 , openriscv0|pc_reg0|Add0~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~66 , openriscv0|pc_reg0|Add0~66, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~67 , openriscv0|pc_reg0|Add0~67, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[31] , openriscv0|pc_reg0|pc[31], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~3 , openriscv0|iwishbone_bus_if|wishbone_addr_o~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[31] , openriscv0|iwishbone_bus_if|wishbone_addr_o[31], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux32~6 , wb_conmax_top0|m1|Mux32~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector107~0 , openriscv0|iwishbone_bus_if|Selector107~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector107~0clkctrl , openriscv0|iwishbone_bus_if|Selector107~0clkctrl, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux10~2 , wb_conmax_top0|m1|Mux10~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux10~0 , wb_conmax_top0|m1|Mux10~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux10~1 , wb_conmax_top0|m1|Mux10~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux10~3 , wb_conmax_top0|m1|Mux10~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~20 , openriscv0|iwishbone_bus_if|rd_buf~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[21] , openriscv0|iwishbone_bus_if|rd_buf[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector86~0 , openriscv0|iwishbone_bus_if|Selector86~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[21] , openriscv0|iwishbone_bus_if|cpu_data_o[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~20 , openriscv0|if_id0|id_inst~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[21] , openriscv0|if_id0|id_inst[21], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|stallreq~0 , openriscv0|id0|stallreq~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|stallreq~1 , openriscv0|id0|stallreq~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|stallreq~2 , openriscv0|id0|stallreq~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|stallreq~3 , openriscv0|id0|stallreq~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|stallreq~4 , openriscv0|id0|stallreq~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|stallreq~5 , openriscv0|id0|stallreq~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|stallreq~6 , openriscv0|id0|stallreq~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|stallreq~7 , openriscv0|id0|stallreq~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~4 , openriscv0|id_ex0|ex_aluop~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|stall[2]~5 , openriscv0|ctrl0|stall[2]~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~40 , openriscv0|id_ex0|ex_aluop~40, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~56 , openriscv0|id_ex0|ex_aluop~56, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~57 , openriscv0|id_ex0|ex_aluop~57, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~41 , openriscv0|id_ex0|ex_aluop~41, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~42 , openriscv0|id_ex0|ex_aluop~42, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~43 , openriscv0|id_ex0|ex_aluop~43, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~44 , openriscv0|id_ex0|ex_aluop~44, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~45 , openriscv0|id_ex0|ex_aluop~45, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop[3] , openriscv0|id_ex0|ex_aluop[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Equal5~0 , openriscv0|ex0|Equal5~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector153~0 , openriscv0|ex0|Selector153~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Equal0~2 , openriscv0|div0|Equal0~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Equal0~3 , openriscv0|div0|Equal0~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Equal0~0 , openriscv0|div0|Equal0~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Equal0~1 , openriscv0|div0|Equal0~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Equal0~4 , openriscv0|div0|Equal0~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Equal0~10 , openriscv0|div0|Equal0~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|state~15 , openriscv0|div0|state~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|state.01 , openriscv0|div0|state.01, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|state~12 , openriscv0|div0|state~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|state~13 , openriscv0|div0|state~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|state~14 , openriscv0|div0|state~14, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|state~16 , openriscv0|div0|state~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|state.10 , openriscv0|div0|state.10, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|state~20 , openriscv0|div0|state~20, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|state~18 , openriscv0|div0|state~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|state~21 , openriscv0|div0|state~21, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|state.00 , openriscv0|div0|state.00, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|state~22 , openriscv0|div0|state~22, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|cnt[0]~10 , openriscv0|div0|cnt[0]~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|cnt[1] , openriscv0|div0|cnt[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|cnt[2]~13 , openriscv0|div0|cnt[2]~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|cnt[2] , openriscv0|div0|cnt[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|cnt[3]~15 , openriscv0|div0|cnt[3]~15, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|cnt[3] , openriscv0|div0|cnt[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|cnt[4]~17 , openriscv0|div0|cnt[4]~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|cnt[4] , openriscv0|div0|cnt[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|cnt[5]~19 , openriscv0|div0|cnt[5]~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|cnt[5] , openriscv0|div0|cnt[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|cnt[1]~8 , openriscv0|div0|cnt[1]~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|cnt[0] , openriscv0|div0|cnt[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Equal1~0 , openriscv0|div0|Equal1~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Equal1~1 , openriscv0|div0|Equal1~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|state~17 , openriscv0|div0|state~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|state~19 , openriscv0|div0|state~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|state.11 , openriscv0|div0|state.11, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector75~0 , openriscv0|div0|Selector75~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|Selector75~1 , openriscv0|div0|Selector75~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|div0|ready_o , openriscv0|div0|ready_o, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector175~0 , openriscv0|ex0|Selector175~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|stallreq~0 , openriscv0|ex0|stallreq~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~0 , openriscv0|ex_mem0|mem_csr_reg_data~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector252~4 , openriscv0|ex0|Selector252~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector252~5 , openriscv0|ex0|Selector252~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector252~7 , openriscv0|ex0|Selector252~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector252~6 , openriscv0|ex0|Selector252~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Selector252~8 , openriscv0|ex0|Selector252~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|csr_reg_data_o[3] , openriscv0|ex0|csr_reg_data_o[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data~1 , openriscv0|ex_mem0|mem_csr_reg_data~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_csr_reg_data[3] , openriscv0|ex_mem0|mem_csr_reg_data[3], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|csr_mie_o[3]~4 , openriscv0|mem0|csr_mie_o[3]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|csr_mie_o[3]~5 , openriscv0|mem0|csr_mie_o[3]~5, openriscv_min_sopc, 1
instance = comp, \clint0|always1~6 , clint0|always1~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Interrupt~2 , openriscv0|mem0|Interrupt~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|flush~0 , openriscv0|ctrl0|flush~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[25]~51 , openriscv0|ctrl0|new_pc[25]~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[25]~50 , openriscv0|ctrl0|new_pc[25]~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[25]~52 , openriscv0|ctrl0|new_pc[25]~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[25] , openriscv0|ctrl0|new_pc[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~93 , openriscv0|id0|Add4~93, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~94 , openriscv0|id0|Add4~94, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~95 , openriscv0|id0|Add4~95, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[25] , openriscv0|pc_reg0|hold_branch_target_address[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~82 , openriscv0|pc_reg0|Add0~82, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~83 , openriscv0|pc_reg0|Add0~83, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[25] , openriscv0|pc_reg0|pc[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc~25 , openriscv0|if_id0|id_pc~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_pc[25] , openriscv0|if_id0|id_pc[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address~25 , openriscv0|id_ex0|ex_current_inst_address~25, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_current_inst_address[25] , openriscv0|id_ex0|ex_current_inst_address[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~26 , openriscv0|ex_mem0|mem_current_inst_address~26, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address[25] , openriscv0|ex_mem0|mem_current_inst_address[25], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Equal11~8 , openriscv0|mem0|Equal11~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Equal11~2 , openriscv0|mem0|Equal11~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Equal11~1 , openriscv0|mem0|Equal11~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Equal11~3 , openriscv0|mem0|Equal11~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Equal11~0 , openriscv0|mem0|Equal11~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Equal11~4 , openriscv0|mem0|Equal11~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Equal11~5 , openriscv0|mem0|Equal11~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Equal11~6 , openriscv0|mem0|Equal11~6, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Equal11~7 , openriscv0|mem0|Equal11~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Equal11~9 , openriscv0|mem0|Equal11~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Equal11~10 , openriscv0|mem0|Equal11~10, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal23~0 , openriscv0|csr0|Equal23~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|csr0|Equal21~0 , openriscv0|csr0|Equal21~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_we_o~0 , openriscv0|mem0|mem_we_o~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Equal0~3 , openriscv0|iwishbone_bus_if|Equal0~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Equal0~2 , openriscv0|iwishbone_bus_if|Equal0~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_state~12 , openriscv0|iwishbone_bus_if|wishbone_state~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_state.11 , openriscv0|iwishbone_bus_if|wishbone_state.11, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux3~0 , wb_conmax_top0|m1|Mux3~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux3~1 , wb_conmax_top0|m1|Mux3~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux3~2 , wb_conmax_top0|m1|Mux3~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux3~3 , wb_conmax_top0|m1|Mux3~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~13 , openriscv0|iwishbone_bus_if|rd_buf~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[28] , openriscv0|iwishbone_bus_if|rd_buf[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector79~0 , openriscv0|iwishbone_bus_if|Selector79~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[28] , openriscv0|iwishbone_bus_if|cpu_data_o[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~13 , openriscv0|if_id0|id_inst~13, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[28] , openriscv0|if_id0|id_inst[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_excepttype~16 , openriscv0|id_ex0|ex_excepttype~16, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_excepttype[12] , openriscv0|id_ex0|ex_excepttype[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_excepttype~1 , openriscv0|ex_mem0|mem_excepttype~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_excepttype[12] , openriscv0|ex_mem0|mem_excepttype[12], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Exception_code[3]~5 , openriscv0|mem0|Exception_code[3]~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|Exception_code[3]~8 , openriscv0|mem0|Exception_code[3]~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|Equal0~1 , openriscv0|ctrl0|Equal0~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[28]~17 , openriscv0|ctrl0|new_pc[28]~17, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[28]~18 , openriscv0|ctrl0|new_pc[28]~18, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[28]~19 , openriscv0|ctrl0|new_pc[28]~19, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|new_pc[28] , openriscv0|ctrl0|new_pc[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~62 , openriscv0|id0|Add4~62, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~61 , openriscv0|id0|Add4~61, openriscv_min_sopc, 1
instance = comp, \openriscv0|id0|Add4~64 , openriscv0|id0|Add4~64, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|hold_branch_target_address[28] , openriscv0|pc_reg0|hold_branch_target_address[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~58 , openriscv0|pc_reg0|Add0~58, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|Add0~59 , openriscv0|pc_reg0|Add0~59, openriscv_min_sopc, 1
instance = comp, \openriscv0|pc_reg0|pc[28] , openriscv0|pc_reg0|pc[28], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~2 , openriscv0|iwishbone_bus_if|wishbone_addr_o~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[28] , openriscv0|iwishbone_bus_if|wishbone_addr_o[28], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s4_cyc_o_next~0 , wb_conmax_top0|m1|s4_cyc_o_next~0, openriscv_min_sopc, 1
instance = comp, \clint0|wb_acc~2 , clint0|wb_acc~2, openriscv_min_sopc, 1
instance = comp, \clint0|wb_ack_o~0 , clint0|wb_ack_o~0, openriscv_min_sopc, 1
instance = comp, \clint0|wb_ack_o , clint0|wb_ack_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|m1_ack_o , wb_conmax_top0|s4|m1_ack_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s5|m1_ack_o , wb_conmax_top0|s5|m1_ack_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|m1_ack_o~0 , wb_conmax_top0|s15|m1_ack_o~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|m1_ack_o , wb_conmax_top0|s2|m1_ack_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|m1_ack_o , wb_conmax_top0|s3|m1_ack_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|m1_ack_o , wb_conmax_top0|s1|m1_ack_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|m1_ack_o , wb_conmax_top0|s0|m1_ack_o, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux32~2 , wb_conmax_top0|m1|Mux32~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux32~3 , wb_conmax_top0|m1|Mux32~3, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux32~4 , wb_conmax_top0|m1|Mux32~4, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux32~5 , wb_conmax_top0|m1|Mux32~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector72~0 , openriscv0|iwishbone_bus_if|Selector72~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector72~1 , openriscv0|iwishbone_bus_if|Selector72~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_state.01 , openriscv0|iwishbone_bus_if|wishbone_state.01, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o~5 , openriscv0|iwishbone_bus_if|wishbone_addr_o~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|wishbone_addr_o[29] , openriscv0|iwishbone_bus_if|wishbone_addr_o[29], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector96~0 , openriscv0|iwishbone_bus_if|Selector96~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux30~0 , wb_conmax_top0|m1|Mux30~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux30~1 , wb_conmax_top0|m1|Mux30~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux30~2 , wb_conmax_top0|m1|Mux30~2, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux30~3 , wb_conmax_top0|m1|Mux30~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf~3 , openriscv0|iwishbone_bus_if|rd_buf~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|rd_buf[1] , openriscv0|iwishbone_bus_if|rd_buf[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|Selector106~0 , openriscv0|iwishbone_bus_if|Selector106~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|iwishbone_bus_if|cpu_data_o[1] , openriscv0|iwishbone_bus_if|cpu_data_o[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst~3 , openriscv0|if_id0|id_inst~3, openriscv_min_sopc, 1
instance = comp, \openriscv0|if_id0|id_inst[1] , openriscv0|if_id0|id_inst[1], openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~54 , openriscv0|id_ex0|ex_aluop~54, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~47 , openriscv0|id_ex0|ex_aluop~47, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~48 , openriscv0|id_ex0|ex_aluop~48, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~49 , openriscv0|id_ex0|ex_aluop~49, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~50 , openriscv0|id_ex0|ex_aluop~50, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~46 , openriscv0|id_ex0|ex_aluop~46, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~51 , openriscv0|id_ex0|ex_aluop~51, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~52 , openriscv0|id_ex0|ex_aluop~52, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop~53 , openriscv0|id_ex0|ex_aluop~53, openriscv_min_sopc, 1
instance = comp, \openriscv0|id_ex0|ex_aluop[4] , openriscv0|id_ex0|ex_aluop[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_aluop~7 , openriscv0|ex_mem0|mem_aluop~7, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_aluop[4] , openriscv0|ex_mem0|mem_aluop[4], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_state~9 , openriscv0|dwishbone_bus_if|wishbone_state~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_state~11 , openriscv0|dwishbone_bus_if|wishbone_state~11, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_state~12 , openriscv0|dwishbone_bus_if|wishbone_state~12, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_state.00 , openriscv0|dwishbone_bus_if|wishbone_state.00, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[18]~0 , openriscv0|dwishbone_bus_if|wishbone_addr_o[18]~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ctrl0|stall[3]~2 , openriscv0|ctrl0|stall[3]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_aluop~5 , openriscv0|ex_mem0|mem_aluop~5, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_aluop[2] , openriscv0|ex_mem0|mem_aluop[2], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|WideOr6~0 , openriscv0|mem0|WideOr6~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector75~1 , openriscv0|dwishbone_bus_if|Selector75~1, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector75~2 , openriscv0|dwishbone_bus_if|Selector75~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_current_inst_address~0 , openriscv0|ex_mem0|mem_current_inst_address~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_aluop~0 , openriscv0|ex_mem0|mem_aluop~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_aluop[5] , openriscv0|ex_mem0|mem_aluop[5], openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|wdata_o[3]~2 , openriscv0|mem0|wdata_o[3]~2, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[18]~4 , openriscv0|dwishbone_bus_if|wishbone_addr_o[18]~4, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex0|Add1~70 , openriscv0|ex0|Add1~70, openriscv_min_sopc, 1
instance = comp, \openriscv0|ex_mem0|mem_mem_addr[30] , openriscv0|ex_mem0|mem_mem_addr[30], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o~9 , openriscv0|dwishbone_bus_if|wishbone_addr_o~9, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_addr_o[30] , openriscv0|dwishbone_bus_if|wishbone_addr_o[30], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux19~0 , wb_conmax_top0|m0|Mux19~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector75~0 , openriscv0|dwishbone_bus_if|Selector75~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|Selector72~0 , openriscv0|dwishbone_bus_if|Selector72~0, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_state.01 , openriscv0|dwishbone_bus_if|wishbone_state.01, openriscv_min_sopc, 1
instance = comp, \openriscv0|mem0|mem_data_o[0] , openriscv0|mem0|mem_data_o[0], openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o~8 , openriscv0|dwishbone_bus_if|wishbone_data_o~8, openriscv_min_sopc, 1
instance = comp, \openriscv0|dwishbone_bus_if|wishbone_data_o[0] , openriscv0|dwishbone_bus_if|wishbone_data_o[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux67~0 , wb_conmax_top0|s15|Mux67~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[0]~feeder , wb_conmax_top0|rf|conf1[0]~feeder, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[0] , wb_conmax_top0|rf|conf1[0], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_enc|pd0|pri_out[2]~1 , wb_conmax_top0|s1|msel|pri_enc|pd0|pri_out[2]~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb2|Selector0~0 , wb_conmax_top0|s1|msel|arb2|Selector0~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb2|state.grant0 , wb_conmax_top0|s1|msel|arb2|state.grant0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|Mux2~0 , wb_conmax_top0|s1|msel|Mux2~0, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|Mux2~1 , wb_conmax_top0|s1|msel|Mux2~1, openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux63~0 , wb_conmax_top0|s1|Mux63~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[4] , uart_top0|wb_interface|wb_dat_is[4], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux39~0 , wb_conmax_top0|s1|Mux39~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[28] , uart_top0|wb_interface|wb_dat_is[28], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux47~0 , wb_conmax_top0|s1|Mux47~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[20] , uart_top0|wb_interface|wb_dat_is[20], openriscv_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux55~0 , wb_conmax_top0|s1|Mux55~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[12] , uart_top0|wb_interface|wb_dat_is[12], openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux35~0 , uart_top0|wb_interface|Mux35~0, openriscv_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux35~1 , uart_top0|wb_interface|Mux35~1, openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|mcr[4] , uart_top0|regs|mcr[4], openriscv_min_sopc, 1
instance = comp, \uart_top0|regs|stx_pad_o~0 , uart_top0|regs|stx_pad_o~0, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[0] , gpio_top0|ext_pad_o[0], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[1]~feeder , gpio_top0|ext_pad_o[1]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[1] , gpio_top0|ext_pad_o[1], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[2]~feeder , gpio_top0|ext_pad_o[2]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[2] , gpio_top0|ext_pad_o[2], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[3]~feeder , gpio_top0|ext_pad_o[3]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[3] , gpio_top0|ext_pad_o[3], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[4]~feeder , gpio_top0|ext_pad_o[4]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[4] , gpio_top0|ext_pad_o[4], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[5]~feeder , gpio_top0|ext_pad_o[5]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[5] , gpio_top0|ext_pad_o[5], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[6]~feeder , gpio_top0|ext_pad_o[6]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[6] , gpio_top0|ext_pad_o[6], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[7]~feeder , gpio_top0|ext_pad_o[7]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[7] , gpio_top0|ext_pad_o[7], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[8] , gpio_top0|ext_pad_o[8], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[9]~feeder , gpio_top0|ext_pad_o[9]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[9] , gpio_top0|ext_pad_o[9], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[10] , gpio_top0|ext_pad_o[10], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[11]~feeder , gpio_top0|ext_pad_o[11]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[11] , gpio_top0|ext_pad_o[11], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[12]~feeder , gpio_top0|ext_pad_o[12]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[12] , gpio_top0|ext_pad_o[12], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[13] , gpio_top0|ext_pad_o[13], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[14] , gpio_top0|ext_pad_o[14], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[15]~feeder , gpio_top0|ext_pad_o[15]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[15] , gpio_top0|ext_pad_o[15], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[16]~feeder , gpio_top0|ext_pad_o[16]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[16] , gpio_top0|ext_pad_o[16], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[17] , gpio_top0|ext_pad_o[17], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[18]~feeder , gpio_top0|ext_pad_o[18]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[18] , gpio_top0|ext_pad_o[18], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[19] , gpio_top0|ext_pad_o[19], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[20]~feeder , gpio_top0|ext_pad_o[20]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[20] , gpio_top0|ext_pad_o[20], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[21] , gpio_top0|ext_pad_o[21], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[22] , gpio_top0|ext_pad_o[22], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[23]~feeder , gpio_top0|ext_pad_o[23]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[23] , gpio_top0|ext_pad_o[23], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[24]~feeder , gpio_top0|ext_pad_o[24]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[24] , gpio_top0|ext_pad_o[24], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[25]~feeder , gpio_top0|ext_pad_o[25]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[25] , gpio_top0|ext_pad_o[25], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[26] , gpio_top0|ext_pad_o[26], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[27]~feeder , gpio_top0|ext_pad_o[27]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[27] , gpio_top0|ext_pad_o[27], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[28] , gpio_top0|ext_pad_o[28], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[29]~feeder , gpio_top0|ext_pad_o[29]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[29] , gpio_top0|ext_pad_o[29], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[30] , gpio_top0|ext_pad_o[30], openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[31]~feeder , gpio_top0|ext_pad_o[31]~feeder, openriscv_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[31] , gpio_top0|ext_pad_o[31], openriscv_min_sopc, 1
