{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__690.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__699":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__699.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__780":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__780.out"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__789":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__789.out"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__798":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__798.out"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__807":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__807.out"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__816.out"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__825":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__825.out"]
        ]
      },
      "hcompute_output_cgra_stencil_16":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_854_858_859":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_855_856_857":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_857_858":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_856":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_854.out","add_854_858_859.in0"],
          ["add_output_cgra_stencil_1_857_858.out","add_854_858_859.in1"],
          ["self.out_output_cgra_stencil","add_854_858_859.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_855.out","add_855_856_857.in0"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_856.out","add_855_856_857.in1"],
          ["add_output_cgra_stencil_1_857_858.in1","add_855_856_857.out"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_857_858.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_854.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_854.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_855.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_855.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_856.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_856.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_17":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_893_897_898":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_894_895_896":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_896_897":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_893":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_894":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_895":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_893.out","add_893_897_898.in0"],
          ["add_output_cgra_stencil_2_896_897.out","add_893_897_898.in1"],
          ["self.out_output_cgra_stencil","add_893_897_898.out"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_894.out","add_894_895_896.in0"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_895.out","add_894_895_896.in1"],
          ["add_output_cgra_stencil_2_896_897.in1","add_894_895_896.out"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_896_897.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_893.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_893.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_894.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_894.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_895.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_895.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_18":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_932_936_937":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_933_934_935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_935_936":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_932":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_933":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_934":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_932.out","add_932_936_937.in0"],
          ["add_output_cgra_stencil_3_935_936.out","add_932_936_937.in1"],
          ["self.out_output_cgra_stencil","add_932_936_937.out"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_933.out","add_933_934_935.in0"],
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_934.out","add_933_934_935.in1"],
          ["add_output_cgra_stencil_3_935_936.in1","add_933_934_935.out"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_935_936.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_932.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_932.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_933.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_933.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_934.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_934.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_19":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_971_975_976":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_972_973_974":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_974_975":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_971":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_972":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_973":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_971.out","add_971_975_976.in0"],
          ["add_output_cgra_stencil_4_974_975.out","add_971_975_976.in1"],
          ["self.out_output_cgra_stencil","add_971_975_976.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_972.out","add_972_973_974.in0"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_973.out","add_972_973_974.in1"],
          ["add_output_cgra_stencil_4_974_975.in1","add_972_973_974.out"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_974_975.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_971.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_971.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_972.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_972.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_973.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_973.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__708":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__708.out"]
        ]
      },
      "hcompute_output_cgra_stencil_20":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1010_1014_1015":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1011_1012_1013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1013_1014":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_1010":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_1011":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_1012":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_1010.out","add_1010_1014_1015.in0"],
          ["add_output_cgra_stencil_5_1013_1014.out","add_1010_1014_1015.in1"],
          ["self.out_output_cgra_stencil","add_1010_1014_1015.out"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_1011.out","add_1011_1012_1013.in0"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_1012.out","add_1011_1012_1013.in1"],
          ["add_output_cgra_stencil_5_1013_1014.in1","add_1011_1012_1013.out"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1013_1014.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_1010.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_1010.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_1011.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_1011.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_1012.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_1012.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_21":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1049_1053_1054":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1050_1051_1052":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1052_1053":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_1049":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1050":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1051":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_1049.out","add_1049_1053_1054.in0"],
          ["add_output_cgra_stencil_6_1052_1053.out","add_1049_1053_1054.in1"],
          ["self.out_output_cgra_stencil","add_1049_1053_1054.out"],
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1050.out","add_1050_1051_1052.in0"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1051.out","add_1050_1051_1052.in1"],
          ["add_output_cgra_stencil_6_1052_1053.in1","add_1050_1051_1052.out"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1052_1053.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_1049.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_1049.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1050.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1050.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1051.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1051.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_22":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1088_1092_1093":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1089_1090_1091":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1091_1092":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1088":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1089":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1090":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1088.out","add_1088_1092_1093.in0"],
          ["add_output_cgra_stencil_7_1091_1092.out","add_1088_1092_1093.in1"],
          ["self.out_output_cgra_stencil","add_1088_1092_1093.out"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1089.out","add_1089_1090_1091.in0"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1090.out","add_1089_1090_1091.in1"],
          ["add_output_cgra_stencil_7_1091_1092.in1","add_1089_1090_1091.out"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1091_1092.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1088.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1088.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1089.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1089.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1090.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1090.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_23":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1127_1131_1132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1128_1129_1130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1130_1131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1127":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1129":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1127.out","add_1127_1131_1132.in0"],
          ["add_output_cgra_stencil_8_1130_1131.out","add_1127_1131_1132.in1"],
          ["self.out_output_cgra_stencil","add_1127_1131_1132.out"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1128.out","add_1128_1129_1130.in0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1129.out","add_1128_1129_1130.in1"],
          ["add_output_cgra_stencil_8_1130_1131.in1","add_1128_1129_1130.out"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1130_1131.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1127.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1127.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1128.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1128.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1129.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1129.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_24":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1166_1170_1171":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1167_1168_1169":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_9_1169_1170":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1166":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1167":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1166.out","add_1166_1170_1171.in0"],
          ["add_output_cgra_stencil_9_1169_1170.out","add_1166_1170_1171.in1"],
          ["self.out_output_cgra_stencil","add_1166_1170_1171.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1167.out","add_1167_1168_1169.in0"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1168.out","add_1167_1168_1169.in1"],
          ["add_output_cgra_stencil_9_1169_1170.in1","add_1167_1168_1169.out"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_9_1169_1170.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1166.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1166.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1167.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1167.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1168.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1168.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_25":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1205_1209_1210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1206_1207_1208":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_10_1208_1209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1206":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1207":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1205.out","add_1205_1209_1210.in0"],
          ["add_output_cgra_stencil_10_1208_1209.out","add_1205_1209_1210.in1"],
          ["self.out_output_cgra_stencil","add_1205_1209_1210.out"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1206.out","add_1206_1207_1208.in0"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1207.out","add_1206_1207_1208.in1"],
          ["add_output_cgra_stencil_10_1208_1209.in1","add_1206_1207_1208.out"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_10_1208_1209.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1205.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1205.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1206.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1206.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1207.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1207.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_26":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1244_1248_1249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1245_1246_1247":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_11_1247_1248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1245":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1244.out","add_1244_1248_1249.in0"],
          ["add_output_cgra_stencil_11_1247_1248.out","add_1244_1248_1249.in1"],
          ["self.out_output_cgra_stencil","add_1244_1248_1249.out"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1245.out","add_1245_1246_1247.in0"],
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1246.out","add_1245_1246_1247.in1"],
          ["add_output_cgra_stencil_11_1247_1248.in1","add_1245_1246_1247.out"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_11_1247_1248.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1244.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1244.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1245.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1245.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1246.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1246.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_27":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1283_1287_1288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1284_1285_1286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_12_1286_1287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1283":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1284":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1285":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1283.out","add_1283_1287_1288.in0"],
          ["add_output_cgra_stencil_12_1286_1287.out","add_1283_1287_1288.in1"],
          ["self.out_output_cgra_stencil","add_1283_1287_1288.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1284.out","add_1284_1285_1286.in0"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1285.out","add_1284_1285_1286.in1"],
          ["add_output_cgra_stencil_12_1286_1287.in1","add_1284_1285_1286.out"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_12_1286_1287.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1283.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1283.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1284.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1284.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1285.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1285.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_28":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1322_1326_1327":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1323_1324_1325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_13_1325_1326":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1322":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1323":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1324":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1322.out","add_1322_1326_1327.in0"],
          ["add_output_cgra_stencil_13_1325_1326.out","add_1322_1326_1327.in1"],
          ["self.out_output_cgra_stencil","add_1322_1326_1327.out"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1323.out","add_1323_1324_1325.in0"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1324.out","add_1323_1324_1325.in1"],
          ["add_output_cgra_stencil_13_1325_1326.in1","add_1323_1324_1325.out"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_13_1325_1326.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1322.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1322.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1323.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1323.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1324.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1324.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_29":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1361_1365_1366":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1362_1363_1364":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_14_1364_1365":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1361":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1362":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1363":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1361.out","add_1361_1365_1366.in0"],
          ["add_output_cgra_stencil_14_1364_1365.out","add_1361_1365_1366.in1"],
          ["self.out_output_cgra_stencil","add_1361_1365_1366.out"],
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1362.out","add_1362_1363_1364.in0"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1363.out","add_1362_1363_1364.in1"],
          ["add_output_cgra_stencil_14_1364_1365.in1","add_1362_1363_1364.out"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_14_1364_1365.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1361.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1361.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1362.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1362.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1363.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1363.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__717":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__717.out"]
        ]
      },
      "hcompute_output_cgra_stencil_30":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1400_1404_1405":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1401_1402_1403":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_15_1403_1404":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1400":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1401":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1402":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1400.out","add_1400_1404_1405.in0"],
          ["add_output_cgra_stencil_15_1403_1404.out","add_1400_1404_1405.in1"],
          ["self.out_output_cgra_stencil","add_1400_1404_1405.out"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1401.out","add_1401_1402_1403.in0"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1402.out","add_1401_1402_1403.in1"],
          ["add_output_cgra_stencil_15_1403_1404.in1","add_1401_1402_1403.out"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_15_1403_1404.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1400.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1400.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1401.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1401.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1402.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1402.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_31":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1439_1443_1444":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1440_1441_1442":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_16_1442_1443":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1439":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1440":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1439.out","add_1439_1443_1444.in0"],
          ["add_output_cgra_stencil_16_1442_1443.out","add_1439_1443_1444.in1"],
          ["self.out_output_cgra_stencil","add_1439_1443_1444.out"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1440.out","add_1440_1441_1442.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1441.out","add_1440_1441_1442.in1"],
          ["add_output_cgra_stencil_16_1442_1443.in1","add_1440_1441_1442.out"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_16_1442_1443.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1439.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1439.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1440.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1440.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1441.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1441.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__726":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__726.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__735":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__735.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__744":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__744.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__753":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__753.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__762":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__762.out"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__771":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__771.out"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      }
    }
  }
}
}
