#[doc = "Register `CPSW_NUSS_VBUSP_ECC_ded_enable_set_reg0` reader"]
pub type R = crate::R<CpswNussVbuspEccDedEnableSetReg0Spec>;
#[doc = "Register `CPSW_NUSS_VBUSP_ECC_ded_enable_set_reg0` writer"]
pub type W = crate::W<CpswNussVbuspEccDedEnableSetReg0Spec>;
#[doc = "Field `RAMECC0_ENABLE_SET` reader - 0:0\\]
Interrupt Enable Set Register for ramecc0_pend"]
pub type Ramecc0EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC0_ENABLE_SET` writer - 0:0\\]
Interrupt Enable Set Register for ramecc0_pend"]
pub type Ramecc0EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC1_ENABLE_SET` reader - 1:1\\]
Interrupt Enable Set Register for ramecc1_pend"]
pub type Ramecc1EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC1_ENABLE_SET` writer - 1:1\\]
Interrupt Enable Set Register for ramecc1_pend"]
pub type Ramecc1EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC2_ENABLE_SET` reader - 2:2\\]
Interrupt Enable Set Register for ramecc2_pend"]
pub type Ramecc2EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC2_ENABLE_SET` writer - 2:2\\]
Interrupt Enable Set Register for ramecc2_pend"]
pub type Ramecc2EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC3_ENABLE_SET` reader - 3:3\\]
Interrupt Enable Set Register for ramecc3_pend"]
pub type Ramecc3EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC3_ENABLE_SET` writer - 3:3\\]
Interrupt Enable Set Register for ramecc3_pend"]
pub type Ramecc3EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC4_ENABLE_SET` reader - 4:4\\]
Interrupt Enable Set Register for ramecc4_pend"]
pub type Ramecc4EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC4_ENABLE_SET` writer - 4:4\\]
Interrupt Enable Set Register for ramecc4_pend"]
pub type Ramecc4EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC5_ENABLE_SET` reader - 5:5\\]
Interrupt Enable Set Register for ramecc5_pend"]
pub type Ramecc5EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC5_ENABLE_SET` writer - 5:5\\]
Interrupt Enable Set Register for ramecc5_pend"]
pub type Ramecc5EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC6_ENABLE_SET` reader - 6:6\\]
Interrupt Enable Set Register for ramecc6_pend"]
pub type Ramecc6EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC6_ENABLE_SET` writer - 6:6\\]
Interrupt Enable Set Register for ramecc6_pend"]
pub type Ramecc6EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC7_ENABLE_SET` reader - 7:7\\]
Interrupt Enable Set Register for ramecc7_pend"]
pub type Ramecc7EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC7_ENABLE_SET` writer - 7:7\\]
Interrupt Enable Set Register for ramecc7_pend"]
pub type Ramecc7EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC8_ENABLE_SET` reader - 8:8\\]
Interrupt Enable Set Register for ramecc8_pend"]
pub type Ramecc8EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC8_ENABLE_SET` writer - 8:8\\]
Interrupt Enable Set Register for ramecc8_pend"]
pub type Ramecc8EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC9_ENABLE_SET` reader - 9:9\\]
Interrupt Enable Set Register for ramecc9_pend"]
pub type Ramecc9EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC9_ENABLE_SET` writer - 9:9\\]
Interrupt Enable Set Register for ramecc9_pend"]
pub type Ramecc9EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC10_ENABLE_SET` reader - 10:10\\]
Interrupt Enable Set Register for ramecc10_pend"]
pub type Ramecc10EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC10_ENABLE_SET` writer - 10:10\\]
Interrupt Enable Set Register for ramecc10_pend"]
pub type Ramecc10EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC11_ENABLE_SET` reader - 11:11\\]
Interrupt Enable Set Register for ramecc11_pend"]
pub type Ramecc11EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC11_ENABLE_SET` writer - 11:11\\]
Interrupt Enable Set Register for ramecc11_pend"]
pub type Ramecc11EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC12_ENABLE_SET` reader - 12:12\\]
Interrupt Enable Set Register for ramecc12_pend"]
pub type Ramecc12EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC12_ENABLE_SET` writer - 12:12\\]
Interrupt Enable Set Register for ramecc12_pend"]
pub type Ramecc12EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC13_ENABLE_SET` reader - 13:13\\]
Interrupt Enable Set Register for ramecc13_pend"]
pub type Ramecc13EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC13_ENABLE_SET` writer - 13:13\\]
Interrupt Enable Set Register for ramecc13_pend"]
pub type Ramecc13EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC14_ENABLE_SET` reader - 14:14\\]
Interrupt Enable Set Register for ramecc14_pend"]
pub type Ramecc14EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC14_ENABLE_SET` writer - 14:14\\]
Interrupt Enable Set Register for ramecc14_pend"]
pub type Ramecc14EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC15_ENABLE_SET` reader - 15:15\\]
Interrupt Enable Set Register for ramecc15_pend"]
pub type Ramecc15EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC15_ENABLE_SET` writer - 15:15\\]
Interrupt Enable Set Register for ramecc15_pend"]
pub type Ramecc15EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC16_ENABLE_SET` reader - 16:16\\]
Interrupt Enable Set Register for ramecc16_pend"]
pub type Ramecc16EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC16_ENABLE_SET` writer - 16:16\\]
Interrupt Enable Set Register for ramecc16_pend"]
pub type Ramecc16EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC17_ENABLE_SET` reader - 17:17\\]
Interrupt Enable Set Register for ramecc17_pend"]
pub type Ramecc17EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC17_ENABLE_SET` writer - 17:17\\]
Interrupt Enable Set Register for ramecc17_pend"]
pub type Ramecc17EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC18_ENABLE_SET` reader - 18:18\\]
Interrupt Enable Set Register for ramecc18_pend"]
pub type Ramecc18EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC18_ENABLE_SET` writer - 18:18\\]
Interrupt Enable Set Register for ramecc18_pend"]
pub type Ramecc18EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC19_ENABLE_SET` reader - 19:19\\]
Interrupt Enable Set Register for ramecc19_pend"]
pub type Ramecc19EnableSetR = crate::BitReader;
#[doc = "Field `RAMECC19_ENABLE_SET` writer - 19:19\\]
Interrupt Enable Set Register for ramecc19_pend"]
pub type Ramecc19EnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Set Register for ramecc0_pend"]
    #[inline(always)]
    pub fn ramecc0_enable_set(&self) -> Ramecc0EnableSetR {
        Ramecc0EnableSetR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Set Register for ramecc1_pend"]
    #[inline(always)]
    pub fn ramecc1_enable_set(&self) -> Ramecc1EnableSetR {
        Ramecc1EnableSetR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Set Register for ramecc2_pend"]
    #[inline(always)]
    pub fn ramecc2_enable_set(&self) -> Ramecc2EnableSetR {
        Ramecc2EnableSetR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Set Register for ramecc3_pend"]
    #[inline(always)]
    pub fn ramecc3_enable_set(&self) -> Ramecc3EnableSetR {
        Ramecc3EnableSetR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Set Register for ramecc4_pend"]
    #[inline(always)]
    pub fn ramecc4_enable_set(&self) -> Ramecc4EnableSetR {
        Ramecc4EnableSetR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Set Register for ramecc5_pend"]
    #[inline(always)]
    pub fn ramecc5_enable_set(&self) -> Ramecc5EnableSetR {
        Ramecc5EnableSetR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Set Register for ramecc6_pend"]
    #[inline(always)]
    pub fn ramecc6_enable_set(&self) -> Ramecc6EnableSetR {
        Ramecc6EnableSetR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Set Register for ramecc7_pend"]
    #[inline(always)]
    pub fn ramecc7_enable_set(&self) -> Ramecc7EnableSetR {
        Ramecc7EnableSetR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Set Register for ramecc8_pend"]
    #[inline(always)]
    pub fn ramecc8_enable_set(&self) -> Ramecc8EnableSetR {
        Ramecc8EnableSetR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Set Register for ramecc9_pend"]
    #[inline(always)]
    pub fn ramecc9_enable_set(&self) -> Ramecc9EnableSetR {
        Ramecc9EnableSetR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Set Register for ramecc10_pend"]
    #[inline(always)]
    pub fn ramecc10_enable_set(&self) -> Ramecc10EnableSetR {
        Ramecc10EnableSetR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Set Register for ramecc11_pend"]
    #[inline(always)]
    pub fn ramecc11_enable_set(&self) -> Ramecc11EnableSetR {
        Ramecc11EnableSetR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Set Register for ramecc12_pend"]
    #[inline(always)]
    pub fn ramecc12_enable_set(&self) -> Ramecc12EnableSetR {
        Ramecc12EnableSetR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Set Register for ramecc13_pend"]
    #[inline(always)]
    pub fn ramecc13_enable_set(&self) -> Ramecc13EnableSetR {
        Ramecc13EnableSetR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Set Register for ramecc14_pend"]
    #[inline(always)]
    pub fn ramecc14_enable_set(&self) -> Ramecc14EnableSetR {
        Ramecc14EnableSetR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Set Register for ramecc15_pend"]
    #[inline(always)]
    pub fn ramecc15_enable_set(&self) -> Ramecc15EnableSetR {
        Ramecc15EnableSetR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Set Register for ramecc16_pend"]
    #[inline(always)]
    pub fn ramecc16_enable_set(&self) -> Ramecc16EnableSetR {
        Ramecc16EnableSetR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Set Register for ramecc17_pend"]
    #[inline(always)]
    pub fn ramecc17_enable_set(&self) -> Ramecc17EnableSetR {
        Ramecc17EnableSetR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Set Register for ramecc18_pend"]
    #[inline(always)]
    pub fn ramecc18_enable_set(&self) -> Ramecc18EnableSetR {
        Ramecc18EnableSetR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Set Register for ramecc19_pend"]
    #[inline(always)]
    pub fn ramecc19_enable_set(&self) -> Ramecc19EnableSetR {
        Ramecc19EnableSetR::new(((self.bits >> 19) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Set Register for ramecc0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc0_enable_set(
        &mut self,
    ) -> Ramecc0EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc0EnableSetW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Set Register for ramecc1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc1_enable_set(
        &mut self,
    ) -> Ramecc1EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc1EnableSetW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Set Register for ramecc2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc2_enable_set(
        &mut self,
    ) -> Ramecc2EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc2EnableSetW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Set Register for ramecc3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc3_enable_set(
        &mut self,
    ) -> Ramecc3EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc3EnableSetW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Set Register for ramecc4_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc4_enable_set(
        &mut self,
    ) -> Ramecc4EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc4EnableSetW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Set Register for ramecc5_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc5_enable_set(
        &mut self,
    ) -> Ramecc5EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc5EnableSetW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Set Register for ramecc6_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc6_enable_set(
        &mut self,
    ) -> Ramecc6EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc6EnableSetW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Set Register for ramecc7_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc7_enable_set(
        &mut self,
    ) -> Ramecc7EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc7EnableSetW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Set Register for ramecc8_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc8_enable_set(
        &mut self,
    ) -> Ramecc8EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc8EnableSetW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Set Register for ramecc9_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc9_enable_set(
        &mut self,
    ) -> Ramecc9EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc9EnableSetW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Set Register for ramecc10_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc10_enable_set(
        &mut self,
    ) -> Ramecc10EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc10EnableSetW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Set Register for ramecc11_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc11_enable_set(
        &mut self,
    ) -> Ramecc11EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc11EnableSetW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Set Register for ramecc12_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc12_enable_set(
        &mut self,
    ) -> Ramecc12EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc12EnableSetW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Set Register for ramecc13_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc13_enable_set(
        &mut self,
    ) -> Ramecc13EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc13EnableSetW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Set Register for ramecc14_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc14_enable_set(
        &mut self,
    ) -> Ramecc14EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc14EnableSetW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Set Register for ramecc15_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc15_enable_set(
        &mut self,
    ) -> Ramecc15EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc15EnableSetW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Set Register for ramecc16_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc16_enable_set(
        &mut self,
    ) -> Ramecc16EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc16EnableSetW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Set Register for ramecc17_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc17_enable_set(
        &mut self,
    ) -> Ramecc17EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc17EnableSetW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Set Register for ramecc18_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc18_enable_set(
        &mut self,
    ) -> Ramecc18EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc18EnableSetW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Set Register for ramecc19_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc19_enable_set(
        &mut self,
    ) -> Ramecc19EnableSetW<CpswNussVbuspEccDedEnableSetReg0Spec> {
        Ramecc19EnableSetW::new(self, 19)
    }
}
#[doc = "Interrupt Enable Set Register 0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`cpsw_nuss_vbusp_ecc_ded_enable_set_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cpsw_nuss_vbusp_ecc_ded_enable_set_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CpswNussVbuspEccDedEnableSetReg0Spec;
impl crate::RegisterSpec for CpswNussVbuspEccDedEnableSetReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`cpsw_nuss_vbusp_ecc_ded_enable_set_reg0::R`](R) reader structure"]
impl crate::Readable for CpswNussVbuspEccDedEnableSetReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`cpsw_nuss_vbusp_ecc_ded_enable_set_reg0::W`](W) writer structure"]
impl crate::Writable for CpswNussVbuspEccDedEnableSetReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets CPSW_NUSS_VBUSP_ECC_ded_enable_set_reg0 to value 0"]
impl crate::Resettable for CpswNussVbuspEccDedEnableSetReg0Spec {
    const RESET_VALUE: u32 = 0;
}
