\doxysubsubsubsection{DMA flag definitions}
\hypertarget{group__DMA__flag__definitions}{}\label{group__DMA__flag__definitions}\index{DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga44e8f6c1abaebbf8eb3b758242fefd4e}{DMA\+\_\+\+FLAG\+\_\+\+GI1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3475228c998897d0f408a4c5da066186}{DMA\+\_\+\+ISR\+\_\+\+GIF1}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga02b6c752c28b35dba79fa1d2bb55ec06}{DMA\+\_\+\+FLAG\+\_\+\+TC1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a1522414af27c7fff2cc27edac1d680}{DMA\+\_\+\+ISR\+\_\+\+TCIF1}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga4317f6260e1aecc4f5fe882fc043f606}{DMA\+\_\+\+FLAG\+\_\+\+HT1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f83359698adf05854b55705f78d8a5c}{DMA\+\_\+\+ISR\+\_\+\+HTIF1}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga198c0b4984a79514964d3dd5ae546008}{DMA\+\_\+\+FLAG\+\_\+\+TE1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26bfd55e965445ae253a5c5fa8f1769a}{DMA\+\_\+\+ISR\+\_\+\+TEIF1}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga7c4967d950bea1bde3bd90acb4b3c23d}{DMA\+\_\+\+FLAG\+\_\+\+GI2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44fa823dbb15b829621961efc60d6a95}{DMA\+\_\+\+ISR\+\_\+\+GIF2}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_gacdf2954f3faf8314811ed39272825ab0}{DMA\+\_\+\+FLAG\+\_\+\+TC2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga631741eb4843eda3578808a3d8b527b2}{DMA\+\_\+\+ISR\+\_\+\+TCIF2}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_gab21f437ec8a55a600e5ca2af9416baba}{DMA\+\_\+\+FLAG\+\_\+\+HT2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ee1947aef188f437f37d3ff444f8646}{DMA\+\_\+\+ISR\+\_\+\+HTIF2}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga6d81cc881182d35ba7a34c2759cd97f3}{DMA\+\_\+\+FLAG\+\_\+\+TE2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bcd07efcadd5fef598edec1cca70e38}{DMA\+\_\+\+ISR\+\_\+\+TEIF2}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga83f4d42a573855a0de0dece4512dce76}{DMA\+\_\+\+FLAG\+\_\+\+GI3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb0bd8fb0e580688c5cf617b618bbc17}{DMA\+\_\+\+ISR\+\_\+\+GIF3}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga17463fb2609ad37aebe6955a044e83c7}{DMA\+\_\+\+FLAG\+\_\+\+TC3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28664595df654d9d8052fb6f9cc48495}{DMA\+\_\+\+ISR\+\_\+\+TCIF3}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_gad28ea63fda2c87dd5e2ec08e0ab407d4}{DMA\+\_\+\+FLAG\+\_\+\+HT3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53bb9a00737c52faffaaa91ff08b34a1}{DMA\+\_\+\+ISR\+\_\+\+HTIF3}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga3e3d70e09d144c82ffc17d2ece186339}{DMA\+\_\+\+FLAG\+\_\+\+TE3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa624379143a2535d7a60d87d59834d10}{DMA\+\_\+\+ISR\+\_\+\+TEIF3}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_gac8b038323440eac7e763f9c01949ab6f}{DMA\+\_\+\+FLAG\+\_\+\+GI4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4f69823d44810c353af1f0a89eaf180}{DMA\+\_\+\+ISR\+\_\+\+GIF4}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_gafb3f8a8c7048d344865c47e72a598074}{DMA\+\_\+\+FLAG\+\_\+\+TC4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7d4e46949a35cf037a303bd65a0c87a}{DMA\+\_\+\+ISR\+\_\+\+TCIF4}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga1a766ffe9b0138d6ab42819c1a9206f1}{DMA\+\_\+\+FLAG\+\_\+\+HT4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga684cf326c770f1ab21c604a5f62907ad}{DMA\+\_\+\+ISR\+\_\+\+HTIF4}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_gab1bb20d71697de115b87319347216a26}{DMA\+\_\+\+FLAG\+\_\+\+TE4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12fcc1471918f3e7b293b2d825177253}{DMA\+\_\+\+ISR\+\_\+\+TEIF4}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_gad82435e0729bea1b9a5ed01169ca6de6}{DMA\+\_\+\+FLAG\+\_\+\+GI5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83d4d9cba635d1e33e3477b773379cfd}{DMA\+\_\+\+ISR\+\_\+\+GIF5}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga2e3a81f03ed107dbb60cfa7560c32e97}{DMA\+\_\+\+FLAG\+\_\+\+TC5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{DMA\+\_\+\+ISR\+\_\+\+TCIF5}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga3f7bd37a3c6a833a5e8dd011f7ef9acd}{DMA\+\_\+\+FLAG\+\_\+\+HT5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{DMA\+\_\+\+ISR\+\_\+\+HTIF5}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga04a05f5cc8f193757d8658d97a857b3a}{DMA\+\_\+\+FLAG\+\_\+\+TE5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{DMA\+\_\+\+ISR\+\_\+\+TEIF5}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga8c5e51cac200669ba19bd590069582d6}{DMA\+\_\+\+FLAG\+\_\+\+GI6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{DMA\+\_\+\+ISR\+\_\+\+GIF6}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga1e3da05635b4165ce2a0075646cc9131}{DMA\+\_\+\+FLAG\+\_\+\+TC6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d76395cf6c6ef50e05c96d7ae723058}{DMA\+\_\+\+ISR\+\_\+\+TCIF6}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga37e18ea9dab110bafc8de3b6aedabb02}{DMA\+\_\+\+FLAG\+\_\+\+HT6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b6d9787aeff76a51581d9488b4604f}{DMA\+\_\+\+ISR\+\_\+\+HTIF6}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga50e2f489b50cbe42d03a80ca7cd42dad}{DMA\+\_\+\+FLAG\+\_\+\+TE6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae47d914969922381708ae06c1c71123a}{DMA\+\_\+\+ISR\+\_\+\+TEIF6}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga08693ad6c24f8100a564bb0b13c11fa0}{DMA\+\_\+\+FLAG\+\_\+\+GI7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86f178e879b2d8ceeea351e4750272dd}{DMA\+\_\+\+ISR\+\_\+\+GIF7}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_gaacfd9fe9de9727dd862aa475b3d5aee8}{DMA\+\_\+\+FLAG\+\_\+\+TC7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4528af54928542c09502c01827418732}{DMA\+\_\+\+ISR\+\_\+\+TCIF7}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga8216565e4c640761fa93891006d43655}{DMA\+\_\+\+FLAG\+\_\+\+HT7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{DMA\+\_\+\+ISR\+\_\+\+HTIF7}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga312e060067bffdf46136be4f7b0b614c}{DMA\+\_\+\+FLAG\+\_\+\+TE7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{DMA\+\_\+\+ISR\+\_\+\+TEIF7}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__DMA__flag__definitions_ga44e8f6c1abaebbf8eb3b758242fefd4e}\label{group__DMA__flag__definitions_ga44e8f6c1abaebbf8eb3b758242fefd4e} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_GI1@{DMA\_FLAG\_GI1}}
\index{DMA\_FLAG\_GI1@{DMA\_FLAG\_GI1}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_GI1}{DMA\_FLAG\_GI1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+GI1~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3475228c998897d0f408a4c5da066186}{DMA\+\_\+\+ISR\+\_\+\+GIF1}}}

Global Interrupt flag for Channel 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00313}{313}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga7c4967d950bea1bde3bd90acb4b3c23d}\label{group__DMA__flag__definitions_ga7c4967d950bea1bde3bd90acb4b3c23d} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_GI2@{DMA\_FLAG\_GI2}}
\index{DMA\_FLAG\_GI2@{DMA\_FLAG\_GI2}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_GI2}{DMA\_FLAG\_GI2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+GI2~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44fa823dbb15b829621961efc60d6a95}{DMA\+\_\+\+ISR\+\_\+\+GIF2}}}

Global Interrupt flag for Channel 2 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00317}{317}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga83f4d42a573855a0de0dece4512dce76}\label{group__DMA__flag__definitions_ga83f4d42a573855a0de0dece4512dce76} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_GI3@{DMA\_FLAG\_GI3}}
\index{DMA\_FLAG\_GI3@{DMA\_FLAG\_GI3}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_GI3}{DMA\_FLAG\_GI3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+GI3~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb0bd8fb0e580688c5cf617b618bbc17}{DMA\+\_\+\+ISR\+\_\+\+GIF3}}}

Global Interrupt flag for Channel 3 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00321}{321}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_gac8b038323440eac7e763f9c01949ab6f}\label{group__DMA__flag__definitions_gac8b038323440eac7e763f9c01949ab6f} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_GI4@{DMA\_FLAG\_GI4}}
\index{DMA\_FLAG\_GI4@{DMA\_FLAG\_GI4}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_GI4}{DMA\_FLAG\_GI4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+GI4~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4f69823d44810c353af1f0a89eaf180}{DMA\+\_\+\+ISR\+\_\+\+GIF4}}}

Global Interrupt flag for Channel 4 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00325}{325}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_gad82435e0729bea1b9a5ed01169ca6de6}\label{group__DMA__flag__definitions_gad82435e0729bea1b9a5ed01169ca6de6} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_GI5@{DMA\_FLAG\_GI5}}
\index{DMA\_FLAG\_GI5@{DMA\_FLAG\_GI5}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_GI5}{DMA\_FLAG\_GI5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+GI5~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83d4d9cba635d1e33e3477b773379cfd}{DMA\+\_\+\+ISR\+\_\+\+GIF5}}}

Global Interrupt flag for Channel 5 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00329}{329}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga8c5e51cac200669ba19bd590069582d6}\label{group__DMA__flag__definitions_ga8c5e51cac200669ba19bd590069582d6} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_GI6@{DMA\_FLAG\_GI6}}
\index{DMA\_FLAG\_GI6@{DMA\_FLAG\_GI6}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_GI6}{DMA\_FLAG\_GI6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+GI6~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{DMA\+\_\+\+ISR\+\_\+\+GIF6}}}

Global Interrupt flag for Channel 6 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00333}{333}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga08693ad6c24f8100a564bb0b13c11fa0}\label{group__DMA__flag__definitions_ga08693ad6c24f8100a564bb0b13c11fa0} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_GI7@{DMA\_FLAG\_GI7}}
\index{DMA\_FLAG\_GI7@{DMA\_FLAG\_GI7}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_GI7}{DMA\_FLAG\_GI7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+GI7~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86f178e879b2d8ceeea351e4750272dd}{DMA\+\_\+\+ISR\+\_\+\+GIF7}}}

Global Interrupt flag for Channel 7 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00337}{337}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga4317f6260e1aecc4f5fe882fc043f606}\label{group__DMA__flag__definitions_ga4317f6260e1aecc4f5fe882fc043f606} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_HT1@{DMA\_FLAG\_HT1}}
\index{DMA\_FLAG\_HT1@{DMA\_FLAG\_HT1}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_HT1}{DMA\_FLAG\_HT1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+HT1~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f83359698adf05854b55705f78d8a5c}{DMA\+\_\+\+ISR\+\_\+\+HTIF1}}}

Half Transfer flag for Channel 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00315}{315}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_gab21f437ec8a55a600e5ca2af9416baba}\label{group__DMA__flag__definitions_gab21f437ec8a55a600e5ca2af9416baba} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_HT2@{DMA\_FLAG\_HT2}}
\index{DMA\_FLAG\_HT2@{DMA\_FLAG\_HT2}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_HT2}{DMA\_FLAG\_HT2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+HT2~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ee1947aef188f437f37d3ff444f8646}{DMA\+\_\+\+ISR\+\_\+\+HTIF2}}}

Half Transfer flag for Channel 2 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00319}{319}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_gad28ea63fda2c87dd5e2ec08e0ab407d4}\label{group__DMA__flag__definitions_gad28ea63fda2c87dd5e2ec08e0ab407d4} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_HT3@{DMA\_FLAG\_HT3}}
\index{DMA\_FLAG\_HT3@{DMA\_FLAG\_HT3}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_HT3}{DMA\_FLAG\_HT3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+HT3~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53bb9a00737c52faffaaa91ff08b34a1}{DMA\+\_\+\+ISR\+\_\+\+HTIF3}}}

Half Transfer flag for Channel 3 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00323}{323}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga1a766ffe9b0138d6ab42819c1a9206f1}\label{group__DMA__flag__definitions_ga1a766ffe9b0138d6ab42819c1a9206f1} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_HT4@{DMA\_FLAG\_HT4}}
\index{DMA\_FLAG\_HT4@{DMA\_FLAG\_HT4}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_HT4}{DMA\_FLAG\_HT4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+HT4~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga684cf326c770f1ab21c604a5f62907ad}{DMA\+\_\+\+ISR\+\_\+\+HTIF4}}}

Half Transfer flag for Channel 4 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00327}{327}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga3f7bd37a3c6a833a5e8dd011f7ef9acd}\label{group__DMA__flag__definitions_ga3f7bd37a3c6a833a5e8dd011f7ef9acd} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_HT5@{DMA\_FLAG\_HT5}}
\index{DMA\_FLAG\_HT5@{DMA\_FLAG\_HT5}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_HT5}{DMA\_FLAG\_HT5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+HT5~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{DMA\+\_\+\+ISR\+\_\+\+HTIF5}}}

Half Transfer flag for Channel 5 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00331}{331}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga37e18ea9dab110bafc8de3b6aedabb02}\label{group__DMA__flag__definitions_ga37e18ea9dab110bafc8de3b6aedabb02} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_HT6@{DMA\_FLAG\_HT6}}
\index{DMA\_FLAG\_HT6@{DMA\_FLAG\_HT6}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_HT6}{DMA\_FLAG\_HT6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+HT6~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b6d9787aeff76a51581d9488b4604f}{DMA\+\_\+\+ISR\+\_\+\+HTIF6}}}

Half Transfer flag for Channel 6 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00335}{335}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga8216565e4c640761fa93891006d43655}\label{group__DMA__flag__definitions_ga8216565e4c640761fa93891006d43655} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_HT7@{DMA\_FLAG\_HT7}}
\index{DMA\_FLAG\_HT7@{DMA\_FLAG\_HT7}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_HT7}{DMA\_FLAG\_HT7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+HT7~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{DMA\+\_\+\+ISR\+\_\+\+HTIF7}}}

Half Transfer flag for Channel 7 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00339}{339}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga02b6c752c28b35dba79fa1d2bb55ec06}\label{group__DMA__flag__definitions_ga02b6c752c28b35dba79fa1d2bb55ec06} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TC1@{DMA\_FLAG\_TC1}}
\index{DMA\_FLAG\_TC1@{DMA\_FLAG\_TC1}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_TC1}{DMA\_FLAG\_TC1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TC1~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a1522414af27c7fff2cc27edac1d680}{DMA\+\_\+\+ISR\+\_\+\+TCIF1}}}

Transfer Complete flag for Channel 1 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00314}{314}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_gacdf2954f3faf8314811ed39272825ab0}\label{group__DMA__flag__definitions_gacdf2954f3faf8314811ed39272825ab0} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TC2@{DMA\_FLAG\_TC2}}
\index{DMA\_FLAG\_TC2@{DMA\_FLAG\_TC2}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_TC2}{DMA\_FLAG\_TC2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TC2~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga631741eb4843eda3578808a3d8b527b2}{DMA\+\_\+\+ISR\+\_\+\+TCIF2}}}

Transfer Complete flag for Channel 2 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00318}{318}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga17463fb2609ad37aebe6955a044e83c7}\label{group__DMA__flag__definitions_ga17463fb2609ad37aebe6955a044e83c7} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TC3@{DMA\_FLAG\_TC3}}
\index{DMA\_FLAG\_TC3@{DMA\_FLAG\_TC3}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_TC3}{DMA\_FLAG\_TC3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TC3~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28664595df654d9d8052fb6f9cc48495}{DMA\+\_\+\+ISR\+\_\+\+TCIF3}}}

Transfer Complete flag for Channel 3 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00322}{322}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_gafb3f8a8c7048d344865c47e72a598074}\label{group__DMA__flag__definitions_gafb3f8a8c7048d344865c47e72a598074} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TC4@{DMA\_FLAG\_TC4}}
\index{DMA\_FLAG\_TC4@{DMA\_FLAG\_TC4}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_TC4}{DMA\_FLAG\_TC4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TC4~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7d4e46949a35cf037a303bd65a0c87a}{DMA\+\_\+\+ISR\+\_\+\+TCIF4}}}

Transfer Complete flag for Channel 4 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00326}{326}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga2e3a81f03ed107dbb60cfa7560c32e97}\label{group__DMA__flag__definitions_ga2e3a81f03ed107dbb60cfa7560c32e97} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TC5@{DMA\_FLAG\_TC5}}
\index{DMA\_FLAG\_TC5@{DMA\_FLAG\_TC5}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_TC5}{DMA\_FLAG\_TC5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TC5~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{DMA\+\_\+\+ISR\+\_\+\+TCIF5}}}

Transfer Complete flag for Channel 5 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00330}{330}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga1e3da05635b4165ce2a0075646cc9131}\label{group__DMA__flag__definitions_ga1e3da05635b4165ce2a0075646cc9131} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TC6@{DMA\_FLAG\_TC6}}
\index{DMA\_FLAG\_TC6@{DMA\_FLAG\_TC6}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_TC6}{DMA\_FLAG\_TC6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TC6~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d76395cf6c6ef50e05c96d7ae723058}{DMA\+\_\+\+ISR\+\_\+\+TCIF6}}}

Transfer Complete flag for Channel 6 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00334}{334}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_gaacfd9fe9de9727dd862aa475b3d5aee8}\label{group__DMA__flag__definitions_gaacfd9fe9de9727dd862aa475b3d5aee8} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TC7@{DMA\_FLAG\_TC7}}
\index{DMA\_FLAG\_TC7@{DMA\_FLAG\_TC7}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_TC7}{DMA\_FLAG\_TC7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TC7~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4528af54928542c09502c01827418732}{DMA\+\_\+\+ISR\+\_\+\+TCIF7}}}

Transfer Complete flag for Channel 7 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00338}{338}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga198c0b4984a79514964d3dd5ae546008}\label{group__DMA__flag__definitions_ga198c0b4984a79514964d3dd5ae546008} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TE1@{DMA\_FLAG\_TE1}}
\index{DMA\_FLAG\_TE1@{DMA\_FLAG\_TE1}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_TE1}{DMA\_FLAG\_TE1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TE1~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26bfd55e965445ae253a5c5fa8f1769a}{DMA\+\_\+\+ISR\+\_\+\+TEIF1}}}

Transfer Error flag for Channel 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00316}{316}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga6d81cc881182d35ba7a34c2759cd97f3}\label{group__DMA__flag__definitions_ga6d81cc881182d35ba7a34c2759cd97f3} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TE2@{DMA\_FLAG\_TE2}}
\index{DMA\_FLAG\_TE2@{DMA\_FLAG\_TE2}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_TE2}{DMA\_FLAG\_TE2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TE2~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bcd07efcadd5fef598edec1cca70e38}{DMA\+\_\+\+ISR\+\_\+\+TEIF2}}}

Transfer Error flag for Channel 2 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00320}{320}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga3e3d70e09d144c82ffc17d2ece186339}\label{group__DMA__flag__definitions_ga3e3d70e09d144c82ffc17d2ece186339} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TE3@{DMA\_FLAG\_TE3}}
\index{DMA\_FLAG\_TE3@{DMA\_FLAG\_TE3}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_TE3}{DMA\_FLAG\_TE3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TE3~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa624379143a2535d7a60d87d59834d10}{DMA\+\_\+\+ISR\+\_\+\+TEIF3}}}

Transfer Error flag for Channel 3 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00324}{324}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_gab1bb20d71697de115b87319347216a26}\label{group__DMA__flag__definitions_gab1bb20d71697de115b87319347216a26} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TE4@{DMA\_FLAG\_TE4}}
\index{DMA\_FLAG\_TE4@{DMA\_FLAG\_TE4}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_TE4}{DMA\_FLAG\_TE4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TE4~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12fcc1471918f3e7b293b2d825177253}{DMA\+\_\+\+ISR\+\_\+\+TEIF4}}}

Transfer Error flag for Channel 4 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00328}{328}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga04a05f5cc8f193757d8658d97a857b3a}\label{group__DMA__flag__definitions_ga04a05f5cc8f193757d8658d97a857b3a} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TE5@{DMA\_FLAG\_TE5}}
\index{DMA\_FLAG\_TE5@{DMA\_FLAG\_TE5}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_TE5}{DMA\_FLAG\_TE5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TE5~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{DMA\+\_\+\+ISR\+\_\+\+TEIF5}}}

Transfer Error for Channel 5 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00332}{332}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga50e2f489b50cbe42d03a80ca7cd42dad}\label{group__DMA__flag__definitions_ga50e2f489b50cbe42d03a80ca7cd42dad} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TE6@{DMA\_FLAG\_TE6}}
\index{DMA\_FLAG\_TE6@{DMA\_FLAG\_TE6}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_TE6}{DMA\_FLAG\_TE6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TE6~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae47d914969922381708ae06c1c71123a}{DMA\+\_\+\+ISR\+\_\+\+TEIF6}}}

Transfer Error flag for Channel 6 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00336}{336}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

\Hypertarget{group__DMA__flag__definitions_ga312e060067bffdf46136be4f7b0b614c}\label{group__DMA__flag__definitions_ga312e060067bffdf46136be4f7b0b614c} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TE7@{DMA\_FLAG\_TE7}}
\index{DMA\_FLAG\_TE7@{DMA\_FLAG\_TE7}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_FLAG\_TE7}{DMA\_FLAG\_TE7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TE7~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{DMA\+\_\+\+ISR\+\_\+\+TEIF7}}}

Transfer Error flag for Channel 7 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source_l00340}{340}} of file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

