# Tue Aug 15 16:04:50 2017

Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 150MB)

@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":850:8:850:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":861:8:861:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) (flattening)

@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Removing sequential instance aempty_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated)) of type view:PrimLib.dffse(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
HyperSrc tag CommsFPGA_top_0.bd_resetn
HyperSrc tag CommsFPGA_top_0.lock
HyperSrc tag CommsFPGA_top_0.manchester_in
HyperSrc tag CommsFPGA_top_0.manch_out_p
HyperSrc tag CommsFPGA_top_0.reset
HyperSrc tag CommsFPGA_top_0.rx_fifo_din_pipe
HyperSrc tag CommsFPGA_top_0.sw_reset
HyperSrc tag CommsFPGA_top_0.bd_reset
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_addr
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_rdata
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_ready
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_wdata
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_write
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_fifo_dout
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_fifo_empty
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_fifo_full
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_fifo_rd_en
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_packet_depth
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_packet_depth_status
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.tx_fifo_empty
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.tx_fifo_full
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.tx_fifo_wr_en
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.clk16x
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.col_detect
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.int_reg
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_packet_complt
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.status_reg
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.tx_packet_complt
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.up_eop
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.apb3_reset
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.block_int_until_rd
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.int_reg_clr
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.irx_packet_avail_int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_crc_error_int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_fifo_overflow_int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_fifo_underrun_int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.up_eop_del
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.readfifo_wr_state
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.clkdiv
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.inrz_data
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.imanches_in_dly
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.irx_center_sample
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.s2p_data
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.afe_rx_state
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.readfifo_read_ptr
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.readfifo_write_ptr
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_empty
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_full
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_underrun
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.itx_fifo_empty
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.packet_available_clear_reg
HyperSrc tag ident_coreinst.IICE_INST.b3_SoW.identify_sampler_ready
HyperSrc tag ident_coreinst.IICE_INST.Identify_IICE_trigger_ext
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_uireg
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_urstb
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrupd
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrck
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrcap
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrsh
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_utdi

Making connections to hyper_source modules
@W: BN401 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":212:20:212:44|Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'
Deleting unused hyper source hypers_sampler_ready (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog))
Deleting unused hyper source trigger_hs (in view: VhdlGenLib.IICE_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_uireg (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_urstb (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrupd (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrck (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrcap (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrsh (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_utdi (in view: VhdlGenLib.comm_block_x(verilog))
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":6017:2:6017:7|Removing sequential instance b13_PSyil9s_99H_L (in view: VhdlGenLib.IICE_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MT480 :"c:/users/gcallsen/documents/projects/fpga/1v6_linux_4kla_lost_packets081317/synthesis/rev_2_noimplement/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 156MB peak: 160MB)

Encoding state machine state[0:2] (in view: work.CoreConfigP(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[16] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[17] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[18] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[19] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[20] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[21] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[22] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[23] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[24] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[25] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[26] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[27] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[28] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[29] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[30] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[31] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance paddr[11] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine sm0_state[0:6] (in view: work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Found counter in view:work.CoreResetP(rtl) instance count_ddr[13:0] 
@N: MO230 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\up_if.vhd":698:6:698:7|Found up-down counter in view:work.uP_if(behavioral) instance RX_packet_depth[7:0]  
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\interrupts.vhd":312:6:312:7|Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\manchesencoder.vhd":113:4:113:5|Removing sequential instance byte_clk_en_d[1] (in view: work.ManchesEncoder(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine TX_STATE[0:8] (in view: work.TX_SM(behavioral))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\tx_sm.vhd":149:6:149:7|Found counter in view:work.TX_SM(behavioral) instance PostAmble_cntr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\tx_sm.vhd":149:6:149:7|Found counter in view:work.TX_SM(behavioral) instance txen_early_cntr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\tx_sm.vhd":149:6:149:7|Found counter in view:work.TX_SM(behavioral) instance tx_byte_cntr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\tx_sm.vhd":149:6:149:7|Found counter in view:work.TX_SM(behavioral) instance PreAmble_cntr[6:0] 
@N: MF179 :|Found 12 by 12 bit equality operator ('==') TX_SM\.un25_tx_byte_cntr (in view: work.TX_SM(behavioral))
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\idlelinedetector.vhd":71:4:71:5|Found counter in view:work.IdleLineDetector_0(behavioral) instance idle_line_cntr[15:0] 
Encoding state machine ReadFIFO_WR_STATE[0:9] (in view: work.ReadFIFO_Write_SM(behavioral))
original code -> new code
   00000000001 -> 0000000001
   00000000010 -> 0000000010
   00000000100 -> 0000000100
   00000001000 -> 0000001000
   00000100000 -> 0000010000
   00001000000 -> 0000100000
   00010000000 -> 0001000000
   00100000000 -> 0010000000
   01000000000 -> 0100000000
   10000000000 -> 1000000000
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\readfifo_write_sm.vhd":278:6:278:7|Found counter in view:work.ReadFIFO_Write_SM(behavioral) instance rx_byte_cntr[11:0] 
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\readfifo_write_sm.vhd":499:20:499:56|Found 16 by 16 bit equality operator ('==') ReadFIFO_WR_SM\.un1_sampler_clk1x_en (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\readfifo_write_sm.vhd":363:29:363:66|Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un32_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\readfifo_write_sm.vhd":364:29:364:66|Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un35_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\readfifo_write_sm.vhd":365:29:365:66|Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un38_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\readfifo_write_sm.vhd":362:29:362:66|Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un29_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\readfifo_write_sm.vhd":419:22:419:57|Found 12 by 12 bit equality operator ('==') ReadFIFO_WR_SM\.un58_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\idlelinedetector.vhd":71:4:71:5|Found counter in view:work.IdleLineDetector_1(behavioral) instance idle_line_cntr[15:0] 
Encoding state machine AFE_RX_STATE[0:4] (in view: work.AFE_RX_SM(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   100000 -> 10000
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\afe_rx_sm.vhd":111:4:111:5|Found counter in view:work.AFE_RX_SM(behavioral) instance start_bit_cntr[7:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":730:6:730:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance rptr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":910:6:910:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance memraddr_r[10:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":888:6:888:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance memwaddr_r[10:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":706:6:706:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance wptr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":706:6:706:7|Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance wptr[13:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":730:6:730:7|Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance rptr[13:0] 
Encoding state machine b13_nAzGfFM_sLsv3[5:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   1101 -> 100000
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":5308:2:5308:7|Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) instance b7_nYhI39s[11:0] 
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":5165:3:5165:8|Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":5193:3:5193:8|Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[168] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[169] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[170] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[171] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[172] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[173] is reduced to a combinational gate by constant propagation.
@N: FX403 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":2649:3:2649:8|Property "block_ram" or "no_rw_check" found for RAM b3_SoW.b3_SoW[167:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":2649:3:2649:8|RAM b3_SoW.b3_SoW[167:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":2497:10:2497:15|Found counter in view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) instance genblk9\.b9_v_mzCDYXs[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":2446:2:2446:7|Found counter in view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) instance b12_2_St6KCa_jHv[11:0] 
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[174] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[173] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[172] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[171] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[170] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_2_noimplement\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[169] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 161MB)

@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\afe_rx_sm.vhd":149:6:149:7|Removing sequential instance MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.rx_packet_avail (in view: work.CommsFPGA_top(behavioral)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 173MB)

@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|Removing sequential instance CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.afull_r (in view: work.m2s010_som(rtl)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 173MB peak: 178MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 174MB peak: 180MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 176MB peak: 180MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 178MB peak: 180MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 176MB peak: 180MB)

@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Removing sequential instance CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.aempty_r (in view: work.m2s010_som(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 178MB peak: 180MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 189MB peak: 194MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -4.44ns		4195 /      3233
   2		0h:00m:07s		    -4.44ns		3476 /      3240
   3		0h:00m:07s		    -4.44ns		3477 /      3240
   4		0h:00m:07s		    -4.44ns		3477 /      3240

   5		0h:00m:08s		    -4.44ns		3477 /      3240
   6		0h:00m:08s		    -4.44ns		3477 /      3240


   7		0h:00m:09s		    -4.44ns		3476 /      3240
   8		0h:00m:09s		    -4.44ns		3477 /      3240
@N: MF322 |Retiming summary: 2 registers retimed to 46 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 2 registers retimed to 46

Original and Pipelined registers replaced by retiming :
		CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.aempty_r
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.iTX_FIFO_rd_en

New registers created by retiming :
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[0]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[1]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[2]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[3]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[4]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[5]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[6]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[7]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[8]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[9]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[10]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_0
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[0]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[1]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[2]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[3]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[4]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[5]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[6]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[7]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[8]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.iTX_FIFO_rd_en_ret_0
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.iTX_FIFO_rd_en_ret_1
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[0]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[1]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[2]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[3]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[4]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[5]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[6]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[7]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[8]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[9]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[10]
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg_en_ret
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg_en_ret_0
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_1
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_3
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_4
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_2
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_3
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_4
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_5
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_6
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_7
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_8


		#####   END RETIMING REPORT  #####

@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance m2s010_som_sb_0.CORECONFIGP_0.paddr[14] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N: FP130 |Promoting Net N_114 on CLKINT  I_5 
@N: FP130 |Promoting Net CommsFPGA_top_0.FIFOS_INST.irx_fifo_rst_i on CLKINT  I_932 
@N: FP130 |Promoting Net RESET on CLKINT  I_933 
@N: FP130 |Promoting Net CommsFPGA_top_0.BIT_CLK on CLKINT  I_934 
@N: FP130 |Promoting Net long_reset on CLKINT  I_935 
@N: FP130 |Promoting Net ident_coreinst.IICE_INST.b5_voSc3 on CLKINT  I_936 
@N: FP130 |Promoting Net CommsFPGA_top_0.FIFOS_INST.itx_fifo_rst_i on CLKINT  I_937 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_938 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_939 
@N: FP130 |Promoting Net CommsFPGA_top_0.N_480_i_i on CLKINT  I_940 
@N: FP130 |Promoting Net ident_coreinst.IICE_INST.b5_nUTGT.b6_nfs_IF[1] on CLKINT  I_941 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_942 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_943 
@N: FP130 |Promoting Net CommsFPGA_top_0.MANCHESTER_ENCODER_INST.tx_crc_reset_i on CLKINT  I_944 
@N: FP130 |Promoting Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR\.un2_apb3_reset on CLKINT  I_945 
@N: FP130 |Promoting Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_reset_i on CLKINT  I_946 
@N: FP130 |Promoting Net bd_reset on CLKINT  I_947 
@N: FP130 |Promoting Net hcr_update on CLKINT  I_21 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 193MB peak: 199MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 196MB peak: 199MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
5 non-gated/non-generated clock tree(s) driving 1112 clock pin(s) of sequential element(s)
17 gated/generated clock tree(s) driving 2284 clock pin(s) of sequential element(s)
0 instances converted, 2284 sequential instances remain driven by gated/generated clocks

====================================================================== Non-Gated/Non-Generated Clocks ======================================================================
Clock Tree ID     Driving Element                                       Drive Element Type              Fanout     Sample Instance                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0018       ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     UJTAG                           1101       ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1]    
@K:CKID0019       MAC_MII_TX_CLK                                        port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0020       m2s010_som_sb_0.CAM_SPI_1_CLK.U0_0                    BIBUF                           1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0021       MAC_MII_RX_CLK                                        port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0022       ident_coreinst.comm_block_INST.dr2_tck_keep           clock definition on keepbuf     8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]
============================================================================================================================================================================
============================================================================================================================================ Gated/Generated Clocks =============================================================================================================================================
Clock Tree ID     Driving Element                                                                           Drive Element Type     Fanout     Sample Instance                                                                                         Explanation                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_31_sqmuxa_i                           CFG4                   8          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                                                  No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0002       CommsFPGA_top_0.RESET                                                                     CFG2                   3          CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un3_debounce_in_rs                   No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       CommsFPGA_CCC_0.CCC_INST                                                                  CCC                    1077       CommsFPGA_top_0.RX_FIFO_RST                                                                             No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0004       m2s010_som_sb_0.CCC_0.CCC_INST                                                            CCC                    801        long_reset_set                                                                                          No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0005       CommsFPGA_top_0.BIT_CLK                                                                   SLE                    263        CommsFPGA_top_0.long_reset                                                                              No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0006       m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                        MSS_060                75         m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                      No gated clock conversion method for cell cell:work.MSS_060
@K:CKID0007       m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                                                 RCOSC_25_50MHZ         20         m2s010_som_sb_0.CORERESETP_0.count_ddr[13]                                                              No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0008       CommsFPGA_CCC_0.CCC_INST                                                                  CCC                    4          CommsFPGA_top_0.BIT_CLK                                                                                 No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0009       CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.underflow_r     SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0010       CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.overflow_r      SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_0     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0011       CommsFPGA_top_0.FIFOS_INST.RX_FIFO_UNDERRUN_3_0_0_wmux_0                                  ARI1                   1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_1     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0012       CommsFPGA_top_0.FIFOS_INST.RX_FIFO_OVERFLOW_3_0_0_wmux_0                                  ARI1                   1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_2     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0013       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_CRC_error               SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_3     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0014       CommsFPGA_top_0.long_reset                                                                SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0015       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3_0_a2                                  CFG4                   18         ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3.b8_vABZ3qsY                                   No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0016       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_RNO                                   CFG2                   8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1.b10_dZst39_EF3[4]                                     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0017       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_toClk16x         CFG2                   1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR.un6_apb3_reset_rs       No gated clock conversion method for cell cell:ACG4.SLE    
=================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 145MB peak: 199MB)

Writing Analyst data base C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_2_NoImplement\synwork\m2s010_som_m.srm
@N: MT480 :"c:/users/gcallsen/documents/projects/fpga/1v6_linux_4kla_lost_packets081317/synthesis/rev_2_noimplement/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 180MB peak: 199MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"c:/users/gcallsen/documents/projects/fpga/1v6_linux_4kla_lost_packets081317/synthesis/rev_2_noimplement/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 
@N: FX1056 |Writing EDF file: C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_2_NoImplement\m2s010_som.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 182MB peak: 199MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 180MB peak: 199MB)

@W: MT246 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd":66:4:66:11|Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT480 :"c:/users/gcallsen/documents/projects/fpga/1v6_linux_4kla_lost_packets081317/synthesis/rev_2_noimplement/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 
@W: MT420 |Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"
@W: MT420 |Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"
@N: MT615 |Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns 
@W: MT420 |Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"
@W: MT420 |Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"
@W: MT420 |Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"
@W: MT420 |Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"
@W: MT420 |Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"
@W: MT420 |Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"
@W: MT420 |Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"
@W: MT420 |Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"
@W: MT420 |Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"
@W: MT420 |Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 15 16:05:04 2017
#


Top view:               m2s010_som
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_2_NoImplement\instr_sources\syn_dics.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.044

                                                                      Requested     Estimated     Requested     Estimated                 Clock        Clock               
Starting Clock                                                        Frequency     Frequency     Period        Period        Slack       Type         Group               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  100.0 MHz     137.7 MHz     10.000        7.262         2.738       inferred     Inferred_clkgroup_2 
ident_coreinst.comm_block_INST.dr2_tck                                1.0 MHz       883.6 MHz     1000.000      1.132         998.868     declared     identify_jtag_group1
jtag_interface_x|b9_nv_oQwfYF                                         100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_10
jtag_interface_x|b10_8Kz_rKlrtX                                       100.0 MHz     737.2 MHz     10.000        1.357         8.643       inferred     Inferred_clkgroup_9 
jtag_interface_x|identify_clk_int_inferred_clock                      100.0 MHz     250.2 MHz     10.000        3.997         6.003       inferred     Inferred_clkgroup_8 
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                100.0 MHz     159.3 MHz     10.000        6.278         3.722       inferred     Inferred_clkgroup_0 
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                100.0 MHz     342.7 MHz     10.000        2.918         7.082       inferred     Inferred_clkgroup_1 
m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0]                    100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_11
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     117.1 MHz     10.000        8.543         1.457       inferred     Inferred_clkgroup_3 
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     372.7 MHz     10.000        2.683         7.317       inferred     Inferred_clkgroup_7 
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     100.0 MHz     121.4 MHz     10.000        8.234         1.395       inferred     Inferred_clkgroup_4 
m2s010_som|MAC_MII_RX_CLK                                             100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_6 
m2s010_som|MAC_MII_TX_CLK                                             100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_5 
System                                                                100.0 MHz     157.6 MHz     10.000        6.345         3.655       system       system_clkgroup     
===========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                           Ending                                                             |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                             System                                                             |  10.000      3.655    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  10.000      3.432    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             CommsFPGA_top|BIT_CLK_inferred_clock                               |  10.000      5.904    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  10.000      3.675    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             jtag_interface_x|identify_clk_int_inferred_clock                   |  10.000      3.741    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             jtag_interface_x|b10_8Kz_rKlrtX                                    |  10.000      5.982    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             jtag_interface_x|b9_nv_oQwfYF                                      |  10.000      4.522    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             ident_coreinst.comm_block_INST.dr2_tck                             |  1000.000    995.044  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             System                                                             |  10.000      3.113    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  10.000      3.722    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             jtag_interface_x|identify_clk_int_inferred_clock                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  10.000      7.082    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               System                                                             |  10.000      2.049    |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               CommsFPGA_top|BIT_CLK_inferred_clock                               |  10.000      2.738    |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    System                                                             |  10.000      -1.044   |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  10.000      1.457    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  10.000      1.766    |  No paths    -      |  5.000       2.688  |  5.000       1.395
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  10.000      7.317    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                   System                                                             |  10.000      2.744    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                   m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                   jtag_interface_x|identify_clk_int_inferred_clock                   |  10.000      6.003    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                   jtag_interface_x|b9_nv_oQwfYF                                      |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                    System                                                             |  10.000      2.663    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                    jtag_interface_x|identify_clk_int_inferred_clock                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                    jtag_interface_x|b10_8Kz_rKlrtX                                    |  10.000      8.644    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                    jtag_interface_x|b9_nv_oQwfYF                                      |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                                      jtag_interface_x|identify_clk_int_inferred_clock                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                             System                                                             |  1000.000    996.138  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                             jtag_interface_x|b10_8Kz_rKlrtX                                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                             ident_coreinst.comm_block_INST.dr2_tck                             |  1000.000    998.868  |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CommsFPGA_top|BIT_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                    Starting                                                                               Arrival          
Instance                                                                                                                            Reference                                Type        Pin           Net                 Time        Slack
                                                                                                                                    Clock                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.long_reset                                                                                                          CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             long_reset_0        0.108       2.049
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[2]     RDATA_int[2]        2.263       2.738
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[1]     RDATA_int[1]        2.263       2.744
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[3]     RDATA_int[3]        2.263       2.820
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[4]     RDATA_int[4]        2.263       2.835
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[0]     RDATA_int[0]        2.263       2.846
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[5]     RDATA_int[5]        2.263       2.849
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[6]     RDATA_int[6]        2.263       2.864
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[7]     RDATA_int[7]        2.263       2.908
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[9]                                                                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             tx_byte_cntr[9]     0.087       3.443
============================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                  Starting                                                                                  Required          
Instance                                                                          Reference                                Type     Pin     Net                             Time         Slack
                                                                                  Clock                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                            CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       APB3_RDATA_1[3]                 9.745        2.049
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[9]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un25_tx_byte_cntr_a_4_i[10]     9.745        2.738
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[6]                            CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       APB3_RDATA_1[6]                 9.745        3.083
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0]                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[0]                       9.745        3.127
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15]                CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[15]                      9.745        3.127
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[1]                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[1]                       9.745        3.450
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]                            CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       APB3_RDATA_1[5]                 9.745        3.518
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                            CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       APB3_RDATA_1[0]                 9.745        3.527
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]                            CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       APB3_RDATA_1[1]                 9.745        3.745
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]                            CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       APB3_RDATA_1[7]                 9.745        3.863
==============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      7.696
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.049

    Number of logic level(s):                7
    Starting point:                          CommsFPGA_top_0.long_reset / Q
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                       Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.long_reset                                                 SLE        Q        Out     0.108     0.108       -         
long_reset_0                                                               Net        -        -       1.117     -           1         
CommsFPGA_top_0.long_reset_RNIUA27                                         CLKINT     A        In      -         1.225       -         
CommsFPGA_top_0.long_reset_RNIUA27                                         CLKINT     Y        Out     0.375     1.601       -         
long_reset                                                                 Net        -        -       1.142     -           18        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_455_i                           CFG4       B        In      -         2.742       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_455_i                           CFG4       Y        Out     0.164     2.907       -         
N_455_i                                                                    Net        -        -       0.900     -           14        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI3OAV1              CFG4       C        In      -         3.807       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI3OAV1              CFG4       Y        Out     0.223     4.030       -         
APB3_RDATA_1_sn_N_31_mux                                                   Net        -        -       0.830     -           9         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_0_wmux[3]     ARI1       B        In      -         4.860       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_0_wmux[3]     ARI1       Y        Out     0.165     5.024       -         
APB3_RDATA_1_27_d_0_0_y0[3]                                                Net        -        -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_wmux_0[3]     ARI1       A        In      -         5.396       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_wmux_0[3]     ARI1       Y        Out     0.100     5.497       -         
APB3_RDATA_1_27_d_0_wmux_0_Y[3]                                            Net        -        -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27[3]                CFG4       C        In      -         6.614       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27[3]                CFG4       Y        Out     0.203     6.817       -         
N_1765                                                                     Net        -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[3]                   CFG3       B        In      -         7.373       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[3]                   CFG3       Y        Out     0.165     7.537       -         
APB3_RDATA_1[3]                                                            Net        -        -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                     SLE        D        In      -         7.696       -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 7.951 is 1.759(22.1%) logic and 6.192(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ident_coreinst.comm_block_INST.dr2_tck
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                        Arrival            
Instance                                                      Reference                                  Type     Pin     Net                 Time        Slack  
                                                              Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[0]     0.108       996.138
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[1]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[2]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[3]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[4]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[5]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[6]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[7]     0.087       998.868
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                          Required            
Instance                                                      Reference                                  Type      Pin      Net                 Time         Slack  
                                                              Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             ident_coreinst.comm_block_INST.dr2_tck     UJTAG     UTDO     b9_PLF_6lNa2        1000.000     996.138
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[1]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[2]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[3]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[4]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[5]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[6]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[7]     999.745      998.868
====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      3.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 996.138

    Number of logic level(s):                3
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.dr2_tck [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     SLE       Q        Out     0.108     0.108       -         
b9_OvyH3_saL[0]                                               Net       -        -       0.789     -           2         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_u_i_m2_1     CFG3      C        In      -         0.897       -         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_u_i_m2_1     CFG3      Y        Out     0.223     1.120       -         
b3_PLF_u_i_m2_1                                               Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_u_i_m2       CFG4      C        In      -         1.676       -         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_u_i_m2       CFG4      Y        Out     0.226     1.902       -         
N_27                                                          Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2        CFG4      D        In      -         2.457       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2        CFG4      Y        Out     0.288     2.745       -         
b9_PLF_6lNa2                                                  Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             UJTAG     UTDO     In      -         3.862       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 3.862 is 0.845(21.9%) logic and 3.017(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: jtag_interface_x|b10_8Kz_rKlrtX
====================================



Starting Points with Worst Slack
********************************

                                                                         Starting                                                                      Arrival          
Instance                                                                 Reference                           Type     Pin     Net                      Time        Slack
                                                                         Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[2]     0.108       2.663
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[1]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[0]     0.108       2.763
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[4]     0.108       3.497
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[5]     0.108       3.619
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[3]     0.108       4.253
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[2]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[1]     0.108       4.314
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[0]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b11_uRrc_WYOFjZ[0]       0.108       5.391
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b12_ORbIwXaEF_bd         0.108       7.053
========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                     Required          
Instance                                                                 Reference                           Type      Pin      Net                   Time         Slack
                                                                         Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        jtag_interface_x|b10_8Kz_rKlrtX     UJTAG     UTDO     b9_PLF_6lNa2          10.000       2.663
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]     jtag_interface_x|b10_8Kz_rKlrtX     SLE       D        b10_dZst39_EF3_18     9.745        8.643
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      7.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.663

    Number of logic level(s):                7
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|b10_8Kz_rKlrtX [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[2]                                                     Net       -        -       0.976     -           12        
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux              ARI1      B        In      -         1.084       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux              ARI1      Y        Out     0.165     1.248       -         
b3_PLF_5_i_m2_0_0_y0                                                     Net       -        -       0.372     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0            ARI1      A        In      -         1.621       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0            ARI1      Y        Out     0.100     1.721       -         
N_29                                                                     Net       -        -       1.117     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_N_4L5_1                  CFG3      C        In      -         2.838       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_N_4L5_1                  CFG3      Y        Out     0.210     3.048       -         
b3_PLF_u_0_N_4L5_1                                                       Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_N_4L5                    CFG4      B        In      -         3.603       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_N_4L5                    CFG4      Y        Out     0.148     3.752       -         
b3_PLF_u_0_1                                                             Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                          CFG4      C        In      -         4.308       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                          CFG4      Y        Out     0.226     4.533       -         
b3_PLF                                                                   Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_u_i_m2                  CFG4      D        In      -         5.089       -         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_u_i_m2                  CFG4      Y        Out     0.288     5.377       -         
N_27                                                                     Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2                   CFG4      D        In      -         5.932       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2                   CFG4      Y        Out     0.288     6.220       -         
b9_PLF_6lNa2                                                             Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        UJTAG     UTDO     In      -         7.337       -         
====================================================================================================================================
Total path delay (propagation time + setup) of 7.337 is 1.532(20.9%) logic and 5.805(79.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: jtag_interface_x|identify_clk_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                Starting                                                                                            Arrival          
Instance                                                                        Reference                                            Type        Pin           Net                  Time        Slack
                                                                                Clock                                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0]                          jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b12_PSyi_XlK_qHv     0.108       2.744
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nfs_M9kYfr[0]             jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b8_nUTQ_XlK          0.108       2.789
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b15_vABZ3qsY_ub3Rme           jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b10_vbTtJX_Y2x       0.108       3.161
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nUT_M9kYfr[0]             jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b10_PKFoLX_Y2x       0.108       3.261
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[0]                              jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b10_OFWNT9_Y2x       0.108       4.734
ident_coreinst.IICE_INST.b5_nUTGT.b12_uRrc2XfY_rbN[0]                           jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b9_ubTt3_Mxf         0.108       4.856
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[0]            jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b4_ycsM              0.108       5.372
ident_coreinst.IICE_INST.b3_SoW.samplerStatus.genblk1\.b13_PLF_2grFt_FH9[0]     jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             ttdo                 0.108       5.450
ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1]                           jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b3_ORb[1]            0.108       5.933
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                        jtag_interface_x|identify_clk_int_inferred_clock     RAM1K18     A_DOUT[0]     b7_vFW_PlM[0]        2.263       6.003
=====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                                 Required          
Instance                                               Reference                                            Type      Pin      Net              Time         Slack
                                                       Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw      jtag_interface_x|identify_clk_int_inferred_clock     UJTAG     UTDO     b9_PLF_6lNa2     10.000       2.744
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[1]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[1]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[2]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[2]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[3]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[3]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[4]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[4]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[5]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[5]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[6]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[6]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[7]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[7]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[8]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[8]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[9]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[9]      9.745        6.003
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      7.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.744

    Number of logic level(s):                7
    Starting point:                          ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                              Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0]            SLE       Q        Out     0.108     0.108       -         
b12_PSyi_XlK_qHv                                                  Net       -        -       0.733     -           3         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux       ARI1      D        In      -         0.841       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux       ARI1      Y        Out     0.326     1.168       -         
b3_PLF_5_i_m2_0_0_y0                                              Net       -        -       0.372     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0     ARI1      A        In      -         1.540       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0     ARI1      Y        Out     0.100     1.640       -         
N_29                                                              Net       -        -       1.117     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_N_4L5_1           CFG3      C        In      -         2.757       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_N_4L5_1           CFG3      Y        Out     0.210     2.967       -         
b3_PLF_u_0_N_4L5_1                                                Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_N_4L5             CFG4      B        In      -         3.523       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_N_4L5             CFG4      Y        Out     0.148     3.671       -         
b3_PLF_u_0_1                                                      Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                   CFG4      C        In      -         4.227       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                   CFG4      Y        Out     0.226     4.452       -         
b3_PLF                                                            Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_u_i_m2           CFG4      D        In      -         5.008       -         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_u_i_m2           CFG4      Y        Out     0.288     5.296       -         
N_27                                                              Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2            CFG4      D        In      -         5.851       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2            CFG4      Y        Out     0.288     6.139       -         
b9_PLF_6lNa2                                                      Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                 UJTAG     UTDO     In      -         7.256       -         
=============================================================================================================================
Total path delay (propagation time + setup) of 7.256 is 1.694(23.3%) logic and 5.562(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                     Starting                                                                                             Arrival          
Instance                                                                                                             Reference                                                  Type     Pin     Net                      Time        Slack
                                                                                                                     Clock                                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1]                                                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       ReadFIFO_Read_Ptr[1]     0.108       3.113
CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[0]                                                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       ReadFIFO_Read_Ptr[0]     0.108       3.284
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en                            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       sampler_clk1x_en         0.087       3.722
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[12]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[12]       0.087       4.097
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[13]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[13]       0.108       4.196
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[14]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[14]       0.108       4.270
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[15]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[15]       0.108       4.319
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[12]                         m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[12]       0.087       4.323
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.SM_advance_i                                          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       SM_advance_i             0.087       4.339
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r                                   m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       iRX_FIFO_Full[1]         0.108       4.368
===========================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                   Starting                                                                                        Required          
Instance                                                                           Reference                                                  Type     Pin     Net                 Time         Slack
                                                                                   Clock                                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[3]     9.745        3.113
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[7]     9.745        3.432
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[0]     9.745        3.624
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[0]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre       9.662        3.722
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[1]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre       9.662        3.722
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[2]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre       9.662        3.722
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[3]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre       9.662        3.722
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[4]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre       9.662        3.722
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[5]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre       9.662        3.722
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[6]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      rx_byte_cntre       9.662        3.722
=====================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      6.631
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.113

    Number of logic level(s):                6
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1] / Q
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1]                            SLE      Q        Out     0.108     0.108       -         
ReadFIFO_Read_Ptr[1]                                                       Net      -        -       1.595     -           32        
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_0_0_wmux[3]                      ARI1     B        In      -         1.703       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_0_0_wmux[3]                      ARI1     Y        Out     0.165     1.868       -         
RX_FIFO_DOUT_3_0_0_y0[3]                                                   Net      -        -       0.372     -           1         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_0_0_wmux_0[3]                    ARI1     A        In      -         2.240       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_0_0_wmux_0[3]                    ARI1     Y        Out     0.100     2.341       -         
RX_FIFO_DOUT[3]                                                            Net      -        -       1.123     -           2         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_14[3]                CFG3     A        In      -         3.463       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_14[3]                CFG3     Y        Out     0.087     3.551       -         
N_1659                                                                     Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_wmux_0[3]     ARI1     D        In      -         4.106       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_wmux_0[3]     ARI1     Y        Out     0.326     4.433       -         
APB3_RDATA_1_27_d_0_wmux_0_Y[3]                                            Net      -        -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27[3]                CFG4     C        In      -         5.550       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27[3]                CFG4     Y        Out     0.203     5.753       -         
N_1765                                                                     Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[3]                   CFG3     B        In      -         6.308       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[3]                   CFG3     Y        Out     0.165     6.473       -         
APB3_RDATA_1[3]                                                            Net      -        -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                     SLE      D        In      -         6.631       -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 6.887 is 1.410(20.5%) logic and 5.477(79.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                             Starting                                                                                         Arrival          
Instance                                                     Reference                                                  Type     Pin     Net                  Time        Slack
                                                             Clock                                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PreAmble_d[1]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       TX_PreAmble_d[1]     0.108       7.082
CommsFPGA_top_0.BIT_CLK                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       BIT_CLK_i            0.108       7.653
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PreAmble_d[0]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       TX_PreAmble_d[0]     0.087       8.972
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                                                         Required          
Instance                                                     Reference                                                  Type     Pin     Net                  Time         Slack
                                                             Clock                                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT       m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       MANCHESTER_OUT_5     9.745        7.082
CommsFPGA_top_0.BIT_CLK                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       BIT_CLK_i_i          9.745        8.255
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PreAmble_d[1]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       TX_PreAmble_d[0]     9.745        8.972
================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.082

    Number of logic level(s):                3
    Starting point:                          CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PreAmble_d[1] / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PreAmble_d[1]                                    SLE      Q        Out     0.108     0.108       -         
TX_PreAmble_d[1]                                                                            Net      -        -       0.733     -           3         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_ss0_i_0_a2_2     CFG2     B        In      -         0.841       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_ss0_i_0_a2_2     CFG2     Y        Out     0.164     1.006       -         
N_549                                                                                       Net      -        -       0.630     -           2         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.un1_TX_PreAmble_d_0_o2_0_o2[0]                      CFG3     A        In      -         1.636       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.un1_TX_PreAmble_d_0_o2_0_o2[0]                      CFG3     Y        Out     0.087     1.723       -         
un1_TX_PreAmble_d_i[0]                                                                      Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MAN_OUT_DATA_PROC\.MANCHESTER_OUT_5_u               CFG4     C        In      -         2.278       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MAN_OUT_DATA_PROC\.MANCHESTER_OUT_5_u               CFG4     Y        Out     0.226     2.504       -         
MANCHESTER_OUT_5                                                                            Net      -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT                                      SLE      D        In      -         2.663       -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 2.918 is 0.841(28.8%) logic and 2.077(71.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                     Starting                                                                                                                          Arrival           
Instance                                                                                                                             Reference                                           Type        Pin                Net                                            Time        Slack 
                                                                                                                                     Clock                                                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[14]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]     2.900       -1.044
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[15]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]     2.901       -0.997
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[12]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[12]     2.892       -0.494
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[13]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[13]     2.884       -0.385
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_SEL          m2s010_som_sb_0_FIC_0_APB_MASTER_PSELx         2.949       -0.311
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[1]          RDATA_int[3]                                   2.263       0.510 
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_WRITE        CoreAPB3_0_APBmslave0_PWRITE                   2.963       0.576 
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C1     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[1]          RDATA_int[3]                                   2.263       0.611 
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ENABLE       CoreAPB3_0_APBmslave0_PENABLE                  2.941       0.783 
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C3     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[1]          RDATA_int[7]                                   2.263       0.829 
=========================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                 Starting                                                                                 Required           
Instance                                                                         Reference                                           Type     Pin     Net                 Time         Slack 
                                                                                 Clock                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                           m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[3]     9.745        -1.044
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[6]                           m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[6]     9.745        -0.010
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]                           m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[5]     9.745        0.425 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                           m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[0]     9.745        0.434 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]                           m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[1]     9.745        0.652 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]                           m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[7]     9.745        0.770 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[2]                           m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[2]     9.745        0.774 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]                           m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[4]     9.745        0.774 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.block_int_until_rd       m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      un1_N_5_mux_0_i     9.662        1.457 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.irx_packet_avail_int     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      un1_N_5_mux_0_i     9.662        1.457 
=============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      10.789
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.044

    Number of logic level(s):                8
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[14]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                         MSS_060     F_HM0_ADDR[14]     Out     2.900     2.900       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]                                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        B                  In      -         4.017       -         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        Y                  Out     0.148     4.166       -         
iPSELS_raw_1[0]                                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        B                  In      -         4.721       -         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        Y                  Out     0.165     4.886       -         
CoreAPB3_0_APBmslave0_PSELx                                                Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_455_i                           CFG4        C                  In      -         5.774       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_455_i                           CFG4        Y                  Out     0.226     6.000       -         
N_455_i                                                                    Net         -                  -       0.900     -           14        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI3OAV1              CFG4        C                  In      -         6.900       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI3OAV1              CFG4        Y                  Out     0.223     7.123       -         
APB3_RDATA_1_sn_N_31_mux                                                   Net         -                  -       0.830     -           9         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_0_wmux[3]     ARI1        B                  In      -         7.953       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_0_wmux[3]     ARI1        Y                  Out     0.165     8.117       -         
APB3_RDATA_1_27_d_0_0_y0[3]                                                Net         -                  -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_wmux_0[3]     ARI1        A                  In      -         8.489       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_wmux_0[3]     ARI1        Y                  Out     0.100     8.590       -         
APB3_RDATA_1_27_d_0_wmux_0_Y[3]                                            Net         -                  -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27[3]                CFG4        C                  In      -         9.707       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27[3]                CFG4        Y                  Out     0.203     9.910       -         
N_1765                                                                     Net         -                  -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[3]                   CFG3        B                  In      -         10.466      -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[3]                   CFG3        Y                  Out     0.165     10.630      -         
APB3_RDATA_1[3]                                                            Net         -                  -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                     SLE         D                  In      -         10.789      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 11.044 is 4.550(41.2%) logic and 6.494(58.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      10.741
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.997

    Number of logic level(s):                8
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                         MSS_060     F_HM0_ADDR[15]     Out     2.901     2.901       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]                                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        A                  In      -         4.018       -         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        Y                  Out     0.100     4.119       -         
iPSELS_raw_1[0]                                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        B                  In      -         4.674       -         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        Y                  Out     0.164     4.838       -         
CoreAPB3_0_APBmslave0_PSELx                                                Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_455_i                           CFG4        C                  In      -         5.726       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_455_i                           CFG4        Y                  Out     0.223     5.949       -         
N_455_i                                                                    Net         -                  -       0.900     -           14        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI3OAV1              CFG4        C                  In      -         6.850       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI3OAV1              CFG4        Y                  Out     0.226     7.075       -         
APB3_RDATA_1_sn_N_31_mux                                                   Net         -                  -       0.830     -           9         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_0_wmux[3]     ARI1        B                  In      -         7.905       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_0_wmux[3]     ARI1        Y                  Out     0.165     8.070       -         
APB3_RDATA_1_27_d_0_0_y0[3]                                                Net         -                  -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_wmux_0[3]     ARI1        A                  In      -         8.442       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_wmux_0[3]     ARI1        Y                  Out     0.100     8.542       -         
APB3_RDATA_1_27_d_0_wmux_0_Y[3]                                            Net         -                  -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27[3]                CFG4        C                  In      -         9.659       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27[3]                CFG4        Y                  Out     0.203     9.863       -         
N_1765                                                                     Net         -                  -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[3]                   CFG3        B                  In      -         10.418      -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[3]                   CFG3        Y                  Out     0.165     10.583      -         
APB3_RDATA_1[3]                                                            Net         -                  -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                     SLE         D                  In      -         10.741      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 10.997 is 4.502(40.9%) logic and 6.494(59.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      10.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.571

    Number of logic level(s):                7
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[14]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                         MSS_060     F_HM0_ADDR[14]     Out     2.900     2.900       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]                                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        B                  In      -         4.017       -         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        Y                  Out     0.148     4.166       -         
iPSELS_raw_1[0]                                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        B                  In      -         4.721       -         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        Y                  Out     0.165     4.886       -         
CoreAPB3_0_APBmslave0_PSELx                                                Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_455_i                           CFG4        C                  In      -         5.774       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_455_i                           CFG4        Y                  Out     0.226     6.000       -         
N_455_i                                                                    Net         -                  -       0.900     -           14        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI3OAV1              CFG4        C                  In      -         6.900       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI3OAV1              CFG4        Y                  Out     0.223     7.123       -         
APB3_RDATA_1_sn_N_31_mux                                                   Net         -                  -       0.830     -           9         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_wmux_0[3]     ARI1        B                  In      -         7.953       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_wmux_0[3]     ARI1        Y                  Out     0.165     8.117       -         
APB3_RDATA_1_27_d_0_wmux_0_Y[3]                                            Net         -                  -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27[3]                CFG4        C                  In      -         9.234       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27[3]                CFG4        Y                  Out     0.203     9.437       -         
N_1765                                                                     Net         -                  -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[3]                   CFG3        B                  In      -         9.993       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[3]                   CFG3        Y                  Out     0.165     10.157      -         
APB3_RDATA_1[3]                                                            Net         -                  -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                     SLE         D                  In      -         10.316      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 10.571 is 4.449(42.1%) logic and 6.122(57.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      10.269
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.524

    Number of logic level(s):                7
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                         MSS_060     F_HM0_ADDR[15]     Out     2.901     2.901       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]                                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        A                  In      -         4.018       -         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        Y                  Out     0.100     4.119       -         
iPSELS_raw_1[0]                                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        B                  In      -         4.674       -         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        Y                  Out     0.164     4.838       -         
CoreAPB3_0_APBmslave0_PSELx                                                Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_455_i                           CFG4        C                  In      -         5.726       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_455_i                           CFG4        Y                  Out     0.223     5.949       -         
N_455_i                                                                    Net         -                  -       0.900     -           14        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI3OAV1              CFG4        C                  In      -         6.850       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI3OAV1              CFG4        Y                  Out     0.226     7.075       -         
APB3_RDATA_1_sn_N_31_mux                                                   Net         -                  -       0.830     -           9         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_wmux_0[3]     ARI1        B                  In      -         7.905       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_wmux_0[3]     ARI1        Y                  Out     0.165     8.070       -         
APB3_RDATA_1_27_d_0_wmux_0_Y[3]                                            Net         -                  -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27[3]                CFG4        C                  In      -         9.187       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27[3]                CFG4        Y                  Out     0.203     9.390       -         
N_1765                                                                     Net         -                  -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[3]                   CFG3        B                  In      -         9.945       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[3]                   CFG3        Y                  Out     0.165     10.110      -         
APB3_RDATA_1[3]                                                            Net         -                  -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                     SLE         D                  In      -         10.269      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 10.524 is 4.402(41.8%) logic and 6.122(58.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      10.238
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.494

    Number of logic level(s):                7
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[12]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                         MSS_060     F_HM0_ADDR[12]     Out     2.892     2.892       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[12]                                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        D                  In      -         4.009       -         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        Y                  Out     0.326     4.335       -         
CoreAPB3_0_APBmslave0_PSELx                                                Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_455_i                           CFG4        C                  In      -         5.223       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_455_i                           CFG4        Y                  Out     0.223     5.447       -         
N_455_i                                                                    Net         -                  -       0.900     -           14        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI3OAV1              CFG4        C                  In      -         6.347       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI3OAV1              CFG4        Y                  Out     0.226     6.572       -         
APB3_RDATA_1_sn_N_31_mux                                                   Net         -                  -       0.830     -           9         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_0_wmux[3]     ARI1        B                  In      -         7.402       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_0_wmux[3]     ARI1        Y                  Out     0.165     7.567       -         
APB3_RDATA_1_27_d_0_0_y0[3]                                                Net         -                  -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_wmux_0[3]     ARI1        A                  In      -         7.939       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27_d_0_wmux_0[3]     ARI1        Y                  Out     0.100     8.040       -         
APB3_RDATA_1_27_d_0_wmux_0_Y[3]                                            Net         -                  -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27[3]                CFG4        C                  In      -         9.157       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_27[3]                CFG4        Y                  Out     0.203     9.360       -         
N_1765                                                                     Net         -                  -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[3]                   CFG3        B                  In      -         9.915       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[3]                   CFG3        Y                  Out     0.165     10.080      -         
APB3_RDATA_1[3]                                                            Net         -                  -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                     SLE         D                  In      -         10.238      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 10.494 is 4.555(43.4%) logic and 5.939(56.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                                                Arrival          
Instance                                      Reference                                                             Type     Pin     Net              Time        Slack
                                              Clock                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[0]     0.108       7.317
m2s010_som_sb_0.CORERESETP_0.count_ddr[1]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[1]     0.108       7.392
m2s010_som_sb_0.CORERESETP_0.count_ddr[2]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[2]     0.108       7.408
m2s010_som_sb_0.CORERESETP_0.count_ddr[3]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[3]     0.108       7.425
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[4]     0.108       7.441
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[5]     0.108       7.457
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[6]     0.108       7.473
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[7]     0.108       7.490
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[8]     0.108       7.506
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[9]     0.108       7.522
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                                   Required          
Instance                                       Reference                                                             Type     Pin     Net                 Time         Slack
                                               Clock                                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[13]     9.745        7.317
m2s010_som_sb_0.CORERESETP_0.count_ddr[12]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[12]     9.745        7.333
m2s010_som_sb_0.CORERESETP_0.count_ddr[11]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[11]     9.745        7.350
m2s010_som_sb_0.CORERESETP_0.count_ddr[10]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[10]     9.745        7.366
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[9]      9.745        7.382
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[8]      9.745        7.399
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[7]      9.745        7.415
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[6]      9.745        7.431
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[5]      9.745        7.447
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[4]      9.745        7.464
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.428
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.317

    Number of logic level(s):                14
    Starting point:                          m2s010_som_sb_0.CORERESETP_0.count_ddr[0] / Q
    Ending point:                            m2s010_som_sb_0.CORERESETP_0.count_ddr[13] / D
    The start point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]          SLE      Q        Out     0.108     0.108       -         
count_ddr[0]                                       Net      -        -       0.733     -           3         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s_915       ARI1     B        In      -         0.841       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s_915       ARI1     FCO      Out     0.201     1.042       -         
count_ddr_s_915_FCO                                Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCI      In      -         1.042       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCO      Out     0.016     1.058       -         
count_ddr_cry[1]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCI      In      -         1.058       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCO      Out     0.016     1.075       -         
count_ddr_cry[2]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCI      In      -         1.075       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCO      Out     0.016     1.091       -         
count_ddr_cry[3]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCI      In      -         1.091       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCO      Out     0.016     1.107       -         
count_ddr_cry[4]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCI      In      -         1.107       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCO      Out     0.016     1.123       -         
count_ddr_cry[5]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCI      In      -         1.123       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCO      Out     0.016     1.140       -         
count_ddr_cry[6]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCI      In      -         1.140       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCO      Out     0.016     1.156       -         
count_ddr_cry[7]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCI      In      -         1.156       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCO      Out     0.016     1.172       -         
count_ddr_cry[8]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCI      In      -         1.172       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCO      Out     0.016     1.189       -         
count_ddr_cry[9]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCI      In      -         1.189       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCO      Out     0.016     1.205       -         
count_ddr_cry[10]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCI      In      -         1.205       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCO      Out     0.016     1.221       -         
count_ddr_cry[11]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCI      In      -         1.221       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCO      Out     0.016     1.238       -         
count_ddr_cry[12]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     FCI      In      -         1.238       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     S        Out     0.073     1.311       -         
count_ddr_s[13]                                    Net      -        -       1.117     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]         SLE      D        In      -         2.428       -         
=============================================================================================================
Total path delay (propagation time + setup) of 2.683 is 0.833(31.0%) logic and 1.850(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                                                                                 Arrival          
Instance                                               Reference                                             Type        Pin                        Net                                         Time        Slack
                                                       Clock                                                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.psel                     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          psel                                        0.108       1.395
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[1]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]      5.657       1.766
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PREADY         CORECONFIGP_0_MDDR_APBmslave_PREADY         5.374       1.931
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[7]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[7]      5.885       2.313
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[12]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[12]     5.666       2.532
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[3]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]      5.850       2.542
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[14]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[14]     5.822       2.570
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[5]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[5]      5.695       2.571
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[13]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[13]     5.600       2.598
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[9]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[9]      5.576       2.622
=================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                                                                      Required          
Instance                                                   Reference                                             Type        Pin                  Net                                    Time         Slack
                                                           Clock                                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PSEL     CORECONFIGP_0_MDDR_APBmslave_PSELx     4.005        1.395
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[16]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[16]                             4.745        1.482
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[3]                              4.745        1.496
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[6]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[6]                              4.745        1.496
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[14]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[14]                             4.745        1.496
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[15]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[15]                             4.745        1.496
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[0]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[0]                              4.745        1.621
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[5]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[5]                              4.745        1.742
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[1]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[1]                              9.745        1.766
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[2]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[2]                              4.745        1.810
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.995
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.005

    - Propagation time:                      2.610
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.395

    Number of logic level(s):                1
    Starting point:                          m2s010_som_sb_0.CORECONFIGP_0.psel / Q
    Ending point:                            m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PSEL
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB

Instance / Net                                                     Pin                  Pin               Arrival     No. of    
Name                                                   Type        Name                 Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.psel                     SLE         Q                    Out     0.108     0.108       -         
psel                                                   Net         -                    -       1.073     -           19        
m2s010_som_sb_0.CORECONFIGP_0.paddr_RNI2KTI1[12]       CFG4        D                    In      -         1.181       -         
m2s010_som_sb_0.CORECONFIGP_0.paddr_RNI2KTI1[12]       CFG4        Y                    Out     0.288     1.469       -         
CORECONFIGP_0_MDDR_APBmslave_PSELx                     Net         -                    -       1.141     -           17        
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     MSS_060     MDDR_FABRIC_PSEL     In      -         2.610       -         
================================================================================================================================
Total path delay (propagation time + setup) of 3.605 is 1.391(38.6%) logic and 2.214(61.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                         Starting                                                      Arrival          
Instance                                                                                                 Reference     Type      Pin          Net                      Time        Slack
                                                                                                         Clock                                                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_CCC_0.CCC_INST                                                                                 System        CCC       LOCK         CommsFPGA_CCC_0_LOCK     0.000       3.432
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                                        System        UJTAG     UIREG[6]     b3_1Um                   0.000       3.655
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR\.un2_apb3_reset_rs_3     System        SLE       Q            un2_apb3_reset_rs_3      0.108       3.675
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                                        System        UJTAG     UIREG[3]     b6_uS_MrX[2]             0.000       3.717
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR\.un2_apb3_reset_rs_2     System        SLE       Q            un2_apb3_reset_rs_2      0.108       3.753
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR\.un2_apb3_reset_rs_1     System        SLE       Q            un2_apb3_reset_rs_1      0.108       3.799
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                                        System        UJTAG     UIREG[4]     b6_uS_MrX[3]             0.000       3.799
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                                        System        UJTAG     UIREG[5]     b6_uS_MrX[4]             0.000       3.842
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR\.un2_apb3_reset_rs       System        SLE       Q            un2_apb3_reset_rs        0.108       3.878
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR\.un2_apb3_reset_rs_0     System        SLE       Q            un2_apb3_reset_rs_0      0.108       4.472
========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                   Starting                                               Required          
Instance                                                                           Reference     Type     Pin     Net                     Time         Slack
                                                                                   Clock                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[7]     System        SLE      D       start_bit_cntr_s[7]     9.745        3.432
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[6]     System        SLE      D       start_bit_cntr_s[6]     9.745        3.449
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[5]     System        SLE      D       start_bit_cntr_s[5]     9.745        3.465
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[4]     System        SLE      D       start_bit_cntr_s[4]     9.745        3.481
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[3]     System        SLE      D       start_bit_cntr_s[3]     9.745        3.498
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[0]     System        SLE      D       start_bit_cntr_s[0]     9.745        3.511
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[1]     System        SLE      D       start_bit_cntr_s[1]     9.745        3.511
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[2]     System        SLE      D       start_bit_cntr_s[2]     9.745        3.511
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[0]     System        SLE      EN      start_bit_cntre         9.662        3.580
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[1]     System        SLE      EN      start_bit_cntre         9.662        3.580
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      6.312
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.432

    Number of logic level(s):                12
    Starting point:                          CommsFPGA_CCC_0.CCC_INST / LOCK
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[7] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_CCC_0.CCC_INST                                                                           CCC        LOCK     Out     0.000     0.000       -         
CommsFPGA_CCC_0_LOCK                                                                               Net        -        -       1.123     -           2         
CommsFPGA_top_0.RESET                                                                              CFG2       A        In      -         1.123       -         
CommsFPGA_top_0.RESET                                                                              CFG2       Y        Out     0.100     1.223       -         
RESET_0                                                                                            Net        -        -       1.117     -           1         
CommsFPGA_top_0.RESET_RNIFEG6                                                                      CLKINT     A        In      -         2.341       -         
CommsFPGA_top_0.RESET_RNIFEG6                                                                      CLKINT     Y        Out     0.375     2.716       -         
RESET                                                                                              Net        -        -       1.143     -           22        
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.START_BIT_COUNTER_PROC\.un5_reset     CFG3       A        In      -         3.859       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.START_BIT_COUNTER_PROC\.un5_reset     CFG3       Y        Out     0.087     3.946       -         
un5_reset                                                                                          Net        -        -       0.861     -           11        
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_cry_cy[0]              ARI1       B        In      -         4.807       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_cry_cy[0]              ARI1       FCO      Out     0.201     5.008       -         
start_bit_cntr_cry_cy                                                                              Net        -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_cry[0]                 ARI1       FCI      In      -         5.008       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_cry[0]                 ARI1       FCO      Out     0.016     5.024       -         
start_bit_cntr_cry[0]                                                                              Net        -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_cry[1]                 ARI1       FCI      In      -         5.024       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_cry[1]                 ARI1       FCO      Out     0.016     5.041       -         
start_bit_cntr_cry[1]                                                                              Net        -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_cry[2]                 ARI1       FCI      In      -         5.041       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_cry[2]                 ARI1       FCO      Out     0.016     5.057       -         
start_bit_cntr_cry[2]                                                                              Net        -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_cry[3]                 ARI1       FCI      In      -         5.057       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_cry[3]                 ARI1       FCO      Out     0.016     5.073       -         
start_bit_cntr_cry[3]                                                                              Net        -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_cry[4]                 ARI1       FCI      In      -         5.073       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_cry[4]                 ARI1       FCO      Out     0.016     5.090       -         
start_bit_cntr_cry[4]                                                                              Net        -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_cry[5]                 ARI1       FCI      In      -         5.090       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_cry[5]                 ARI1       FCO      Out     0.016     5.106       -         
start_bit_cntr_cry[5]                                                                              Net        -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_cry[6]                 ARI1       FCI      In      -         5.106       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_cry[6]                 ARI1       FCO      Out     0.016     5.122       -         
start_bit_cntr_cry[6]                                                                              Net        -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_s[7]                   ARI1       FCI      In      -         5.122       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr_s[7]                   ARI1       S        Out     0.073     5.195       -         
start_bit_cntr_s[7]                                                                                Net        -        -       1.117     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[7]                     SLE        D        In      -         6.312       -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 6.568 is 1.206(18.4%) logic and 5.362(81.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 180MB peak: 199MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 180MB peak: 199MB)

---------------------------------------
Resource Usage Report for m2s010_som 

Mapping to part: m2s060tfcsbga325std
Cell usage:
CCC             2 uses
CLKINT          22 uses
MSS_060         1 use
MX2             2 uses
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
UJTAG           1 use
XTLOSC          1 use
CFG1           46 uses
CFG2           395 uses
CFG3           541 uses
CFG4           1536 uses

Carry cells:
ARI1            680 uses - used for arithmetic functions
ARI1            115 uses - used for Wide-Mux implementation
Total ARI1      795 uses


Sequential Cells: 
SLE            3265 uses

DSP Blocks:    0 of 72 (0%)

I/O ports: 131
I/O primitives: 122
BIBUF          43 uses
INBUF          25 uses
OUTBUF         50 uses
OUTBUF_DIFF    1 use
TRIBUFF        3 uses


Global Clock Buffers: 22 of 8 (275%)


RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 63 of 69 (91%)

Total LUTs:    3313

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 2268; LUTs = 2268;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  3265 + 0 + 2268 + 0 = 5533;
Total number of LUTs after P&R:  3313 + 0 + 2268 + 0 = 5581;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 42MB peak: 199MB)

Process took 0h:00m:13s realtime, 0h:00m:13s cputime
# Tue Aug 15 16:05:04 2017

###########################################################]
