{
	"PDK": "gf180mcuD",
	"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
	"DESIGN_NAME": "unigate",
	"VERILOG_FILES": [
		"dir::../../verilog/rtl/params.v",
        "dir::../../verilog/rtl/unigate/u21.v",
        "dir::../../verilog/rtl/unigate/u31.v",
        "dir::../../verilog/rtl/unigate/u41.v",
        "dir::../../verilog/rtl/unigate/u22.v",
        "dir::../../verilog/rtl/unigate/ucomb.v",
        "dir::../../verilog/rtl/unigate/u21_ref.v",
        "dir::../../verilog/rtl/unigate/u31_ref.v",
        "dir::../../verilog/rtl/unigate/u41_norm.v",
        "dir::../../verilog/rtl/unigate/u41_rest.v",
        "dir::../../verilog/rtl/unigate/u41_ref.v",
        "dir::../../verilog/rtl/unigate/u22_ref.v",
        "dir::../../verilog/rtl/unigate/ucomb_ref.v",
        "dir::../../verilog/rtl/unigate/ucomb_full.v",
        "dir::../../verilog/rtl/unigate/unigate.v"
	],
	"DESIGN_IS_CORE": 0,
	"CLOCK_PORT": "clk",
	"CLOCK_NET": "clk",
	"CLOCK_PERIOD": "100.0",
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 600 600",
	"PL_BASIC_PLACEMENT": 0,
	"PL_TARGET_DENSITY": 0.3,
	"FP_CORE_UTIL": 40,
	"MAX_FANOUT_CONSTRAINT": 4,
	"RT_MAX_LAYER": "Metal4",
	"VDD_NETS": [
		"vdd"
	],
	"GND_NETS": [
		"vss"
	],
    "BASE_SDC_FILE": "dir::base_unigate.sdc",
	"RUN_HEURISTIC_DIODE_INSERTION": 1,
	"RUN_CVC": 1,
	"QUIT_ON_LINTER_ERRORS": 0
}
