<stg><name>foo</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %in_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8 %a) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %b) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %c) nounwind, !map !23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %out_r) nounwind, !map !27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @foo_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %c_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c) nounwind

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %b_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b) nounwind

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %a_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %a) nounwind

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="8">
<![CDATA[
:9  %sext_ln5 = sext i8 %a_read to i32

]]></Node>
<StgValue><ssdm name="sext_ln5"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="8">
<![CDATA[
:10  %sext_ln5_1 = sext i8 %b_read to i9

]]></Node>
<StgValue><ssdm name="sext_ln5_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="8">
<![CDATA[
:11  %sext_ln3 = sext i8 %c_read to i9

]]></Node>
<StgValue><ssdm name="sext_ln3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:12  %add_ln5 = add i9 %sext_ln5_1, %sext_ln3

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="9">
<![CDATA[
:13  %sext_ln5_2 = sext i9 %add_ln5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln5_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %1

]]></Node>
<StgValue><ssdm name="br_ln3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln3 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln3, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln4 = zext i3 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln4"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %in_addr = getelementptr [4 x i32]* %in_r, i64 0, i64 %zext_ln4

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="2">
<![CDATA[
:2  %x = load i32* %in_addr, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="2">
<![CDATA[
:2  %x = load i32* %in_addr, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %mul_ln5 = mul nsw i32 %x, %sext_ln5

]]></Node>
<StgValue><ssdm name="mul_ln5"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %y = add i32 %sext_ln5_2, %mul_ln5

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %out_addr = getelementptr [4 x i32]* %out_r, i64 0, i64 %zext_ln4

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:6  store i32 %y, i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln3"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
<port id="40" name="b" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b"/></StgValue>
</port>
<port id="41" name="c" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c"/></StgValue>
</port>
<port id="42" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="43" toId="4">
</dataflow>
<dataflow id="45" from="in_r" to="specbitsmap_ln0" fromId="38" toId="4">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="43" toId="5">
</dataflow>
<dataflow id="47" from="a" to="specbitsmap_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="49" from="b" to="specbitsmap_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="43" toId="7">
</dataflow>
<dataflow id="51" from="c" to="specbitsmap_ln0" fromId="41" toId="7">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="53" from="out_r" to="specbitsmap_ln0" fromId="42" toId="8">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="57" from="foo_str" to="spectopmodule_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i8" to="c_read" fromId="58" toId="10">
</dataflow>
<dataflow id="60" from="c" to="c_read" fromId="41" toId="10">
</dataflow>
<dataflow id="61" from="_ssdm_op_Read.ap_auto.i8" to="b_read" fromId="58" toId="11">
</dataflow>
<dataflow id="62" from="b" to="b_read" fromId="40" toId="11">
</dataflow>
<dataflow id="63" from="_ssdm_op_Read.ap_auto.i8" to="a_read" fromId="58" toId="12">
</dataflow>
<dataflow id="64" from="a" to="a_read" fromId="39" toId="12">
</dataflow>
<dataflow id="65" from="a_read" to="sext_ln5" fromId="12" toId="13">
</dataflow>
<dataflow id="66" from="b_read" to="sext_ln5_1" fromId="11" toId="14">
</dataflow>
<dataflow id="67" from="c_read" to="sext_ln3" fromId="10" toId="15">
</dataflow>
<dataflow id="68" from="sext_ln5_1" to="add_ln5" fromId="14" toId="16">
</dataflow>
<dataflow id="69" from="sext_ln3" to="add_ln5" fromId="15" toId="16">
</dataflow>
<dataflow id="70" from="add_ln5" to="sext_ln5_2" fromId="16" toId="17">
</dataflow>
<dataflow id="72" from="StgValue_71" to="i_0" fromId="71" toId="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="73" from="br_ln3" to="i_0" fromId="18" toId="19">
</dataflow>
<dataflow id="74" from="i" to="i_0" fromId="22" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="75" from="br_ln3" to="i_0" fromId="33" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="76" from="i_0" to="icmp_ln3" fromId="19" toId="20">
</dataflow>
<dataflow id="78" from="StgValue_77" to="icmp_ln3" fromId="77" toId="20">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="79" toId="21">
</dataflow>
<dataflow id="82" from="StgValue_81" to="empty" fromId="81" toId="21">
</dataflow>
<dataflow id="83" from="StgValue_81" to="empty" fromId="81" toId="21">
</dataflow>
<dataflow id="84" from="StgValue_81" to="empty" fromId="81" toId="21">
</dataflow>
<dataflow id="85" from="i_0" to="i" fromId="19" toId="22">
</dataflow>
<dataflow id="87" from="StgValue_86" to="i" fromId="86" toId="22">
</dataflow>
<dataflow id="88" from="icmp_ln3" to="br_ln3" fromId="20" toId="23">
</dataflow>
<dataflow id="89" from="i_0" to="zext_ln4" fromId="19" toId="24">
</dataflow>
<dataflow id="90" from="in_r" to="in_addr" fromId="38" toId="25">
</dataflow>
<dataflow id="92" from="StgValue_91" to="in_addr" fromId="91" toId="25">
</dataflow>
<dataflow id="93" from="zext_ln4" to="in_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="94" from="in_addr" to="x" fromId="25" toId="26">
</dataflow>
<dataflow id="95" from="in_addr" to="x" fromId="25" toId="28">
</dataflow>
<dataflow id="96" from="x" to="mul_ln5" fromId="28" toId="29">
</dataflow>
<dataflow id="97" from="sext_ln5" to="mul_ln5" fromId="13" toId="29">
</dataflow>
<dataflow id="98" from="sext_ln5_2" to="y" fromId="17" toId="30">
</dataflow>
<dataflow id="99" from="mul_ln5" to="y" fromId="29" toId="30">
</dataflow>
<dataflow id="100" from="out_r" to="out_addr" fromId="42" toId="31">
</dataflow>
<dataflow id="101" from="StgValue_91" to="out_addr" fromId="91" toId="31">
</dataflow>
<dataflow id="102" from="zext_ln4" to="out_addr" fromId="24" toId="31">
</dataflow>
<dataflow id="103" from="y" to="store_ln6" fromId="30" toId="32">
</dataflow>
<dataflow id="104" from="out_addr" to="store_ln6" fromId="31" toId="32">
</dataflow>
<dataflow id="105" from="icmp_ln3" to="StgValue_2" fromId="20" toId="2">
</dataflow>
</dataflows>


</stg>
