#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd852004280 .scope module, "alu_tb" "alu_tb" 2 5;
 .timescale -9 -10;
RS_0x7fd850e32068 .resolv tri, v0x7fd85200e480_0, L_0x7fd85200e950;
v0x7fd85200e3f0_0 .net8 "alu_bus", 15 0, RS_0x7fd850e32068;  2 drivers
v0x7fd85200e480_0 .var "alu_reg", 15 0;
v0x7fd85200e510_0 .var "alu_valid", 0 0;
v0x7fd85200e5c0_0 .net "alu_zero", 0 0, v0x7fd85200e120_0;  1 drivers
v0x7fd85200e670_0 .var "clk", 0 0;
v0x7fd85200e740_0 .var "nrst", 0 0;
v0x7fd85200e7f0_0 .var "opcode", 7 0;
S_0x7fd852004400 .scope module, "DUT" "alu" 2 47, 3 4 0, S_0x7fd852004280;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 8 "alu_op";
    .port_info 3 /OUTPUT 1 "alu_zero";
    .port_info 4 /INPUT 1 "alu_valid";
    .port_info 5 /INOUT 16 "alu_bus";
o0x7fd850e32008 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fd8520046c0_0 name=_ivl_0
v0x7fd85200dd90_0 .var "acc", 15 0;
v0x7fd85200de30_0 .net8 "alu_bus", 15 0, RS_0x7fd850e32068;  alias, 2 drivers
v0x7fd85200dee0_0 .net "alu_op", 7 0, v0x7fd85200e7f0_0;  1 drivers
v0x7fd85200df90_0 .var "alu_reg", 15 0;
v0x7fd85200e080_0 .net "alu_valid", 0 0, v0x7fd85200e510_0;  1 drivers
v0x7fd85200e120_0 .var "alu_zero", 0 0;
v0x7fd85200e1c0_0 .net "clk", 0 0, v0x7fd85200e670_0;  1 drivers
v0x7fd85200e260_0 .net "nrst", 0 0, v0x7fd85200e740_0;  1 drivers
E_0x7fd852004680 .event posedge, v0x7fd85200e1c0_0;
L_0x7fd85200e950 .functor MUXZ 16, o0x7fd850e32008, v0x7fd85200df90_0, v0x7fd85200e510_0, C4<>;
    .scope S_0x7fd852004400;
T_0 ;
    %wait E_0x7fd852004680;
    %load/vec4 v0x7fd85200e260_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd85200dd90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fd85200dee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd85200dd90_0, 0, 16;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x7fd85200de30_0;
    %assign/vec4 v0x7fd85200dd90_0, 0;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0x7fd85200dd90_0;
    %load/vec4 v0x7fd85200de30_0;
    %add;
    %assign/vec4 v0x7fd85200dd90_0, 0;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x7fd85200de30_0;
    %inv;
    %assign/vec4 v0x7fd85200dd90_0, 0;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x7fd85200dd90_0;
    %load/vec4 v0x7fd85200de30_0;
    %or;
    %assign/vec4 v0x7fd85200dd90_0, 0;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x7fd85200dd90_0;
    %load/vec4 v0x7fd85200de30_0;
    %and;
    %assign/vec4 v0x7fd85200dd90_0, 0;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x7fd85200dd90_0;
    %load/vec4 v0x7fd85200de30_0;
    %xor;
    %assign/vec4 v0x7fd85200dd90_0, 0;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x7fd85200dd90_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fd85200dd90_0, 0;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x7fd85200dd90_0;
    %assign/vec4 v0x7fd85200df90_0, 0;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fd85200dd90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd85200e120_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd85200e120_0, 0;
T_0.13 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd852004280;
T_1 ;
    %vpi_call 2 20 "$dumpfile", "alu_tb.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %vpi_call 2 23 "$display", "time\011 clk reset inc load valid data" {0 0 0};
    %vpi_call 2 24 "$monitor", "%g\011 %b %b %b %b %b", $time, v0x7fd85200e670_0, v0x7fd85200e740_0, v0x7fd85200e5c0_0, v0x7fd85200e510_0, v0x7fd85200e7f0_0, v0x7fd85200e3f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd85200e670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd85200e740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd85200e510_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd85200e7f0_0, 0, 8;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x7fd85200e480_0, 0, 16;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd85200e740_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd85200e740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd85200e510_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd85200e510_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 18, 0, 16;
    %store/vec4 v0x7fd85200e480_0, 0, 16;
    %delay 2000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fd852004280;
T_2 ;
    %delay 50, 0;
    %load/vec4 v0x7fd85200e670_0;
    %inv;
    %store/vec4 v0x7fd85200e670_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
