$date
	Sat Oct 22 19:47:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#830847
b100 !
1"
#830850
b100 &
b100 %
1$
#830851
0"
#830854
b10 &
b10 %
#830858
b1 &
b1 %
1#
#830862
b0 &
0#
b0 %
0$
#1829901
b10 !
1"
#1829902
b10 &
b10 %
1$
#1829903
0"
#1829906
b1 &
b1 %
1#
#1829910
b0 &
0#
b0 %
0$
#2775793
b10011 !
1"
#2775794
b10011 &
b10011 %
1$
#2775795
0"
#2775798
b111010 &
b111010 %
#2775802
b11101 &
b11101 %
#2775806
b1011000 &
b1011000 %
#2775810
b101100 &
b101100 %
#2775814
b10110 &
b10110 %
#2775818
b1011 &
b1011 %
#2775822
b100010 &
b100010 %
#2775826
b10001 &
b10001 %
#2775830
b110100 &
b110100 %
#2775834
b11010 &
b11010 %
#2775838
b1101 &
b1101 %
#2775842
b101000 &
b101000 %
#2775846
b10100 &
b10100 %
#2775850
b1010 &
b1010 %
#2775854
b101 &
b101 %
#2775858
b10000 &
b10000 %
#2775862
b1000 &
b1000 %
#2775866
b100 &
b100 %
#2775870
b10 &
b10 %
#2775874
b1 &
b1 %
1#
#2775878
b0 &
0#
b0 %
0$
#4500012
