$date
	Tue Oct 10 14:10:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 8 ! a [7:0] $end
$var reg 1 " clk $end
$var reg 8 # i [7:0] $end
$scope module u $end
$var wire 1 " clk $end
$var wire 8 $ i [7:0] $end
$var reg 8 % a [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b11001000 $
b11001000 #
0"
bx !
$end
#10
b10001 #
b10001 $
#20
b11110110 !
b11110110 %
b11110110 #
b11110110 $
1"
#30
b1111001 #
b1111001 $
0"
#40
b11011000 !
b11011000 %
b11011000 #
b11011000 $
1"
#50
b11001100 #
b11001100 $
0"
#60
b11001010 !
b11001010 %
b11001010 #
b11001010 $
1"
#70
b11101000 #
b11101000 $
0"
#80
b11101000 !
b11101000 %
1"
#90
0"
#100
1"
#110
0"
#120
1"
#130
0"
#140
1"
#150
0"
#160
1"
#170
0"
#180
1"
