// Seed: 2917589018
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  inout wire id_1;
  assign module_1.id_0 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output tri1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri id_9
);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wand id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = -1;
endmodule
