







.version 5.0
.target sm_61
.address_size 64


.extern .func free
(
.param .b64 free_param_0
)
;
.extern .func (.param .b64 func_retval0) malloc
(
.param .b64 malloc_param_0
)
;
.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv119__pointer_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__function_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f206thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f206thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f206thrust6system4cuda3parE[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f206thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f206thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f206thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f206thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f206thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f206thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f206thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f206thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f206thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f206thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN73_INTERNAL_51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f206thrust3seqE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T222[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T223[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T224[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T225[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T226[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
.extern .shared .align 8 .b8 _ZN6thrust6system4cuda6detail4smemE[];
.extern .shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE[];

.extern .shared .align 1 .b8 _ZN6thrust6system4cuda6detail5bulk_7s_beginE[];

.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_198048_33_non_const_s_result;


.visible .entry _ZN2at6native5apply20coalesceValuesKernelIhlEEvPlS3_PT_S5_lll(
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIhlEEvPlS3_PT_S5_lll_param_0,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIhlEEvPlS3_PT_S5_lll_param_1,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIhlEEvPlS3_PT_S5_lll_param_2,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIhlEEvPlS3_PT_S5_lll_param_3,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIhlEEvPlS3_PT_S5_lll_param_4,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIhlEEvPlS3_PT_S5_lll_param_5,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIhlEEvPlS3_PT_S5_lll_param_6
)
{
.reg .pred %p<13>;
.reg .b32 %r<65>;
.reg .b64 %rd<73>;


ld.param.u64 %rd27, [_ZN2at6native5apply20coalesceValuesKernelIhlEEvPlS3_PT_S5_lll_param_0];
ld.param.u64 %rd28, [_ZN2at6native5apply20coalesceValuesKernelIhlEEvPlS3_PT_S5_lll_param_1];
ld.param.u64 %rd29, [_ZN2at6native5apply20coalesceValuesKernelIhlEEvPlS3_PT_S5_lll_param_2];
ld.param.u64 %rd30, [_ZN2at6native5apply20coalesceValuesKernelIhlEEvPlS3_PT_S5_lll_param_3];
ld.param.u64 %rd67, [_ZN2at6native5apply20coalesceValuesKernelIhlEEvPlS3_PT_S5_lll_param_4];
ld.param.u64 %rd32, [_ZN2at6native5apply20coalesceValuesKernelIhlEEvPlS3_PT_S5_lll_param_5];
ld.param.u64 %rd33, [_ZN2at6native5apply20coalesceValuesKernelIhlEEvPlS3_PT_S5_lll_param_6];
mov.u32 %r5, %ctaid.x;
shl.b32 %r6, %r5, 2;
mov.u32 %r7, %tid.y;
add.s32 %r8, %r6, %r7;
cvt.s64.s32	%rd1, %r8;
setp.ge.s64	%p1, %rd1, %rd32;
@%p1 bra BB0_22;

cvta.to.global.u64 %rd34, %rd27;
shl.b64 %rd35, %rd1, 3;
add.s64 %rd2, %rd34, %rd35;
ld.global.u64 %rd3, [%rd2];
cvt.u32.u64	%r64, %rd3;
add.s64 %rd36, %rd32, -1;
setp.ge.s64	%p2, %rd1, %rd36;
@%p2 bra BB0_3;

ld.global.u64 %rd67, [%rd2+8];

BB0_3:
cvt.u32.u64	%r2, %rd67;
mov.u64 %rd72, 0;
mov.u64 %rd71, %rd72;
mov.u64 %rd70, %rd72;
mov.u64 %rd69, %rd72;
setp.ge.s32	%p3, %r64, %r2;
@%p3 bra BB0_14;

cvta.to.global.u64 %rd45, %rd28;
cvt.u32.u64	%r9, %rd3;
mul.wide.s32 %rd46, %r9, 8;
add.s64 %rd68, %rd45, %rd46;
mov.u64 %rd72, 0;
mov.u64 %rd71, %rd72;
mov.u64 %rd70, %rd72;
mov.u64 %rd69, %rd72;
cvta.to.global.u64 %rd51, %rd29;

BB0_5:
mov.u32 %r10, %ctaid.y;
shl.b32 %r11, %r10, 2;
mov.u32 %r12, %ntid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r14, %r11, %r12, %r13;
cvt.s64.s32	%rd47, %r14;
ld.global.u32 %rd48, [%rd68];
mul.lo.s64 %rd49, %rd48, %rd33;
cvt.u32.u64	%r15, %rd49;
add.s32 %r16, %r14, %r15;
cvt.s64.s32	%rd50, %r16;
add.s64 %rd12, %rd51, %rd50;
setp.ge.s64	%p4, %rd47, %rd33;
@%p4 bra BB0_7;

ld.global.u8 %rd52, [%rd12];
add.s64 %rd72, %rd72, %rd52;

BB0_7:
add.s32 %r22, %r14, 32;
cvt.s64.s32	%rd53, %r22;
setp.ge.s64	%p5, %rd53, %rd33;
@%p5 bra BB0_9;

ld.global.u8 %rd54, [%rd12+32];
add.s64 %rd71, %rd71, %rd54;

BB0_9:
add.s32 %r28, %r14, 64;
cvt.s64.s32	%rd55, %r28;
setp.ge.s64	%p6, %rd55, %rd33;
@%p6 bra BB0_11;

ld.global.u8 %rd56, [%rd12+64];
add.s64 %rd70, %rd70, %rd56;

BB0_11:
add.s32 %r34, %r14, 96;
cvt.s64.s32	%rd57, %r34;
setp.ge.s64	%p7, %rd57, %rd33;
@%p7 bra BB0_13;

ld.global.u8 %rd58, [%rd12+96];
add.s64 %rd69, %rd69, %rd58;

BB0_13:
add.s64 %rd68, %rd68, 8;
add.s32 %r64, %r64, 1;
setp.lt.s32	%p8, %r64, %r2;
@%p8 bra BB0_5;

BB0_14:
mov.u32 %r35, %ctaid.y;
shl.b32 %r36, %r35, 2;
mov.u32 %r37, %ntid.x;
mov.u32 %r38, %tid.x;
mad.lo.s32 %r39, %r36, %r37, %r38;
cvt.s64.s32	%rd59, %r39;
cvt.u64.u32	%rd60, %r8;
mul.lo.s64 %rd61, %rd60, %rd33;
cvt.u32.u64	%r44, %rd61;
add.s32 %r45, %r39, %r44;
cvt.s64.s32	%rd62, %r45;
cvta.to.global.u64 %rd63, %rd30;
add.s64 %rd26, %rd63, %rd62;
setp.ge.s64	%p9, %rd59, %rd33;
@%p9 bra BB0_16;

st.global.u8 [%rd26], %rd72;

BB0_16:
add.s32 %r51, %r39, 32;
cvt.s64.s32	%rd64, %r51;
setp.ge.s64	%p10, %rd64, %rd33;
@%p10 bra BB0_18;

st.global.u8 [%rd26+32], %rd71;

BB0_18:
add.s32 %r57, %r39, 64;
cvt.s64.s32	%rd65, %r57;
setp.ge.s64	%p11, %rd65, %rd33;
@%p11 bra BB0_20;

st.global.u8 [%rd26+64], %rd70;

BB0_20:
add.s32 %r63, %r39, 96;
cvt.s64.s32	%rd66, %r63;
setp.ge.s64	%p12, %rd66, %rd33;
@%p12 bra BB0_22;

st.global.u8 [%rd26+96], %rd69;

BB0_22:
ret;
}


.visible .entry _ZN2at6native5apply20coalesceValuesKernelIalEEvPlS3_PT_S5_lll(
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIalEEvPlS3_PT_S5_lll_param_0,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIalEEvPlS3_PT_S5_lll_param_1,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIalEEvPlS3_PT_S5_lll_param_2,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIalEEvPlS3_PT_S5_lll_param_3,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIalEEvPlS3_PT_S5_lll_param_4,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIalEEvPlS3_PT_S5_lll_param_5,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIalEEvPlS3_PT_S5_lll_param_6
)
{
.reg .pred %p<13>;
.reg .b32 %r<65>;
.reg .b64 %rd<73>;


ld.param.u64 %rd27, [_ZN2at6native5apply20coalesceValuesKernelIalEEvPlS3_PT_S5_lll_param_0];
ld.param.u64 %rd28, [_ZN2at6native5apply20coalesceValuesKernelIalEEvPlS3_PT_S5_lll_param_1];
ld.param.u64 %rd29, [_ZN2at6native5apply20coalesceValuesKernelIalEEvPlS3_PT_S5_lll_param_2];
ld.param.u64 %rd30, [_ZN2at6native5apply20coalesceValuesKernelIalEEvPlS3_PT_S5_lll_param_3];
ld.param.u64 %rd67, [_ZN2at6native5apply20coalesceValuesKernelIalEEvPlS3_PT_S5_lll_param_4];
ld.param.u64 %rd32, [_ZN2at6native5apply20coalesceValuesKernelIalEEvPlS3_PT_S5_lll_param_5];
ld.param.u64 %rd33, [_ZN2at6native5apply20coalesceValuesKernelIalEEvPlS3_PT_S5_lll_param_6];
mov.u32 %r5, %ctaid.x;
shl.b32 %r6, %r5, 2;
mov.u32 %r7, %tid.y;
add.s32 %r8, %r6, %r7;
cvt.s64.s32	%rd1, %r8;
setp.ge.s64	%p1, %rd1, %rd32;
@%p1 bra BB1_22;

cvta.to.global.u64 %rd34, %rd27;
shl.b64 %rd35, %rd1, 3;
add.s64 %rd2, %rd34, %rd35;
ld.global.u64 %rd3, [%rd2];
cvt.u32.u64	%r64, %rd3;
add.s64 %rd36, %rd32, -1;
setp.ge.s64	%p2, %rd1, %rd36;
@%p2 bra BB1_3;

ld.global.u64 %rd67, [%rd2+8];

BB1_3:
cvt.u32.u64	%r2, %rd67;
mov.u64 %rd72, 0;
mov.u64 %rd71, %rd72;
mov.u64 %rd70, %rd72;
mov.u64 %rd69, %rd72;
setp.ge.s32	%p3, %r64, %r2;
@%p3 bra BB1_14;

cvta.to.global.u64 %rd45, %rd28;
cvt.u32.u64	%r9, %rd3;
mul.wide.s32 %rd46, %r9, 8;
add.s64 %rd68, %rd45, %rd46;
mov.u64 %rd72, 0;
mov.u64 %rd71, %rd72;
mov.u64 %rd70, %rd72;
mov.u64 %rd69, %rd72;
cvta.to.global.u64 %rd51, %rd29;

BB1_5:
mov.u32 %r10, %ctaid.y;
shl.b32 %r11, %r10, 2;
mov.u32 %r12, %ntid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r14, %r11, %r12, %r13;
cvt.s64.s32	%rd47, %r14;
ld.global.u32 %rd48, [%rd68];
mul.lo.s64 %rd49, %rd48, %rd33;
cvt.u32.u64	%r15, %rd49;
add.s32 %r16, %r14, %r15;
cvt.s64.s32	%rd50, %r16;
add.s64 %rd12, %rd51, %rd50;
setp.ge.s64	%p4, %rd47, %rd33;
@%p4 bra BB1_7;

ld.global.s8 %rd52, [%rd12];
add.s64 %rd72, %rd72, %rd52;

BB1_7:
add.s32 %r22, %r14, 32;
cvt.s64.s32	%rd53, %r22;
setp.ge.s64	%p5, %rd53, %rd33;
@%p5 bra BB1_9;

ld.global.s8 %rd54, [%rd12+32];
add.s64 %rd71, %rd71, %rd54;

BB1_9:
add.s32 %r28, %r14, 64;
cvt.s64.s32	%rd55, %r28;
setp.ge.s64	%p6, %rd55, %rd33;
@%p6 bra BB1_11;

ld.global.s8 %rd56, [%rd12+64];
add.s64 %rd70, %rd70, %rd56;

BB1_11:
add.s32 %r34, %r14, 96;
cvt.s64.s32	%rd57, %r34;
setp.ge.s64	%p7, %rd57, %rd33;
@%p7 bra BB1_13;

ld.global.s8 %rd58, [%rd12+96];
add.s64 %rd69, %rd69, %rd58;

BB1_13:
add.s64 %rd68, %rd68, 8;
add.s32 %r64, %r64, 1;
setp.lt.s32	%p8, %r64, %r2;
@%p8 bra BB1_5;

BB1_14:
mov.u32 %r35, %ctaid.y;
shl.b32 %r36, %r35, 2;
mov.u32 %r37, %ntid.x;
mov.u32 %r38, %tid.x;
mad.lo.s32 %r39, %r36, %r37, %r38;
cvt.s64.s32	%rd59, %r39;
cvt.u64.u32	%rd60, %r8;
mul.lo.s64 %rd61, %rd60, %rd33;
cvt.u32.u64	%r44, %rd61;
add.s32 %r45, %r39, %r44;
cvt.s64.s32	%rd62, %r45;
cvta.to.global.u64 %rd63, %rd30;
add.s64 %rd26, %rd63, %rd62;
setp.ge.s64	%p9, %rd59, %rd33;
@%p9 bra BB1_16;

st.global.u8 [%rd26], %rd72;

BB1_16:
add.s32 %r51, %r39, 32;
cvt.s64.s32	%rd64, %r51;
setp.ge.s64	%p10, %rd64, %rd33;
@%p10 bra BB1_18;

st.global.u8 [%rd26+32], %rd71;

BB1_18:
add.s32 %r57, %r39, 64;
cvt.s64.s32	%rd65, %r57;
setp.ge.s64	%p11, %rd65, %rd33;
@%p11 bra BB1_20;

st.global.u8 [%rd26+64], %rd70;

BB1_20:
add.s32 %r63, %r39, 96;
cvt.s64.s32	%rd66, %r63;
setp.ge.s64	%p12, %rd66, %rd33;
@%p12 bra BB1_22;

st.global.u8 [%rd26+96], %rd69;

BB1_22:
ret;
}


.visible .entry _ZN2at6native5apply20coalesceValuesKernelIddEEvPlS3_PT_S5_lll(
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIddEEvPlS3_PT_S5_lll_param_0,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIddEEvPlS3_PT_S5_lll_param_1,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIddEEvPlS3_PT_S5_lll_param_2,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIddEEvPlS3_PT_S5_lll_param_3,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIddEEvPlS3_PT_S5_lll_param_4,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIddEEvPlS3_PT_S5_lll_param_5,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIddEEvPlS3_PT_S5_lll_param_6
)
{
.reg .pred %p<13>;
.reg .b32 %r<65>;
.reg .f64 %fd<33>;
.reg .b64 %rd<41>;


ld.param.u64 %rd11, [_ZN2at6native5apply20coalesceValuesKernelIddEEvPlS3_PT_S5_lll_param_0];
ld.param.u64 %rd12, [_ZN2at6native5apply20coalesceValuesKernelIddEEvPlS3_PT_S5_lll_param_1];
ld.param.u64 %rd13, [_ZN2at6native5apply20coalesceValuesKernelIddEEvPlS3_PT_S5_lll_param_2];
ld.param.u64 %rd14, [_ZN2at6native5apply20coalesceValuesKernelIddEEvPlS3_PT_S5_lll_param_3];
ld.param.u64 %rd39, [_ZN2at6native5apply20coalesceValuesKernelIddEEvPlS3_PT_S5_lll_param_4];
ld.param.u64 %rd16, [_ZN2at6native5apply20coalesceValuesKernelIddEEvPlS3_PT_S5_lll_param_5];
ld.param.u64 %rd17, [_ZN2at6native5apply20coalesceValuesKernelIddEEvPlS3_PT_S5_lll_param_6];
mov.u32 %r5, %ctaid.x;
shl.b32 %r6, %r5, 2;
mov.u32 %r7, %tid.y;
add.s32 %r8, %r6, %r7;
cvt.s64.s32	%rd1, %r8;
setp.ge.s64	%p1, %rd1, %rd16;
@%p1 bra BB2_22;

cvta.to.global.u64 %rd18, %rd11;
shl.b64 %rd19, %rd1, 3;
add.s64 %rd2, %rd18, %rd19;
ld.global.u64 %rd3, [%rd2];
cvt.u32.u64	%r64, %rd3;
add.s64 %rd20, %rd16, -1;
setp.ge.s64	%p2, %rd1, %rd20;
@%p2 bra BB2_3;

ld.global.u64 %rd39, [%rd2+8];

BB2_3:
cvt.u32.u64	%r2, %rd39;
mov.f64 %fd32, 0d0000000000000000;
mov.f64 %fd31, %fd32;
mov.f64 %fd30, %fd32;
mov.f64 %fd29, %fd32;
setp.ge.s32	%p3, %r64, %r2;
@%p3 bra BB2_14;

cvta.to.global.u64 %rd21, %rd12;
cvt.u32.u64	%r9, %rd3;
mul.wide.s32 %rd22, %r9, 8;
add.s64 %rd40, %rd21, %rd22;
mov.f64 %fd32, 0d0000000000000000;
mov.f64 %fd31, %fd32;
mov.f64 %fd30, %fd32;
mov.f64 %fd29, %fd32;
cvta.to.global.u64 %rd26, %rd13;

BB2_5:
mov.u32 %r10, %ctaid.y;
shl.b32 %r11, %r10, 2;
mov.u32 %r12, %ntid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r14, %r11, %r12, %r13;
cvt.s64.s32	%rd23, %r14;
ld.global.u32 %rd24, [%rd40];
mul.lo.s64 %rd25, %rd24, %rd17;
cvt.u32.u64	%r15, %rd25;
add.s32 %r16, %r14, %r15;
mul.wide.s32 %rd27, %r16, 8;
add.s64 %rd8, %rd26, %rd27;
setp.ge.s64	%p4, %rd23, %rd17;
@%p4 bra BB2_7;

ld.global.f64 %fd25, [%rd8];
add.f64 %fd32, %fd25, %fd32;

BB2_7:
add.s32 %r22, %r14, 32;
cvt.s64.s32	%rd28, %r22;
setp.ge.s64	%p5, %rd28, %rd17;
@%p5 bra BB2_9;

ld.global.f64 %fd26, [%rd8+256];
add.f64 %fd31, %fd26, %fd31;

BB2_9:
add.s32 %r28, %r14, 64;
cvt.s64.s32	%rd29, %r28;
setp.ge.s64	%p6, %rd29, %rd17;
@%p6 bra BB2_11;

ld.global.f64 %fd27, [%rd8+512];
add.f64 %fd30, %fd27, %fd30;

BB2_11:
add.s32 %r34, %r14, 96;
cvt.s64.s32	%rd30, %r34;
setp.ge.s64	%p7, %rd30, %rd17;
@%p7 bra BB2_13;

ld.global.f64 %fd28, [%rd8+768];
add.f64 %fd29, %fd28, %fd29;

BB2_13:
add.s64 %rd40, %rd40, 8;
add.s32 %r64, %r64, 1;
setp.lt.s32	%p8, %r64, %r2;
@%p8 bra BB2_5;

BB2_14:
mov.u32 %r35, %ctaid.y;
shl.b32 %r36, %r35, 2;
mov.u32 %r37, %ntid.x;
mov.u32 %r38, %tid.x;
mad.lo.s32 %r39, %r36, %r37, %r38;
cvt.s64.s32	%rd31, %r39;
cvt.u64.u32	%rd32, %r8;
mul.lo.s64 %rd33, %rd32, %rd17;
cvt.u32.u64	%r44, %rd33;
add.s32 %r45, %r39, %r44;
cvta.to.global.u64 %rd34, %rd14;
mul.wide.s32 %rd35, %r45, 8;
add.s64 %rd10, %rd34, %rd35;
setp.ge.s64	%p9, %rd31, %rd17;
@%p9 bra BB2_16;

st.global.f64 [%rd10], %fd32;

BB2_16:
add.s32 %r51, %r39, 32;
cvt.s64.s32	%rd36, %r51;
setp.ge.s64	%p10, %rd36, %rd17;
@%p10 bra BB2_18;

st.global.f64 [%rd10+256], %fd31;

BB2_18:
add.s32 %r57, %r39, 64;
cvt.s64.s32	%rd37, %r57;
setp.ge.s64	%p11, %rd37, %rd17;
@%p11 bra BB2_20;

st.global.f64 [%rd10+512], %fd30;

BB2_20:
add.s32 %r63, %r39, 96;
cvt.s64.s32	%rd38, %r63;
setp.ge.s64	%p12, %rd38, %rd17;
@%p12 bra BB2_22;

st.global.f64 [%rd10+768], %fd29;

BB2_22:
ret;
}


.visible .entry _ZN2at6native5apply20coalesceValuesKernelIffEEvPlS3_PT_S5_lll(
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIffEEvPlS3_PT_S5_lll_param_0,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIffEEvPlS3_PT_S5_lll_param_1,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIffEEvPlS3_PT_S5_lll_param_2,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIffEEvPlS3_PT_S5_lll_param_3,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIffEEvPlS3_PT_S5_lll_param_4,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIffEEvPlS3_PT_S5_lll_param_5,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIffEEvPlS3_PT_S5_lll_param_6
)
{
.reg .pred %p<13>;
.reg .f32 %f<33>;
.reg .b32 %r<65>;
.reg .b64 %rd<41>;


ld.param.u64 %rd11, [_ZN2at6native5apply20coalesceValuesKernelIffEEvPlS3_PT_S5_lll_param_0];
ld.param.u64 %rd12, [_ZN2at6native5apply20coalesceValuesKernelIffEEvPlS3_PT_S5_lll_param_1];
ld.param.u64 %rd13, [_ZN2at6native5apply20coalesceValuesKernelIffEEvPlS3_PT_S5_lll_param_2];
ld.param.u64 %rd14, [_ZN2at6native5apply20coalesceValuesKernelIffEEvPlS3_PT_S5_lll_param_3];
ld.param.u64 %rd39, [_ZN2at6native5apply20coalesceValuesKernelIffEEvPlS3_PT_S5_lll_param_4];
ld.param.u64 %rd16, [_ZN2at6native5apply20coalesceValuesKernelIffEEvPlS3_PT_S5_lll_param_5];
ld.param.u64 %rd17, [_ZN2at6native5apply20coalesceValuesKernelIffEEvPlS3_PT_S5_lll_param_6];
mov.u32 %r5, %ctaid.x;
shl.b32 %r6, %r5, 2;
mov.u32 %r7, %tid.y;
add.s32 %r8, %r6, %r7;
cvt.s64.s32	%rd1, %r8;
setp.ge.s64	%p1, %rd1, %rd16;
@%p1 bra BB3_22;

cvta.to.global.u64 %rd18, %rd11;
shl.b64 %rd19, %rd1, 3;
add.s64 %rd2, %rd18, %rd19;
ld.global.u64 %rd3, [%rd2];
cvt.u32.u64	%r64, %rd3;
add.s64 %rd20, %rd16, -1;
setp.ge.s64	%p2, %rd1, %rd20;
@%p2 bra BB3_3;

ld.global.u64 %rd39, [%rd2+8];

BB3_3:
cvt.u32.u64	%r2, %rd39;
mov.f32 %f32, 0f00000000;
mov.f32 %f31, %f32;
mov.f32 %f30, %f32;
mov.f32 %f29, %f32;
setp.ge.s32	%p3, %r64, %r2;
@%p3 bra BB3_14;

cvta.to.global.u64 %rd21, %rd12;
cvt.u32.u64	%r9, %rd3;
mul.wide.s32 %rd22, %r9, 8;
add.s64 %rd40, %rd21, %rd22;
mov.f32 %f32, 0f00000000;
mov.f32 %f31, %f32;
mov.f32 %f30, %f32;
mov.f32 %f29, %f32;
cvta.to.global.u64 %rd26, %rd13;

BB3_5:
mov.u32 %r10, %ctaid.y;
shl.b32 %r11, %r10, 2;
mov.u32 %r12, %ntid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r14, %r11, %r12, %r13;
cvt.s64.s32	%rd23, %r14;
ld.global.u32 %rd24, [%rd40];
mul.lo.s64 %rd25, %rd24, %rd17;
cvt.u32.u64	%r15, %rd25;
add.s32 %r16, %r14, %r15;
mul.wide.s32 %rd27, %r16, 4;
add.s64 %rd8, %rd26, %rd27;
setp.ge.s64	%p4, %rd23, %rd17;
@%p4 bra BB3_7;

ld.global.f32 %f25, [%rd8];
add.f32 %f32, %f25, %f32;

BB3_7:
add.s32 %r22, %r14, 32;
cvt.s64.s32	%rd28, %r22;
setp.ge.s64	%p5, %rd28, %rd17;
@%p5 bra BB3_9;

ld.global.f32 %f26, [%rd8+128];
add.f32 %f31, %f26, %f31;

BB3_9:
add.s32 %r28, %r14, 64;
cvt.s64.s32	%rd29, %r28;
setp.ge.s64	%p6, %rd29, %rd17;
@%p6 bra BB3_11;

ld.global.f32 %f27, [%rd8+256];
add.f32 %f30, %f27, %f30;

BB3_11:
add.s32 %r34, %r14, 96;
cvt.s64.s32	%rd30, %r34;
setp.ge.s64	%p7, %rd30, %rd17;
@%p7 bra BB3_13;

ld.global.f32 %f28, [%rd8+384];
add.f32 %f29, %f28, %f29;

BB3_13:
add.s64 %rd40, %rd40, 8;
add.s32 %r64, %r64, 1;
setp.lt.s32	%p8, %r64, %r2;
@%p8 bra BB3_5;

BB3_14:
mov.u32 %r35, %ctaid.y;
shl.b32 %r36, %r35, 2;
mov.u32 %r37, %ntid.x;
mov.u32 %r38, %tid.x;
mad.lo.s32 %r39, %r36, %r37, %r38;
cvt.s64.s32	%rd31, %r39;
cvt.u64.u32	%rd32, %r8;
mul.lo.s64 %rd33, %rd32, %rd17;
cvt.u32.u64	%r44, %rd33;
add.s32 %r45, %r39, %r44;
cvta.to.global.u64 %rd34, %rd14;
mul.wide.s32 %rd35, %r45, 4;
add.s64 %rd10, %rd34, %rd35;
setp.ge.s64	%p9, %rd31, %rd17;
@%p9 bra BB3_16;

st.global.f32 [%rd10], %f32;

BB3_16:
add.s32 %r51, %r39, 32;
cvt.s64.s32	%rd36, %r51;
setp.ge.s64	%p10, %rd36, %rd17;
@%p10 bra BB3_18;

st.global.f32 [%rd10+128], %f31;

BB3_18:
add.s32 %r57, %r39, 64;
cvt.s64.s32	%rd37, %r57;
setp.ge.s64	%p11, %rd37, %rd17;
@%p11 bra BB3_20;

st.global.f32 [%rd10+256], %f30;

BB3_20:
add.s32 %r63, %r39, 96;
cvt.s64.s32	%rd38, %r63;
setp.ge.s64	%p12, %rd38, %rd17;
@%p12 bra BB3_22;

st.global.f32 [%rd10+384], %f29;

BB3_22:
ret;
}


.visible .entry _ZN2at6native5apply20coalesceValuesKernelIilEEvPlS3_PT_S5_lll(
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIilEEvPlS3_PT_S5_lll_param_0,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIilEEvPlS3_PT_S5_lll_param_1,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIilEEvPlS3_PT_S5_lll_param_2,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIilEEvPlS3_PT_S5_lll_param_3,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIilEEvPlS3_PT_S5_lll_param_4,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIilEEvPlS3_PT_S5_lll_param_5,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIilEEvPlS3_PT_S5_lll_param_6
)
{
.reg .pred %p<13>;
.reg .b32 %r<65>;
.reg .b64 %rd<73>;


ld.param.u64 %rd27, [_ZN2at6native5apply20coalesceValuesKernelIilEEvPlS3_PT_S5_lll_param_0];
ld.param.u64 %rd28, [_ZN2at6native5apply20coalesceValuesKernelIilEEvPlS3_PT_S5_lll_param_1];
ld.param.u64 %rd29, [_ZN2at6native5apply20coalesceValuesKernelIilEEvPlS3_PT_S5_lll_param_2];
ld.param.u64 %rd30, [_ZN2at6native5apply20coalesceValuesKernelIilEEvPlS3_PT_S5_lll_param_3];
ld.param.u64 %rd67, [_ZN2at6native5apply20coalesceValuesKernelIilEEvPlS3_PT_S5_lll_param_4];
ld.param.u64 %rd32, [_ZN2at6native5apply20coalesceValuesKernelIilEEvPlS3_PT_S5_lll_param_5];
ld.param.u64 %rd33, [_ZN2at6native5apply20coalesceValuesKernelIilEEvPlS3_PT_S5_lll_param_6];
mov.u32 %r5, %ctaid.x;
shl.b32 %r6, %r5, 2;
mov.u32 %r7, %tid.y;
add.s32 %r8, %r6, %r7;
cvt.s64.s32	%rd1, %r8;
setp.ge.s64	%p1, %rd1, %rd32;
@%p1 bra BB4_22;

cvta.to.global.u64 %rd34, %rd27;
shl.b64 %rd35, %rd1, 3;
add.s64 %rd2, %rd34, %rd35;
ld.global.u64 %rd3, [%rd2];
cvt.u32.u64	%r64, %rd3;
add.s64 %rd36, %rd32, -1;
setp.ge.s64	%p2, %rd1, %rd36;
@%p2 bra BB4_3;

ld.global.u64 %rd67, [%rd2+8];

BB4_3:
cvt.u32.u64	%r2, %rd67;
mov.u64 %rd72, 0;
mov.u64 %rd71, %rd72;
mov.u64 %rd70, %rd72;
mov.u64 %rd69, %rd72;
setp.ge.s32	%p3, %r64, %r2;
@%p3 bra BB4_14;

cvta.to.global.u64 %rd45, %rd28;
cvt.u32.u64	%r9, %rd3;
mul.wide.s32 %rd46, %r9, 8;
add.s64 %rd68, %rd45, %rd46;
mov.u64 %rd72, 0;
mov.u64 %rd71, %rd72;
mov.u64 %rd70, %rd72;
mov.u64 %rd69, %rd72;
cvta.to.global.u64 %rd50, %rd29;

BB4_5:
mov.u32 %r10, %ctaid.y;
shl.b32 %r11, %r10, 2;
mov.u32 %r12, %ntid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r14, %r11, %r12, %r13;
cvt.s64.s32	%rd47, %r14;
ld.global.u32 %rd48, [%rd68];
mul.lo.s64 %rd49, %rd48, %rd33;
cvt.u32.u64	%r15, %rd49;
add.s32 %r16, %r14, %r15;
mul.wide.s32 %rd51, %r16, 4;
add.s64 %rd12, %rd50, %rd51;
setp.ge.s64	%p4, %rd47, %rd33;
@%p4 bra BB4_7;

ld.global.s32 %rd52, [%rd12];
add.s64 %rd72, %rd72, %rd52;

BB4_7:
add.s32 %r22, %r14, 32;
cvt.s64.s32	%rd53, %r22;
setp.ge.s64	%p5, %rd53, %rd33;
@%p5 bra BB4_9;

ld.global.s32 %rd54, [%rd12+128];
add.s64 %rd71, %rd71, %rd54;

BB4_9:
add.s32 %r28, %r14, 64;
cvt.s64.s32	%rd55, %r28;
setp.ge.s64	%p6, %rd55, %rd33;
@%p6 bra BB4_11;

ld.global.s32 %rd56, [%rd12+256];
add.s64 %rd70, %rd70, %rd56;

BB4_11:
add.s32 %r34, %r14, 96;
cvt.s64.s32	%rd57, %r34;
setp.ge.s64	%p7, %rd57, %rd33;
@%p7 bra BB4_13;

ld.global.s32 %rd58, [%rd12+384];
add.s64 %rd69, %rd69, %rd58;

BB4_13:
add.s64 %rd68, %rd68, 8;
add.s32 %r64, %r64, 1;
setp.lt.s32	%p8, %r64, %r2;
@%p8 bra BB4_5;

BB4_14:
mov.u32 %r35, %ctaid.y;
shl.b32 %r36, %r35, 2;
mov.u32 %r37, %ntid.x;
mov.u32 %r38, %tid.x;
mad.lo.s32 %r39, %r36, %r37, %r38;
cvt.s64.s32	%rd59, %r39;
cvt.u64.u32	%rd60, %r8;
mul.lo.s64 %rd61, %rd60, %rd33;
cvt.u32.u64	%r44, %rd61;
add.s32 %r45, %r39, %r44;
cvta.to.global.u64 %rd62, %rd30;
mul.wide.s32 %rd63, %r45, 4;
add.s64 %rd26, %rd62, %rd63;
setp.ge.s64	%p9, %rd59, %rd33;
@%p9 bra BB4_16;

st.global.u32 [%rd26], %rd72;

BB4_16:
add.s32 %r51, %r39, 32;
cvt.s64.s32	%rd64, %r51;
setp.ge.s64	%p10, %rd64, %rd33;
@%p10 bra BB4_18;

st.global.u32 [%rd26+128], %rd71;

BB4_18:
add.s32 %r57, %r39, 64;
cvt.s64.s32	%rd65, %r57;
setp.ge.s64	%p11, %rd65, %rd33;
@%p11 bra BB4_20;

st.global.u32 [%rd26+256], %rd70;

BB4_20:
add.s32 %r63, %r39, 96;
cvt.s64.s32	%rd66, %r63;
setp.ge.s64	%p12, %rd66, %rd33;
@%p12 bra BB4_22;

st.global.u32 [%rd26+384], %rd69;

BB4_22:
ret;
}


.visible .entry _ZN2at6native5apply20coalesceValuesKernelIllEEvPlS3_PT_S5_lll(
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIllEEvPlS3_PT_S5_lll_param_0,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIllEEvPlS3_PT_S5_lll_param_1,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIllEEvPlS3_PT_S5_lll_param_2,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIllEEvPlS3_PT_S5_lll_param_3,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIllEEvPlS3_PT_S5_lll_param_4,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIllEEvPlS3_PT_S5_lll_param_5,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIllEEvPlS3_PT_S5_lll_param_6
)
{
.reg .pred %p<13>;
.reg .b32 %r<65>;
.reg .b64 %rd<73>;


ld.param.u64 %rd27, [_ZN2at6native5apply20coalesceValuesKernelIllEEvPlS3_PT_S5_lll_param_0];
ld.param.u64 %rd28, [_ZN2at6native5apply20coalesceValuesKernelIllEEvPlS3_PT_S5_lll_param_1];
ld.param.u64 %rd29, [_ZN2at6native5apply20coalesceValuesKernelIllEEvPlS3_PT_S5_lll_param_2];
ld.param.u64 %rd30, [_ZN2at6native5apply20coalesceValuesKernelIllEEvPlS3_PT_S5_lll_param_3];
ld.param.u64 %rd67, [_ZN2at6native5apply20coalesceValuesKernelIllEEvPlS3_PT_S5_lll_param_4];
ld.param.u64 %rd32, [_ZN2at6native5apply20coalesceValuesKernelIllEEvPlS3_PT_S5_lll_param_5];
ld.param.u64 %rd33, [_ZN2at6native5apply20coalesceValuesKernelIllEEvPlS3_PT_S5_lll_param_6];
mov.u32 %r5, %ctaid.x;
shl.b32 %r6, %r5, 2;
mov.u32 %r7, %tid.y;
add.s32 %r8, %r6, %r7;
cvt.s64.s32	%rd1, %r8;
setp.ge.s64	%p1, %rd1, %rd32;
@%p1 bra BB5_22;

cvta.to.global.u64 %rd34, %rd27;
shl.b64 %rd35, %rd1, 3;
add.s64 %rd2, %rd34, %rd35;
ld.global.u64 %rd3, [%rd2];
cvt.u32.u64	%r64, %rd3;
add.s64 %rd36, %rd32, -1;
setp.ge.s64	%p2, %rd1, %rd36;
@%p2 bra BB5_3;

ld.global.u64 %rd67, [%rd2+8];

BB5_3:
cvt.u32.u64	%r2, %rd67;
mov.u64 %rd72, 0;
mov.u64 %rd71, %rd72;
mov.u64 %rd70, %rd72;
mov.u64 %rd69, %rd72;
setp.ge.s32	%p3, %r64, %r2;
@%p3 bra BB5_14;

cvta.to.global.u64 %rd45, %rd28;
cvt.u32.u64	%r9, %rd3;
mul.wide.s32 %rd46, %r9, 8;
add.s64 %rd68, %rd45, %rd46;
mov.u64 %rd72, 0;
mov.u64 %rd71, %rd72;
mov.u64 %rd70, %rd72;
mov.u64 %rd69, %rd72;
cvta.to.global.u64 %rd50, %rd29;

BB5_5:
mov.u32 %r10, %ctaid.y;
shl.b32 %r11, %r10, 2;
mov.u32 %r12, %ntid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r14, %r11, %r12, %r13;
cvt.s64.s32	%rd47, %r14;
ld.global.u32 %rd48, [%rd68];
mul.lo.s64 %rd49, %rd48, %rd33;
cvt.u32.u64	%r15, %rd49;
add.s32 %r16, %r14, %r15;
mul.wide.s32 %rd51, %r16, 8;
add.s64 %rd12, %rd50, %rd51;
setp.ge.s64	%p4, %rd47, %rd33;
@%p4 bra BB5_7;

ld.global.u64 %rd52, [%rd12];
add.s64 %rd72, %rd72, %rd52;

BB5_7:
add.s32 %r22, %r14, 32;
cvt.s64.s32	%rd53, %r22;
setp.ge.s64	%p5, %rd53, %rd33;
@%p5 bra BB5_9;

ld.global.u64 %rd54, [%rd12+256];
add.s64 %rd71, %rd71, %rd54;

BB5_9:
add.s32 %r28, %r14, 64;
cvt.s64.s32	%rd55, %r28;
setp.ge.s64	%p6, %rd55, %rd33;
@%p6 bra BB5_11;

ld.global.u64 %rd56, [%rd12+512];
add.s64 %rd70, %rd70, %rd56;

BB5_11:
add.s32 %r34, %r14, 96;
cvt.s64.s32	%rd57, %r34;
setp.ge.s64	%p7, %rd57, %rd33;
@%p7 bra BB5_13;

ld.global.u64 %rd58, [%rd12+768];
add.s64 %rd69, %rd69, %rd58;

BB5_13:
add.s64 %rd68, %rd68, 8;
add.s32 %r64, %r64, 1;
setp.lt.s32	%p8, %r64, %r2;
@%p8 bra BB5_5;

BB5_14:
mov.u32 %r35, %ctaid.y;
shl.b32 %r36, %r35, 2;
mov.u32 %r37, %ntid.x;
mov.u32 %r38, %tid.x;
mad.lo.s32 %r39, %r36, %r37, %r38;
cvt.s64.s32	%rd59, %r39;
cvt.u64.u32	%rd60, %r8;
mul.lo.s64 %rd61, %rd60, %rd33;
cvt.u32.u64	%r44, %rd61;
add.s32 %r45, %r39, %r44;
cvta.to.global.u64 %rd62, %rd30;
mul.wide.s32 %rd63, %r45, 8;
add.s64 %rd26, %rd62, %rd63;
setp.ge.s64	%p9, %rd59, %rd33;
@%p9 bra BB5_16;

st.global.u64 [%rd26], %rd72;

BB5_16:
add.s32 %r51, %r39, 32;
cvt.s64.s32	%rd64, %r51;
setp.ge.s64	%p10, %rd64, %rd33;
@%p10 bra BB5_18;

st.global.u64 [%rd26+256], %rd71;

BB5_18:
add.s32 %r57, %r39, 64;
cvt.s64.s32	%rd65, %r57;
setp.ge.s64	%p11, %rd65, %rd33;
@%p11 bra BB5_20;

st.global.u64 [%rd26+512], %rd70;

BB5_20:
add.s32 %r63, %r39, 96;
cvt.s64.s32	%rd66, %r63;
setp.ge.s64	%p12, %rd66, %rd33;
@%p12 bra BB5_22;

st.global.u64 [%rd26+768], %rd69;

BB5_22:
ret;
}


.visible .entry _ZN2at6native5apply20coalesceValuesKernelIslEEvPlS3_PT_S5_lll(
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIslEEvPlS3_PT_S5_lll_param_0,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIslEEvPlS3_PT_S5_lll_param_1,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIslEEvPlS3_PT_S5_lll_param_2,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIslEEvPlS3_PT_S5_lll_param_3,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIslEEvPlS3_PT_S5_lll_param_4,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIslEEvPlS3_PT_S5_lll_param_5,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIslEEvPlS3_PT_S5_lll_param_6
)
{
.reg .pred %p<13>;
.reg .b32 %r<65>;
.reg .b64 %rd<73>;


ld.param.u64 %rd27, [_ZN2at6native5apply20coalesceValuesKernelIslEEvPlS3_PT_S5_lll_param_0];
ld.param.u64 %rd28, [_ZN2at6native5apply20coalesceValuesKernelIslEEvPlS3_PT_S5_lll_param_1];
ld.param.u64 %rd29, [_ZN2at6native5apply20coalesceValuesKernelIslEEvPlS3_PT_S5_lll_param_2];
ld.param.u64 %rd30, [_ZN2at6native5apply20coalesceValuesKernelIslEEvPlS3_PT_S5_lll_param_3];
ld.param.u64 %rd67, [_ZN2at6native5apply20coalesceValuesKernelIslEEvPlS3_PT_S5_lll_param_4];
ld.param.u64 %rd32, [_ZN2at6native5apply20coalesceValuesKernelIslEEvPlS3_PT_S5_lll_param_5];
ld.param.u64 %rd33, [_ZN2at6native5apply20coalesceValuesKernelIslEEvPlS3_PT_S5_lll_param_6];
mov.u32 %r5, %ctaid.x;
shl.b32 %r6, %r5, 2;
mov.u32 %r7, %tid.y;
add.s32 %r8, %r6, %r7;
cvt.s64.s32	%rd1, %r8;
setp.ge.s64	%p1, %rd1, %rd32;
@%p1 bra BB6_22;

cvta.to.global.u64 %rd34, %rd27;
shl.b64 %rd35, %rd1, 3;
add.s64 %rd2, %rd34, %rd35;
ld.global.u64 %rd3, [%rd2];
cvt.u32.u64	%r64, %rd3;
add.s64 %rd36, %rd32, -1;
setp.ge.s64	%p2, %rd1, %rd36;
@%p2 bra BB6_3;

ld.global.u64 %rd67, [%rd2+8];

BB6_3:
cvt.u32.u64	%r2, %rd67;
mov.u64 %rd72, 0;
mov.u64 %rd71, %rd72;
mov.u64 %rd70, %rd72;
mov.u64 %rd69, %rd72;
setp.ge.s32	%p3, %r64, %r2;
@%p3 bra BB6_14;

cvta.to.global.u64 %rd45, %rd28;
cvt.u32.u64	%r9, %rd3;
mul.wide.s32 %rd46, %r9, 8;
add.s64 %rd68, %rd45, %rd46;
mov.u64 %rd72, 0;
mov.u64 %rd71, %rd72;
mov.u64 %rd70, %rd72;
mov.u64 %rd69, %rd72;
cvta.to.global.u64 %rd50, %rd29;

BB6_5:
mov.u32 %r10, %ctaid.y;
shl.b32 %r11, %r10, 2;
mov.u32 %r12, %ntid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r14, %r11, %r12, %r13;
cvt.s64.s32	%rd47, %r14;
ld.global.u32 %rd48, [%rd68];
mul.lo.s64 %rd49, %rd48, %rd33;
cvt.u32.u64	%r15, %rd49;
add.s32 %r16, %r14, %r15;
mul.wide.s32 %rd51, %r16, 2;
add.s64 %rd12, %rd50, %rd51;
setp.ge.s64	%p4, %rd47, %rd33;
@%p4 bra BB6_7;

ld.global.s16 %rd52, [%rd12];
add.s64 %rd72, %rd72, %rd52;

BB6_7:
add.s32 %r22, %r14, 32;
cvt.s64.s32	%rd53, %r22;
setp.ge.s64	%p5, %rd53, %rd33;
@%p5 bra BB6_9;

ld.global.s16 %rd54, [%rd12+64];
add.s64 %rd71, %rd71, %rd54;

BB6_9:
add.s32 %r28, %r14, 64;
cvt.s64.s32	%rd55, %r28;
setp.ge.s64	%p6, %rd55, %rd33;
@%p6 bra BB6_11;

ld.global.s16 %rd56, [%rd12+128];
add.s64 %rd70, %rd70, %rd56;

BB6_11:
add.s32 %r34, %r14, 96;
cvt.s64.s32	%rd57, %r34;
setp.ge.s64	%p7, %rd57, %rd33;
@%p7 bra BB6_13;

ld.global.s16 %rd58, [%rd12+192];
add.s64 %rd69, %rd69, %rd58;

BB6_13:
add.s64 %rd68, %rd68, 8;
add.s32 %r64, %r64, 1;
setp.lt.s32	%p8, %r64, %r2;
@%p8 bra BB6_5;

BB6_14:
mov.u32 %r35, %ctaid.y;
shl.b32 %r36, %r35, 2;
mov.u32 %r37, %ntid.x;
mov.u32 %r38, %tid.x;
mad.lo.s32 %r39, %r36, %r37, %r38;
cvt.s64.s32	%rd59, %r39;
cvt.u64.u32	%rd60, %r8;
mul.lo.s64 %rd61, %rd60, %rd33;
cvt.u32.u64	%r44, %rd61;
add.s32 %r45, %r39, %r44;
cvta.to.global.u64 %rd62, %rd30;
mul.wide.s32 %rd63, %r45, 2;
add.s64 %rd26, %rd62, %rd63;
setp.ge.s64	%p9, %rd59, %rd33;
@%p9 bra BB6_16;

st.global.u16 [%rd26], %rd72;

BB6_16:
add.s32 %r51, %r39, 32;
cvt.s64.s32	%rd64, %r51;
setp.ge.s64	%p10, %rd64, %rd33;
@%p10 bra BB6_18;

st.global.u16 [%rd26+64], %rd71;

BB6_18:
add.s32 %r57, %r39, 64;
cvt.s64.s32	%rd65, %r57;
setp.ge.s64	%p11, %rd65, %rd33;
@%p11 bra BB6_20;

st.global.u16 [%rd26+128], %rd70;

BB6_20:
add.s32 %r63, %r39, 96;
cvt.s64.s32	%rd66, %r63;
setp.ge.s64	%p12, %rd66, %rd33;
@%p12 bra BB6_22;

st.global.u16 [%rd26+192], %rd69;

BB6_22:
ret;
}


.visible .entry _ZN2at6native5apply20coalesceValuesKernelIN3c104HalfEfEEvPlS5_PT_S7_lll(
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIN3c104HalfEfEEvPlS5_PT_S7_lll_param_0,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIN3c104HalfEfEEvPlS5_PT_S7_lll_param_1,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIN3c104HalfEfEEvPlS5_PT_S7_lll_param_2,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIN3c104HalfEfEEvPlS5_PT_S7_lll_param_3,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIN3c104HalfEfEEvPlS5_PT_S7_lll_param_4,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIN3c104HalfEfEEvPlS5_PT_S7_lll_param_5,
.param .u64 _ZN2at6native5apply20coalesceValuesKernelIN3c104HalfEfEEvPlS5_PT_S7_lll_param_6
)
{
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<37>;
.reg .b32 %r<65>;
.reg .b64 %rd<41>;


ld.param.u64 %rd11, [_ZN2at6native5apply20coalesceValuesKernelIN3c104HalfEfEEvPlS5_PT_S7_lll_param_0];
ld.param.u64 %rd12, [_ZN2at6native5apply20coalesceValuesKernelIN3c104HalfEfEEvPlS5_PT_S7_lll_param_1];
ld.param.u64 %rd13, [_ZN2at6native5apply20coalesceValuesKernelIN3c104HalfEfEEvPlS5_PT_S7_lll_param_2];
ld.param.u64 %rd14, [_ZN2at6native5apply20coalesceValuesKernelIN3c104HalfEfEEvPlS5_PT_S7_lll_param_3];
ld.param.u64 %rd39, [_ZN2at6native5apply20coalesceValuesKernelIN3c104HalfEfEEvPlS5_PT_S7_lll_param_4];
ld.param.u64 %rd16, [_ZN2at6native5apply20coalesceValuesKernelIN3c104HalfEfEEvPlS5_PT_S7_lll_param_5];
ld.param.u64 %rd17, [_ZN2at6native5apply20coalesceValuesKernelIN3c104HalfEfEEvPlS5_PT_S7_lll_param_6];
mov.u32 %r5, %ctaid.x;
shl.b32 %r6, %r5, 2;
mov.u32 %r7, %tid.y;
add.s32 %r8, %r6, %r7;
cvt.s64.s32	%rd1, %r8;
setp.ge.s64	%p1, %rd1, %rd16;
@%p1 bra BB7_22;

cvta.to.global.u64 %rd18, %rd11;
shl.b64 %rd19, %rd1, 3;
add.s64 %rd2, %rd18, %rd19;
ld.global.u64 %rd3, [%rd2];
cvt.u32.u64	%r64, %rd3;
add.s64 %rd20, %rd16, -1;
setp.ge.s64	%p2, %rd1, %rd20;
@%p2 bra BB7_3;

ld.global.u64 %rd39, [%rd2+8];

BB7_3:
cvt.u32.u64	%r2, %rd39;
mov.f32 %f36, 0f00000000;
mov.f32 %f35, %f36;
mov.f32 %f34, %f36;
mov.f32 %f33, %f36;
setp.ge.s32	%p3, %r64, %r2;
@%p3 bra BB7_14;

cvta.to.global.u64 %rd21, %rd12;
cvt.u32.u64	%r9, %rd3;
mul.wide.s32 %rd22, %r9, 8;
add.s64 %rd40, %rd21, %rd22;
mov.f32 %f36, 0f00000000;
mov.f32 %f35, %f36;
mov.f32 %f34, %f36;
mov.f32 %f33, %f36;
cvta.to.global.u64 %rd26, %rd13;

BB7_5:
mov.u32 %r10, %ctaid.y;
shl.b32 %r11, %r10, 2;
mov.u32 %r12, %ntid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r14, %r11, %r12, %r13;
cvt.s64.s32	%rd23, %r14;
ld.global.u32 %rd24, [%rd40];
mul.lo.s64 %rd25, %rd24, %rd17;
cvt.u32.u64	%r15, %rd25;
add.s32 %r16, %r14, %r15;
mul.wide.s32 %rd27, %r16, 2;
add.s64 %rd8, %rd26, %rd27;
setp.ge.s64	%p4, %rd23, %rd17;
@%p4 bra BB7_7;

ld.global.u16 %rs1, [%rd8];

	{ cvt.f32.f16 %f25, %rs1;}


	add.f32 %f36, %f25, %f36;

BB7_7:
add.s32 %r22, %r14, 32;
cvt.s64.s32	%rd28, %r22;
setp.ge.s64	%p5, %rd28, %rd17;
@%p5 bra BB7_9;

ld.global.u16 %rs2, [%rd8+64];

	{ cvt.f32.f16 %f26, %rs2;}


	add.f32 %f35, %f26, %f35;

BB7_9:
add.s32 %r28, %r14, 64;
cvt.s64.s32	%rd29, %r28;
setp.ge.s64	%p6, %rd29, %rd17;
@%p6 bra BB7_11;

ld.global.u16 %rs3, [%rd8+128];

	{ cvt.f32.f16 %f27, %rs3;}


	add.f32 %f34, %f27, %f34;

BB7_11:
add.s32 %r34, %r14, 96;
cvt.s64.s32	%rd30, %r34;
setp.ge.s64	%p7, %rd30, %rd17;
@%p7 bra BB7_13;

ld.global.u16 %rs4, [%rd8+192];

	{ cvt.f32.f16 %f28, %rs4;}


	add.f32 %f33, %f28, %f33;

BB7_13:
add.s64 %rd40, %rd40, 8;
add.s32 %r64, %r64, 1;
setp.lt.s32	%p8, %r64, %r2;
@%p8 bra BB7_5;

BB7_14:
mov.u32 %r35, %ctaid.y;
shl.b32 %r36, %r35, 2;
mov.u32 %r37, %ntid.x;
mov.u32 %r38, %tid.x;
mad.lo.s32 %r39, %r36, %r37, %r38;
cvt.s64.s32	%rd31, %r39;
cvt.u64.u32	%rd32, %r8;
mul.lo.s64 %rd33, %rd32, %rd17;
cvt.u32.u64	%r44, %rd33;
add.s32 %r45, %r39, %r44;
cvta.to.global.u64 %rd34, %rd14;
mul.wide.s32 %rd35, %r45, 2;
add.s64 %rd10, %rd34, %rd35;
setp.ge.s64	%p9, %rd31, %rd17;
@%p9 bra BB7_16;


	{ cvt.rn.f16.f32 %rs5, %f36;}


	st.global.u16 [%rd10], %rs5;

BB7_16:
add.s32 %r51, %r39, 32;
cvt.s64.s32	%rd36, %r51;
setp.ge.s64	%p10, %rd36, %rd17;
@%p10 bra BB7_18;


	{ cvt.rn.f16.f32 %rs6, %f35;}


	st.global.u16 [%rd10+64], %rs6;

BB7_18:
add.s32 %r57, %r39, 64;
cvt.s64.s32	%rd37, %r57;
setp.ge.s64	%p11, %rd37, %rd17;
@%p11 bra BB7_20;


	{ cvt.rn.f16.f32 %rs7, %f34;}


	st.global.u16 [%rd10+128], %rs7;

BB7_20:
add.s32 %r63, %r39, 96;
cvt.s64.s32	%rd38, %r63;
setp.ge.s64	%p12, %rd38, %rd17;
@%p12 bra BB7_22;


	{ cvt.rn.f16.f32 %rs8, %f33;}


	st.global.u16 [%rd10+192], %rs8;

BB7_22:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB8_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd12;

BB8_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB8_5;

cvta.to.global.u64 %rd15, %rd9;
cvt.u64.u32	%rd16, %r26;
add.s64 %rd20, %rd16, %rd8;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd19, %rd15, %rd17;
cvt.u64.u32	%rd3, %r6;

BB8_4:
st.global.u64 [%rd19], %rd20;
add.s64 %rd20, %rd20, %rd3;
shl.b64 %rd18, %rd3, 3;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB8_4;

BB8_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB9_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd19;

BB9_2:
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
add.s64 %rd26, %rd24, %rd14;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB9_4;

BB9_3:
st.global.u64 [%rd25], %rd26;
add.s64 %rd26, %rd26, %rd4;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB9_3;

BB9_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[64]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<7>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+28];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd2, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd3, %rd2;
setp.eq.s64	%p2, %rd3, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB10_2;

cvt.s64.s32	%rd4, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r24;
mov.u64 %rd5, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd6, %rd5;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd6;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd4;

BB10_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;

BB10_3:
mov.u32 %r8, %r26;
add.s32 %r26, %r8, %r6;
setp.lt.u32	%p4, %r8, %r10;
@%p4 bra BB10_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<14>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd7, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+32];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd8, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd9, %rd8;
setp.eq.s64	%p2, %rd9, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB11_2;

cvt.s64.s32	%rd10, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r18;
mov.u64 %rd11, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd12, %rd11;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd12;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd10;

BB11_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd2, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd13, %r21;

BB11_3:
mov.u64 %rd4, %rd13;
add.s64 %rd13, %rd4, %rd2;
setp.lt.s64	%p4, %rd4, %rd7;
@%p4 bra BB11_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<65>;
.reg .b64 %rd<40>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd16, %rd15;
setp.eq.s64	%p2, %rd16, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB12_2;

cvt.s64.s32	%rd17, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r41;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd19, %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd19;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd17;

BB12_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r62, %r4, %r3, %r1;
setp.ge.u32	%p4, %r62, %r25;
@%p4 bra BB12_8;

cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd21, %r62;
add.s64 %rd39, %rd21, %rd11;
mul.wide.u32 %rd22, %r62, 4;
add.s64 %rd38, %rd20, %rd22;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB12_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd39;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd23, %r40;
mul.lo.s64 %rd24, %rd39, %rd23;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd25, %rd24, %rd7;
cvt.u32.u64	%r56, %rd25;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r64, 0, %r57, %p5;
min.u32 %r63, %r52, %r12;
setp.ge.u32	%p6, %r64, %r63;
@%p6 bra BB12_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB12_6:
add.s32 %r58, %r63, %r64;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd26, %r60;
add.s64 %rd27, %rd26, %rd8;
shl.b64 %rd28, %rd27, 3;
add.s64 %rd29, %rd1, %rd28;
cvt.u64.u32	%rd30, %r59;
add.s64 %rd31, %rd30, %rd7;
shl.b64 %rd32, %rd31, 3;
add.s64 %rd33, %rd1, %rd32;
ld.global.u64 %rd34, [%rd33];
ld.global.u64 %rd35, [%rd29];
setp.lt.s64	%p7, %rd35, %rd34;
add.s32 %r61, %r59, 1;
selp.b32	%r64, %r64, %r61, %p7;
selp.b32	%r63, %r59, %r63, %p7;
setp.lt.u32	%p8, %r64, %r63;
@%p8 bra BB12_6;

BB12_7:
st.global.u32 [%rd38], %r64;
cvt.u64.u32	%rd36, %r8;
add.s64 %rd39, %rd39, %rd36;
mul.wide.u32 %rd37, %r8, 4;
add.s64 %rd38, %rd38, %rd37;
add.s32 %r62, %r62, %r8;
setp.lt.u32	%p9, %r62, %r25;
@%p9 bra BB12_4;

BB12_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .b32 %r<60>;
.reg .b64 %rd<45>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd22, %rd21;
setp.eq.s64	%p2, %rd22, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB13_2;

cvt.s64.s32	%rd23, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r35;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd25, %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd23;

BB13_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd42, %r37;
setp.ge.s64	%p4, %rd42, %rd20;
@%p4 bra BB13_8;

cvta.to.global.u64 %rd26, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd44, %rd42, %rd16;
shl.b64 %rd27, %rd42, 2;
add.s64 %rd43, %rd26, %rd27;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB13_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd44;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd28, %r34;
mul.lo.s64 %rd29, %rd44, %rd28;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd30, %rd29, %rd11;
cvt.u32.u64	%r52, %rd30;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r59, 0, %r53, %p5;
min.u32 %r58, %r48, %r8;
setp.ge.u32	%p6, %r59, %r58;
@%p6 bra BB13_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB13_6:
add.s32 %r54, %r58, %r59;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd31, %r56;
add.s64 %rd32, %rd31, %rd12;
shl.b64 %rd33, %rd32, 3;
add.s64 %rd34, %rd3, %rd33;
cvt.u64.u32	%rd35, %r55;
add.s64 %rd36, %rd35, %rd11;
shl.b64 %rd37, %rd36, 3;
add.s64 %rd38, %rd3, %rd37;
ld.global.u64 %rd39, [%rd38];
ld.global.u64 %rd40, [%rd34];
setp.lt.s64	%p7, %rd40, %rd39;
add.s32 %r57, %r55, 1;
selp.b32	%r59, %r59, %r57, %p7;
selp.b32	%r58, %r55, %r58, %p7;
setp.lt.u32	%p8, %r59, %r58;
@%p8 bra BB13_6;

BB13_7:
st.global.u32 [%rd43], %r59;
add.s64 %rd44, %rd44, %rd4;
shl.b64 %rd41, %rd4, 2;
add.s64 %rd43, %rd43, %rd41;
add.s64 %rd42, %rd42, %rd4;
setp.lt.s64	%p9, %rd42, %rd20;
@%p9 bra BB13_4;

BB13_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<65>;
.reg .b64 %rd<39>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB14_2;

cvt.s64.s32	%rd16, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r41;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd16;

BB14_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r62, %r4, %r3, %r1;
setp.ge.u32	%p4, %r62, %r25;
@%p4 bra BB14_8;

cvta.to.global.u64 %rd19, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd20, %r62;
add.s64 %rd38, %rd20, %rd11;
mul.wide.u32 %rd21, %r62, 4;
add.s64 %rd37, %rd19, %rd21;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB14_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd38;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd22, %r40;
mul.lo.s64 %rd23, %rd38, %rd22;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd24, %rd23, %rd7;
cvt.u32.u64	%r56, %rd24;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r64, 0, %r57, %p5;
min.u32 %r63, %r52, %r12;
setp.ge.u32	%p6, %r64, %r63;
@%p6 bra BB14_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB14_6:
add.s32 %r58, %r63, %r64;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd25, %r60;
add.s64 %rd26, %rd25, %rd8;
cvt.u64.u32	%rd27, %r59;
add.s64 %rd28, %rd27, %rd7;
shl.b64 %rd29, %rd26, 4;
add.s64 %rd30, %rd1, %rd29;
shl.b64 %rd31, %rd28, 4;
add.s64 %rd32, %rd1, %rd31;
ld.global.u64 %rd33, [%rd32];
ld.global.u64 %rd34, [%rd30];
setp.lt.s64	%p7, %rd34, %rd33;
add.s32 %r61, %r59, 1;
selp.b32	%r64, %r64, %r61, %p7;
selp.b32	%r63, %r59, %r63, %p7;
setp.lt.u32	%p8, %r64, %r63;
@%p8 bra BB14_6;

BB14_7:
st.global.u32 [%rd37], %r64;
cvt.u64.u32	%rd35, %r8;
add.s64 %rd38, %rd38, %rd35;
mul.wide.u32 %rd36, %r8, 4;
add.s64 %rd37, %rd37, %rd36;
add.s32 %r62, %r62, %r8;
setp.lt.u32	%p9, %r62, %r25;
@%p9 bra BB14_4;

BB14_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .b32 %r<60>;
.reg .b64 %rd<44>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd21, %rd20;
setp.eq.s64	%p2, %rd21, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB15_2;

cvt.s64.s32	%rd22, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r35;
mov.u64 %rd23, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd24, %rd23;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd22;

BB15_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd41, %r37;
setp.ge.s64	%p4, %rd41, %rd19;
@%p4 bra BB15_8;

cvta.to.global.u64 %rd25, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd43, %rd41, %rd16;
shl.b64 %rd26, %rd41, 2;
add.s64 %rd42, %rd25, %rd26;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB15_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd43;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd27, %r34;
mul.lo.s64 %rd28, %rd43, %rd27;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd29, %rd28, %rd11;
cvt.u32.u64	%r52, %rd29;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r59, 0, %r53, %p5;
min.u32 %r58, %r48, %r8;
setp.ge.u32	%p6, %r59, %r58;
@%p6 bra BB15_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB15_6:
add.s32 %r54, %r58, %r59;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd30, %r56;
add.s64 %rd31, %rd30, %rd12;
cvt.u64.u32	%rd32, %r55;
add.s64 %rd33, %rd32, %rd11;
shl.b64 %rd34, %rd31, 4;
add.s64 %rd35, %rd3, %rd34;
shl.b64 %rd36, %rd33, 4;
add.s64 %rd37, %rd3, %rd36;
ld.global.u64 %rd38, [%rd37];
ld.global.u64 %rd39, [%rd35];
setp.lt.s64	%p7, %rd39, %rd38;
add.s32 %r57, %r55, 1;
selp.b32	%r59, %r59, %r57, %p7;
selp.b32	%r58, %r55, %r58, %p7;
setp.lt.u32	%p8, %r59, %r58;
@%p8 bra BB15_6;

BB15_7:
st.global.u32 [%rd42], %r59;
add.s64 %rd43, %rd43, %rd4;
shl.b64 %rd40, %rd4, 2;
add.s64 %rd42, %rd42, %rd40;
add.s64 %rd41, %rd41, %rd4;
setp.lt.s64	%p9, %rd41, %rd19;
@%p9 bra BB15_4;

BB15_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .b32 %r<26>;
.reg .b64 %rd<70>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd31, %rd30;
setp.eq.s64	%p2, %rd31, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB16_2;

cvt.s64.s32	%rd32, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r23;
mov.u64 %rd33, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd34, %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd32;

BB16_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r25, %r4, %r3, %r1;
setp.ge.u32	%p4, %r25, %r9;
@%p4 bra BB16_8;

cvta.to.global.u64 %rd35, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd36, %r25;
add.s64 %rd67, %rd36, %rd23;
mul.wide.u32 %rd37, %r25, 8;
add.s64 %rd66, %rd35, %rd37;
neg.s64 %rd6, %rd29;
shr.u64 %rd38, %rd29, 63;
add.s64 %rd39, %rd29, %rd38;
shr.s64 %rd7, %rd39, 1;

BB16_4:
and.b64 %rd40, %rd67, %rd6;
mul.lo.s64 %rd10, %rd40, %rd28;
add.s64 %rd41, %rd7, %rd40;
mul.lo.s64 %rd42, %rd41, %rd28;
min.s64 %rd11, %rd42, %rd27;
sub.s64 %rd43, %rd27, %rd10;
mul.lo.s64 %rd44, %rd7, %rd28;
min.s64 %rd45, %rd43, %rd44;
sub.s64 %rd46, %rd27, %rd11;
min.s64 %rd47, %rd46, %rd44;
add.s64 %rd48, %rd47, %rd45;
mul.lo.s64 %rd49, %rd67, %rd28;
sub.s64 %rd50, %rd49, %rd10;
min.s64 %rd12, %rd50, %rd48;
setp.lt.s64	%p5, %rd12, %rd47;
sub.s64 %rd51, %rd12, %rd47;
selp.b64	%rd69, 0, %rd51, %p5;
min.s64 %rd68, %rd45, %rd12;
setp.ge.s64	%p6, %rd69, %rd68;
@%p6 bra BB16_7;

add.s64 %rd52, %rd11, %rd12;
add.s64 %rd15, %rd52, -1;

BB16_6:
add.s64 %rd53, %rd68, %rd69;
shr.s64 %rd54, %rd53, 1;
sub.s64 %rd55, %rd15, %rd54;
shl.b64 %rd56, %rd55, 3;
add.s64 %rd57, %rd1, %rd56;
add.s64 %rd58, %rd54, %rd10;
shl.b64 %rd59, %rd58, 3;
add.s64 %rd60, %rd1, %rd59;
ld.global.u64 %rd61, [%rd60];
ld.global.u64 %rd62, [%rd57];
setp.lt.s64	%p7, %rd62, %rd61;
add.s64 %rd63, %rd54, 1;
selp.b64	%rd69, %rd69, %rd63, %p7;
selp.b64	%rd68, %rd54, %rd68, %p7;
setp.lt.s64	%p8, %rd69, %rd68;
@%p8 bra BB16_6;

BB16_7:
st.global.u64 [%rd66], %rd69;
cvt.u64.u32	%rd64, %r6;
add.s64 %rd67, %rd67, %rd64;
mul.wide.u32 %rd65, %r6, 8;
add.s64 %rd66, %rd66, %rd65;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p9, %r25, %r9;
@%p9 bra BB16_4;

BB16_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<21>;
.reg .b64 %rd<75>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd36, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd37, %rd36;
setp.eq.s64	%p2, %rd37, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB17_2;

cvt.s64.s32	%rd38, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r17;
mov.u64 %rd39, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd40, %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd40;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd38;

BB17_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd70, %r19;
setp.ge.s64	%p4, %rd70, %rd35;
@%p4 bra BB17_8;

cvta.to.global.u64 %rd41, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd72, %rd70, %rd28;
shl.b64 %rd42, %rd70, 3;
add.s64 %rd71, %rd41, %rd42;
neg.s64 %rd9, %rd34;
shr.u64 %rd43, %rd34, 63;
add.s64 %rd44, %rd34, %rd43;
shr.s64 %rd10, %rd44, 1;

BB17_4:
and.b64 %rd45, %rd72, %rd9;
mul.lo.s64 %rd14, %rd45, %rd33;
add.s64 %rd46, %rd10, %rd45;
mul.lo.s64 %rd47, %rd46, %rd33;
min.s64 %rd15, %rd47, %rd32;
sub.s64 %rd48, %rd32, %rd14;
mul.lo.s64 %rd49, %rd10, %rd33;
min.s64 %rd50, %rd48, %rd49;
sub.s64 %rd51, %rd32, %rd15;
min.s64 %rd52, %rd51, %rd49;
add.s64 %rd53, %rd52, %rd50;
mul.lo.s64 %rd54, %rd72, %rd33;
sub.s64 %rd55, %rd54, %rd14;
min.s64 %rd16, %rd55, %rd53;
setp.lt.s64	%p5, %rd16, %rd52;
sub.s64 %rd56, %rd16, %rd52;
selp.b64	%rd74, 0, %rd56, %p5;
min.s64 %rd73, %rd50, %rd16;
setp.ge.s64	%p6, %rd74, %rd73;
@%p6 bra BB17_7;

add.s64 %rd57, %rd15, %rd16;
add.s64 %rd19, %rd57, -1;

BB17_6:
add.s64 %rd58, %rd73, %rd74;
shr.s64 %rd59, %rd58, 1;
sub.s64 %rd60, %rd19, %rd59;
shl.b64 %rd61, %rd60, 3;
add.s64 %rd62, %rd3, %rd61;
add.s64 %rd63, %rd59, %rd14;
shl.b64 %rd64, %rd63, 3;
add.s64 %rd65, %rd3, %rd64;
ld.global.u64 %rd66, [%rd65];
ld.global.u64 %rd67, [%rd62];
setp.lt.s64	%p7, %rd67, %rd66;
add.s64 %rd68, %rd59, 1;
selp.b64	%rd74, %rd74, %rd68, %p7;
selp.b64	%rd73, %rd59, %rd73, %p7;
setp.lt.s64	%p8, %rd74, %rd73;
@%p8 bra BB17_6;

BB17_7:
st.global.u64 [%rd71], %rd74;
add.s64 %rd72, %rd72, %rd6;
shl.b64 %rd69, %rd6, 3;
add.s64 %rd71, %rd71, %rd69;
add.s64 %rd70, %rd70, %rd6;
setp.lt.s64	%p9, %rd70, %rd35;
@%p9 bra BB17_4;

BB17_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .b32 %r<26>;
.reg .b64 %rd<69>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd29, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd30, %rd29;
setp.eq.s64	%p2, %rd30, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB18_2;

cvt.s64.s32	%rd31, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r23;
mov.u64 %rd32, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd33, %rd32;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd31;

BB18_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r25, %r4, %r3, %r1;
setp.ge.u32	%p4, %r25, %r9;
@%p4 bra BB18_8;

cvta.to.global.u64 %rd34, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd35, %r25;
add.s64 %rd66, %rd35, %rd23;
mul.wide.u32 %rd36, %r25, 8;
add.s64 %rd65, %rd34, %rd36;
neg.s64 %rd6, %rd28;
shr.u64 %rd37, %rd28, 63;
add.s64 %rd38, %rd28, %rd37;
shr.s64 %rd7, %rd38, 1;

BB18_4:
and.b64 %rd39, %rd66, %rd6;
mul.lo.s64 %rd10, %rd39, %rd27;
add.s64 %rd40, %rd7, %rd39;
mul.lo.s64 %rd41, %rd40, %rd27;
min.s64 %rd11, %rd41, %rd26;
sub.s64 %rd42, %rd26, %rd10;
mul.lo.s64 %rd43, %rd7, %rd27;
min.s64 %rd44, %rd42, %rd43;
sub.s64 %rd45, %rd26, %rd11;
min.s64 %rd46, %rd45, %rd43;
add.s64 %rd47, %rd46, %rd44;
mul.lo.s64 %rd48, %rd66, %rd27;
sub.s64 %rd49, %rd48, %rd10;
min.s64 %rd12, %rd49, %rd47;
setp.lt.s64	%p5, %rd12, %rd46;
sub.s64 %rd50, %rd12, %rd46;
selp.b64	%rd68, 0, %rd50, %p5;
min.s64 %rd67, %rd44, %rd12;
setp.ge.s64	%p6, %rd68, %rd67;
@%p6 bra BB18_7;

add.s64 %rd51, %rd11, %rd12;
add.s64 %rd15, %rd51, -1;

BB18_6:
add.s64 %rd52, %rd67, %rd68;
shr.s64 %rd53, %rd52, 1;
sub.s64 %rd54, %rd15, %rd53;
add.s64 %rd55, %rd53, %rd10;
shl.b64 %rd56, %rd54, 4;
add.s64 %rd57, %rd1, %rd56;
shl.b64 %rd58, %rd55, 4;
add.s64 %rd59, %rd1, %rd58;
ld.global.u64 %rd60, [%rd59];
ld.global.u64 %rd61, [%rd57];
setp.lt.s64	%p7, %rd61, %rd60;
add.s64 %rd62, %rd53, 1;
selp.b64	%rd68, %rd68, %rd62, %p7;
selp.b64	%rd67, %rd53, %rd67, %p7;
setp.lt.s64	%p8, %rd68, %rd67;
@%p8 bra BB18_6;

BB18_7:
st.global.u64 [%rd65], %rd68;
cvt.u64.u32	%rd63, %r6;
add.s64 %rd66, %rd66, %rd63;
mul.wide.u32 %rd64, %r6, 8;
add.s64 %rd65, %rd65, %rd64;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p9, %r25, %r9;
@%p9 bra BB18_4;

BB18_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<21>;
.reg .b64 %rd<74>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd31, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd35, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd36, %rd35;
setp.eq.s64	%p2, %rd36, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB19_2;

cvt.s64.s32	%rd37, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r17;
mov.u64 %rd38, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd39, %rd38;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd37;

BB19_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd69, %r19;
setp.ge.s64	%p4, %rd69, %rd34;
@%p4 bra BB19_8;

cvta.to.global.u64 %rd40, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd71, %rd69, %rd28;
shl.b64 %rd41, %rd69, 3;
add.s64 %rd70, %rd40, %rd41;
neg.s64 %rd9, %rd33;
shr.u64 %rd42, %rd33, 63;
add.s64 %rd43, %rd33, %rd42;
shr.s64 %rd10, %rd43, 1;

BB19_4:
and.b64 %rd44, %rd71, %rd9;
mul.lo.s64 %rd14, %rd44, %rd32;
add.s64 %rd45, %rd10, %rd44;
mul.lo.s64 %rd46, %rd45, %rd32;
min.s64 %rd15, %rd46, %rd31;
sub.s64 %rd47, %rd31, %rd14;
mul.lo.s64 %rd48, %rd10, %rd32;
min.s64 %rd49, %rd47, %rd48;
sub.s64 %rd50, %rd31, %rd15;
min.s64 %rd51, %rd50, %rd48;
add.s64 %rd52, %rd51, %rd49;
mul.lo.s64 %rd53, %rd71, %rd32;
sub.s64 %rd54, %rd53, %rd14;
min.s64 %rd16, %rd54, %rd52;
setp.lt.s64	%p5, %rd16, %rd51;
sub.s64 %rd55, %rd16, %rd51;
selp.b64	%rd73, 0, %rd55, %p5;
min.s64 %rd72, %rd49, %rd16;
setp.ge.s64	%p6, %rd73, %rd72;
@%p6 bra BB19_7;

add.s64 %rd56, %rd15, %rd16;
add.s64 %rd19, %rd56, -1;

BB19_6:
add.s64 %rd57, %rd72, %rd73;
shr.s64 %rd58, %rd57, 1;
sub.s64 %rd59, %rd19, %rd58;
add.s64 %rd60, %rd58, %rd14;
shl.b64 %rd61, %rd59, 4;
add.s64 %rd62, %rd3, %rd61;
shl.b64 %rd63, %rd60, 4;
add.s64 %rd64, %rd3, %rd63;
ld.global.u64 %rd65, [%rd64];
ld.global.u64 %rd66, [%rd62];
setp.lt.s64	%p7, %rd66, %rd65;
add.s64 %rd67, %rd58, 1;
selp.b64	%rd73, %rd73, %rd67, %p7;
selp.b64	%rd72, %rd58, %rd72, %p7;
setp.lt.s64	%p8, %rd73, %rd72;
@%p8 bra BB19_6;

BB19_7:
st.global.u64 [%rd70], %rd73;
add.s64 %rd71, %rd71, %rd6;
shl.b64 %rd68, %rd6, 3;
add.s64 %rd70, %rd70, %rd68;
add.s64 %rd69, %rd69, %rd6;
setp.lt.s64	%p9, %rd69, %rd34;
@%p9 bra BB19_4;

BB19_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB20_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd12;

BB20_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB20_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB20_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB20_4;

BB20_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB21_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd19;

BB21_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB21_4;

BB21_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB21_3;

BB21_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB22_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd12;

BB22_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB22_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB22_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB22_4;

BB22_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB23_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd19;

BB23_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB23_4;

BB23_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB23_3;

BB23_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB24_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd12;

BB24_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB24_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB24_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB24_4;

BB24_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB25_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd19;

BB25_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB25_4;

BB25_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB25_3;

BB25_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEENS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEENS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEENS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEENS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEENS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEENS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEENS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEENS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB26_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd12;

BB26_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB26_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB26_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB26_4;

BB26_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEENS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEENS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEENS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEENS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEENS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEENS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEENS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEENS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB27_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd19;

BB27_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB27_4;

BB27_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB27_3;

BB27_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB28_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd12;

BB28_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB28_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB28_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB28_4;

BB28_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIiEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB29_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd19;

BB29_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB29_4;

BB29_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB29_3;

BB29_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<31>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+44];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB30_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd16;

BB30_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB30_5;

cvta.to.global.u64 %rd19, %rd11;
cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd21, %rd13;
mul.wide.u32 %rd22, %r27, 8;
add.s64 %rd30, %rd19, %rd22;
add.s64 %rd29, %rd20, %rd22;
mul.wide.u32 %rd23, %r27, 4;
add.s64 %rd28, %rd21, %rd23;
cvt.u64.u32	%rd4, %r6;

BB30_4:
ld.global.u64 %rd24, [%rd29];
ld.global.u64 %rd25, [%rd30];
setp.ne.s64	%p5, %rd25, %rd24;
selp.u32	%r26, 1, 0, %p5;
st.global.u32 [%rd28], %r26;
shl.b64 %rd26, %rd4, 3;
add.s64 %rd30, %rd30, %rd26;
add.s64 %rd29, %rd29, %rd26;
shl.b64 %rd27, %rd4, 2;
add.s64 %rd28, %rd28, %rd27;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p6, %r27, %r10;
@%p6 bra BB30_4;

BB30_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<37>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNSK_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EEEEST_NSL_INSM_IiSQ_SR_SR_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd22, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd23, %rd22;
setp.eq.s64	%p2, %rd23, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB31_2;

cvt.s64.s32	%rd24, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r18;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd26, %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd26;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd24;

BB31_2:
cvta.to.global.u64 %rd1, %rd18;
cvta.to.global.u64 %rd2, %rd19;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd5, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd33, %r21;
mul.wide.s32 %rd27, %r21, 8;
add.s64 %rd36, %rd1, %rd27;
add.s64 %rd35, %rd2, %rd27;
mul.wide.s32 %rd28, %r21, 4;
add.s64 %rd34, %rd3, %rd28;
setp.ge.s64	%p4, %rd33, %rd21;
@%p4 bra BB31_4;

BB31_3:
ld.global.u64 %rd29, [%rd35];
ld.global.u64 %rd30, [%rd36];
setp.ne.s64	%p5, %rd30, %rd29;
selp.u32	%r22, 1, 0, %p5;
st.global.u32 [%rd34], %r22;
shl.b64 %rd31, %rd5, 3;
add.s64 %rd36, %rd36, %rd31;
add.s64 %rd35, %rd35, %rd31;
shl.b64 %rd32, %rd5, 2;
add.s64 %rd34, %rd34, %rd32;
add.s64 %rd33, %rd33, %rd5;
setp.lt.s64	%p6, %rd33, %rd21;
@%p6 bra BB31_3;

BB31_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB32_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd12;

BB32_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB32_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB32_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB32_4;

BB32_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPiNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB33_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd19;

BB33_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB33_4;

BB33_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB33_3;

BB33_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEEjSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB34_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd12;

BB34_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB34_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB34_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB34_4;

BB34_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESS_EENS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS_8identityIlEEEEvEElSU_SU_SU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB35_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd19;

BB35_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB35_4;

BB35_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB35_3;

BB35_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 8 .b8 __local_depot36[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<39>;
.reg .b32 %r<91>;
.reg .b64 %rd<769>;

	.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_198048_33_non_const_s_result;

mov.u64 %rd768, __local_depot36;
cvta.local.u64 %SP, %rd768;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd275, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd276, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd276;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd277, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd278, %rd277;
setp.eq.s64	%p27, %rd278, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB36_2;

cvt.s64.s32	%rd279, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r28;
mov.u64 %rd280, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd281, %rd280;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd281;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd279;

BB36_2:
bar.sync 0;
bfe.s64 %rd282, %rd275, 0, 61;
setp.lt.s64	%p29, %rd282, 1;
@%p29 bra BB36_288;

ld.global.u64 %rd759, [%rd2];
bar.sync 0;
@%p26 bra BB36_5;

st.global.u64 [%rd3], %rd759;

BB36_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB36_26;
bra.uni BB36_6;

BB36_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
mov.u64 %rd660, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd667, %rd660;
setp.eq.s64	%p31, %rd6, %rd667;
mov.u64 %rd665, %rd6;
@%p31 bra BB36_10;

mov.u64 %rd666, %rd665;

BB36_8:
mov.u64 %rd662, %rd667;
mov.u64 %rd665, %rd666;
mov.u64 %rd666, %rd662;
ld.shared.u8 %rs23, [%rd660];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p32, %rs24, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd11, [%rd660];
setp.lt.u64	%p34, %rd11, 24576;
or.pred %p35, %p33, %p34;
@!%p35 bra BB36_10;
bra.uni BB36_9;

BB36_9:
shr.u64 %rd285, %rd11, 1;
add.s64 %rd286, %rd660, %rd285;
add.s64 %rd660, %rd286, 16;
add.s64 %rd287, %rd666, %rd285;
add.s64 %rd667, %rd287, 16;
setp.ne.s64	%p36, %rd667, %rd6;
mov.u64 %rd665, %rd666;
@%p36 bra BB36_8;

BB36_10:
setp.eq.s64	%p38, %rd665, %rd6;
mov.pred %p204, 0;
@%p38 bra BB36_12;

ld.u64 %rd289, [%rd665];
shr.u64 %rd290, %rd289, 1;
add.s64 %rd291, %rd665, %rd290;
add.s64 %rd671, %rd291, 16;
setp.ne.s64	%p204, %rd671, %rd6;

BB36_12:
@%p204 bra BB36_18;
bra.uni BB36_13;

BB36_18:
ld.u64 %rd22, [%rd671];
and.b64 %rd306, %rd22, -32;
setp.eq.s64	%p42, %rd306, 24576;
cvt.u16.u64	%rs38, %rd22;
@%p42 bra BB36_21;

add.s64 %rd23, %rd671, 16;
ld.u64 %rd307, [%rd671+12304];
and.b64 %rd308, %rd307, 1;
add.s64 %rd309, %rd22, -24608;
and.b64 %rd310, %rd309, -2;
or.b64 %rd311, %rd308, %rd310;
st.u64 [%rd671+12304], %rd311;
st.u64 [%rd671+12312], %rd671;
cvt.u16.u64	%rs26, %rd309;
or.b16 %rs27, %rs26, 1;
and.b64 %rd312, %rd22, 1;
or.b64 %rd313, %rd312, 24576;
st.u64 [%rd671], %rd313;
st.u8 [%rd671+12304], %rs27;
ld.u64 %rd314, [%rd671+12304];
shr.u64 %rd24, %rd314, 1;
add.s64 %rd315, %rd24, %rd23;
add.s64 %rd316, %rd315, 12304;
ld.shared.u64 %rd317, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd316, %rd317;
cvt.u16.u64	%rs28, %rd22;
and.b16 %rs38, %rs28, 1;
@%p43 bra BB36_21;

add.s64 %rd318, %rd23, 12288;
st.u64 [%rd315+12312], %rd318;
ld.u8 %rs38, [%rd671];

BB36_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd671], %rs29;
bra.uni BB36_22;

BB36_13:
mov.u64 %rd293, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd294, %rd293;
sub.s64 %rd295, %rd6, %rd294;
add.s64 %rd296, %rd295, 12304;
ld.shared.u64 %rd297, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd296, %rd297;
mov.u64 %rd669, -1;
mov.u64 %rd670, %rd6;
@%p39 bra BB36_15;

add.s64 %rd17, %rd6, 12304;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd669, %rd17;
mov.u64 %rd670, %rd17;

BB36_15:
mov.u64 %rd18, %rd670;
setp.eq.s64	%p40, %rd669, -1;
@%p40 bra BB36_17;

mov.u64 %rd298, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd299, %rd298;
sub.s64 %rd300, %rd6, %rd299;
add.s64 %rd301, %rd298, %rd300;
ld.shared.u64 %rd302, [%rd301];
and.b64 %rd303, %rd302, 1;
or.b64 %rd304, %rd303, 24576;
st.shared.u64 [%rd301], %rd304;
st.shared.u64 [%rd301+8], %rd665;
mov.u16 %rs25, 0;
st.shared.u8 [%rd301], %rs25;

BB36_17:
mov.u64 %rd671, %rd6;
setp.eq.s64	%p41, %rd6, %rd18;
mov.u64 %rd672, 0;
@%p41 bra BB36_23;

BB36_22:
add.s64 %rd672, %rd671, 16;

BB36_23:
mov.u64 %rd673, %rd672;
setp.ne.s64	%p44, %rd672, 0;
@%p44 bra BB36_25;

mov.u64 %rd320, 12288;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd320;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd673, [retval0+0];


	}

BB36_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_198048_33_non_const_s_result], %rd673;

BB36_26:
shl.b64 %rd321, %rd275, 3;
add.s64 %rd31, %rd1, %rd321;
add.s64 %rd705, %rd2, 8;
add.s64 %rd698, %rd1, 8;
add.s64 %rd689, %rd3, 8;
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_198048_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r29, 0;
mov.u64 %rd324, 8;
sub.s64 %rd36, %rd324, %rd321;
@%p45 bra BB36_149;

setp.gt.s64	%p46, %rd36, -1;
@%p46 bra BB36_271;

mov.u64 %rd325, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd326, %rd325;
sub.s64 %rd327, %rd35, %rd326;
add.s64 %rd328, %rd325, %rd327;
mov.u64 %rd674, %rd698;
mul.wide.s32 %rd329, %r1, 8;
add.s64 %rd38, %rd328, %rd329;

BB36_29:
mov.u64 %rd40, %rd759;
mov.u64 %rd700, %rd705;
mov.u64 %rd42, %rd700;
mov.u64 %rd693, %rd698;
mov.u64 %rd41, %rd693;
mov.u64 %rd686, %rd689;
mov.u64 %rd43, %rd686;
mov.u64 %rd39, %rd674;
sub.s64 %rd330, %rd31, %rd39;
shr.u64 %rd331, %rd330, 3;
cvt.u32.u64	%r30, %rd331;
mov.u32 %r31, 1536;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p47, %r2, 1536;
@%p47 bra BB36_41;
bra.uni BB36_30;

BB36_41:
add.s64 %rd363, %rd42, %rd329;
ld.global.u64 %rd364, [%rd363];
ld.global.u64 %rd365, [%rd363+4096];
ld.global.u64 %rd366, [%rd363+8192];
st.shared.u64 [%rd38], %rd364;
st.shared.u64 [%rd38+4096], %rd365;
st.shared.u64 [%rd38+8192], %rd366;
mov.u64 %rd677, 1536;
bra.uni BB36_42;

BB36_30:
cvt.s64.s32	%rd677, %r2;
setp.lt.s32	%p48, %r2, 1;
@%p48 bra BB36_42;

mov.u64 %rd675, %rd41;
mov.u64 %rd676, %rd328;
mov.u64 %rd697, %rd41;
mov.u64 %rd704, %rd42;

BB36_32:
mov.u64 %rd50, %rd704;
mov.u64 %rd49, %rd697;
mov.u64 %rd48, %rd676;
mov.u64 %rd47, %rd675;
mul.wide.s32 %rd335, %r2, 8;
add.s64 %rd336, %rd41, %rd335;
sub.s64 %rd51, %rd336, %rd47;
setp.gt.s64	%p49, %rd51, 12280;
@%p49 bra BB36_39;
bra.uni BB36_33;

BB36_39:
add.s64 %rd353, %rd50, %rd329;
ld.global.u64 %rd354, [%rd353];
add.s64 %rd355, %rd48, %rd329;
ld.global.u64 %rd356, [%rd353+4096];
ld.global.u64 %rd357, [%rd353+8192];
st.shared.u64 [%rd355], %rd354;
st.shared.u64 [%rd355+4096], %rd356;
st.shared.u64 [%rd355+8192], %rd357;
bra.uni BB36_40;

BB36_33:
shr.s64 %rd52, %rd51, 3;
cvt.s64.s32	%rd337, %r1;
setp.ge.s64	%p50, %rd337, %rd52;
@%p50 bra BB36_35;

add.s64 %rd339, %rd50, %rd329;
ld.global.u64 %rd340, [%rd339];
add.s64 %rd341, %rd48, %rd329;
st.shared.u64 [%rd341], %rd340;

BB36_35:
add.s32 %r32, %r1, 512;
cvt.s64.s32	%rd342, %r32;
setp.ge.s64	%p51, %rd342, %rd52;
@%p51 bra BB36_37;

add.s64 %rd344, %rd50, %rd329;
ld.global.u64 %rd345, [%rd344+4096];
add.s64 %rd346, %rd48, %rd329;
st.shared.u64 [%rd346+4096], %rd345;

BB36_37:
add.s32 %r33, %r1, 1024;
cvt.s64.s32	%rd347, %r33;
setp.ge.s64	%p52, %rd347, %rd52;
@%p52 bra BB36_40;

add.s64 %rd349, %rd50, %rd329;
ld.global.u64 %rd350, [%rd349+8192];
add.s64 %rd351, %rd48, %rd329;
st.shared.u64 [%rd351+8192], %rd350;

BB36_40:
add.s64 %rd54, %rd50, 12288;
add.s64 %rd55, %rd48, 12288;
add.s64 %rd675, %rd49, 12288;
mov.u64 %rd56, %rd675;
sub.s64 %rd360, %rd675, %rd336;
setp.lt.s64	%p53, %rd360, 0;
mov.u64 %rd676, %rd55;
mov.u64 %rd697, %rd56;
mov.u64 %rd704, %rd54;
@%p53 bra BB36_32;

BB36_42:
bar.sync 0;
shl.b64 %rd369, %rd677, 3;
add.s64 %rd62, %rd35, %rd369;
sub.s64 %rd370, %rd62, %rd35;
shr.u64 %rd371, %rd370, 3;
cvt.u32.u64	%r3, %rd371;
cvt.s64.s32	%rd63, %r1;
mul.wide.s32 %rd372, %r1, -3;
add.s64 %rd373, %rd371, %rd372;
cvt.u32.u64	%r34, %rd373;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p54, %r5, 2;
@%p54 bra BB36_49;
bra.uni BB36_43;

BB36_49:
add.s64 %rd401, %rd325, %rd327;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd402, %r40, 8;
add.s64 %rd403, %rd401, %rd402;
ld.shared.u64 %rd404, [%rd403];
add.u64 %rd405, %SP, 0;
cvta.to.local.u64 %rd406, %rd405;
ld.shared.u64 %rd407, [%rd403+8];
ld.shared.u64 %rd408, [%rd403+16];
st.local.u64 [%rd406], %rd404;
st.local.u64 [%rd406+8], %rd407;
st.local.u64 [%rd406+16], %rd408;
bra.uni BB36_50;

BB36_43:
add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd678, %rd374;
setp.lt.s32	%p55, %r4, 1;
@%p55 bra BB36_45;

add.s64 %rd378, %rd325, %rd327;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd379, %r37, 8;
add.s64 %rd380, %rd378, %rd379;
ld.shared.u64 %rd381, [%rd380];
cvta.to.local.u64 %rd383, %rd374;
st.local.u64 [%rd383], %rd381;
add.s64 %rd678, %rd383, 8;

BB36_45:
setp.lt.s32	%p56, %r5, 2;
@%p56 bra BB36_47;

add.s64 %rd387, %rd325, %rd327;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd388, %r38, 8;
add.s64 %rd389, %rd387, %rd388;
ld.shared.u64 %rd390, [%rd389+8];
st.local.u64 [%rd678], %rd390;
add.s64 %rd678, %rd678, 8;

BB36_47:
setp.lt.s32	%p57, %r5, 3;
@%p57 bra BB36_50;

add.s64 %rd394, %rd325, %rd327;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd395, %r39, 8;
add.s64 %rd396, %rd394, %rd395;
ld.shared.u64 %rd397, [%rd396+16];
st.local.u64 [%rd678], %rd397;

BB36_50:
setp.eq.s32	%p58, %r5, 0;
@%p58 bra BB36_55;

add.u64 %rd410, %SP, 0;
cvta.to.local.u64 %rd411, %rd410;
ld.local.u64 %rd681, [%rd411];
mul.wide.u32 %rd412, %r5, 8;
add.s64 %rd413, %rd412, 34359738360;
shr.u64 %rd414, %rd413, 3;
cvt.u32.u64	%r6, %rd414;
setp.lt.s32	%p59, %r6, 1;
@%p59 bra BB36_53;

ld.local.u64 %rd417, [%rd411+8];
add.s64 %rd681, %rd417, %rd681;

BB36_53:
setp.lt.s32	%p60, %r6, 2;
@%p60 bra BB36_55;

ld.local.u64 %rd420, [%rd411+16];
add.s64 %rd681, %rd420, %rd681;

BB36_55:
bar.sync 0;
@%p58 bra BB36_57;

st.shared.u64 [%rd38], %rd681;

BB36_57:
bar.sync 0;
setp.gt.s32	%p62, %r3, 1535;
mov.u32 %r89, 512;
@%p62 bra BB36_59;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r89, %r43, %r44;

BB36_59:
add.s64 %rd682, %rd325, %rd327;
add.s64 %rd74, %rd682, %rd369;
setp.eq.s32	%p63, %r89, 512;
@%p63 bra BB36_105;
bra.uni BB36_60;

BB36_105:
@%p26 bra BB36_107;

ld.shared.u64 %rd439, [%rd682];
add.s64 %rd440, %rd439, %rd40;
st.shared.u64 [%rd682], %rd440;

BB36_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.u64 %rd680, [%rd38];
bar.sync 0;
@%p13 bra BB36_109;

ld.shared.u64 %rd441, [%rd38+-8];
add.s64 %rd680, %rd441, %rd680;

BB36_109:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB36_111;

ld.shared.u64 %rd442, [%rd38+-16];
add.s64 %rd680, %rd442, %rd680;

BB36_111:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB36_113;

ld.shared.u64 %rd443, [%rd38+-32];
add.s64 %rd680, %rd443, %rd680;

BB36_113:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB36_115;

ld.shared.u64 %rd444, [%rd38+-64];
add.s64 %rd680, %rd444, %rd680;

BB36_115:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB36_117;

ld.shared.u64 %rd445, [%rd38+-128];
add.s64 %rd680, %rd445, %rd680;

BB36_117:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB36_119;

ld.shared.u64 %rd446, [%rd38+-256];
add.s64 %rd680, %rd446, %rd680;

BB36_119:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB36_121;

ld.shared.u64 %rd447, [%rd38+-512];
add.s64 %rd680, %rd447, %rd680;

BB36_121:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB36_123;

ld.shared.u64 %rd448, [%rd38+-1024];
add.s64 %rd680, %rd448, %rd680;

BB36_123:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB36_125;

ld.shared.u64 %rd449, [%rd38+-2048];
add.s64 %rd680, %rd449, %rd680;

BB36_125:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
ld.shared.u64 %rd760, [%rd682+4088];
mov.u64 %rd748, %rd40;
@%p1 bra BB36_127;

ld.shared.u64 %rd748, [%rd38+-8];

BB36_127:
bar.sync 0;
st.shared.u64 [%rd38], %rd748;
bar.sync 0;
bra.uni BB36_128;

BB36_60:
@%p26 bra BB36_62;

ld.shared.u64 %rd423, [%rd682];
add.s64 %rd424, %rd423, %rd40;
st.shared.u64 [%rd682], %rd424;

BB36_62:
setp.ge.s32	%p65, %r1, %r89;
mov.u64 %rd758, %rd40;
@%p65 bra BB36_64;

ld.shared.u64 %rd76, [%rd38];
mov.u64 %rd758, %rd76;

BB36_64:
mov.u64 %rd715, %rd758;
mov.u64 %rd757, %rd715;
bar.sync 0;
setp.le.s32	%p66, %r1, %r89;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB36_66;
bra.uni BB36_65;

BB36_65:
ld.shared.u64 %rd425, [%rd38+-8];
add.s64 %rd757, %rd425, %rd757;

BB36_66:
mov.u64 %rd756, %rd757;
bar.sync 0;
@%p65 bra BB36_68;

st.shared.u64 [%rd38], %rd756;

BB36_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p70, %r45, %r89;
and.pred %p71, %p70, %p4;
@!%p71 bra BB36_70;
bra.uni BB36_69;

BB36_69:
ld.shared.u64 %rd426, [%rd38+-16];
add.s64 %rd756, %rd426, %rd756;

BB36_70:
mov.u64 %rd755, %rd756;
bar.sync 0;
@%p65 bra BB36_72;

st.shared.u64 [%rd38], %rd755;

BB36_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p73, %r46, %r89;
and.pred %p74, %p73, %p5;
@!%p74 bra BB36_74;
bra.uni BB36_73;

BB36_73:
ld.shared.u64 %rd427, [%rd38+-32];
add.s64 %rd755, %rd427, %rd755;

BB36_74:
mov.u64 %rd754, %rd755;
bar.sync 0;
@%p65 bra BB36_76;

st.shared.u64 [%rd38], %rd754;

BB36_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p76, %r47, %r89;
and.pred %p77, %p76, %p6;
@!%p77 bra BB36_78;
bra.uni BB36_77;

BB36_77:
ld.shared.u64 %rd428, [%rd38+-64];
add.s64 %rd754, %rd428, %rd754;

BB36_78:
mov.u64 %rd753, %rd754;
bar.sync 0;
@%p65 bra BB36_80;

st.shared.u64 [%rd38], %rd753;

BB36_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p79, %r48, %r89;
and.pred %p80, %p79, %p7;
@!%p80 bra BB36_82;
bra.uni BB36_81;

BB36_81:
ld.shared.u64 %rd429, [%rd38+-128];
add.s64 %rd753, %rd429, %rd753;

BB36_82:
mov.u64 %rd752, %rd753;
bar.sync 0;
@%p65 bra BB36_84;

st.shared.u64 [%rd38], %rd752;

BB36_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p82, %r49, %r89;
and.pred %p83, %p82, %p8;
@!%p83 bra BB36_86;
bra.uni BB36_85;

BB36_85:
ld.shared.u64 %rd430, [%rd38+-256];
add.s64 %rd752, %rd430, %rd752;

BB36_86:
mov.u64 %rd751, %rd752;
bar.sync 0;
@%p65 bra BB36_88;

st.shared.u64 [%rd38], %rd751;

BB36_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p85, %r50, %r89;
and.pred %p86, %p85, %p9;
@!%p86 bra BB36_90;
bra.uni BB36_89;

BB36_89:
ld.shared.u64 %rd431, [%rd38+-512];
add.s64 %rd751, %rd431, %rd751;

BB36_90:
mov.u64 %rd750, %rd751;
bar.sync 0;
@%p65 bra BB36_92;

st.shared.u64 [%rd38], %rd750;

BB36_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p88, %r51, %r89;
and.pred %p89, %p88, %p10;
@!%p89 bra BB36_94;
bra.uni BB36_93;

BB36_93:
ld.shared.u64 %rd432, [%rd38+-1024];
add.s64 %rd750, %rd432, %rd750;

BB36_94:
mov.u64 %rd749, %rd750;
bar.sync 0;
@%p65 bra BB36_96;

st.shared.u64 [%rd38], %rd749;

BB36_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r52, %r1, -256;
setp.lt.s32	%p91, %r52, %r89;
and.pred %p92, %p91, %p11;
@!%p92 bra BB36_98;
bra.uni BB36_97;

BB36_97:
ld.shared.u64 %rd433, [%rd38+-2048];
add.s64 %rd749, %rd433, %rd749;

BB36_98:
bar.sync 0;
@%p65 bra BB36_100;

st.shared.u64 [%rd38], %rd749;

BB36_100:
setp.lt.s32	%p12, %r1, %r89;
bar.sync 0;
add.s32 %r53, %r89, -1;
mul.wide.s32 %rd437, %r53, 8;
add.s64 %rd438, %rd682, %rd437;
ld.shared.u64 %rd760, [%rd438];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.b64	%rd679, %rd40, %rd749, %p12;
@%p96 bra BB36_102;

ld.shared.u64 %rd679, [%rd38+-8];

BB36_102:
bar.sync 0;
@%p65 bra BB36_104;

st.shared.u64 [%rd38], %rd679;

BB36_104:
bar.sync 0;

BB36_128:
mov.u64 %rd759, %rd760;
@%p58 bra BB36_130;

ld.shared.u64 %rd681, [%rd38];

BB36_130:
add.u64 %rd450, %SP, 0;
cvta.to.local.u64 %rd126, %rd450;
bar.sync 0;
mul.wide.s32 %rd451, %r5, 8;
add.s64 %rd128, %rd126, %rd451;
setp.ge.u64	%p109, %rd126, %rd128;
@%p109 bra BB36_132;

ld.local.u64 %rd454, [%rd126];
add.s64 %rd681, %rd454, %rd681;
add.s64 %rd458, %rd325, %rd327;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd459, %r54, 8;
add.s64 %rd460, %rd458, %rd459;
st.shared.u64 [%rd460], %rd681;

BB36_132:
add.s64 %rd131, %rd126, 8;
setp.ge.u64	%p110, %rd131, %rd128;
@%p110 bra BB36_134;

ld.local.u64 %rd463, [%rd126+8];
add.s64 %rd681, %rd463, %rd681;
add.s64 %rd467, %rd325, %rd327;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd468, %r55, 8;
add.s64 %rd469, %rd467, %rd468;
st.shared.u64 [%rd469+8], %rd681;

BB36_134:
add.s64 %rd470, %rd131, 8;
setp.ge.u64	%p111, %rd470, %rd128;
@%p111 bra BB36_136;

ld.local.u64 %rd473, [%rd126+16];
add.s64 %rd474, %rd473, %rd681;
add.s64 %rd478, %rd325, %rd327;
mul.lo.s32 %r56, %r1, 3;
mul.wide.s32 %rd479, %r56, 8;
add.s64 %rd480, %rd478, %rd479;
st.shared.u64 [%rd480+16], %rd474;

BB36_136:
bar.sync 0;
@%p47 bra BB36_147;
bra.uni BB36_137;

BB36_147:
add.s64 %rd495, %rd43, %rd329;
ld.shared.u64 %rd496, [%rd38];
ld.shared.u64 %rd497, [%rd38+4096];
ld.shared.u64 %rd498, [%rd38+8192];
st.global.u64 [%rd495], %rd496;
st.global.u64 [%rd495+4096], %rd497;
st.global.u64 [%rd495+8192], %rd498;
bra.uni BB36_148;

BB36_137:
mov.u64 %rd683, %rd35;
setp.ge.u64	%p112, %rd682, %rd74;
mov.u64 %rd688, %rd43;
@%p112 bra BB36_148;

BB36_138:
mov.u64 %rd138, %rd688;
sub.s64 %rd139, %rd62, %rd683;
setp.gt.s64	%p113, %rd139, 12280;
shl.b64 %rd484, %rd63, 3;
add.s64 %rd140, %rd682, %rd484;
add.s64 %rd141, %rd138, %rd484;
@%p113 bra BB36_145;
bra.uni BB36_139;

BB36_145:
ld.shared.u64 %rd491, [%rd140];
ld.shared.u64 %rd492, [%rd140+4096];
ld.shared.u64 %rd493, [%rd140+8192];
st.global.u64 [%rd141], %rd491;
st.global.u64 [%rd141+4096], %rd492;
st.global.u64 [%rd141+8192], %rd493;
bra.uni BB36_146;

BB36_139:
shr.s64 %rd142, %rd139, 3;
setp.ge.s64	%p114, %rd63, %rd142;
@%p114 bra BB36_141;

ld.shared.u64 %rd486, [%rd140];
st.global.u64 [%rd141], %rd486;

BB36_141:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd487, %r57;
setp.ge.s64	%p115, %rd487, %rd142;
@%p115 bra BB36_143;

ld.shared.u64 %rd488, [%rd140+4096];
st.global.u64 [%rd141+4096], %rd488;

BB36_143:
add.s32 %r58, %r1, 1024;
cvt.s64.s32	%rd489, %r58;
setp.ge.s64	%p116, %rd489, %rd142;
@%p116 bra BB36_146;

ld.shared.u64 %rd490, [%rd140+8192];
st.global.u64 [%rd141+8192], %rd490;

BB36_146:
add.s64 %rd682, %rd682, 12288;
add.s64 %rd683, %rd683, 12288;
add.s64 %rd145, %rd138, 12288;
setp.lt.u64	%p117, %rd682, %rd74;
mov.u64 %rd688, %rd145;
@%p117 bra BB36_138;

BB36_148:
bar.sync 0;
add.s64 %rd705, %rd42, 12288;
add.s64 %rd689, %rd43, 12288;
add.s64 %rd674, %rd41, 12288;
mov.u64 %rd698, %rd674;
sub.s64 %rd499, %rd674, %rd31;
setp.lt.s64	%p118, %rd499, 0;
@%p118 bra BB36_29;
bra.uni BB36_271;

BB36_149:
setp.gt.s64	%p119, %rd36, -1;
@%p119 bra BB36_271;

mov.u64 %rd684, %rd698;
mul.wide.s32 %rd500, %r1, 8;
add.s64 %rd152, %rd35, %rd500;
mov.u64 %rd687, %rd689;
mov.u64 %rd696, %rd698;
mov.u64 %rd703, %rd705;
mov.u64 %rd746, %rd759;

BB36_151:
mov.u64 %rd154, %rd746;
mov.u64 %rd701, %rd703;
mov.u64 %rd156, %rd701;
mov.u64 %rd694, %rd696;
mov.u64 %rd155, %rd694;
mov.u64 %rd153, %rd684;
sub.s64 %rd501, %rd31, %rd153;
shr.u64 %rd502, %rd501, 3;
cvt.u32.u64	%r59, %rd502;
mov.u32 %r60, 1536;
min.s32 %r9, %r59, %r60;
setp.eq.s32	%p120, %r9, 1536;
@%p120 bra BB36_163;
bra.uni BB36_152;

BB36_163:
mul.wide.s32 %rd530, %r1, 8;
add.s64 %rd531, %rd156, %rd530;
ld.global.u64 %rd532, [%rd531];
st.u64 [%rd152], %rd532;
ld.global.u64 %rd533, [%rd531+4096];
st.u64 [%rd152+4096], %rd533;
ld.global.u64 %rd534, [%rd531+8192];
st.u64 [%rd152+8192], %rd534;
mov.u64 %rd706, 1536;
bra.uni BB36_164;

BB36_152:
cvt.s64.s32	%rd706, %r9;
setp.lt.s32	%p121, %r9, 1;
@%p121 bra BB36_164;

mov.u64 %rd691, %rd35;
mov.u64 %rd690, %rd155;
mov.u64 %rd695, %rd155;
mov.u64 %rd702, %rd156;

BB36_154:
mov.u64 %rd164, %rd702;
mov.u64 %rd163, %rd695;
mov.u64 %rd161, %rd690;
mul.wide.s32 %rd503, %r9, 8;
add.s64 %rd504, %rd155, %rd503;
sub.s64 %rd165, %rd504, %rd161;
setp.gt.s64	%p122, %rd165, 12280;
@%p122 bra BB36_161;
bra.uni BB36_155;

BB36_161:
add.s64 %rd521, %rd164, %rd500;
ld.global.u64 %rd522, [%rd521];
add.s64 %rd523, %rd691, %rd500;
st.u64 [%rd523], %rd522;
ld.global.u64 %rd524, [%rd521+4096];
st.u64 [%rd523+4096], %rd524;
ld.global.u64 %rd525, [%rd521+8192];
st.u64 [%rd523+8192], %rd525;
bra.uni BB36_162;

BB36_155:
shr.s64 %rd166, %rd165, 3;
cvt.s64.s32	%rd505, %r1;
setp.ge.s64	%p123, %rd505, %rd166;
@%p123 bra BB36_157;

add.s64 %rd507, %rd164, %rd500;
ld.global.u64 %rd508, [%rd507];
add.s64 %rd509, %rd691, %rd500;
st.u64 [%rd509], %rd508;

BB36_157:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd510, %r61;
setp.ge.s64	%p124, %rd510, %rd166;
@%p124 bra BB36_159;

add.s64 %rd512, %rd164, %rd500;
ld.global.u64 %rd513, [%rd512+4096];
add.s64 %rd514, %rd691, %rd500;
st.u64 [%rd514+4096], %rd513;

BB36_159:
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd515, %r62;
setp.ge.s64	%p125, %rd515, %rd166;
@%p125 bra BB36_162;

add.s64 %rd517, %rd164, %rd500;
ld.global.u64 %rd518, [%rd517+8192];
add.s64 %rd519, %rd691, %rd500;
st.u64 [%rd519+8192], %rd518;

BB36_162:
add.s64 %rd168, %rd164, 12288;
add.s64 %rd691, %rd691, 12288;
add.s64 %rd690, %rd163, 12288;
mov.u64 %rd170, %rd690;
sub.s64 %rd528, %rd690, %rd504;
setp.lt.s64	%p126, %rd528, 0;
mov.u64 %rd695, %rd170;
mov.u64 %rd702, %rd168;
@%p126 bra BB36_154;

BB36_164:
bar.sync 0;
shl.b64 %rd535, %rd706, 3;
add.s64 %rd173, %rd35, %rd535;
and.b64 %rd536, %rd706, 2305843009213693951;
cvt.u32.u64	%r10, %rd706;
mul.wide.s32 %rd537, %r1, -3;
add.s64 %rd538, %rd536, %rd537;
cvt.u32.u64	%r63, %rd538;
mov.u32 %r64, 3;
min.s32 %r11, %r63, %r64;
mov.u32 %r65, 0;
max.s32 %r12, %r11, %r65;
setp.gt.u32	%p127, %r12, 2;
@%p127 bra BB36_171;
bra.uni BB36_165;

BB36_171:
mul.lo.s32 %r69, %r1, 3;
mul.wide.s32 %rd551, %r69, 8;
add.s64 %rd552, %rd35, %rd551;
ld.u64 %rd553, [%rd552];
add.u64 %rd554, %SP, 0;
cvta.to.local.u64 %rd555, %rd554;
st.local.u64 [%rd555], %rd553;
ld.u64 %rd556, [%rd552+8];
st.local.u64 [%rd555+8], %rd556;
ld.u64 %rd557, [%rd552+16];
st.local.u64 [%rd555+16], %rd557;
bra.uni BB36_172;

BB36_165:
add.u64 %rd539, %SP, 0;
cvta.to.local.u64 %rd707, %rd539;
setp.lt.s32	%p128, %r11, 1;
@%p128 bra BB36_167;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd540, %r66, 8;
add.s64 %rd541, %rd35, %rd540;
ld.u64 %rd542, [%rd541];
cvta.to.local.u64 %rd544, %rd539;
st.local.u64 [%rd544], %rd542;
add.s64 %rd707, %rd544, 8;

BB36_167:
setp.lt.s32	%p129, %r12, 2;
@%p129 bra BB36_169;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd545, %r67, 8;
add.s64 %rd546, %rd35, %rd545;
ld.u64 %rd547, [%rd546+8];
st.local.u64 [%rd707], %rd547;
add.s64 %rd707, %rd707, 8;

BB36_169:
setp.lt.s32	%p130, %r12, 3;
@%p130 bra BB36_172;

mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd548, %r68, 8;
add.s64 %rd549, %rd35, %rd548;
ld.u64 %rd550, [%rd549+16];
st.local.u64 [%rd707], %rd550;

BB36_172:
setp.eq.s32	%p131, %r12, 0;
@%p131 bra BB36_177;

add.u64 %rd559, %SP, 0;
cvta.to.local.u64 %rd560, %rd559;
ld.local.u64 %rd761, [%rd560];
mul.wide.u32 %rd561, %r12, 8;
add.s64 %rd562, %rd561, 34359738360;
shr.u64 %rd563, %rd562, 3;
cvt.u32.u64	%r13, %rd563;
setp.lt.s32	%p132, %r13, 1;
@%p132 bra BB36_175;

ld.local.u64 %rd566, [%rd560+8];
add.s64 %rd761, %rd566, %rd761;

BB36_175:
setp.lt.s32	%p133, %r13, 2;
@%p133 bra BB36_177;

ld.local.u64 %rd569, [%rd560+16];
add.s64 %rd761, %rd569, %rd761;

BB36_177:
bar.sync 0;
@%p131 bra BB36_179;

st.u64 [%rd152], %rd761;

BB36_179:
bar.sync 0;
setp.gt.s32	%p135, %r10, 1535;
mov.u32 %r90, 512;
@%p135 bra BB36_181;

add.s32 %r71, %r10, 2;
mul.hi.s32 %r72, %r71, 1431655766;
shr.u32 %r73, %r72, 31;
add.s32 %r90, %r72, %r73;

BB36_181:
setp.eq.s32	%p136, %r90, 512;
@%p136 bra BB36_227;
bra.uni BB36_182;

BB36_227:
@%p26 bra BB36_229;

ld.u64 %rd583, [%rd35];
add.s64 %rd584, %rd583, %rd154;
st.u64 [%rd35], %rd584;

BB36_229:
setp.lt.s32	%p24, %r1, 1;
ld.u64 %rd709, [%rd152];
bar.sync 0;
@%p24 bra BB36_231;

ld.u64 %rd585, [%rd152+-8];
add.s64 %rd709, %rd585, %rd709;

BB36_231:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB36_233;

ld.u64 %rd586, [%rd152+-16];
add.s64 %rd709, %rd586, %rd709;

BB36_233:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB36_235;

ld.u64 %rd587, [%rd152+-32];
add.s64 %rd709, %rd587, %rd709;

BB36_235:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB36_237;

ld.u64 %rd588, [%rd152+-64];
add.s64 %rd709, %rd588, %rd709;

BB36_237:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB36_239;

ld.u64 %rd589, [%rd152+-128];
add.s64 %rd709, %rd589, %rd709;

BB36_239:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB36_241;

ld.u64 %rd590, [%rd152+-256];
add.s64 %rd709, %rd590, %rd709;

BB36_241:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB36_243;

ld.u64 %rd591, [%rd152+-512];
add.s64 %rd709, %rd591, %rd709;

BB36_243:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB36_245;

ld.u64 %rd592, [%rd152+-1024];
add.s64 %rd709, %rd592, %rd709;

BB36_245:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB36_247;

ld.u64 %rd593, [%rd152+-2048];
add.s64 %rd709, %rd593, %rd709;

BB36_247:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
ld.u64 %rd747, [%rd35+4088];
mov.u64 %rd735, %rd154;
@%p1 bra BB36_249;

ld.u64 %rd735, [%rd152+-8];

BB36_249:
bar.sync 0;
st.u64 [%rd152], %rd735;
bar.sync 0;
bra.uni BB36_250;

BB36_182:
@%p26 bra BB36_184;

ld.u64 %rd570, [%rd35];
add.s64 %rd571, %rd570, %rd154;
st.u64 [%rd35], %rd571;

BB36_184:
setp.ge.s32	%p138, %r1, %r90;
mov.u64 %rd745, %rd154;
@%p138 bra BB36_186;

ld.u64 %rd185, [%rd152];
mov.u64 %rd745, %rd185;

BB36_186:
mov.u64 %rd726, %rd745;
mov.u64 %rd744, %rd726;
bar.sync 0;
setp.le.s32	%p139, %r1, %r90;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB36_188;
bra.uni BB36_187;

BB36_187:
ld.u64 %rd572, [%rd152+-8];
add.s64 %rd744, %rd572, %rd744;

BB36_188:
mov.u64 %rd743, %rd744;
bar.sync 0;
@%p138 bra BB36_190;

st.u64 [%rd152], %rd743;

BB36_190:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
add.s32 %r74, %r1, -2;
setp.lt.s32	%p143, %r74, %r90;
and.pred %p144, %p143, %p15;
@!%p144 bra BB36_192;
bra.uni BB36_191;

BB36_191:
ld.u64 %rd573, [%rd152+-16];
add.s64 %rd743, %rd573, %rd743;

BB36_192:
mov.u64 %rd742, %rd743;
bar.sync 0;
@%p138 bra BB36_194;

st.u64 [%rd152], %rd742;

BB36_194:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r75, %r1, -4;
setp.lt.s32	%p146, %r75, %r90;
and.pred %p147, %p146, %p16;
@!%p147 bra BB36_196;
bra.uni BB36_195;

BB36_195:
ld.u64 %rd574, [%rd152+-32];
add.s64 %rd742, %rd574, %rd742;

BB36_196:
mov.u64 %rd741, %rd742;
bar.sync 0;
@%p138 bra BB36_198;

st.u64 [%rd152], %rd741;

BB36_198:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r76, %r1, -8;
setp.lt.s32	%p149, %r76, %r90;
and.pred %p150, %p149, %p17;
@!%p150 bra BB36_200;
bra.uni BB36_199;

BB36_199:
ld.u64 %rd575, [%rd152+-64];
add.s64 %rd741, %rd575, %rd741;

BB36_200:
mov.u64 %rd740, %rd741;
bar.sync 0;
@%p138 bra BB36_202;

st.u64 [%rd152], %rd740;

BB36_202:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r77, %r1, -16;
setp.lt.s32	%p152, %r77, %r90;
and.pred %p153, %p152, %p18;
@!%p153 bra BB36_204;
bra.uni BB36_203;

BB36_203:
ld.u64 %rd576, [%rd152+-128];
add.s64 %rd740, %rd576, %rd740;

BB36_204:
mov.u64 %rd739, %rd740;
bar.sync 0;
@%p138 bra BB36_206;

st.u64 [%rd152], %rd739;

BB36_206:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r78, %r1, -32;
setp.lt.s32	%p155, %r78, %r90;
and.pred %p156, %p155, %p19;
@!%p156 bra BB36_208;
bra.uni BB36_207;

BB36_207:
ld.u64 %rd577, [%rd152+-256];
add.s64 %rd739, %rd577, %rd739;

BB36_208:
mov.u64 %rd738, %rd739;
bar.sync 0;
@%p138 bra BB36_210;

st.u64 [%rd152], %rd738;

BB36_210:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r79, %r1, -64;
setp.lt.s32	%p158, %r79, %r90;
and.pred %p159, %p158, %p20;
@!%p159 bra BB36_212;
bra.uni BB36_211;

BB36_211:
ld.u64 %rd578, [%rd152+-512];
add.s64 %rd738, %rd578, %rd738;

BB36_212:
mov.u64 %rd737, %rd738;
bar.sync 0;
@%p138 bra BB36_214;

st.u64 [%rd152], %rd737;

BB36_214:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r80, %r1, -128;
setp.lt.s32	%p161, %r80, %r90;
and.pred %p162, %p161, %p21;
@!%p162 bra BB36_216;
bra.uni BB36_215;

BB36_215:
ld.u64 %rd579, [%rd152+-1024];
add.s64 %rd737, %rd579, %rd737;

BB36_216:
mov.u64 %rd736, %rd737;
bar.sync 0;
@%p138 bra BB36_218;

st.u64 [%rd152], %rd736;

BB36_218:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r81, %r1, -256;
setp.lt.s32	%p164, %r81, %r90;
and.pred %p165, %p164, %p22;
@!%p165 bra BB36_220;
bra.uni BB36_219;

BB36_219:
ld.u64 %rd580, [%rd152+-2048];
add.s64 %rd736, %rd580, %rd736;

BB36_220:
bar.sync 0;
@%p138 bra BB36_222;

st.u64 [%rd152], %rd736;

BB36_222:
setp.lt.s32	%p23, %r1, %r90;
bar.sync 0;
add.s32 %r82, %r90, -1;
mul.wide.s32 %rd581, %r82, 8;
add.s64 %rd582, %rd35, %rd581;
ld.u64 %rd747, [%rd582];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.b64	%rd708, %rd154, %rd736, %p23;
@%p169 bra BB36_224;

ld.u64 %rd708, [%rd152+-8];

BB36_224:
bar.sync 0;
@%p138 bra BB36_226;

st.u64 [%rd152], %rd708;

BB36_226:
bar.sync 0;

BB36_250:
mov.u64 %rd746, %rd747;
@%p131 bra BB36_252;

ld.u64 %rd761, [%rd152];

BB36_252:
add.u64 %rd594, %SP, 0;
cvta.to.local.u64 %rd234, %rd594;
bar.sync 0;
mul.wide.s32 %rd595, %r12, 8;
add.s64 %rd236, %rd234, %rd595;
setp.ge.u64	%p182, %rd234, %rd236;
@%p182 bra BB36_254;

ld.local.u64 %rd598, [%rd234];
add.s64 %rd761, %rd598, %rd761;
mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd599, %r83, 8;
add.s64 %rd600, %rd35, %rd599;
st.u64 [%rd600], %rd761;

BB36_254:
add.s64 %rd239, %rd234, 8;
setp.ge.u64	%p183, %rd239, %rd236;
@%p183 bra BB36_256;

ld.local.u64 %rd603, [%rd234+8];
add.s64 %rd761, %rd603, %rd761;
mul.lo.s32 %r84, %r1, 3;
mul.wide.s32 %rd604, %r84, 8;
add.s64 %rd605, %rd35, %rd604;
st.u64 [%rd605+8], %rd761;

BB36_256:
add.s64 %rd606, %rd239, 8;
setp.ge.u64	%p184, %rd606, %rd236;
@%p184 bra BB36_258;

ld.local.u64 %rd609, [%rd234+16];
add.s64 %rd610, %rd609, %rd761;
mul.lo.s32 %r85, %r1, 3;
mul.wide.s32 %rd611, %r85, 8;
add.s64 %rd612, %rd35, %rd611;
st.u64 [%rd612+16], %rd610;

BB36_258:
bar.sync 0;
@%p120 bra BB36_269;
bra.uni BB36_259;

BB36_269:
mul.wide.s32 %rd625, %r1, 8;
add.s64 %rd626, %rd687, %rd625;
ld.u64 %rd627, [%rd152];
st.global.u64 [%rd626], %rd627;
ld.u64 %rd628, [%rd152+4096];
st.global.u64 [%rd626+4096], %rd628;
ld.u64 %rd629, [%rd152+8192];
st.global.u64 [%rd626+8192], %rd629;
bra.uni BB36_270;

BB36_259:
mov.u64 %rd762, 0;
setp.ge.u64	%p185, %rd35, %rd173;
mov.u64 %rd763, %rd500;
@%p185 bra BB36_270;

BB36_260:
mov.u64 %rd244, %rd763;
add.s64 %rd614, %rd35, %rd762;
sub.s64 %rd245, %rd173, %rd614;
setp.gt.s64	%p186, %rd245, 12280;
add.s64 %rd246, %rd35, %rd244;
add.s64 %rd247, %rd687, %rd244;
@%p186 bra BB36_267;
bra.uni BB36_261;

BB36_267:
ld.u64 %rd621, [%rd246];
st.global.u64 [%rd247], %rd621;
ld.u64 %rd622, [%rd246+4096];
st.global.u64 [%rd247+4096], %rd622;
ld.u64 %rd623, [%rd246+8192];
st.global.u64 [%rd247+8192], %rd623;
bra.uni BB36_268;

BB36_261:
shr.s64 %rd248, %rd245, 3;
cvt.s64.s32	%rd615, %r1;
setp.ge.s64	%p187, %rd615, %rd248;
@%p187 bra BB36_263;

ld.u64 %rd616, [%rd246];
st.global.u64 [%rd247], %rd616;

BB36_263:
add.s32 %r86, %r1, 512;
cvt.s64.s32	%rd617, %r86;
setp.ge.s64	%p188, %rd617, %rd248;
@%p188 bra BB36_265;

ld.u64 %rd618, [%rd246+4096];
st.global.u64 [%rd247+4096], %rd618;

BB36_265:
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd619, %r87;
setp.ge.s64	%p189, %rd619, %rd248;
@%p189 bra BB36_268;

ld.u64 %rd620, [%rd246+8192];
st.global.u64 [%rd247+8192], %rd620;

BB36_268:
add.s64 %rd249, %rd244, 12288;
add.s64 %rd762, %rd762, 12288;
add.s64 %rd624, %rd35, %rd762;
setp.lt.u64	%p190, %rd624, %rd173;
mov.u64 %rd763, %rd249;
@%p190 bra BB36_260;

BB36_270:
bar.sync 0;
add.s64 %rd703, %rd156, 12288;
add.s64 %rd687, %rd687, 12288;
add.s64 %rd684, %rd155, 12288;
mov.u64 %rd696, %rd684;
sub.s64 %rd630, %rd684, %rd31;
setp.lt.s64	%p191, %rd630, 0;
@%p191 bra BB36_151;

BB36_271:
@%p26 bra BB36_287;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r88, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r88, 0;
@%p193 bra BB36_286;

mov.u64 %rd632, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd633, %rd632;
sub.s64 %rd256, %rd35, %rd633;
setp.eq.s64	%p194, %rd35, 0;
@%p194 bra BB36_287;

add.s64 %rd634, %rd256, -16;
add.s64 %rd636, %rd632, %rd634;
add.s64 %rd258, %rd633, %rd634;
ld.shared.u8 %rs30, [%rd636];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd636], %rs31;
ld.shared.u64 %rd259, [%rd636+8];
setp.eq.s64	%p195, %rd259, 0;
mov.u64 %rd767, %rd258;
@%p195 bra BB36_280;

mov.u64 %rd260, %rd258;
ld.u8 %rs32, [%rd259];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p196, %rs33, 1;
mov.u64 %rd767, %rd260;
@!%p196 bra BB36_280;
bra.uni BB36_276;

BB36_276:
ld.u64 %rd262, [%rd259];
shr.u64 %rd263, %rd262, 1;
add.s64 %rd264, %rd259, 16;
add.s64 %rd265, %rd264, %rd263;
ld.shared.u64 %rd638, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd265, %rd638;
mov.u64 %rd767, %rd259;
@%p197 bra BB36_280;

ld.u8 %rs34, [%rd265];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p198, %rs35, 1;
mov.u64 %rd764, %rd259;
mov.u64 %rd767, %rd764;
@!%p198 bra BB36_280;
bra.uni BB36_278;

BB36_278:
ld.u64 %rd639, [%rd265];
shr.u64 %rd640, %rd639, 1;
add.s64 %rd641, %rd640, %rd263;
add.s64 %rd642, %rd641, 16;
shl.b64 %rd643, %rd642, 1;
and.b64 %rd644, %rd262, 1;
or.b64 %rd645, %rd643, %rd644;
st.u64 [%rd259], %rd645;
and.b64 %rd266, %rd642, 9223372036854775807;
add.s64 %rd646, %rd264, %rd266;
ld.shared.u64 %rd647, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd646, %rd647;
mov.u64 %rd765, %rd259;
mov.u64 %rd767, %rd765;
@%p199 bra BB36_280;

add.s64 %rd648, %rd266, %rd264;
st.u64 [%rd648+8], %rd259;
mov.u64 %rd767, %rd259;

BB36_280:
ld.u64 %rd269, [%rd767];
shr.u64 %rd270, %rd269, 1;
add.s64 %rd271, %rd767, 16;
add.s64 %rd272, %rd271, %rd270;
ld.shared.u64 %rd649, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd272, %rd649;
@%p200 bra BB36_284;

ld.u8 %rs36, [%rd272];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p201, %rs37, 1;
@!%p201 bra BB36_287;
bra.uni BB36_282;

BB36_282:
ld.u64 %rd650, [%rd272];
shr.u64 %rd651, %rd650, 1;
add.s64 %rd652, %rd651, %rd270;
add.s64 %rd653, %rd652, 16;
shl.b64 %rd654, %rd653, 1;
and.b64 %rd655, %rd269, 1;
or.b64 %rd656, %rd654, %rd655;
st.u64 [%rd767], %rd656;
and.b64 %rd273, %rd653, 9223372036854775807;
add.s64 %rd657, %rd271, %rd273;
ld.shared.u64 %rd658, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd657, %rd658;
@%p202 bra BB36_287;

add.s64 %rd659, %rd273, %rd271;
st.u64 [%rd659+8], %rd767;
bra.uni BB36_287;

BB36_286:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB36_287:
bar.sync 0;

BB36_288:
ret;

BB36_284:
setp.lt.u64	%p203, %rd272, %rd767;
@%p203 bra BB36_287;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd767;
bra.uni BB36_287;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB37_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd12;

BB37_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB37_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB37_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB37_4;

BB37_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEPlNS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSL_16wrapped_functionINSL_23unary_transform_functorINS_8identityIlEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB38_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd19;

BB38_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB38_4;

BB38_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB38_3;

BB38_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<71>;
.reg .b16 %rs<48>;
.reg .b32 %r<81>;
.reg .b64 %rd<299>;


ld.param.v2.u32 {%r37, %r38}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd118, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd116, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd115, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd112, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_NS_4plusIlEENS_9null_typeESX_SX_SX_SX_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %ctaid.x;
mov.u32 %r43, %tid.x;
setp.ne.s32	%p5, %r43, 0;
mov.u64 %rd119, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd120, %rd119;
setp.eq.s64	%p6, %rd120, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB39_2;

cvt.s64.s32	%rd121, %r39;
mov.u32 %r44, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r44;
mov.u64 %rd122, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd123, %rd122;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd123;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd121;

BB39_2:
cvta.to.global.u64 %rd3, %rd112;
add.s32 %r3, %r1, %r38;
bar.sync 0;
cvt.s64.s32	%rd7, %r3;
mul.lo.s64 %rd125, %rd7, %rd115;
min.s64 %rd8, %rd1, %rd7;
add.s64 %rd126, %rd8, %rd125;
setp.lt.s64	%p8, %rd7, %rd1;
selp.u64	%rd127, 1, 0, %p8;
add.s64 %rd128, %rd127, %rd115;
add.s64 %rd129, %rd128, %rd126;
mul.lo.s64 %rd130, %rd126, %rd116;
mul.lo.s64 %rd131, %rd129, %rd116;
min.s64 %rd132, %rd131, %rd113;
add.s64 %rd9, %rd132, -1;
shl.b64 %rd133, %rd132, 3;
add.s64 %rd134, %rd133, %rd3;
ld.global.u64 %rd294, [%rd134+-8];
sub.s64 %rd135, %rd9, %rd130;
cvt.u32.u64	%r4, %rd135;
mov.u16 %rs46, 0;
setp.lt.s32	%p9, %r4, 1;
@%p9 bra BB39_28;

shl.b64 %rd137, %rd9, 3;
add.s64 %rd11, %rd112, %rd137;
add.s32 %r46, %r38, %r1;
cvt.s64.s32	%rd138, %r46;
mul.lo.s64 %rd139, %rd115, %rd138;
add.s64 %rd140, %rd8, %rd139;
mul.lo.s64 %rd141, %rd116, %rd140;
shl.b64 %rd269, %rd141, 3;
mov.u16 %rs45, 0;
mov.u32 %r78, 0;

BB39_4:
mul.wide.s32 %rd143, %r43, 8;
add.s64 %rd24, %rd3, %rd143;
add.s64 %rd144, %rd112, %rd269;
sub.s64 %rd145, %rd11, %rd144;
shr.u64 %rd146, %rd145, 3;
cvt.u32.u64	%r48, %rd146;
setp.lt.s32	%p10, %r48, 1152;
mov.u32 %r49, 1152;
min.s32 %r6, %r48, %r49;
@%p10 bra BB39_6;
bra.uni BB39_5;

BB39_6:
mov.u32 %r79, 0;
setp.ge.s32	%p11, %r43, %r6;
@%p11 bra BB39_8;

add.s64 %rd148, %rd24, %rd269;
ld.global.u64 %rd271, [%rd148];
mov.u32 %r79, 1;

BB39_8:
add.s32 %r55, %r43, 128;
setp.ge.s32	%p12, %r55, %r6;
@%p12 bra BB39_10;

add.s64 %rd149, %rd24, %rd269;
ld.global.u64 %rd272, [%rd149+1024];
add.s32 %r79, %r79, 1;

BB39_10:
add.s32 %r57, %r43, 256;
setp.ge.s32	%p13, %r57, %r6;
@%p13 bra BB39_12;

add.s64 %rd150, %rd24, %rd269;
ld.global.u64 %rd273, [%rd150+2048];
add.s32 %r79, %r79, 1;

BB39_12:
add.s32 %r59, %r43, 384;
setp.ge.s32	%p14, %r59, %r6;
@%p14 bra BB39_14;

add.s64 %rd151, %rd24, %rd269;
ld.global.u64 %rd274, [%rd151+3072];
add.s32 %r79, %r79, 1;

BB39_14:
add.s32 %r61, %r43, 512;
setp.ge.s32	%p15, %r61, %r6;
@%p15 bra BB39_16;

add.s64 %rd152, %rd24, %rd269;
ld.global.u64 %rd275, [%rd152+4096];
add.s32 %r79, %r79, 1;

BB39_16:
add.s32 %r63, %r43, 640;
setp.ge.s32	%p16, %r63, %r6;
@%p16 bra BB39_18;

add.s64 %rd153, %rd24, %rd269;
ld.global.u64 %rd276, [%rd153+5120];
add.s32 %r79, %r79, 1;

BB39_18:
add.s32 %r65, %r43, 768;
setp.ge.s32	%p17, %r65, %r6;
@%p17 bra BB39_20;

add.s64 %rd154, %rd24, %rd269;
ld.global.u64 %rd277, [%rd154+6144];
add.s32 %r79, %r79, 1;

BB39_20:
add.s32 %r67, %r43, 896;
setp.ge.s32	%p18, %r67, %r6;
@%p18 bra BB39_22;

add.s64 %rd155, %rd24, %rd269;
ld.global.u64 %rd278, [%rd155+7168];
add.s32 %r79, %r79, 1;

BB39_22:
add.s32 %r69, %r43, 1024;
setp.ge.s32	%p19, %r69, %r6;
@%p19 bra BB39_24;

add.s64 %rd156, %rd24, %rd269;
ld.global.u64 %rd270, [%rd156+8192];
add.s32 %r79, %r79, 1;
bra.uni BB39_24;

BB39_5:
add.s64 %rd147, %rd24, %rd269;
ld.global.u64 %rd271, [%rd147];
ld.global.u64 %rd272, [%rd147+1024];
ld.global.u64 %rd273, [%rd147+2048];
ld.global.u64 %rd274, [%rd147+3072];
ld.global.u64 %rd275, [%rd147+4096];
ld.global.u64 %rd276, [%rd147+5120];
ld.global.u64 %rd277, [%rd147+6144];
ld.global.u64 %rd278, [%rd147+7168];
ld.global.u64 %rd270, [%rd147+8192];
mov.u32 %r79, 9;

BB39_24:
and.b16 %rs27, %rs45, 255;
setp.eq.s16	%p20, %rs27, 0;
@%p20 bra BB39_26;
bra.uni BB39_25;

BB39_26:
mul.wide.u32 %rd174, %r79, 8;
add.s64 %rd175, %rd174, 34359738360;
shr.u64 %rd176, %rd175, 3;
cvt.u32.u64	%r70, %rd176;
setp.gt.s32	%p30, %r70, 0;
selp.b64	%rd177, %rd272, 0, %p30;
add.s64 %rd178, %rd271, %rd177;
setp.gt.s32	%p31, %r70, 1;
selp.b64	%rd179, %rd273, 0, %p31;
add.s64 %rd180, %rd178, %rd179;
setp.gt.s32	%p32, %r70, 2;
selp.b64	%rd181, %rd274, 0, %p32;
add.s64 %rd182, %rd180, %rd181;
setp.gt.s32	%p33, %r70, 3;
selp.b64	%rd183, %rd275, 0, %p33;
add.s64 %rd184, %rd182, %rd183;
setp.gt.s32	%p34, %r70, 4;
selp.b64	%rd185, %rd276, 0, %p34;
add.s64 %rd186, %rd184, %rd185;
setp.gt.s32	%p35, %r70, 5;
selp.b64	%rd187, %rd277, 0, %p35;
add.s64 %rd188, %rd186, %rd187;
setp.gt.s32	%p36, %r70, 6;
selp.b64	%rd189, %rd278, 0, %p36;
add.s64 %rd190, %rd188, %rd189;
setp.gt.s32	%p37, %r70, 7;
selp.b64	%rd191, %rd270, 0, %p37;
add.s64 %rd279, %rd190, %rd191;
bra.uni BB39_27;

BB39_25:
setp.gt.s32	%p21, %r79, 0;
selp.b64	%rd157, %rd271, 0, %p21;
add.s64 %rd158, %rd279, %rd157;
setp.gt.s32	%p22, %r79, 1;
selp.b64	%rd159, %rd272, 0, %p22;
add.s64 %rd160, %rd158, %rd159;
setp.gt.s32	%p23, %r79, 2;
selp.b64	%rd161, %rd273, 0, %p23;
add.s64 %rd162, %rd160, %rd161;
setp.gt.s32	%p24, %r79, 3;
selp.b64	%rd163, %rd274, 0, %p24;
add.s64 %rd164, %rd162, %rd163;
setp.gt.s32	%p25, %r79, 4;
selp.b64	%rd165, %rd275, 0, %p25;
add.s64 %rd166, %rd164, %rd165;
setp.gt.s32	%p26, %r79, 5;
selp.b64	%rd167, %rd276, 0, %p26;
add.s64 %rd168, %rd166, %rd167;
setp.gt.s32	%p27, %r79, 6;
selp.b64	%rd169, %rd277, 0, %p27;
add.s64 %rd170, %rd168, %rd169;
setp.gt.s32	%p28, %r79, 7;
selp.b64	%rd171, %rd278, 0, %p28;
add.s64 %rd172, %rd170, %rd171;
setp.gt.s32	%p29, %r79, 8;
selp.b64	%rd173, %rd270, 0, %p29;
add.s64 %rd279, %rd172, %rd173;

BB39_27:
add.s64 %rd269, %rd269, 9216;
add.s32 %r78, %r78, 1152;
setp.lt.s32	%p38, %r78, %r4;
mov.u16 %rs46, 1;
mov.u16 %rs45, %rs46;
@%p38 bra BB39_4;

BB39_28:
bar.sync 0;
@%p5 bra BB39_49;

ld.shared.u64 %rd65, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
mov.u64 %rd285, %rd65;
mov.u64 %rd280, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd287, %rd280;
setp.eq.s64	%p40, %rd65, %rd287;
@%p40 bra BB39_33;

mov.u64 %rd286, %rd285;

BB39_31:
mov.u64 %rd282, %rd287;
mov.u64 %rd285, %rd286;
mov.u64 %rd286, %rd282;
ld.shared.u8 %rs30, [%rd280];
and.b16 %rs31, %rs30, 1;
setp.eq.b16	%p41, %rs31, 1;
not.pred %p42, %p41;
ld.shared.u64 %rd70, [%rd280];
setp.lt.u64	%p43, %rd70, 2048;
or.pred %p44, %p42, %p43;
@!%p44 bra BB39_33;
bra.uni BB39_32;

BB39_32:
shr.u64 %rd194, %rd70, 1;
add.s64 %rd195, %rd280, %rd194;
add.s64 %rd280, %rd195, 16;
add.s64 %rd196, %rd286, %rd194;
add.s64 %rd287, %rd196, 16;
setp.ne.s64	%p45, %rd287, %rd65;
mov.u64 %rd285, %rd286;
@%p45 bra BB39_31;

BB39_33:
setp.eq.s64	%p47, %rd285, %rd65;
mov.pred %p70, 0;
@%p47 bra BB39_35;

ld.u64 %rd198, [%rd285];
shr.u64 %rd199, %rd198, 1;
add.s64 %rd200, %rd285, %rd199;
add.s64 %rd291, %rd200, 16;
setp.ne.s64	%p70, %rd291, %rd65;

BB39_35:
@%p70 bra BB39_41;
bra.uni BB39_36;

BB39_41:
ld.u64 %rd81, [%rd291];
and.b64 %rd215, %rd81, -32;
setp.eq.s64	%p51, %rd215, 2048;
cvt.u16.u64	%rs47, %rd81;
@%p51 bra BB39_44;

add.s64 %rd82, %rd291, 16;
ld.u64 %rd216, [%rd291+1040];
and.b64 %rd217, %rd216, 1;
add.s64 %rd218, %rd81, -2080;
and.b64 %rd219, %rd218, -2;
or.b64 %rd220, %rd217, %rd219;
st.u64 [%rd291+1040], %rd220;
st.u64 [%rd291+1048], %rd291;
cvt.u16.u64	%rs33, %rd218;
or.b16 %rs34, %rs33, 1;
and.b64 %rd221, %rd81, 1;
or.b64 %rd222, %rd221, 2048;
st.u64 [%rd291], %rd222;
st.u8 [%rd291+1040], %rs34;
ld.u64 %rd223, [%rd291+1040];
shr.u64 %rd83, %rd223, 1;
add.s64 %rd224, %rd83, %rd82;
add.s64 %rd225, %rd224, 1040;
ld.shared.u64 %rd226, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p52, %rd225, %rd226;
cvt.u16.u64	%rs35, %rd81;
and.b16 %rs47, %rs35, 1;
@%p52 bra BB39_44;

add.s64 %rd227, %rd82, 1024;
st.u64 [%rd224+1048], %rd227;
ld.u8 %rs47, [%rd291];

BB39_44:
and.b16 %rs36, %rs47, 254;
st.u8 [%rd291], %rs36;
bra.uni BB39_45;

BB39_36:
mov.u64 %rd202, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd203, %rd202;
sub.s64 %rd204, %rd65, %rd203;
add.s64 %rd205, %rd204, 1040;
ld.shared.u64 %rd206, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16];
setp.gt.u64	%p48, %rd205, %rd206;
mov.u64 %rd289, -1;
mov.u64 %rd290, %rd65;
@%p48 bra BB39_38;

add.s64 %rd76, %rd65, 1040;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd76;
mov.u64 %rd289, %rd76;
mov.u64 %rd290, %rd76;

BB39_38:
mov.u64 %rd77, %rd290;
setp.eq.s64	%p49, %rd289, -1;
@%p49 bra BB39_40;

mov.u64 %rd207, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd208, %rd207;
sub.s64 %rd209, %rd65, %rd208;
add.s64 %rd210, %rd207, %rd209;
ld.shared.u64 %rd211, [%rd210];
and.b64 %rd212, %rd211, 1;
or.b64 %rd213, %rd212, 2048;
st.shared.u64 [%rd210], %rd213;
st.shared.u64 [%rd210+8], %rd285;
mov.u16 %rs32, 0;
st.shared.u8 [%rd210], %rs32;

BB39_40:
mov.u64 %rd291, %rd65;
setp.eq.s64	%p50, %rd65, %rd77;
mov.u64 %rd292, 0;
@%p50 bra BB39_46;

BB39_45:
add.s64 %rd292, %rd291, 16;

BB39_46:
mov.u64 %rd293, %rd292;
setp.ne.s64	%p53, %rd292, 0;
@%p53 bra BB39_48;

mov.u64 %rd229, 1024;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd229;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd293, [retval0+0];


	}

BB39_48:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_198048_33_non_const_s_result], %rd293;

BB39_49:
bar.sync 0;
ld.shared.u64 %rd90, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_198048_33_non_const_s_result];
mul.wide.s32 %rd230, %r43, 8;
add.s64 %rd91, %rd90, %rd230;
setp.eq.s16	%p54, %rs46, 0;
@%p54 bra BB39_51;

st.u64 [%rd91], %rd279;

BB39_51:
bar.sync 0;
mov.u32 %r72, 128;
min.s32 %r26, %r4, %r72;
setp.lt.s32	%p55, %r26, 2;
@%p55 bra BB39_56;

not.b32 %r27, %r43;
mov.u32 %r80, %r26;

BB39_53:
mov.u32 %r28, %r80;
shr.s32 %r29, %r28, 1;
setp.ge.s32	%p56, %r43, %r29;
@%p56 bra BB39_55;

add.s32 %r74, %r28, %r27;
mul.wide.s32 %rd231, %r74, 8;
add.s64 %rd232, %rd90, %rd231;
ld.u64 %rd233, [%rd232];
ld.u64 %rd234, [%rd91];
add.s64 %rd235, %rd233, %rd234;
st.u64 [%rd91], %rd235;

BB39_55:
bar.sync 0;
sub.s32 %r30, %r28, %r29;
setp.gt.s32	%p57, %r30, 1;
mov.u32 %r80, %r30;
@%p57 bra BB39_53;

BB39_56:
bar.sync 0;
setp.lt.s32	%p58, %r26, 1;
@%p58 bra BB39_58;

ld.u64 %rd236, [%rd90];
add.s64 %rd294, %rd236, %rd294;

BB39_58:
setp.eq.s32	%p3, %r43, 0;
bar.sync 0;
@!%p3 bra BB39_74;
bra.uni BB39_59;

BB39_59:

	{ 
.reg .pred p; 
isspacep.shared p, %rd90; 
selp.u32 %r76, 1, 0, p; 
} 


	setp.eq.s32	%p59, %r76, 0;
@%p59 bra BB39_73;

mov.u64 %rd238, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd239, %rd238;
sub.s64 %rd94, %rd90, %rd239;
setp.eq.s64	%p60, %rd90, 0;
@%p60 bra BB39_74;

add.s64 %rd240, %rd94, -16;
add.s64 %rd242, %rd238, %rd240;
add.s64 %rd96, %rd239, %rd240;
ld.shared.u8 %rs37, [%rd242];
or.b16 %rs38, %rs37, 1;
st.shared.u8 [%rd242], %rs38;
ld.shared.u64 %rd97, [%rd242+8];
setp.eq.s64	%p61, %rd97, 0;
mov.u64 %rd298, %rd96;
@%p61 bra BB39_67;

mov.u64 %rd98, %rd96;
ld.u8 %rs39, [%rd97];
and.b16 %rs40, %rs39, 1;
setp.eq.b16	%p62, %rs40, 1;
mov.u64 %rd298, %rd98;
@!%p62 bra BB39_67;
bra.uni BB39_63;

BB39_63:
ld.u64 %rd100, [%rd97];
shr.u64 %rd101, %rd100, 1;
add.s64 %rd102, %rd97, 16;
add.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd244, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p63, %rd103, %rd244;
mov.u64 %rd298, %rd97;
@%p63 bra BB39_67;

ld.u8 %rs41, [%rd103];
and.b16 %rs42, %rs41, 1;
setp.eq.b16	%p64, %rs42, 1;
mov.u64 %rd295, %rd97;
mov.u64 %rd298, %rd295;
@!%p64 bra BB39_67;
bra.uni BB39_65;

BB39_65:
ld.u64 %rd245, [%rd103];
shr.u64 %rd246, %rd245, 1;
add.s64 %rd247, %rd246, %rd101;
add.s64 %rd248, %rd247, 16;
shl.b64 %rd249, %rd248, 1;
and.b64 %rd250, %rd100, 1;
or.b64 %rd251, %rd249, %rd250;
st.u64 [%rd97], %rd251;
and.b64 %rd104, %rd248, 9223372036854775807;
add.s64 %rd252, %rd102, %rd104;
ld.shared.u64 %rd253, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p65, %rd252, %rd253;
mov.u64 %rd296, %rd97;
mov.u64 %rd298, %rd296;
@%p65 bra BB39_67;

add.s64 %rd254, %rd104, %rd102;
st.u64 [%rd254+8], %rd97;
mov.u64 %rd298, %rd97;

BB39_67:
ld.u64 %rd107, [%rd298];
shr.u64 %rd108, %rd107, 1;
add.s64 %rd109, %rd298, 16;
add.s64 %rd110, %rd109, %rd108;
ld.shared.u64 %rd255, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p66, %rd110, %rd255;
@%p66 bra BB39_71;

ld.u8 %rs43, [%rd110];
and.b16 %rs44, %rs43, 1;
setp.eq.b16	%p67, %rs44, 1;
@!%p67 bra BB39_74;
bra.uni BB39_69;

BB39_69:
ld.u64 %rd256, [%rd110];
shr.u64 %rd257, %rd256, 1;
add.s64 %rd258, %rd257, %rd108;
add.s64 %rd259, %rd258, 16;
shl.b64 %rd260, %rd259, 1;
and.b64 %rd261, %rd107, 1;
or.b64 %rd262, %rd260, %rd261;
st.u64 [%rd298], %rd262;
and.b64 %rd111, %rd259, 9223372036854775807;
add.s64 %rd263, %rd109, %rd111;
ld.shared.u64 %rd264, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p68, %rd263, %rd264;
@%p68 bra BB39_74;

add.s64 %rd265, %rd111, %rd109;
st.u64 [%rd265+8], %rd298;
bra.uni BB39_74;

BB39_73:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd90;
call.uni 
free, 
(
param0
);


	}

BB39_74:
bar.sync 0;
@!%p3 bra BB39_76;
bra.uni BB39_75;

BB39_75:
cvta.to.global.u64 %rd266, %rd118;
shl.b64 %rd267, %rd7, 3;
add.s64 %rd268, %rd266, %rd267;
st.global.u64 [%rd268], %rd294;

BB39_76:
ret;

BB39_71:
setp.lt.u64	%p69, %rd110, %rd298;
@%p69 bra BB39_74;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd298;
bra.uni BB39_74;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 8 .b8 __local_depot40[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<39>;
.reg .b32 %r<89>;
.reg .b64 %rd<753>;

	.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_198048_33_non_const_s_result;

mov.u64 %rd752, __local_depot40;
cvta.local.u64 %SP, %rd752;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd267, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd268, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEElSS_NS_4plusIlEENS_9null_typeESV_SV_SV_SV_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd268;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd269, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd270, %rd269;
setp.eq.s64	%p25, %rd270, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB40_2;

cvt.s64.s32	%rd271, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r28;
mov.u64 %rd272, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd273, %rd272;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd273;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd271;

BB40_2:
bar.sync 0;
bfe.s64 %rd274, %rd267, 0, 61;
setp.lt.s64	%p27, %rd274, 1;
@%p27 bra BB40_276;

ld.global.u64 %rd743, [%rd2];
bar.sync 0;
@%p24 bra BB40_5;

st.global.u64 [%rd3], %rd743;

BB40_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB40_26;
bra.uni BB40_6;

BB40_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
mov.u64 %rd648, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd655, %rd648;
setp.eq.s64	%p29, %rd6, %rd655;
mov.u64 %rd653, %rd6;
@%p29 bra BB40_10;

mov.u64 %rd654, %rd653;

BB40_8:
mov.u64 %rd650, %rd655;
mov.u64 %rd653, %rd654;
mov.u64 %rd654, %rd650;
ld.shared.u8 %rs23, [%rd648];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p30, %rs24, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd11, [%rd648];
setp.lt.u64	%p32, %rd11, 12288;
or.pred %p33, %p31, %p32;
@!%p33 bra BB40_10;
bra.uni BB40_9;

BB40_9:
shr.u64 %rd277, %rd11, 1;
add.s64 %rd278, %rd648, %rd277;
add.s64 %rd648, %rd278, 16;
add.s64 %rd279, %rd654, %rd277;
add.s64 %rd655, %rd279, 16;
setp.ne.s64	%p34, %rd655, %rd6;
mov.u64 %rd653, %rd654;
@%p34 bra BB40_8;

BB40_10:
setp.eq.s64	%p36, %rd653, %rd6;
mov.pred %p194, 0;
@%p36 bra BB40_12;

ld.u64 %rd281, [%rd653];
shr.u64 %rd282, %rd281, 1;
add.s64 %rd283, %rd653, %rd282;
add.s64 %rd659, %rd283, 16;
setp.ne.s64	%p194, %rd659, %rd6;

BB40_12:
@%p194 bra BB40_18;
bra.uni BB40_13;

BB40_18:
ld.u64 %rd22, [%rd659];
and.b64 %rd298, %rd22, -32;
setp.eq.s64	%p40, %rd298, 12288;
cvt.u16.u64	%rs38, %rd22;
@%p40 bra BB40_21;

add.s64 %rd23, %rd659, 16;
ld.u64 %rd299, [%rd659+6160];
and.b64 %rd300, %rd299, 1;
add.s64 %rd301, %rd22, -12320;
and.b64 %rd302, %rd301, -2;
or.b64 %rd303, %rd300, %rd302;
st.u64 [%rd659+6160], %rd303;
st.u64 [%rd659+6168], %rd659;
cvt.u16.u64	%rs26, %rd301;
or.b16 %rs27, %rs26, 1;
and.b64 %rd304, %rd22, 1;
or.b64 %rd305, %rd304, 12288;
st.u64 [%rd659], %rd305;
st.u8 [%rd659+6160], %rs27;
ld.u64 %rd306, [%rd659+6160];
shr.u64 %rd24, %rd306, 1;
add.s64 %rd307, %rd24, %rd23;
add.s64 %rd308, %rd307, 6160;
ld.shared.u64 %rd309, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd308, %rd309;
cvt.u16.u64	%rs28, %rd22;
and.b16 %rs38, %rs28, 1;
@%p41 bra BB40_21;

add.s64 %rd310, %rd23, 6144;
st.u64 [%rd307+6168], %rd310;
ld.u8 %rs38, [%rd659];

BB40_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd659], %rs29;
bra.uni BB40_22;

BB40_13:
mov.u64 %rd285, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd286, %rd285;
sub.s64 %rd287, %rd6, %rd286;
add.s64 %rd288, %rd287, 6160;
ld.shared.u64 %rd289, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd288, %rd289;
mov.u64 %rd657, -1;
mov.u64 %rd658, %rd6;
@%p37 bra BB40_15;

add.s64 %rd17, %rd6, 6160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd657, %rd17;
mov.u64 %rd658, %rd17;

BB40_15:
mov.u64 %rd18, %rd658;
setp.eq.s64	%p38, %rd657, -1;
@%p38 bra BB40_17;

mov.u64 %rd290, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd291, %rd290;
sub.s64 %rd292, %rd6, %rd291;
add.s64 %rd293, %rd290, %rd292;
ld.shared.u64 %rd294, [%rd293];
and.b64 %rd295, %rd294, 1;
or.b64 %rd296, %rd295, 12288;
st.shared.u64 [%rd293], %rd296;
st.shared.u64 [%rd293+8], %rd653;
mov.u16 %rs25, 0;
st.shared.u8 [%rd293], %rs25;

BB40_17:
mov.u64 %rd659, %rd6;
setp.eq.s64	%p39, %rd6, %rd18;
mov.u64 %rd660, 0;
@%p39 bra BB40_23;

BB40_22:
add.s64 %rd660, %rd659, 16;

BB40_23:
mov.u64 %rd661, %rd660;
setp.ne.s64	%p42, %rd660, 0;
@%p42 bra BB40_25;

mov.u64 %rd312, 6144;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd312;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd661, [retval0+0];


	}

BB40_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_198048_33_non_const_s_result], %rd661;

BB40_26:
shl.b64 %rd313, %rd267, 3;
add.s64 %rd31, %rd1, %rd313;
add.s64 %rd693, %rd2, 8;
add.s64 %rd686, %rd1, 8;
add.s64 %rd677, %rd3, 8;
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_198048_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r29, 0;
mov.u64 %rd316, 8;
sub.s64 %rd36, %rd316, %rd313;
@%p43 bra BB40_143;

setp.gt.s64	%p44, %rd36, -1;
@%p44 bra BB40_259;

mov.u64 %rd317, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd318, %rd317;
sub.s64 %rd319, %rd35, %rd318;
add.s64 %rd320, %rd317, %rd319;
mov.u64 %rd662, %rd686;
mul.wide.s32 %rd321, %r1, 8;
add.s64 %rd38, %rd320, %rd321;

BB40_29:
mov.u64 %rd40, %rd743;
mov.u64 %rd688, %rd693;
mov.u64 %rd42, %rd688;
mov.u64 %rd681, %rd686;
mov.u64 %rd41, %rd681;
mov.u64 %rd674, %rd677;
mov.u64 %rd43, %rd674;
mov.u64 %rd39, %rd662;
sub.s64 %rd322, %rd31, %rd39;
shr.u64 %rd323, %rd322, 3;
cvt.u32.u64	%r30, %rd323;
mov.u32 %r31, 768;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p45, %r2, 768;
@%p45 bra BB40_41;
bra.uni BB40_30;

BB40_41:
add.s64 %rd355, %rd42, %rd321;
ld.global.u64 %rd356, [%rd355];
ld.global.u64 %rd357, [%rd355+2048];
ld.global.u64 %rd358, [%rd355+4096];
st.shared.u64 [%rd38], %rd356;
st.shared.u64 [%rd38+2048], %rd357;
st.shared.u64 [%rd38+4096], %rd358;
mov.u64 %rd665, 768;
bra.uni BB40_42;

BB40_30:
cvt.s64.s32	%rd665, %r2;
setp.lt.s32	%p46, %r2, 1;
@%p46 bra BB40_42;

mov.u64 %rd663, %rd41;
mov.u64 %rd664, %rd320;
mov.u64 %rd685, %rd41;
mov.u64 %rd692, %rd42;

BB40_32:
mov.u64 %rd50, %rd692;
mov.u64 %rd49, %rd685;
mov.u64 %rd48, %rd664;
mov.u64 %rd47, %rd663;
mul.wide.s32 %rd327, %r2, 8;
add.s64 %rd328, %rd41, %rd327;
sub.s64 %rd51, %rd328, %rd47;
setp.gt.s64	%p47, %rd51, 6136;
@%p47 bra BB40_39;
bra.uni BB40_33;

BB40_39:
add.s64 %rd345, %rd50, %rd321;
ld.global.u64 %rd346, [%rd345];
add.s64 %rd347, %rd48, %rd321;
ld.global.u64 %rd348, [%rd345+2048];
ld.global.u64 %rd349, [%rd345+4096];
st.shared.u64 [%rd347], %rd346;
st.shared.u64 [%rd347+2048], %rd348;
st.shared.u64 [%rd347+4096], %rd349;
bra.uni BB40_40;

BB40_33:
shr.s64 %rd52, %rd51, 3;
cvt.s64.s32	%rd329, %r1;
setp.ge.s64	%p48, %rd329, %rd52;
@%p48 bra BB40_35;

add.s64 %rd331, %rd50, %rd321;
ld.global.u64 %rd332, [%rd331];
add.s64 %rd333, %rd48, %rd321;
st.shared.u64 [%rd333], %rd332;

BB40_35:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd334, %r32;
setp.ge.s64	%p49, %rd334, %rd52;
@%p49 bra BB40_37;

add.s64 %rd336, %rd50, %rd321;
ld.global.u64 %rd337, [%rd336+2048];
add.s64 %rd338, %rd48, %rd321;
st.shared.u64 [%rd338+2048], %rd337;

BB40_37:
add.s32 %r33, %r1, 512;
cvt.s64.s32	%rd339, %r33;
setp.ge.s64	%p50, %rd339, %rd52;
@%p50 bra BB40_40;

add.s64 %rd341, %rd50, %rd321;
ld.global.u64 %rd342, [%rd341+4096];
add.s64 %rd343, %rd48, %rd321;
st.shared.u64 [%rd343+4096], %rd342;

BB40_40:
add.s64 %rd54, %rd50, 6144;
add.s64 %rd55, %rd48, 6144;
add.s64 %rd663, %rd49, 6144;
mov.u64 %rd56, %rd663;
sub.s64 %rd352, %rd663, %rd328;
setp.lt.s64	%p51, %rd352, 0;
mov.u64 %rd664, %rd55;
mov.u64 %rd685, %rd56;
mov.u64 %rd692, %rd54;
@%p51 bra BB40_32;

BB40_42:
bar.sync 0;
shl.b64 %rd361, %rd665, 3;
add.s64 %rd62, %rd35, %rd361;
sub.s64 %rd362, %rd62, %rd35;
shr.u64 %rd363, %rd362, 3;
cvt.u32.u64	%r3, %rd363;
cvt.s64.s32	%rd63, %r1;
mul.wide.s32 %rd364, %r1, -3;
add.s64 %rd365, %rd363, %rd364;
cvt.u32.u64	%r34, %rd365;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p52, %r5, 2;
@%p52 bra BB40_49;
bra.uni BB40_43;

BB40_49:
add.s64 %rd393, %rd317, %rd319;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd394, %r40, 8;
add.s64 %rd395, %rd393, %rd394;
ld.shared.u64 %rd396, [%rd395];
add.u64 %rd397, %SP, 0;
cvta.to.local.u64 %rd398, %rd397;
ld.shared.u64 %rd399, [%rd395+8];
ld.shared.u64 %rd400, [%rd395+16];
st.local.u64 [%rd398], %rd396;
st.local.u64 [%rd398+8], %rd399;
st.local.u64 [%rd398+16], %rd400;
bra.uni BB40_50;

BB40_43:
add.u64 %rd366, %SP, 0;
cvta.to.local.u64 %rd666, %rd366;
setp.lt.s32	%p53, %r4, 1;
@%p53 bra BB40_45;

add.s64 %rd370, %rd317, %rd319;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd371, %r37, 8;
add.s64 %rd372, %rd370, %rd371;
ld.shared.u64 %rd373, [%rd372];
cvta.to.local.u64 %rd375, %rd366;
st.local.u64 [%rd375], %rd373;
add.s64 %rd666, %rd375, 8;

BB40_45:
setp.lt.s32	%p54, %r5, 2;
@%p54 bra BB40_47;

add.s64 %rd379, %rd317, %rd319;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd380, %r38, 8;
add.s64 %rd381, %rd379, %rd380;
ld.shared.u64 %rd382, [%rd381+8];
st.local.u64 [%rd666], %rd382;
add.s64 %rd666, %rd666, 8;

BB40_47:
setp.lt.s32	%p55, %r5, 3;
@%p55 bra BB40_50;

add.s64 %rd386, %rd317, %rd319;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd387, %r39, 8;
add.s64 %rd388, %rd386, %rd387;
ld.shared.u64 %rd389, [%rd388+16];
st.local.u64 [%rd666], %rd389;

BB40_50:
setp.eq.s32	%p56, %r5, 0;
@%p56 bra BB40_55;

add.u64 %rd402, %SP, 0;
cvta.to.local.u64 %rd403, %rd402;
ld.local.u64 %rd669, [%rd403];
mul.wide.u32 %rd404, %r5, 8;
add.s64 %rd405, %rd404, 34359738360;
shr.u64 %rd406, %rd405, 3;
cvt.u32.u64	%r6, %rd406;
setp.lt.s32	%p57, %r6, 1;
@%p57 bra BB40_53;

ld.local.u64 %rd409, [%rd403+8];
add.s64 %rd669, %rd409, %rd669;

BB40_53:
setp.lt.s32	%p58, %r6, 2;
@%p58 bra BB40_55;

ld.local.u64 %rd412, [%rd403+16];
add.s64 %rd669, %rd412, %rd669;

BB40_55:
bar.sync 0;
@%p56 bra BB40_57;

st.shared.u64 [%rd38], %rd669;

BB40_57:
bar.sync 0;
setp.gt.s32	%p60, %r3, 767;
mov.u32 %r87, 256;
@%p60 bra BB40_59;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r87, %r43, %r44;

BB40_59:
add.s64 %rd670, %rd317, %rd319;
add.s64 %rd74, %rd670, %rd361;
setp.eq.s32	%p61, %r87, 256;
@%p61 bra BB40_101;
bra.uni BB40_60;

BB40_101:
@%p24 bra BB40_103;

ld.shared.u64 %rd430, [%rd670];
add.s64 %rd431, %rd430, %rd40;
st.shared.u64 [%rd670], %rd431;

BB40_103:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u64 %rd668, [%rd38];
bar.sync 0;
@%p12 bra BB40_105;

ld.shared.u64 %rd432, [%rd38+-8];
add.s64 %rd668, %rd432, %rd668;

BB40_105:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB40_107;

ld.shared.u64 %rd433, [%rd38+-16];
add.s64 %rd668, %rd433, %rd668;

BB40_107:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB40_109;

ld.shared.u64 %rd434, [%rd38+-32];
add.s64 %rd668, %rd434, %rd668;

BB40_109:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB40_111;

ld.shared.u64 %rd435, [%rd38+-64];
add.s64 %rd668, %rd435, %rd668;

BB40_111:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB40_113;

ld.shared.u64 %rd436, [%rd38+-128];
add.s64 %rd668, %rd436, %rd668;

BB40_113:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB40_115;

ld.shared.u64 %rd437, [%rd38+-256];
add.s64 %rd668, %rd437, %rd668;

BB40_115:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB40_117;

ld.shared.u64 %rd438, [%rd38+-512];
add.s64 %rd668, %rd438, %rd668;

BB40_117:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB40_119;

ld.shared.u64 %rd439, [%rd38+-1024];
add.s64 %rd668, %rd439, %rd668;

BB40_119:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
ld.shared.u64 %rd744, [%rd670+2040];
mov.u64 %rd733, %rd40;
@%p1 bra BB40_121;

ld.shared.u64 %rd733, [%rd38+-8];

BB40_121:
bar.sync 0;
st.shared.u64 [%rd38], %rd733;
bar.sync 0;
bra.uni BB40_122;

BB40_60:
@%p24 bra BB40_62;

ld.shared.u64 %rd415, [%rd670];
add.s64 %rd416, %rd415, %rd40;
st.shared.u64 [%rd670], %rd416;

BB40_62:
setp.ge.s32	%p63, %r1, %r87;
mov.u64 %rd742, %rd40;
@%p63 bra BB40_64;

ld.shared.u64 %rd76, [%rd38];
mov.u64 %rd742, %rd76;

BB40_64:
mov.u64 %rd703, %rd742;
mov.u64 %rd741, %rd703;
bar.sync 0;
setp.le.s32	%p64, %r1, %r87;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB40_66;
bra.uni BB40_65;

BB40_65:
ld.shared.u64 %rd417, [%rd38+-8];
add.s64 %rd741, %rd417, %rd741;

BB40_66:
mov.u64 %rd740, %rd741;
bar.sync 0;
@%p63 bra BB40_68;

st.shared.u64 [%rd38], %rd740;

BB40_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p68, %r45, %r87;
and.pred %p69, %p68, %p4;
@!%p69 bra BB40_70;
bra.uni BB40_69;

BB40_69:
ld.shared.u64 %rd418, [%rd38+-16];
add.s64 %rd740, %rd418, %rd740;

BB40_70:
mov.u64 %rd739, %rd740;
bar.sync 0;
@%p63 bra BB40_72;

st.shared.u64 [%rd38], %rd739;

BB40_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p71, %r46, %r87;
and.pred %p72, %p71, %p5;
@!%p72 bra BB40_74;
bra.uni BB40_73;

BB40_73:
ld.shared.u64 %rd419, [%rd38+-32];
add.s64 %rd739, %rd419, %rd739;

BB40_74:
mov.u64 %rd738, %rd739;
bar.sync 0;
@%p63 bra BB40_76;

st.shared.u64 [%rd38], %rd738;

BB40_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p74, %r47, %r87;
and.pred %p75, %p74, %p6;
@!%p75 bra BB40_78;
bra.uni BB40_77;

BB40_77:
ld.shared.u64 %rd420, [%rd38+-64];
add.s64 %rd738, %rd420, %rd738;

BB40_78:
mov.u64 %rd737, %rd738;
bar.sync 0;
@%p63 bra BB40_80;

st.shared.u64 [%rd38], %rd737;

BB40_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p77, %r48, %r87;
and.pred %p78, %p77, %p7;
@!%p78 bra BB40_82;
bra.uni BB40_81;

BB40_81:
ld.shared.u64 %rd421, [%rd38+-128];
add.s64 %rd737, %rd421, %rd737;

BB40_82:
mov.u64 %rd736, %rd737;
bar.sync 0;
@%p63 bra BB40_84;

st.shared.u64 [%rd38], %rd736;

BB40_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p80, %r49, %r87;
and.pred %p81, %p80, %p8;
@!%p81 bra BB40_86;
bra.uni BB40_85;

BB40_85:
ld.shared.u64 %rd422, [%rd38+-256];
add.s64 %rd736, %rd422, %rd736;

BB40_86:
mov.u64 %rd735, %rd736;
bar.sync 0;
@%p63 bra BB40_88;

st.shared.u64 [%rd38], %rd735;

BB40_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p83, %r50, %r87;
and.pred %p84, %p83, %p9;
@!%p84 bra BB40_90;
bra.uni BB40_89;

BB40_89:
ld.shared.u64 %rd423, [%rd38+-512];
add.s64 %rd735, %rd423, %rd735;

BB40_90:
mov.u64 %rd734, %rd735;
bar.sync 0;
@%p63 bra BB40_92;

st.shared.u64 [%rd38], %rd734;

BB40_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p86, %r51, %r87;
and.pred %p87, %p86, %p10;
@!%p87 bra BB40_94;
bra.uni BB40_93;

BB40_93:
ld.shared.u64 %rd424, [%rd38+-1024];
add.s64 %rd734, %rd424, %rd734;

BB40_94:
bar.sync 0;
@%p63 bra BB40_96;

st.shared.u64 [%rd38], %rd734;

BB40_96:
setp.lt.s32	%p11, %r1, %r87;
bar.sync 0;
add.s32 %r52, %r87, -1;
mul.wide.s32 %rd428, %r52, 8;
add.s64 %rd429, %rd670, %rd428;
ld.shared.u64 %rd744, [%rd429];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.b64	%rd667, %rd40, %rd734, %p11;
@%p91 bra BB40_98;

ld.shared.u64 %rd667, [%rd38+-8];

BB40_98:
bar.sync 0;
@%p63 bra BB40_100;

st.shared.u64 [%rd38], %rd667;

BB40_100:
bar.sync 0;

BB40_122:
mov.u64 %rd743, %rd744;
@%p56 bra BB40_124;

ld.shared.u64 %rd669, [%rd38];

BB40_124:
add.u64 %rd440, %SP, 0;
cvta.to.local.u64 %rd122, %rd440;
bar.sync 0;
mul.wide.s32 %rd441, %r5, 8;
add.s64 %rd124, %rd122, %rd441;
setp.ge.u64	%p103, %rd122, %rd124;
@%p103 bra BB40_126;

ld.local.u64 %rd444, [%rd122];
add.s64 %rd669, %rd444, %rd669;
add.s64 %rd448, %rd317, %rd319;
mul.lo.s32 %r53, %r1, 3;
mul.wide.s32 %rd449, %r53, 8;
add.s64 %rd450, %rd448, %rd449;
st.shared.u64 [%rd450], %rd669;

BB40_126:
add.s64 %rd127, %rd122, 8;
setp.ge.u64	%p104, %rd127, %rd124;
@%p104 bra BB40_128;

ld.local.u64 %rd453, [%rd122+8];
add.s64 %rd669, %rd453, %rd669;
add.s64 %rd457, %rd317, %rd319;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd458, %r54, 8;
add.s64 %rd459, %rd457, %rd458;
st.shared.u64 [%rd459+8], %rd669;

BB40_128:
add.s64 %rd460, %rd127, 8;
setp.ge.u64	%p105, %rd460, %rd124;
@%p105 bra BB40_130;

ld.local.u64 %rd463, [%rd122+16];
add.s64 %rd464, %rd463, %rd669;
add.s64 %rd468, %rd317, %rd319;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd469, %r55, 8;
add.s64 %rd470, %rd468, %rd469;
st.shared.u64 [%rd470+16], %rd464;

BB40_130:
bar.sync 0;
@%p45 bra BB40_141;
bra.uni BB40_131;

BB40_141:
add.s64 %rd485, %rd43, %rd321;
ld.shared.u64 %rd486, [%rd38];
ld.shared.u64 %rd487, [%rd38+2048];
ld.shared.u64 %rd488, [%rd38+4096];
st.global.u64 [%rd485], %rd486;
st.global.u64 [%rd485+2048], %rd487;
st.global.u64 [%rd485+4096], %rd488;
bra.uni BB40_142;

BB40_131:
mov.u64 %rd671, %rd35;
setp.ge.u64	%p106, %rd670, %rd74;
mov.u64 %rd676, %rd43;
@%p106 bra BB40_142;

BB40_132:
mov.u64 %rd134, %rd676;
sub.s64 %rd135, %rd62, %rd671;
setp.gt.s64	%p107, %rd135, 6136;
shl.b64 %rd474, %rd63, 3;
add.s64 %rd136, %rd670, %rd474;
add.s64 %rd137, %rd134, %rd474;
@%p107 bra BB40_139;
bra.uni BB40_133;

BB40_139:
ld.shared.u64 %rd481, [%rd136];
ld.shared.u64 %rd482, [%rd136+2048];
ld.shared.u64 %rd483, [%rd136+4096];
st.global.u64 [%rd137], %rd481;
st.global.u64 [%rd137+2048], %rd482;
st.global.u64 [%rd137+4096], %rd483;
bra.uni BB40_140;

BB40_133:
shr.s64 %rd138, %rd135, 3;
setp.ge.s64	%p108, %rd63, %rd138;
@%p108 bra BB40_135;

ld.shared.u64 %rd476, [%rd136];
st.global.u64 [%rd137], %rd476;

BB40_135:
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd477, %r56;
setp.ge.s64	%p109, %rd477, %rd138;
@%p109 bra BB40_137;

ld.shared.u64 %rd478, [%rd136+2048];
st.global.u64 [%rd137+2048], %rd478;

BB40_137:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd479, %r57;
setp.ge.s64	%p110, %rd479, %rd138;
@%p110 bra BB40_140;

ld.shared.u64 %rd480, [%rd136+4096];
st.global.u64 [%rd137+4096], %rd480;

BB40_140:
add.s64 %rd670, %rd670, 6144;
add.s64 %rd671, %rd671, 6144;
add.s64 %rd141, %rd134, 6144;
setp.lt.u64	%p111, %rd670, %rd74;
mov.u64 %rd676, %rd141;
@%p111 bra BB40_132;

BB40_142:
bar.sync 0;
add.s64 %rd693, %rd42, 6144;
add.s64 %rd677, %rd43, 6144;
add.s64 %rd662, %rd41, 6144;
mov.u64 %rd686, %rd662;
sub.s64 %rd489, %rd662, %rd31;
setp.lt.s64	%p112, %rd489, 0;
@%p112 bra BB40_29;
bra.uni BB40_259;

BB40_143:
setp.gt.s64	%p113, %rd36, -1;
@%p113 bra BB40_259;

mov.u64 %rd672, %rd686;
mul.wide.s32 %rd490, %r1, 8;
add.s64 %rd148, %rd35, %rd490;
mov.u64 %rd675, %rd677;
mov.u64 %rd684, %rd686;
mov.u64 %rd691, %rd693;
mov.u64 %rd731, %rd743;

BB40_145:
mov.u64 %rd150, %rd731;
mov.u64 %rd689, %rd691;
mov.u64 %rd152, %rd689;
mov.u64 %rd682, %rd684;
mov.u64 %rd151, %rd682;
mov.u64 %rd149, %rd672;
sub.s64 %rd491, %rd31, %rd149;
shr.u64 %rd492, %rd491, 3;
cvt.u32.u64	%r58, %rd492;
mov.u32 %r59, 768;
min.s32 %r9, %r58, %r59;
setp.eq.s32	%p114, %r9, 768;
@%p114 bra BB40_157;
bra.uni BB40_146;

BB40_157:
mul.wide.s32 %rd520, %r1, 8;
add.s64 %rd521, %rd152, %rd520;
ld.global.u64 %rd522, [%rd521];
st.u64 [%rd148], %rd522;
ld.global.u64 %rd523, [%rd521+2048];
st.u64 [%rd148+2048], %rd523;
ld.global.u64 %rd524, [%rd521+4096];
st.u64 [%rd148+4096], %rd524;
mov.u64 %rd694, 768;
bra.uni BB40_158;

BB40_146:
cvt.s64.s32	%rd694, %r9;
setp.lt.s32	%p115, %r9, 1;
@%p115 bra BB40_158;

mov.u64 %rd679, %rd35;
mov.u64 %rd678, %rd151;
mov.u64 %rd683, %rd151;
mov.u64 %rd690, %rd152;

BB40_148:
mov.u64 %rd160, %rd690;
mov.u64 %rd159, %rd683;
mov.u64 %rd157, %rd678;
mul.wide.s32 %rd493, %r9, 8;
add.s64 %rd494, %rd151, %rd493;
sub.s64 %rd161, %rd494, %rd157;
setp.gt.s64	%p116, %rd161, 6136;
@%p116 bra BB40_155;
bra.uni BB40_149;

BB40_155:
add.s64 %rd511, %rd160, %rd490;
ld.global.u64 %rd512, [%rd511];
add.s64 %rd513, %rd679, %rd490;
st.u64 [%rd513], %rd512;
ld.global.u64 %rd514, [%rd511+2048];
st.u64 [%rd513+2048], %rd514;
ld.global.u64 %rd515, [%rd511+4096];
st.u64 [%rd513+4096], %rd515;
bra.uni BB40_156;

BB40_149:
shr.s64 %rd162, %rd161, 3;
cvt.s64.s32	%rd495, %r1;
setp.ge.s64	%p117, %rd495, %rd162;
@%p117 bra BB40_151;

add.s64 %rd497, %rd160, %rd490;
ld.global.u64 %rd498, [%rd497];
add.s64 %rd499, %rd679, %rd490;
st.u64 [%rd499], %rd498;

BB40_151:
add.s32 %r60, %r1, 256;
cvt.s64.s32	%rd500, %r60;
setp.ge.s64	%p118, %rd500, %rd162;
@%p118 bra BB40_153;

add.s64 %rd502, %rd160, %rd490;
ld.global.u64 %rd503, [%rd502+2048];
add.s64 %rd504, %rd679, %rd490;
st.u64 [%rd504+2048], %rd503;

BB40_153:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd505, %r61;
setp.ge.s64	%p119, %rd505, %rd162;
@%p119 bra BB40_156;

add.s64 %rd507, %rd160, %rd490;
ld.global.u64 %rd508, [%rd507+4096];
add.s64 %rd509, %rd679, %rd490;
st.u64 [%rd509+4096], %rd508;

BB40_156:
add.s64 %rd164, %rd160, 6144;
add.s64 %rd679, %rd679, 6144;
add.s64 %rd678, %rd159, 6144;
mov.u64 %rd166, %rd678;
sub.s64 %rd518, %rd678, %rd494;
setp.lt.s64	%p120, %rd518, 0;
mov.u64 %rd683, %rd166;
mov.u64 %rd690, %rd164;
@%p120 bra BB40_148;

BB40_158:
bar.sync 0;
shl.b64 %rd525, %rd694, 3;
add.s64 %rd169, %rd35, %rd525;
and.b64 %rd526, %rd694, 2305843009213693951;
cvt.u32.u64	%r10, %rd694;
mul.wide.s32 %rd527, %r1, -3;
add.s64 %rd528, %rd526, %rd527;
cvt.u32.u64	%r62, %rd528;
mov.u32 %r63, 3;
min.s32 %r11, %r62, %r63;
mov.u32 %r64, 0;
max.s32 %r12, %r11, %r64;
setp.gt.u32	%p121, %r12, 2;
@%p121 bra BB40_165;
bra.uni BB40_159;

BB40_165:
mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd541, %r68, 8;
add.s64 %rd542, %rd35, %rd541;
ld.u64 %rd543, [%rd542];
add.u64 %rd544, %SP, 0;
cvta.to.local.u64 %rd545, %rd544;
st.local.u64 [%rd545], %rd543;
ld.u64 %rd546, [%rd542+8];
st.local.u64 [%rd545+8], %rd546;
ld.u64 %rd547, [%rd542+16];
st.local.u64 [%rd545+16], %rd547;
bra.uni BB40_166;

BB40_159:
add.u64 %rd529, %SP, 0;
cvta.to.local.u64 %rd695, %rd529;
setp.lt.s32	%p122, %r11, 1;
@%p122 bra BB40_161;

mul.lo.s32 %r65, %r1, 3;
mul.wide.s32 %rd530, %r65, 8;
add.s64 %rd531, %rd35, %rd530;
ld.u64 %rd532, [%rd531];
cvta.to.local.u64 %rd534, %rd529;
st.local.u64 [%rd534], %rd532;
add.s64 %rd695, %rd534, 8;

BB40_161:
setp.lt.s32	%p123, %r12, 2;
@%p123 bra BB40_163;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd535, %r66, 8;
add.s64 %rd536, %rd35, %rd535;
ld.u64 %rd537, [%rd536+8];
st.local.u64 [%rd695], %rd537;
add.s64 %rd695, %rd695, 8;

BB40_163:
setp.lt.s32	%p124, %r12, 3;
@%p124 bra BB40_166;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd538, %r67, 8;
add.s64 %rd539, %rd35, %rd538;
ld.u64 %rd540, [%rd539+16];
st.local.u64 [%rd695], %rd540;

BB40_166:
setp.eq.s32	%p125, %r12, 0;
@%p125 bra BB40_171;

add.u64 %rd549, %SP, 0;
cvta.to.local.u64 %rd550, %rd549;
ld.local.u64 %rd745, [%rd550];
mul.wide.u32 %rd551, %r12, 8;
add.s64 %rd552, %rd551, 34359738360;
shr.u64 %rd553, %rd552, 3;
cvt.u32.u64	%r13, %rd553;
setp.lt.s32	%p126, %r13, 1;
@%p126 bra BB40_169;

ld.local.u64 %rd556, [%rd550+8];
add.s64 %rd745, %rd556, %rd745;

BB40_169:
setp.lt.s32	%p127, %r13, 2;
@%p127 bra BB40_171;

ld.local.u64 %rd559, [%rd550+16];
add.s64 %rd745, %rd559, %rd745;

BB40_171:
bar.sync 0;
@%p125 bra BB40_173;

st.u64 [%rd148], %rd745;

BB40_173:
bar.sync 0;
setp.gt.s32	%p129, %r10, 767;
mov.u32 %r88, 256;
@%p129 bra BB40_175;

add.s32 %r70, %r10, 2;
mul.hi.s32 %r71, %r70, 1431655766;
shr.u32 %r72, %r71, 31;
add.s32 %r88, %r71, %r72;

BB40_175:
setp.eq.s32	%p130, %r88, 256;
@%p130 bra BB40_217;
bra.uni BB40_176;

BB40_217:
@%p24 bra BB40_219;

ld.u64 %rd572, [%rd35];
add.s64 %rd573, %rd572, %rd150;
st.u64 [%rd35], %rd573;

BB40_219:
setp.lt.s32	%p22, %r1, 1;
ld.u64 %rd697, [%rd148];
bar.sync 0;
@%p22 bra BB40_221;

ld.u64 %rd574, [%rd148+-8];
add.s64 %rd697, %rd574, %rd697;

BB40_221:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB40_223;

ld.u64 %rd575, [%rd148+-16];
add.s64 %rd697, %rd575, %rd697;

BB40_223:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB40_225;

ld.u64 %rd576, [%rd148+-32];
add.s64 %rd697, %rd576, %rd697;

BB40_225:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB40_227;

ld.u64 %rd577, [%rd148+-64];
add.s64 %rd697, %rd577, %rd697;

BB40_227:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB40_229;

ld.u64 %rd578, [%rd148+-128];
add.s64 %rd697, %rd578, %rd697;

BB40_229:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB40_231;

ld.u64 %rd579, [%rd148+-256];
add.s64 %rd697, %rd579, %rd697;

BB40_231:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB40_233;

ld.u64 %rd580, [%rd148+-512];
add.s64 %rd697, %rd580, %rd697;

BB40_233:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB40_235;

ld.u64 %rd581, [%rd148+-1024];
add.s64 %rd697, %rd581, %rd697;

BB40_235:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
ld.u64 %rd732, [%rd35+2040];
mov.u64 %rd721, %rd150;
@%p1 bra BB40_237;

ld.u64 %rd721, [%rd148+-8];

BB40_237:
bar.sync 0;
st.u64 [%rd148], %rd721;
bar.sync 0;
bra.uni BB40_238;

BB40_176:
@%p24 bra BB40_178;

ld.u64 %rd560, [%rd35];
add.s64 %rd561, %rd560, %rd150;
st.u64 [%rd35], %rd561;

BB40_178:
setp.ge.s32	%p132, %r1, %r88;
mov.u64 %rd730, %rd150;
@%p132 bra BB40_180;

ld.u64 %rd181, [%rd148];
mov.u64 %rd730, %rd181;

BB40_180:
mov.u64 %rd713, %rd730;
mov.u64 %rd729, %rd713;
bar.sync 0;
setp.le.s32	%p133, %r1, %r88;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB40_182;
bra.uni BB40_181;

BB40_181:
ld.u64 %rd562, [%rd148+-8];
add.s64 %rd729, %rd562, %rd729;

BB40_182:
mov.u64 %rd728, %rd729;
bar.sync 0;
@%p132 bra BB40_184;

st.u64 [%rd148], %rd728;

BB40_184:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
add.s32 %r73, %r1, -2;
setp.lt.s32	%p137, %r73, %r88;
and.pred %p138, %p137, %p14;
@!%p138 bra BB40_186;
bra.uni BB40_185;

BB40_185:
ld.u64 %rd563, [%rd148+-16];
add.s64 %rd728, %rd563, %rd728;

BB40_186:
mov.u64 %rd727, %rd728;
bar.sync 0;
@%p132 bra BB40_188;

st.u64 [%rd148], %rd727;

BB40_188:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r74, %r1, -4;
setp.lt.s32	%p140, %r74, %r88;
and.pred %p141, %p140, %p15;
@!%p141 bra BB40_190;
bra.uni BB40_189;

BB40_189:
ld.u64 %rd564, [%rd148+-32];
add.s64 %rd727, %rd564, %rd727;

BB40_190:
mov.u64 %rd726, %rd727;
bar.sync 0;
@%p132 bra BB40_192;

st.u64 [%rd148], %rd726;

BB40_192:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r75, %r1, -8;
setp.lt.s32	%p143, %r75, %r88;
and.pred %p144, %p143, %p16;
@!%p144 bra BB40_194;
bra.uni BB40_193;

BB40_193:
ld.u64 %rd565, [%rd148+-64];
add.s64 %rd726, %rd565, %rd726;

BB40_194:
mov.u64 %rd725, %rd726;
bar.sync 0;
@%p132 bra BB40_196;

st.u64 [%rd148], %rd725;

BB40_196:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r76, %r1, -16;
setp.lt.s32	%p146, %r76, %r88;
and.pred %p147, %p146, %p17;
@!%p147 bra BB40_198;
bra.uni BB40_197;

BB40_197:
ld.u64 %rd566, [%rd148+-128];
add.s64 %rd725, %rd566, %rd725;

BB40_198:
mov.u64 %rd724, %rd725;
bar.sync 0;
@%p132 bra BB40_200;

st.u64 [%rd148], %rd724;

BB40_200:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r77, %r1, -32;
setp.lt.s32	%p149, %r77, %r88;
and.pred %p150, %p149, %p18;
@!%p150 bra BB40_202;
bra.uni BB40_201;

BB40_201:
ld.u64 %rd567, [%rd148+-256];
add.s64 %rd724, %rd567, %rd724;

BB40_202:
mov.u64 %rd723, %rd724;
bar.sync 0;
@%p132 bra BB40_204;

st.u64 [%rd148], %rd723;

BB40_204:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r78, %r1, -64;
setp.lt.s32	%p152, %r78, %r88;
and.pred %p153, %p152, %p19;
@!%p153 bra BB40_206;
bra.uni BB40_205;

BB40_205:
ld.u64 %rd568, [%rd148+-512];
add.s64 %rd723, %rd568, %rd723;

BB40_206:
mov.u64 %rd722, %rd723;
bar.sync 0;
@%p132 bra BB40_208;

st.u64 [%rd148], %rd722;

BB40_208:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r79, %r1, -128;
setp.lt.s32	%p155, %r79, %r88;
and.pred %p156, %p155, %p20;
@!%p156 bra BB40_210;
bra.uni BB40_209;

BB40_209:
ld.u64 %rd569, [%rd148+-1024];
add.s64 %rd722, %rd569, %rd722;

BB40_210:
bar.sync 0;
@%p132 bra BB40_212;

st.u64 [%rd148], %rd722;

BB40_212:
setp.lt.s32	%p21, %r1, %r88;
bar.sync 0;
add.s32 %r80, %r88, -1;
mul.wide.s32 %rd570, %r80, 8;
add.s64 %rd571, %rd35, %rd570;
ld.u64 %rd732, [%rd571];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.b64	%rd696, %rd150, %rd722, %p21;
@%p160 bra BB40_214;

ld.u64 %rd696, [%rd148+-8];

BB40_214:
bar.sync 0;
@%p132 bra BB40_216;

st.u64 [%rd148], %rd696;

BB40_216:
bar.sync 0;

BB40_238:
mov.u64 %rd731, %rd732;
@%p125 bra BB40_240;

ld.u64 %rd745, [%rd148];

BB40_240:
add.u64 %rd582, %SP, 0;
cvta.to.local.u64 %rd226, %rd582;
bar.sync 0;
mul.wide.s32 %rd583, %r12, 8;
add.s64 %rd228, %rd226, %rd583;
setp.ge.u64	%p172, %rd226, %rd228;
@%p172 bra BB40_242;

ld.local.u64 %rd586, [%rd226];
add.s64 %rd745, %rd586, %rd745;
mul.lo.s32 %r81, %r1, 3;
mul.wide.s32 %rd587, %r81, 8;
add.s64 %rd588, %rd35, %rd587;
st.u64 [%rd588], %rd745;

BB40_242:
add.s64 %rd231, %rd226, 8;
setp.ge.u64	%p173, %rd231, %rd228;
@%p173 bra BB40_244;

ld.local.u64 %rd591, [%rd226+8];
add.s64 %rd745, %rd591, %rd745;
mul.lo.s32 %r82, %r1, 3;
mul.wide.s32 %rd592, %r82, 8;
add.s64 %rd593, %rd35, %rd592;
st.u64 [%rd593+8], %rd745;

BB40_244:
add.s64 %rd594, %rd231, 8;
setp.ge.u64	%p174, %rd594, %rd228;
@%p174 bra BB40_246;

ld.local.u64 %rd597, [%rd226+16];
add.s64 %rd598, %rd597, %rd745;
mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd599, %r83, 8;
add.s64 %rd600, %rd35, %rd599;
st.u64 [%rd600+16], %rd598;

BB40_246:
bar.sync 0;
@%p114 bra BB40_257;
bra.uni BB40_247;

BB40_257:
mul.wide.s32 %rd613, %r1, 8;
add.s64 %rd614, %rd675, %rd613;
ld.u64 %rd615, [%rd148];
st.global.u64 [%rd614], %rd615;
ld.u64 %rd616, [%rd148+2048];
st.global.u64 [%rd614+2048], %rd616;
ld.u64 %rd617, [%rd148+4096];
st.global.u64 [%rd614+4096], %rd617;
bra.uni BB40_258;

BB40_247:
mov.u64 %rd746, 0;
setp.ge.u64	%p175, %rd35, %rd169;
mov.u64 %rd747, %rd490;
@%p175 bra BB40_258;

BB40_248:
mov.u64 %rd236, %rd747;
add.s64 %rd602, %rd35, %rd746;
sub.s64 %rd237, %rd169, %rd602;
setp.gt.s64	%p176, %rd237, 6136;
add.s64 %rd238, %rd35, %rd236;
add.s64 %rd239, %rd675, %rd236;
@%p176 bra BB40_255;
bra.uni BB40_249;

BB40_255:
ld.u64 %rd609, [%rd238];
st.global.u64 [%rd239], %rd609;
ld.u64 %rd610, [%rd238+2048];
st.global.u64 [%rd239+2048], %rd610;
ld.u64 %rd611, [%rd238+4096];
st.global.u64 [%rd239+4096], %rd611;
bra.uni BB40_256;

BB40_249:
shr.s64 %rd240, %rd237, 3;
cvt.s64.s32	%rd603, %r1;
setp.ge.s64	%p177, %rd603, %rd240;
@%p177 bra BB40_251;

ld.u64 %rd604, [%rd238];
st.global.u64 [%rd239], %rd604;

BB40_251:
add.s32 %r84, %r1, 256;
cvt.s64.s32	%rd605, %r84;
setp.ge.s64	%p178, %rd605, %rd240;
@%p178 bra BB40_253;

ld.u64 %rd606, [%rd238+2048];
st.global.u64 [%rd239+2048], %rd606;

BB40_253:
add.s32 %r85, %r1, 512;
cvt.s64.s32	%rd607, %r85;
setp.ge.s64	%p179, %rd607, %rd240;
@%p179 bra BB40_256;

ld.u64 %rd608, [%rd238+4096];
st.global.u64 [%rd239+4096], %rd608;

BB40_256:
add.s64 %rd241, %rd236, 6144;
add.s64 %rd746, %rd746, 6144;
add.s64 %rd612, %rd35, %rd746;
setp.lt.u64	%p180, %rd612, %rd169;
mov.u64 %rd747, %rd241;
@%p180 bra BB40_248;

BB40_258:
bar.sync 0;
add.s64 %rd691, %rd152, 6144;
add.s64 %rd675, %rd675, 6144;
add.s64 %rd672, %rd151, 6144;
mov.u64 %rd684, %rd672;
sub.s64 %rd618, %rd672, %rd31;
setp.lt.s64	%p181, %rd618, 0;
@%p181 bra BB40_145;

BB40_259:
@%p24 bra BB40_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r86, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r86, 0;
@%p183 bra BB40_274;

mov.u64 %rd620, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd621, %rd620;
sub.s64 %rd248, %rd35, %rd621;
setp.eq.s64	%p184, %rd35, 0;
@%p184 bra BB40_275;

add.s64 %rd622, %rd248, -16;
add.s64 %rd624, %rd620, %rd622;
add.s64 %rd250, %rd621, %rd622;
ld.shared.u8 %rs30, [%rd624];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd624], %rs31;
ld.shared.u64 %rd251, [%rd624+8];
setp.eq.s64	%p185, %rd251, 0;
mov.u64 %rd751, %rd250;
@%p185 bra BB40_268;

mov.u64 %rd252, %rd250;
ld.u8 %rs32, [%rd251];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p186, %rs33, 1;
mov.u64 %rd751, %rd252;
@!%p186 bra BB40_268;
bra.uni BB40_264;

BB40_264:
ld.u64 %rd254, [%rd251];
shr.u64 %rd255, %rd254, 1;
add.s64 %rd256, %rd251, 16;
add.s64 %rd257, %rd256, %rd255;
ld.shared.u64 %rd626, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd257, %rd626;
mov.u64 %rd751, %rd251;
@%p187 bra BB40_268;

ld.u8 %rs34, [%rd257];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p188, %rs35, 1;
mov.u64 %rd748, %rd251;
mov.u64 %rd751, %rd748;
@!%p188 bra BB40_268;
bra.uni BB40_266;

BB40_266:
ld.u64 %rd627, [%rd257];
shr.u64 %rd628, %rd627, 1;
add.s64 %rd629, %rd628, %rd255;
add.s64 %rd630, %rd629, 16;
shl.b64 %rd631, %rd630, 1;
and.b64 %rd632, %rd254, 1;
or.b64 %rd633, %rd631, %rd632;
st.u64 [%rd251], %rd633;
and.b64 %rd258, %rd630, 9223372036854775807;
add.s64 %rd634, %rd256, %rd258;
ld.shared.u64 %rd635, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd634, %rd635;
mov.u64 %rd749, %rd251;
mov.u64 %rd751, %rd749;
@%p189 bra BB40_268;

add.s64 %rd636, %rd258, %rd256;
st.u64 [%rd636+8], %rd251;
mov.u64 %rd751, %rd251;

BB40_268:
ld.u64 %rd261, [%rd751];
shr.u64 %rd262, %rd261, 1;
add.s64 %rd263, %rd751, 16;
add.s64 %rd264, %rd263, %rd262;
ld.shared.u64 %rd637, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd264, %rd637;
@%p190 bra BB40_272;

ld.u8 %rs36, [%rd264];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p191, %rs37, 1;
@!%p191 bra BB40_275;
bra.uni BB40_270;

BB40_270:
ld.u64 %rd638, [%rd264];
shr.u64 %rd639, %rd638, 1;
add.s64 %rd640, %rd639, %rd262;
add.s64 %rd641, %rd640, 16;
shl.b64 %rd642, %rd641, 1;
and.b64 %rd643, %rd261, 1;
or.b64 %rd644, %rd642, %rd643;
st.u64 [%rd751], %rd644;
and.b64 %rd265, %rd641, 9223372036854775807;
add.s64 %rd645, %rd263, %rd265;
ld.shared.u64 %rd646, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd645, %rd646;
@%p192 bra BB40_275;

add.s64 %rd647, %rd265, %rd263;
st.u64 [%rd647+8], %rd751;
bra.uni BB40_275;

BB40_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB40_275:
bar.sync 0;

BB40_276:
ret;

BB40_272:
setp.lt.u64	%p193, %rd264, %rd751;
@%p193 bra BB40_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd751;
bra.uni BB40_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 8 .b8 __local_depot41[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<59>;
.reg .b32 %r<167>;
.reg .b64 %rd<1708>;


mov.u64 %rd1707, __local_depot41;
cvta.local.u64 %SP, %rd1707;
ld.param.v2.u32 {%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd708, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd707, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd706, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd704, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd703, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd710, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+72];
add.u64 %rd711, %SP, 0;
cvta.to.local.u64 %rd1, %rd711;
cvta.to.global.u64 %rd2, %rd710;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd712, _ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE;
cvta.shared.u64 %rd713, %rd712;
setp.eq.s64	%p43, %rd713, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB41_2;

cvt.s64.s32	%rd714, %r43;
mov.u32 %r47, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE], %r47;
mov.u64 %rd715, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd716, %rd715;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd716;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16], %rd714;

BB41_2:
bar.sync 0;
mov.u32 %r48, %ctaid.x;
add.s32 %r49, %r48, %r42;
cvt.s64.s32	%rd717, %r49;
mul.lo.s64 %rd718, %rd717, %rd706;
min.s64 %rd8, %rd708, %rd717;
add.s64 %rd719, %rd8, %rd718;
setp.lt.s64	%p45, %rd717, %rd708;
selp.u64	%rd720, 1, 0, %p45;
add.s64 %rd721, %rd720, %rd706;
add.s64 %rd722, %rd721, %rd719;
mul.lo.s64 %rd9, %rd719, %rd707;
mul.lo.s64 %rd723, %rd722, %rd707;
min.s64 %rd724, %rd723, %rd704;
shl.b64 %rd725, %rd724, 3;
add.s64 %rd10, %rd703, %rd725;
cvta.to.global.u64 %rd726, %rd703;
shl.b64 %rd727, %rd9, 3;
add.s64 %rd1509, %rd726, %rd727;
add.s64 %rd1502, %rd703, %rd727;
add.s64 %rd1493, %rd2, %rd727;
setp.eq.s32	%p46, %r49, 0;
@%p46 bra BB41_382;

ld.param.u64 %rd1446, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd728, %rd1446;
add.s32 %r52, %r49, -1;
mul.wide.s32 %rd729, %r52, 8;
add.s64 %rd730, %rd728, %rd729;
ld.global.u64 %rd1569, [%rd730];
bar.sync 0;
@%p42 bra BB41_24;

ld.shared.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
mov.u64 %rd1449, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1456, %rd1449;
setp.eq.s64	%p48, %rd16, %rd1456;
mov.u64 %rd1454, %rd16;
@%p48 bra BB41_8;

mov.u64 %rd1455, %rd1454;

BB41_6:
mov.u64 %rd1451, %rd1456;
mov.u64 %rd1454, %rd1455;
mov.u64 %rd1455, %rd1451;
ld.shared.u8 %rs27, [%rd1449];
and.b16 %rs28, %rs27, 1;
setp.eq.b16	%p49, %rs28, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd21, [%rd1449];
setp.lt.u64	%p51, %rd21, 18432;
or.pred %p52, %p50, %p51;
@!%p52 bra BB41_8;
bra.uni BB41_7;

BB41_7:
shr.u64 %rd733, %rd21, 1;
add.s64 %rd734, %rd1449, %rd733;
add.s64 %rd1449, %rd734, 16;
add.s64 %rd735, %rd1455, %rd733;
add.s64 %rd1456, %rd735, 16;
setp.ne.s64	%p53, %rd1456, %rd16;
mov.u64 %rd1454, %rd1455;
@%p53 bra BB41_6;

BB41_8:
setp.eq.s64	%p55, %rd1454, %rd16;
mov.pred %p484, 0;
@%p55 bra BB41_10;

ld.u64 %rd737, [%rd1454];
shr.u64 %rd738, %rd737, 1;
add.s64 %rd739, %rd1454, %rd738;
add.s64 %rd1460, %rd739, 16;
setp.ne.s64	%p484, %rd1460, %rd16;

BB41_10:
@%p484 bra BB41_16;
bra.uni BB41_11;

BB41_16:
ld.u64 %rd32, [%rd1460];
and.b64 %rd754, %rd32, -32;
setp.eq.s64	%p59, %rd754, 18432;
cvt.u16.u64	%rs57, %rd32;
@%p59 bra BB41_19;

add.s64 %rd33, %rd1460, 16;
ld.u64 %rd755, [%rd1460+9232];
and.b64 %rd756, %rd755, 1;
add.s64 %rd757, %rd32, -18464;
and.b64 %rd758, %rd757, -2;
or.b64 %rd759, %rd756, %rd758;
st.u64 [%rd1460+9232], %rd759;
st.u64 [%rd1460+9240], %rd1460;
cvt.u16.u64	%rs30, %rd757;
or.b16 %rs31, %rs30, 1;
and.b64 %rd760, %rd32, 1;
or.b64 %rd761, %rd760, 18432;
st.u64 [%rd1460], %rd761;
st.u8 [%rd1460+9232], %rs31;
ld.u64 %rd762, [%rd1460+9232];
shr.u64 %rd34, %rd762, 1;
add.s64 %rd763, %rd34, %rd33;
add.s64 %rd764, %rd763, 9232;
ld.shared.u64 %rd765, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd764, %rd765;
cvt.u16.u64	%rs32, %rd32;
and.b16 %rs57, %rs32, 1;
@%p60 bra BB41_19;

add.s64 %rd766, %rd33, 9216;
st.u64 [%rd763+9240], %rd766;
ld.u8 %rs57, [%rd1460];

BB41_19:
and.b16 %rs33, %rs57, 254;
st.u8 [%rd1460], %rs33;
bra.uni BB41_20;

BB41_382:
sub.s64 %rd1086, %rd1502, %rd10;
setp.gt.s64	%p265, %rd1086, -1;
@%p265 bra BB41_764;

ld.global.u64 %rd1698, [%rd1509];
bar.sync 0;
@%p42 bra BB41_385;

st.global.u64 [%rd1493], %rd1698;

BB41_385:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB41_406;
bra.uni BB41_386;

BB41_386:
ld.shared.u64 %rd358, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
mov.u64 %rd1578, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1585, %rd1578;
setp.eq.s64	%p267, %rd358, %rd1585;
mov.u64 %rd1583, %rd358;
@%p267 bra BB41_390;

mov.u64 %rd1584, %rd1583;

BB41_388:
mov.u64 %rd1580, %rd1585;
mov.u64 %rd1583, %rd1584;
mov.u64 %rd1584, %rd1580;
ld.shared.u8 %rs42, [%rd1578];
and.b16 %rs43, %rs42, 1;
setp.eq.b16	%p268, %rs43, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd363, [%rd1578];
setp.lt.u64	%p270, %rd363, 18432;
or.pred %p271, %p269, %p270;
@!%p271 bra BB41_390;
bra.uni BB41_389;

BB41_389:
shr.u64 %rd1089, %rd363, 1;
add.s64 %rd1090, %rd1578, %rd1089;
add.s64 %rd1578, %rd1090, 16;
add.s64 %rd1091, %rd1584, %rd1089;
add.s64 %rd1585, %rd1091, 16;
setp.ne.s64	%p272, %rd1585, %rd358;
mov.u64 %rd1583, %rd1584;
@%p272 bra BB41_388;

BB41_390:
setp.eq.s64	%p274, %rd1583, %rd358;
mov.pred %p485, 0;
@%p274 bra BB41_392;

ld.u64 %rd1093, [%rd1583];
shr.u64 %rd1094, %rd1093, 1;
add.s64 %rd1095, %rd1583, %rd1094;
add.s64 %rd1589, %rd1095, 16;
setp.ne.s64	%p485, %rd1589, %rd358;

BB41_392:
@%p485 bra BB41_398;
bra.uni BB41_393;

BB41_398:
ld.u64 %rd374, [%rd1589];
and.b64 %rd1110, %rd374, -32;
setp.eq.s64	%p278, %rd1110, 18432;
cvt.u16.u64	%rs58, %rd374;
@%p278 bra BB41_401;

add.s64 %rd375, %rd1589, 16;
ld.u64 %rd1111, [%rd1589+9232];
and.b64 %rd1112, %rd1111, 1;
add.s64 %rd1113, %rd374, -18464;
and.b64 %rd1114, %rd1113, -2;
or.b64 %rd1115, %rd1112, %rd1114;
st.u64 [%rd1589+9232], %rd1115;
st.u64 [%rd1589+9240], %rd1589;
cvt.u16.u64	%rs45, %rd1113;
or.b16 %rs46, %rs45, 1;
and.b64 %rd1116, %rd374, 1;
or.b64 %rd1117, %rd1116, 18432;
st.u64 [%rd1589], %rd1117;
st.u8 [%rd1589+9232], %rs46;
ld.u64 %rd1118, [%rd1589+9232];
shr.u64 %rd376, %rd1118, 1;
add.s64 %rd1119, %rd376, %rd375;
add.s64 %rd1120, %rd1119, 9232;
ld.shared.u64 %rd1121, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd1120, %rd1121;
cvt.u16.u64	%rs47, %rd374;
and.b16 %rs58, %rs47, 1;
@%p279 bra BB41_401;

add.s64 %rd1122, %rd375, 9216;
st.u64 [%rd1119+9240], %rd1122;
ld.u8 %rs58, [%rd1589];

BB41_401:
and.b16 %rs48, %rs58, 254;
st.u8 [%rd1589], %rs48;
bra.uni BB41_402;

BB41_11:
mov.u64 %rd741, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd742, %rd741;
sub.s64 %rd743, %rd16, %rd742;
add.s64 %rd744, %rd743, 9232;
ld.shared.u64 %rd745, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd744, %rd745;
mov.u64 %rd1458, -1;
mov.u64 %rd1459, %rd16;
@%p56 bra BB41_13;

add.s64 %rd27, %rd16, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd27;
mov.u64 %rd1458, %rd27;
mov.u64 %rd1459, %rd27;

BB41_13:
mov.u64 %rd28, %rd1459;
setp.eq.s64	%p57, %rd1458, -1;
@%p57 bra BB41_15;

mov.u64 %rd746, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd747, %rd746;
sub.s64 %rd748, %rd16, %rd747;
add.s64 %rd749, %rd746, %rd748;
ld.shared.u64 %rd750, [%rd749];
and.b64 %rd751, %rd750, 1;
or.b64 %rd752, %rd751, 18432;
st.shared.u64 [%rd749], %rd752;
st.shared.u64 [%rd749+8], %rd1454;
mov.u16 %rs29, 0;
st.shared.u8 [%rd749], %rs29;

BB41_15:
mov.u64 %rd1460, %rd16;
setp.eq.s64	%p58, %rd16, %rd28;
mov.u64 %rd1461, 0;
@%p58 bra BB41_21;

BB41_20:
add.s64 %rd1461, %rd1460, 16;

BB41_21:
mov.u64 %rd1462, %rd1461;
setp.ne.s64	%p61, %rd1461, 0;
@%p61 bra BB41_23;

mov.u64 %rd768, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd768;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd1462, [retval0+0];


	}

BB41_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_198048_33_non_const_s_result], %rd1462;

BB41_24:
bar.sync 0;
ld.shared.u64 %rd41, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_198048_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd41; 
selp.u32 %r53, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r53, 0;
sub.s64 %rd42, %rd1502, %rd10;
@%p62 bra BB41_195;

setp.gt.s64	%p63, %rd42, -1;
@%p63 bra BB41_365;

mov.u64 %rd770, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd771, %rd770;
sub.s64 %rd772, %rd41, %rd771;
add.s64 %rd43, %rd770, %rd772;
mov.u64 %rd1463, %rd1502;
cvt.s64.s32	%rd46, %r1;
mul.wide.s32 %rd773, %r1, 8;
add.s64 %rd47, %rd43, %rd773;
mul.wide.s32 %rd48, %r1, -9;
mul.lo.s32 %r54, %r1, 9;
mul.wide.s32 %rd774, %r54, 8;
add.s64 %rd49, %rd43, %rd774;
add.s64 %rd50, %rd1, 8;
add.s32 %r55, %r1, 128;
cvt.s64.s32	%rd51, %r55;
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd52, %r56;
add.s32 %r57, %r1, 384;
cvt.s64.s32	%rd53, %r57;
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd54, %r58;
add.s32 %r59, %r1, 640;
cvt.s64.s32	%rd55, %r59;
add.s32 %r60, %r1, 768;
cvt.s64.s32	%rd56, %r60;
add.s32 %r61, %r1, 896;
cvt.s64.s32	%rd57, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd58, %r62;
add.s32 %r3, %r1, -2;

BB41_27:
mov.u64 %rd60, %rd1569;
mov.u64 %rd1504, %rd1509;
mov.u64 %rd62, %rd1504;
mov.u64 %rd1497, %rd1502;
mov.u64 %rd61, %rd1497;
mov.u64 %rd1490, %rd1493;
mov.u64 %rd63, %rd1490;
mov.u64 %rd59, %rd1463;
sub.s64 %rd775, %rd10, %rd59;
shr.u64 %rd776, %rd775, 3;
cvt.u32.u64	%r63, %rd776;
mov.u32 %r64, 1152;
min.s32 %r4, %r63, %r64;
setp.eq.s32	%p64, %r4, 1152;
@%p64 bra BB41_51;
bra.uni BB41_28;

BB41_51:
shl.b64 %rd799, %rd46, 3;
add.s64 %rd800, %rd62, %rd799;
ld.global.u64 %rd801, [%rd800];
ld.global.u64 %rd802, [%rd800+1024];
ld.global.u64 %rd803, [%rd800+2048];
ld.global.u64 %rd804, [%rd800+3072];
ld.global.u64 %rd805, [%rd800+4096];
ld.global.u64 %rd806, [%rd800+5120];
ld.global.u64 %rd807, [%rd800+6144];
ld.global.u64 %rd808, [%rd800+7168];
ld.global.u64 %rd809, [%rd800+8192];
st.shared.u64 [%rd47], %rd801;
st.shared.u64 [%rd47+1024], %rd802;
st.shared.u64 [%rd47+2048], %rd803;
st.shared.u64 [%rd47+3072], %rd804;
st.shared.u64 [%rd47+4096], %rd805;
st.shared.u64 [%rd47+5120], %rd806;
st.shared.u64 [%rd47+6144], %rd807;
st.shared.u64 [%rd47+7168], %rd808;
st.shared.u64 [%rd47+8192], %rd809;
mov.u64 %rd1466, 1152;
bra.uni BB41_52;

BB41_28:
cvt.s64.s32	%rd1466, %r4;
setp.lt.s32	%p65, %r4, 1;
@%p65 bra BB41_52;

shl.b64 %rd777, %rd1466, 3;
add.s64 %rd65, %rd61, %rd777;
mov.u64 %rd1465, %rd43;
mov.u64 %rd1464, %rd61;
mov.u64 %rd1501, %rd61;
mov.u64 %rd1508, %rd62;

BB41_30:
mov.u64 %rd71, %rd1508;
mov.u64 %rd70, %rd1501;
mov.u64 %rd68, %rd1464;
sub.s64 %rd72, %rd65, %rd68;
setp.gt.s64	%p66, %rd72, 9208;
shl.b64 %rd778, %rd46, 3;
add.s64 %rd73, %rd71, %rd778;
add.s64 %rd74, %rd1465, %rd778;
@%p66 bra BB41_49;
bra.uni BB41_31;

BB41_49:
ld.global.u64 %rd788, [%rd73];
ld.global.u64 %rd789, [%rd73+1024];
ld.global.u64 %rd790, [%rd73+2048];
ld.global.u64 %rd791, [%rd73+3072];
ld.global.u64 %rd792, [%rd73+4096];
ld.global.u64 %rd793, [%rd73+5120];
ld.global.u64 %rd794, [%rd73+6144];
ld.global.u64 %rd795, [%rd73+7168];
ld.global.u64 %rd796, [%rd73+8192];
st.shared.u64 [%rd74], %rd788;
st.shared.u64 [%rd74+1024], %rd789;
st.shared.u64 [%rd74+2048], %rd790;
st.shared.u64 [%rd74+3072], %rd791;
st.shared.u64 [%rd74+4096], %rd792;
st.shared.u64 [%rd74+5120], %rd793;
st.shared.u64 [%rd74+6144], %rd794;
st.shared.u64 [%rd74+7168], %rd795;
st.shared.u64 [%rd74+8192], %rd796;
bra.uni BB41_50;

BB41_31:
shr.s64 %rd75, %rd72, 3;
setp.ge.s64	%p67, %rd46, %rd75;
@%p67 bra BB41_33;

ld.global.u64 %rd779, [%rd73];
st.shared.u64 [%rd74], %rd779;

BB41_33:
setp.ge.s64	%p68, %rd51, %rd75;
@%p68 bra BB41_35;

ld.global.u64 %rd780, [%rd73+1024];
st.shared.u64 [%rd74+1024], %rd780;

BB41_35:
setp.ge.s64	%p69, %rd52, %rd75;
@%p69 bra BB41_37;

ld.global.u64 %rd781, [%rd73+2048];
st.shared.u64 [%rd74+2048], %rd781;

BB41_37:
setp.ge.s64	%p70, %rd53, %rd75;
@%p70 bra BB41_39;

ld.global.u64 %rd782, [%rd73+3072];
st.shared.u64 [%rd74+3072], %rd782;

BB41_39:
setp.ge.s64	%p71, %rd54, %rd75;
@%p71 bra BB41_41;

ld.global.u64 %rd783, [%rd73+4096];
st.shared.u64 [%rd74+4096], %rd783;

BB41_41:
setp.ge.s64	%p72, %rd55, %rd75;
@%p72 bra BB41_43;

ld.global.u64 %rd784, [%rd73+5120];
st.shared.u64 [%rd74+5120], %rd784;

BB41_43:
setp.ge.s64	%p73, %rd56, %rd75;
@%p73 bra BB41_45;

ld.global.u64 %rd785, [%rd73+6144];
st.shared.u64 [%rd74+6144], %rd785;

BB41_45:
setp.ge.s64	%p74, %rd57, %rd75;
@%p74 bra BB41_47;

ld.global.u64 %rd786, [%rd73+7168];
st.shared.u64 [%rd74+7168], %rd786;

BB41_47:
setp.ge.s64	%p75, %rd58, %rd75;
@%p75 bra BB41_50;

ld.global.u64 %rd787, [%rd73+8192];
st.shared.u64 [%rd74+8192], %rd787;

BB41_50:
add.s64 %rd76, %rd71, 9216;
add.s64 %rd1465, %rd1465, 9216;
add.s64 %rd1464, %rd70, 9216;
mov.u64 %rd78, %rd1464;
sub.s64 %rd797, %rd1464, %rd65;
setp.lt.s64	%p76, %rd797, 0;
mov.u64 %rd1501, %rd78;
mov.u64 %rd1508, %rd76;
@%p76 bra BB41_30;

BB41_52:
bar.sync 0;
shl.b64 %rd810, %rd1466, 3;
add.s64 %rd81, %rd41, %rd810;
and.b64 %rd811, %rd1466, 2305843009213693951;
cvt.u32.u64	%r5, %rd1466;
add.s64 %rd812, %rd811, %rd48;
cvt.u32.u64	%r65, %rd812;
mov.u32 %r66, 9;
min.s32 %r6, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r7, %r6, %r67;
setp.gt.u32	%p77, %r7, 8;
@%p77 bra BB41_71;
bra.uni BB41_53;

BB41_71:
ld.shared.u64 %rd822, [%rd49];
ld.shared.u64 %rd823, [%rd49+8];
ld.shared.u64 %rd824, [%rd49+16];
ld.shared.u64 %rd825, [%rd49+24];
ld.shared.u64 %rd826, [%rd49+32];
ld.shared.u64 %rd827, [%rd49+40];
ld.shared.u64 %rd828, [%rd49+48];
ld.shared.u64 %rd829, [%rd49+56];
ld.shared.u64 %rd830, [%rd49+64];
st.local.u64 [%rd1], %rd822;
st.local.u64 [%rd1+8], %rd823;
st.local.u64 [%rd1+16], %rd824;
st.local.u64 [%rd1+24], %rd825;
st.local.u64 [%rd1+32], %rd826;
st.local.u64 [%rd1+40], %rd827;
st.local.u64 [%rd1+48], %rd828;
st.local.u64 [%rd1+56], %rd829;
st.local.u64 [%rd1+64], %rd830;
bra.uni BB41_72;

BB41_53:
mov.u64 %rd82, %rd1;
setp.lt.s32	%p78, %r6, 1;
mov.u64 %rd1481, %rd82;
@%p78 bra BB41_55;

ld.shared.u64 %rd813, [%rd49];
st.local.u64 [%rd1], %rd813;
mov.u64 %rd1481, %rd50;

BB41_55:
mov.u64 %rd1467, %rd1481;
mov.u64 %rd1480, %rd1467;
setp.lt.s32	%p79, %r7, 2;
@%p79 bra BB41_57;

ld.shared.u64 %rd814, [%rd49+8];
st.local.u64 [%rd1480], %rd814;
add.s64 %rd1480, %rd1480, 8;

BB41_57:
mov.u64 %rd1479, %rd1480;
setp.lt.s32	%p80, %r7, 3;
@%p80 bra BB41_59;

ld.shared.u64 %rd815, [%rd49+16];
st.local.u64 [%rd1479], %rd815;
add.s64 %rd1479, %rd1479, 8;

BB41_59:
mov.u64 %rd1478, %rd1479;
setp.lt.s32	%p81, %r7, 4;
@%p81 bra BB41_61;

ld.shared.u64 %rd816, [%rd49+24];
st.local.u64 [%rd1478], %rd816;
add.s64 %rd1478, %rd1478, 8;

BB41_61:
mov.u64 %rd1477, %rd1478;
setp.lt.s32	%p82, %r7, 5;
@%p82 bra BB41_63;

ld.shared.u64 %rd817, [%rd49+32];
st.local.u64 [%rd1477], %rd817;
add.s64 %rd1477, %rd1477, 8;

BB41_63:
mov.u64 %rd1476, %rd1477;
setp.lt.s32	%p83, %r7, 6;
@%p83 bra BB41_65;

ld.shared.u64 %rd818, [%rd49+40];
st.local.u64 [%rd1476], %rd818;
add.s64 %rd1476, %rd1476, 8;

BB41_65:
mov.u64 %rd1475, %rd1476;
setp.lt.s32	%p84, %r7, 7;
@%p84 bra BB41_67;

ld.shared.u64 %rd819, [%rd49+48];
st.local.u64 [%rd1475], %rd819;
add.s64 %rd1475, %rd1475, 8;

BB41_67:
mov.u64 %rd1474, %rd1475;
setp.lt.s32	%p85, %r7, 8;
@%p85 bra BB41_69;

ld.shared.u64 %rd820, [%rd49+56];
st.local.u64 [%rd1474], %rd820;
add.s64 %rd1474, %rd1474, 8;

BB41_69:
setp.lt.s32	%p86, %r7, 9;
@%p86 bra BB41_72;

ld.shared.u64 %rd821, [%rd49+64];
st.local.u64 [%rd1474], %rd821;

BB41_72:
setp.eq.s32	%p87, %r7, 0;
@%p87 bra BB41_89;

ld.local.u64 %rd1484, [%rd1];
mul.wide.u32 %rd832, %r7, 8;
add.s64 %rd833, %rd832, 34359738360;
shr.u64 %rd834, %rd833, 3;
cvt.u32.u64	%r8, %rd834;
setp.lt.s32	%p88, %r8, 1;
@%p88 bra BB41_75;

ld.local.u64 %rd835, [%rd1+8];
add.s64 %rd1484, %rd835, %rd1484;

BB41_75:
setp.lt.s32	%p89, %r8, 2;
@%p89 bra BB41_77;

ld.local.u64 %rd836, [%rd1+16];
add.s64 %rd1484, %rd836, %rd1484;

BB41_77:
setp.lt.s32	%p90, %r8, 3;
@%p90 bra BB41_79;

ld.local.u64 %rd837, [%rd1+24];
add.s64 %rd1484, %rd837, %rd1484;

BB41_79:
setp.lt.s32	%p91, %r8, 4;
@%p91 bra BB41_81;

ld.local.u64 %rd838, [%rd1+32];
add.s64 %rd1484, %rd838, %rd1484;

BB41_81:
setp.lt.s32	%p92, %r8, 5;
@%p92 bra BB41_83;

ld.local.u64 %rd839, [%rd1+40];
add.s64 %rd1484, %rd839, %rd1484;

BB41_83:
setp.lt.s32	%p93, %r8, 6;
@%p93 bra BB41_85;

ld.local.u64 %rd840, [%rd1+48];
add.s64 %rd1484, %rd840, %rd1484;

BB41_85:
setp.lt.s32	%p94, %r8, 7;
@%p94 bra BB41_87;

ld.local.u64 %rd841, [%rd1+56];
add.s64 %rd1484, %rd841, %rd1484;

BB41_87:
setp.lt.s32	%p95, %r8, 8;
@%p95 bra BB41_89;

ld.local.u64 %rd842, [%rd1+64];
add.s64 %rd1484, %rd842, %rd1484;

BB41_89:
bar.sync 0;
@%p87 bra BB41_91;

st.shared.u64 [%rd47], %rd1484;

BB41_91:
bar.sync 0;
setp.gt.s32	%p97, %r5, 1151;
mov.u32 %r163, 128;
@%p97 bra BB41_93;

add.s32 %r69, %r5, 8;
mul.hi.s32 %r70, %r69, 954437177;
shr.u32 %r71, %r70, 31;
shr.s32 %r72, %r70, 1;
add.s32 %r163, %r72, %r71;

BB41_93:
setp.eq.s32	%p98, %r163, 128;
@%p98 bra BB41_131;
bra.uni BB41_94;

BB41_131:
@%p42 bra BB41_133;

ld.shared.u64 %rd854, [%rd43];
add.s64 %rd855, %rd854, %rd60;
st.shared.u64 [%rd43], %rd855;

BB41_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.u64 %rd1483, [%rd47];
bar.sync 0;
@%p10 bra BB41_135;

ld.shared.u64 %rd856, [%rd47+-8];
add.s64 %rd1483, %rd856, %rd1483;

BB41_135:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB41_137;

ld.shared.u64 %rd857, [%rd47+-16];
add.s64 %rd1483, %rd857, %rd1483;

BB41_137:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB41_139;

ld.shared.u64 %rd858, [%rd47+-32];
add.s64 %rd1483, %rd858, %rd1483;

BB41_139:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB41_141;

ld.shared.u64 %rd859, [%rd47+-64];
add.s64 %rd1483, %rd859, %rd1483;

BB41_141:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB41_143;

ld.shared.u64 %rd860, [%rd47+-128];
add.s64 %rd1483, %rd860, %rd1483;

BB41_143:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB41_145;

ld.shared.u64 %rd861, [%rd47+-256];
add.s64 %rd1483, %rd861, %rd1483;

BB41_145:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB41_147;

ld.shared.u64 %rd862, [%rd47+-512];
add.s64 %rd1483, %rd862, %rd1483;

BB41_147:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
ld.shared.u64 %rd1570, [%rd43+1016];
setp.eq.s32	%p134, %r1, 0;
mov.u64 %rd1560, %rd60;
@%p134 bra BB41_149;

ld.shared.u64 %rd1560, [%rd47+-8];

BB41_149:
bar.sync 0;
st.shared.u64 [%rd47], %rd1560;
bar.sync 0;
bra.uni BB41_150;

BB41_94:
@%p42 bra BB41_96;

ld.shared.u64 %rd843, [%rd43];
add.s64 %rd844, %rd843, %rd60;
st.shared.u64 [%rd43], %rd844;

BB41_96:
setp.ge.s32	%p100, %r1, %r163;
mov.u64 %rd1568, %rd60;
@%p100 bra BB41_98;

ld.shared.u64 %rd116, [%rd47];
mov.u64 %rd1568, %rd116;

BB41_98:
mov.u64 %rd1533, %rd1568;
mov.u64 %rd1567, %rd1533;
bar.sync 0;
setp.le.s32	%p101, %r1, %r163;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB41_100;
bra.uni BB41_99;

BB41_99:
ld.shared.u64 %rd845, [%rd47+-8];
add.s64 %rd1567, %rd845, %rd1567;

BB41_100:
mov.u64 %rd1566, %rd1567;
bar.sync 0;
@%p100 bra BB41_102;

st.shared.u64 [%rd47], %rd1566;

BB41_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r3, %r163;
and.pred %p106, %p105, %p3;
@!%p106 bra BB41_104;
bra.uni BB41_103;

BB41_103:
ld.shared.u64 %rd846, [%rd47+-16];
add.s64 %rd1566, %rd846, %rd1566;

BB41_104:
mov.u64 %rd1565, %rd1566;
bar.sync 0;
@%p100 bra BB41_106;

st.shared.u64 [%rd47], %rd1565;

BB41_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r73, %r3, -2;
setp.lt.s32	%p108, %r73, %r163;
and.pred %p109, %p108, %p4;
@!%p109 bra BB41_108;
bra.uni BB41_107;

BB41_107:
ld.shared.u64 %rd847, [%rd47+-32];
add.s64 %rd1565, %rd847, %rd1565;

BB41_108:
mov.u64 %rd1564, %rd1565;
bar.sync 0;
@%p100 bra BB41_110;

st.shared.u64 [%rd47], %rd1564;

BB41_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r74, %r3, -6;
setp.lt.s32	%p111, %r74, %r163;
and.pred %p112, %p111, %p5;
@!%p112 bra BB41_112;
bra.uni BB41_111;

BB41_111:
ld.shared.u64 %rd848, [%rd47+-64];
add.s64 %rd1564, %rd848, %rd1564;

BB41_112:
mov.u64 %rd1563, %rd1564;
bar.sync 0;
@%p100 bra BB41_114;

st.shared.u64 [%rd47], %rd1563;

BB41_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r75, %r3, -14;
setp.lt.s32	%p114, %r75, %r163;
and.pred %p115, %p114, %p6;
@!%p115 bra BB41_116;
bra.uni BB41_115;

BB41_115:
ld.shared.u64 %rd849, [%rd47+-128];
add.s64 %rd1563, %rd849, %rd1563;

BB41_116:
mov.u64 %rd1562, %rd1563;
bar.sync 0;
@%p100 bra BB41_118;

st.shared.u64 [%rd47], %rd1562;

BB41_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r76, %r3, -30;
setp.lt.s32	%p117, %r76, %r163;
and.pred %p118, %p117, %p7;
@!%p118 bra BB41_120;
bra.uni BB41_119;

BB41_119:
ld.shared.u64 %rd850, [%rd47+-256];
add.s64 %rd1562, %rd850, %rd1562;

BB41_120:
mov.u64 %rd1561, %rd1562;
bar.sync 0;
@%p100 bra BB41_122;

st.shared.u64 [%rd47], %rd1561;

BB41_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r77, %r3, -62;
setp.lt.s32	%p120, %r77, %r163;
and.pred %p121, %p120, %p8;
@!%p121 bra BB41_124;
bra.uni BB41_123;

BB41_123:
ld.shared.u64 %rd851, [%rd47+-512];
add.s64 %rd1561, %rd851, %rd1561;

BB41_124:
bar.sync 0;
@%p100 bra BB41_126;

st.shared.u64 [%rd47], %rd1561;

BB41_126:
setp.lt.s32	%p9, %r1, %r163;
bar.sync 0;
add.s32 %r78, %r163, -1;
mul.wide.s32 %rd852, %r78, 8;
add.s64 %rd853, %rd43, %rd852;
ld.shared.u64 %rd1570, [%rd853];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.b64	%rd1482, %rd60, %rd1561, %p9;
@%p125 bra BB41_128;

ld.shared.u64 %rd1482, [%rd47+-8];

BB41_128:
bar.sync 0;
@%p100 bra BB41_130;

st.shared.u64 [%rd47], %rd1482;

BB41_130:
bar.sync 0;

BB41_150:
mov.u64 %rd1569, %rd1570;
@%p87 bra BB41_152;

ld.shared.u64 %rd1484, [%rd47];

BB41_152:
bar.sync 0;
mul.wide.s32 %rd863, %r7, 8;
add.s64 %rd157, %rd1, %rd863;
setp.ge.u64	%p136, %rd1, %rd157;
@%p136 bra BB41_154;

ld.local.u64 %rd864, [%rd1];
add.s64 %rd1484, %rd864, %rd1484;
st.shared.u64 [%rd49], %rd1484;

BB41_154:
setp.ge.u64	%p137, %rd50, %rd157;
@%p137 bra BB41_156;

ld.local.u64 %rd865, [%rd1+8];
add.s64 %rd1484, %rd865, %rd1484;
st.shared.u64 [%rd49+8], %rd1484;

BB41_156:
add.s64 %rd866, %rd50, 8;
setp.ge.u64	%p138, %rd866, %rd157;
@%p138 bra BB41_158;

ld.local.u64 %rd867, [%rd1+16];
add.s64 %rd1484, %rd867, %rd1484;
st.shared.u64 [%rd49+16], %rd1484;

BB41_158:
add.s64 %rd868, %rd50, 16;
setp.ge.u64	%p139, %rd868, %rd157;
@%p139 bra BB41_160;

ld.local.u64 %rd869, [%rd1+24];
add.s64 %rd1484, %rd869, %rd1484;
st.shared.u64 [%rd49+24], %rd1484;

BB41_160:
add.s64 %rd870, %rd50, 24;
setp.ge.u64	%p140, %rd870, %rd157;
@%p140 bra BB41_162;

ld.local.u64 %rd871, [%rd1+32];
add.s64 %rd1484, %rd871, %rd1484;
st.shared.u64 [%rd49+32], %rd1484;

BB41_162:
add.s64 %rd872, %rd50, 32;
setp.ge.u64	%p141, %rd872, %rd157;
@%p141 bra BB41_164;

ld.local.u64 %rd873, [%rd1+40];
add.s64 %rd1484, %rd873, %rd1484;
st.shared.u64 [%rd49+40], %rd1484;

BB41_164:
add.s64 %rd874, %rd50, 40;
setp.ge.u64	%p142, %rd874, %rd157;
@%p142 bra BB41_166;

ld.local.u64 %rd875, [%rd1+48];
add.s64 %rd1484, %rd875, %rd1484;
st.shared.u64 [%rd49+48], %rd1484;

BB41_166:
add.s64 %rd876, %rd50, 48;
setp.ge.u64	%p143, %rd876, %rd157;
@%p143 bra BB41_168;

ld.local.u64 %rd877, [%rd1+56];
add.s64 %rd1484, %rd877, %rd1484;
st.shared.u64 [%rd49+56], %rd1484;

BB41_168:
add.s64 %rd878, %rd50, 56;
setp.ge.u64	%p144, %rd878, %rd157;
@%p144 bra BB41_170;

ld.local.u64 %rd879, [%rd1+64];
add.s64 %rd880, %rd879, %rd1484;
st.shared.u64 [%rd49+64], %rd880;

BB41_170:
bar.sync 0;
@%p64 bra BB41_193;
bra.uni BB41_171;

BB41_193:
shl.b64 %rd901, %rd46, 3;
add.s64 %rd902, %rd63, %rd901;
ld.shared.u64 %rd903, [%rd47];
ld.shared.u64 %rd904, [%rd47+1024];
ld.shared.u64 %rd905, [%rd47+2048];
ld.shared.u64 %rd906, [%rd47+3072];
ld.shared.u64 %rd907, [%rd47+4096];
ld.shared.u64 %rd908, [%rd47+5120];
ld.shared.u64 %rd909, [%rd47+6144];
ld.shared.u64 %rd910, [%rd47+7168];
ld.shared.u64 %rd911, [%rd47+8192];
st.global.u64 [%rd902], %rd903;
st.global.u64 [%rd902+1024], %rd904;
st.global.u64 [%rd902+2048], %rd905;
st.global.u64 [%rd902+3072], %rd906;
st.global.u64 [%rd902+4096], %rd907;
st.global.u64 [%rd902+5120], %rd908;
st.global.u64 [%rd902+6144], %rd909;
st.global.u64 [%rd902+7168], %rd910;
st.global.u64 [%rd902+8192], %rd911;
bra.uni BB41_194;

BB41_171:
add.s64 %rd174, %rd43, %rd810;
mov.u64 %rd1486, %rd41;
mov.u64 %rd1485, %rd43;
setp.ge.u64	%p145, %rd43, %rd174;
mov.u64 %rd1492, %rd63;
@%p145 bra BB41_194;

BB41_172:
mov.u64 %rd179, %rd1492;
sub.s64 %rd180, %rd81, %rd1486;
setp.gt.s64	%p146, %rd180, 9208;
shl.b64 %rd882, %rd46, 3;
add.s64 %rd181, %rd1485, %rd882;
add.s64 %rd182, %rd179, %rd882;
@%p146 bra BB41_191;
bra.uni BB41_173;

BB41_191:
ld.shared.u64 %rd892, [%rd181];
ld.shared.u64 %rd893, [%rd181+1024];
ld.shared.u64 %rd894, [%rd181+2048];
ld.shared.u64 %rd895, [%rd181+3072];
ld.shared.u64 %rd896, [%rd181+4096];
ld.shared.u64 %rd897, [%rd181+5120];
ld.shared.u64 %rd898, [%rd181+6144];
ld.shared.u64 %rd899, [%rd181+7168];
ld.shared.u64 %rd900, [%rd181+8192];
st.global.u64 [%rd182], %rd892;
st.global.u64 [%rd182+1024], %rd893;
st.global.u64 [%rd182+2048], %rd894;
st.global.u64 [%rd182+3072], %rd895;
st.global.u64 [%rd182+4096], %rd896;
st.global.u64 [%rd182+5120], %rd897;
st.global.u64 [%rd182+6144], %rd898;
st.global.u64 [%rd182+7168], %rd899;
st.global.u64 [%rd182+8192], %rd900;
bra.uni BB41_192;

BB41_173:
shr.s64 %rd183, %rd180, 3;
setp.ge.s64	%p147, %rd46, %rd183;
@%p147 bra BB41_175;

ld.shared.u64 %rd883, [%rd181];
st.global.u64 [%rd182], %rd883;

BB41_175:
setp.ge.s64	%p148, %rd51, %rd183;
@%p148 bra BB41_177;

ld.shared.u64 %rd884, [%rd181+1024];
st.global.u64 [%rd182+1024], %rd884;

BB41_177:
setp.ge.s64	%p149, %rd52, %rd183;
@%p149 bra BB41_179;

ld.shared.u64 %rd885, [%rd181+2048];
st.global.u64 [%rd182+2048], %rd885;

BB41_179:
setp.ge.s64	%p150, %rd53, %rd183;
@%p150 bra BB41_181;

ld.shared.u64 %rd886, [%rd181+3072];
st.global.u64 [%rd182+3072], %rd886;

BB41_181:
setp.ge.s64	%p151, %rd54, %rd183;
@%p151 bra BB41_183;

ld.shared.u64 %rd887, [%rd181+4096];
st.global.u64 [%rd182+4096], %rd887;

BB41_183:
setp.ge.s64	%p152, %rd55, %rd183;
@%p152 bra BB41_185;

ld.shared.u64 %rd888, [%rd181+5120];
st.global.u64 [%rd182+5120], %rd888;

BB41_185:
setp.ge.s64	%p153, %rd56, %rd183;
@%p153 bra BB41_187;

ld.shared.u64 %rd889, [%rd181+6144];
st.global.u64 [%rd182+6144], %rd889;

BB41_187:
setp.ge.s64	%p154, %rd57, %rd183;
@%p154 bra BB41_189;

ld.shared.u64 %rd890, [%rd181+7168];
st.global.u64 [%rd182+7168], %rd890;

BB41_189:
setp.ge.s64	%p155, %rd58, %rd183;
@%p155 bra BB41_192;

ld.shared.u64 %rd891, [%rd181+8192];
st.global.u64 [%rd182+8192], %rd891;

BB41_192:
add.s64 %rd1485, %rd1485, 9216;
add.s64 %rd1486, %rd1486, 9216;
add.s64 %rd186, %rd179, 9216;
setp.lt.u64	%p156, %rd1485, %rd174;
mov.u64 %rd1492, %rd186;
@%p156 bra BB41_172;

BB41_194:
bar.sync 0;
add.s64 %rd1509, %rd62, 9216;
add.s64 %rd1493, %rd63, 9216;
add.s64 %rd1463, %rd61, 9216;
mov.u64 %rd1502, %rd1463;
sub.s64 %rd912, %rd1463, %rd10;
setp.lt.s64	%p157, %rd912, 0;
@%p157 bra BB41_27;
bra.uni BB41_365;

BB41_195:
setp.gt.s64	%p158, %rd42, -1;
@%p158 bra BB41_365;

mov.u32 %r161, %ctaid.x;
mov.u64 %rd1488, %rd1502;
cvt.s64.s32	%rd193, %r1;
mul.wide.s32 %rd206, %r1, 8;
add.s64 %rd194, %rd41, %rd206;
mul.wide.s32 %rd195, %r1, -9;
mul.lo.s32 %r79, %r1, 9;
mul.wide.s32 %rd914, %r79, 8;
add.s64 %rd196, %rd41, %rd914;
add.s64 %rd197, %rd1, 8;
add.s32 %r80, %r1, 128;
cvt.s64.s32	%rd198, %r80;
add.s32 %r81, %r1, 256;
cvt.s64.s32	%rd199, %r81;
add.s32 %r82, %r1, 384;
cvt.s64.s32	%rd200, %r82;
add.s32 %r83, %r1, 512;
cvt.s64.s32	%rd201, %r83;
add.s32 %r84, %r1, 640;
cvt.s64.s32	%rd202, %r84;
add.s32 %r85, %r1, 768;
cvt.s64.s32	%rd203, %r85;
add.s32 %r86, %r1, 896;
cvt.s64.s32	%rd204, %r86;
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd205, %r87;
add.s32 %r11, %r1, -2;
add.s32 %r89, %r42, %r161;
cvt.s64.s32	%rd915, %r89;
mul.lo.s64 %rd916, %rd706, %rd915;
add.s64 %rd917, %rd8, %rd916;
mul.lo.s64 %rd918, %rd707, %rd917;
add.s64 %rd207, %rd918, %rd193;
mov.u64 %rd1487, 0;
mov.u64 %rd1491, %rd1493;
mov.u64 %rd1500, %rd1502;
mov.u64 %rd1507, %rd1509;
mov.u64 %rd1558, %rd1569;

BB41_197:
mov.u64 %rd210, %rd1558;
mov.u64 %rd1505, %rd1507;
mov.u64 %rd212, %rd1505;
mov.u64 %rd1498, %rd1500;
mov.u64 %rd211, %rd1498;
mov.u64 %rd209, %rd1488;
sub.s64 %rd919, %rd10, %rd209;
shr.u64 %rd920, %rd919, 3;
cvt.u32.u64	%r90, %rd920;
mov.u32 %r91, 1152;
min.s32 %r12, %r90, %r91;
setp.eq.s32	%p159, %r12, 1152;
@%p159 bra BB41_221;
bra.uni BB41_198;

BB41_221:
shl.b64 %rd943, %rd193, 3;
add.s64 %rd944, %rd212, %rd943;
ld.global.u64 %rd945, [%rd944];
st.u64 [%rd194], %rd945;
ld.global.u64 %rd946, [%rd944+1024];
st.u64 [%rd194+1024], %rd946;
ld.global.u64 %rd947, [%rd944+2048];
st.u64 [%rd194+2048], %rd947;
ld.global.u64 %rd948, [%rd944+3072];
st.u64 [%rd194+3072], %rd948;
ld.global.u64 %rd949, [%rd944+4096];
st.u64 [%rd194+4096], %rd949;
ld.global.u64 %rd950, [%rd944+5120];
st.u64 [%rd194+5120], %rd950;
ld.global.u64 %rd951, [%rd944+6144];
st.u64 [%rd194+6144], %rd951;
ld.global.u64 %rd952, [%rd944+7168];
st.u64 [%rd194+7168], %rd952;
ld.global.u64 %rd953, [%rd944+8192];
st.u64 [%rd194+8192], %rd953;
mov.u64 %rd1510, 1152;
bra.uni BB41_222;

BB41_198:
cvt.s64.s32	%rd1510, %r12;
setp.lt.s32	%p160, %r12, 1;
@%p160 bra BB41_222;

shl.b64 %rd921, %rd1510, 3;
add.s64 %rd215, %rd211, %rd921;
mov.u64 %rd1495, %rd41;
mov.u64 %rd1494, %rd211;
mov.u64 %rd1499, %rd211;
mov.u64 %rd1506, %rd212;

BB41_200:
mov.u64 %rd221, %rd1506;
mov.u64 %rd220, %rd1499;
mov.u64 %rd218, %rd1494;
sub.s64 %rd222, %rd215, %rd218;
setp.gt.s64	%p161, %rd222, 9208;
shl.b64 %rd922, %rd193, 3;
add.s64 %rd223, %rd221, %rd922;
add.s64 %rd224, %rd1495, %rd922;
@%p161 bra BB41_219;
bra.uni BB41_201;

BB41_219:
ld.global.u64 %rd932, [%rd223];
st.u64 [%rd224], %rd932;
ld.global.u64 %rd933, [%rd223+1024];
st.u64 [%rd224+1024], %rd933;
ld.global.u64 %rd934, [%rd223+2048];
st.u64 [%rd224+2048], %rd934;
ld.global.u64 %rd935, [%rd223+3072];
st.u64 [%rd224+3072], %rd935;
ld.global.u64 %rd936, [%rd223+4096];
st.u64 [%rd224+4096], %rd936;
ld.global.u64 %rd937, [%rd223+5120];
st.u64 [%rd224+5120], %rd937;
ld.global.u64 %rd938, [%rd223+6144];
st.u64 [%rd224+6144], %rd938;
ld.global.u64 %rd939, [%rd223+7168];
st.u64 [%rd224+7168], %rd939;
ld.global.u64 %rd940, [%rd223+8192];
st.u64 [%rd224+8192], %rd940;
bra.uni BB41_220;

BB41_201:
shr.s64 %rd225, %rd222, 3;
setp.ge.s64	%p162, %rd193, %rd225;
@%p162 bra BB41_203;

ld.global.u64 %rd923, [%rd223];
st.u64 [%rd224], %rd923;

BB41_203:
setp.ge.s64	%p163, %rd198, %rd225;
@%p163 bra BB41_205;

ld.global.u64 %rd924, [%rd223+1024];
st.u64 [%rd224+1024], %rd924;

BB41_205:
setp.ge.s64	%p164, %rd199, %rd225;
@%p164 bra BB41_207;

ld.global.u64 %rd925, [%rd223+2048];
st.u64 [%rd224+2048], %rd925;

BB41_207:
setp.ge.s64	%p165, %rd200, %rd225;
@%p165 bra BB41_209;

ld.global.u64 %rd926, [%rd223+3072];
st.u64 [%rd224+3072], %rd926;

BB41_209:
setp.ge.s64	%p166, %rd201, %rd225;
@%p166 bra BB41_211;

ld.global.u64 %rd927, [%rd223+4096];
st.u64 [%rd224+4096], %rd927;

BB41_211:
setp.ge.s64	%p167, %rd202, %rd225;
@%p167 bra BB41_213;

ld.global.u64 %rd928, [%rd223+5120];
st.u64 [%rd224+5120], %rd928;

BB41_213:
setp.ge.s64	%p168, %rd203, %rd225;
@%p168 bra BB41_215;

ld.global.u64 %rd929, [%rd223+6144];
st.u64 [%rd224+6144], %rd929;

BB41_215:
setp.ge.s64	%p169, %rd204, %rd225;
@%p169 bra BB41_217;

ld.global.u64 %rd930, [%rd223+7168];
st.u64 [%rd224+7168], %rd930;

BB41_217:
setp.ge.s64	%p170, %rd205, %rd225;
@%p170 bra BB41_220;

ld.global.u64 %rd931, [%rd223+8192];
st.u64 [%rd224+8192], %rd931;

BB41_220:
add.s64 %rd226, %rd221, 9216;
add.s64 %rd1495, %rd1495, 9216;
add.s64 %rd1494, %rd220, 9216;
mov.u64 %rd228, %rd1494;
sub.s64 %rd941, %rd1494, %rd215;
setp.lt.s64	%p171, %rd941, 0;
mov.u64 %rd1499, %rd228;
mov.u64 %rd1506, %rd226;
@%p171 bra BB41_200;

BB41_222:
bar.sync 0;
shl.b64 %rd954, %rd1510, 3;
add.s64 %rd231, %rd41, %rd954;
and.b64 %rd955, %rd1510, 2305843009213693951;
cvt.u32.u64	%r13, %rd1510;
add.s64 %rd956, %rd955, %rd195;
cvt.u32.u64	%r92, %rd956;
mov.u32 %r93, 9;
min.s32 %r14, %r92, %r93;
mov.u32 %r94, 0;
max.s32 %r15, %r14, %r94;
setp.gt.u32	%p172, %r15, 8;
@%p172 bra BB41_241;
bra.uni BB41_223;

BB41_241:
ld.u64 %rd966, [%rd196];
st.local.u64 [%rd1], %rd966;
ld.u64 %rd967, [%rd196+8];
st.local.u64 [%rd1+8], %rd967;
ld.u64 %rd968, [%rd196+16];
st.local.u64 [%rd1+16], %rd968;
ld.u64 %rd969, [%rd196+24];
st.local.u64 [%rd1+24], %rd969;
ld.u64 %rd970, [%rd196+32];
st.local.u64 [%rd1+32], %rd970;
ld.u64 %rd971, [%rd196+40];
st.local.u64 [%rd1+40], %rd971;
ld.u64 %rd972, [%rd196+48];
st.local.u64 [%rd1+48], %rd972;
ld.u64 %rd973, [%rd196+56];
st.local.u64 [%rd1+56], %rd973;
ld.u64 %rd974, [%rd196+64];
st.local.u64 [%rd1+64], %rd974;
bra.uni BB41_242;

BB41_223:
mov.u64 %rd232, %rd1;
setp.lt.s32	%p173, %r14, 1;
mov.u64 %rd1525, %rd232;
@%p173 bra BB41_225;

ld.u64 %rd957, [%rd196];
st.local.u64 [%rd1], %rd957;
mov.u64 %rd1525, %rd197;

BB41_225:
mov.u64 %rd1511, %rd1525;
mov.u64 %rd1524, %rd1511;
setp.lt.s32	%p174, %r15, 2;
@%p174 bra BB41_227;

ld.u64 %rd958, [%rd196+8];
st.local.u64 [%rd1524], %rd958;
add.s64 %rd1524, %rd1524, 8;

BB41_227:
mov.u64 %rd1523, %rd1524;
setp.lt.s32	%p175, %r15, 3;
@%p175 bra BB41_229;

ld.u64 %rd959, [%rd196+16];
st.local.u64 [%rd1523], %rd959;
add.s64 %rd1523, %rd1523, 8;

BB41_229:
mov.u64 %rd1522, %rd1523;
setp.lt.s32	%p176, %r15, 4;
@%p176 bra BB41_231;

ld.u64 %rd960, [%rd196+24];
st.local.u64 [%rd1522], %rd960;
add.s64 %rd1522, %rd1522, 8;

BB41_231:
mov.u64 %rd1521, %rd1522;
setp.lt.s32	%p177, %r15, 5;
@%p177 bra BB41_233;

ld.u64 %rd961, [%rd196+32];
st.local.u64 [%rd1521], %rd961;
add.s64 %rd1521, %rd1521, 8;

BB41_233:
mov.u64 %rd1520, %rd1521;
setp.lt.s32	%p178, %r15, 6;
@%p178 bra BB41_235;

ld.u64 %rd962, [%rd196+40];
st.local.u64 [%rd1520], %rd962;
add.s64 %rd1520, %rd1520, 8;

BB41_235:
mov.u64 %rd1519, %rd1520;
setp.lt.s32	%p179, %r15, 7;
@%p179 bra BB41_237;

ld.u64 %rd963, [%rd196+48];
st.local.u64 [%rd1519], %rd963;
add.s64 %rd1519, %rd1519, 8;

BB41_237:
mov.u64 %rd1518, %rd1519;
setp.lt.s32	%p180, %r15, 8;
@%p180 bra BB41_239;

ld.u64 %rd964, [%rd196+56];
st.local.u64 [%rd1518], %rd964;
add.s64 %rd1518, %rd1518, 8;

BB41_239:
setp.lt.s32	%p181, %r15, 9;
@%p181 bra BB41_242;

ld.u64 %rd965, [%rd196+64];
st.local.u64 [%rd1518], %rd965;

BB41_242:
setp.eq.s32	%p182, %r15, 0;
@%p182 bra BB41_259;

ld.local.u64 %rd1571, [%rd1];
mul.wide.u32 %rd976, %r15, 8;
add.s64 %rd977, %rd976, 34359738360;
shr.u64 %rd978, %rd977, 3;
cvt.u32.u64	%r16, %rd978;
setp.lt.s32	%p183, %r16, 1;
@%p183 bra BB41_245;

ld.local.u64 %rd979, [%rd1+8];
add.s64 %rd1571, %rd979, %rd1571;

BB41_245:
setp.lt.s32	%p184, %r16, 2;
@%p184 bra BB41_247;

ld.local.u64 %rd980, [%rd1+16];
add.s64 %rd1571, %rd980, %rd1571;

BB41_247:
setp.lt.s32	%p185, %r16, 3;
@%p185 bra BB41_249;

ld.local.u64 %rd981, [%rd1+24];
add.s64 %rd1571, %rd981, %rd1571;

BB41_249:
setp.lt.s32	%p186, %r16, 4;
@%p186 bra BB41_251;

ld.local.u64 %rd982, [%rd1+32];
add.s64 %rd1571, %rd982, %rd1571;

BB41_251:
setp.lt.s32	%p187, %r16, 5;
@%p187 bra BB41_253;

ld.local.u64 %rd983, [%rd1+40];
add.s64 %rd1571, %rd983, %rd1571;

BB41_253:
setp.lt.s32	%p188, %r16, 6;
@%p188 bra BB41_255;

ld.local.u64 %rd984, [%rd1+48];
add.s64 %rd1571, %rd984, %rd1571;

BB41_255:
setp.lt.s32	%p189, %r16, 7;
@%p189 bra BB41_257;

ld.local.u64 %rd985, [%rd1+56];
add.s64 %rd1571, %rd985, %rd1571;

BB41_257:
setp.lt.s32	%p190, %r16, 8;
@%p190 bra BB41_259;

ld.local.u64 %rd986, [%rd1+64];
add.s64 %rd1571, %rd986, %rd1571;

BB41_259:
bar.sync 0;
@%p182 bra BB41_261;

st.u64 [%rd194], %rd1571;

BB41_261:
bar.sync 0;
setp.gt.s32	%p192, %r13, 1151;
mov.u32 %r164, 128;
@%p192 bra BB41_263;

add.s32 %r96, %r13, 8;
mul.hi.s32 %r97, %r96, 954437177;
shr.u32 %r98, %r97, 31;
shr.s32 %r99, %r97, 1;
add.s32 %r164, %r99, %r98;

BB41_263:
setp.eq.s32	%p193, %r164, 128;
@%p193 bra BB41_301;
bra.uni BB41_264;

BB41_301:
@%p42 bra BB41_303;

ld.u64 %rd998, [%rd41];
add.s64 %rd999, %rd998, %rd210;
st.u64 [%rd41], %rd999;

BB41_303:
setp.lt.s32	%p19, %r1, 1;
ld.u64 %rd1527, [%rd194];
bar.sync 0;
@%p19 bra BB41_305;

ld.u64 %rd1000, [%rd194+-8];
add.s64 %rd1527, %rd1000, %rd1527;

BB41_305:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB41_307;

ld.u64 %rd1001, [%rd194+-16];
add.s64 %rd1527, %rd1001, %rd1527;

BB41_307:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB41_309;

ld.u64 %rd1002, [%rd194+-32];
add.s64 %rd1527, %rd1002, %rd1527;

BB41_309:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB41_311;

ld.u64 %rd1003, [%rd194+-64];
add.s64 %rd1527, %rd1003, %rd1527;

BB41_311:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB41_313;

ld.u64 %rd1004, [%rd194+-128];
add.s64 %rd1527, %rd1004, %rd1527;

BB41_313:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB41_315;

ld.u64 %rd1005, [%rd194+-256];
add.s64 %rd1527, %rd1005, %rd1527;

BB41_315:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB41_317;

ld.u64 %rd1006, [%rd194+-512];
add.s64 %rd1527, %rd1006, %rd1527;

BB41_317:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
ld.u64 %rd1559, [%rd41+1016];
setp.eq.s32	%p229, %r1, 0;
mov.u64 %rd1549, %rd210;
@%p229 bra BB41_319;

ld.u64 %rd1549, [%rd194+-8];

BB41_319:
bar.sync 0;
st.u64 [%rd194], %rd1549;
bar.sync 0;
bra.uni BB41_320;

BB41_264:
@%p42 bra BB41_266;

ld.u64 %rd987, [%rd41];
add.s64 %rd988, %rd987, %rd210;
st.u64 [%rd41], %rd988;

BB41_266:
setp.ge.s32	%p195, %r1, %r164;
mov.u64 %rd1557, %rd210;
@%p195 bra BB41_268;

ld.u64 %rd266, [%rd194];
mov.u64 %rd1557, %rd266;

BB41_268:
mov.u64 %rd1542, %rd1557;
mov.u64 %rd1556, %rd1542;
bar.sync 0;
setp.le.s32	%p196, %r1, %r164;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB41_270;
bra.uni BB41_269;

BB41_269:
ld.u64 %rd989, [%rd194+-8];
add.s64 %rd1556, %rd989, %rd1556;

BB41_270:
mov.u64 %rd1555, %rd1556;
bar.sync 0;
@%p195 bra BB41_272;

st.u64 [%rd194], %rd1555;

BB41_272:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r11, %r164;
and.pred %p201, %p200, %p12;
@!%p201 bra BB41_274;
bra.uni BB41_273;

BB41_273:
ld.u64 %rd990, [%rd194+-16];
add.s64 %rd1555, %rd990, %rd1555;

BB41_274:
mov.u64 %rd1554, %rd1555;
bar.sync 0;
@%p195 bra BB41_276;

st.u64 [%rd194], %rd1554;

BB41_276:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r100, %r11, -2;
setp.lt.s32	%p203, %r100, %r164;
and.pred %p204, %p203, %p13;
@!%p204 bra BB41_278;
bra.uni BB41_277;

BB41_277:
ld.u64 %rd991, [%rd194+-32];
add.s64 %rd1554, %rd991, %rd1554;

BB41_278:
mov.u64 %rd1553, %rd1554;
bar.sync 0;
@%p195 bra BB41_280;

st.u64 [%rd194], %rd1553;

BB41_280:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r101, %r11, -6;
setp.lt.s32	%p206, %r101, %r164;
and.pred %p207, %p206, %p14;
@!%p207 bra BB41_282;
bra.uni BB41_281;

BB41_281:
ld.u64 %rd992, [%rd194+-64];
add.s64 %rd1553, %rd992, %rd1553;

BB41_282:
mov.u64 %rd1552, %rd1553;
bar.sync 0;
@%p195 bra BB41_284;

st.u64 [%rd194], %rd1552;

BB41_284:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r102, %r11, -14;
setp.lt.s32	%p209, %r102, %r164;
and.pred %p210, %p209, %p15;
@!%p210 bra BB41_286;
bra.uni BB41_285;

BB41_285:
ld.u64 %rd993, [%rd194+-128];
add.s64 %rd1552, %rd993, %rd1552;

BB41_286:
mov.u64 %rd1551, %rd1552;
bar.sync 0;
@%p195 bra BB41_288;

st.u64 [%rd194], %rd1551;

BB41_288:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r103, %r11, -30;
setp.lt.s32	%p212, %r103, %r164;
and.pred %p213, %p212, %p16;
@!%p213 bra BB41_290;
bra.uni BB41_289;

BB41_289:
ld.u64 %rd994, [%rd194+-256];
add.s64 %rd1551, %rd994, %rd1551;

BB41_290:
mov.u64 %rd1550, %rd1551;
bar.sync 0;
@%p195 bra BB41_292;

st.u64 [%rd194], %rd1550;

BB41_292:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r104, %r11, -62;
setp.lt.s32	%p215, %r104, %r164;
and.pred %p216, %p215, %p17;
@!%p216 bra BB41_294;
bra.uni BB41_293;

BB41_293:
ld.u64 %rd995, [%rd194+-512];
add.s64 %rd1550, %rd995, %rd1550;

BB41_294:
bar.sync 0;
@%p195 bra BB41_296;

st.u64 [%rd194], %rd1550;

BB41_296:
setp.lt.s32	%p18, %r1, %r164;
bar.sync 0;
add.s32 %r105, %r164, -1;
mul.wide.s32 %rd996, %r105, 8;
add.s64 %rd997, %rd41, %rd996;
ld.u64 %rd1559, [%rd997];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.b64	%rd1526, %rd210, %rd1550, %p18;
@%p220 bra BB41_298;

ld.u64 %rd1526, [%rd194+-8];

BB41_298:
bar.sync 0;
@%p195 bra BB41_300;

st.u64 [%rd194], %rd1526;

BB41_300:
bar.sync 0;

BB41_320:
mov.u64 %rd1558, %rd1559;
@%p182 bra BB41_322;

ld.u64 %rd1571, [%rd194];

BB41_322:
bar.sync 0;
mul.wide.s32 %rd1007, %r15, 8;
add.s64 %rd307, %rd1, %rd1007;
setp.ge.u64	%p231, %rd1, %rd307;
@%p231 bra BB41_324;

ld.local.u64 %rd1008, [%rd1];
add.s64 %rd1571, %rd1008, %rd1571;
st.u64 [%rd196], %rd1571;

BB41_324:
setp.ge.u64	%p232, %rd197, %rd307;
@%p232 bra BB41_326;

ld.local.u64 %rd1009, [%rd1+8];
add.s64 %rd1571, %rd1009, %rd1571;
st.u64 [%rd196+8], %rd1571;

BB41_326:
add.s64 %rd1010, %rd197, 8;
setp.ge.u64	%p233, %rd1010, %rd307;
@%p233 bra BB41_328;

ld.local.u64 %rd1011, [%rd1+16];
add.s64 %rd1571, %rd1011, %rd1571;
st.u64 [%rd196+16], %rd1571;

BB41_328:
add.s64 %rd1012, %rd197, 16;
setp.ge.u64	%p234, %rd1012, %rd307;
@%p234 bra BB41_330;

ld.local.u64 %rd1013, [%rd1+24];
add.s64 %rd1571, %rd1013, %rd1571;
st.u64 [%rd196+24], %rd1571;

BB41_330:
add.s64 %rd1014, %rd197, 24;
setp.ge.u64	%p235, %rd1014, %rd307;
@%p235 bra BB41_332;

ld.local.u64 %rd1015, [%rd1+32];
add.s64 %rd1571, %rd1015, %rd1571;
st.u64 [%rd196+32], %rd1571;

BB41_332:
add.s64 %rd1016, %rd197, 32;
setp.ge.u64	%p236, %rd1016, %rd307;
@%p236 bra BB41_334;

ld.local.u64 %rd1017, [%rd1+40];
add.s64 %rd1571, %rd1017, %rd1571;
st.u64 [%rd196+40], %rd1571;

BB41_334:
add.s64 %rd1018, %rd197, 40;
setp.ge.u64	%p237, %rd1018, %rd307;
@%p237 bra BB41_336;

ld.local.u64 %rd1019, [%rd1+48];
add.s64 %rd1571, %rd1019, %rd1571;
st.u64 [%rd196+48], %rd1571;

BB41_336:
add.s64 %rd1020, %rd197, 48;
setp.ge.u64	%p238, %rd1020, %rd307;
@%p238 bra BB41_338;

ld.local.u64 %rd1021, [%rd1+56];
add.s64 %rd1571, %rd1021, %rd1571;
st.u64 [%rd196+56], %rd1571;

BB41_338:
add.s64 %rd1022, %rd197, 56;
setp.ge.u64	%p239, %rd1022, %rd307;
@%p239 bra BB41_340;

ld.local.u64 %rd1023, [%rd1+64];
add.s64 %rd1024, %rd1023, %rd1571;
st.u64 [%rd196+64], %rd1024;

BB41_340:
bar.sync 0;
@%p159 bra BB41_363;
bra.uni BB41_341;

BB41_363:
shl.b64 %rd1045, %rd193, 3;
add.s64 %rd1046, %rd1491, %rd1045;
ld.u64 %rd1047, [%rd194];
st.global.u64 [%rd1046], %rd1047;
ld.u64 %rd1048, [%rd194+1024];
st.global.u64 [%rd1046+1024], %rd1048;
ld.u64 %rd1049, [%rd194+2048];
st.global.u64 [%rd1046+2048], %rd1049;
ld.u64 %rd1050, [%rd194+3072];
st.global.u64 [%rd1046+3072], %rd1050;
ld.u64 %rd1051, [%rd194+4096];
st.global.u64 [%rd1046+4096], %rd1051;
ld.u64 %rd1052, [%rd194+5120];
st.global.u64 [%rd1046+5120], %rd1052;
ld.u64 %rd1053, [%rd194+6144];
st.global.u64 [%rd1046+6144], %rd1053;
ld.u64 %rd1054, [%rd194+7168];
st.global.u64 [%rd1046+7168], %rd1054;
ld.u64 %rd1055, [%rd194+8192];
st.global.u64 [%rd1046+8192], %rd1055;
bra.uni BB41_364;

BB41_341:
add.s64 %rd1025, %rd207, %rd1487;
shl.b64 %rd1026, %rd1025, 3;
add.s64 %rd1572, %rd2, %rd1026;
mov.u64 %rd1573, %rd41;
setp.ge.u64	%p240, %rd41, %rd231;
@%p240 bra BB41_364;

BB41_342:
sub.s64 %rd328, %rd231, %rd1573;
setp.gt.s64	%p241, %rd328, 9208;
add.s64 %rd329, %rd1573, %rd206;
@%p241 bra BB41_361;
bra.uni BB41_343;

BB41_361:
ld.u64 %rd1036, [%rd329];
st.global.u64 [%rd1572], %rd1036;
ld.u64 %rd1037, [%rd329+1024];
st.global.u64 [%rd1572+1024], %rd1037;
ld.u64 %rd1038, [%rd329+2048];
st.global.u64 [%rd1572+2048], %rd1038;
ld.u64 %rd1039, [%rd329+3072];
st.global.u64 [%rd1572+3072], %rd1039;
ld.u64 %rd1040, [%rd329+4096];
st.global.u64 [%rd1572+4096], %rd1040;
ld.u64 %rd1041, [%rd329+5120];
st.global.u64 [%rd1572+5120], %rd1041;
ld.u64 %rd1042, [%rd329+6144];
st.global.u64 [%rd1572+6144], %rd1042;
ld.u64 %rd1043, [%rd329+7168];
st.global.u64 [%rd1572+7168], %rd1043;
ld.u64 %rd1044, [%rd329+8192];
st.global.u64 [%rd1572+8192], %rd1044;
bra.uni BB41_362;

BB41_343:
shr.s64 %rd330, %rd328, 3;
setp.ge.s64	%p242, %rd193, %rd330;
@%p242 bra BB41_345;

ld.u64 %rd1027, [%rd329];
st.global.u64 [%rd1572], %rd1027;

BB41_345:
setp.ge.s64	%p243, %rd198, %rd330;
@%p243 bra BB41_347;

ld.u64 %rd1028, [%rd329+1024];
st.global.u64 [%rd1572+1024], %rd1028;

BB41_347:
setp.ge.s64	%p244, %rd199, %rd330;
@%p244 bra BB41_349;

ld.u64 %rd1029, [%rd329+2048];
st.global.u64 [%rd1572+2048], %rd1029;

BB41_349:
setp.ge.s64	%p245, %rd200, %rd330;
@%p245 bra BB41_351;

ld.u64 %rd1030, [%rd329+3072];
st.global.u64 [%rd1572+3072], %rd1030;

BB41_351:
setp.ge.s64	%p246, %rd201, %rd330;
@%p246 bra BB41_353;

ld.u64 %rd1031, [%rd329+4096];
st.global.u64 [%rd1572+4096], %rd1031;

BB41_353:
setp.ge.s64	%p247, %rd202, %rd330;
@%p247 bra BB41_355;

ld.u64 %rd1032, [%rd329+5120];
st.global.u64 [%rd1572+5120], %rd1032;

BB41_355:
setp.ge.s64	%p248, %rd203, %rd330;
@%p248 bra BB41_357;

ld.u64 %rd1033, [%rd329+6144];
st.global.u64 [%rd1572+6144], %rd1033;

BB41_357:
setp.ge.s64	%p249, %rd204, %rd330;
@%p249 bra BB41_359;

ld.u64 %rd1034, [%rd329+7168];
st.global.u64 [%rd1572+7168], %rd1034;

BB41_359:
setp.ge.s64	%p250, %rd205, %rd330;
@%p250 bra BB41_362;

ld.u64 %rd1035, [%rd329+8192];
st.global.u64 [%rd1572+8192], %rd1035;

BB41_362:
add.s64 %rd1573, %rd1573, 9216;
add.s64 %rd1572, %rd1572, 9216;
setp.lt.u64	%p251, %rd1573, %rd231;
@%p251 bra BB41_342;

BB41_364:
bar.sync 0;
add.s64 %rd1507, %rd212, 9216;
add.s64 %rd1491, %rd1491, 9216;
add.s64 %rd1488, %rd211, 9216;
mov.u64 %rd1500, %rd1488;
sub.s64 %rd1056, %rd1488, %rd10;
setp.lt.s64	%p252, %rd1056, 0;
add.s64 %rd1487, %rd1487, 1152;
@%p252 bra BB41_197;

BB41_365:
@%p42 bra BB41_381;


	{ 
.reg .pred p; 
isspacep.shared p, %rd41; 
selp.u32 %r106, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r106, 0;
@%p254 bra BB41_380;

mov.u64 %rd1058, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1059, %rd1058;
sub.s64 %rd339, %rd41, %rd1059;
setp.eq.s64	%p255, %rd41, 0;
@%p255 bra BB41_381;

add.s64 %rd1060, %rd339, -16;
add.s64 %rd1062, %rd1058, %rd1060;
add.s64 %rd341, %rd1059, %rd1060;
ld.shared.u8 %rs34, [%rd1062];
or.b16 %rs35, %rs34, 1;
st.shared.u8 [%rd1062], %rs35;
ld.shared.u64 %rd342, [%rd1062+8];
setp.eq.s64	%p256, %rd342, 0;
mov.u64 %rd1577, %rd341;
@%p256 bra BB41_374;

mov.u64 %rd343, %rd341;
ld.u8 %rs36, [%rd342];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p257, %rs37, 1;
mov.u64 %rd1577, %rd343;
@!%p257 bra BB41_374;
bra.uni BB41_370;

BB41_370:
ld.u64 %rd345, [%rd342];
shr.u64 %rd346, %rd345, 1;
add.s64 %rd347, %rd342, 16;
add.s64 %rd348, %rd347, %rd346;
ld.shared.u64 %rd1064, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd348, %rd1064;
mov.u64 %rd1577, %rd342;
@%p258 bra BB41_374;

ld.u8 %rs38, [%rd348];
and.b16 %rs39, %rs38, 1;
setp.eq.b16	%p259, %rs39, 1;
mov.u64 %rd1574, %rd342;
mov.u64 %rd1577, %rd1574;
@!%p259 bra BB41_374;
bra.uni BB41_372;

BB41_372:
ld.u64 %rd1065, [%rd348];
shr.u64 %rd1066, %rd1065, 1;
add.s64 %rd1067, %rd1066, %rd346;
add.s64 %rd1068, %rd1067, 16;
shl.b64 %rd1069, %rd1068, 1;
and.b64 %rd1070, %rd345, 1;
or.b64 %rd1071, %rd1069, %rd1070;
st.u64 [%rd342], %rd1071;
and.b64 %rd349, %rd1068, 9223372036854775807;
add.s64 %rd1072, %rd347, %rd349;
ld.shared.u64 %rd1073, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd1072, %rd1073;
mov.u64 %rd1575, %rd342;
mov.u64 %rd1577, %rd1575;
@%p260 bra BB41_374;

add.s64 %rd1074, %rd349, %rd347;
st.u64 [%rd1074+8], %rd342;
mov.u64 %rd1577, %rd342;

BB41_374:
ld.u64 %rd352, [%rd1577];
shr.u64 %rd353, %rd352, 1;
add.s64 %rd354, %rd1577, 16;
add.s64 %rd355, %rd354, %rd353;
ld.shared.u64 %rd1075, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd355, %rd1075;
@%p261 bra BB41_378;

ld.u8 %rs40, [%rd355];
and.b16 %rs41, %rs40, 1;
setp.eq.b16	%p262, %rs41, 1;
@!%p262 bra BB41_381;
bra.uni BB41_376;

BB41_376:
ld.u64 %rd1076, [%rd355];
shr.u64 %rd1077, %rd1076, 1;
add.s64 %rd1078, %rd1077, %rd353;
add.s64 %rd1079, %rd1078, 16;
shl.b64 %rd1080, %rd1079, 1;
and.b64 %rd1081, %rd352, 1;
or.b64 %rd1082, %rd1080, %rd1081;
st.u64 [%rd1577], %rd1082;
and.b64 %rd356, %rd1079, 9223372036854775807;
add.s64 %rd1083, %rd354, %rd356;
ld.shared.u64 %rd1084, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd1083, %rd1084;
@%p263 bra BB41_381;

add.s64 %rd1085, %rd356, %rd354;
st.u64 [%rd1085+8], %rd1577;
bra.uni BB41_381;

BB41_380:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd41;
call.uni 
free, 
(
param0
);


	}

BB41_381:
bar.sync 0;
bra.uni BB41_764;

BB41_378:
setp.lt.u64	%p264, %rd355, %rd1577;
@%p264 bra BB41_381;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd1577;
bra.uni BB41_381;

BB41_393:
mov.u64 %rd1097, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1098, %rd1097;
sub.s64 %rd1099, %rd358, %rd1098;
add.s64 %rd1100, %rd1099, 9232;
ld.shared.u64 %rd1101, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd1100, %rd1101;
mov.u64 %rd1587, -1;
mov.u64 %rd1588, %rd358;
@%p275 bra BB41_395;

add.s64 %rd369, %rd358, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd369;
mov.u64 %rd1587, %rd369;
mov.u64 %rd1588, %rd369;

BB41_395:
mov.u64 %rd370, %rd1588;
setp.eq.s64	%p276, %rd1587, -1;
@%p276 bra BB41_397;

mov.u64 %rd1102, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1103, %rd1102;
sub.s64 %rd1104, %rd358, %rd1103;
add.s64 %rd1105, %rd1102, %rd1104;
ld.shared.u64 %rd1106, [%rd1105];
and.b64 %rd1107, %rd1106, 1;
or.b64 %rd1108, %rd1107, 18432;
st.shared.u64 [%rd1105], %rd1108;
st.shared.u64 [%rd1105+8], %rd1583;
mov.u16 %rs44, 0;
st.shared.u8 [%rd1105], %rs44;

BB41_397:
mov.u64 %rd1589, %rd358;
setp.eq.s64	%p277, %rd358, %rd370;
mov.u64 %rd1590, 0;
@%p277 bra BB41_403;

BB41_402:
add.s64 %rd1590, %rd1589, 16;

BB41_403:
mov.u64 %rd1591, %rd1590;
setp.ne.s64	%p280, %rd1590, 0;
@%p280 bra BB41_405;

mov.u64 %rd1124, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd1124;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd1591, [retval0+0];


	}

BB41_405:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_198048_33_non_const_s_result], %rd1591;

BB41_406:
ld.param.u64 %rd1448, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNSJ_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENS2_21aligned_decompositionIlEESS_SS_NS_4plusIlEENS_9null_typeESX_SX_SX_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd1447, %rd1448;
add.s64 %rd1127, %rd727, 8;
add.s64 %rd1638, %rd1447, %rd1127;
add.s64 %rd1631, %rd1448, %rd1127;
add.s64 %rd1622, %rd2, %rd1127;
bar.sync 0;
ld.shared.u64 %rd387, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_198048_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd387; 
selp.u32 %r107, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r107, 0;
sub.s64 %rd388, %rd1631, %rd10;
@%p281 bra BB41_577;

setp.gt.s64	%p282, %rd388, -1;
@%p282 bra BB41_747;

mov.u64 %rd1129, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1130, %rd1129;
sub.s64 %rd1131, %rd387, %rd1130;
add.s64 %rd389, %rd1129, %rd1131;
mov.u64 %rd1592, %rd1631;
cvt.s64.s32	%rd392, %r1;
mul.wide.s32 %rd1132, %r1, 8;
add.s64 %rd393, %rd389, %rd1132;
mul.wide.s32 %rd394, %r1, -9;
mul.lo.s32 %r108, %r1, 9;
mul.wide.s32 %rd1133, %r108, 8;
add.s64 %rd395, %rd389, %rd1133;
add.s64 %rd396, %rd1, 8;
add.s32 %r109, %r1, 128;
cvt.s64.s32	%rd397, %r109;
add.s32 %r110, %r1, 256;
cvt.s64.s32	%rd398, %r110;
add.s32 %r111, %r1, 384;
cvt.s64.s32	%rd399, %r111;
add.s32 %r112, %r1, 512;
cvt.s64.s32	%rd400, %r112;
add.s32 %r113, %r1, 640;
cvt.s64.s32	%rd401, %r113;
add.s32 %r114, %r1, 768;
cvt.s64.s32	%rd402, %r114;
add.s32 %r115, %r1, 896;
cvt.s64.s32	%rd403, %r115;
add.s32 %r116, %r1, 1024;
cvt.s64.s32	%rd404, %r116;
add.s32 %r19, %r1, -2;

BB41_409:
mov.u64 %rd406, %rd1698;
mov.u64 %rd1633, %rd1638;
mov.u64 %rd408, %rd1633;
mov.u64 %rd1626, %rd1631;
mov.u64 %rd407, %rd1626;
mov.u64 %rd1619, %rd1622;
mov.u64 %rd409, %rd1619;
mov.u64 %rd405, %rd1592;
sub.s64 %rd1134, %rd10, %rd405;
shr.u64 %rd1135, %rd1134, 3;
cvt.u32.u64	%r117, %rd1135;
mov.u32 %r118, 1152;
min.s32 %r20, %r117, %r118;
setp.eq.s32	%p283, %r20, 1152;
@%p283 bra BB41_433;
bra.uni BB41_410;

BB41_433:
shl.b64 %rd1158, %rd392, 3;
add.s64 %rd1159, %rd408, %rd1158;
ld.global.u64 %rd1160, [%rd1159];
ld.global.u64 %rd1161, [%rd1159+1024];
ld.global.u64 %rd1162, [%rd1159+2048];
ld.global.u64 %rd1163, [%rd1159+3072];
ld.global.u64 %rd1164, [%rd1159+4096];
ld.global.u64 %rd1165, [%rd1159+5120];
ld.global.u64 %rd1166, [%rd1159+6144];
ld.global.u64 %rd1167, [%rd1159+7168];
ld.global.u64 %rd1168, [%rd1159+8192];
st.shared.u64 [%rd393], %rd1160;
st.shared.u64 [%rd393+1024], %rd1161;
st.shared.u64 [%rd393+2048], %rd1162;
st.shared.u64 [%rd393+3072], %rd1163;
st.shared.u64 [%rd393+4096], %rd1164;
st.shared.u64 [%rd393+5120], %rd1165;
st.shared.u64 [%rd393+6144], %rd1166;
st.shared.u64 [%rd393+7168], %rd1167;
st.shared.u64 [%rd393+8192], %rd1168;
mov.u64 %rd1595, 1152;
bra.uni BB41_434;

BB41_410:
cvt.s64.s32	%rd1595, %r20;
setp.lt.s32	%p284, %r20, 1;
@%p284 bra BB41_434;

shl.b64 %rd1136, %rd1595, 3;
add.s64 %rd411, %rd407, %rd1136;
mov.u64 %rd1594, %rd389;
mov.u64 %rd1593, %rd407;
mov.u64 %rd1630, %rd407;
mov.u64 %rd1637, %rd408;

BB41_412:
mov.u64 %rd417, %rd1637;
mov.u64 %rd416, %rd1630;
mov.u64 %rd414, %rd1593;
sub.s64 %rd418, %rd411, %rd414;
setp.gt.s64	%p285, %rd418, 9208;
shl.b64 %rd1137, %rd392, 3;
add.s64 %rd419, %rd417, %rd1137;
add.s64 %rd420, %rd1594, %rd1137;
@%p285 bra BB41_431;
bra.uni BB41_413;

BB41_431:
ld.global.u64 %rd1147, [%rd419];
ld.global.u64 %rd1148, [%rd419+1024];
ld.global.u64 %rd1149, [%rd419+2048];
ld.global.u64 %rd1150, [%rd419+3072];
ld.global.u64 %rd1151, [%rd419+4096];
ld.global.u64 %rd1152, [%rd419+5120];
ld.global.u64 %rd1153, [%rd419+6144];
ld.global.u64 %rd1154, [%rd419+7168];
ld.global.u64 %rd1155, [%rd419+8192];
st.shared.u64 [%rd420], %rd1147;
st.shared.u64 [%rd420+1024], %rd1148;
st.shared.u64 [%rd420+2048], %rd1149;
st.shared.u64 [%rd420+3072], %rd1150;
st.shared.u64 [%rd420+4096], %rd1151;
st.shared.u64 [%rd420+5120], %rd1152;
st.shared.u64 [%rd420+6144], %rd1153;
st.shared.u64 [%rd420+7168], %rd1154;
st.shared.u64 [%rd420+8192], %rd1155;
bra.uni BB41_432;

BB41_413:
shr.s64 %rd421, %rd418, 3;
setp.ge.s64	%p286, %rd392, %rd421;
@%p286 bra BB41_415;

ld.global.u64 %rd1138, [%rd419];
st.shared.u64 [%rd420], %rd1138;

BB41_415:
setp.ge.s64	%p287, %rd397, %rd421;
@%p287 bra BB41_417;

ld.global.u64 %rd1139, [%rd419+1024];
st.shared.u64 [%rd420+1024], %rd1139;

BB41_417:
setp.ge.s64	%p288, %rd398, %rd421;
@%p288 bra BB41_419;

ld.global.u64 %rd1140, [%rd419+2048];
st.shared.u64 [%rd420+2048], %rd1140;

BB41_419:
setp.ge.s64	%p289, %rd399, %rd421;
@%p289 bra BB41_421;

ld.global.u64 %rd1141, [%rd419+3072];
st.shared.u64 [%rd420+3072], %rd1141;

BB41_421:
setp.ge.s64	%p290, %rd400, %rd421;
@%p290 bra BB41_423;

ld.global.u64 %rd1142, [%rd419+4096];
st.shared.u64 [%rd420+4096], %rd1142;

BB41_423:
setp.ge.s64	%p291, %rd401, %rd421;
@%p291 bra BB41_425;

ld.global.u64 %rd1143, [%rd419+5120];
st.shared.u64 [%rd420+5120], %rd1143;

BB41_425:
setp.ge.s64	%p292, %rd402, %rd421;
@%p292 bra BB41_427;

ld.global.u64 %rd1144, [%rd419+6144];
st.shared.u64 [%rd420+6144], %rd1144;

BB41_427:
setp.ge.s64	%p293, %rd403, %rd421;
@%p293 bra BB41_429;

ld.global.u64 %rd1145, [%rd419+7168];
st.shared.u64 [%rd420+7168], %rd1145;

BB41_429:
setp.ge.s64	%p294, %rd404, %rd421;
@%p294 bra BB41_432;

ld.global.u64 %rd1146, [%rd419+8192];
st.shared.u64 [%rd420+8192], %rd1146;

BB41_432:
add.s64 %rd422, %rd417, 9216;
add.s64 %rd1594, %rd1594, 9216;
add.s64 %rd1593, %rd416, 9216;
mov.u64 %rd424, %rd1593;
sub.s64 %rd1156, %rd1593, %rd411;
setp.lt.s64	%p295, %rd1156, 0;
mov.u64 %rd1630, %rd424;
mov.u64 %rd1637, %rd422;
@%p295 bra BB41_412;

BB41_434:
bar.sync 0;
shl.b64 %rd1169, %rd1595, 3;
add.s64 %rd427, %rd387, %rd1169;
and.b64 %rd1170, %rd1595, 2305843009213693951;
cvt.u32.u64	%r21, %rd1595;
add.s64 %rd1171, %rd1170, %rd394;
cvt.u32.u64	%r119, %rd1171;
mov.u32 %r120, 9;
min.s32 %r22, %r119, %r120;
mov.u32 %r121, 0;
max.s32 %r23, %r22, %r121;
setp.gt.u32	%p296, %r23, 8;
@%p296 bra BB41_453;
bra.uni BB41_435;

BB41_453:
ld.shared.u64 %rd1181, [%rd395];
ld.shared.u64 %rd1182, [%rd395+8];
ld.shared.u64 %rd1183, [%rd395+16];
ld.shared.u64 %rd1184, [%rd395+24];
ld.shared.u64 %rd1185, [%rd395+32];
ld.shared.u64 %rd1186, [%rd395+40];
ld.shared.u64 %rd1187, [%rd395+48];
ld.shared.u64 %rd1188, [%rd395+56];
ld.shared.u64 %rd1189, [%rd395+64];
st.local.u64 [%rd1], %rd1181;
st.local.u64 [%rd1+8], %rd1182;
st.local.u64 [%rd1+16], %rd1183;
st.local.u64 [%rd1+24], %rd1184;
st.local.u64 [%rd1+32], %rd1185;
st.local.u64 [%rd1+40], %rd1186;
st.local.u64 [%rd1+48], %rd1187;
st.local.u64 [%rd1+56], %rd1188;
st.local.u64 [%rd1+64], %rd1189;
bra.uni BB41_454;

BB41_435:
mov.u64 %rd428, %rd1;
setp.lt.s32	%p297, %r22, 1;
mov.u64 %rd1610, %rd428;
@%p297 bra BB41_437;

ld.shared.u64 %rd1172, [%rd395];
st.local.u64 [%rd1], %rd1172;
mov.u64 %rd1610, %rd396;

BB41_437:
mov.u64 %rd1596, %rd1610;
mov.u64 %rd1609, %rd1596;
setp.lt.s32	%p298, %r23, 2;
@%p298 bra BB41_439;

ld.shared.u64 %rd1173, [%rd395+8];
st.local.u64 [%rd1609], %rd1173;
add.s64 %rd1609, %rd1609, 8;

BB41_439:
mov.u64 %rd1608, %rd1609;
setp.lt.s32	%p299, %r23, 3;
@%p299 bra BB41_441;

ld.shared.u64 %rd1174, [%rd395+16];
st.local.u64 [%rd1608], %rd1174;
add.s64 %rd1608, %rd1608, 8;

BB41_441:
mov.u64 %rd1607, %rd1608;
setp.lt.s32	%p300, %r23, 4;
@%p300 bra BB41_443;

ld.shared.u64 %rd1175, [%rd395+24];
st.local.u64 [%rd1607], %rd1175;
add.s64 %rd1607, %rd1607, 8;

BB41_443:
mov.u64 %rd1606, %rd1607;
setp.lt.s32	%p301, %r23, 5;
@%p301 bra BB41_445;

ld.shared.u64 %rd1176, [%rd395+32];
st.local.u64 [%rd1606], %rd1176;
add.s64 %rd1606, %rd1606, 8;

BB41_445:
mov.u64 %rd1605, %rd1606;
setp.lt.s32	%p302, %r23, 6;
@%p302 bra BB41_447;

ld.shared.u64 %rd1177, [%rd395+40];
st.local.u64 [%rd1605], %rd1177;
add.s64 %rd1605, %rd1605, 8;

BB41_447:
mov.u64 %rd1604, %rd1605;
setp.lt.s32	%p303, %r23, 7;
@%p303 bra BB41_449;

ld.shared.u64 %rd1178, [%rd395+48];
st.local.u64 [%rd1604], %rd1178;
add.s64 %rd1604, %rd1604, 8;

BB41_449:
mov.u64 %rd1603, %rd1604;
setp.lt.s32	%p304, %r23, 8;
@%p304 bra BB41_451;

ld.shared.u64 %rd1179, [%rd395+56];
st.local.u64 [%rd1603], %rd1179;
add.s64 %rd1603, %rd1603, 8;

BB41_451:
setp.lt.s32	%p305, %r23, 9;
@%p305 bra BB41_454;

ld.shared.u64 %rd1180, [%rd395+64];
st.local.u64 [%rd1603], %rd1180;

BB41_454:
setp.eq.s32	%p306, %r23, 0;
@%p306 bra BB41_471;

ld.local.u64 %rd1613, [%rd1];
mul.wide.u32 %rd1191, %r23, 8;
add.s64 %rd1192, %rd1191, 34359738360;
shr.u64 %rd1193, %rd1192, 3;
cvt.u32.u64	%r24, %rd1193;
setp.lt.s32	%p307, %r24, 1;
@%p307 bra BB41_457;

ld.local.u64 %rd1194, [%rd1+8];
add.s64 %rd1613, %rd1194, %rd1613;

BB41_457:
setp.lt.s32	%p308, %r24, 2;
@%p308 bra BB41_459;

ld.local.u64 %rd1195, [%rd1+16];
add.s64 %rd1613, %rd1195, %rd1613;

BB41_459:
setp.lt.s32	%p309, %r24, 3;
@%p309 bra BB41_461;

ld.local.u64 %rd1196, [%rd1+24];
add.s64 %rd1613, %rd1196, %rd1613;

BB41_461:
setp.lt.s32	%p310, %r24, 4;
@%p310 bra BB41_463;

ld.local.u64 %rd1197, [%rd1+32];
add.s64 %rd1613, %rd1197, %rd1613;

BB41_463:
setp.lt.s32	%p311, %r24, 5;
@%p311 bra BB41_465;

ld.local.u64 %rd1198, [%rd1+40];
add.s64 %rd1613, %rd1198, %rd1613;

BB41_465:
setp.lt.s32	%p312, %r24, 6;
@%p312 bra BB41_467;

ld.local.u64 %rd1199, [%rd1+48];
add.s64 %rd1613, %rd1199, %rd1613;

BB41_467:
setp.lt.s32	%p313, %r24, 7;
@%p313 bra BB41_469;

ld.local.u64 %rd1200, [%rd1+56];
add.s64 %rd1613, %rd1200, %rd1613;

BB41_469:
setp.lt.s32	%p314, %r24, 8;
@%p314 bra BB41_471;

ld.local.u64 %rd1201, [%rd1+64];
add.s64 %rd1613, %rd1201, %rd1613;

BB41_471:
bar.sync 0;
@%p306 bra BB41_473;

st.shared.u64 [%rd393], %rd1613;

BB41_473:
bar.sync 0;
setp.gt.s32	%p316, %r21, 1151;
mov.u32 %r165, 128;
@%p316 bra BB41_475;

add.s32 %r123, %r21, 8;
mul.hi.s32 %r124, %r123, 954437177;
shr.u32 %r125, %r124, 31;
shr.s32 %r126, %r124, 1;
add.s32 %r165, %r126, %r125;

BB41_475:
setp.eq.s32	%p317, %r165, 128;
@%p317 bra BB41_513;
bra.uni BB41_476;

BB41_513:
@%p42 bra BB41_515;

ld.shared.u64 %rd1213, [%rd389];
add.s64 %rd1214, %rd1213, %rd406;
st.shared.u64 [%rd389], %rd1214;

BB41_515:
setp.lt.s32	%p31, %r1, 1;
ld.shared.u64 %rd1612, [%rd393];
bar.sync 0;
@%p31 bra BB41_517;

ld.shared.u64 %rd1215, [%rd393+-8];
add.s64 %rd1612, %rd1215, %rd1612;

BB41_517:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB41_519;

ld.shared.u64 %rd1216, [%rd393+-16];
add.s64 %rd1612, %rd1216, %rd1612;

BB41_519:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB41_521;

ld.shared.u64 %rd1217, [%rd393+-32];
add.s64 %rd1612, %rd1217, %rd1612;

BB41_521:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB41_523;

ld.shared.u64 %rd1218, [%rd393+-64];
add.s64 %rd1612, %rd1218, %rd1612;

BB41_523:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB41_525;

ld.shared.u64 %rd1219, [%rd393+-128];
add.s64 %rd1612, %rd1219, %rd1612;

BB41_525:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB41_527;

ld.shared.u64 %rd1220, [%rd393+-256];
add.s64 %rd1612, %rd1220, %rd1612;

BB41_527:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB41_529;

ld.shared.u64 %rd1221, [%rd393+-512];
add.s64 %rd1612, %rd1221, %rd1612;

BB41_529:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
ld.shared.u64 %rd1699, [%rd389+1016];
mov.u64 %rd1689, %rd406;
@%p21 bra BB41_531;

ld.shared.u64 %rd1689, [%rd393+-8];

BB41_531:
bar.sync 0;
st.shared.u64 [%rd393], %rd1689;
bar.sync 0;
bra.uni BB41_532;

BB41_476:
@%p42 bra BB41_478;

ld.shared.u64 %rd1202, [%rd389];
add.s64 %rd1203, %rd1202, %rd406;
st.shared.u64 [%rd389], %rd1203;

BB41_478:
setp.ge.s32	%p319, %r1, %r165;
mov.u64 %rd1697, %rd406;
@%p319 bra BB41_480;

ld.shared.u64 %rd462, [%rd393];
mov.u64 %rd1697, %rd462;

BB41_480:
mov.u64 %rd1662, %rd1697;
mov.u64 %rd1696, %rd1662;
bar.sync 0;
setp.le.s32	%p320, %r1, %r165;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB41_482;
bra.uni BB41_481;

BB41_481:
ld.shared.u64 %rd1204, [%rd393+-8];
add.s64 %rd1696, %rd1204, %rd1696;

BB41_482:
mov.u64 %rd1695, %rd1696;
bar.sync 0;
@%p319 bra BB41_484;

st.shared.u64 [%rd393], %rd1695;

BB41_484:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r19, %r165;
and.pred %p325, %p324, %p24;
@!%p325 bra BB41_486;
bra.uni BB41_485;

BB41_485:
ld.shared.u64 %rd1205, [%rd393+-16];
add.s64 %rd1695, %rd1205, %rd1695;

BB41_486:
mov.u64 %rd1694, %rd1695;
bar.sync 0;
@%p319 bra BB41_488;

st.shared.u64 [%rd393], %rd1694;

BB41_488:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r127, %r19, -2;
setp.lt.s32	%p327, %r127, %r165;
and.pred %p328, %p327, %p25;
@!%p328 bra BB41_490;
bra.uni BB41_489;

BB41_489:
ld.shared.u64 %rd1206, [%rd393+-32];
add.s64 %rd1694, %rd1206, %rd1694;

BB41_490:
mov.u64 %rd1693, %rd1694;
bar.sync 0;
@%p319 bra BB41_492;

st.shared.u64 [%rd393], %rd1693;

BB41_492:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r128, %r19, -6;
setp.lt.s32	%p330, %r128, %r165;
and.pred %p331, %p330, %p26;
@!%p331 bra BB41_494;
bra.uni BB41_493;

BB41_493:
ld.shared.u64 %rd1207, [%rd393+-64];
add.s64 %rd1693, %rd1207, %rd1693;

BB41_494:
mov.u64 %rd1692, %rd1693;
bar.sync 0;
@%p319 bra BB41_496;

st.shared.u64 [%rd393], %rd1692;

BB41_496:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r129, %r19, -14;
setp.lt.s32	%p333, %r129, %r165;
and.pred %p334, %p333, %p27;
@!%p334 bra BB41_498;
bra.uni BB41_497;

BB41_497:
ld.shared.u64 %rd1208, [%rd393+-128];
add.s64 %rd1692, %rd1208, %rd1692;

BB41_498:
mov.u64 %rd1691, %rd1692;
bar.sync 0;
@%p319 bra BB41_500;

st.shared.u64 [%rd393], %rd1691;

BB41_500:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r130, %r19, -30;
setp.lt.s32	%p336, %r130, %r165;
and.pred %p337, %p336, %p28;
@!%p337 bra BB41_502;
bra.uni BB41_501;

BB41_501:
ld.shared.u64 %rd1209, [%rd393+-256];
add.s64 %rd1691, %rd1209, %rd1691;

BB41_502:
mov.u64 %rd1690, %rd1691;
bar.sync 0;
@%p319 bra BB41_504;

st.shared.u64 [%rd393], %rd1690;

BB41_504:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r131, %r19, -62;
setp.lt.s32	%p339, %r131, %r165;
and.pred %p340, %p339, %p29;
@!%p340 bra BB41_506;
bra.uni BB41_505;

BB41_505:
ld.shared.u64 %rd1210, [%rd393+-512];
add.s64 %rd1690, %rd1210, %rd1690;

BB41_506:
bar.sync 0;
@%p319 bra BB41_508;

st.shared.u64 [%rd393], %rd1690;

BB41_508:
setp.lt.s32	%p30, %r1, %r165;
bar.sync 0;
add.s32 %r132, %r165, -1;
mul.wide.s32 %rd1211, %r132, 8;
add.s64 %rd1212, %rd389, %rd1211;
ld.shared.u64 %rd1699, [%rd1212];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.b64	%rd1611, %rd406, %rd1690, %p30;
@%p344 bra BB41_510;

ld.shared.u64 %rd1611, [%rd393+-8];

BB41_510:
bar.sync 0;
@%p319 bra BB41_512;

st.shared.u64 [%rd393], %rd1611;

BB41_512:
bar.sync 0;

BB41_532:
mov.u64 %rd1698, %rd1699;
@%p306 bra BB41_534;

ld.shared.u64 %rd1613, [%rd393];

BB41_534:
bar.sync 0;
mul.wide.s32 %rd1222, %r23, 8;
add.s64 %rd503, %rd1, %rd1222;
setp.ge.u64	%p355, %rd1, %rd503;
@%p355 bra BB41_536;

ld.local.u64 %rd1223, [%rd1];
add.s64 %rd1613, %rd1223, %rd1613;
st.shared.u64 [%rd395], %rd1613;

BB41_536:
setp.ge.u64	%p356, %rd396, %rd503;
@%p356 bra BB41_538;

ld.local.u64 %rd1224, [%rd1+8];
add.s64 %rd1613, %rd1224, %rd1613;
st.shared.u64 [%rd395+8], %rd1613;

BB41_538:
add.s64 %rd1225, %rd396, 8;
setp.ge.u64	%p357, %rd1225, %rd503;
@%p357 bra BB41_540;

ld.local.u64 %rd1226, [%rd1+16];
add.s64 %rd1613, %rd1226, %rd1613;
st.shared.u64 [%rd395+16], %rd1613;

BB41_540:
add.s64 %rd1227, %rd396, 16;
setp.ge.u64	%p358, %rd1227, %rd503;
@%p358 bra BB41_542;

ld.local.u64 %rd1228, [%rd1+24];
add.s64 %rd1613, %rd1228, %rd1613;
st.shared.u64 [%rd395+24], %rd1613;

BB41_542:
add.s64 %rd1229, %rd396, 24;
setp.ge.u64	%p359, %rd1229, %rd503;
@%p359 bra BB41_544;

ld.local.u64 %rd1230, [%rd1+32];
add.s64 %rd1613, %rd1230, %rd1613;
st.shared.u64 [%rd395+32], %rd1613;

BB41_544:
add.s64 %rd1231, %rd396, 32;
setp.ge.u64	%p360, %rd1231, %rd503;
@%p360 bra BB41_546;

ld.local.u64 %rd1232, [%rd1+40];
add.s64 %rd1613, %rd1232, %rd1613;
st.shared.u64 [%rd395+40], %rd1613;

BB41_546:
add.s64 %rd1233, %rd396, 40;
setp.ge.u64	%p361, %rd1233, %rd503;
@%p361 bra BB41_548;

ld.local.u64 %rd1234, [%rd1+48];
add.s64 %rd1613, %rd1234, %rd1613;
st.shared.u64 [%rd395+48], %rd1613;

BB41_548:
add.s64 %rd1235, %rd396, 48;
setp.ge.u64	%p362, %rd1235, %rd503;
@%p362 bra BB41_550;

ld.local.u64 %rd1236, [%rd1+56];
add.s64 %rd1613, %rd1236, %rd1613;
st.shared.u64 [%rd395+56], %rd1613;

BB41_550:
add.s64 %rd1237, %rd396, 56;
setp.ge.u64	%p363, %rd1237, %rd503;
@%p363 bra BB41_552;

ld.local.u64 %rd1238, [%rd1+64];
add.s64 %rd1239, %rd1238, %rd1613;
st.shared.u64 [%rd395+64], %rd1239;

BB41_552:
bar.sync 0;
@%p283 bra BB41_575;
bra.uni BB41_553;

BB41_575:
shl.b64 %rd1260, %rd392, 3;
add.s64 %rd1261, %rd409, %rd1260;
ld.shared.u64 %rd1262, [%rd393];
ld.shared.u64 %rd1263, [%rd393+1024];
ld.shared.u64 %rd1264, [%rd393+2048];
ld.shared.u64 %rd1265, [%rd393+3072];
ld.shared.u64 %rd1266, [%rd393+4096];
ld.shared.u64 %rd1267, [%rd393+5120];
ld.shared.u64 %rd1268, [%rd393+6144];
ld.shared.u64 %rd1269, [%rd393+7168];
ld.shared.u64 %rd1270, [%rd393+8192];
st.global.u64 [%rd1261], %rd1262;
st.global.u64 [%rd1261+1024], %rd1263;
st.global.u64 [%rd1261+2048], %rd1264;
st.global.u64 [%rd1261+3072], %rd1265;
st.global.u64 [%rd1261+4096], %rd1266;
st.global.u64 [%rd1261+5120], %rd1267;
st.global.u64 [%rd1261+6144], %rd1268;
st.global.u64 [%rd1261+7168], %rd1269;
st.global.u64 [%rd1261+8192], %rd1270;
bra.uni BB41_576;

BB41_553:
add.s64 %rd520, %rd389, %rd1169;
mov.u64 %rd1615, %rd387;
mov.u64 %rd1614, %rd389;
setp.ge.u64	%p364, %rd389, %rd520;
mov.u64 %rd1621, %rd409;
@%p364 bra BB41_576;

BB41_554:
mov.u64 %rd525, %rd1621;
sub.s64 %rd526, %rd427, %rd1615;
setp.gt.s64	%p365, %rd526, 9208;
shl.b64 %rd1241, %rd392, 3;
add.s64 %rd527, %rd1614, %rd1241;
add.s64 %rd528, %rd525, %rd1241;
@%p365 bra BB41_573;
bra.uni BB41_555;

BB41_573:
ld.shared.u64 %rd1251, [%rd527];
ld.shared.u64 %rd1252, [%rd527+1024];
ld.shared.u64 %rd1253, [%rd527+2048];
ld.shared.u64 %rd1254, [%rd527+3072];
ld.shared.u64 %rd1255, [%rd527+4096];
ld.shared.u64 %rd1256, [%rd527+5120];
ld.shared.u64 %rd1257, [%rd527+6144];
ld.shared.u64 %rd1258, [%rd527+7168];
ld.shared.u64 %rd1259, [%rd527+8192];
st.global.u64 [%rd528], %rd1251;
st.global.u64 [%rd528+1024], %rd1252;
st.global.u64 [%rd528+2048], %rd1253;
st.global.u64 [%rd528+3072], %rd1254;
st.global.u64 [%rd528+4096], %rd1255;
st.global.u64 [%rd528+5120], %rd1256;
st.global.u64 [%rd528+6144], %rd1257;
st.global.u64 [%rd528+7168], %rd1258;
st.global.u64 [%rd528+8192], %rd1259;
bra.uni BB41_574;

BB41_555:
shr.s64 %rd529, %rd526, 3;
setp.ge.s64	%p366, %rd392, %rd529;
@%p366 bra BB41_557;

ld.shared.u64 %rd1242, [%rd527];
st.global.u64 [%rd528], %rd1242;

BB41_557:
setp.ge.s64	%p367, %rd397, %rd529;
@%p367 bra BB41_559;

ld.shared.u64 %rd1243, [%rd527+1024];
st.global.u64 [%rd528+1024], %rd1243;

BB41_559:
setp.ge.s64	%p368, %rd398, %rd529;
@%p368 bra BB41_561;

ld.shared.u64 %rd1244, [%rd527+2048];
st.global.u64 [%rd528+2048], %rd1244;

BB41_561:
setp.ge.s64	%p369, %rd399, %rd529;
@%p369 bra BB41_563;

ld.shared.u64 %rd1245, [%rd527+3072];
st.global.u64 [%rd528+3072], %rd1245;

BB41_563:
setp.ge.s64	%p370, %rd400, %rd529;
@%p370 bra BB41_565;

ld.shared.u64 %rd1246, [%rd527+4096];
st.global.u64 [%rd528+4096], %rd1246;

BB41_565:
setp.ge.s64	%p371, %rd401, %rd529;
@%p371 bra BB41_567;

ld.shared.u64 %rd1247, [%rd527+5120];
st.global.u64 [%rd528+5120], %rd1247;

BB41_567:
setp.ge.s64	%p372, %rd402, %rd529;
@%p372 bra BB41_569;

ld.shared.u64 %rd1248, [%rd527+6144];
st.global.u64 [%rd528+6144], %rd1248;

BB41_569:
setp.ge.s64	%p373, %rd403, %rd529;
@%p373 bra BB41_571;

ld.shared.u64 %rd1249, [%rd527+7168];
st.global.u64 [%rd528+7168], %rd1249;

BB41_571:
setp.ge.s64	%p374, %rd404, %rd529;
@%p374 bra BB41_574;

ld.shared.u64 %rd1250, [%rd527+8192];
st.global.u64 [%rd528+8192], %rd1250;

BB41_574:
add.s64 %rd1614, %rd1614, 9216;
add.s64 %rd1615, %rd1615, 9216;
add.s64 %rd532, %rd525, 9216;
setp.lt.u64	%p375, %rd1614, %rd520;
mov.u64 %rd1621, %rd532;
@%p375 bra BB41_554;

BB41_576:
bar.sync 0;
add.s64 %rd1638, %rd408, 9216;
add.s64 %rd1622, %rd409, 9216;
add.s64 %rd1592, %rd407, 9216;
mov.u64 %rd1631, %rd1592;
sub.s64 %rd1271, %rd1592, %rd10;
setp.lt.s64	%p376, %rd1271, 0;
@%p376 bra BB41_409;
bra.uni BB41_747;

BB41_577:
setp.gt.s64	%p377, %rd388, -1;
@%p377 bra BB41_747;

mov.u32 %r162, %ctaid.x;
mov.u64 %rd1617, %rd1631;
cvt.s64.s32	%rd539, %r1;
mul.wide.s32 %rd552, %r1, 8;
add.s64 %rd540, %rd387, %rd552;
mul.wide.s32 %rd541, %r1, -9;
mul.lo.s32 %r133, %r1, 9;
mul.wide.s32 %rd1273, %r133, 8;
add.s64 %rd542, %rd387, %rd1273;
add.s64 %rd543, %rd1, 8;
add.s32 %r134, %r1, 128;
cvt.s64.s32	%rd544, %r134;
add.s32 %r135, %r1, 256;
cvt.s64.s32	%rd545, %r135;
add.s32 %r136, %r1, 384;
cvt.s64.s32	%rd546, %r136;
add.s32 %r137, %r1, 512;
cvt.s64.s32	%rd547, %r137;
add.s32 %r138, %r1, 640;
cvt.s64.s32	%rd548, %r138;
add.s32 %r139, %r1, 768;
cvt.s64.s32	%rd549, %r139;
add.s32 %r140, %r1, 896;
cvt.s64.s32	%rd550, %r140;
add.s32 %r141, %r1, 1024;
cvt.s64.s32	%rd551, %r141;
add.s32 %r27, %r1, -2;
add.s32 %r143, %r42, %r162;
cvt.s64.s32	%rd1274, %r143;
mul.lo.s64 %rd1275, %rd706, %rd1274;
add.s64 %rd1276, %rd8, %rd1275;
mul.lo.s64 %rd1277, %rd707, %rd1276;
add.s64 %rd553, %rd1277, %rd539;
mov.u64 %rd1616, 0;
mov.u64 %rd1620, %rd1622;
mov.u64 %rd1629, %rd1631;
mov.u64 %rd1636, %rd1638;
mov.u64 %rd1687, %rd1698;

BB41_579:
mov.u64 %rd556, %rd1687;
mov.u64 %rd1634, %rd1636;
mov.u64 %rd558, %rd1634;
mov.u64 %rd1627, %rd1629;
mov.u64 %rd557, %rd1627;
mov.u64 %rd555, %rd1617;
sub.s64 %rd1278, %rd10, %rd555;
shr.u64 %rd1279, %rd1278, 3;
cvt.u32.u64	%r144, %rd1279;
mov.u32 %r145, 1152;
min.s32 %r28, %r144, %r145;
setp.eq.s32	%p378, %r28, 1152;
@%p378 bra BB41_603;
bra.uni BB41_580;

BB41_603:
shl.b64 %rd1302, %rd539, 3;
add.s64 %rd1303, %rd558, %rd1302;
ld.global.u64 %rd1304, [%rd1303];
st.u64 [%rd540], %rd1304;
ld.global.u64 %rd1305, [%rd1303+1024];
st.u64 [%rd540+1024], %rd1305;
ld.global.u64 %rd1306, [%rd1303+2048];
st.u64 [%rd540+2048], %rd1306;
ld.global.u64 %rd1307, [%rd1303+3072];
st.u64 [%rd540+3072], %rd1307;
ld.global.u64 %rd1308, [%rd1303+4096];
st.u64 [%rd540+4096], %rd1308;
ld.global.u64 %rd1309, [%rd1303+5120];
st.u64 [%rd540+5120], %rd1309;
ld.global.u64 %rd1310, [%rd1303+6144];
st.u64 [%rd540+6144], %rd1310;
ld.global.u64 %rd1311, [%rd1303+7168];
st.u64 [%rd540+7168], %rd1311;
ld.global.u64 %rd1312, [%rd1303+8192];
st.u64 [%rd540+8192], %rd1312;
mov.u64 %rd1639, 1152;
bra.uni BB41_604;

BB41_580:
cvt.s64.s32	%rd1639, %r28;
setp.lt.s32	%p379, %r28, 1;
@%p379 bra BB41_604;

shl.b64 %rd1280, %rd1639, 3;
add.s64 %rd561, %rd557, %rd1280;
mov.u64 %rd1624, %rd387;
mov.u64 %rd1623, %rd557;
mov.u64 %rd1628, %rd557;
mov.u64 %rd1635, %rd558;

BB41_582:
mov.u64 %rd567, %rd1635;
mov.u64 %rd566, %rd1628;
mov.u64 %rd564, %rd1623;
sub.s64 %rd568, %rd561, %rd564;
setp.gt.s64	%p380, %rd568, 9208;
shl.b64 %rd1281, %rd539, 3;
add.s64 %rd569, %rd567, %rd1281;
add.s64 %rd570, %rd1624, %rd1281;
@%p380 bra BB41_601;
bra.uni BB41_583;

BB41_601:
ld.global.u64 %rd1291, [%rd569];
st.u64 [%rd570], %rd1291;
ld.global.u64 %rd1292, [%rd569+1024];
st.u64 [%rd570+1024], %rd1292;
ld.global.u64 %rd1293, [%rd569+2048];
st.u64 [%rd570+2048], %rd1293;
ld.global.u64 %rd1294, [%rd569+3072];
st.u64 [%rd570+3072], %rd1294;
ld.global.u64 %rd1295, [%rd569+4096];
st.u64 [%rd570+4096], %rd1295;
ld.global.u64 %rd1296, [%rd569+5120];
st.u64 [%rd570+5120], %rd1296;
ld.global.u64 %rd1297, [%rd569+6144];
st.u64 [%rd570+6144], %rd1297;
ld.global.u64 %rd1298, [%rd569+7168];
st.u64 [%rd570+7168], %rd1298;
ld.global.u64 %rd1299, [%rd569+8192];
st.u64 [%rd570+8192], %rd1299;
bra.uni BB41_602;

BB41_583:
shr.s64 %rd571, %rd568, 3;
setp.ge.s64	%p381, %rd539, %rd571;
@%p381 bra BB41_585;

ld.global.u64 %rd1282, [%rd569];
st.u64 [%rd570], %rd1282;

BB41_585:
setp.ge.s64	%p382, %rd544, %rd571;
@%p382 bra BB41_587;

ld.global.u64 %rd1283, [%rd569+1024];
st.u64 [%rd570+1024], %rd1283;

BB41_587:
setp.ge.s64	%p383, %rd545, %rd571;
@%p383 bra BB41_589;

ld.global.u64 %rd1284, [%rd569+2048];
st.u64 [%rd570+2048], %rd1284;

BB41_589:
setp.ge.s64	%p384, %rd546, %rd571;
@%p384 bra BB41_591;

ld.global.u64 %rd1285, [%rd569+3072];
st.u64 [%rd570+3072], %rd1285;

BB41_591:
setp.ge.s64	%p385, %rd547, %rd571;
@%p385 bra BB41_593;

ld.global.u64 %rd1286, [%rd569+4096];
st.u64 [%rd570+4096], %rd1286;

BB41_593:
setp.ge.s64	%p386, %rd548, %rd571;
@%p386 bra BB41_595;

ld.global.u64 %rd1287, [%rd569+5120];
st.u64 [%rd570+5120], %rd1287;

BB41_595:
setp.ge.s64	%p387, %rd549, %rd571;
@%p387 bra BB41_597;

ld.global.u64 %rd1288, [%rd569+6144];
st.u64 [%rd570+6144], %rd1288;

BB41_597:
setp.ge.s64	%p388, %rd550, %rd571;
@%p388 bra BB41_599;

ld.global.u64 %rd1289, [%rd569+7168];
st.u64 [%rd570+7168], %rd1289;

BB41_599:
setp.ge.s64	%p389, %rd551, %rd571;
@%p389 bra BB41_602;

ld.global.u64 %rd1290, [%rd569+8192];
st.u64 [%rd570+8192], %rd1290;

BB41_602:
add.s64 %rd572, %rd567, 9216;
add.s64 %rd1624, %rd1624, 9216;
add.s64 %rd1623, %rd566, 9216;
mov.u64 %rd574, %rd1623;
sub.s64 %rd1300, %rd1623, %rd561;
setp.lt.s64	%p390, %rd1300, 0;
mov.u64 %rd1628, %rd574;
mov.u64 %rd1635, %rd572;
@%p390 bra BB41_582;

BB41_604:
bar.sync 0;
shl.b64 %rd1313, %rd1639, 3;
add.s64 %rd577, %rd387, %rd1313;
and.b64 %rd1314, %rd1639, 2305843009213693951;
cvt.u32.u64	%r29, %rd1639;
add.s64 %rd1315, %rd1314, %rd541;
cvt.u32.u64	%r146, %rd1315;
mov.u32 %r147, 9;
min.s32 %r30, %r146, %r147;
mov.u32 %r148, 0;
max.s32 %r31, %r30, %r148;
setp.gt.u32	%p391, %r31, 8;
@%p391 bra BB41_623;
bra.uni BB41_605;

BB41_623:
ld.u64 %rd1325, [%rd542];
st.local.u64 [%rd1], %rd1325;
ld.u64 %rd1326, [%rd542+8];
st.local.u64 [%rd1+8], %rd1326;
ld.u64 %rd1327, [%rd542+16];
st.local.u64 [%rd1+16], %rd1327;
ld.u64 %rd1328, [%rd542+24];
st.local.u64 [%rd1+24], %rd1328;
ld.u64 %rd1329, [%rd542+32];
st.local.u64 [%rd1+32], %rd1329;
ld.u64 %rd1330, [%rd542+40];
st.local.u64 [%rd1+40], %rd1330;
ld.u64 %rd1331, [%rd542+48];
st.local.u64 [%rd1+48], %rd1331;
ld.u64 %rd1332, [%rd542+56];
st.local.u64 [%rd1+56], %rd1332;
ld.u64 %rd1333, [%rd542+64];
st.local.u64 [%rd1+64], %rd1333;
bra.uni BB41_624;

BB41_605:
mov.u64 %rd578, %rd1;
setp.lt.s32	%p392, %r30, 1;
mov.u64 %rd1654, %rd578;
@%p392 bra BB41_607;

ld.u64 %rd1316, [%rd542];
st.local.u64 [%rd1], %rd1316;
mov.u64 %rd1654, %rd543;

BB41_607:
mov.u64 %rd1640, %rd1654;
mov.u64 %rd1653, %rd1640;
setp.lt.s32	%p393, %r31, 2;
@%p393 bra BB41_609;

ld.u64 %rd1317, [%rd542+8];
st.local.u64 [%rd1653], %rd1317;
add.s64 %rd1653, %rd1653, 8;

BB41_609:
mov.u64 %rd1652, %rd1653;
setp.lt.s32	%p394, %r31, 3;
@%p394 bra BB41_611;

ld.u64 %rd1318, [%rd542+16];
st.local.u64 [%rd1652], %rd1318;
add.s64 %rd1652, %rd1652, 8;

BB41_611:
mov.u64 %rd1651, %rd1652;
setp.lt.s32	%p395, %r31, 4;
@%p395 bra BB41_613;

ld.u64 %rd1319, [%rd542+24];
st.local.u64 [%rd1651], %rd1319;
add.s64 %rd1651, %rd1651, 8;

BB41_613:
mov.u64 %rd1650, %rd1651;
setp.lt.s32	%p396, %r31, 5;
@%p396 bra BB41_615;

ld.u64 %rd1320, [%rd542+32];
st.local.u64 [%rd1650], %rd1320;
add.s64 %rd1650, %rd1650, 8;

BB41_615:
mov.u64 %rd1649, %rd1650;
setp.lt.s32	%p397, %r31, 6;
@%p397 bra BB41_617;

ld.u64 %rd1321, [%rd542+40];
st.local.u64 [%rd1649], %rd1321;
add.s64 %rd1649, %rd1649, 8;

BB41_617:
mov.u64 %rd1648, %rd1649;
setp.lt.s32	%p398, %r31, 7;
@%p398 bra BB41_619;

ld.u64 %rd1322, [%rd542+48];
st.local.u64 [%rd1648], %rd1322;
add.s64 %rd1648, %rd1648, 8;

BB41_619:
mov.u64 %rd1647, %rd1648;
setp.lt.s32	%p399, %r31, 8;
@%p399 bra BB41_621;

ld.u64 %rd1323, [%rd542+56];
st.local.u64 [%rd1647], %rd1323;
add.s64 %rd1647, %rd1647, 8;

BB41_621:
setp.lt.s32	%p400, %r31, 9;
@%p400 bra BB41_624;

ld.u64 %rd1324, [%rd542+64];
st.local.u64 [%rd1647], %rd1324;

BB41_624:
setp.eq.s32	%p401, %r31, 0;
@%p401 bra BB41_641;

ld.local.u64 %rd1700, [%rd1];
mul.wide.u32 %rd1335, %r31, 8;
add.s64 %rd1336, %rd1335, 34359738360;
shr.u64 %rd1337, %rd1336, 3;
cvt.u32.u64	%r32, %rd1337;
setp.lt.s32	%p402, %r32, 1;
@%p402 bra BB41_627;

ld.local.u64 %rd1338, [%rd1+8];
add.s64 %rd1700, %rd1338, %rd1700;

BB41_627:
setp.lt.s32	%p403, %r32, 2;
@%p403 bra BB41_629;

ld.local.u64 %rd1339, [%rd1+16];
add.s64 %rd1700, %rd1339, %rd1700;

BB41_629:
setp.lt.s32	%p404, %r32, 3;
@%p404 bra BB41_631;

ld.local.u64 %rd1340, [%rd1+24];
add.s64 %rd1700, %rd1340, %rd1700;

BB41_631:
setp.lt.s32	%p405, %r32, 4;
@%p405 bra BB41_633;

ld.local.u64 %rd1341, [%rd1+32];
add.s64 %rd1700, %rd1341, %rd1700;

BB41_633:
setp.lt.s32	%p406, %r32, 5;
@%p406 bra BB41_635;

ld.local.u64 %rd1342, [%rd1+40];
add.s64 %rd1700, %rd1342, %rd1700;

BB41_635:
setp.lt.s32	%p407, %r32, 6;
@%p407 bra BB41_637;

ld.local.u64 %rd1343, [%rd1+48];
add.s64 %rd1700, %rd1343, %rd1700;

BB41_637:
setp.lt.s32	%p408, %r32, 7;
@%p408 bra BB41_639;

ld.local.u64 %rd1344, [%rd1+56];
add.s64 %rd1700, %rd1344, %rd1700;

BB41_639:
setp.lt.s32	%p409, %r32, 8;
@%p409 bra BB41_641;

ld.local.u64 %rd1345, [%rd1+64];
add.s64 %rd1700, %rd1345, %rd1700;

BB41_641:
bar.sync 0;
@%p401 bra BB41_643;

st.u64 [%rd540], %rd1700;

BB41_643:
bar.sync 0;
setp.gt.s32	%p411, %r29, 1151;
mov.u32 %r166, 128;
@%p411 bra BB41_645;

add.s32 %r150, %r29, 8;
mul.hi.s32 %r151, %r150, 954437177;
shr.u32 %r152, %r151, 31;
shr.s32 %r153, %r151, 1;
add.s32 %r166, %r153, %r152;

BB41_645:
setp.eq.s32	%p412, %r166, 128;
@%p412 bra BB41_683;
bra.uni BB41_646;

BB41_683:
@%p42 bra BB41_685;

ld.u64 %rd1357, [%rd387];
add.s64 %rd1358, %rd1357, %rd556;
st.u64 [%rd387], %rd1358;

BB41_685:
setp.lt.s32	%p40, %r1, 1;
ld.u64 %rd1656, [%rd540];
bar.sync 0;
@%p40 bra BB41_687;

ld.u64 %rd1359, [%rd540+-8];
add.s64 %rd1656, %rd1359, %rd1656;

BB41_687:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB41_689;

ld.u64 %rd1360, [%rd540+-16];
add.s64 %rd1656, %rd1360, %rd1656;

BB41_689:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB41_691;

ld.u64 %rd1361, [%rd540+-32];
add.s64 %rd1656, %rd1361, %rd1656;

BB41_691:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB41_693;

ld.u64 %rd1362, [%rd540+-64];
add.s64 %rd1656, %rd1362, %rd1656;

BB41_693:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB41_695;

ld.u64 %rd1363, [%rd540+-128];
add.s64 %rd1656, %rd1363, %rd1656;

BB41_695:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB41_697;

ld.u64 %rd1364, [%rd540+-256];
add.s64 %rd1656, %rd1364, %rd1656;

BB41_697:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB41_699;

ld.u64 %rd1365, [%rd540+-512];
add.s64 %rd1656, %rd1365, %rd1656;

BB41_699:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
ld.u64 %rd1688, [%rd387+1016];
mov.u64 %rd1678, %rd556;
@%p21 bra BB41_701;

ld.u64 %rd1678, [%rd540+-8];

BB41_701:
bar.sync 0;
st.u64 [%rd540], %rd1678;
bar.sync 0;
bra.uni BB41_702;

BB41_646:
@%p42 bra BB41_648;

ld.u64 %rd1346, [%rd387];
add.s64 %rd1347, %rd1346, %rd556;
st.u64 [%rd387], %rd1347;

BB41_648:
setp.ge.s32	%p414, %r1, %r166;
mov.u64 %rd1686, %rd556;
@%p414 bra BB41_650;

ld.u64 %rd612, [%rd540];
mov.u64 %rd1686, %rd612;

BB41_650:
mov.u64 %rd1671, %rd1686;
mov.u64 %rd1685, %rd1671;
bar.sync 0;
setp.le.s32	%p415, %r1, %r166;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB41_652;
bra.uni BB41_651;

BB41_651:
ld.u64 %rd1348, [%rd540+-8];
add.s64 %rd1685, %rd1348, %rd1685;

BB41_652:
mov.u64 %rd1684, %rd1685;
bar.sync 0;
@%p414 bra BB41_654;

st.u64 [%rd540], %rd1684;

BB41_654:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r27, %r166;
and.pred %p420, %p419, %p33;
@!%p420 bra BB41_656;
bra.uni BB41_655;

BB41_655:
ld.u64 %rd1349, [%rd540+-16];
add.s64 %rd1684, %rd1349, %rd1684;

BB41_656:
mov.u64 %rd1683, %rd1684;
bar.sync 0;
@%p414 bra BB41_658;

st.u64 [%rd540], %rd1683;

BB41_658:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r154, %r27, -2;
setp.lt.s32	%p422, %r154, %r166;
and.pred %p423, %p422, %p34;
@!%p423 bra BB41_660;
bra.uni BB41_659;

BB41_659:
ld.u64 %rd1350, [%rd540+-32];
add.s64 %rd1683, %rd1350, %rd1683;

BB41_660:
mov.u64 %rd1682, %rd1683;
bar.sync 0;
@%p414 bra BB41_662;

st.u64 [%rd540], %rd1682;

BB41_662:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r155, %r27, -6;
setp.lt.s32	%p425, %r155, %r166;
and.pred %p426, %p425, %p35;
@!%p426 bra BB41_664;
bra.uni BB41_663;

BB41_663:
ld.u64 %rd1351, [%rd540+-64];
add.s64 %rd1682, %rd1351, %rd1682;

BB41_664:
mov.u64 %rd1681, %rd1682;
bar.sync 0;
@%p414 bra BB41_666;

st.u64 [%rd540], %rd1681;

BB41_666:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r156, %r27, -14;
setp.lt.s32	%p428, %r156, %r166;
and.pred %p429, %p428, %p36;
@!%p429 bra BB41_668;
bra.uni BB41_667;

BB41_667:
ld.u64 %rd1352, [%rd540+-128];
add.s64 %rd1681, %rd1352, %rd1681;

BB41_668:
mov.u64 %rd1680, %rd1681;
bar.sync 0;
@%p414 bra BB41_670;

st.u64 [%rd540], %rd1680;

BB41_670:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r157, %r27, -30;
setp.lt.s32	%p431, %r157, %r166;
and.pred %p432, %p431, %p37;
@!%p432 bra BB41_672;
bra.uni BB41_671;

BB41_671:
ld.u64 %rd1353, [%rd540+-256];
add.s64 %rd1680, %rd1353, %rd1680;

BB41_672:
mov.u64 %rd1679, %rd1680;
bar.sync 0;
@%p414 bra BB41_674;

st.u64 [%rd540], %rd1679;

BB41_674:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r158, %r27, -62;
setp.lt.s32	%p434, %r158, %r166;
and.pred %p435, %p434, %p38;
@!%p435 bra BB41_676;
bra.uni BB41_675;

BB41_675:
ld.u64 %rd1354, [%rd540+-512];
add.s64 %rd1679, %rd1354, %rd1679;

BB41_676:
bar.sync 0;
@%p414 bra BB41_678;

st.u64 [%rd540], %rd1679;

BB41_678:
setp.lt.s32	%p39, %r1, %r166;
bar.sync 0;
add.s32 %r159, %r166, -1;
mul.wide.s32 %rd1355, %r159, 8;
add.s64 %rd1356, %rd387, %rd1355;
ld.u64 %rd1688, [%rd1356];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.b64	%rd1655, %rd556, %rd1679, %p39;
@%p439 bra BB41_680;

ld.u64 %rd1655, [%rd540+-8];

BB41_680:
bar.sync 0;
@%p414 bra BB41_682;

st.u64 [%rd540], %rd1655;

BB41_682:
bar.sync 0;

BB41_702:
mov.u64 %rd1687, %rd1688;
@%p401 bra BB41_704;

ld.u64 %rd1700, [%rd540];

BB41_704:
bar.sync 0;
mul.wide.s32 %rd1366, %r31, 8;
add.s64 %rd653, %rd1, %rd1366;
setp.ge.u64	%p450, %rd1, %rd653;
@%p450 bra BB41_706;

ld.local.u64 %rd1367, [%rd1];
add.s64 %rd1700, %rd1367, %rd1700;
st.u64 [%rd542], %rd1700;

BB41_706:
setp.ge.u64	%p451, %rd543, %rd653;
@%p451 bra BB41_708;

ld.local.u64 %rd1368, [%rd1+8];
add.s64 %rd1700, %rd1368, %rd1700;
st.u64 [%rd542+8], %rd1700;

BB41_708:
add.s64 %rd1369, %rd543, 8;
setp.ge.u64	%p452, %rd1369, %rd653;
@%p452 bra BB41_710;

ld.local.u64 %rd1370, [%rd1+16];
add.s64 %rd1700, %rd1370, %rd1700;
st.u64 [%rd542+16], %rd1700;

BB41_710:
add.s64 %rd1371, %rd543, 16;
setp.ge.u64	%p453, %rd1371, %rd653;
@%p453 bra BB41_712;

ld.local.u64 %rd1372, [%rd1+24];
add.s64 %rd1700, %rd1372, %rd1700;
st.u64 [%rd542+24], %rd1700;

BB41_712:
add.s64 %rd1373, %rd543, 24;
setp.ge.u64	%p454, %rd1373, %rd653;
@%p454 bra BB41_714;

ld.local.u64 %rd1374, [%rd1+32];
add.s64 %rd1700, %rd1374, %rd1700;
st.u64 [%rd542+32], %rd1700;

BB41_714:
add.s64 %rd1375, %rd543, 32;
setp.ge.u64	%p455, %rd1375, %rd653;
@%p455 bra BB41_716;

ld.local.u64 %rd1376, [%rd1+40];
add.s64 %rd1700, %rd1376, %rd1700;
st.u64 [%rd542+40], %rd1700;

BB41_716:
add.s64 %rd1377, %rd543, 40;
setp.ge.u64	%p456, %rd1377, %rd653;
@%p456 bra BB41_718;

ld.local.u64 %rd1378, [%rd1+48];
add.s64 %rd1700, %rd1378, %rd1700;
st.u64 [%rd542+48], %rd1700;

BB41_718:
add.s64 %rd1379, %rd543, 48;
setp.ge.u64	%p457, %rd1379, %rd653;
@%p457 bra BB41_720;

ld.local.u64 %rd1380, [%rd1+56];
add.s64 %rd1700, %rd1380, %rd1700;
st.u64 [%rd542+56], %rd1700;

BB41_720:
add.s64 %rd1381, %rd543, 56;
setp.ge.u64	%p458, %rd1381, %rd653;
@%p458 bra BB41_722;

ld.local.u64 %rd1382, [%rd1+64];
add.s64 %rd1383, %rd1382, %rd1700;
st.u64 [%rd542+64], %rd1383;

BB41_722:
bar.sync 0;
@%p378 bra BB41_745;
bra.uni BB41_723;

BB41_745:
shl.b64 %rd1405, %rd539, 3;
add.s64 %rd1406, %rd1620, %rd1405;
ld.u64 %rd1407, [%rd540];
st.global.u64 [%rd1406], %rd1407;
ld.u64 %rd1408, [%rd540+1024];
st.global.u64 [%rd1406+1024], %rd1408;
ld.u64 %rd1409, [%rd540+2048];
st.global.u64 [%rd1406+2048], %rd1409;
ld.u64 %rd1410, [%rd540+3072];
st.global.u64 [%rd1406+3072], %rd1410;
ld.u64 %rd1411, [%rd540+4096];
st.global.u64 [%rd1406+4096], %rd1411;
ld.u64 %rd1412, [%rd540+5120];
st.global.u64 [%rd1406+5120], %rd1412;
ld.u64 %rd1413, [%rd540+6144];
st.global.u64 [%rd1406+6144], %rd1413;
ld.u64 %rd1414, [%rd540+7168];
st.global.u64 [%rd1406+7168], %rd1414;
ld.u64 %rd1415, [%rd540+8192];
st.global.u64 [%rd1406+8192], %rd1415;
bra.uni BB41_746;

BB41_723:
mul.lo.s64 %rd1384, %rd1616, 1152;
add.s64 %rd1385, %rd553, %rd1384;
shl.b64 %rd1386, %rd1385, 3;
add.s64 %rd1701, %rd2, %rd1386;
mov.u64 %rd1702, %rd387;
setp.ge.u64	%p459, %rd387, %rd577;
@%p459 bra BB41_746;

BB41_724:
sub.s64 %rd674, %rd577, %rd1702;
setp.gt.s64	%p460, %rd674, 9208;
add.s64 %rd675, %rd1702, %rd552;
@%p460 bra BB41_743;
bra.uni BB41_725;

BB41_743:
ld.u64 %rd1396, [%rd675];
st.global.u64 [%rd1701+8], %rd1396;
ld.u64 %rd1397, [%rd675+1024];
st.global.u64 [%rd1701+1032], %rd1397;
ld.u64 %rd1398, [%rd675+2048];
st.global.u64 [%rd1701+2056], %rd1398;
ld.u64 %rd1399, [%rd675+3072];
st.global.u64 [%rd1701+3080], %rd1399;
ld.u64 %rd1400, [%rd675+4096];
st.global.u64 [%rd1701+4104], %rd1400;
ld.u64 %rd1401, [%rd675+5120];
st.global.u64 [%rd1701+5128], %rd1401;
ld.u64 %rd1402, [%rd675+6144];
st.global.u64 [%rd1701+6152], %rd1402;
ld.u64 %rd1403, [%rd675+7168];
st.global.u64 [%rd1701+7176], %rd1403;
ld.u64 %rd1404, [%rd675+8192];
st.global.u64 [%rd1701+8200], %rd1404;
bra.uni BB41_744;

BB41_725:
shr.s64 %rd676, %rd674, 3;
setp.ge.s64	%p461, %rd539, %rd676;
@%p461 bra BB41_727;

ld.u64 %rd1387, [%rd675];
st.global.u64 [%rd1701+8], %rd1387;

BB41_727:
setp.ge.s64	%p462, %rd544, %rd676;
@%p462 bra BB41_729;

ld.u64 %rd1388, [%rd675+1024];
st.global.u64 [%rd1701+1032], %rd1388;

BB41_729:
setp.ge.s64	%p463, %rd545, %rd676;
@%p463 bra BB41_731;

ld.u64 %rd1389, [%rd675+2048];
st.global.u64 [%rd1701+2056], %rd1389;

BB41_731:
setp.ge.s64	%p464, %rd546, %rd676;
@%p464 bra BB41_733;

ld.u64 %rd1390, [%rd675+3072];
st.global.u64 [%rd1701+3080], %rd1390;

BB41_733:
setp.ge.s64	%p465, %rd547, %rd676;
@%p465 bra BB41_735;

ld.u64 %rd1391, [%rd675+4096];
st.global.u64 [%rd1701+4104], %rd1391;

BB41_735:
setp.ge.s64	%p466, %rd548, %rd676;
@%p466 bra BB41_737;

ld.u64 %rd1392, [%rd675+5120];
st.global.u64 [%rd1701+5128], %rd1392;

BB41_737:
setp.ge.s64	%p467, %rd549, %rd676;
@%p467 bra BB41_739;

ld.u64 %rd1393, [%rd675+6144];
st.global.u64 [%rd1701+6152], %rd1393;

BB41_739:
setp.ge.s64	%p468, %rd550, %rd676;
@%p468 bra BB41_741;

ld.u64 %rd1394, [%rd675+7168];
st.global.u64 [%rd1701+7176], %rd1394;

BB41_741:
setp.ge.s64	%p469, %rd551, %rd676;
@%p469 bra BB41_744;

ld.u64 %rd1395, [%rd675+8192];
st.global.u64 [%rd1701+8200], %rd1395;

BB41_744:
add.s64 %rd1702, %rd1702, 9216;
add.s64 %rd1701, %rd1701, 9216;
setp.lt.u64	%p470, %rd1702, %rd577;
@%p470 bra BB41_724;

BB41_746:
bar.sync 0;
add.s64 %rd1636, %rd558, 9216;
add.s64 %rd1620, %rd1620, 9216;
add.s64 %rd1617, %rd557, 9216;
mov.u64 %rd1629, %rd1617;
sub.s64 %rd1416, %rd1617, %rd10;
setp.lt.s64	%p471, %rd1416, 0;
add.s64 %rd1616, %rd1616, 1;
@%p471 bra BB41_579;

BB41_747:
@%p42 bra BB41_763;


	{ 
.reg .pred p; 
isspacep.shared p, %rd387; 
selp.u32 %r160, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r160, 0;
@%p473 bra BB41_762;

mov.u64 %rd1418, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1419, %rd1418;
sub.s64 %rd685, %rd387, %rd1419;
setp.eq.s64	%p474, %rd387, 0;
@%p474 bra BB41_763;

add.s64 %rd1420, %rd685, -16;
add.s64 %rd1422, %rd1418, %rd1420;
add.s64 %rd687, %rd1419, %rd1420;
ld.shared.u8 %rs49, [%rd1422];
or.b16 %rs50, %rs49, 1;
st.shared.u8 [%rd1422], %rs50;
ld.shared.u64 %rd688, [%rd1422+8];
setp.eq.s64	%p475, %rd688, 0;
mov.u64 %rd1706, %rd687;
@%p475 bra BB41_756;

mov.u64 %rd689, %rd687;
ld.u8 %rs51, [%rd688];
and.b16 %rs52, %rs51, 1;
setp.eq.b16	%p476, %rs52, 1;
mov.u64 %rd1706, %rd689;
@!%p476 bra BB41_756;
bra.uni BB41_752;

BB41_752:
ld.u64 %rd691, [%rd688];
shr.u64 %rd692, %rd691, 1;
add.s64 %rd693, %rd688, 16;
add.s64 %rd694, %rd693, %rd692;
ld.shared.u64 %rd1424, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd694, %rd1424;
mov.u64 %rd1706, %rd688;
@%p477 bra BB41_756;

ld.u8 %rs53, [%rd694];
and.b16 %rs54, %rs53, 1;
setp.eq.b16	%p478, %rs54, 1;
mov.u64 %rd1703, %rd688;
mov.u64 %rd1706, %rd1703;
@!%p478 bra BB41_756;
bra.uni BB41_754;

BB41_754:
ld.u64 %rd1425, [%rd694];
shr.u64 %rd1426, %rd1425, 1;
add.s64 %rd1427, %rd1426, %rd692;
add.s64 %rd1428, %rd1427, 16;
shl.b64 %rd1429, %rd1428, 1;
and.b64 %rd1430, %rd691, 1;
or.b64 %rd1431, %rd1429, %rd1430;
st.u64 [%rd688], %rd1431;
and.b64 %rd695, %rd1428, 9223372036854775807;
add.s64 %rd1432, %rd693, %rd695;
ld.shared.u64 %rd1433, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd1432, %rd1433;
mov.u64 %rd1704, %rd688;
mov.u64 %rd1706, %rd1704;
@%p479 bra BB41_756;

add.s64 %rd1434, %rd695, %rd693;
st.u64 [%rd1434+8], %rd688;
mov.u64 %rd1706, %rd688;

BB41_756:
ld.u64 %rd698, [%rd1706];
shr.u64 %rd699, %rd698, 1;
add.s64 %rd700, %rd1706, 16;
add.s64 %rd701, %rd700, %rd699;
ld.shared.u64 %rd1435, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd701, %rd1435;
@%p480 bra BB41_760;

ld.u8 %rs55, [%rd701];
and.b16 %rs56, %rs55, 1;
setp.eq.b16	%p481, %rs56, 1;
@!%p481 bra BB41_763;
bra.uni BB41_758;

BB41_758:
ld.u64 %rd1436, [%rd701];
shr.u64 %rd1437, %rd1436, 1;
add.s64 %rd1438, %rd1437, %rd699;
add.s64 %rd1439, %rd1438, 16;
shl.b64 %rd1440, %rd1439, 1;
and.b64 %rd1441, %rd698, 1;
or.b64 %rd1442, %rd1440, %rd1441;
st.u64 [%rd1706], %rd1442;
and.b64 %rd702, %rd1439, 9223372036854775807;
add.s64 %rd1443, %rd700, %rd702;
ld.shared.u64 %rd1444, [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd1443, %rd1444;
@%p482 bra BB41_763;

add.s64 %rd1445, %rd702, %rd700;
st.u64 [%rd1445+8], %rd1706;
bra.uni BB41_763;

BB41_762:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd387;
call.uni 
free, 
(
param0
);


	}

BB41_763:
bar.sync 0;

BB41_764:
ret;

BB41_760:
setp.lt.u64	%p483, %rd701, %rd1706;
@%p483 bra BB41_763;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail75_GLOBAL__N__51_tmpxft_00005997_00000000_7_SparseCUDATensor_cpp1_ii_72ef7f2019s_on_chip_allocatorE+8], %rd1706;
bra.uni BB41_763;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot42[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<967>;


mov.u64 %rd966, __local_depot42;
cvta.local.u64 %SP, %rd966;
ld.param.u64 %rd305, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0+48];
ld.param.u64 %rd301, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0+8];
ld.param.u64 %rd300, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0];
ld.param.u64 %rd302, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0+16];
ld.param.u64 %rd304, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0+40];
mov.u32 %r23, %ctaid.x;
cvt.u64.u32	%rd306, %r23;
mul.lo.s64 %rd1, %rd306, %rd304;
mul.lo.s32 %r24, %r23, 1792;
cvt.u64.u32	%rd307, %r24;
sub.s64 %rd308, %rd302, %rd307;
cvt.u32.u64	%r25, %rd308;
mov.u32 %r26, 1792;
min.u32 %r1, %r25, %r26;
add.u64 %rd309, %SP, 16;
cvta.to.local.u64 %rd2, %rd309;
add.u64 %rd310, %SP, 0;
cvta.to.local.u64 %rd3, %rd310;
add.u64 %rd311, %SP, 32;
cvta.to.local.u64 %rd4, %rd311;
cvta.to.global.u64 %rd312, %rd300;
cvta.to.global.u64 %rd313, %rd301;
cvta.to.global.u64 %rd5, %rd305;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd314, %r68;
add.s64 %rd315, %rd314, %rd307;
shl.b64 %rd316, %rd315, 3;
add.s64 %rd6, %rd312, %rd316;
add.s64 %rd7, %rd313, %rd316;
@%p16 bra BB42_15;
bra.uni BB42_1;

BB42_15:
ld.global.u64 %rd533, [%rd6];
ld.global.u64 %rd521, [%rd7];
ld.global.u64 %rd534, [%rd6+2048];
ld.global.u64 %rd520, [%rd7+2048];
ld.global.u64 %rd535, [%rd6+4096];
ld.global.u64 %rd519, [%rd7+4096];
ld.global.u64 %rd536, [%rd6+6144];
ld.global.u64 %rd518, [%rd7+6144];
ld.global.u64 %rd517, [%rd6+8192];
ld.global.u64 %rd516, [%rd7+8192];
ld.global.u64 %rd515, [%rd6+10240];
ld.global.u64 %rd514, [%rd7+10240];
ld.global.u64 %rd513, [%rd6+12288];
ld.global.u64 %rd512, [%rd7+12288];
bra.uni BB42_16;

BB42_1:
mov.u64 %rd318, 0;
mov.u64 %rd521, %rd318;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd540, %rd318;
@%p17 bra BB42_3;

ld.global.u64 %rd8, [%rd6];
ld.global.u64 %rd521, [%rd7];
mov.u64 %rd540, %rd8;

BB42_3:
mov.u64 %rd525, %rd540;
mov.u64 %rd533, %rd525;
add.s32 %r27, %r68, 256;
mov.u64 %rd520, %rd318;
setp.ge.u32	%p18, %r27, %r1;
mov.u64 %rd539, %rd318;
@%p18 bra BB42_5;

ld.global.u64 %rd539, [%rd6+2048];
ld.global.u64 %rd520, [%rd7+2048];

BB42_5:
mov.u64 %rd534, %rd539;
add.s32 %r28, %r68, 512;
mov.u64 %rd519, %rd318;
setp.ge.u32	%p19, %r28, %r1;
mov.u64 %rd538, %rd318;
@%p19 bra BB42_7;

ld.global.u64 %rd538, [%rd6+4096];
ld.global.u64 %rd519, [%rd7+4096];

BB42_7:
mov.u64 %rd535, %rd538;
add.s32 %r29, %r68, 768;
mov.u64 %rd518, %rd318;
setp.ge.u32	%p20, %r29, %r1;
mov.u64 %rd537, %rd318;
@%p20 bra BB42_9;

ld.global.u64 %rd537, [%rd6+6144];
ld.global.u64 %rd518, [%rd7+6144];

BB42_9:
mov.u64 %rd536, %rd537;
mov.u64 %rd517, 0;
add.s32 %r30, %r68, 1024;
mov.u64 %rd516, %rd517;
setp.ge.u32	%p21, %r30, %r1;
@%p21 bra BB42_11;

ld.global.u64 %rd517, [%rd6+8192];
ld.global.u64 %rd516, [%rd7+8192];

BB42_11:
mov.u64 %rd515, 0;
add.s32 %r31, %r68, 1280;
mov.u64 %rd514, %rd515;
setp.ge.u32	%p22, %r31, %r1;
@%p22 bra BB42_13;

ld.global.u64 %rd515, [%rd6+10240];
ld.global.u64 %rd514, [%rd7+10240];

BB42_13:
mov.u64 %rd513, 0;
add.s32 %r32, %r68, 1536;
mov.u64 %rd512, %rd513;
setp.ge.u32	%p23, %r32, %r1;
@%p23 bra BB42_16;

ld.global.u64 %rd513, [%rd6+12288];
ld.global.u64 %rd512, [%rd7+12288];

BB42_16:
add.s64 %rd332, %rd314, %rd1;
shl.b64 %rd333, %rd332, 4;
add.s64 %rd62, %rd5, %rd333;
@%p16 bra BB42_30;
bra.uni BB42_17;

BB42_30:
st.global.u64 [%rd62], %rd533;
st.global.u64 [%rd62+8], %rd521;
st.global.u64 [%rd62+4096], %rd534;
st.global.u64 [%rd62+4104], %rd520;
st.global.u64 [%rd62+8192], %rd535;
st.global.u64 [%rd62+8200], %rd519;
st.global.u64 [%rd62+12288], %rd536;
st.global.u64 [%rd62+12296], %rd518;
st.global.u64 [%rd62+16384], %rd517;
st.global.u64 [%rd62+16392], %rd516;
st.global.u64 [%rd62+20480], %rd515;
st.global.u64 [%rd62+20488], %rd514;
bra.uni BB42_31;

BB42_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB42_19;

st.global.u64 [%rd62], %rd533;
st.global.u64 [%rd62+8], %rd521;

BB42_19:
add.s32 %r33, %r68, 256;
setp.ge.u32	%p26, %r33, %r1;
@%p26 bra BB42_21;

st.global.u64 [%rd62+4096], %rd534;
st.global.u64 [%rd62+4104], %rd520;

BB42_21:
add.s32 %r34, %r68, 512;
setp.ge.u32	%p27, %r34, %r1;
@%p27 bra BB42_23;

st.global.u64 [%rd62+8192], %rd535;
st.global.u64 [%rd62+8200], %rd519;

BB42_23:
add.s32 %r35, %r68, 768;
setp.ge.u32	%p28, %r35, %r1;
@%p28 bra BB42_25;

st.global.u64 [%rd62+12288], %rd536;
st.global.u64 [%rd62+12296], %rd518;

BB42_25:
add.s32 %r36, %r68, 1024;
setp.ge.u32	%p29, %r36, %r1;
@%p29 bra BB42_27;

st.global.u64 [%rd62+16384], %rd517;
st.global.u64 [%rd62+16392], %rd516;

BB42_27:
add.s32 %r37, %r68, 1280;
setp.ge.u32	%p30, %r37, %r1;
@%p30 bra BB42_29;

st.global.u64 [%rd62+20480], %rd515;
st.global.u64 [%rd62+20488], %rd514;

BB42_29:
add.s32 %r38, %r68, 1536;
setp.ge.u32	%p31, %r38, %r1;
@%p31 bra BB42_32;

BB42_31:
st.global.u64 [%rd62+24576], %rd513;
st.global.u64 [%rd62+24584], %rd512;

BB42_32:
bar.sync 0;
mov.u64 %rd334, 0;
st.local.u64 [%rd4], %rd334;
st.local.u64 [%rd4+8], %rd334;
st.local.u64 [%rd4+16], %rd334;
st.local.u64 [%rd4+24], %rd334;
st.local.u64 [%rd4+32], %rd334;
st.local.u64 [%rd4+40], %rd334;
st.local.u64 [%rd4+48], %rd334;
st.local.u64 [%rd4+56], %rd334;
st.local.u64 [%rd4+64], %rd334;
st.local.u64 [%rd4+72], %rd334;
st.local.u64 [%rd4+80], %rd334;
st.local.u64 [%rd4+88], %rd334;
st.local.u64 [%rd4+96], %rd334;
st.local.u64 [%rd4+104], %rd334;
mul.lo.s32 %r5, %r68, 7;
add.s32 %r39, %r5, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r6, %r68, -7, %r1;
selp.b32	%r7, %r6, 7, %p32;
cvt.u64.u32	%rd335, %r5;
add.s64 %rd336, %rd335, %rd1;
setp.eq.s32	%p33, %r7, 0;
shl.b64 %rd337, %rd336, 4;
add.s64 %rd64, %rd5, %rd337;
mov.u64 %rd894, %rd334;
@%p33 bra BB42_34;

ld.global.u64 %rd338, [%rd64];
st.local.u64 [%rd4], %rd338;
ld.global.u64 %rd65, [%rd64+8];
st.local.u64 [%rd4+8], %rd65;
mov.u64 %rd894, %rd65;

BB42_34:
mov.u64 %rd545, %rd894;
mov.u64 %rd881, %rd545;
mov.u64 %rd879, %rd334;
setp.lt.u32	%p34, %r7, 2;
mov.u64 %rd893, %rd334;
@%p34 bra BB42_36;

ld.global.u64 %rd893, [%rd64+16];
ld.global.u64 %rd879, [%rd64+24];
st.local.u64 [%rd4+16], %rd893;
st.local.u64 [%rd4+24], %rd879;

BB42_36:
mov.u64 %rd880, %rd893;
mov.u64 %rd877, %rd879;
mov.u64 %rd902, %rd334;
setp.lt.u32	%p35, %r7, 3;
mov.u64 %rd892, %rd334;
@%p35 bra BB42_38;

ld.global.u64 %rd892, [%rd64+32];
ld.global.u64 %rd902, [%rd64+40];
st.local.u64 [%rd4+32], %rd892;
st.local.u64 [%rd4+40], %rd902;

BB42_38:
mov.u64 %rd883, %rd892;
mov.u64 %rd900, %rd902;
mov.u64 %rd905, %rd334;
setp.lt.u32	%p36, %r7, 4;
mov.u64 %rd891, %rd334;
@%p36 bra BB42_40;

ld.global.u64 %rd891, [%rd64+48];
ld.global.u64 %rd905, [%rd64+56];
st.local.u64 [%rd4+48], %rd891;
st.local.u64 [%rd4+56], %rd905;

BB42_40:
mov.u64 %rd882, %rd891;
mov.u64 %rd903, %rd905;
mov.u64 %rd910, %rd334;
setp.lt.u32	%p37, %r7, 5;
mov.u64 %rd890, %rd334;
@%p37 bra BB42_42;

ld.global.u64 %rd890, [%rd64+64];
ld.global.u64 %rd910, [%rd64+72];
st.local.u64 [%rd4+64], %rd890;
st.local.u64 [%rd4+72], %rd910;

BB42_42:
mov.u64 %rd884, %rd890;
mov.u64 %rd908, %rd910;
mov.u64 %rd897, 0;
mov.u64 %rd913, %rd897;
setp.lt.u32	%p38, %r7, 6;
@%p38 bra BB42_44;

ld.global.u64 %rd897, [%rd64+80];
ld.global.u64 %rd913, [%rd64+88];
st.local.u64 [%rd4+80], %rd897;
st.local.u64 [%rd4+88], %rd913;

BB42_44:
mov.u64 %rd895, %rd897;
mov.u64 %rd911, %rd913;
mov.u64 %rd917, 0;
mov.u64 %rd915, %rd917;
setp.lt.u32	%p39, %r7, 7;
@%p39 bra BB42_46;

ld.global.u64 %rd917, [%rd64+96];
ld.global.u64 %rd915, [%rd64+104];
st.local.u64 [%rd4+96], %rd917;
st.local.u64 [%rd4+104], %rd915;

BB42_46:
mov.u64 %rd916, %rd917;
mov.u64 %rd914, %rd915;
setp.gt.u32	%p40, %r7, 6;
@%p40 bra BB42_73;

ld.local.u64 %rd351, [%rd4];
ld.local.u64 %rd352, [%rd4+8];
st.local.u64 [%rd3+8], %rd352;
st.local.u64 [%rd3], %rd351;
@%p34 bra BB42_49;

ld.local.u64 %rd357, [%rd3];
setp.lt.s64	%p42, %rd357, %rd880;
max.s64 %rd358, %rd880, %rd357;
add.s64 %rd359, %rd4, 16;
selp.b64	%rd360, %rd359, %rd3, %p42;
st.local.u64 [%rd3], %rd358;
ld.local.u64 %rd361, [%rd360+8];
st.local.u64 [%rd3+8], %rd361;

BB42_49:
@%p35 bra BB42_51;

ld.local.u64 %rd364, [%rd3];
setp.lt.s64	%p44, %rd364, %rd883;
max.s64 %rd365, %rd883, %rd364;
add.s64 %rd366, %rd4, 32;
selp.b64	%rd367, %rd366, %rd3, %p44;
st.local.u64 [%rd3], %rd365;
ld.local.u64 %rd368, [%rd367+8];
st.local.u64 [%rd3+8], %rd368;

BB42_51:
@%p36 bra BB42_53;

ld.local.u64 %rd371, [%rd3];
setp.lt.s64	%p46, %rd371, %rd882;
max.s64 %rd372, %rd882, %rd371;
add.s64 %rd373, %rd4, 48;
selp.b64	%rd374, %rd373, %rd3, %p46;
st.local.u64 [%rd3], %rd372;
ld.local.u64 %rd375, [%rd374+8];
st.local.u64 [%rd3+8], %rd375;

BB42_53:
@%p37 bra BB42_55;

ld.local.u64 %rd378, [%rd3];
setp.lt.s64	%p48, %rd378, %rd884;
max.s64 %rd379, %rd884, %rd378;
add.s64 %rd380, %rd4, 64;
selp.b64	%rd381, %rd380, %rd3, %p48;
st.local.u64 [%rd3], %rd379;
ld.local.u64 %rd382, [%rd381+8];
st.local.u64 [%rd3+8], %rd382;

BB42_55:
@%p38 bra BB42_57;

ld.local.u64 %rd385, [%rd3];
setp.lt.s64	%p50, %rd385, %rd895;
max.s64 %rd386, %rd895, %rd385;
add.s64 %rd387, %rd4, 80;
selp.b64	%rd388, %rd387, %rd3, %p50;
st.local.u64 [%rd3], %rd386;
ld.local.u64 %rd389, [%rd388+8];
st.local.u64 [%rd3+8], %rd389;

BB42_57:
@%p39 bra BB42_59;

ld.local.u64 %rd392, [%rd3];
setp.lt.s64	%p52, %rd392, %rd916;
max.s64 %rd393, %rd916, %rd392;
add.s64 %rd394, %rd4, 96;
selp.b64	%rd395, %rd394, %rd3, %p52;
st.local.u64 [%rd3], %rd393;
ld.local.u64 %rd396, [%rd395+8];
st.local.u64 [%rd3+8], %rd396;

BB42_59:
setp.ne.s32	%p53, %r7, 0;
mov.u64 %rd889, %rd881;
@%p53 bra BB42_61;

ld.local.u64 %rd399, [%rd3];
ld.local.u64 %rd889, [%rd3+8];
st.local.u64 [%rd4], %rd399;
st.local.u64 [%rd4+8], %rd889;

BB42_61:
mov.u64 %rd881, %rd889;
setp.gt.u32	%p54, %r7, 1;
mov.u64 %rd878, %rd877;
mov.u64 %rd888, %rd880;
@%p54 bra BB42_63;

ld.local.u64 %rd888, [%rd3];
ld.local.u64 %rd878, [%rd3+8];
st.local.u64 [%rd4+16], %rd888;
st.local.u64 [%rd4+24], %rd878;

BB42_63:
mov.u64 %rd880, %rd888;
mov.u64 %rd877, %rd878;
setp.gt.u32	%p55, %r7, 2;
mov.u64 %rd901, %rd900;
mov.u64 %rd887, %rd883;
@%p55 bra BB42_65;

ld.local.u64 %rd887, [%rd3];
ld.local.u64 %rd901, [%rd3+8];
st.local.u64 [%rd4+32], %rd887;
st.local.u64 [%rd4+40], %rd901;

BB42_65:
mov.u64 %rd883, %rd887;
mov.u64 %rd900, %rd901;
setp.gt.u32	%p56, %r7, 3;
mov.u64 %rd904, %rd903;
mov.u64 %rd886, %rd882;
@%p56 bra BB42_67;

ld.local.u64 %rd886, [%rd3];
ld.local.u64 %rd904, [%rd3+8];
st.local.u64 [%rd4+48], %rd886;
st.local.u64 [%rd4+56], %rd904;

BB42_67:
mov.u64 %rd882, %rd886;
mov.u64 %rd903, %rd904;
setp.gt.u32	%p57, %r7, 4;
mov.u64 %rd909, %rd908;
mov.u64 %rd885, %rd884;
@%p57 bra BB42_69;

ld.local.u64 %rd885, [%rd3];
ld.local.u64 %rd909, [%rd3+8];
st.local.u64 [%rd4+64], %rd885;
st.local.u64 [%rd4+72], %rd909;

BB42_69:
mov.u64 %rd884, %rd885;
mov.u64 %rd908, %rd909;
setp.gt.u32	%p58, %r7, 5;
mov.u64 %rd912, %rd911;
mov.u64 %rd896, %rd895;
@%p58 bra BB42_71;

ld.local.u64 %rd896, [%rd3];
ld.local.u64 %rd912, [%rd3+8];
st.local.u64 [%rd4+80], %rd896;
st.local.u64 [%rd4+88], %rd912;

BB42_71:
mov.u64 %rd895, %rd896;
mov.u64 %rd911, %rd912;
@%p40 bra BB42_73;

ld.local.u64 %rd916, [%rd3];
ld.local.u64 %rd914, [%rd3+8];
st.local.u64 [%rd4+96], %rd916;
st.local.u64 [%rd4+104], %rd914;

BB42_73:
mov.u64 %rd790, %rd880;
mov.u64 %rd789, %rd881;
mov.u64 %rd791, %rd877;
mov.u64 %rd794, %rd882;
mov.u64 %rd792, %rd883;
mov.u64 %rd793, %rd900;
mov.u64 %rd795, %rd903;
mov.u64 %rd798, %rd895;
mov.u64 %rd796, %rd884;
mov.u64 %rd797, %rd908;
mov.u64 %rd799, %rd911;
mov.u64 %rd800, %rd916;
mov.u64 %rd801, %rd914;
mul.lo.s32 %r63, %r68, 7;
setp.ge.u32	%p60, %r63, %r1;
@%p60 bra BB42_116;

ld.local.u64 %rd128, [%rd4];
setp.ge.s64	%p61, %rd790, %rd128;
mov.u64 %rd874, %rd791;
mov.u64 %rd876, %rd789;
mov.u64 %rd873, %rd790;
mov.u64 %rd875, %rd128;
@%p61 bra BB42_76;

st.local.u64 [%rd4], %rd790;
st.local.u64 [%rd4+16], %rd128;
st.local.u64 [%rd4+8], %rd791;
st.local.u64 [%rd4+24], %rd789;
mov.u64 %rd876, %rd791;
mov.u64 %rd874, %rd789;
mov.u64 %rd631, %rd790;
mov.u64 %rd873, %rd128;
mov.u64 %rd875, %rd631;

BB42_76:
mov.u64 %rd865, %rd873;
mov.u64 %rd866, %rd874;
mov.u64 %rd855, %rd875;
mov.u64 %rd856, %rd876;
setp.ge.s64	%p62, %rd794, %rd792;
mov.u64 %rd899, %rd795;
mov.u64 %rd898, %rd793;
mov.u64 %rd871, %rd792;
mov.u64 %rd872, %rd794;
@%p62 bra BB42_78;

st.local.u64 [%rd4+32], %rd794;
st.local.u64 [%rd4+48], %rd792;
st.local.u64 [%rd4+40], %rd795;
st.local.u64 [%rd4+56], %rd793;
mov.u64 %rd898, %rd795;
mov.u64 %rd899, %rd793;
mov.u64 %rd872, %rd792;
mov.u64 %rd871, %rd794;

BB42_78:
mov.u64 %rd136, %rd871;
mov.u64 %rd135, %rd898;
mov.u64 %rd861, %rd872;
mov.u64 %rd862, %rd899;
setp.ge.s64	%p63, %rd798, %rd796;
mov.u64 %rd907, %rd799;
mov.u64 %rd906, %rd797;
mov.u64 %rd869, %rd796;
mov.u64 %rd870, %rd798;
@%p63 bra BB42_80;

st.local.u64 [%rd4+64], %rd798;
st.local.u64 [%rd4+80], %rd796;
st.local.u64 [%rd4+72], %rd799;
st.local.u64 [%rd4+88], %rd797;
mov.u64 %rd906, %rd799;
mov.u64 %rd907, %rd797;
mov.u64 %rd870, %rd796;
mov.u64 %rd869, %rd798;

BB42_80:
mov.u64 %rd140, %rd869;
mov.u64 %rd139, %rd906;
mov.u64 %rd138, %rd870;
mov.u64 %rd137, %rd907;
setp.ge.s64	%p64, %rd136, %rd865;
mov.u64 %rd867, %rd136;
mov.u64 %rd868, %rd135;
@%p64 bra BB42_82;

st.local.u64 [%rd4+16], %rd136;
st.local.u64 [%rd4+32], %rd865;
st.local.u64 [%rd4+24], %rd135;
st.local.u64 [%rd4+40], %rd866;
mov.u64 %rd638, %rd866;
mov.u64 %rd640, %rd865;
mov.u64 %rd866, %rd135;
mov.u64 %rd865, %rd136;
mov.u64 %rd867, %rd640;
mov.u64 %rd868, %rd638;

BB42_82:
mov.u64 %rd144, %rd865;
mov.u64 %rd143, %rd866;
mov.u64 %rd849, %rd867;
mov.u64 %rd850, %rd868;
setp.ge.s64	%p65, %rd140, %rd861;
mov.u64 %rd863, %rd140;
mov.u64 %rd864, %rd139;
@%p65 bra BB42_84;

st.local.u64 [%rd4+48], %rd140;
st.local.u64 [%rd4+64], %rd861;
st.local.u64 [%rd4+56], %rd139;
st.local.u64 [%rd4+72], %rd862;
mov.u64 %rd642, %rd862;
mov.u64 %rd644, %rd861;
mov.u64 %rd862, %rd139;
mov.u64 %rd861, %rd140;
mov.u64 %rd863, %rd644;
mov.u64 %rd864, %rd642;

BB42_84:
mov.u64 %rd148, %rd861;
mov.u64 %rd147, %rd862;
mov.u64 %rd845, %rd863;
mov.u64 %rd846, %rd864;
setp.ge.s64	%p66, %rd800, %rd138;
mov.u64 %rd860, %rd801;
mov.u64 %rd859, %rd800;
mov.u64 %rd857, %rd138;
mov.u64 %rd858, %rd137;
@%p66 bra BB42_86;

st.local.u64 [%rd4+80], %rd800;
st.local.u64 [%rd4+96], %rd138;
st.local.u64 [%rd4+88], %rd801;
st.local.u64 [%rd4+104], %rd137;
mov.u64 %rd595, %rd801;
mov.u64 %rd598, %rd800;
mov.u64 %rd860, %rd137;
mov.u64 %rd859, %rd138;
mov.u64 %rd857, %rd598;
mov.u64 %rd858, %rd595;

BB42_86:
mov.u64 %rd152, %rd857;
mov.u64 %rd151, %rd858;
mov.u64 %rd835, %rd859;
mov.u64 %rd836, %rd860;
setp.ge.s64	%p67, %rd144, %rd855;
mov.u64 %rd853, %rd144;
mov.u64 %rd854, %rd143;
@%p67 bra BB42_88;

st.local.u64 [%rd4], %rd144;
st.local.u64 [%rd4+16], %rd855;
st.local.u64 [%rd4+8], %rd143;
st.local.u64 [%rd4+24], %rd856;
mov.u64 %rd633, %rd856;
mov.u64 %rd636, %rd855;
mov.u64 %rd856, %rd143;
mov.u64 %rd855, %rd144;
mov.u64 %rd853, %rd636;
mov.u64 %rd854, %rd633;

BB42_88:
mov.u64 %rd841, %rd853;
mov.u64 %rd842, %rd854;
mov.u64 %rd831, %rd855;
mov.u64 %rd832, %rd856;
setp.ge.s64	%p68, %rd148, %rd849;
mov.u64 %rd851, %rd148;
mov.u64 %rd852, %rd147;
@%p68 bra BB42_90;

st.local.u64 [%rd4+32], %rd148;
st.local.u64 [%rd4+48], %rd849;
st.local.u64 [%rd4+40], %rd147;
st.local.u64 [%rd4+56], %rd850;
mov.u64 %rd658, %rd850;
mov.u64 %rd660, %rd849;
mov.u64 %rd850, %rd147;
mov.u64 %rd849, %rd148;
mov.u64 %rd851, %rd660;
mov.u64 %rd852, %rd658;

BB42_90:
mov.u64 %rd160, %rd849;
mov.u64 %rd159, %rd850;
mov.u64 %rd837, %rd851;
mov.u64 %rd838, %rd852;
setp.ge.s64	%p69, %rd152, %rd845;
mov.u64 %rd847, %rd152;
mov.u64 %rd848, %rd151;
@%p69 bra BB42_92;

st.local.u64 [%rd4+64], %rd152;
st.local.u64 [%rd4+80], %rd845;
st.local.u64 [%rd4+72], %rd151;
st.local.u64 [%rd4+88], %rd846;
mov.u64 %rd666, %rd846;
mov.u64 %rd668, %rd845;
mov.u64 %rd846, %rd151;
mov.u64 %rd845, %rd152;
mov.u64 %rd847, %rd668;
mov.u64 %rd848, %rd666;

BB42_92:
mov.u64 %rd164, %rd845;
mov.u64 %rd163, %rd846;
mov.u64 %rd162, %rd847;
mov.u64 %rd161, %rd848;
setp.ge.s64	%p70, %rd160, %rd841;
mov.u64 %rd843, %rd160;
mov.u64 %rd844, %rd159;
@%p70 bra BB42_94;

st.local.u64 [%rd4+16], %rd160;
st.local.u64 [%rd4+32], %rd841;
st.local.u64 [%rd4+24], %rd159;
st.local.u64 [%rd4+40], %rd842;
mov.u64 %rd686, %rd842;
mov.u64 %rd688, %rd841;
mov.u64 %rd842, %rd159;
mov.u64 %rd841, %rd160;
mov.u64 %rd843, %rd688;
mov.u64 %rd844, %rd686;

BB42_94:
mov.u64 %rd168, %rd841;
mov.u64 %rd167, %rd842;
mov.u64 %rd825, %rd843;
mov.u64 %rd826, %rd844;
setp.ge.s64	%p71, %rd164, %rd837;
mov.u64 %rd839, %rd164;
mov.u64 %rd840, %rd163;
@%p71 bra BB42_96;

st.local.u64 [%rd4+48], %rd164;
st.local.u64 [%rd4+64], %rd837;
st.local.u64 [%rd4+56], %rd163;
st.local.u64 [%rd4+72], %rd838;
mov.u64 %rd690, %rd838;
mov.u64 %rd692, %rd837;
mov.u64 %rd838, %rd163;
mov.u64 %rd837, %rd164;
mov.u64 %rd839, %rd692;
mov.u64 %rd840, %rd690;

BB42_96:
mov.u64 %rd172, %rd837;
mov.u64 %rd171, %rd838;
mov.u64 %rd821, %rd839;
mov.u64 %rd822, %rd840;
setp.ge.s64	%p72, %rd835, %rd162;
mov.u64 %rd833, %rd162;
mov.u64 %rd834, %rd161;
@%p72 bra BB42_98;

st.local.u64 [%rd4+80], %rd835;
st.local.u64 [%rd4+96], %rd162;
st.local.u64 [%rd4+88], %rd836;
st.local.u64 [%rd4+104], %rd161;
mov.u64 %rd674, %rd836;
mov.u64 %rd676, %rd835;
mov.u64 %rd836, %rd161;
mov.u64 %rd835, %rd162;
mov.u64 %rd833, %rd676;
mov.u64 %rd834, %rd674;

BB42_98:
mov.u64 %rd176, %rd833;
mov.u64 %rd175, %rd834;
mov.u64 %rd811, %rd835;
mov.u64 %rd812, %rd836;
setp.ge.s64	%p73, %rd168, %rd831;
mov.u64 %rd829, %rd168;
mov.u64 %rd830, %rd167;
@%p73 bra BB42_100;

st.local.u64 [%rd4], %rd168;
st.local.u64 [%rd4+16], %rd831;
st.local.u64 [%rd4+8], %rd167;
st.local.u64 [%rd4+24], %rd832;
mov.u64 %rd682, %rd832;
mov.u64 %rd684, %rd831;
mov.u64 %rd832, %rd167;
mov.u64 %rd831, %rd168;
mov.u64 %rd829, %rd684;
mov.u64 %rd830, %rd682;

BB42_100:
mov.u64 %rd817, %rd829;
mov.u64 %rd818, %rd830;
mov.u64 %rd178, %rd831;
mov.u64 %rd806, %rd832;
setp.ge.s64	%p74, %rd172, %rd825;
mov.u64 %rd827, %rd172;
mov.u64 %rd828, %rd171;
@%p74 bra BB42_102;

st.local.u64 [%rd4+32], %rd172;
st.local.u64 [%rd4+48], %rd825;
st.local.u64 [%rd4+40], %rd171;
st.local.u64 [%rd4+56], %rd826;
mov.u64 %rd706, %rd826;
mov.u64 %rd708, %rd825;
mov.u64 %rd826, %rd171;
mov.u64 %rd825, %rd172;
mov.u64 %rd827, %rd708;
mov.u64 %rd828, %rd706;

BB42_102:
mov.u64 %rd184, %rd825;
mov.u64 %rd183, %rd826;
mov.u64 %rd813, %rd827;
mov.u64 %rd814, %rd828;
setp.ge.s64	%p75, %rd176, %rd821;
mov.u64 %rd823, %rd176;
mov.u64 %rd824, %rd175;
@%p75 bra BB42_104;

st.local.u64 [%rd4+64], %rd176;
st.local.u64 [%rd4+80], %rd821;
st.local.u64 [%rd4+72], %rd175;
st.local.u64 [%rd4+88], %rd822;
mov.u64 %rd714, %rd822;
mov.u64 %rd716, %rd821;
mov.u64 %rd822, %rd175;
mov.u64 %rd821, %rd176;
mov.u64 %rd823, %rd716;
mov.u64 %rd824, %rd714;

BB42_104:
mov.u64 %rd188, %rd821;
mov.u64 %rd187, %rd822;
mov.u64 %rd186, %rd823;
mov.u64 %rd185, %rd824;
setp.ge.s64	%p76, %rd184, %rd817;
mov.u64 %rd819, %rd184;
mov.u64 %rd820, %rd183;
@%p76 bra BB42_106;

st.local.u64 [%rd4+16], %rd184;
st.local.u64 [%rd4+32], %rd817;
st.local.u64 [%rd4+24], %rd183;
st.local.u64 [%rd4+40], %rd818;
mov.u64 %rd733, %rd818;
mov.u64 %rd735, %rd817;
mov.u64 %rd818, %rd183;
mov.u64 %rd817, %rd184;
mov.u64 %rd819, %rd735;
mov.u64 %rd820, %rd733;

BB42_106:
mov.u64 %rd192, %rd817;
mov.u64 %rd191, %rd818;
mov.u64 %rd802, %rd819;
mov.u64 %rd803, %rd820;
setp.ge.s64	%p77, %rd188, %rd813;
mov.u64 %rd815, %rd188;
mov.u64 %rd816, %rd187;
@%p77 bra BB42_108;

st.local.u64 [%rd4+48], %rd188;
st.local.u64 [%rd4+64], %rd813;
st.local.u64 [%rd4+56], %rd187;
st.local.u64 [%rd4+72], %rd814;
mov.u64 %rd737, %rd814;
mov.u64 %rd739, %rd813;
mov.u64 %rd814, %rd187;
mov.u64 %rd813, %rd188;
mov.u64 %rd815, %rd739;
mov.u64 %rd816, %rd737;

BB42_108:
mov.u64 %rd196, %rd813;
mov.u64 %rd195, %rd814;
mov.u64 %rd796, %rd815;
mov.u64 %rd797, %rd816;
setp.ge.s64	%p78, %rd811, %rd186;
mov.u64 %rd809, %rd186;
mov.u64 %rd810, %rd185;
@%p78 bra BB42_110;

st.local.u64 [%rd4+80], %rd811;
st.local.u64 [%rd4+96], %rd186;
st.local.u64 [%rd4+88], %rd812;
st.local.u64 [%rd4+104], %rd185;
mov.u64 %rd722, %rd812;
mov.u64 %rd724, %rd811;
mov.u64 %rd812, %rd185;
mov.u64 %rd811, %rd186;
mov.u64 %rd809, %rd724;
mov.u64 %rd810, %rd722;

BB42_110:
mov.u64 %rd200, %rd809;
mov.u64 %rd199, %rd810;
mov.u64 %rd800, %rd811;
mov.u64 %rd801, %rd812;
setp.ge.s64	%p79, %rd192, %rd178;
mov.u64 %rd807, %rd192;
mov.u64 %rd808, %rd191;
@%p79 bra BB42_112;

st.local.u64 [%rd4], %rd192;
st.local.u64 [%rd4+16], %rd178;
st.local.u64 [%rd4+8], %rd191;
st.local.u64 [%rd4+24], %rd806;
mov.u64 %rd730, %rd806;
mov.u64 %rd806, %rd191;
mov.u64 %rd807, %rd178;
mov.u64 %rd808, %rd730;

BB42_112:
mov.u64 %rd789, %rd806;
mov.u64 %rd790, %rd807;
mov.u64 %rd791, %rd808;
setp.ge.s64	%p80, %rd196, %rd802;
mov.u64 %rd804, %rd196;
mov.u64 %rd805, %rd195;
@%p80 bra BB42_114;

st.local.u64 [%rd4+32], %rd196;
st.local.u64 [%rd4+48], %rd802;
st.local.u64 [%rd4+40], %rd195;
st.local.u64 [%rd4+56], %rd803;
mov.u64 %rd753, %rd803;
mov.u64 %rd755, %rd802;
mov.u64 %rd803, %rd195;
mov.u64 %rd802, %rd196;
mov.u64 %rd804, %rd755;
mov.u64 %rd805, %rd753;

BB42_114:
mov.u64 %rd792, %rd802;
mov.u64 %rd793, %rd803;
mov.u64 %rd794, %rd804;
mov.u64 %rd795, %rd805;
setp.ge.s64	%p81, %rd200, %rd796;
mov.u64 %rd798, %rd200;
mov.u64 %rd799, %rd199;
@%p81 bra BB42_116;

st.local.u64 [%rd4+64], %rd200;
st.local.u64 [%rd4+80], %rd796;
st.local.u64 [%rd4+72], %rd199;
st.local.u64 [%rd4+88], %rd797;
mov.u64 %rd760, %rd797;
mov.u64 %rd762, %rd796;
mov.u64 %rd797, %rd199;
mov.u64 %rd796, %rd200;
mov.u64 %rd798, %rd762;
mov.u64 %rd799, %rd760;

BB42_116:
@%p33 bra BB42_118;

ld.local.u64 %rd412, [%rd4];
st.global.u64 [%rd64], %rd412;
st.global.u64 [%rd64+8], %rd789;

BB42_118:
@%p34 bra BB42_120;

st.global.u64 [%rd64+16], %rd790;
st.global.u64 [%rd64+24], %rd791;

BB42_120:
@%p35 bra BB42_122;

st.global.u64 [%rd64+32], %rd792;
st.global.u64 [%rd64+40], %rd793;

BB42_122:
@%p36 bra BB42_124;

st.global.u64 [%rd64+48], %rd794;
st.global.u64 [%rd64+56], %rd795;

BB42_124:
@%p37 bra BB42_126;

st.global.u64 [%rd64+64], %rd796;
st.global.u64 [%rd64+72], %rd797;

BB42_126:
@%p38 bra BB42_128;

st.global.u64 [%rd64+80], %rd798;
st.global.u64 [%rd64+88], %rd799;

BB42_128:
@%p39 bra BB42_130;

st.global.u64 [%rd64+96], %rd800;
st.global.u64 [%rd64+104], %rd801;

BB42_130:
ld.param.u64 %rd506, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0+24];
cvta.to.global.u64 %rd221, %rd506;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r41, 7;
min.u32 %r8, %r64, %r41;
mov.u32 %r65, 2;

BB42_131:
neg.s32 %r42, %r65;
and.b32 %r43, %r68, %r42;
add.s32 %r44, %r65, -1;
and.b32 %r45, %r44, %r68;
mul.lo.s32 %r46, %r45, 7;
min.u32 %r10, %r46, %r1;
mul.lo.s32 %r47, %r43, 7;
shr.u32 %r48, %r65, 1;
mul.lo.s32 %r49, %r48, 7;
min.u32 %r50, %r47, %r1;
add.s32 %r51, %r50, %r49;
min.u32 %r52, %r51, %r1;
add.s32 %r53, %r52, %r49;
min.u32 %r11, %r53, %r1;
sub.s32 %r54, %r52, %r50;
sub.s32 %r55, %r11, %r52;
cvt.u64.u32	%rd415, %r50;
add.s64 %rd224, %rd415, %rd1;
cvt.u64.u32	%rd225, %r52;
add.s64 %rd226, %rd225, %rd1;
setp.lt.u32	%p89, %r10, %r55;
sub.s32 %r56, %r10, %r55;
selp.b32	%r67, 0, %r56, %p89;
min.u32 %r66, %r54, %r10;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB42_134;

add.s32 %r14, %r10, -1;

BB42_133:
add.s32 %r57, %r66, %r67;
shr.u32 %r58, %r57, 1;
sub.s32 %r59, %r14, %r58;
cvt.u64.u32	%rd416, %r59;
add.s64 %rd417, %rd416, %rd226;
cvt.u64.u32	%rd418, %r58;
add.s64 %rd419, %rd224, %rd418;
shl.b64 %rd420, %rd417, 4;
add.s64 %rd421, %rd5, %rd420;
shl.b64 %rd422, %rd419, 4;
add.s64 %rd423, %rd5, %rd422;
ld.global.u64 %rd424, [%rd423];
ld.global.u64 %rd425, [%rd421];
setp.lt.s64	%p91, %rd425, %rd424;
add.s32 %r60, %r58, 1;
selp.b32	%r67, %r67, %r60, %p91;
selp.b32	%r66, %r58, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB42_133;

BB42_134:
cvt.u64.u32	%rd427, %r67;
add.s64 %rd227, %rd224, %rd427;
shl.b64 %rd428, %rd227, 4;
add.s64 %rd228, %rd5, %rd428;
shl.b64 %rd429, %rd226, 4;
add.s64 %rd229, %rd5, %rd429;
cvt.u64.u32	%rd430, %r10;
add.s64 %rd431, %rd430, %rd1;
add.s64 %rd432, %rd431, %rd225;
sub.s64 %rd230, %rd432, %rd427;
shl.b64 %rd433, %rd230, 4;
add.s64 %rd231, %rd5, %rd433;
cvt.u64.u32	%rd434, %r11;
add.s64 %rd435, %rd434, %rd1;
shl.b64 %rd436, %rd435, 4;
add.s64 %rd232, %rd5, %rd436;
mov.u64 %rd918, 0;
mov.pred %p93, 0;
@%p93 bra BB42_136;

BB42_135:
add.s64 %rd437, %rd2, %rd918;
mov.u16 %rs2, 0;
st.local.u8 [%rd437], %rs2;
add.s64 %rd918, %rd918, 1;
setp.lt.u64	%p94, %rd918, 16;
@%p94 bra BB42_135;

BB42_136:
ld.global.u64 %rd439, [%rd228];
ld.global.u64 %rd440, [%rd228+8];
st.local.u64 [%rd2+8], %rd440;
st.local.u64 [%rd2], %rd439;
mov.u64 %rd919, 0;
@%p93 bra BB42_138;

BB42_137:
add.s64 %rd441, %rd3, %rd919;
mov.u16 %rs3, 0;
st.local.u8 [%rd441], %rs3;
add.s64 %rd919, %rd919, 1;
setp.lt.u64	%p96, %rd919, 16;
@%p96 bra BB42_137;

BB42_138:
ld.global.u64 %rd442, [%rd231];
ld.global.u64 %rd443, [%rd231+8];
st.local.u64 [%rd3+8], %rd443;
st.local.u64 [%rd3], %rd442;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd231, %rd232;
@%p98 bra BB42_141;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd228, %rd229;
@%p100 bra BB42_141;

ld.local.u64 %rd444, [%rd2];
ld.local.u64 %rd445, [%rd3];
setp.ge.s64	%p134, %rd445, %rd444;

BB42_141:
selp.b64	%rd446, %rd2, %rd3, %p134;
ld.local.u64 %rd237, [%rd446];
ld.local.u64 %rd238, [%rd446+8];
@%p134 bra BB42_143;
bra.uni BB42_142;

BB42_143:
add.s64 %rd452, %rd428, %rd5;
add.s64 %rd241, %rd452, 16;
mov.u64 %rd964, %rd241;
ld.global.u64 %rd453, [%rd228+16];
st.local.u64 [%rd2], %rd453;
ld.global.u64 %rd454, [%rd228+24];
st.local.u64 [%rd2+8], %rd454;
mov.u64 %rd941, %rd231;
mov.u64 %rd942, %rd231;
mov.u64 %rd965, %rd241;
bra.uni BB42_144;

BB42_142:
add.s64 %rd448, %rd433, %rd5;
add.s64 %rd239, %rd448, 16;
mov.u64 %rd941, %rd239;
ld.global.u64 %rd449, [%rd231+16];
st.local.u64 [%rd3], %rd449;
ld.global.u64 %rd450, [%rd231+24];
st.local.u64 [%rd3+8], %rd450;
mov.u64 %rd942, %rd239;
mov.u64 %rd964, %rd228;
mov.u64 %rd965, %rd228;

BB42_144:
mov.u64 %rd246, %rd964;
mov.u64 %rd963, %rd965;
mov.u64 %rd244, %rd941;
mov.u64 %rd940, %rd942;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd940, %rd232;
@%p102 bra BB42_147;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd963, %rd229;
@%p104 bra BB42_147;

ld.local.u64 %rd455, [%rd2];
ld.local.u64 %rd456, [%rd3];
setp.ge.s64	%p135, %rd456, %rd455;

BB42_147:
selp.b64	%rd457, %rd2, %rd3, %p135;
ld.local.u64 %rd247, [%rd457];
ld.local.u64 %rd248, [%rd457+8];
@%p135 bra BB42_149;
bra.uni BB42_148;

BB42_149:
add.s64 %rd963, %rd963, 16;
add.s64 %rd252, %rd246, 16;
ld.global.u64 %rd460, [%rd246+16];
st.local.u64 [%rd2], %rd460;
ld.global.u64 %rd461, [%rd246+24];
st.local.u64 [%rd2+8], %rd461;
mov.u64 %rd939, %rd244;
mov.u64 %rd962, %rd252;
bra.uni BB42_150;

BB42_148:
add.s64 %rd940, %rd940, 16;
add.s64 %rd250, %rd244, 16;
ld.global.u64 %rd458, [%rd244+16];
st.local.u64 [%rd3], %rd458;
ld.global.u64 %rd459, [%rd244+24];
st.local.u64 [%rd3+8], %rd459;
mov.u64 %rd939, %rd250;
mov.u64 %rd962, %rd246;

BB42_150:
mov.u64 %rd256, %rd962;
mov.u64 %rd961, %rd963;
mov.u64 %rd254, %rd939;
mov.u64 %rd938, %rd940;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd938, %rd232;
@%p106 bra BB42_153;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd961, %rd229;
@%p108 bra BB42_153;

ld.local.u64 %rd462, [%rd2];
ld.local.u64 %rd463, [%rd3];
setp.ge.s64	%p136, %rd463, %rd462;

BB42_153:
selp.b64	%rd464, %rd2, %rd3, %p136;
ld.local.u64 %rd257, [%rd464];
ld.local.u64 %rd258, [%rd464+8];
@%p136 bra BB42_155;
bra.uni BB42_154;

BB42_155:
add.s64 %rd961, %rd961, 16;
add.s64 %rd262, %rd256, 16;
ld.global.u64 %rd467, [%rd256+16];
st.local.u64 [%rd2], %rd467;
ld.global.u64 %rd468, [%rd256+24];
st.local.u64 [%rd2+8], %rd468;
mov.u64 %rd937, %rd254;
mov.u64 %rd960, %rd262;
bra.uni BB42_156;

BB42_154:
add.s64 %rd938, %rd938, 16;
add.s64 %rd260, %rd254, 16;
ld.global.u64 %rd465, [%rd254+16];
st.local.u64 [%rd3], %rd465;
ld.global.u64 %rd466, [%rd254+24];
st.local.u64 [%rd3+8], %rd466;
mov.u64 %rd937, %rd260;
mov.u64 %rd960, %rd256;

BB42_156:
mov.u64 %rd266, %rd960;
mov.u64 %rd959, %rd961;
mov.u64 %rd264, %rd937;
mov.u64 %rd936, %rd938;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd936, %rd232;
@%p110 bra BB42_159;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd959, %rd229;
@%p112 bra BB42_159;

ld.local.u64 %rd469, [%rd2];
ld.local.u64 %rd470, [%rd3];
setp.ge.s64	%p137, %rd470, %rd469;

BB42_159:
selp.b64	%rd471, %rd2, %rd3, %p137;
ld.local.u64 %rd267, [%rd471];
ld.local.u64 %rd268, [%rd471+8];
@%p137 bra BB42_161;
bra.uni BB42_160;

BB42_161:
add.s64 %rd959, %rd959, 16;
add.s64 %rd272, %rd266, 16;
ld.global.u64 %rd474, [%rd266+16];
st.local.u64 [%rd2], %rd474;
ld.global.u64 %rd475, [%rd266+24];
st.local.u64 [%rd2+8], %rd475;
mov.u64 %rd935, %rd264;
mov.u64 %rd958, %rd272;
bra.uni BB42_162;

BB42_160:
add.s64 %rd936, %rd936, 16;
add.s64 %rd270, %rd264, 16;
ld.global.u64 %rd472, [%rd264+16];
st.local.u64 [%rd3], %rd472;
ld.global.u64 %rd473, [%rd264+24];
st.local.u64 [%rd3+8], %rd473;
mov.u64 %rd935, %rd270;
mov.u64 %rd958, %rd266;

BB42_162:
mov.u64 %rd276, %rd958;
mov.u64 %rd957, %rd959;
mov.u64 %rd274, %rd935;
mov.u64 %rd934, %rd936;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd934, %rd232;
@%p114 bra BB42_165;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd957, %rd229;
@%p116 bra BB42_165;

ld.local.u64 %rd476, [%rd2];
ld.local.u64 %rd477, [%rd3];
setp.ge.s64	%p138, %rd477, %rd476;

BB42_165:
selp.b64	%rd478, %rd2, %rd3, %p138;
ld.local.u64 %rd277, [%rd478];
ld.local.u64 %rd278, [%rd478+8];
@%p138 bra BB42_167;
bra.uni BB42_166;

BB42_167:
add.s64 %rd957, %rd957, 16;
add.s64 %rd282, %rd276, 16;
ld.global.u64 %rd481, [%rd276+16];
st.local.u64 [%rd2], %rd481;
ld.global.u64 %rd482, [%rd276+24];
st.local.u64 [%rd2+8], %rd482;
mov.u64 %rd933, %rd274;
mov.u64 %rd956, %rd282;
bra.uni BB42_168;

BB42_166:
add.s64 %rd934, %rd934, 16;
add.s64 %rd280, %rd274, 16;
ld.global.u64 %rd479, [%rd274+16];
st.local.u64 [%rd3], %rd479;
ld.global.u64 %rd480, [%rd274+24];
st.local.u64 [%rd3+8], %rd480;
mov.u64 %rd933, %rd280;
mov.u64 %rd956, %rd276;

BB42_168:
mov.u64 %rd286, %rd956;
mov.u64 %rd955, %rd957;
mov.u64 %rd284, %rd933;
mov.u64 %rd932, %rd934;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd932, %rd232;
@%p118 bra BB42_171;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd955, %rd229;
@%p120 bra BB42_171;

ld.local.u64 %rd483, [%rd2];
ld.local.u64 %rd484, [%rd3];
setp.ge.s64	%p139, %rd484, %rd483;

BB42_171:
selp.b64	%rd485, %rd2, %rd3, %p139;
ld.local.u64 %rd287, [%rd485];
ld.local.u64 %rd288, [%rd485+8];
@%p139 bra BB42_173;
bra.uni BB42_172;

BB42_173:
add.s64 %rd955, %rd955, 16;
add.s64 %rd292, %rd286, 16;
ld.global.u64 %rd488, [%rd286+16];
st.local.u64 [%rd2], %rd488;
ld.global.u64 %rd489, [%rd286+24];
st.local.u64 [%rd2+8], %rd489;
mov.u64 %rd931, %rd284;
mov.u64 %rd954, %rd292;
bra.uni BB42_174;

BB42_172:
add.s64 %rd932, %rd932, 16;
add.s64 %rd290, %rd284, 16;
ld.global.u64 %rd486, [%rd284+16];
st.local.u64 [%rd3], %rd486;
ld.global.u64 %rd487, [%rd284+24];
st.local.u64 [%rd3+8], %rd487;
mov.u64 %rd931, %rd290;
mov.u64 %rd954, %rd286;

BB42_174:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd932, %rd232;
mov.pred %p140, %p121;
@%p122 bra BB42_177;

setp.ge.u64	%p124, %rd955, %rd229;
mov.pred %p140, %p93;
@%p124 bra BB42_177;

ld.local.u64 %rd490, [%rd2];
ld.local.u64 %rd491, [%rd3];
setp.ge.s64	%p140, %rd491, %rd490;

BB42_177:
selp.b64	%rd492, %rd2, %rd3, %p140;
ld.local.u64 %rd297, [%rd492];
ld.local.u64 %rd298, [%rd492+8];
@%p140 bra BB42_179;
bra.uni BB42_178;

BB42_179:
ld.global.u64 %rd495, [%rd954+16];
st.local.u64 [%rd2], %rd495;
ld.global.u64 %rd496, [%rd954+24];
st.local.u64 [%rd2+8], %rd496;
bra.uni BB42_180;

BB42_178:
ld.global.u64 %rd493, [%rd931+16];
st.local.u64 [%rd3], %rd493;
ld.global.u64 %rd494, [%rd931+24];
st.local.u64 [%rd3+8], %rd494;

BB42_180:
setp.eq.s32	%p15, %r8, 0;
bar.sync 0;
@%p15 bra BB42_182;

st.global.u64 [%rd64], %rd237;
st.global.u64 [%rd64+8], %rd238;

BB42_182:
setp.lt.u32	%p125, %r8, 2;
@%p125 bra BB42_184;

st.global.u64 [%rd64+16], %rd247;
st.global.u64 [%rd64+24], %rd248;

BB42_184:
setp.lt.u32	%p126, %r8, 3;
@%p126 bra BB42_186;

st.global.u64 [%rd64+32], %rd257;
st.global.u64 [%rd64+40], %rd258;

BB42_186:
setp.lt.u32	%p127, %r8, 4;
@%p127 bra BB42_188;

st.global.u64 [%rd64+48], %rd267;
st.global.u64 [%rd64+56], %rd268;

BB42_188:
setp.lt.u32	%p128, %r8, 5;
@%p128 bra BB42_190;

st.global.u64 [%rd64+64], %rd277;
st.global.u64 [%rd64+72], %rd278;

BB42_190:
setp.lt.u32	%p129, %r8, 6;
@%p129 bra BB42_192;

st.global.u64 [%rd64+80], %rd287;
st.global.u64 [%rd64+88], %rd288;

BB42_192:
setp.lt.u32	%p130, %r8, 7;
@%p130 bra BB42_194;

st.global.u64 [%rd64+96], %rd297;
st.global.u64 [%rd64+104], %rd298;

BB42_194:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p131, %r65, 257;
@%p131 bra BB42_131;

setp.ge.u32	%p132, %r68, %r1;
@%p132 bra BB42_197;

BB42_196:
cvt.u64.u32	%rd497, %r68;
add.s64 %rd498, %rd497, %rd307;
add.s64 %rd499, %rd497, %rd1;
shl.b64 %rd500, %rd499, 4;
add.s64 %rd501, %rd5, %rd500;
ld.global.u64 %rd502, [%rd501];
shl.b64 %rd503, %rd498, 4;
add.s64 %rd504, %rd221, %rd503;
st.global.u64 [%rd504], %rd502;
ld.global.u64 %rd505, [%rd501+8];
st.global.u64 [%rd504+8], %rd505;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p133, %r68, %r1;
@%p133 bra BB42_196;

BB42_197:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[40]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot43[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<17>;
.reg .b32 %r<69>;
.reg .b64 %rd<952>;


mov.u64 %rd951, __local_depot43;
cvta.local.u64 %SP, %rd951;
ld.param.u64 %rd295, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
ld.param.u64 %rd294, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd296, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd298, %r23;
sub.s64 %rd299, %rd296, %rd298;
cvt.u32.u64	%r24, %rd299;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd300, %SP, 16;
cvta.to.local.u64 %rd1, %rd300;
add.u64 %rd301, %SP, 0;
cvta.to.local.u64 %rd2, %rd301;
add.u64 %rd302, %SP, 32;
cvta.to.local.u64 %rd3, %rd302;
cvta.to.global.u64 %rd303, %rd294;
cvta.to.global.u64 %rd304, %rd295;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd305, %r68;
add.s64 %rd306, %rd305, %rd298;
shl.b64 %rd307, %rd306, 3;
add.s64 %rd4, %rd303, %rd307;
add.s64 %rd5, %rd304, %rd307;
@%p16 bra BB43_15;
bra.uni BB43_1;

BB43_15:
ld.global.u64 %rd518, [%rd4];
ld.global.u64 %rd500, [%rd5];
ld.global.u64 %rd519, [%rd4+2048];
ld.global.u64 %rd499, [%rd5+2048];
ld.global.u64 %rd520, [%rd4+4096];
ld.global.u64 %rd498, [%rd5+4096];
ld.global.u64 %rd521, [%rd4+6144];
ld.global.u64 %rd497, [%rd5+6144];
ld.global.u64 %rd522, [%rd4+8192];
ld.global.u64 %rd496, [%rd5+8192];
ld.global.u64 %rd523, [%rd4+10240];
ld.global.u64 %rd495, [%rd5+10240];
ld.global.u64 %rd494, [%rd4+12288];
ld.global.u64 %rd493, [%rd5+12288];
bra.uni BB43_16;

BB43_1:
mov.u64 %rd309, 0;
mov.u64 %rd500, %rd309;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd529, %rd309;
@%p17 bra BB43_3;

ld.global.u64 %rd6, [%rd4];
ld.global.u64 %rd500, [%rd5];
mov.u64 %rd529, %rd6;

BB43_3:
mov.u64 %rd506, %rd529;
mov.u64 %rd518, %rd506;
add.s32 %r26, %r68, 256;
mov.u64 %rd499, %rd309;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd528, %rd309;
@%p18 bra BB43_5;

ld.global.u64 %rd528, [%rd4+2048];
ld.global.u64 %rd499, [%rd5+2048];

BB43_5:
mov.u64 %rd519, %rd528;
add.s32 %r27, %r68, 512;
mov.u64 %rd498, %rd309;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd527, %rd309;
@%p19 bra BB43_7;

ld.global.u64 %rd527, [%rd4+4096];
ld.global.u64 %rd498, [%rd5+4096];

BB43_7:
mov.u64 %rd520, %rd527;
add.s32 %r28, %r68, 768;
mov.u64 %rd497, %rd309;
setp.ge.u32	%p20, %r28, %r1;
mov.u64 %rd526, %rd309;
@%p20 bra BB43_9;

ld.global.u64 %rd526, [%rd4+6144];
ld.global.u64 %rd497, [%rd5+6144];

BB43_9:
mov.u64 %rd521, %rd526;
add.s32 %r29, %r68, 1024;
mov.u64 %rd496, %rd309;
setp.ge.u32	%p21, %r29, %r1;
mov.u64 %rd525, %rd309;
@%p21 bra BB43_11;

ld.global.u64 %rd525, [%rd4+8192];
ld.global.u64 %rd496, [%rd5+8192];

BB43_11:
mov.u64 %rd522, %rd525;
add.s32 %r30, %r68, 1280;
mov.u64 %rd495, %rd309;
setp.ge.u32	%p22, %r30, %r1;
mov.u64 %rd524, %rd309;
@%p22 bra BB43_13;

ld.global.u64 %rd524, [%rd4+10240];
ld.global.u64 %rd495, [%rd5+10240];

BB43_13:
mov.u64 %rd523, %rd524;
mov.u64 %rd494, 0;
add.s32 %r31, %r68, 1536;
mov.u64 %rd493, %rd494;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB43_16;

ld.global.u64 %rd494, [%rd4+12288];
ld.global.u64 %rd493, [%rd5+12288];

BB43_16:
mul.wide.u32 %rd322, %r68, 16;
mov.u64 %rd323, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd60, %rd323, %rd322;
@%p16 bra BB43_30;
bra.uni BB43_17;

BB43_30:
st.shared.u64 [%rd60], %rd518;
st.shared.u64 [%rd60+8], %rd500;
st.shared.u64 [%rd60+4096], %rd519;
st.shared.u64 [%rd60+4104], %rd499;
st.shared.u64 [%rd60+8192], %rd520;
st.shared.u64 [%rd60+8200], %rd498;
st.shared.u64 [%rd60+12288], %rd521;
st.shared.u64 [%rd60+12296], %rd497;
st.shared.u64 [%rd60+16384], %rd522;
st.shared.u64 [%rd60+16392], %rd496;
st.shared.u64 [%rd60+20480], %rd523;
st.shared.u64 [%rd60+20488], %rd495;
bra.uni BB43_31;

BB43_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB43_19;

st.shared.u64 [%rd60], %rd518;
st.shared.u64 [%rd60+8], %rd500;

BB43_19:
add.s32 %r32, %r68, 256;
setp.ge.u32	%p26, %r32, %r1;
@%p26 bra BB43_21;

st.shared.u64 [%rd60+4096], %rd519;
st.shared.u64 [%rd60+4104], %rd499;

BB43_21:
add.s32 %r33, %r68, 512;
setp.ge.u32	%p27, %r33, %r1;
@%p27 bra BB43_23;

st.shared.u64 [%rd60+8192], %rd520;
st.shared.u64 [%rd60+8200], %rd498;

BB43_23:
add.s32 %r34, %r68, 768;
setp.ge.u32	%p28, %r34, %r1;
@%p28 bra BB43_25;

st.shared.u64 [%rd60+12288], %rd521;
st.shared.u64 [%rd60+12296], %rd497;

BB43_25:
add.s32 %r35, %r68, 1024;
setp.ge.u32	%p29, %r35, %r1;
@%p29 bra BB43_27;

st.shared.u64 [%rd60+16384], %rd522;
st.shared.u64 [%rd60+16392], %rd496;

BB43_27:
add.s32 %r36, %r68, 1280;
setp.ge.u32	%p30, %r36, %r1;
@%p30 bra BB43_29;

st.shared.u64 [%rd60+20480], %rd523;
st.shared.u64 [%rd60+20488], %rd495;

BB43_29:
add.s32 %r37, %r68, 1536;
setp.ge.u32	%p31, %r37, %r1;
@%p31 bra BB43_32;

BB43_31:
st.shared.u64 [%rd60+24576], %rd494;
st.shared.u64 [%rd60+24584], %rd493;

BB43_32:
bar.sync 0;
mov.u64 %rd324, 0;
st.local.u64 [%rd3], %rd324;
st.local.u64 [%rd3+8], %rd324;
st.local.u64 [%rd3+16], %rd324;
st.local.u64 [%rd3+24], %rd324;
st.local.u64 [%rd3+32], %rd324;
st.local.u64 [%rd3+40], %rd324;
st.local.u64 [%rd3+48], %rd324;
st.local.u64 [%rd3+56], %rd324;
st.local.u64 [%rd3+64], %rd324;
st.local.u64 [%rd3+72], %rd324;
st.local.u64 [%rd3+80], %rd324;
st.local.u64 [%rd3+88], %rd324;
st.local.u64 [%rd3+96], %rd324;
st.local.u64 [%rd3+104], %rd324;
mul.lo.s32 %r38, %r68, 7;
add.s32 %r39, %r38, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r5, %r68, -7, %r1;
selp.b32	%r6, %r5, 7, %p32;
cvt.u64.u32	%rd62, %r38;
setp.eq.s32	%p33, %r6, 0;
mul.wide.u32 %rd325, %r38, 16;
add.s64 %rd63, %rd323, %rd325;
mov.u64 %rd883, %rd324;
@%p33 bra BB43_34;

ld.shared.u64 %rd327, [%rd63];
ld.shared.u64 %rd64, [%rd63+8];
st.local.u64 [%rd3], %rd327;
st.local.u64 [%rd3+8], %rd64;
mov.u64 %rd883, %rd64;

BB43_34:
mov.u64 %rd534, %rd883;
mov.u64 %rd870, %rd534;
mov.u64 %rd868, %rd324;
setp.lt.u32	%p34, %r6, 2;
mov.u64 %rd882, %rd324;
@%p34 bra BB43_36;

ld.shared.u64 %rd882, [%rd63+16];
ld.shared.u64 %rd868, [%rd63+24];
st.local.u64 [%rd3+16], %rd882;
st.local.u64 [%rd3+24], %rd868;

BB43_36:
mov.u64 %rd869, %rd882;
mov.u64 %rd866, %rd868;
mov.u64 %rd891, %rd324;
setp.lt.u32	%p35, %r6, 3;
mov.u64 %rd881, %rd324;
@%p35 bra BB43_38;

ld.shared.u64 %rd881, [%rd63+32];
ld.shared.u64 %rd891, [%rd63+40];
st.local.u64 [%rd3+32], %rd881;
st.local.u64 [%rd3+40], %rd891;

BB43_38:
mov.u64 %rd872, %rd881;
mov.u64 %rd889, %rd891;
mov.u64 %rd894, %rd324;
setp.lt.u32	%p36, %r6, 4;
mov.u64 %rd880, %rd324;
@%p36 bra BB43_40;

ld.shared.u64 %rd880, [%rd63+48];
ld.shared.u64 %rd894, [%rd63+56];
st.local.u64 [%rd3+48], %rd880;
st.local.u64 [%rd3+56], %rd894;

BB43_40:
mov.u64 %rd871, %rd880;
mov.u64 %rd892, %rd894;
mov.u64 %rd899, %rd324;
setp.lt.u32	%p37, %r6, 5;
mov.u64 %rd879, %rd324;
@%p37 bra BB43_42;

ld.shared.u64 %rd879, [%rd63+64];
ld.shared.u64 %rd899, [%rd63+72];
st.local.u64 [%rd3+64], %rd879;
st.local.u64 [%rd3+72], %rd899;

BB43_42:
mov.u64 %rd873, %rd879;
mov.u64 %rd897, %rd899;
mov.u64 %rd886, 0;
mov.u64 %rd902, %rd886;
setp.lt.u32	%p38, %r6, 6;
@%p38 bra BB43_44;

ld.shared.u64 %rd886, [%rd63+80];
ld.shared.u64 %rd902, [%rd63+88];
st.local.u64 [%rd3+80], %rd886;
st.local.u64 [%rd3+88], %rd902;

BB43_44:
mov.u64 %rd884, %rd886;
mov.u64 %rd900, %rd902;
mov.u64 %rd906, 0;
mov.u64 %rd904, %rd906;
setp.lt.u32	%p39, %r6, 7;
@%p39 bra BB43_46;

ld.shared.u64 %rd906, [%rd63+96];
ld.shared.u64 %rd904, [%rd63+104];
st.local.u64 [%rd3+96], %rd906;
st.local.u64 [%rd3+104], %rd904;

BB43_46:
mov.u64 %rd905, %rd906;
mov.u64 %rd903, %rd904;
setp.gt.u32	%p40, %r6, 6;
@%p40 bra BB43_73;

ld.local.u64 %rd340, [%rd3];
ld.local.u64 %rd341, [%rd3+8];
st.local.u64 [%rd2+8], %rd341;
st.local.u64 [%rd2], %rd340;
@%p34 bra BB43_49;

ld.local.u64 %rd346, [%rd2];
setp.lt.s64	%p42, %rd346, %rd869;
max.s64 %rd347, %rd869, %rd346;
add.s64 %rd348, %rd3, 16;
selp.b64	%rd349, %rd348, %rd2, %p42;
st.local.u64 [%rd2], %rd347;
ld.local.u64 %rd350, [%rd349+8];
st.local.u64 [%rd2+8], %rd350;

BB43_49:
@%p35 bra BB43_51;

ld.local.u64 %rd353, [%rd2];
setp.lt.s64	%p44, %rd353, %rd872;
max.s64 %rd354, %rd872, %rd353;
add.s64 %rd355, %rd3, 32;
selp.b64	%rd356, %rd355, %rd2, %p44;
st.local.u64 [%rd2], %rd354;
ld.local.u64 %rd357, [%rd356+8];
st.local.u64 [%rd2+8], %rd357;

BB43_51:
@%p36 bra BB43_53;

ld.local.u64 %rd360, [%rd2];
setp.lt.s64	%p46, %rd360, %rd871;
max.s64 %rd361, %rd871, %rd360;
add.s64 %rd362, %rd3, 48;
selp.b64	%rd363, %rd362, %rd2, %p46;
st.local.u64 [%rd2], %rd361;
ld.local.u64 %rd364, [%rd363+8];
st.local.u64 [%rd2+8], %rd364;

BB43_53:
@%p37 bra BB43_55;

ld.local.u64 %rd367, [%rd2];
setp.lt.s64	%p48, %rd367, %rd873;
max.s64 %rd368, %rd873, %rd367;
add.s64 %rd369, %rd3, 64;
selp.b64	%rd370, %rd369, %rd2, %p48;
st.local.u64 [%rd2], %rd368;
ld.local.u64 %rd371, [%rd370+8];
st.local.u64 [%rd2+8], %rd371;

BB43_55:
@%p38 bra BB43_57;

ld.local.u64 %rd374, [%rd2];
setp.lt.s64	%p50, %rd374, %rd884;
max.s64 %rd375, %rd884, %rd374;
add.s64 %rd376, %rd3, 80;
selp.b64	%rd377, %rd376, %rd2, %p50;
st.local.u64 [%rd2], %rd375;
ld.local.u64 %rd378, [%rd377+8];
st.local.u64 [%rd2+8], %rd378;

BB43_57:
@%p39 bra BB43_59;

ld.local.u64 %rd381, [%rd2];
setp.lt.s64	%p52, %rd381, %rd905;
max.s64 %rd382, %rd905, %rd381;
add.s64 %rd383, %rd3, 96;
selp.b64	%rd384, %rd383, %rd2, %p52;
st.local.u64 [%rd2], %rd382;
ld.local.u64 %rd385, [%rd384+8];
st.local.u64 [%rd2+8], %rd385;

BB43_59:
setp.ne.s32	%p53, %r6, 0;
mov.u64 %rd878, %rd870;
@%p53 bra BB43_61;

ld.local.u64 %rd388, [%rd2];
ld.local.u64 %rd878, [%rd2+8];
st.local.u64 [%rd3], %rd388;
st.local.u64 [%rd3+8], %rd878;

BB43_61:
mov.u64 %rd870, %rd878;
setp.gt.u32	%p54, %r6, 1;
mov.u64 %rd867, %rd866;
mov.u64 %rd877, %rd869;
@%p54 bra BB43_63;

ld.local.u64 %rd877, [%rd2];
ld.local.u64 %rd867, [%rd2+8];
st.local.u64 [%rd3+16], %rd877;
st.local.u64 [%rd3+24], %rd867;

BB43_63:
mov.u64 %rd869, %rd877;
mov.u64 %rd866, %rd867;
setp.gt.u32	%p55, %r6, 2;
mov.u64 %rd890, %rd889;
mov.u64 %rd876, %rd872;
@%p55 bra BB43_65;

ld.local.u64 %rd876, [%rd2];
ld.local.u64 %rd890, [%rd2+8];
st.local.u64 [%rd3+32], %rd876;
st.local.u64 [%rd3+40], %rd890;

BB43_65:
mov.u64 %rd872, %rd876;
mov.u64 %rd889, %rd890;
setp.gt.u32	%p56, %r6, 3;
mov.u64 %rd893, %rd892;
mov.u64 %rd875, %rd871;
@%p56 bra BB43_67;

ld.local.u64 %rd875, [%rd2];
ld.local.u64 %rd893, [%rd2+8];
st.local.u64 [%rd3+48], %rd875;
st.local.u64 [%rd3+56], %rd893;

BB43_67:
mov.u64 %rd871, %rd875;
mov.u64 %rd892, %rd893;
setp.gt.u32	%p57, %r6, 4;
mov.u64 %rd898, %rd897;
mov.u64 %rd874, %rd873;
@%p57 bra BB43_69;

ld.local.u64 %rd874, [%rd2];
ld.local.u64 %rd898, [%rd2+8];
st.local.u64 [%rd3+64], %rd874;
st.local.u64 [%rd3+72], %rd898;

BB43_69:
mov.u64 %rd873, %rd874;
mov.u64 %rd897, %rd898;
setp.gt.u32	%p58, %r6, 5;
mov.u64 %rd901, %rd900;
mov.u64 %rd885, %rd884;
@%p58 bra BB43_71;

ld.local.u64 %rd885, [%rd2];
ld.local.u64 %rd901, [%rd2+8];
st.local.u64 [%rd3+80], %rd885;
st.local.u64 [%rd3+88], %rd901;

BB43_71:
mov.u64 %rd884, %rd885;
mov.u64 %rd900, %rd901;
@%p40 bra BB43_73;

ld.local.u64 %rd905, [%rd2];
ld.local.u64 %rd903, [%rd2+8];
st.local.u64 [%rd3+96], %rd905;
st.local.u64 [%rd3+104], %rd903;

BB43_73:
mov.u64 %rd779, %rd869;
mov.u64 %rd778, %rd870;
mov.u64 %rd780, %rd866;
mov.u64 %rd783, %rd871;
mov.u64 %rd781, %rd872;
mov.u64 %rd782, %rd889;
mov.u64 %rd784, %rd892;
mov.u64 %rd787, %rd884;
mov.u64 %rd785, %rd873;
mov.u64 %rd786, %rd897;
mov.u64 %rd788, %rd900;
mov.u64 %rd789, %rd905;
mov.u64 %rd790, %rd903;
cvt.u32.u64	%r40, %rd62;
setp.ge.u32	%p60, %r40, %r1;
@%p60 bra BB43_116;

ld.local.u64 %rd127, [%rd3];
setp.ge.s64	%p61, %rd779, %rd127;
mov.u64 %rd863, %rd780;
mov.u64 %rd865, %rd778;
mov.u64 %rd862, %rd779;
mov.u64 %rd864, %rd127;
@%p61 bra BB43_76;

st.local.u64 [%rd3], %rd779;
st.local.u64 [%rd3+16], %rd127;
st.local.u64 [%rd3+8], %rd780;
st.local.u64 [%rd3+24], %rd778;
mov.u64 %rd865, %rd780;
mov.u64 %rd863, %rd778;
mov.u64 %rd620, %rd779;
mov.u64 %rd862, %rd127;
mov.u64 %rd864, %rd620;

BB43_76:
mov.u64 %rd854, %rd862;
mov.u64 %rd855, %rd863;
mov.u64 %rd844, %rd864;
mov.u64 %rd845, %rd865;
setp.ge.s64	%p62, %rd783, %rd781;
mov.u64 %rd888, %rd784;
mov.u64 %rd887, %rd782;
mov.u64 %rd860, %rd781;
mov.u64 %rd861, %rd783;
@%p62 bra BB43_78;

st.local.u64 [%rd3+32], %rd783;
st.local.u64 [%rd3+48], %rd781;
st.local.u64 [%rd3+40], %rd784;
st.local.u64 [%rd3+56], %rd782;
mov.u64 %rd887, %rd784;
mov.u64 %rd888, %rd782;
mov.u64 %rd861, %rd781;
mov.u64 %rd860, %rd783;

BB43_78:
mov.u64 %rd135, %rd860;
mov.u64 %rd134, %rd887;
mov.u64 %rd850, %rd861;
mov.u64 %rd851, %rd888;
setp.ge.s64	%p63, %rd787, %rd785;
mov.u64 %rd896, %rd788;
mov.u64 %rd895, %rd786;
mov.u64 %rd858, %rd785;
mov.u64 %rd859, %rd787;
@%p63 bra BB43_80;

st.local.u64 [%rd3+64], %rd787;
st.local.u64 [%rd3+80], %rd785;
st.local.u64 [%rd3+72], %rd788;
st.local.u64 [%rd3+88], %rd786;
mov.u64 %rd895, %rd788;
mov.u64 %rd896, %rd786;
mov.u64 %rd859, %rd785;
mov.u64 %rd858, %rd787;

BB43_80:
mov.u64 %rd139, %rd858;
mov.u64 %rd138, %rd895;
mov.u64 %rd137, %rd859;
mov.u64 %rd136, %rd896;
setp.ge.s64	%p64, %rd135, %rd854;
mov.u64 %rd856, %rd135;
mov.u64 %rd857, %rd134;
@%p64 bra BB43_82;

st.local.u64 [%rd3+16], %rd135;
st.local.u64 [%rd3+32], %rd854;
st.local.u64 [%rd3+24], %rd134;
st.local.u64 [%rd3+40], %rd855;
mov.u64 %rd627, %rd855;
mov.u64 %rd629, %rd854;
mov.u64 %rd855, %rd134;
mov.u64 %rd854, %rd135;
mov.u64 %rd856, %rd629;
mov.u64 %rd857, %rd627;

BB43_82:
mov.u64 %rd143, %rd854;
mov.u64 %rd142, %rd855;
mov.u64 %rd838, %rd856;
mov.u64 %rd839, %rd857;
setp.ge.s64	%p65, %rd139, %rd850;
mov.u64 %rd852, %rd139;
mov.u64 %rd853, %rd138;
@%p65 bra BB43_84;

st.local.u64 [%rd3+48], %rd139;
st.local.u64 [%rd3+64], %rd850;
st.local.u64 [%rd3+56], %rd138;
st.local.u64 [%rd3+72], %rd851;
mov.u64 %rd631, %rd851;
mov.u64 %rd633, %rd850;
mov.u64 %rd851, %rd138;
mov.u64 %rd850, %rd139;
mov.u64 %rd852, %rd633;
mov.u64 %rd853, %rd631;

BB43_84:
mov.u64 %rd147, %rd850;
mov.u64 %rd146, %rd851;
mov.u64 %rd834, %rd852;
mov.u64 %rd835, %rd853;
setp.ge.s64	%p66, %rd789, %rd137;
mov.u64 %rd849, %rd790;
mov.u64 %rd848, %rd789;
mov.u64 %rd846, %rd137;
mov.u64 %rd847, %rd136;
@%p66 bra BB43_86;

st.local.u64 [%rd3+80], %rd789;
st.local.u64 [%rd3+96], %rd137;
st.local.u64 [%rd3+88], %rd790;
st.local.u64 [%rd3+104], %rd136;
mov.u64 %rd584, %rd790;
mov.u64 %rd587, %rd789;
mov.u64 %rd849, %rd136;
mov.u64 %rd848, %rd137;
mov.u64 %rd846, %rd587;
mov.u64 %rd847, %rd584;

BB43_86:
mov.u64 %rd151, %rd846;
mov.u64 %rd150, %rd847;
mov.u64 %rd824, %rd848;
mov.u64 %rd825, %rd849;
setp.ge.s64	%p67, %rd143, %rd844;
mov.u64 %rd842, %rd143;
mov.u64 %rd843, %rd142;
@%p67 bra BB43_88;

st.local.u64 [%rd3], %rd143;
st.local.u64 [%rd3+16], %rd844;
st.local.u64 [%rd3+8], %rd142;
st.local.u64 [%rd3+24], %rd845;
mov.u64 %rd622, %rd845;
mov.u64 %rd625, %rd844;
mov.u64 %rd845, %rd142;
mov.u64 %rd844, %rd143;
mov.u64 %rd842, %rd625;
mov.u64 %rd843, %rd622;

BB43_88:
mov.u64 %rd830, %rd842;
mov.u64 %rd831, %rd843;
mov.u64 %rd820, %rd844;
mov.u64 %rd821, %rd845;
setp.ge.s64	%p68, %rd147, %rd838;
mov.u64 %rd840, %rd147;
mov.u64 %rd841, %rd146;
@%p68 bra BB43_90;

st.local.u64 [%rd3+32], %rd147;
st.local.u64 [%rd3+48], %rd838;
st.local.u64 [%rd3+40], %rd146;
st.local.u64 [%rd3+56], %rd839;
mov.u64 %rd647, %rd839;
mov.u64 %rd649, %rd838;
mov.u64 %rd839, %rd146;
mov.u64 %rd838, %rd147;
mov.u64 %rd840, %rd649;
mov.u64 %rd841, %rd647;

BB43_90:
mov.u64 %rd159, %rd838;
mov.u64 %rd158, %rd839;
mov.u64 %rd826, %rd840;
mov.u64 %rd827, %rd841;
setp.ge.s64	%p69, %rd151, %rd834;
mov.u64 %rd836, %rd151;
mov.u64 %rd837, %rd150;
@%p69 bra BB43_92;

st.local.u64 [%rd3+64], %rd151;
st.local.u64 [%rd3+80], %rd834;
st.local.u64 [%rd3+72], %rd150;
st.local.u64 [%rd3+88], %rd835;
mov.u64 %rd655, %rd835;
mov.u64 %rd657, %rd834;
mov.u64 %rd835, %rd150;
mov.u64 %rd834, %rd151;
mov.u64 %rd836, %rd657;
mov.u64 %rd837, %rd655;

BB43_92:
mov.u64 %rd163, %rd834;
mov.u64 %rd162, %rd835;
mov.u64 %rd161, %rd836;
mov.u64 %rd160, %rd837;
setp.ge.s64	%p70, %rd159, %rd830;
mov.u64 %rd832, %rd159;
mov.u64 %rd833, %rd158;
@%p70 bra BB43_94;

st.local.u64 [%rd3+16], %rd159;
st.local.u64 [%rd3+32], %rd830;
st.local.u64 [%rd3+24], %rd158;
st.local.u64 [%rd3+40], %rd831;
mov.u64 %rd675, %rd831;
mov.u64 %rd677, %rd830;
mov.u64 %rd831, %rd158;
mov.u64 %rd830, %rd159;
mov.u64 %rd832, %rd677;
mov.u64 %rd833, %rd675;

BB43_94:
mov.u64 %rd167, %rd830;
mov.u64 %rd166, %rd831;
mov.u64 %rd814, %rd832;
mov.u64 %rd815, %rd833;
setp.ge.s64	%p71, %rd163, %rd826;
mov.u64 %rd828, %rd163;
mov.u64 %rd829, %rd162;
@%p71 bra BB43_96;

st.local.u64 [%rd3+48], %rd163;
st.local.u64 [%rd3+64], %rd826;
st.local.u64 [%rd3+56], %rd162;
st.local.u64 [%rd3+72], %rd827;
mov.u64 %rd679, %rd827;
mov.u64 %rd681, %rd826;
mov.u64 %rd827, %rd162;
mov.u64 %rd826, %rd163;
mov.u64 %rd828, %rd681;
mov.u64 %rd829, %rd679;

BB43_96:
mov.u64 %rd171, %rd826;
mov.u64 %rd170, %rd827;
mov.u64 %rd810, %rd828;
mov.u64 %rd811, %rd829;
setp.ge.s64	%p72, %rd824, %rd161;
mov.u64 %rd822, %rd161;
mov.u64 %rd823, %rd160;
@%p72 bra BB43_98;

st.local.u64 [%rd3+80], %rd824;
st.local.u64 [%rd3+96], %rd161;
st.local.u64 [%rd3+88], %rd825;
st.local.u64 [%rd3+104], %rd160;
mov.u64 %rd663, %rd825;
mov.u64 %rd665, %rd824;
mov.u64 %rd825, %rd160;
mov.u64 %rd824, %rd161;
mov.u64 %rd822, %rd665;
mov.u64 %rd823, %rd663;

BB43_98:
mov.u64 %rd175, %rd822;
mov.u64 %rd174, %rd823;
mov.u64 %rd800, %rd824;
mov.u64 %rd801, %rd825;
setp.ge.s64	%p73, %rd167, %rd820;
mov.u64 %rd818, %rd167;
mov.u64 %rd819, %rd166;
@%p73 bra BB43_100;

st.local.u64 [%rd3], %rd167;
st.local.u64 [%rd3+16], %rd820;
st.local.u64 [%rd3+8], %rd166;
st.local.u64 [%rd3+24], %rd821;
mov.u64 %rd671, %rd821;
mov.u64 %rd673, %rd820;
mov.u64 %rd821, %rd166;
mov.u64 %rd820, %rd167;
mov.u64 %rd818, %rd673;
mov.u64 %rd819, %rd671;

BB43_100:
mov.u64 %rd806, %rd818;
mov.u64 %rd807, %rd819;
mov.u64 %rd177, %rd820;
mov.u64 %rd795, %rd821;
setp.ge.s64	%p74, %rd171, %rd814;
mov.u64 %rd816, %rd171;
mov.u64 %rd817, %rd170;
@%p74 bra BB43_102;

st.local.u64 [%rd3+32], %rd171;
st.local.u64 [%rd3+48], %rd814;
st.local.u64 [%rd3+40], %rd170;
st.local.u64 [%rd3+56], %rd815;
mov.u64 %rd695, %rd815;
mov.u64 %rd697, %rd814;
mov.u64 %rd815, %rd170;
mov.u64 %rd814, %rd171;
mov.u64 %rd816, %rd697;
mov.u64 %rd817, %rd695;

BB43_102:
mov.u64 %rd183, %rd814;
mov.u64 %rd182, %rd815;
mov.u64 %rd802, %rd816;
mov.u64 %rd803, %rd817;
setp.ge.s64	%p75, %rd175, %rd810;
mov.u64 %rd812, %rd175;
mov.u64 %rd813, %rd174;
@%p75 bra BB43_104;

st.local.u64 [%rd3+64], %rd175;
st.local.u64 [%rd3+80], %rd810;
st.local.u64 [%rd3+72], %rd174;
st.local.u64 [%rd3+88], %rd811;
mov.u64 %rd703, %rd811;
mov.u64 %rd705, %rd810;
mov.u64 %rd811, %rd174;
mov.u64 %rd810, %rd175;
mov.u64 %rd812, %rd705;
mov.u64 %rd813, %rd703;

BB43_104:
mov.u64 %rd187, %rd810;
mov.u64 %rd186, %rd811;
mov.u64 %rd185, %rd812;
mov.u64 %rd184, %rd813;
setp.ge.s64	%p76, %rd183, %rd806;
mov.u64 %rd808, %rd183;
mov.u64 %rd809, %rd182;
@%p76 bra BB43_106;

st.local.u64 [%rd3+16], %rd183;
st.local.u64 [%rd3+32], %rd806;
st.local.u64 [%rd3+24], %rd182;
st.local.u64 [%rd3+40], %rd807;
mov.u64 %rd722, %rd807;
mov.u64 %rd724, %rd806;
mov.u64 %rd807, %rd182;
mov.u64 %rd806, %rd183;
mov.u64 %rd808, %rd724;
mov.u64 %rd809, %rd722;

BB43_106:
mov.u64 %rd191, %rd806;
mov.u64 %rd190, %rd807;
mov.u64 %rd791, %rd808;
mov.u64 %rd792, %rd809;
setp.ge.s64	%p77, %rd187, %rd802;
mov.u64 %rd804, %rd187;
mov.u64 %rd805, %rd186;
@%p77 bra BB43_108;

st.local.u64 [%rd3+48], %rd187;
st.local.u64 [%rd3+64], %rd802;
st.local.u64 [%rd3+56], %rd186;
st.local.u64 [%rd3+72], %rd803;
mov.u64 %rd726, %rd803;
mov.u64 %rd728, %rd802;
mov.u64 %rd803, %rd186;
mov.u64 %rd802, %rd187;
mov.u64 %rd804, %rd728;
mov.u64 %rd805, %rd726;

BB43_108:
mov.u64 %rd195, %rd802;
mov.u64 %rd194, %rd803;
mov.u64 %rd785, %rd804;
mov.u64 %rd786, %rd805;
setp.ge.s64	%p78, %rd800, %rd185;
mov.u64 %rd798, %rd185;
mov.u64 %rd799, %rd184;
@%p78 bra BB43_110;

st.local.u64 [%rd3+80], %rd800;
st.local.u64 [%rd3+96], %rd185;
st.local.u64 [%rd3+88], %rd801;
st.local.u64 [%rd3+104], %rd184;
mov.u64 %rd711, %rd801;
mov.u64 %rd713, %rd800;
mov.u64 %rd801, %rd184;
mov.u64 %rd800, %rd185;
mov.u64 %rd798, %rd713;
mov.u64 %rd799, %rd711;

BB43_110:
mov.u64 %rd199, %rd798;
mov.u64 %rd198, %rd799;
mov.u64 %rd789, %rd800;
mov.u64 %rd790, %rd801;
setp.ge.s64	%p79, %rd191, %rd177;
mov.u64 %rd796, %rd191;
mov.u64 %rd797, %rd190;
@%p79 bra BB43_112;

st.local.u64 [%rd3], %rd191;
st.local.u64 [%rd3+16], %rd177;
st.local.u64 [%rd3+8], %rd190;
st.local.u64 [%rd3+24], %rd795;
mov.u64 %rd719, %rd795;
mov.u64 %rd795, %rd190;
mov.u64 %rd796, %rd177;
mov.u64 %rd797, %rd719;

BB43_112:
mov.u64 %rd778, %rd795;
mov.u64 %rd779, %rd796;
mov.u64 %rd780, %rd797;
setp.ge.s64	%p80, %rd195, %rd791;
mov.u64 %rd793, %rd195;
mov.u64 %rd794, %rd194;
@%p80 bra BB43_114;

st.local.u64 [%rd3+32], %rd195;
st.local.u64 [%rd3+48], %rd791;
st.local.u64 [%rd3+40], %rd194;
st.local.u64 [%rd3+56], %rd792;
mov.u64 %rd742, %rd792;
mov.u64 %rd744, %rd791;
mov.u64 %rd792, %rd194;
mov.u64 %rd791, %rd195;
mov.u64 %rd793, %rd744;
mov.u64 %rd794, %rd742;

BB43_114:
mov.u64 %rd781, %rd791;
mov.u64 %rd782, %rd792;
mov.u64 %rd783, %rd793;
mov.u64 %rd784, %rd794;
setp.ge.s64	%p81, %rd199, %rd785;
mov.u64 %rd787, %rd199;
mov.u64 %rd788, %rd198;
@%p81 bra BB43_116;

st.local.u64 [%rd3+64], %rd199;
st.local.u64 [%rd3+80], %rd785;
st.local.u64 [%rd3+72], %rd198;
st.local.u64 [%rd3+88], %rd786;
mov.u64 %rd749, %rd786;
mov.u64 %rd751, %rd785;
mov.u64 %rd786, %rd198;
mov.u64 %rd785, %rd199;
mov.u64 %rd787, %rd751;
mov.u64 %rd788, %rd749;

BB43_116:
@%p33 bra BB43_118;

ld.local.u64 %rd401, [%rd3];
st.shared.u64 [%rd63], %rd401;
st.shared.u64 [%rd63+8], %rd778;

BB43_118:
@%p34 bra BB43_120;

st.shared.u64 [%rd63+16], %rd779;
st.shared.u64 [%rd63+24], %rd780;

BB43_120:
@%p35 bra BB43_122;

st.shared.u64 [%rd63+32], %rd781;
st.shared.u64 [%rd63+40], %rd782;

BB43_122:
@%p36 bra BB43_124;

st.shared.u64 [%rd63+48], %rd783;
st.shared.u64 [%rd63+56], %rd784;

BB43_124:
@%p37 bra BB43_126;

st.shared.u64 [%rd63+64], %rd785;
st.shared.u64 [%rd63+72], %rd786;

BB43_126:
@%p38 bra BB43_128;

st.shared.u64 [%rd63+80], %rd787;
st.shared.u64 [%rd63+88], %rd788;

BB43_128:
@%p39 bra BB43_130;

st.shared.u64 [%rd63+96], %rd789;
st.shared.u64 [%rd63+104], %rd790;

BB43_130:
ld.param.u64 %rd489, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd220, %rd489;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r42, 7;
min.u32 %r7, %r64, %r42;
mov.u32 %r65, 2;

BB43_131:
neg.s32 %r43, %r65;
and.b32 %r44, %r68, %r43;
add.s32 %r45, %r65, -1;
and.b32 %r46, %r45, %r68;
mul.lo.s32 %r47, %r46, 7;
min.u32 %r9, %r47, %r1;
mul.lo.s32 %r48, %r44, 7;
shr.u32 %r49, %r65, 1;
mul.lo.s32 %r50, %r49, 7;
min.u32 %r51, %r48, %r1;
add.s32 %r52, %r51, %r50;
min.u32 %r53, %r52, %r1;
add.s32 %r54, %r53, %r50;
min.u32 %r10, %r54, %r1;
sub.s32 %r55, %r53, %r51;
sub.s32 %r56, %r10, %r53;
cvt.u64.u32	%rd221, %r51;
cvt.u64.u32	%rd222, %r53;
setp.lt.u32	%p89, %r9, %r56;
sub.s32 %r57, %r9, %r56;
selp.b32	%r67, 0, %r57, %p89;
min.u32 %r66, %r55, %r9;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB43_134;

add.s32 %r13, %r9, -1;

BB43_133:
add.s32 %r58, %r66, %r67;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r13, %r59;
cvt.u64.u32	%rd402, %r60;
add.s64 %rd403, %rd402, %rd222;
cvt.u64.u32	%rd404, %r59;
add.s64 %rd405, %rd404, %rd221;
shl.b64 %rd406, %rd403, 4;
add.s64 %rd408, %rd323, %rd406;
shl.b64 %rd409, %rd405, 4;
add.s64 %rd410, %rd323, %rd409;
ld.shared.u64 %rd411, [%rd410];
ld.shared.u64 %rd412, [%rd408];
setp.lt.s64	%p91, %rd412, %rd411;
add.s32 %r61, %r59, 1;
selp.b32	%r67, %r67, %r61, %p91;
selp.b32	%r66, %r59, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB43_133;

BB43_134:
cvt.u64.u32	%rd413, %r67;
add.s64 %rd223, %rd413, %rd221;
shl.b64 %rd414, %rd223, 4;
add.s64 %rd224, %rd323, %rd414;
shl.b64 %rd416, %rd222, 4;
add.s64 %rd225, %rd323, %rd416;
cvt.u64.u32	%rd417, %r9;
add.s64 %rd418, %rd222, %rd417;
sub.s64 %rd226, %rd418, %rd413;
shl.b64 %rd419, %rd226, 4;
add.s64 %rd227, %rd323, %rd419;
mul.wide.u32 %rd420, %r10, 16;
add.s64 %rd228, %rd323, %rd420;
ld.shared.u64 %rd421, [%rd224];
ld.shared.u64 %rd422, [%rd224+8];
st.local.u64 [%rd1+8], %rd422;
st.local.u64 [%rd1], %rd421;
ld.shared.u64 %rd423, [%rd227];
ld.shared.u64 %rd424, [%rd227+8];
st.local.u64 [%rd2+8], %rd424;
st.local.u64 [%rd2], %rd423;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd227, %rd228;
@%p94 bra BB43_137;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd224, %rd225;
@%p96 bra BB43_137;

ld.local.u64 %rd425, [%rd1];
ld.local.u64 %rd426, [%rd2];
setp.ge.s64	%p130, %rd426, %rd425;

BB43_137:
selp.b64	%rd427, %rd1, %rd2, %p130;
ld.local.u64 %rd229, [%rd427];
ld.local.u64 %rd230, [%rd427+8];
@%p130 bra BB43_139;
bra.uni BB43_138;

BB43_139:
mov.u64 %rd928, %rd227;
add.s64 %rd435, %rd414, %rd323;
add.s64 %rd235, %rd435, 16;
mov.u64 %rd950, %rd235;
ld.shared.u64 %rd436, [%rd224+16];
ld.shared.u64 %rd437, [%rd224+24];
st.local.u64 [%rd1], %rd436;
st.local.u64 [%rd1+8], %rd437;
mov.u64 %rd917, %rd227;
mov.u64 %rd939, %rd235;
bra.uni BB43_140;

BB43_138:
mov.u64 %rd950, %rd224;
add.s64 %rd430, %rd419, %rd323;
add.s64 %rd232, %rd430, 16;
mov.u64 %rd928, %rd232;
ld.shared.u64 %rd431, [%rd227+16];
ld.shared.u64 %rd432, [%rd227+24];
st.local.u64 [%rd2], %rd431;
st.local.u64 [%rd2+8], %rd432;
mov.u64 %rd917, %rd232;
mov.u64 %rd939, %rd224;

BB43_140:
mov.u64 %rd240, %rd950;
mov.u64 %rd938, %rd939;
mov.u64 %rd238, %rd928;
mov.u64 %rd916, %rd917;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd916, %rd228;
@%p98 bra BB43_143;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd938, %rd225;
@%p100 bra BB43_143;

ld.local.u64 %rd438, [%rd1];
ld.local.u64 %rd439, [%rd2];
setp.ge.s64	%p131, %rd439, %rd438;

BB43_143:
selp.b64	%rd440, %rd1, %rd2, %p131;
ld.local.u64 %rd241, [%rd440];
ld.local.u64 %rd242, [%rd440+8];
@%p131 bra BB43_145;
bra.uni BB43_144;

BB43_145:
add.s64 %rd938, %rd938, 16;
add.s64 %rd246, %rd240, 16;
ld.shared.u64 %rd443, [%rd240+16];
ld.shared.u64 %rd444, [%rd240+24];
st.local.u64 [%rd1], %rd443;
st.local.u64 [%rd1+8], %rd444;
mov.u64 %rd927, %rd238;
mov.u64 %rd949, %rd246;
bra.uni BB43_146;

BB43_144:
add.s64 %rd916, %rd916, 16;
add.s64 %rd244, %rd238, 16;
ld.shared.u64 %rd441, [%rd238+16];
ld.shared.u64 %rd442, [%rd238+24];
st.local.u64 [%rd2], %rd441;
st.local.u64 [%rd2+8], %rd442;
mov.u64 %rd927, %rd244;
mov.u64 %rd949, %rd240;

BB43_146:
mov.u64 %rd250, %rd949;
mov.u64 %rd937, %rd938;
mov.u64 %rd248, %rd927;
mov.u64 %rd915, %rd916;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd915, %rd228;
@%p102 bra BB43_149;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd937, %rd225;
@%p104 bra BB43_149;

ld.local.u64 %rd445, [%rd1];
ld.local.u64 %rd446, [%rd2];
setp.ge.s64	%p132, %rd446, %rd445;

BB43_149:
selp.b64	%rd447, %rd1, %rd2, %p132;
ld.local.u64 %rd251, [%rd447];
ld.local.u64 %rd252, [%rd447+8];
@%p132 bra BB43_151;
bra.uni BB43_150;

BB43_151:
add.s64 %rd937, %rd937, 16;
add.s64 %rd256, %rd250, 16;
ld.shared.u64 %rd450, [%rd250+16];
st.local.u64 [%rd1], %rd450;
ld.shared.u64 %rd451, [%rd250+24];
st.local.u64 [%rd1+8], %rd451;
mov.u64 %rd926, %rd248;
mov.u64 %rd948, %rd256;
bra.uni BB43_152;

BB43_150:
add.s64 %rd915, %rd915, 16;
add.s64 %rd254, %rd248, 16;
ld.shared.u64 %rd448, [%rd248+16];
st.local.u64 [%rd2], %rd448;
ld.shared.u64 %rd449, [%rd248+24];
st.local.u64 [%rd2+8], %rd449;
mov.u64 %rd926, %rd254;
mov.u64 %rd948, %rd250;

BB43_152:
mov.u64 %rd260, %rd948;
mov.u64 %rd936, %rd937;
mov.u64 %rd258, %rd926;
mov.u64 %rd914, %rd915;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd914, %rd228;
@%p106 bra BB43_155;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd936, %rd225;
@%p108 bra BB43_155;

ld.local.u64 %rd452, [%rd1];
ld.local.u64 %rd453, [%rd2];
setp.ge.s64	%p133, %rd453, %rd452;

BB43_155:
selp.b64	%rd454, %rd1, %rd2, %p133;
ld.local.u64 %rd261, [%rd454];
ld.local.u64 %rd262, [%rd454+8];
@%p133 bra BB43_157;
bra.uni BB43_156;

BB43_157:
add.s64 %rd936, %rd936, 16;
add.s64 %rd266, %rd260, 16;
ld.shared.u64 %rd457, [%rd260+16];
st.local.u64 [%rd1], %rd457;
ld.shared.u64 %rd458, [%rd260+24];
st.local.u64 [%rd1+8], %rd458;
mov.u64 %rd925, %rd258;
mov.u64 %rd947, %rd266;
bra.uni BB43_158;

BB43_156:
add.s64 %rd914, %rd914, 16;
add.s64 %rd264, %rd258, 16;
ld.shared.u64 %rd455, [%rd258+16];
st.local.u64 [%rd2], %rd455;
ld.shared.u64 %rd456, [%rd258+24];
st.local.u64 [%rd2+8], %rd456;
mov.u64 %rd925, %rd264;
mov.u64 %rd947, %rd260;

BB43_158:
mov.u64 %rd270, %rd947;
mov.u64 %rd935, %rd936;
mov.u64 %rd268, %rd925;
mov.u64 %rd913, %rd914;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd913, %rd228;
@%p110 bra BB43_161;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd935, %rd225;
@%p112 bra BB43_161;

ld.local.u64 %rd459, [%rd1];
ld.local.u64 %rd460, [%rd2];
setp.ge.s64	%p134, %rd460, %rd459;

BB43_161:
selp.b64	%rd461, %rd1, %rd2, %p134;
ld.local.u64 %rd271, [%rd461];
ld.local.u64 %rd272, [%rd461+8];
@%p134 bra BB43_163;
bra.uni BB43_162;

BB43_163:
add.s64 %rd935, %rd935, 16;
add.s64 %rd276, %rd270, 16;
ld.shared.u64 %rd464, [%rd270+16];
st.local.u64 [%rd1], %rd464;
ld.shared.u64 %rd465, [%rd270+24];
st.local.u64 [%rd1+8], %rd465;
mov.u64 %rd924, %rd268;
mov.u64 %rd946, %rd276;
bra.uni BB43_164;

BB43_162:
add.s64 %rd913, %rd913, 16;
add.s64 %rd274, %rd268, 16;
ld.shared.u64 %rd462, [%rd268+16];
st.local.u64 [%rd2], %rd462;
ld.shared.u64 %rd463, [%rd268+24];
st.local.u64 [%rd2+8], %rd463;
mov.u64 %rd924, %rd274;
mov.u64 %rd946, %rd270;

BB43_164:
mov.u64 %rd280, %rd946;
mov.u64 %rd934, %rd935;
mov.u64 %rd278, %rd924;
mov.u64 %rd912, %rd913;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd912, %rd228;
@%p114 bra BB43_167;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd934, %rd225;
@%p116 bra BB43_167;

ld.local.u64 %rd466, [%rd1];
ld.local.u64 %rd467, [%rd2];
setp.ge.s64	%p135, %rd467, %rd466;

BB43_167:
selp.b64	%rd468, %rd1, %rd2, %p135;
ld.local.u64 %rd281, [%rd468];
ld.local.u64 %rd282, [%rd468+8];
@%p135 bra BB43_169;
bra.uni BB43_168;

BB43_169:
add.s64 %rd934, %rd934, 16;
add.s64 %rd286, %rd280, 16;
ld.shared.u64 %rd471, [%rd280+16];
st.local.u64 [%rd1], %rd471;
ld.shared.u64 %rd472, [%rd280+24];
st.local.u64 [%rd1+8], %rd472;
mov.u64 %rd923, %rd278;
mov.u64 %rd945, %rd286;
bra.uni BB43_170;

BB43_168:
add.s64 %rd912, %rd912, 16;
add.s64 %rd284, %rd278, 16;
ld.shared.u64 %rd469, [%rd278+16];
st.local.u64 [%rd2], %rd469;
ld.shared.u64 %rd470, [%rd278+24];
st.local.u64 [%rd2+8], %rd470;
mov.u64 %rd923, %rd284;
mov.u64 %rd945, %rd280;

BB43_170:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd912, %rd228;
@%p118 bra BB43_173;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd934, %rd225;
@%p120 bra BB43_173;

ld.local.u64 %rd473, [%rd1];
ld.local.u64 %rd474, [%rd2];
setp.ge.s64	%p136, %rd474, %rd473;

BB43_173:
selp.b64	%rd475, %rd1, %rd2, %p136;
ld.local.u64 %rd291, [%rd475];
ld.local.u64 %rd292, [%rd475+8];
@%p136 bra BB43_175;
bra.uni BB43_174;

BB43_175:
ld.shared.u64 %rd478, [%rd945+16];
st.local.u64 [%rd1], %rd478;
ld.shared.u64 %rd479, [%rd945+24];
st.local.u64 [%rd1+8], %rd479;
bra.uni BB43_176;

BB43_174:
ld.shared.u64 %rd476, [%rd923+16];
st.local.u64 [%rd2], %rd476;
ld.shared.u64 %rd477, [%rd923+24];
st.local.u64 [%rd2+8], %rd477;

BB43_176:
setp.eq.s32	%p15, %r7, 0;
bar.sync 0;
@%p15 bra BB43_178;

st.shared.u64 [%rd63], %rd229;
st.shared.u64 [%rd63+8], %rd230;

BB43_178:
setp.lt.u32	%p121, %r7, 2;
@%p121 bra BB43_180;

st.shared.u64 [%rd63+16], %rd241;
st.shared.u64 [%rd63+24], %rd242;

BB43_180:
setp.lt.u32	%p122, %r7, 3;
@%p122 bra BB43_182;

st.shared.u64 [%rd63+32], %rd251;
st.shared.u64 [%rd63+40], %rd252;

BB43_182:
setp.lt.u32	%p123, %r7, 4;
@%p123 bra BB43_184;

st.shared.u64 [%rd63+48], %rd261;
st.shared.u64 [%rd63+56], %rd262;

BB43_184:
setp.lt.u32	%p124, %r7, 5;
@%p124 bra BB43_186;

st.shared.u64 [%rd63+64], %rd271;
st.shared.u64 [%rd63+72], %rd272;

BB43_186:
setp.lt.u32	%p125, %r7, 6;
@%p125 bra BB43_188;

st.shared.u64 [%rd63+80], %rd281;
st.shared.u64 [%rd63+88], %rd282;

BB43_188:
setp.lt.u32	%p126, %r7, 7;
@%p126 bra BB43_190;

st.shared.u64 [%rd63+96], %rd291;
st.shared.u64 [%rd63+104], %rd292;

BB43_190:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p127, %r65, 257;
@%p127 bra BB43_131;

setp.ge.u32	%p128, %r68, %r1;
@%p128 bra BB43_193;

BB43_192:
cvt.u64.u32	%rd480, %r68;
add.s64 %rd481, %rd480, %rd298;
mul.wide.u32 %rd482, %r68, 16;
add.s64 %rd484, %rd323, %rd482;
ld.shared.u64 %rd485, [%rd484];
shl.b64 %rd486, %rd481, 4;
add.s64 %rd487, %rd220, %rd486;
ld.shared.u64 %rd488, [%rd484+8];
st.global.u64 [%rd487], %rd485;
st.global.u64 [%rd487+8], %rd488;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p129, %r68, %r1;
@%p129 bra BB43_192;

BB43_193:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0[64]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot44[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<971>;


mov.u64 %rd970, __local_depot44;
cvta.local.u64 %SP, %rd970;
ld.param.u64 %rd305, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+56];
ld.param.u64 %rd300, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+8];
ld.param.u64 %rd299, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0];
ld.param.u64 %rd301, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+16];
ld.param.u64 %rd304, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+48];
mov.u32 %r23, %ctaid.x;
cvt.u64.u32	%rd306, %r23;
mul.lo.s64 %rd1, %rd306, %rd304;
mul.lo.s32 %r24, %r23, 1792;
cvt.u64.u32	%rd307, %r24;
sub.s64 %rd308, %rd301, %rd307;
cvt.u32.u64	%r25, %rd308;
mov.u32 %r26, 1792;
min.u32 %r1, %r25, %r26;
add.u64 %rd309, %SP, 16;
cvta.to.local.u64 %rd2, %rd309;
add.u64 %rd310, %SP, 0;
cvta.to.local.u64 %rd3, %rd310;
add.u64 %rd311, %SP, 32;
cvta.to.local.u64 %rd4, %rd311;
cvta.to.global.u64 %rd312, %rd299;
cvta.to.global.u64 %rd313, %rd300;
cvta.to.global.u64 %rd5, %rd305;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd314, %r68;
add.s64 %rd315, %rd314, %rd307;
shl.b64 %rd316, %rd315, 3;
add.s64 %rd6, %rd312, %rd316;
add.s64 %rd7, %rd313, %rd316;
@%p16 bra BB44_15;
bra.uni BB44_1;

BB44_15:
ld.global.u64 %rd535, [%rd6];
ld.global.u64 %rd523, [%rd7];
ld.global.u64 %rd536, [%rd6+2048];
ld.global.u64 %rd522, [%rd7+2048];
ld.global.u64 %rd537, [%rd6+4096];
ld.global.u64 %rd521, [%rd7+4096];
ld.global.u64 %rd538, [%rd6+6144];
ld.global.u64 %rd520, [%rd7+6144];
ld.global.u64 %rd519, [%rd6+8192];
ld.global.u64 %rd518, [%rd7+8192];
ld.global.u64 %rd517, [%rd6+10240];
ld.global.u64 %rd516, [%rd7+10240];
ld.global.u64 %rd515, [%rd6+12288];
ld.global.u64 %rd514, [%rd7+12288];
bra.uni BB44_16;

BB44_1:
mov.u64 %rd318, 0;
mov.u64 %rd523, %rd318;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd542, %rd318;
@%p17 bra BB44_3;

ld.global.u64 %rd8, [%rd6];
ld.global.u64 %rd523, [%rd7];
mov.u64 %rd542, %rd8;

BB44_3:
mov.u64 %rd527, %rd542;
mov.u64 %rd535, %rd527;
add.s32 %r27, %r68, 256;
mov.u64 %rd522, %rd318;
setp.ge.u32	%p18, %r27, %r1;
mov.u64 %rd541, %rd318;
@%p18 bra BB44_5;

ld.global.u64 %rd541, [%rd6+2048];
ld.global.u64 %rd522, [%rd7+2048];

BB44_5:
mov.u64 %rd536, %rd541;
add.s32 %r28, %r68, 512;
mov.u64 %rd521, %rd318;
setp.ge.u32	%p19, %r28, %r1;
mov.u64 %rd540, %rd318;
@%p19 bra BB44_7;

ld.global.u64 %rd540, [%rd6+4096];
ld.global.u64 %rd521, [%rd7+4096];

BB44_7:
mov.u64 %rd537, %rd540;
add.s32 %r29, %r68, 768;
mov.u64 %rd520, %rd318;
setp.ge.u32	%p20, %r29, %r1;
mov.u64 %rd539, %rd318;
@%p20 bra BB44_9;

ld.global.u64 %rd539, [%rd6+6144];
ld.global.u64 %rd520, [%rd7+6144];

BB44_9:
mov.u64 %rd538, %rd539;
mov.u64 %rd519, 0;
add.s32 %r30, %r68, 1024;
mov.u64 %rd518, %rd519;
setp.ge.u32	%p21, %r30, %r1;
@%p21 bra BB44_11;

ld.global.u64 %rd519, [%rd6+8192];
ld.global.u64 %rd518, [%rd7+8192];

BB44_11:
mov.u64 %rd517, 0;
add.s32 %r31, %r68, 1280;
mov.u64 %rd516, %rd517;
setp.ge.u32	%p22, %r31, %r1;
@%p22 bra BB44_13;

ld.global.u64 %rd517, [%rd6+10240];
ld.global.u64 %rd516, [%rd7+10240];

BB44_13:
mov.u64 %rd515, 0;
add.s32 %r32, %r68, 1536;
mov.u64 %rd514, %rd515;
setp.ge.u32	%p23, %r32, %r1;
@%p23 bra BB44_16;

ld.global.u64 %rd515, [%rd6+12288];
ld.global.u64 %rd514, [%rd7+12288];

BB44_16:
add.s64 %rd332, %rd314, %rd1;
shl.b64 %rd333, %rd332, 4;
add.s64 %rd62, %rd5, %rd333;
@%p16 bra BB44_30;
bra.uni BB44_17;

BB44_30:
st.global.u64 [%rd62], %rd535;
st.global.u64 [%rd62+8], %rd523;
st.global.u64 [%rd62+4096], %rd536;
st.global.u64 [%rd62+4104], %rd522;
st.global.u64 [%rd62+8192], %rd537;
st.global.u64 [%rd62+8200], %rd521;
st.global.u64 [%rd62+12288], %rd538;
st.global.u64 [%rd62+12296], %rd520;
st.global.u64 [%rd62+16384], %rd519;
st.global.u64 [%rd62+16392], %rd518;
st.global.u64 [%rd62+20480], %rd517;
st.global.u64 [%rd62+20488], %rd516;
bra.uni BB44_31;

BB44_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB44_19;

st.global.u64 [%rd62], %rd535;
st.global.u64 [%rd62+8], %rd523;

BB44_19:
add.s32 %r33, %r68, 256;
setp.ge.u32	%p26, %r33, %r1;
@%p26 bra BB44_21;

st.global.u64 [%rd62+4096], %rd536;
st.global.u64 [%rd62+4104], %rd522;

BB44_21:
add.s32 %r34, %r68, 512;
setp.ge.u32	%p27, %r34, %r1;
@%p27 bra BB44_23;

st.global.u64 [%rd62+8192], %rd537;
st.global.u64 [%rd62+8200], %rd521;

BB44_23:
add.s32 %r35, %r68, 768;
setp.ge.u32	%p28, %r35, %r1;
@%p28 bra BB44_25;

st.global.u64 [%rd62+12288], %rd538;
st.global.u64 [%rd62+12296], %rd520;

BB44_25:
add.s32 %r36, %r68, 1024;
setp.ge.u32	%p29, %r36, %r1;
@%p29 bra BB44_27;

st.global.u64 [%rd62+16384], %rd519;
st.global.u64 [%rd62+16392], %rd518;

BB44_27:
add.s32 %r37, %r68, 1280;
setp.ge.u32	%p30, %r37, %r1;
@%p30 bra BB44_29;

st.global.u64 [%rd62+20480], %rd517;
st.global.u64 [%rd62+20488], %rd516;

BB44_29:
add.s32 %r38, %r68, 1536;
setp.ge.u32	%p31, %r38, %r1;
@%p31 bra BB44_32;

BB44_31:
st.global.u64 [%rd62+24576], %rd515;
st.global.u64 [%rd62+24584], %rd514;

BB44_32:
bar.sync 0;
mov.u64 %rd334, 0;
st.local.u64 [%rd4], %rd334;
st.local.u64 [%rd4+8], %rd334;
st.local.u64 [%rd4+16], %rd334;
st.local.u64 [%rd4+24], %rd334;
st.local.u64 [%rd4+32], %rd334;
st.local.u64 [%rd4+40], %rd334;
st.local.u64 [%rd4+48], %rd334;
st.local.u64 [%rd4+56], %rd334;
st.local.u64 [%rd4+64], %rd334;
st.local.u64 [%rd4+72], %rd334;
st.local.u64 [%rd4+80], %rd334;
st.local.u64 [%rd4+88], %rd334;
st.local.u64 [%rd4+96], %rd334;
st.local.u64 [%rd4+104], %rd334;
mul.lo.s32 %r5, %r68, 7;
add.s32 %r39, %r5, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r6, %r68, -7, %r1;
selp.b32	%r7, %r6, 7, %p32;
cvt.u64.u32	%rd335, %r5;
add.s64 %rd336, %rd335, %rd1;
setp.eq.s32	%p33, %r7, 0;
shl.b64 %rd337, %rd336, 4;
add.s64 %rd64, %rd5, %rd337;
mov.u64 %rd896, %rd334;
@%p33 bra BB44_34;

ld.global.u64 %rd338, [%rd64];
st.local.u64 [%rd4], %rd338;
ld.global.u64 %rd65, [%rd64+8];
st.local.u64 [%rd4+8], %rd65;
mov.u64 %rd896, %rd65;

BB44_34:
mov.u64 %rd547, %rd896;
mov.u64 %rd883, %rd547;
mov.u64 %rd881, %rd334;
setp.lt.u32	%p34, %r7, 2;
mov.u64 %rd895, %rd334;
@%p34 bra BB44_36;

ld.global.u64 %rd895, [%rd64+16];
ld.global.u64 %rd881, [%rd64+24];
st.local.u64 [%rd4+16], %rd895;
st.local.u64 [%rd4+24], %rd881;

BB44_36:
mov.u64 %rd882, %rd895;
mov.u64 %rd879, %rd881;
mov.u64 %rd904, %rd334;
setp.lt.u32	%p35, %r7, 3;
mov.u64 %rd894, %rd334;
@%p35 bra BB44_38;

ld.global.u64 %rd894, [%rd64+32];
ld.global.u64 %rd904, [%rd64+40];
st.local.u64 [%rd4+32], %rd894;
st.local.u64 [%rd4+40], %rd904;

BB44_38:
mov.u64 %rd885, %rd894;
mov.u64 %rd902, %rd904;
mov.u64 %rd907, %rd334;
setp.lt.u32	%p36, %r7, 4;
mov.u64 %rd893, %rd334;
@%p36 bra BB44_40;

ld.global.u64 %rd893, [%rd64+48];
ld.global.u64 %rd907, [%rd64+56];
st.local.u64 [%rd4+48], %rd893;
st.local.u64 [%rd4+56], %rd907;

BB44_40:
mov.u64 %rd884, %rd893;
mov.u64 %rd905, %rd907;
mov.u64 %rd912, %rd334;
setp.lt.u32	%p37, %r7, 5;
mov.u64 %rd892, %rd334;
@%p37 bra BB44_42;

ld.global.u64 %rd892, [%rd64+64];
ld.global.u64 %rd912, [%rd64+72];
st.local.u64 [%rd4+64], %rd892;
st.local.u64 [%rd4+72], %rd912;

BB44_42:
mov.u64 %rd886, %rd892;
mov.u64 %rd910, %rd912;
mov.u64 %rd899, 0;
mov.u64 %rd915, %rd899;
setp.lt.u32	%p38, %r7, 6;
@%p38 bra BB44_44;

ld.global.u64 %rd899, [%rd64+80];
ld.global.u64 %rd915, [%rd64+88];
st.local.u64 [%rd4+80], %rd899;
st.local.u64 [%rd4+88], %rd915;

BB44_44:
mov.u64 %rd897, %rd899;
mov.u64 %rd913, %rd915;
mov.u64 %rd919, 0;
mov.u64 %rd917, %rd919;
setp.lt.u32	%p39, %r7, 7;
@%p39 bra BB44_46;

ld.global.u64 %rd919, [%rd64+96];
ld.global.u64 %rd917, [%rd64+104];
st.local.u64 [%rd4+96], %rd919;
st.local.u64 [%rd4+104], %rd917;

BB44_46:
mov.u64 %rd918, %rd919;
mov.u64 %rd916, %rd917;
setp.gt.u32	%p40, %r7, 6;
@%p40 bra BB44_73;

ld.local.u64 %rd351, [%rd4];
ld.local.u64 %rd352, [%rd4+8];
st.local.u64 [%rd3+8], %rd352;
st.local.u64 [%rd3], %rd351;
@%p34 bra BB44_49;

ld.local.u64 %rd357, [%rd3];
setp.lt.s64	%p42, %rd357, %rd882;
max.s64 %rd358, %rd882, %rd357;
add.s64 %rd359, %rd4, 16;
selp.b64	%rd360, %rd359, %rd3, %p42;
st.local.u64 [%rd3], %rd358;
ld.local.u64 %rd361, [%rd360+8];
st.local.u64 [%rd3+8], %rd361;

BB44_49:
@%p35 bra BB44_51;

ld.local.u64 %rd364, [%rd3];
setp.lt.s64	%p44, %rd364, %rd885;
max.s64 %rd365, %rd885, %rd364;
add.s64 %rd366, %rd4, 32;
selp.b64	%rd367, %rd366, %rd3, %p44;
st.local.u64 [%rd3], %rd365;
ld.local.u64 %rd368, [%rd367+8];
st.local.u64 [%rd3+8], %rd368;

BB44_51:
@%p36 bra BB44_53;

ld.local.u64 %rd371, [%rd3];
setp.lt.s64	%p46, %rd371, %rd884;
max.s64 %rd372, %rd884, %rd371;
add.s64 %rd373, %rd4, 48;
selp.b64	%rd374, %rd373, %rd3, %p46;
st.local.u64 [%rd3], %rd372;
ld.local.u64 %rd375, [%rd374+8];
st.local.u64 [%rd3+8], %rd375;

BB44_53:
@%p37 bra BB44_55;

ld.local.u64 %rd378, [%rd3];
setp.lt.s64	%p48, %rd378, %rd886;
max.s64 %rd379, %rd886, %rd378;
add.s64 %rd380, %rd4, 64;
selp.b64	%rd381, %rd380, %rd3, %p48;
st.local.u64 [%rd3], %rd379;
ld.local.u64 %rd382, [%rd381+8];
st.local.u64 [%rd3+8], %rd382;

BB44_55:
@%p38 bra BB44_57;

ld.local.u64 %rd385, [%rd3];
setp.lt.s64	%p50, %rd385, %rd897;
max.s64 %rd386, %rd897, %rd385;
add.s64 %rd387, %rd4, 80;
selp.b64	%rd388, %rd387, %rd3, %p50;
st.local.u64 [%rd3], %rd386;
ld.local.u64 %rd389, [%rd388+8];
st.local.u64 [%rd3+8], %rd389;

BB44_57:
@%p39 bra BB44_59;

ld.local.u64 %rd392, [%rd3];
setp.lt.s64	%p52, %rd392, %rd918;
max.s64 %rd393, %rd918, %rd392;
add.s64 %rd394, %rd4, 96;
selp.b64	%rd395, %rd394, %rd3, %p52;
st.local.u64 [%rd3], %rd393;
ld.local.u64 %rd396, [%rd395+8];
st.local.u64 [%rd3+8], %rd396;

BB44_59:
setp.ne.s32	%p53, %r7, 0;
mov.u64 %rd891, %rd883;
@%p53 bra BB44_61;

ld.local.u64 %rd399, [%rd3];
ld.local.u64 %rd891, [%rd3+8];
st.local.u64 [%rd4], %rd399;
st.local.u64 [%rd4+8], %rd891;

BB44_61:
mov.u64 %rd883, %rd891;
setp.gt.u32	%p54, %r7, 1;
mov.u64 %rd880, %rd879;
mov.u64 %rd890, %rd882;
@%p54 bra BB44_63;

ld.local.u64 %rd890, [%rd3];
ld.local.u64 %rd880, [%rd3+8];
st.local.u64 [%rd4+16], %rd890;
st.local.u64 [%rd4+24], %rd880;

BB44_63:
mov.u64 %rd882, %rd890;
mov.u64 %rd879, %rd880;
setp.gt.u32	%p55, %r7, 2;
mov.u64 %rd903, %rd902;
mov.u64 %rd889, %rd885;
@%p55 bra BB44_65;

ld.local.u64 %rd889, [%rd3];
ld.local.u64 %rd903, [%rd3+8];
st.local.u64 [%rd4+32], %rd889;
st.local.u64 [%rd4+40], %rd903;

BB44_65:
mov.u64 %rd885, %rd889;
mov.u64 %rd902, %rd903;
setp.gt.u32	%p56, %r7, 3;
mov.u64 %rd906, %rd905;
mov.u64 %rd888, %rd884;
@%p56 bra BB44_67;

ld.local.u64 %rd888, [%rd3];
ld.local.u64 %rd906, [%rd3+8];
st.local.u64 [%rd4+48], %rd888;
st.local.u64 [%rd4+56], %rd906;

BB44_67:
mov.u64 %rd884, %rd888;
mov.u64 %rd905, %rd906;
setp.gt.u32	%p57, %r7, 4;
mov.u64 %rd911, %rd910;
mov.u64 %rd887, %rd886;
@%p57 bra BB44_69;

ld.local.u64 %rd887, [%rd3];
ld.local.u64 %rd911, [%rd3+8];
st.local.u64 [%rd4+64], %rd887;
st.local.u64 [%rd4+72], %rd911;

BB44_69:
mov.u64 %rd886, %rd887;
mov.u64 %rd910, %rd911;
setp.gt.u32	%p58, %r7, 5;
mov.u64 %rd914, %rd913;
mov.u64 %rd898, %rd897;
@%p58 bra BB44_71;

ld.local.u64 %rd898, [%rd3];
ld.local.u64 %rd914, [%rd3+8];
st.local.u64 [%rd4+80], %rd898;
st.local.u64 [%rd4+88], %rd914;

BB44_71:
mov.u64 %rd897, %rd898;
mov.u64 %rd913, %rd914;
@%p40 bra BB44_73;

ld.local.u64 %rd918, [%rd3];
ld.local.u64 %rd916, [%rd3+8];
st.local.u64 [%rd4+96], %rd918;
st.local.u64 [%rd4+104], %rd916;

BB44_73:
mov.u64 %rd792, %rd882;
mov.u64 %rd791, %rd883;
mov.u64 %rd793, %rd879;
mov.u64 %rd796, %rd884;
mov.u64 %rd794, %rd885;
mov.u64 %rd795, %rd902;
mov.u64 %rd797, %rd905;
mov.u64 %rd800, %rd897;
mov.u64 %rd798, %rd886;
mov.u64 %rd799, %rd910;
mov.u64 %rd801, %rd913;
mov.u64 %rd802, %rd918;
mov.u64 %rd803, %rd916;
mul.lo.s32 %r63, %r68, 7;
setp.ge.u32	%p60, %r63, %r1;
@%p60 bra BB44_116;

ld.local.u64 %rd128, [%rd4];
setp.ge.s64	%p61, %rd792, %rd128;
mov.u64 %rd876, %rd793;
mov.u64 %rd878, %rd791;
mov.u64 %rd875, %rd792;
mov.u64 %rd877, %rd128;
@%p61 bra BB44_76;

st.local.u64 [%rd4], %rd792;
st.local.u64 [%rd4+16], %rd128;
st.local.u64 [%rd4+8], %rd793;
st.local.u64 [%rd4+24], %rd791;
mov.u64 %rd878, %rd793;
mov.u64 %rd876, %rd791;
mov.u64 %rd633, %rd792;
mov.u64 %rd875, %rd128;
mov.u64 %rd877, %rd633;

BB44_76:
mov.u64 %rd867, %rd875;
mov.u64 %rd868, %rd876;
mov.u64 %rd857, %rd877;
mov.u64 %rd858, %rd878;
setp.ge.s64	%p62, %rd796, %rd794;
mov.u64 %rd901, %rd797;
mov.u64 %rd900, %rd795;
mov.u64 %rd873, %rd794;
mov.u64 %rd874, %rd796;
@%p62 bra BB44_78;

st.local.u64 [%rd4+32], %rd796;
st.local.u64 [%rd4+48], %rd794;
st.local.u64 [%rd4+40], %rd797;
st.local.u64 [%rd4+56], %rd795;
mov.u64 %rd900, %rd797;
mov.u64 %rd901, %rd795;
mov.u64 %rd874, %rd794;
mov.u64 %rd873, %rd796;

BB44_78:
mov.u64 %rd136, %rd873;
mov.u64 %rd135, %rd900;
mov.u64 %rd863, %rd874;
mov.u64 %rd864, %rd901;
setp.ge.s64	%p63, %rd800, %rd798;
mov.u64 %rd909, %rd801;
mov.u64 %rd908, %rd799;
mov.u64 %rd871, %rd798;
mov.u64 %rd872, %rd800;
@%p63 bra BB44_80;

st.local.u64 [%rd4+64], %rd800;
st.local.u64 [%rd4+80], %rd798;
st.local.u64 [%rd4+72], %rd801;
st.local.u64 [%rd4+88], %rd799;
mov.u64 %rd908, %rd801;
mov.u64 %rd909, %rd799;
mov.u64 %rd872, %rd798;
mov.u64 %rd871, %rd800;

BB44_80:
mov.u64 %rd140, %rd871;
mov.u64 %rd139, %rd908;
mov.u64 %rd138, %rd872;
mov.u64 %rd137, %rd909;
setp.ge.s64	%p64, %rd136, %rd867;
mov.u64 %rd869, %rd136;
mov.u64 %rd870, %rd135;
@%p64 bra BB44_82;

st.local.u64 [%rd4+16], %rd136;
st.local.u64 [%rd4+32], %rd867;
st.local.u64 [%rd4+24], %rd135;
st.local.u64 [%rd4+40], %rd868;
mov.u64 %rd640, %rd868;
mov.u64 %rd642, %rd867;
mov.u64 %rd868, %rd135;
mov.u64 %rd867, %rd136;
mov.u64 %rd869, %rd642;
mov.u64 %rd870, %rd640;

BB44_82:
mov.u64 %rd144, %rd867;
mov.u64 %rd143, %rd868;
mov.u64 %rd851, %rd869;
mov.u64 %rd852, %rd870;
setp.ge.s64	%p65, %rd140, %rd863;
mov.u64 %rd865, %rd140;
mov.u64 %rd866, %rd139;
@%p65 bra BB44_84;

st.local.u64 [%rd4+48], %rd140;
st.local.u64 [%rd4+64], %rd863;
st.local.u64 [%rd4+56], %rd139;
st.local.u64 [%rd4+72], %rd864;
mov.u64 %rd644, %rd864;
mov.u64 %rd646, %rd863;
mov.u64 %rd864, %rd139;
mov.u64 %rd863, %rd140;
mov.u64 %rd865, %rd646;
mov.u64 %rd866, %rd644;

BB44_84:
mov.u64 %rd148, %rd863;
mov.u64 %rd147, %rd864;
mov.u64 %rd847, %rd865;
mov.u64 %rd848, %rd866;
setp.ge.s64	%p66, %rd802, %rd138;
mov.u64 %rd862, %rd803;
mov.u64 %rd861, %rd802;
mov.u64 %rd859, %rd138;
mov.u64 %rd860, %rd137;
@%p66 bra BB44_86;

st.local.u64 [%rd4+80], %rd802;
st.local.u64 [%rd4+96], %rd138;
st.local.u64 [%rd4+88], %rd803;
st.local.u64 [%rd4+104], %rd137;
mov.u64 %rd597, %rd803;
mov.u64 %rd600, %rd802;
mov.u64 %rd862, %rd137;
mov.u64 %rd861, %rd138;
mov.u64 %rd859, %rd600;
mov.u64 %rd860, %rd597;

BB44_86:
mov.u64 %rd152, %rd859;
mov.u64 %rd151, %rd860;
mov.u64 %rd837, %rd861;
mov.u64 %rd838, %rd862;
setp.ge.s64	%p67, %rd144, %rd857;
mov.u64 %rd855, %rd144;
mov.u64 %rd856, %rd143;
@%p67 bra BB44_88;

st.local.u64 [%rd4], %rd144;
st.local.u64 [%rd4+16], %rd857;
st.local.u64 [%rd4+8], %rd143;
st.local.u64 [%rd4+24], %rd858;
mov.u64 %rd635, %rd858;
mov.u64 %rd638, %rd857;
mov.u64 %rd858, %rd143;
mov.u64 %rd857, %rd144;
mov.u64 %rd855, %rd638;
mov.u64 %rd856, %rd635;

BB44_88:
mov.u64 %rd843, %rd855;
mov.u64 %rd844, %rd856;
mov.u64 %rd833, %rd857;
mov.u64 %rd834, %rd858;
setp.ge.s64	%p68, %rd148, %rd851;
mov.u64 %rd853, %rd148;
mov.u64 %rd854, %rd147;
@%p68 bra BB44_90;

st.local.u64 [%rd4+32], %rd148;
st.local.u64 [%rd4+48], %rd851;
st.local.u64 [%rd4+40], %rd147;
st.local.u64 [%rd4+56], %rd852;
mov.u64 %rd660, %rd852;
mov.u64 %rd662, %rd851;
mov.u64 %rd852, %rd147;
mov.u64 %rd851, %rd148;
mov.u64 %rd853, %rd662;
mov.u64 %rd854, %rd660;

BB44_90:
mov.u64 %rd160, %rd851;
mov.u64 %rd159, %rd852;
mov.u64 %rd839, %rd853;
mov.u64 %rd840, %rd854;
setp.ge.s64	%p69, %rd152, %rd847;
mov.u64 %rd849, %rd152;
mov.u64 %rd850, %rd151;
@%p69 bra BB44_92;

st.local.u64 [%rd4+64], %rd152;
st.local.u64 [%rd4+80], %rd847;
st.local.u64 [%rd4+72], %rd151;
st.local.u64 [%rd4+88], %rd848;
mov.u64 %rd668, %rd848;
mov.u64 %rd670, %rd847;
mov.u64 %rd848, %rd151;
mov.u64 %rd847, %rd152;
mov.u64 %rd849, %rd670;
mov.u64 %rd850, %rd668;

BB44_92:
mov.u64 %rd164, %rd847;
mov.u64 %rd163, %rd848;
mov.u64 %rd162, %rd849;
mov.u64 %rd161, %rd850;
setp.ge.s64	%p70, %rd160, %rd843;
mov.u64 %rd845, %rd160;
mov.u64 %rd846, %rd159;
@%p70 bra BB44_94;

st.local.u64 [%rd4+16], %rd160;
st.local.u64 [%rd4+32], %rd843;
st.local.u64 [%rd4+24], %rd159;
st.local.u64 [%rd4+40], %rd844;
mov.u64 %rd688, %rd844;
mov.u64 %rd690, %rd843;
mov.u64 %rd844, %rd159;
mov.u64 %rd843, %rd160;
mov.u64 %rd845, %rd690;
mov.u64 %rd846, %rd688;

BB44_94:
mov.u64 %rd168, %rd843;
mov.u64 %rd167, %rd844;
mov.u64 %rd827, %rd845;
mov.u64 %rd828, %rd846;
setp.ge.s64	%p71, %rd164, %rd839;
mov.u64 %rd841, %rd164;
mov.u64 %rd842, %rd163;
@%p71 bra BB44_96;

st.local.u64 [%rd4+48], %rd164;
st.local.u64 [%rd4+64], %rd839;
st.local.u64 [%rd4+56], %rd163;
st.local.u64 [%rd4+72], %rd840;
mov.u64 %rd692, %rd840;
mov.u64 %rd694, %rd839;
mov.u64 %rd840, %rd163;
mov.u64 %rd839, %rd164;
mov.u64 %rd841, %rd694;
mov.u64 %rd842, %rd692;

BB44_96:
mov.u64 %rd172, %rd839;
mov.u64 %rd171, %rd840;
mov.u64 %rd823, %rd841;
mov.u64 %rd824, %rd842;
setp.ge.s64	%p72, %rd837, %rd162;
mov.u64 %rd835, %rd162;
mov.u64 %rd836, %rd161;
@%p72 bra BB44_98;

st.local.u64 [%rd4+80], %rd837;
st.local.u64 [%rd4+96], %rd162;
st.local.u64 [%rd4+88], %rd838;
st.local.u64 [%rd4+104], %rd161;
mov.u64 %rd676, %rd838;
mov.u64 %rd678, %rd837;
mov.u64 %rd838, %rd161;
mov.u64 %rd837, %rd162;
mov.u64 %rd835, %rd678;
mov.u64 %rd836, %rd676;

BB44_98:
mov.u64 %rd176, %rd835;
mov.u64 %rd175, %rd836;
mov.u64 %rd813, %rd837;
mov.u64 %rd814, %rd838;
setp.ge.s64	%p73, %rd168, %rd833;
mov.u64 %rd831, %rd168;
mov.u64 %rd832, %rd167;
@%p73 bra BB44_100;

st.local.u64 [%rd4], %rd168;
st.local.u64 [%rd4+16], %rd833;
st.local.u64 [%rd4+8], %rd167;
st.local.u64 [%rd4+24], %rd834;
mov.u64 %rd684, %rd834;
mov.u64 %rd686, %rd833;
mov.u64 %rd834, %rd167;
mov.u64 %rd833, %rd168;
mov.u64 %rd831, %rd686;
mov.u64 %rd832, %rd684;

BB44_100:
mov.u64 %rd819, %rd831;
mov.u64 %rd820, %rd832;
mov.u64 %rd178, %rd833;
mov.u64 %rd808, %rd834;
setp.ge.s64	%p74, %rd172, %rd827;
mov.u64 %rd829, %rd172;
mov.u64 %rd830, %rd171;
@%p74 bra BB44_102;

st.local.u64 [%rd4+32], %rd172;
st.local.u64 [%rd4+48], %rd827;
st.local.u64 [%rd4+40], %rd171;
st.local.u64 [%rd4+56], %rd828;
mov.u64 %rd708, %rd828;
mov.u64 %rd710, %rd827;
mov.u64 %rd828, %rd171;
mov.u64 %rd827, %rd172;
mov.u64 %rd829, %rd710;
mov.u64 %rd830, %rd708;

BB44_102:
mov.u64 %rd184, %rd827;
mov.u64 %rd183, %rd828;
mov.u64 %rd815, %rd829;
mov.u64 %rd816, %rd830;
setp.ge.s64	%p75, %rd176, %rd823;
mov.u64 %rd825, %rd176;
mov.u64 %rd826, %rd175;
@%p75 bra BB44_104;

st.local.u64 [%rd4+64], %rd176;
st.local.u64 [%rd4+80], %rd823;
st.local.u64 [%rd4+72], %rd175;
st.local.u64 [%rd4+88], %rd824;
mov.u64 %rd716, %rd824;
mov.u64 %rd718, %rd823;
mov.u64 %rd824, %rd175;
mov.u64 %rd823, %rd176;
mov.u64 %rd825, %rd718;
mov.u64 %rd826, %rd716;

BB44_104:
mov.u64 %rd188, %rd823;
mov.u64 %rd187, %rd824;
mov.u64 %rd186, %rd825;
mov.u64 %rd185, %rd826;
setp.ge.s64	%p76, %rd184, %rd819;
mov.u64 %rd821, %rd184;
mov.u64 %rd822, %rd183;
@%p76 bra BB44_106;

st.local.u64 [%rd4+16], %rd184;
st.local.u64 [%rd4+32], %rd819;
st.local.u64 [%rd4+24], %rd183;
st.local.u64 [%rd4+40], %rd820;
mov.u64 %rd735, %rd820;
mov.u64 %rd737, %rd819;
mov.u64 %rd820, %rd183;
mov.u64 %rd819, %rd184;
mov.u64 %rd821, %rd737;
mov.u64 %rd822, %rd735;

BB44_106:
mov.u64 %rd192, %rd819;
mov.u64 %rd191, %rd820;
mov.u64 %rd804, %rd821;
mov.u64 %rd805, %rd822;
setp.ge.s64	%p77, %rd188, %rd815;
mov.u64 %rd817, %rd188;
mov.u64 %rd818, %rd187;
@%p77 bra BB44_108;

st.local.u64 [%rd4+48], %rd188;
st.local.u64 [%rd4+64], %rd815;
st.local.u64 [%rd4+56], %rd187;
st.local.u64 [%rd4+72], %rd816;
mov.u64 %rd739, %rd816;
mov.u64 %rd741, %rd815;
mov.u64 %rd816, %rd187;
mov.u64 %rd815, %rd188;
mov.u64 %rd817, %rd741;
mov.u64 %rd818, %rd739;

BB44_108:
mov.u64 %rd196, %rd815;
mov.u64 %rd195, %rd816;
mov.u64 %rd798, %rd817;
mov.u64 %rd799, %rd818;
setp.ge.s64	%p78, %rd813, %rd186;
mov.u64 %rd811, %rd186;
mov.u64 %rd812, %rd185;
@%p78 bra BB44_110;

st.local.u64 [%rd4+80], %rd813;
st.local.u64 [%rd4+96], %rd186;
st.local.u64 [%rd4+88], %rd814;
st.local.u64 [%rd4+104], %rd185;
mov.u64 %rd724, %rd814;
mov.u64 %rd726, %rd813;
mov.u64 %rd814, %rd185;
mov.u64 %rd813, %rd186;
mov.u64 %rd811, %rd726;
mov.u64 %rd812, %rd724;

BB44_110:
mov.u64 %rd200, %rd811;
mov.u64 %rd199, %rd812;
mov.u64 %rd802, %rd813;
mov.u64 %rd803, %rd814;
setp.ge.s64	%p79, %rd192, %rd178;
mov.u64 %rd809, %rd192;
mov.u64 %rd810, %rd191;
@%p79 bra BB44_112;

st.local.u64 [%rd4], %rd192;
st.local.u64 [%rd4+16], %rd178;
st.local.u64 [%rd4+8], %rd191;
st.local.u64 [%rd4+24], %rd808;
mov.u64 %rd732, %rd808;
mov.u64 %rd808, %rd191;
mov.u64 %rd809, %rd178;
mov.u64 %rd810, %rd732;

BB44_112:
mov.u64 %rd791, %rd808;
mov.u64 %rd792, %rd809;
mov.u64 %rd793, %rd810;
setp.ge.s64	%p80, %rd196, %rd804;
mov.u64 %rd806, %rd196;
mov.u64 %rd807, %rd195;
@%p80 bra BB44_114;

st.local.u64 [%rd4+32], %rd196;
st.local.u64 [%rd4+48], %rd804;
st.local.u64 [%rd4+40], %rd195;
st.local.u64 [%rd4+56], %rd805;
mov.u64 %rd755, %rd805;
mov.u64 %rd757, %rd804;
mov.u64 %rd805, %rd195;
mov.u64 %rd804, %rd196;
mov.u64 %rd806, %rd757;
mov.u64 %rd807, %rd755;

BB44_114:
mov.u64 %rd794, %rd804;
mov.u64 %rd795, %rd805;
mov.u64 %rd796, %rd806;
mov.u64 %rd797, %rd807;
setp.ge.s64	%p81, %rd200, %rd798;
mov.u64 %rd800, %rd200;
mov.u64 %rd801, %rd199;
@%p81 bra BB44_116;

st.local.u64 [%rd4+64], %rd200;
st.local.u64 [%rd4+80], %rd798;
st.local.u64 [%rd4+72], %rd199;
st.local.u64 [%rd4+88], %rd799;
mov.u64 %rd762, %rd799;
mov.u64 %rd764, %rd798;
mov.u64 %rd799, %rd199;
mov.u64 %rd798, %rd200;
mov.u64 %rd800, %rd764;
mov.u64 %rd801, %rd762;

BB44_116:
@%p33 bra BB44_118;

ld.local.u64 %rd412, [%rd4];
st.global.u64 [%rd64], %rd412;
st.global.u64 [%rd64+8], %rd791;

BB44_118:
@%p34 bra BB44_120;

st.global.u64 [%rd64+16], %rd792;
st.global.u64 [%rd64+24], %rd793;

BB44_120:
@%p35 bra BB44_122;

st.global.u64 [%rd64+32], %rd794;
st.global.u64 [%rd64+40], %rd795;

BB44_122:
@%p36 bra BB44_124;

st.global.u64 [%rd64+48], %rd796;
st.global.u64 [%rd64+56], %rd797;

BB44_124:
@%p37 bra BB44_126;

st.global.u64 [%rd64+64], %rd798;
st.global.u64 [%rd64+72], %rd799;

BB44_126:
@%p38 bra BB44_128;

st.global.u64 [%rd64+80], %rd800;
st.global.u64 [%rd64+88], %rd801;

BB44_128:
@%p39 bra BB44_130;

st.global.u64 [%rd64+96], %rd802;
st.global.u64 [%rd64+104], %rd803;

BB44_130:
ld.param.u64 %rd508, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+32];
ld.param.u64 %rd507, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+24];
cvta.to.global.u64 %rd221, %rd507;
cvta.to.global.u64 %rd222, %rd508;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r41, 7;
min.u32 %r8, %r64, %r41;
mov.u32 %r65, 2;

BB44_131:
neg.s32 %r42, %r65;
and.b32 %r43, %r68, %r42;
add.s32 %r44, %r65, -1;
and.b32 %r45, %r44, %r68;
mul.lo.s32 %r46, %r45, 7;
min.u32 %r10, %r46, %r1;
mul.lo.s32 %r47, %r43, 7;
shr.u32 %r48, %r65, 1;
mul.lo.s32 %r49, %r48, 7;
min.u32 %r50, %r47, %r1;
add.s32 %r51, %r50, %r49;
min.u32 %r52, %r51, %r1;
add.s32 %r53, %r52, %r49;
min.u32 %r11, %r53, %r1;
sub.s32 %r54, %r52, %r50;
sub.s32 %r55, %r11, %r52;
cvt.u64.u32	%rd415, %r50;
add.s64 %rd225, %rd415, %rd1;
cvt.u64.u32	%rd226, %r52;
add.s64 %rd227, %rd226, %rd1;
setp.lt.u32	%p89, %r10, %r55;
sub.s32 %r56, %r10, %r55;
selp.b32	%r67, 0, %r56, %p89;
min.u32 %r66, %r54, %r10;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB44_134;

add.s32 %r14, %r10, -1;

BB44_133:
add.s32 %r57, %r66, %r67;
shr.u32 %r58, %r57, 1;
sub.s32 %r59, %r14, %r58;
cvt.u64.u32	%rd416, %r59;
add.s64 %rd417, %rd416, %rd227;
cvt.u64.u32	%rd418, %r58;
add.s64 %rd419, %rd225, %rd418;
shl.b64 %rd420, %rd417, 4;
add.s64 %rd421, %rd5, %rd420;
shl.b64 %rd422, %rd419, 4;
add.s64 %rd423, %rd5, %rd422;
ld.global.u64 %rd424, [%rd423];
ld.global.u64 %rd425, [%rd421];
setp.lt.s64	%p91, %rd425, %rd424;
add.s32 %r60, %r58, 1;
selp.b32	%r67, %r67, %r60, %p91;
selp.b32	%r66, %r58, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB44_133;

BB44_134:
cvt.u64.u32	%rd427, %r67;
add.s64 %rd228, %rd225, %rd427;
shl.b64 %rd428, %rd228, 4;
add.s64 %rd229, %rd5, %rd428;
shl.b64 %rd429, %rd227, 4;
add.s64 %rd230, %rd5, %rd429;
cvt.u64.u32	%rd430, %r10;
add.s64 %rd431, %rd430, %rd1;
add.s64 %rd432, %rd431, %rd226;
sub.s64 %rd231, %rd432, %rd427;
shl.b64 %rd433, %rd231, 4;
add.s64 %rd232, %rd5, %rd433;
cvt.u64.u32	%rd434, %r11;
add.s64 %rd435, %rd434, %rd1;
shl.b64 %rd436, %rd435, 4;
add.s64 %rd233, %rd5, %rd436;
mov.u64 %rd920, 0;
mov.pred %p93, 0;
@%p93 bra BB44_136;

BB44_135:
add.s64 %rd437, %rd2, %rd920;
mov.u16 %rs2, 0;
st.local.u8 [%rd437], %rs2;
add.s64 %rd920, %rd920, 1;
setp.lt.u64	%p94, %rd920, 16;
@%p94 bra BB44_135;

BB44_136:
ld.global.u64 %rd439, [%rd229];
ld.global.u64 %rd440, [%rd229+8];
st.local.u64 [%rd2+8], %rd440;
st.local.u64 [%rd2], %rd439;
mov.u64 %rd921, 0;
@%p93 bra BB44_138;

BB44_137:
add.s64 %rd441, %rd3, %rd921;
mov.u16 %rs3, 0;
st.local.u8 [%rd441], %rs3;
add.s64 %rd921, %rd921, 1;
setp.lt.u64	%p96, %rd921, 16;
@%p96 bra BB44_137;

BB44_138:
ld.global.u64 %rd442, [%rd232];
ld.global.u64 %rd443, [%rd232+8];
st.local.u64 [%rd3+8], %rd443;
st.local.u64 [%rd3], %rd442;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd232, %rd233;
@%p98 bra BB44_141;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd229, %rd230;
@%p100 bra BB44_141;

ld.local.u64 %rd444, [%rd2];
ld.local.u64 %rd445, [%rd3];
setp.ge.s64	%p134, %rd445, %rd444;

BB44_141:
selp.b64	%rd446, %rd2, %rd3, %p134;
ld.local.u64 %rd238, [%rd446];
ld.local.u64 %rd239, [%rd446+8];
@%p134 bra BB44_143;
bra.uni BB44_142;

BB44_143:
add.s64 %rd452, %rd428, %rd5;
add.s64 %rd241, %rd452, 16;
ld.global.u64 %rd453, [%rd229+16];
st.local.u64 [%rd2], %rd453;
ld.global.u64 %rd454, [%rd229+24];
st.local.u64 [%rd2+8], %rd454;
mov.u64 %rd944, %rd232;
mov.u64 %rd945, %rd232;
mov.u64 %rd968, %rd241;
mov.u64 %rd969, %rd241;
bra.uni BB44_144;

BB44_142:
add.s64 %rd448, %rd433, %rd5;
add.s64 %rd240, %rd448, 16;
ld.global.u64 %rd449, [%rd232+16];
st.local.u64 [%rd3], %rd449;
ld.global.u64 %rd450, [%rd232+24];
st.local.u64 [%rd3+8], %rd450;
mov.u64 %rd944, %rd240;
mov.u64 %rd945, %rd240;
mov.u64 %rd968, %rd229;
mov.u64 %rd969, %rd229;

BB44_144:
mov.u64 %rd245, %rd968;
mov.u64 %rd967, %rd969;
mov.u64 %rd243, %rd944;
mov.u64 %rd943, %rd945;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd943, %rd233;
@%p102 bra BB44_147;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd967, %rd230;
@%p104 bra BB44_147;

ld.local.u64 %rd455, [%rd2];
ld.local.u64 %rd456, [%rd3];
setp.ge.s64	%p135, %rd456, %rd455;

BB44_147:
selp.b64	%rd457, %rd2, %rd3, %p135;
ld.local.u64 %rd246, [%rd457];
ld.local.u64 %rd247, [%rd457+8];
@%p135 bra BB44_149;
bra.uni BB44_148;

BB44_149:
add.s64 %rd967, %rd967, 16;
add.s64 %rd251, %rd245, 16;
ld.global.u64 %rd460, [%rd245+16];
st.local.u64 [%rd2], %rd460;
ld.global.u64 %rd461, [%rd245+24];
st.local.u64 [%rd2+8], %rd461;
mov.u64 %rd942, %rd243;
mov.u64 %rd966, %rd251;
bra.uni BB44_150;

BB44_148:
add.s64 %rd943, %rd943, 16;
add.s64 %rd249, %rd243, 16;
ld.global.u64 %rd458, [%rd243+16];
st.local.u64 [%rd3], %rd458;
ld.global.u64 %rd459, [%rd243+24];
st.local.u64 [%rd3+8], %rd459;
mov.u64 %rd942, %rd249;
mov.u64 %rd966, %rd245;

BB44_150:
mov.u64 %rd255, %rd966;
mov.u64 %rd965, %rd967;
mov.u64 %rd253, %rd942;
mov.u64 %rd941, %rd943;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd941, %rd233;
@%p106 bra BB44_153;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd965, %rd230;
@%p108 bra BB44_153;

ld.local.u64 %rd462, [%rd2];
ld.local.u64 %rd463, [%rd3];
setp.ge.s64	%p136, %rd463, %rd462;

BB44_153:
selp.b64	%rd464, %rd2, %rd3, %p136;
ld.local.u64 %rd256, [%rd464];
ld.local.u64 %rd257, [%rd464+8];
@%p136 bra BB44_155;
bra.uni BB44_154;

BB44_155:
add.s64 %rd965, %rd965, 16;
add.s64 %rd261, %rd255, 16;
ld.global.u64 %rd467, [%rd255+16];
st.local.u64 [%rd2], %rd467;
ld.global.u64 %rd468, [%rd255+24];
st.local.u64 [%rd2+8], %rd468;
mov.u64 %rd940, %rd253;
mov.u64 %rd964, %rd261;
bra.uni BB44_156;

BB44_154:
add.s64 %rd941, %rd941, 16;
add.s64 %rd259, %rd253, 16;
ld.global.u64 %rd465, [%rd253+16];
st.local.u64 [%rd3], %rd465;
ld.global.u64 %rd466, [%rd253+24];
st.local.u64 [%rd3+8], %rd466;
mov.u64 %rd940, %rd259;
mov.u64 %rd964, %rd255;

BB44_156:
mov.u64 %rd265, %rd964;
mov.u64 %rd963, %rd965;
mov.u64 %rd263, %rd940;
mov.u64 %rd939, %rd941;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd939, %rd233;
@%p110 bra BB44_159;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd963, %rd230;
@%p112 bra BB44_159;

ld.local.u64 %rd469, [%rd2];
ld.local.u64 %rd470, [%rd3];
setp.ge.s64	%p137, %rd470, %rd469;

BB44_159:
selp.b64	%rd471, %rd2, %rd3, %p137;
ld.local.u64 %rd266, [%rd471];
ld.local.u64 %rd267, [%rd471+8];
@%p137 bra BB44_161;
bra.uni BB44_160;

BB44_161:
add.s64 %rd963, %rd963, 16;
add.s64 %rd271, %rd265, 16;
ld.global.u64 %rd474, [%rd265+16];
st.local.u64 [%rd2], %rd474;
ld.global.u64 %rd475, [%rd265+24];
st.local.u64 [%rd2+8], %rd475;
mov.u64 %rd938, %rd263;
mov.u64 %rd962, %rd271;
bra.uni BB44_162;

BB44_160:
add.s64 %rd939, %rd939, 16;
add.s64 %rd269, %rd263, 16;
ld.global.u64 %rd472, [%rd263+16];
st.local.u64 [%rd3], %rd472;
ld.global.u64 %rd473, [%rd263+24];
st.local.u64 [%rd3+8], %rd473;
mov.u64 %rd938, %rd269;
mov.u64 %rd962, %rd265;

BB44_162:
mov.u64 %rd275, %rd962;
mov.u64 %rd961, %rd963;
mov.u64 %rd273, %rd938;
mov.u64 %rd937, %rd939;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd937, %rd233;
@%p114 bra BB44_165;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd961, %rd230;
@%p116 bra BB44_165;

ld.local.u64 %rd476, [%rd2];
ld.local.u64 %rd477, [%rd3];
setp.ge.s64	%p138, %rd477, %rd476;

BB44_165:
selp.b64	%rd478, %rd2, %rd3, %p138;
ld.local.u64 %rd276, [%rd478];
ld.local.u64 %rd277, [%rd478+8];
@%p138 bra BB44_167;
bra.uni BB44_166;

BB44_167:
add.s64 %rd961, %rd961, 16;
add.s64 %rd281, %rd275, 16;
ld.global.u64 %rd481, [%rd275+16];
st.local.u64 [%rd2], %rd481;
ld.global.u64 %rd482, [%rd275+24];
st.local.u64 [%rd2+8], %rd482;
mov.u64 %rd936, %rd273;
mov.u64 %rd960, %rd281;
bra.uni BB44_168;

BB44_166:
add.s64 %rd937, %rd937, 16;
add.s64 %rd279, %rd273, 16;
ld.global.u64 %rd479, [%rd273+16];
st.local.u64 [%rd3], %rd479;
ld.global.u64 %rd480, [%rd273+24];
st.local.u64 [%rd3+8], %rd480;
mov.u64 %rd936, %rd279;
mov.u64 %rd960, %rd275;

BB44_168:
mov.u64 %rd285, %rd960;
mov.u64 %rd959, %rd961;
mov.u64 %rd283, %rd936;
mov.u64 %rd935, %rd937;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd935, %rd233;
@%p118 bra BB44_171;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd959, %rd230;
@%p120 bra BB44_171;

ld.local.u64 %rd483, [%rd2];
ld.local.u64 %rd484, [%rd3];
setp.ge.s64	%p139, %rd484, %rd483;

BB44_171:
selp.b64	%rd485, %rd2, %rd3, %p139;
ld.local.u64 %rd286, [%rd485];
ld.local.u64 %rd287, [%rd485+8];
@%p139 bra BB44_173;
bra.uni BB44_172;

BB44_173:
add.s64 %rd959, %rd959, 16;
add.s64 %rd291, %rd285, 16;
ld.global.u64 %rd488, [%rd285+16];
st.local.u64 [%rd2], %rd488;
ld.global.u64 %rd489, [%rd285+24];
st.local.u64 [%rd2+8], %rd489;
mov.u64 %rd934, %rd283;
mov.u64 %rd958, %rd291;
bra.uni BB44_174;

BB44_172:
add.s64 %rd935, %rd935, 16;
add.s64 %rd289, %rd283, 16;
ld.global.u64 %rd486, [%rd283+16];
st.local.u64 [%rd3], %rd486;
ld.global.u64 %rd487, [%rd283+24];
st.local.u64 [%rd3+8], %rd487;
mov.u64 %rd934, %rd289;
mov.u64 %rd958, %rd285;

BB44_174:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd935, %rd233;
mov.pred %p140, %p121;
@%p122 bra BB44_177;

setp.ge.u64	%p124, %rd959, %rd230;
mov.pred %p140, %p93;
@%p124 bra BB44_177;

ld.local.u64 %rd490, [%rd2];
ld.local.u64 %rd491, [%rd3];
setp.ge.s64	%p140, %rd491, %rd490;

BB44_177:
selp.b64	%rd492, %rd2, %rd3, %p140;
ld.local.u64 %rd296, [%rd492];
ld.local.u64 %rd297, [%rd492+8];
@%p140 bra BB44_179;
bra.uni BB44_178;

BB44_179:
ld.global.u64 %rd495, [%rd958+16];
st.local.u64 [%rd2], %rd495;
ld.global.u64 %rd496, [%rd958+24];
st.local.u64 [%rd2+8], %rd496;
bra.uni BB44_180;

BB44_178:
ld.global.u64 %rd493, [%rd934+16];
st.local.u64 [%rd3], %rd493;
ld.global.u64 %rd494, [%rd934+24];
st.local.u64 [%rd3+8], %rd494;

BB44_180:
setp.eq.s32	%p15, %r8, 0;
bar.sync 0;
@%p15 bra BB44_182;

st.global.u64 [%rd64], %rd238;
st.global.u64 [%rd64+8], %rd239;

BB44_182:
setp.lt.u32	%p125, %r8, 2;
@%p125 bra BB44_184;

st.global.u64 [%rd64+16], %rd246;
st.global.u64 [%rd64+24], %rd247;

BB44_184:
setp.lt.u32	%p126, %r8, 3;
@%p126 bra BB44_186;

st.global.u64 [%rd64+32], %rd256;
st.global.u64 [%rd64+40], %rd257;

BB44_186:
setp.lt.u32	%p127, %r8, 4;
@%p127 bra BB44_188;

st.global.u64 [%rd64+48], %rd266;
st.global.u64 [%rd64+56], %rd267;

BB44_188:
setp.lt.u32	%p128, %r8, 5;
@%p128 bra BB44_190;

st.global.u64 [%rd64+64], %rd276;
st.global.u64 [%rd64+72], %rd277;

BB44_190:
setp.lt.u32	%p129, %r8, 6;
@%p129 bra BB44_192;

st.global.u64 [%rd64+80], %rd286;
st.global.u64 [%rd64+88], %rd287;

BB44_192:
setp.lt.u32	%p130, %r8, 7;
@%p130 bra BB44_194;

st.global.u64 [%rd64+96], %rd296;
st.global.u64 [%rd64+104], %rd297;

BB44_194:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p131, %r65, 257;
@%p131 bra BB44_131;

setp.ge.u32	%p132, %r68, %r1;
@%p132 bra BB44_197;

BB44_196:
cvt.u64.u32	%rd497, %r68;
add.s64 %rd498, %rd497, %rd307;
shl.b64 %rd499, %rd498, 3;
add.s64 %rd500, %rd221, %rd499;
add.s64 %rd501, %rd222, %rd499;
add.s64 %rd502, %rd497, %rd1;
shl.b64 %rd503, %rd502, 4;
add.s64 %rd504, %rd5, %rd503;
ld.global.u64 %rd505, [%rd504];
st.global.u64 [%rd500], %rd505;
ld.global.u64 %rd506, [%rd504+8];
st.global.u64 [%rd501], %rd506;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p133, %r68, %r1;
@%p133 bra BB44_196;

BB44_197:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[48]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot45[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<17>;
.reg .b32 %r<69>;
.reg .b64 %rd<953>;


mov.u64 %rd952, __local_depot45;
cvta.local.u64 %SP, %rd952;
ld.param.u64 %rd296, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
ld.param.u64 %rd295, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd297, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd300, %r23;
sub.s64 %rd301, %rd297, %rd300;
cvt.u32.u64	%r24, %rd301;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd302, %SP, 16;
cvta.to.local.u64 %rd1, %rd302;
add.u64 %rd303, %SP, 0;
cvta.to.local.u64 %rd2, %rd303;
add.u64 %rd304, %SP, 32;
cvta.to.local.u64 %rd3, %rd304;
cvta.to.global.u64 %rd305, %rd295;
cvta.to.global.u64 %rd306, %rd296;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd307, %r68;
add.s64 %rd308, %rd307, %rd300;
shl.b64 %rd309, %rd308, 3;
add.s64 %rd4, %rd305, %rd309;
add.s64 %rd5, %rd306, %rd309;
@%p16 bra BB45_15;
bra.uni BB45_1;

BB45_15:
ld.global.u64 %rd521, [%rd4];
ld.global.u64 %rd506, [%rd5];
ld.global.u64 %rd522, [%rd4+2048];
ld.global.u64 %rd505, [%rd5+2048];
ld.global.u64 %rd523, [%rd4+4096];
ld.global.u64 %rd504, [%rd5+4096];
ld.global.u64 %rd524, [%rd4+6144];
ld.global.u64 %rd503, [%rd5+6144];
ld.global.u64 %rd525, [%rd4+8192];
ld.global.u64 %rd502, [%rd5+8192];
ld.global.u64 %rd501, [%rd4+10240];
ld.global.u64 %rd500, [%rd5+10240];
ld.global.u64 %rd499, [%rd4+12288];
ld.global.u64 %rd498, [%rd5+12288];
bra.uni BB45_16;

BB45_1:
mov.u64 %rd311, 0;
mov.u64 %rd506, %rd311;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd530, %rd311;
@%p17 bra BB45_3;

ld.global.u64 %rd6, [%rd4];
ld.global.u64 %rd506, [%rd5];
mov.u64 %rd530, %rd6;

BB45_3:
mov.u64 %rd511, %rd530;
mov.u64 %rd521, %rd511;
add.s32 %r26, %r68, 256;
mov.u64 %rd505, %rd311;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd529, %rd311;
@%p18 bra BB45_5;

ld.global.u64 %rd529, [%rd4+2048];
ld.global.u64 %rd505, [%rd5+2048];

BB45_5:
mov.u64 %rd522, %rd529;
add.s32 %r27, %r68, 512;
mov.u64 %rd504, %rd311;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd528, %rd311;
@%p19 bra BB45_7;

ld.global.u64 %rd528, [%rd4+4096];
ld.global.u64 %rd504, [%rd5+4096];

BB45_7:
mov.u64 %rd523, %rd528;
add.s32 %r28, %r68, 768;
mov.u64 %rd503, %rd311;
setp.ge.u32	%p20, %r28, %r1;
mov.u64 %rd527, %rd311;
@%p20 bra BB45_9;

ld.global.u64 %rd527, [%rd4+6144];
ld.global.u64 %rd503, [%rd5+6144];

BB45_9:
mov.u64 %rd524, %rd527;
add.s32 %r29, %r68, 1024;
mov.u64 %rd502, %rd311;
setp.ge.u32	%p21, %r29, %r1;
mov.u64 %rd526, %rd311;
@%p21 bra BB45_11;

ld.global.u64 %rd526, [%rd4+8192];
ld.global.u64 %rd502, [%rd5+8192];

BB45_11:
mov.u64 %rd525, %rd526;
mov.u64 %rd501, 0;
add.s32 %r30, %r68, 1280;
mov.u64 %rd500, %rd501;
setp.ge.u32	%p22, %r30, %r1;
@%p22 bra BB45_13;

ld.global.u64 %rd501, [%rd4+10240];
ld.global.u64 %rd500, [%rd5+10240];

BB45_13:
mov.u64 %rd499, 0;
add.s32 %r31, %r68, 1536;
mov.u64 %rd498, %rd499;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB45_16;

ld.global.u64 %rd499, [%rd4+12288];
ld.global.u64 %rd498, [%rd5+12288];

BB45_16:
mul.wide.u32 %rd324, %r68, 16;
mov.u64 %rd325, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd60, %rd325, %rd324;
@%p16 bra BB45_30;
bra.uni BB45_17;

BB45_30:
st.shared.u64 [%rd60], %rd521;
st.shared.u64 [%rd60+8], %rd506;
st.shared.u64 [%rd60+4096], %rd522;
st.shared.u64 [%rd60+4104], %rd505;
st.shared.u64 [%rd60+8192], %rd523;
st.shared.u64 [%rd60+8200], %rd504;
st.shared.u64 [%rd60+12288], %rd524;
st.shared.u64 [%rd60+12296], %rd503;
st.shared.u64 [%rd60+16384], %rd525;
st.shared.u64 [%rd60+16392], %rd502;
st.shared.u64 [%rd60+20480], %rd501;
st.shared.u64 [%rd60+20488], %rd500;
bra.uni BB45_31;

BB45_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB45_19;

st.shared.u64 [%rd60], %rd521;
st.shared.u64 [%rd60+8], %rd506;

BB45_19:
add.s32 %r32, %r68, 256;
setp.ge.u32	%p26, %r32, %r1;
@%p26 bra BB45_21;

st.shared.u64 [%rd60+4096], %rd522;
st.shared.u64 [%rd60+4104], %rd505;

BB45_21:
add.s32 %r33, %r68, 512;
setp.ge.u32	%p27, %r33, %r1;
@%p27 bra BB45_23;

st.shared.u64 [%rd60+8192], %rd523;
st.shared.u64 [%rd60+8200], %rd504;

BB45_23:
add.s32 %r34, %r68, 768;
setp.ge.u32	%p28, %r34, %r1;
@%p28 bra BB45_25;

st.shared.u64 [%rd60+12288], %rd524;
st.shared.u64 [%rd60+12296], %rd503;

BB45_25:
add.s32 %r35, %r68, 1024;
setp.ge.u32	%p29, %r35, %r1;
@%p29 bra BB45_27;

st.shared.u64 [%rd60+16384], %rd525;
st.shared.u64 [%rd60+16392], %rd502;

BB45_27:
add.s32 %r36, %r68, 1280;
setp.ge.u32	%p30, %r36, %r1;
@%p30 bra BB45_29;

st.shared.u64 [%rd60+20480], %rd501;
st.shared.u64 [%rd60+20488], %rd500;

BB45_29:
add.s32 %r37, %r68, 1536;
setp.ge.u32	%p31, %r37, %r1;
@%p31 bra BB45_32;

BB45_31:
st.shared.u64 [%rd60+24576], %rd499;
st.shared.u64 [%rd60+24584], %rd498;

BB45_32:
bar.sync 0;
mov.u64 %rd326, 0;
st.local.u64 [%rd3], %rd326;
st.local.u64 [%rd3+8], %rd326;
st.local.u64 [%rd3+16], %rd326;
st.local.u64 [%rd3+24], %rd326;
st.local.u64 [%rd3+32], %rd326;
st.local.u64 [%rd3+40], %rd326;
st.local.u64 [%rd3+48], %rd326;
st.local.u64 [%rd3+56], %rd326;
st.local.u64 [%rd3+64], %rd326;
st.local.u64 [%rd3+72], %rd326;
st.local.u64 [%rd3+80], %rd326;
st.local.u64 [%rd3+88], %rd326;
st.local.u64 [%rd3+96], %rd326;
st.local.u64 [%rd3+104], %rd326;
mul.lo.s32 %r38, %r68, 7;
add.s32 %r39, %r38, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r5, %r68, -7, %r1;
selp.b32	%r6, %r5, 7, %p32;
cvt.u64.u32	%rd62, %r38;
setp.eq.s32	%p33, %r6, 0;
mul.wide.u32 %rd327, %r38, 16;
add.s64 %rd63, %rd325, %rd327;
mov.u64 %rd884, %rd326;
@%p33 bra BB45_34;

ld.shared.u64 %rd329, [%rd63];
ld.shared.u64 %rd64, [%rd63+8];
st.local.u64 [%rd3], %rd329;
st.local.u64 [%rd3+8], %rd64;
mov.u64 %rd884, %rd64;

BB45_34:
mov.u64 %rd535, %rd884;
mov.u64 %rd871, %rd535;
mov.u64 %rd869, %rd326;
setp.lt.u32	%p34, %r6, 2;
mov.u64 %rd883, %rd326;
@%p34 bra BB45_36;

ld.shared.u64 %rd883, [%rd63+16];
ld.shared.u64 %rd869, [%rd63+24];
st.local.u64 [%rd3+16], %rd883;
st.local.u64 [%rd3+24], %rd869;

BB45_36:
mov.u64 %rd870, %rd883;
mov.u64 %rd867, %rd869;
mov.u64 %rd892, %rd326;
setp.lt.u32	%p35, %r6, 3;
mov.u64 %rd882, %rd326;
@%p35 bra BB45_38;

ld.shared.u64 %rd882, [%rd63+32];
ld.shared.u64 %rd892, [%rd63+40];
st.local.u64 [%rd3+32], %rd882;
st.local.u64 [%rd3+40], %rd892;

BB45_38:
mov.u64 %rd873, %rd882;
mov.u64 %rd890, %rd892;
mov.u64 %rd895, %rd326;
setp.lt.u32	%p36, %r6, 4;
mov.u64 %rd881, %rd326;
@%p36 bra BB45_40;

ld.shared.u64 %rd881, [%rd63+48];
ld.shared.u64 %rd895, [%rd63+56];
st.local.u64 [%rd3+48], %rd881;
st.local.u64 [%rd3+56], %rd895;

BB45_40:
mov.u64 %rd872, %rd881;
mov.u64 %rd893, %rd895;
mov.u64 %rd900, %rd326;
setp.lt.u32	%p37, %r6, 5;
mov.u64 %rd880, %rd326;
@%p37 bra BB45_42;

ld.shared.u64 %rd880, [%rd63+64];
ld.shared.u64 %rd900, [%rd63+72];
st.local.u64 [%rd3+64], %rd880;
st.local.u64 [%rd3+72], %rd900;

BB45_42:
mov.u64 %rd874, %rd880;
mov.u64 %rd898, %rd900;
mov.u64 %rd887, 0;
mov.u64 %rd903, %rd887;
setp.lt.u32	%p38, %r6, 6;
@%p38 bra BB45_44;

ld.shared.u64 %rd887, [%rd63+80];
ld.shared.u64 %rd903, [%rd63+88];
st.local.u64 [%rd3+80], %rd887;
st.local.u64 [%rd3+88], %rd903;

BB45_44:
mov.u64 %rd885, %rd887;
mov.u64 %rd901, %rd903;
mov.u64 %rd907, 0;
mov.u64 %rd905, %rd907;
setp.lt.u32	%p39, %r6, 7;
@%p39 bra BB45_46;

ld.shared.u64 %rd907, [%rd63+96];
ld.shared.u64 %rd905, [%rd63+104];
st.local.u64 [%rd3+96], %rd907;
st.local.u64 [%rd3+104], %rd905;

BB45_46:
mov.u64 %rd906, %rd907;
mov.u64 %rd904, %rd905;
setp.gt.u32	%p40, %r6, 6;
@%p40 bra BB45_73;

ld.local.u64 %rd342, [%rd3];
ld.local.u64 %rd343, [%rd3+8];
st.local.u64 [%rd2+8], %rd343;
st.local.u64 [%rd2], %rd342;
@%p34 bra BB45_49;

ld.local.u64 %rd348, [%rd2];
setp.lt.s64	%p42, %rd348, %rd870;
max.s64 %rd349, %rd870, %rd348;
add.s64 %rd350, %rd3, 16;
selp.b64	%rd351, %rd350, %rd2, %p42;
st.local.u64 [%rd2], %rd349;
ld.local.u64 %rd352, [%rd351+8];
st.local.u64 [%rd2+8], %rd352;

BB45_49:
@%p35 bra BB45_51;

ld.local.u64 %rd355, [%rd2];
setp.lt.s64	%p44, %rd355, %rd873;
max.s64 %rd356, %rd873, %rd355;
add.s64 %rd357, %rd3, 32;
selp.b64	%rd358, %rd357, %rd2, %p44;
st.local.u64 [%rd2], %rd356;
ld.local.u64 %rd359, [%rd358+8];
st.local.u64 [%rd2+8], %rd359;

BB45_51:
@%p36 bra BB45_53;

ld.local.u64 %rd362, [%rd2];
setp.lt.s64	%p46, %rd362, %rd872;
max.s64 %rd363, %rd872, %rd362;
add.s64 %rd364, %rd3, 48;
selp.b64	%rd365, %rd364, %rd2, %p46;
st.local.u64 [%rd2], %rd363;
ld.local.u64 %rd366, [%rd365+8];
st.local.u64 [%rd2+8], %rd366;

BB45_53:
@%p37 bra BB45_55;

ld.local.u64 %rd369, [%rd2];
setp.lt.s64	%p48, %rd369, %rd874;
max.s64 %rd370, %rd874, %rd369;
add.s64 %rd371, %rd3, 64;
selp.b64	%rd372, %rd371, %rd2, %p48;
st.local.u64 [%rd2], %rd370;
ld.local.u64 %rd373, [%rd372+8];
st.local.u64 [%rd2+8], %rd373;

BB45_55:
@%p38 bra BB45_57;

ld.local.u64 %rd376, [%rd2];
setp.lt.s64	%p50, %rd376, %rd885;
max.s64 %rd377, %rd885, %rd376;
add.s64 %rd378, %rd3, 80;
selp.b64	%rd379, %rd378, %rd2, %p50;
st.local.u64 [%rd2], %rd377;
ld.local.u64 %rd380, [%rd379+8];
st.local.u64 [%rd2+8], %rd380;

BB45_57:
@%p39 bra BB45_59;

ld.local.u64 %rd383, [%rd2];
setp.lt.s64	%p52, %rd383, %rd906;
max.s64 %rd384, %rd906, %rd383;
add.s64 %rd385, %rd3, 96;
selp.b64	%rd386, %rd385, %rd2, %p52;
st.local.u64 [%rd2], %rd384;
ld.local.u64 %rd387, [%rd386+8];
st.local.u64 [%rd2+8], %rd387;

BB45_59:
setp.ne.s32	%p53, %r6, 0;
mov.u64 %rd879, %rd871;
@%p53 bra BB45_61;

ld.local.u64 %rd390, [%rd2];
ld.local.u64 %rd879, [%rd2+8];
st.local.u64 [%rd3], %rd390;
st.local.u64 [%rd3+8], %rd879;

BB45_61:
mov.u64 %rd871, %rd879;
setp.gt.u32	%p54, %r6, 1;
mov.u64 %rd868, %rd867;
mov.u64 %rd878, %rd870;
@%p54 bra BB45_63;

ld.local.u64 %rd878, [%rd2];
ld.local.u64 %rd868, [%rd2+8];
st.local.u64 [%rd3+16], %rd878;
st.local.u64 [%rd3+24], %rd868;

BB45_63:
mov.u64 %rd870, %rd878;
mov.u64 %rd867, %rd868;
setp.gt.u32	%p55, %r6, 2;
mov.u64 %rd891, %rd890;
mov.u64 %rd877, %rd873;
@%p55 bra BB45_65;

ld.local.u64 %rd877, [%rd2];
ld.local.u64 %rd891, [%rd2+8];
st.local.u64 [%rd3+32], %rd877;
st.local.u64 [%rd3+40], %rd891;

BB45_65:
mov.u64 %rd873, %rd877;
mov.u64 %rd890, %rd891;
setp.gt.u32	%p56, %r6, 3;
mov.u64 %rd894, %rd893;
mov.u64 %rd876, %rd872;
@%p56 bra BB45_67;

ld.local.u64 %rd876, [%rd2];
ld.local.u64 %rd894, [%rd2+8];
st.local.u64 [%rd3+48], %rd876;
st.local.u64 [%rd3+56], %rd894;

BB45_67:
mov.u64 %rd872, %rd876;
mov.u64 %rd893, %rd894;
setp.gt.u32	%p57, %r6, 4;
mov.u64 %rd899, %rd898;
mov.u64 %rd875, %rd874;
@%p57 bra BB45_69;

ld.local.u64 %rd875, [%rd2];
ld.local.u64 %rd899, [%rd2+8];
st.local.u64 [%rd3+64], %rd875;
st.local.u64 [%rd3+72], %rd899;

BB45_69:
mov.u64 %rd874, %rd875;
mov.u64 %rd898, %rd899;
setp.gt.u32	%p58, %r6, 5;
mov.u64 %rd902, %rd901;
mov.u64 %rd886, %rd885;
@%p58 bra BB45_71;

ld.local.u64 %rd886, [%rd2];
ld.local.u64 %rd902, [%rd2+8];
st.local.u64 [%rd3+80], %rd886;
st.local.u64 [%rd3+88], %rd902;

BB45_71:
mov.u64 %rd885, %rd886;
mov.u64 %rd901, %rd902;
@%p40 bra BB45_73;

ld.local.u64 %rd906, [%rd2];
ld.local.u64 %rd904, [%rd2+8];
st.local.u64 [%rd3+96], %rd906;
st.local.u64 [%rd3+104], %rd904;

BB45_73:
mov.u64 %rd780, %rd870;
mov.u64 %rd779, %rd871;
mov.u64 %rd781, %rd867;
mov.u64 %rd784, %rd872;
mov.u64 %rd782, %rd873;
mov.u64 %rd783, %rd890;
mov.u64 %rd785, %rd893;
mov.u64 %rd788, %rd885;
mov.u64 %rd786, %rd874;
mov.u64 %rd787, %rd898;
mov.u64 %rd789, %rd901;
mov.u64 %rd790, %rd906;
mov.u64 %rd791, %rd904;
cvt.u32.u64	%r40, %rd62;
setp.ge.u32	%p60, %r40, %r1;
@%p60 bra BB45_116;

ld.local.u64 %rd127, [%rd3];
setp.ge.s64	%p61, %rd780, %rd127;
mov.u64 %rd864, %rd781;
mov.u64 %rd866, %rd779;
mov.u64 %rd863, %rd780;
mov.u64 %rd865, %rd127;
@%p61 bra BB45_76;

st.local.u64 [%rd3], %rd780;
st.local.u64 [%rd3+16], %rd127;
st.local.u64 [%rd3+8], %rd781;
st.local.u64 [%rd3+24], %rd779;
mov.u64 %rd866, %rd781;
mov.u64 %rd864, %rd779;
mov.u64 %rd621, %rd780;
mov.u64 %rd863, %rd127;
mov.u64 %rd865, %rd621;

BB45_76:
mov.u64 %rd855, %rd863;
mov.u64 %rd856, %rd864;
mov.u64 %rd845, %rd865;
mov.u64 %rd846, %rd866;
setp.ge.s64	%p62, %rd784, %rd782;
mov.u64 %rd889, %rd785;
mov.u64 %rd888, %rd783;
mov.u64 %rd861, %rd782;
mov.u64 %rd862, %rd784;
@%p62 bra BB45_78;

st.local.u64 [%rd3+32], %rd784;
st.local.u64 [%rd3+48], %rd782;
st.local.u64 [%rd3+40], %rd785;
st.local.u64 [%rd3+56], %rd783;
mov.u64 %rd888, %rd785;
mov.u64 %rd889, %rd783;
mov.u64 %rd862, %rd782;
mov.u64 %rd861, %rd784;

BB45_78:
mov.u64 %rd135, %rd861;
mov.u64 %rd134, %rd888;
mov.u64 %rd851, %rd862;
mov.u64 %rd852, %rd889;
setp.ge.s64	%p63, %rd788, %rd786;
mov.u64 %rd897, %rd789;
mov.u64 %rd896, %rd787;
mov.u64 %rd859, %rd786;
mov.u64 %rd860, %rd788;
@%p63 bra BB45_80;

st.local.u64 [%rd3+64], %rd788;
st.local.u64 [%rd3+80], %rd786;
st.local.u64 [%rd3+72], %rd789;
st.local.u64 [%rd3+88], %rd787;
mov.u64 %rd896, %rd789;
mov.u64 %rd897, %rd787;
mov.u64 %rd860, %rd786;
mov.u64 %rd859, %rd788;

BB45_80:
mov.u64 %rd139, %rd859;
mov.u64 %rd138, %rd896;
mov.u64 %rd137, %rd860;
mov.u64 %rd136, %rd897;
setp.ge.s64	%p64, %rd135, %rd855;
mov.u64 %rd857, %rd135;
mov.u64 %rd858, %rd134;
@%p64 bra BB45_82;

st.local.u64 [%rd3+16], %rd135;
st.local.u64 [%rd3+32], %rd855;
st.local.u64 [%rd3+24], %rd134;
st.local.u64 [%rd3+40], %rd856;
mov.u64 %rd628, %rd856;
mov.u64 %rd630, %rd855;
mov.u64 %rd856, %rd134;
mov.u64 %rd855, %rd135;
mov.u64 %rd857, %rd630;
mov.u64 %rd858, %rd628;

BB45_82:
mov.u64 %rd143, %rd855;
mov.u64 %rd142, %rd856;
mov.u64 %rd839, %rd857;
mov.u64 %rd840, %rd858;
setp.ge.s64	%p65, %rd139, %rd851;
mov.u64 %rd853, %rd139;
mov.u64 %rd854, %rd138;
@%p65 bra BB45_84;

st.local.u64 [%rd3+48], %rd139;
st.local.u64 [%rd3+64], %rd851;
st.local.u64 [%rd3+56], %rd138;
st.local.u64 [%rd3+72], %rd852;
mov.u64 %rd632, %rd852;
mov.u64 %rd634, %rd851;
mov.u64 %rd852, %rd138;
mov.u64 %rd851, %rd139;
mov.u64 %rd853, %rd634;
mov.u64 %rd854, %rd632;

BB45_84:
mov.u64 %rd147, %rd851;
mov.u64 %rd146, %rd852;
mov.u64 %rd835, %rd853;
mov.u64 %rd836, %rd854;
setp.ge.s64	%p66, %rd790, %rd137;
mov.u64 %rd850, %rd791;
mov.u64 %rd849, %rd790;
mov.u64 %rd847, %rd137;
mov.u64 %rd848, %rd136;
@%p66 bra BB45_86;

st.local.u64 [%rd3+80], %rd790;
st.local.u64 [%rd3+96], %rd137;
st.local.u64 [%rd3+88], %rd791;
st.local.u64 [%rd3+104], %rd136;
mov.u64 %rd585, %rd791;
mov.u64 %rd588, %rd790;
mov.u64 %rd850, %rd136;
mov.u64 %rd849, %rd137;
mov.u64 %rd847, %rd588;
mov.u64 %rd848, %rd585;

BB45_86:
mov.u64 %rd151, %rd847;
mov.u64 %rd150, %rd848;
mov.u64 %rd825, %rd849;
mov.u64 %rd826, %rd850;
setp.ge.s64	%p67, %rd143, %rd845;
mov.u64 %rd843, %rd143;
mov.u64 %rd844, %rd142;
@%p67 bra BB45_88;

st.local.u64 [%rd3], %rd143;
st.local.u64 [%rd3+16], %rd845;
st.local.u64 [%rd3+8], %rd142;
st.local.u64 [%rd3+24], %rd846;
mov.u64 %rd623, %rd846;
mov.u64 %rd626, %rd845;
mov.u64 %rd846, %rd142;
mov.u64 %rd845, %rd143;
mov.u64 %rd843, %rd626;
mov.u64 %rd844, %rd623;

BB45_88:
mov.u64 %rd831, %rd843;
mov.u64 %rd832, %rd844;
mov.u64 %rd821, %rd845;
mov.u64 %rd822, %rd846;
setp.ge.s64	%p68, %rd147, %rd839;
mov.u64 %rd841, %rd147;
mov.u64 %rd842, %rd146;
@%p68 bra BB45_90;

st.local.u64 [%rd3+32], %rd147;
st.local.u64 [%rd3+48], %rd839;
st.local.u64 [%rd3+40], %rd146;
st.local.u64 [%rd3+56], %rd840;
mov.u64 %rd648, %rd840;
mov.u64 %rd650, %rd839;
mov.u64 %rd840, %rd146;
mov.u64 %rd839, %rd147;
mov.u64 %rd841, %rd650;
mov.u64 %rd842, %rd648;

BB45_90:
mov.u64 %rd159, %rd839;
mov.u64 %rd158, %rd840;
mov.u64 %rd827, %rd841;
mov.u64 %rd828, %rd842;
setp.ge.s64	%p69, %rd151, %rd835;
mov.u64 %rd837, %rd151;
mov.u64 %rd838, %rd150;
@%p69 bra BB45_92;

st.local.u64 [%rd3+64], %rd151;
st.local.u64 [%rd3+80], %rd835;
st.local.u64 [%rd3+72], %rd150;
st.local.u64 [%rd3+88], %rd836;
mov.u64 %rd656, %rd836;
mov.u64 %rd658, %rd835;
mov.u64 %rd836, %rd150;
mov.u64 %rd835, %rd151;
mov.u64 %rd837, %rd658;
mov.u64 %rd838, %rd656;

BB45_92:
mov.u64 %rd163, %rd835;
mov.u64 %rd162, %rd836;
mov.u64 %rd161, %rd837;
mov.u64 %rd160, %rd838;
setp.ge.s64	%p70, %rd159, %rd831;
mov.u64 %rd833, %rd159;
mov.u64 %rd834, %rd158;
@%p70 bra BB45_94;

st.local.u64 [%rd3+16], %rd159;
st.local.u64 [%rd3+32], %rd831;
st.local.u64 [%rd3+24], %rd158;
st.local.u64 [%rd3+40], %rd832;
mov.u64 %rd676, %rd832;
mov.u64 %rd678, %rd831;
mov.u64 %rd832, %rd158;
mov.u64 %rd831, %rd159;
mov.u64 %rd833, %rd678;
mov.u64 %rd834, %rd676;

BB45_94:
mov.u64 %rd167, %rd831;
mov.u64 %rd166, %rd832;
mov.u64 %rd815, %rd833;
mov.u64 %rd816, %rd834;
setp.ge.s64	%p71, %rd163, %rd827;
mov.u64 %rd829, %rd163;
mov.u64 %rd830, %rd162;
@%p71 bra BB45_96;

st.local.u64 [%rd3+48], %rd163;
st.local.u64 [%rd3+64], %rd827;
st.local.u64 [%rd3+56], %rd162;
st.local.u64 [%rd3+72], %rd828;
mov.u64 %rd680, %rd828;
mov.u64 %rd682, %rd827;
mov.u64 %rd828, %rd162;
mov.u64 %rd827, %rd163;
mov.u64 %rd829, %rd682;
mov.u64 %rd830, %rd680;

BB45_96:
mov.u64 %rd171, %rd827;
mov.u64 %rd170, %rd828;
mov.u64 %rd811, %rd829;
mov.u64 %rd812, %rd830;
setp.ge.s64	%p72, %rd825, %rd161;
mov.u64 %rd823, %rd161;
mov.u64 %rd824, %rd160;
@%p72 bra BB45_98;

st.local.u64 [%rd3+80], %rd825;
st.local.u64 [%rd3+96], %rd161;
st.local.u64 [%rd3+88], %rd826;
st.local.u64 [%rd3+104], %rd160;
mov.u64 %rd664, %rd826;
mov.u64 %rd666, %rd825;
mov.u64 %rd826, %rd160;
mov.u64 %rd825, %rd161;
mov.u64 %rd823, %rd666;
mov.u64 %rd824, %rd664;

BB45_98:
mov.u64 %rd175, %rd823;
mov.u64 %rd174, %rd824;
mov.u64 %rd801, %rd825;
mov.u64 %rd802, %rd826;
setp.ge.s64	%p73, %rd167, %rd821;
mov.u64 %rd819, %rd167;
mov.u64 %rd820, %rd166;
@%p73 bra BB45_100;

st.local.u64 [%rd3], %rd167;
st.local.u64 [%rd3+16], %rd821;
st.local.u64 [%rd3+8], %rd166;
st.local.u64 [%rd3+24], %rd822;
mov.u64 %rd672, %rd822;
mov.u64 %rd674, %rd821;
mov.u64 %rd822, %rd166;
mov.u64 %rd821, %rd167;
mov.u64 %rd819, %rd674;
mov.u64 %rd820, %rd672;

BB45_100:
mov.u64 %rd807, %rd819;
mov.u64 %rd808, %rd820;
mov.u64 %rd177, %rd821;
mov.u64 %rd796, %rd822;
setp.ge.s64	%p74, %rd171, %rd815;
mov.u64 %rd817, %rd171;
mov.u64 %rd818, %rd170;
@%p74 bra BB45_102;

st.local.u64 [%rd3+32], %rd171;
st.local.u64 [%rd3+48], %rd815;
st.local.u64 [%rd3+40], %rd170;
st.local.u64 [%rd3+56], %rd816;
mov.u64 %rd696, %rd816;
mov.u64 %rd698, %rd815;
mov.u64 %rd816, %rd170;
mov.u64 %rd815, %rd171;
mov.u64 %rd817, %rd698;
mov.u64 %rd818, %rd696;

BB45_102:
mov.u64 %rd183, %rd815;
mov.u64 %rd182, %rd816;
mov.u64 %rd803, %rd817;
mov.u64 %rd804, %rd818;
setp.ge.s64	%p75, %rd175, %rd811;
mov.u64 %rd813, %rd175;
mov.u64 %rd814, %rd174;
@%p75 bra BB45_104;

st.local.u64 [%rd3+64], %rd175;
st.local.u64 [%rd3+80], %rd811;
st.local.u64 [%rd3+72], %rd174;
st.local.u64 [%rd3+88], %rd812;
mov.u64 %rd704, %rd812;
mov.u64 %rd706, %rd811;
mov.u64 %rd812, %rd174;
mov.u64 %rd811, %rd175;
mov.u64 %rd813, %rd706;
mov.u64 %rd814, %rd704;

BB45_104:
mov.u64 %rd187, %rd811;
mov.u64 %rd186, %rd812;
mov.u64 %rd185, %rd813;
mov.u64 %rd184, %rd814;
setp.ge.s64	%p76, %rd183, %rd807;
mov.u64 %rd809, %rd183;
mov.u64 %rd810, %rd182;
@%p76 bra BB45_106;

st.local.u64 [%rd3+16], %rd183;
st.local.u64 [%rd3+32], %rd807;
st.local.u64 [%rd3+24], %rd182;
st.local.u64 [%rd3+40], %rd808;
mov.u64 %rd723, %rd808;
mov.u64 %rd725, %rd807;
mov.u64 %rd808, %rd182;
mov.u64 %rd807, %rd183;
mov.u64 %rd809, %rd725;
mov.u64 %rd810, %rd723;

BB45_106:
mov.u64 %rd191, %rd807;
mov.u64 %rd190, %rd808;
mov.u64 %rd792, %rd809;
mov.u64 %rd793, %rd810;
setp.ge.s64	%p77, %rd187, %rd803;
mov.u64 %rd805, %rd187;
mov.u64 %rd806, %rd186;
@%p77 bra BB45_108;

st.local.u64 [%rd3+48], %rd187;
st.local.u64 [%rd3+64], %rd803;
st.local.u64 [%rd3+56], %rd186;
st.local.u64 [%rd3+72], %rd804;
mov.u64 %rd727, %rd804;
mov.u64 %rd729, %rd803;
mov.u64 %rd804, %rd186;
mov.u64 %rd803, %rd187;
mov.u64 %rd805, %rd729;
mov.u64 %rd806, %rd727;

BB45_108:
mov.u64 %rd195, %rd803;
mov.u64 %rd194, %rd804;
mov.u64 %rd786, %rd805;
mov.u64 %rd787, %rd806;
setp.ge.s64	%p78, %rd801, %rd185;
mov.u64 %rd799, %rd185;
mov.u64 %rd800, %rd184;
@%p78 bra BB45_110;

st.local.u64 [%rd3+80], %rd801;
st.local.u64 [%rd3+96], %rd185;
st.local.u64 [%rd3+88], %rd802;
st.local.u64 [%rd3+104], %rd184;
mov.u64 %rd712, %rd802;
mov.u64 %rd714, %rd801;
mov.u64 %rd802, %rd184;
mov.u64 %rd801, %rd185;
mov.u64 %rd799, %rd714;
mov.u64 %rd800, %rd712;

BB45_110:
mov.u64 %rd199, %rd799;
mov.u64 %rd198, %rd800;
mov.u64 %rd790, %rd801;
mov.u64 %rd791, %rd802;
setp.ge.s64	%p79, %rd191, %rd177;
mov.u64 %rd797, %rd191;
mov.u64 %rd798, %rd190;
@%p79 bra BB45_112;

st.local.u64 [%rd3], %rd191;
st.local.u64 [%rd3+16], %rd177;
st.local.u64 [%rd3+8], %rd190;
st.local.u64 [%rd3+24], %rd796;
mov.u64 %rd720, %rd796;
mov.u64 %rd796, %rd190;
mov.u64 %rd797, %rd177;
mov.u64 %rd798, %rd720;

BB45_112:
mov.u64 %rd779, %rd796;
mov.u64 %rd780, %rd797;
mov.u64 %rd781, %rd798;
setp.ge.s64	%p80, %rd195, %rd792;
mov.u64 %rd794, %rd195;
mov.u64 %rd795, %rd194;
@%p80 bra BB45_114;

st.local.u64 [%rd3+32], %rd195;
st.local.u64 [%rd3+48], %rd792;
st.local.u64 [%rd3+40], %rd194;
st.local.u64 [%rd3+56], %rd793;
mov.u64 %rd743, %rd793;
mov.u64 %rd745, %rd792;
mov.u64 %rd793, %rd194;
mov.u64 %rd792, %rd195;
mov.u64 %rd794, %rd745;
mov.u64 %rd795, %rd743;

BB45_114:
mov.u64 %rd782, %rd792;
mov.u64 %rd783, %rd793;
mov.u64 %rd784, %rd794;
mov.u64 %rd785, %rd795;
setp.ge.s64	%p81, %rd199, %rd786;
mov.u64 %rd788, %rd199;
mov.u64 %rd789, %rd198;
@%p81 bra BB45_116;

st.local.u64 [%rd3+64], %rd199;
st.local.u64 [%rd3+80], %rd786;
st.local.u64 [%rd3+72], %rd198;
st.local.u64 [%rd3+88], %rd787;
mov.u64 %rd750, %rd787;
mov.u64 %rd752, %rd786;
mov.u64 %rd787, %rd198;
mov.u64 %rd786, %rd199;
mov.u64 %rd788, %rd752;
mov.u64 %rd789, %rd750;

BB45_116:
@%p33 bra BB45_118;

ld.local.u64 %rd403, [%rd3];
st.shared.u64 [%rd63], %rd403;
st.shared.u64 [%rd63+8], %rd779;

BB45_118:
@%p34 bra BB45_120;

st.shared.u64 [%rd63+16], %rd780;
st.shared.u64 [%rd63+24], %rd781;

BB45_120:
@%p35 bra BB45_122;

st.shared.u64 [%rd63+32], %rd782;
st.shared.u64 [%rd63+40], %rd783;

BB45_122:
@%p36 bra BB45_124;

st.shared.u64 [%rd63+48], %rd784;
st.shared.u64 [%rd63+56], %rd785;

BB45_124:
@%p37 bra BB45_126;

st.shared.u64 [%rd63+64], %rd786;
st.shared.u64 [%rd63+72], %rd787;

BB45_126:
@%p38 bra BB45_128;

st.shared.u64 [%rd63+80], %rd788;
st.shared.u64 [%rd63+88], %rd789;

BB45_128:
@%p39 bra BB45_130;

st.shared.u64 [%rd63+96], %rd790;
st.shared.u64 [%rd63+104], %rd791;

BB45_130:
ld.param.u64 %rd493, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+32];
ld.param.u64 %rd492, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd220, %rd492;
cvta.to.global.u64 %rd221, %rd493;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r42, 7;
min.u32 %r7, %r64, %r42;
mov.u32 %r65, 2;

BB45_131:
neg.s32 %r43, %r65;
and.b32 %r44, %r68, %r43;
add.s32 %r45, %r65, -1;
and.b32 %r46, %r45, %r68;
mul.lo.s32 %r47, %r46, 7;
min.u32 %r9, %r47, %r1;
mul.lo.s32 %r48, %r44, 7;
shr.u32 %r49, %r65, 1;
mul.lo.s32 %r50, %r49, 7;
min.u32 %r51, %r48, %r1;
add.s32 %r52, %r51, %r50;
min.u32 %r53, %r52, %r1;
add.s32 %r54, %r53, %r50;
min.u32 %r10, %r54, %r1;
sub.s32 %r55, %r53, %r51;
sub.s32 %r56, %r10, %r53;
cvt.u64.u32	%rd222, %r51;
cvt.u64.u32	%rd223, %r53;
setp.lt.u32	%p89, %r9, %r56;
sub.s32 %r57, %r9, %r56;
selp.b32	%r67, 0, %r57, %p89;
min.u32 %r66, %r55, %r9;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB45_134;

add.s32 %r13, %r9, -1;

BB45_133:
add.s32 %r58, %r66, %r67;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r13, %r59;
cvt.u64.u32	%rd404, %r60;
add.s64 %rd405, %rd404, %rd223;
cvt.u64.u32	%rd406, %r59;
add.s64 %rd407, %rd406, %rd222;
shl.b64 %rd408, %rd405, 4;
add.s64 %rd410, %rd325, %rd408;
shl.b64 %rd411, %rd407, 4;
add.s64 %rd412, %rd325, %rd411;
ld.shared.u64 %rd413, [%rd412];
ld.shared.u64 %rd414, [%rd410];
setp.lt.s64	%p91, %rd414, %rd413;
add.s32 %r61, %r59, 1;
selp.b32	%r67, %r67, %r61, %p91;
selp.b32	%r66, %r59, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB45_133;

BB45_134:
cvt.u64.u32	%rd415, %r67;
add.s64 %rd224, %rd415, %rd222;
shl.b64 %rd416, %rd224, 4;
add.s64 %rd225, %rd325, %rd416;
shl.b64 %rd418, %rd223, 4;
add.s64 %rd226, %rd325, %rd418;
cvt.u64.u32	%rd419, %r9;
add.s64 %rd420, %rd223, %rd419;
sub.s64 %rd227, %rd420, %rd415;
shl.b64 %rd421, %rd227, 4;
add.s64 %rd228, %rd325, %rd421;
mul.wide.u32 %rd422, %r10, 16;
add.s64 %rd229, %rd325, %rd422;
ld.shared.u64 %rd423, [%rd225];
ld.shared.u64 %rd424, [%rd225+8];
st.local.u64 [%rd1+8], %rd424;
st.local.u64 [%rd1], %rd423;
ld.shared.u64 %rd425, [%rd228];
ld.shared.u64 %rd426, [%rd228+8];
st.local.u64 [%rd2+8], %rd426;
st.local.u64 [%rd2], %rd425;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd228, %rd229;
@%p94 bra BB45_137;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd225, %rd226;
@%p96 bra BB45_137;

ld.local.u64 %rd427, [%rd1];
ld.local.u64 %rd428, [%rd2];
setp.ge.s64	%p130, %rd428, %rd427;

BB45_137:
selp.b64	%rd429, %rd1, %rd2, %p130;
ld.local.u64 %rd230, [%rd429];
ld.local.u64 %rd231, [%rd429+8];
@%p130 bra BB45_139;
bra.uni BB45_138;

BB45_139:
mov.u64 %rd929, %rd228;
add.s64 %rd437, %rd416, %rd325;
add.s64 %rd236, %rd437, 16;
mov.u64 %rd951, %rd236;
ld.shared.u64 %rd438, [%rd225+16];
ld.shared.u64 %rd439, [%rd225+24];
st.local.u64 [%rd1], %rd438;
st.local.u64 [%rd1+8], %rd439;
mov.u64 %rd918, %rd228;
mov.u64 %rd940, %rd236;
bra.uni BB45_140;

BB45_138:
mov.u64 %rd951, %rd225;
add.s64 %rd432, %rd421, %rd325;
add.s64 %rd233, %rd432, 16;
mov.u64 %rd929, %rd233;
ld.shared.u64 %rd433, [%rd228+16];
ld.shared.u64 %rd434, [%rd228+24];
st.local.u64 [%rd2], %rd433;
st.local.u64 [%rd2+8], %rd434;
mov.u64 %rd918, %rd233;
mov.u64 %rd940, %rd225;

BB45_140:
mov.u64 %rd241, %rd951;
mov.u64 %rd939, %rd940;
mov.u64 %rd239, %rd929;
mov.u64 %rd917, %rd918;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd917, %rd229;
@%p98 bra BB45_143;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd939, %rd226;
@%p100 bra BB45_143;

ld.local.u64 %rd440, [%rd1];
ld.local.u64 %rd441, [%rd2];
setp.ge.s64	%p131, %rd441, %rd440;

BB45_143:
selp.b64	%rd442, %rd1, %rd2, %p131;
ld.local.u64 %rd242, [%rd442];
ld.local.u64 %rd243, [%rd442+8];
@%p131 bra BB45_145;
bra.uni BB45_144;

BB45_145:
add.s64 %rd939, %rd939, 16;
add.s64 %rd247, %rd241, 16;
ld.shared.u64 %rd445, [%rd241+16];
ld.shared.u64 %rd446, [%rd241+24];
st.local.u64 [%rd1], %rd445;
st.local.u64 [%rd1+8], %rd446;
mov.u64 %rd928, %rd239;
mov.u64 %rd950, %rd247;
bra.uni BB45_146;

BB45_144:
add.s64 %rd917, %rd917, 16;
add.s64 %rd245, %rd239, 16;
ld.shared.u64 %rd443, [%rd239+16];
ld.shared.u64 %rd444, [%rd239+24];
st.local.u64 [%rd2], %rd443;
st.local.u64 [%rd2+8], %rd444;
mov.u64 %rd928, %rd245;
mov.u64 %rd950, %rd241;

BB45_146:
mov.u64 %rd251, %rd950;
mov.u64 %rd938, %rd939;
mov.u64 %rd249, %rd928;
mov.u64 %rd916, %rd917;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd916, %rd229;
@%p102 bra BB45_149;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd938, %rd226;
@%p104 bra BB45_149;

ld.local.u64 %rd447, [%rd1];
ld.local.u64 %rd448, [%rd2];
setp.ge.s64	%p132, %rd448, %rd447;

BB45_149:
selp.b64	%rd449, %rd1, %rd2, %p132;
ld.local.u64 %rd252, [%rd449];
ld.local.u64 %rd253, [%rd449+8];
@%p132 bra BB45_151;
bra.uni BB45_150;

BB45_151:
add.s64 %rd938, %rd938, 16;
add.s64 %rd257, %rd251, 16;
ld.shared.u64 %rd452, [%rd251+16];
st.local.u64 [%rd1], %rd452;
ld.shared.u64 %rd453, [%rd251+24];
st.local.u64 [%rd1+8], %rd453;
mov.u64 %rd927, %rd249;
mov.u64 %rd949, %rd257;
bra.uni BB45_152;

BB45_150:
add.s64 %rd916, %rd916, 16;
add.s64 %rd255, %rd249, 16;
ld.shared.u64 %rd450, [%rd249+16];
st.local.u64 [%rd2], %rd450;
ld.shared.u64 %rd451, [%rd249+24];
st.local.u64 [%rd2+8], %rd451;
mov.u64 %rd927, %rd255;
mov.u64 %rd949, %rd251;

BB45_152:
mov.u64 %rd261, %rd949;
mov.u64 %rd937, %rd938;
mov.u64 %rd259, %rd927;
mov.u64 %rd915, %rd916;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd915, %rd229;
@%p106 bra BB45_155;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd937, %rd226;
@%p108 bra BB45_155;

ld.local.u64 %rd454, [%rd1];
ld.local.u64 %rd455, [%rd2];
setp.ge.s64	%p133, %rd455, %rd454;

BB45_155:
selp.b64	%rd456, %rd1, %rd2, %p133;
ld.local.u64 %rd262, [%rd456];
ld.local.u64 %rd263, [%rd456+8];
@%p133 bra BB45_157;
bra.uni BB45_156;

BB45_157:
add.s64 %rd937, %rd937, 16;
add.s64 %rd267, %rd261, 16;
ld.shared.u64 %rd459, [%rd261+16];
st.local.u64 [%rd1], %rd459;
ld.shared.u64 %rd460, [%rd261+24];
st.local.u64 [%rd1+8], %rd460;
mov.u64 %rd926, %rd259;
mov.u64 %rd948, %rd267;
bra.uni BB45_158;

BB45_156:
add.s64 %rd915, %rd915, 16;
add.s64 %rd265, %rd259, 16;
ld.shared.u64 %rd457, [%rd259+16];
st.local.u64 [%rd2], %rd457;
ld.shared.u64 %rd458, [%rd259+24];
st.local.u64 [%rd2+8], %rd458;
mov.u64 %rd926, %rd265;
mov.u64 %rd948, %rd261;

BB45_158:
mov.u64 %rd271, %rd948;
mov.u64 %rd936, %rd937;
mov.u64 %rd269, %rd926;
mov.u64 %rd914, %rd915;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd914, %rd229;
@%p110 bra BB45_161;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd936, %rd226;
@%p112 bra BB45_161;

ld.local.u64 %rd461, [%rd1];
ld.local.u64 %rd462, [%rd2];
setp.ge.s64	%p134, %rd462, %rd461;

BB45_161:
selp.b64	%rd463, %rd1, %rd2, %p134;
ld.local.u64 %rd272, [%rd463];
ld.local.u64 %rd273, [%rd463+8];
@%p134 bra BB45_163;
bra.uni BB45_162;

BB45_163:
add.s64 %rd936, %rd936, 16;
add.s64 %rd277, %rd271, 16;
ld.shared.u64 %rd466, [%rd271+16];
st.local.u64 [%rd1], %rd466;
ld.shared.u64 %rd467, [%rd271+24];
st.local.u64 [%rd1+8], %rd467;
mov.u64 %rd925, %rd269;
mov.u64 %rd947, %rd277;
bra.uni BB45_164;

BB45_162:
add.s64 %rd914, %rd914, 16;
add.s64 %rd275, %rd269, 16;
ld.shared.u64 %rd464, [%rd269+16];
st.local.u64 [%rd2], %rd464;
ld.shared.u64 %rd465, [%rd269+24];
st.local.u64 [%rd2+8], %rd465;
mov.u64 %rd925, %rd275;
mov.u64 %rd947, %rd271;

BB45_164:
mov.u64 %rd281, %rd947;
mov.u64 %rd935, %rd936;
mov.u64 %rd279, %rd925;
mov.u64 %rd913, %rd914;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd913, %rd229;
@%p114 bra BB45_167;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd935, %rd226;
@%p116 bra BB45_167;

ld.local.u64 %rd468, [%rd1];
ld.local.u64 %rd469, [%rd2];
setp.ge.s64	%p135, %rd469, %rd468;

BB45_167:
selp.b64	%rd470, %rd1, %rd2, %p135;
ld.local.u64 %rd282, [%rd470];
ld.local.u64 %rd283, [%rd470+8];
@%p135 bra BB45_169;
bra.uni BB45_168;

BB45_169:
add.s64 %rd935, %rd935, 16;
add.s64 %rd287, %rd281, 16;
ld.shared.u64 %rd473, [%rd281+16];
st.local.u64 [%rd1], %rd473;
ld.shared.u64 %rd474, [%rd281+24];
st.local.u64 [%rd1+8], %rd474;
mov.u64 %rd924, %rd279;
mov.u64 %rd946, %rd287;
bra.uni BB45_170;

BB45_168:
add.s64 %rd913, %rd913, 16;
add.s64 %rd285, %rd279, 16;
ld.shared.u64 %rd471, [%rd279+16];
st.local.u64 [%rd2], %rd471;
ld.shared.u64 %rd472, [%rd279+24];
st.local.u64 [%rd2+8], %rd472;
mov.u64 %rd924, %rd285;
mov.u64 %rd946, %rd281;

BB45_170:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd913, %rd229;
@%p118 bra BB45_173;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd935, %rd226;
@%p120 bra BB45_173;

ld.local.u64 %rd475, [%rd1];
ld.local.u64 %rd476, [%rd2];
setp.ge.s64	%p136, %rd476, %rd475;

BB45_173:
selp.b64	%rd477, %rd1, %rd2, %p136;
ld.local.u64 %rd292, [%rd477];
ld.local.u64 %rd293, [%rd477+8];
@%p136 bra BB45_175;
bra.uni BB45_174;

BB45_175:
ld.shared.u64 %rd480, [%rd946+16];
st.local.u64 [%rd1], %rd480;
ld.shared.u64 %rd481, [%rd946+24];
st.local.u64 [%rd1+8], %rd481;
bra.uni BB45_176;

BB45_174:
ld.shared.u64 %rd478, [%rd924+16];
st.local.u64 [%rd2], %rd478;
ld.shared.u64 %rd479, [%rd924+24];
st.local.u64 [%rd2+8], %rd479;

BB45_176:
setp.eq.s32	%p15, %r7, 0;
bar.sync 0;
@%p15 bra BB45_178;

st.shared.u64 [%rd63], %rd230;
st.shared.u64 [%rd63+8], %rd231;

BB45_178:
setp.lt.u32	%p121, %r7, 2;
@%p121 bra BB45_180;

st.shared.u64 [%rd63+16], %rd242;
st.shared.u64 [%rd63+24], %rd243;

BB45_180:
setp.lt.u32	%p122, %r7, 3;
@%p122 bra BB45_182;

st.shared.u64 [%rd63+32], %rd252;
st.shared.u64 [%rd63+40], %rd253;

BB45_182:
setp.lt.u32	%p123, %r7, 4;
@%p123 bra BB45_184;

st.shared.u64 [%rd63+48], %rd262;
st.shared.u64 [%rd63+56], %rd263;

BB45_184:
setp.lt.u32	%p124, %r7, 5;
@%p124 bra BB45_186;

st.shared.u64 [%rd63+64], %rd272;
st.shared.u64 [%rd63+72], %rd273;

BB45_186:
setp.lt.u32	%p125, %r7, 6;
@%p125 bra BB45_188;

st.shared.u64 [%rd63+80], %rd282;
st.shared.u64 [%rd63+88], %rd283;

BB45_188:
setp.lt.u32	%p126, %r7, 7;
@%p126 bra BB45_190;

st.shared.u64 [%rd63+96], %rd292;
st.shared.u64 [%rd63+104], %rd293;

BB45_190:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p127, %r65, 257;
@%p127 bra BB45_131;

setp.ge.u32	%p128, %r68, %r1;
@%p128 bra BB45_193;

BB45_192:
cvt.u64.u32	%rd482, %r68;
add.s64 %rd483, %rd482, %rd300;
shl.b64 %rd484, %rd483, 3;
add.s64 %rd485, %rd220, %rd484;
add.s64 %rd486, %rd221, %rd484;
mul.wide.u32 %rd487, %r68, 16;
add.s64 %rd489, %rd325, %rd487;
ld.shared.u64 %rd490, [%rd489];
ld.shared.u64 %rd491, [%rd489+8];
st.global.u64 [%rd485], %rd490;
st.global.u64 [%rd486], %rd491;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p129, %r68, %r1;
@%p129 bra BB45_192;

BB45_193:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot46[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .b64 %rd<537>;


mov.u64 %rd536, __local_depot46;
cvta.local.u64 %SP, %rd536;
ld.param.u64 %rd202, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+24];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0];
ld.param.u64 %rd203, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+56];
ld.param.u64 %rd204, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+64];
ld.param.u64 %rd201, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+32];
ld.param.u64 %rd200, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+16];
ld.param.u64 %rd199, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd199;
cvta.to.global.u64 %rd2, %rd200;
cvta.to.global.u64 %rd205, %rd201;
cvta.to.global.u64 %rd3, %rd204;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd206, %r34;
mul.lo.s64 %rd4, %rd206, %rd203;
mul.wide.u32 %rd207, %r34, 4;
add.s64 %rd208, %rd205, %rd207;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd208];
ld.global.u32 %r36, [%rd208+4];
add.s32 %r37, %r3, %r36;
min.s32 %r91, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r90, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB46_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r91, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r90, %r48, %r5;

BB46_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r90, %r7;
sub.s32 %r14, %r91, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r94, %tid.x;
cvt.u64.u32	%rd209, %r94;
cvt.u64.u32	%rd210, %r49;
add.s64 %rd211, %rd209, %rd210;
shl.b64 %rd212, %rd211, 3;
add.s64 %rd5, %rd1, %rd212;
add.s64 %rd6, %rd2, %rd212;
@%p16 bra BB46_17;
bra.uni BB46_3;

BB46_17:
ld.global.u64 %rd459, [%rd5];
ld.global.u64 %rd440, [%rd6];
ld.global.u64 %rd460, [%rd5+2048];
ld.global.u64 %rd439, [%rd6+2048];
ld.global.u64 %rd461, [%rd5+4096];
ld.global.u64 %rd438, [%rd6+4096];
ld.global.u64 %rd462, [%rd5+6144];
ld.global.u64 %rd437, [%rd6+6144];
ld.global.u64 %rd463, [%rd5+8192];
ld.global.u64 %rd436, [%rd6+8192];
ld.global.u64 %rd464, [%rd5+10240];
ld.global.u64 %rd435, [%rd6+10240];
ld.global.u64 %rd465, [%rd5+12288];
ld.global.u64 %rd434, [%rd6+12288];
bra.uni BB46_18;

BB46_3:
mov.u64 %rd214, 0;
mov.u64 %rd440, %rd214;
setp.ge.u32	%p17, %r94, %r14;
mov.u64 %rd471, %rd214;
@%p17 bra BB46_5;

ld.global.u64 %rd7, [%rd5];
ld.global.u64 %rd440, [%rd6];
mov.u64 %rd471, %rd7;

BB46_5:
mov.u64 %rd447, %rd471;
mov.u64 %rd459, %rd447;
add.s32 %r50, %r94, 256;
mov.u64 %rd439, %rd214;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd470, %rd214;
@%p18 bra BB46_7;

ld.global.u64 %rd470, [%rd5+2048];
ld.global.u64 %rd439, [%rd6+2048];

BB46_7:
mov.u64 %rd460, %rd470;
add.s32 %r51, %r94, 512;
mov.u64 %rd438, %rd214;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd469, %rd214;
@%p19 bra BB46_9;

ld.global.u64 %rd469, [%rd5+4096];
ld.global.u64 %rd438, [%rd6+4096];

BB46_9:
mov.u64 %rd461, %rd469;
add.s32 %r52, %r94, 768;
mov.u64 %rd437, %rd214;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd468, %rd214;
@%p20 bra BB46_11;

ld.global.u64 %rd468, [%rd5+6144];
ld.global.u64 %rd437, [%rd6+6144];

BB46_11:
mov.u64 %rd462, %rd468;
add.s32 %r53, %r94, 1024;
mov.u64 %rd436, %rd214;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd467, %rd214;
@%p21 bra BB46_13;

ld.global.u64 %rd467, [%rd5+8192];
ld.global.u64 %rd436, [%rd6+8192];

BB46_13:
mov.u64 %rd463, %rd467;
add.s32 %r54, %r94, 1280;
mov.u64 %rd435, %rd214;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd466, %rd214;
@%p22 bra BB46_15;

ld.global.u64 %rd466, [%rd5+10240];
ld.global.u64 %rd435, [%rd6+10240];

BB46_15:
mov.u64 %rd464, %rd466;
add.s32 %r55, %r94, 1536;
mov.u64 %rd434, %rd214;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd465, %rd214;
@%p23 bra BB46_18;

ld.global.u64 %rd465, [%rd5+12288];
ld.global.u64 %rd434, [%rd6+12288];

BB46_18:
add.s64 %rd228, %rd209, %rd4;
shl.b64 %rd229, %rd228, 4;
add.s64 %rd61, %rd3, %rd229;
@%p16 bra BB46_32;
bra.uni BB46_19;

BB46_32:
st.global.u64 [%rd61], %rd459;
st.global.u64 [%rd61+8], %rd440;
st.global.u64 [%rd61+4096], %rd460;
st.global.u64 [%rd61+4104], %rd439;
st.global.u64 [%rd61+8192], %rd461;
st.global.u64 [%rd61+8200], %rd438;
st.global.u64 [%rd61+12288], %rd462;
st.global.u64 [%rd61+12296], %rd437;
st.global.u64 [%rd61+16384], %rd463;
st.global.u64 [%rd61+16392], %rd436;
st.global.u64 [%rd61+20480], %rd464;
st.global.u64 [%rd61+20488], %rd435;
bra.uni BB46_33;

BB46_19:
setp.ge.u32	%p25, %r94, %r14;
@%p25 bra BB46_21;

st.global.u64 [%rd61], %rd459;
st.global.u64 [%rd61+8], %rd440;

BB46_21:
add.s32 %r59, %r94, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB46_23;

st.global.u64 [%rd61+4096], %rd460;
st.global.u64 [%rd61+4104], %rd439;

BB46_23:
add.s32 %r61, %r94, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB46_25;

st.global.u64 [%rd61+8192], %rd461;
st.global.u64 [%rd61+8200], %rd438;

BB46_25:
add.s32 %r63, %r94, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB46_27;

st.global.u64 [%rd61+12288], %rd462;
st.global.u64 [%rd61+12296], %rd437;

BB46_27:
add.s32 %r65, %r94, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB46_29;

st.global.u64 [%rd61+16384], %rd463;
st.global.u64 [%rd61+16392], %rd436;

BB46_29:
add.s32 %r67, %r94, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB46_31;

st.global.u64 [%rd61+20480], %rd464;
st.global.u64 [%rd61+20488], %rd435;

BB46_31:
add.s32 %r69, %r94, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB46_34;

BB46_33:
st.global.u64 [%rd61+24576], %rd465;
st.global.u64 [%rd61+24584], %rd434;

BB46_34:
cvt.u64.u32	%rd230, %r7;
cvt.u64.u32	%rd62, %r14;
add.s64 %rd63, %rd62, %rd4;
add.s64 %rd232, %rd209, %rd230;
shl.b64 %rd233, %rd232, 3;
add.s64 %rd64, %rd1, %rd233;
add.s64 %rd65, %rd2, %rd233;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB46_49;
bra.uni BB46_35;

BB46_49:
ld.global.u64 %rd497, [%rd64];
ld.global.u64 %rd478, [%rd65];
ld.global.u64 %rd498, [%rd64+2048];
ld.global.u64 %rd477, [%rd65+2048];
ld.global.u64 %rd499, [%rd64+4096];
ld.global.u64 %rd476, [%rd65+4096];
ld.global.u64 %rd500, [%rd64+6144];
ld.global.u64 %rd475, [%rd65+6144];
ld.global.u64 %rd501, [%rd64+8192];
ld.global.u64 %rd474, [%rd65+8192];
ld.global.u64 %rd502, [%rd64+10240];
ld.global.u64 %rd473, [%rd65+10240];
ld.global.u64 %rd503, [%rd64+12288];
ld.global.u64 %rd472, [%rd65+12288];
bra.uni BB46_50;

BB46_35:
mov.u64 %rd235, 0;
mov.u64 %rd478, %rd235;
setp.ge.u32	%p33, %r94, %r13;
mov.u64 %rd509, %rd235;
@%p33 bra BB46_37;

ld.global.u64 %rd66, [%rd64];
ld.global.u64 %rd478, [%rd65];
mov.u64 %rd509, %rd66;

BB46_37:
mov.u64 %rd485, %rd509;
mov.u64 %rd497, %rd485;
add.s32 %r70, %r94, 256;
mov.u64 %rd477, %rd235;
setp.ge.u32	%p34, %r70, %r13;
mov.u64 %rd508, %rd235;
@%p34 bra BB46_39;

ld.global.u64 %rd508, [%rd64+2048];
ld.global.u64 %rd477, [%rd65+2048];

BB46_39:
mov.u64 %rd498, %rd508;
add.s32 %r71, %r94, 512;
mov.u64 %rd476, %rd235;
setp.ge.u32	%p35, %r71, %r13;
mov.u64 %rd507, %rd235;
@%p35 bra BB46_41;

ld.global.u64 %rd507, [%rd64+4096];
ld.global.u64 %rd476, [%rd65+4096];

BB46_41:
mov.u64 %rd499, %rd507;
add.s32 %r72, %r94, 768;
mov.u64 %rd475, %rd235;
setp.ge.u32	%p36, %r72, %r13;
mov.u64 %rd506, %rd235;
@%p36 bra BB46_43;

ld.global.u64 %rd506, [%rd64+6144];
ld.global.u64 %rd475, [%rd65+6144];

BB46_43:
mov.u64 %rd500, %rd506;
add.s32 %r73, %r94, 1024;
mov.u64 %rd474, %rd235;
setp.ge.u32	%p37, %r73, %r13;
mov.u64 %rd505, %rd235;
@%p37 bra BB46_45;

ld.global.u64 %rd505, [%rd64+8192];
ld.global.u64 %rd474, [%rd65+8192];

BB46_45:
mov.u64 %rd501, %rd505;
add.s32 %r74, %r94, 1280;
mov.u64 %rd473, %rd235;
setp.ge.u32	%p38, %r74, %r13;
mov.u64 %rd504, %rd235;
@%p38 bra BB46_47;

ld.global.u64 %rd504, [%rd64+10240];
ld.global.u64 %rd473, [%rd65+10240];

BB46_47:
mov.u64 %rd502, %rd504;
add.s32 %r75, %r94, 1536;
mov.u64 %rd472, %rd235;
setp.ge.u32	%p39, %r75, %r13;
mov.u64 %rd503, %rd235;
@%p39 bra BB46_50;

ld.global.u64 %rd503, [%rd64+12288];
ld.global.u64 %rd472, [%rd65+12288];

BB46_50:
add.s64 %rd249, %rd209, %rd63;
shl.b64 %rd250, %rd249, 4;
add.s64 %rd120, %rd3, %rd250;
@%p32 bra BB46_64;
bra.uni BB46_51;

BB46_64:
st.global.u64 [%rd120], %rd497;
st.global.u64 [%rd120+8], %rd478;
st.global.u64 [%rd120+4096], %rd498;
st.global.u64 [%rd120+4104], %rd477;
st.global.u64 [%rd120+8192], %rd499;
st.global.u64 [%rd120+8200], %rd476;
st.global.u64 [%rd120+12288], %rd500;
st.global.u64 [%rd120+12296], %rd475;
st.global.u64 [%rd120+16384], %rd501;
st.global.u64 [%rd120+16392], %rd474;
st.global.u64 [%rd120+20480], %rd502;
st.global.u64 [%rd120+20488], %rd473;
bra.uni BB46_65;

BB46_51:
setp.ge.u32	%p41, %r94, %r13;
@%p41 bra BB46_53;

st.global.u64 [%rd120], %rd497;
st.global.u64 [%rd120+8], %rd478;

BB46_53:
add.s32 %r76, %r94, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB46_55;

st.global.u64 [%rd120+4096], %rd498;
st.global.u64 [%rd120+4104], %rd477;

BB46_55:
add.s32 %r77, %r94, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB46_57;

st.global.u64 [%rd120+8192], %rd499;
st.global.u64 [%rd120+8200], %rd476;

BB46_57:
add.s32 %r78, %r94, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB46_59;

st.global.u64 [%rd120+12288], %rd500;
st.global.u64 [%rd120+12296], %rd475;

BB46_59:
add.s32 %r79, %r94, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB46_61;

st.global.u64 [%rd120+16384], %rd501;
st.global.u64 [%rd120+16392], %rd474;

BB46_61:
add.s32 %r80, %r94, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB46_63;

st.global.u64 [%rd120+20480], %rd502;
st.global.u64 [%rd120+20488], %rd473;

BB46_63:
add.s32 %r81, %r94, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB46_66;

BB46_65:
st.global.u64 [%rd120+24576], %rd503;
st.global.u64 [%rd120+24584], %rd472;

BB46_66:
bar.sync 0;
mul.lo.s32 %r19, %r94, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r82, %r21, %r13;
selp.b32	%r93, 0, %r82, %p48;
min.u32 %r92, %r14, %r21;
setp.ge.u32	%p49, %r93, %r92;
@%p49 bra BB46_69;

add.s32 %r24, %r21, -1;

BB46_68:
add.s32 %r83, %r92, %r93;
shr.u32 %r84, %r83, 1;
sub.s32 %r85, %r24, %r84;
cvt.u64.u32	%rd251, %r85;
add.s64 %rd252, %rd251, %rd63;
cvt.u64.u32	%rd253, %r84;
add.s64 %rd254, %rd253, %rd4;
shl.b64 %rd255, %rd252, 4;
add.s64 %rd256, %rd3, %rd255;
shl.b64 %rd257, %rd254, 4;
add.s64 %rd258, %rd3, %rd257;
ld.global.u64 %rd259, [%rd258];
ld.global.u64 %rd260, [%rd256];
setp.lt.s64	%p50, %rd260, %rd259;
add.s32 %r86, %r84, 1;
selp.b32	%r93, %r93, %r86, %p50;
selp.b32	%r92, %r84, %r92, %p50;
setp.lt.u32	%p51, %r93, %r92;
@%p51 bra BB46_68;

BB46_69:
cvt.u64.u32	%rd262, %r93;
add.s64 %rd121, %rd262, %rd4;
shl.b64 %rd263, %rd121, 4;
add.s64 %rd123, %rd3, %rd263;
mov.u64 %rd524, %rd123;
shl.b64 %rd264, %rd63, 4;
add.s64 %rd124, %rd3, %rd264;
sub.s32 %r87, %r21, %r93;
cvt.u64.u32	%rd265, %r87;
add.s64 %rd125, %rd63, %rd265;
shl.b64 %rd266, %rd125, 4;
add.s64 %rd127, %rd3, %rd266;
mov.u64 %rd512, %rd127;
cvt.u64.u32	%rd267, %r13;
add.s64 %rd268, %rd267, %rd4;
add.s64 %rd269, %rd268, %rd62;
shl.b64 %rd270, %rd269, 4;
add.s64 %rd128, %rd3, %rd270;
add.u64 %rd271, %SP, 0;
cvta.to.local.u64 %rd129, %rd271;
mov.u64 %rd510, 0;
mov.pred %p52, 0;
@%p52 bra BB46_71;

BB46_70:
add.s64 %rd272, %rd129, %rd510;
mov.u16 %rs2, 0;
st.local.u8 [%rd272], %rs2;
add.s64 %rd510, %rd510, 1;
setp.lt.u64	%p53, %rd510, 16;
@%p53 bra BB46_70;

BB46_71:
ld.global.u64 %rd274, [%rd123];
ld.global.u64 %rd275, [%rd123+8];
st.local.u64 [%rd129+8], %rd275;
st.local.u64 [%rd129], %rd274;
add.u64 %rd278, %SP, 16;
cvta.to.local.u64 %rd132, %rd278;
mov.u64 %rd511, 0;
@%p52 bra BB46_73;

BB46_72:
add.s64 %rd279, %rd132, %rd511;
mov.u16 %rs3, 0;
st.local.u8 [%rd279], %rs3;
add.s64 %rd511, %rd511, 1;
setp.lt.u64	%p55, %rd511, 16;
@%p55 bra BB46_72;

BB46_73:
ld.global.u64 %rd280, [%rd127];
ld.global.u64 %rd281, [%rd127+8];
st.local.u64 [%rd132+8], %rd281;
st.local.u64 [%rd132], %rd280;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd127, %rd128;
@%p57 bra BB46_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd123, %rd124;
@%p59 bra BB46_76;

ld.local.u64 %rd288, [%rd129];
ld.local.u64 %rd289, [%rd132];
setp.ge.s64	%p86, %rd289, %rd288;

BB46_76:
selp.b64	%rd294, %rd129, %rd132, %p86;
ld.local.u64 %rd135, [%rd294];
ld.local.u64 %rd136, [%rd294+8];
@%p86 bra BB46_78;
bra.uni BB46_77;

BB46_78:
add.s64 %rd302, %rd263, %rd3;
add.s64 %rd524, %rd302, 16;
mov.u64 %rd140, %rd524;
ld.global.u64 %rd303, [%rd123+16];
st.local.u64 [%rd129], %rd303;
ld.global.u64 %rd306, [%rd123+24];
st.local.u64 [%rd129+8], %rd306;
mov.u64 %rd523, %rd127;
mov.u64 %rd535, %rd140;
bra.uni BB46_79;

BB46_77:
add.s64 %rd296, %rd266, %rd3;
add.s64 %rd512, %rd296, 16;
mov.u64 %rd138, %rd512;
ld.global.u64 %rd297, [%rd127+16];
st.local.u64 [%rd132], %rd297;
ld.global.u64 %rd300, [%rd127+24];
st.local.u64 [%rd132+8], %rd300;
mov.u64 %rd523, %rd138;
mov.u64 %rd535, %rd123;

BB46_79:
mov.u64 %rd144, %rd535;
mov.u64 %rd142, %rd523;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd512, %rd128;
@%p61 bra BB46_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd524, %rd124;
@%p63 bra BB46_82;

ld.local.u64 %rd311, [%rd129];
ld.local.u64 %rd312, [%rd132];
setp.ge.s64	%p87, %rd312, %rd311;

BB46_82:
selp.b64	%rd317, %rd129, %rd132, %p87;
ld.local.u64 %rd145, [%rd317];
ld.local.u64 %rd146, [%rd317+8];
@%p87 bra BB46_84;
bra.uni BB46_83;

BB46_84:
add.s64 %rd524, %rd524, 16;
add.s64 %rd150, %rd144, 16;
ld.global.u64 %rd322, [%rd144+16];
st.local.u64 [%rd129], %rd322;
ld.global.u64 %rd325, [%rd144+24];
st.local.u64 [%rd129+8], %rd325;
mov.u64 %rd522, %rd142;
mov.u64 %rd534, %rd150;
bra.uni BB46_85;

BB46_83:
add.s64 %rd512, %rd512, 16;
add.s64 %rd148, %rd142, 16;
ld.global.u64 %rd318, [%rd142+16];
st.local.u64 [%rd132], %rd318;
ld.global.u64 %rd321, [%rd142+24];
st.local.u64 [%rd132+8], %rd321;
mov.u64 %rd522, %rd148;
mov.u64 %rd534, %rd144;

BB46_85:
mov.u64 %rd154, %rd534;
mov.u64 %rd152, %rd522;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd512, %rd128;
@%p65 bra BB46_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd524, %rd124;
@%p67 bra BB46_88;

ld.local.u64 %rd330, [%rd129];
ld.local.u64 %rd331, [%rd132];
setp.ge.s64	%p88, %rd331, %rd330;

BB46_88:
selp.b64	%rd336, %rd129, %rd132, %p88;
ld.local.u64 %rd155, [%rd336];
ld.local.u64 %rd156, [%rd336+8];
@%p88 bra BB46_90;
bra.uni BB46_89;

BB46_90:
add.s64 %rd524, %rd524, 16;
add.s64 %rd160, %rd154, 16;
ld.global.u64 %rd341, [%rd154+16];
st.local.u64 [%rd129], %rd341;
ld.global.u64 %rd344, [%rd154+24];
st.local.u64 [%rd129+8], %rd344;
mov.u64 %rd521, %rd152;
mov.u64 %rd533, %rd160;
bra.uni BB46_91;

BB46_89:
add.s64 %rd512, %rd512, 16;
add.s64 %rd158, %rd152, 16;
ld.global.u64 %rd337, [%rd152+16];
st.local.u64 [%rd132], %rd337;
ld.global.u64 %rd340, [%rd152+24];
st.local.u64 [%rd132+8], %rd340;
mov.u64 %rd521, %rd158;
mov.u64 %rd533, %rd154;

BB46_91:
mov.u64 %rd164, %rd533;
mov.u64 %rd162, %rd521;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd512, %rd128;
@%p69 bra BB46_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd524, %rd124;
@%p71 bra BB46_94;

ld.local.u64 %rd349, [%rd129];
ld.local.u64 %rd350, [%rd132];
setp.ge.s64	%p89, %rd350, %rd349;

BB46_94:
selp.b64	%rd355, %rd129, %rd132, %p89;
ld.local.u64 %rd165, [%rd355];
ld.local.u64 %rd166, [%rd355+8];
@%p89 bra BB46_96;
bra.uni BB46_95;

BB46_96:
add.s64 %rd524, %rd524, 16;
add.s64 %rd170, %rd164, 16;
ld.global.u64 %rd360, [%rd164+16];
st.local.u64 [%rd129], %rd360;
ld.global.u64 %rd363, [%rd164+24];
st.local.u64 [%rd129+8], %rd363;
mov.u64 %rd520, %rd162;
mov.u64 %rd532, %rd170;
bra.uni BB46_97;

BB46_95:
add.s64 %rd512, %rd512, 16;
add.s64 %rd168, %rd162, 16;
ld.global.u64 %rd356, [%rd162+16];
st.local.u64 [%rd132], %rd356;
ld.global.u64 %rd359, [%rd162+24];
st.local.u64 [%rd132+8], %rd359;
mov.u64 %rd520, %rd168;
mov.u64 %rd532, %rd164;

BB46_97:
mov.u64 %rd174, %rd532;
mov.u64 %rd172, %rd520;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd512, %rd128;
@%p73 bra BB46_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd524, %rd124;
@%p75 bra BB46_100;

ld.local.u64 %rd368, [%rd129];
ld.local.u64 %rd369, [%rd132];
setp.ge.s64	%p90, %rd369, %rd368;

BB46_100:
selp.b64	%rd374, %rd129, %rd132, %p90;
ld.local.u64 %rd175, [%rd374];
ld.local.u64 %rd176, [%rd374+8];
@%p90 bra BB46_102;
bra.uni BB46_101;

BB46_102:
add.s64 %rd524, %rd524, 16;
add.s64 %rd180, %rd174, 16;
ld.global.u64 %rd379, [%rd174+16];
st.local.u64 [%rd129], %rd379;
ld.global.u64 %rd382, [%rd174+24];
st.local.u64 [%rd129+8], %rd382;
mov.u64 %rd519, %rd172;
mov.u64 %rd531, %rd180;
bra.uni BB46_103;

BB46_101:
add.s64 %rd512, %rd512, 16;
add.s64 %rd178, %rd172, 16;
ld.global.u64 %rd375, [%rd172+16];
st.local.u64 [%rd132], %rd375;
ld.global.u64 %rd378, [%rd172+24];
st.local.u64 [%rd132+8], %rd378;
mov.u64 %rd519, %rd178;
mov.u64 %rd531, %rd174;

BB46_103:
mov.u64 %rd184, %rd531;
mov.u64 %rd182, %rd519;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd512, %rd128;
@%p77 bra BB46_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd524, %rd124;
@%p79 bra BB46_106;

ld.local.u64 %rd387, [%rd129];
ld.local.u64 %rd388, [%rd132];
setp.ge.s64	%p91, %rd388, %rd387;

BB46_106:
selp.b64	%rd393, %rd129, %rd132, %p91;
ld.local.u64 %rd185, [%rd393];
ld.local.u64 %rd186, [%rd393+8];
@%p91 bra BB46_108;
bra.uni BB46_107;

BB46_108:
add.s64 %rd524, %rd524, 16;
add.s64 %rd190, %rd184, 16;
ld.global.u64 %rd398, [%rd184+16];
st.local.u64 [%rd129], %rd398;
ld.global.u64 %rd401, [%rd184+24];
st.local.u64 [%rd129+8], %rd401;
mov.u64 %rd518, %rd182;
mov.u64 %rd530, %rd190;
bra.uni BB46_109;

BB46_107:
add.s64 %rd512, %rd512, 16;
add.s64 %rd188, %rd182, 16;
ld.global.u64 %rd394, [%rd182+16];
st.local.u64 [%rd132], %rd394;
ld.global.u64 %rd397, [%rd182+24];
st.local.u64 [%rd132+8], %rd397;
mov.u64 %rd518, %rd188;
mov.u64 %rd530, %rd184;

BB46_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd512, %rd128;
mov.pred %p92, %p80;
@%p81 bra BB46_112;

setp.ge.u64	%p83, %rd524, %rd124;
mov.pred %p92, %p52;
@%p83 bra BB46_112;

ld.local.u64 %rd406, [%rd129];
ld.local.u64 %rd407, [%rd132];
setp.ge.s64	%p92, %rd407, %rd406;

BB46_112:
selp.b64	%rd412, %rd129, %rd132, %p92;
ld.local.u64 %rd195, [%rd412];
ld.local.u64 %rd196, [%rd412+8];
@%p92 bra BB46_114;
bra.uni BB46_113;

BB46_114:
ld.global.u64 %rd417, [%rd530+16];
st.local.u64 [%rd129], %rd417;
ld.global.u64 %rd420, [%rd530+24];
st.local.u64 [%rd129+8], %rd420;
bra.uni BB46_115;

BB46_113:
ld.global.u64 %rd413, [%rd518+16];
st.local.u64 [%rd132], %rd413;
ld.global.u64 %rd416, [%rd518+24];
st.local.u64 [%rd132+8], %rd416;

BB46_115:
cvta.to.global.u64 %rd197, %rd202;
bar.sync 0;
cvt.u64.u32	%rd421, %r19;
add.s64 %rd422, %rd421, %rd4;
shl.b64 %rd423, %rd422, 4;
add.s64 %rd424, %rd3, %rd423;
st.global.u64 [%rd424], %rd135;
st.global.u64 [%rd424+8], %rd136;
st.global.u64 [%rd424+16], %rd145;
st.global.u64 [%rd424+24], %rd146;
st.global.u64 [%rd424+32], %rd155;
st.global.u64 [%rd424+40], %rd156;
st.global.u64 [%rd424+48], %rd165;
st.global.u64 [%rd424+56], %rd166;
st.global.u64 [%rd424+64], %rd175;
st.global.u64 [%rd424+72], %rd176;
st.global.u64 [%rd424+80], %rd185;
st.global.u64 [%rd424+88], %rd186;
st.global.u64 [%rd424+96], %rd195;
st.global.u64 [%rd424+104], %rd196;
bar.sync 0;
mul.lo.s32 %r89, %r34, 1792;
cvt.u64.u32	%rd198, %r89;
setp.ge.u32	%p84, %r94, %r20;
@%p84 bra BB46_117;

BB46_116:
cvt.u64.u32	%rd425, %r94;
add.s64 %rd426, %rd425, %rd198;
add.s64 %rd427, %rd425, %rd4;
shl.b64 %rd428, %rd427, 4;
add.s64 %rd429, %rd3, %rd428;
ld.global.u64 %rd430, [%rd429];
shl.b64 %rd431, %rd426, 4;
add.s64 %rd432, %rd197, %rd431;
st.global.u64 [%rd432], %rd430;
ld.global.u64 %rd433, [%rd429+8];
st.global.u64 [%rd432+8], %rd433;
add.s32 %r94, %r94, 256;
setp.lt.u32	%p85, %r94, %r20;
@%p85 bra BB46_116;

BB46_117:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot47[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<102>;
.reg .b64 %rd<541>;


mov.u64 %rd540, __local_depot47;
cvta.local.u64 %SP, %rd540;
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+32];
ld.param.u64 %rd194, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
ld.param.u64 %rd193, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd193;
cvta.to.global.u64 %rd2, %rd194;
cvta.to.global.u64 %rd197, %rd195;
mov.u32 %r34, %ctaid.x;
mul.wide.u32 %rd198, %r34, 4;
add.s64 %rd199, %rd197, %rd198;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd199];
ld.global.u32 %r36, [%rd199+4];
add.s32 %r37, %r3, %r36;
min.s32 %r98, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r97, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB47_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r98, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r97, %r48, %r5;

BB47_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r97, %r7;
sub.s32 %r14, %r98, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r101, %tid.x;
cvt.u64.u32	%rd200, %r101;
cvt.u64.u32	%rd201, %r49;
add.s64 %rd202, %rd200, %rd201;
shl.b64 %rd203, %rd202, 3;
add.s64 %rd3, %rd1, %rd203;
add.s64 %rd4, %rd2, %rd203;
@%p16 bra BB47_17;
bra.uni BB47_3;

BB47_17:
ld.global.u64 %rd465, [%rd3];
ld.global.u64 %rd446, [%rd4];
ld.global.u64 %rd466, [%rd3+2048];
ld.global.u64 %rd445, [%rd4+2048];
ld.global.u64 %rd467, [%rd3+4096];
ld.global.u64 %rd444, [%rd4+4096];
ld.global.u64 %rd468, [%rd3+6144];
ld.global.u64 %rd443, [%rd4+6144];
ld.global.u64 %rd469, [%rd3+8192];
ld.global.u64 %rd442, [%rd4+8192];
ld.global.u64 %rd470, [%rd3+10240];
ld.global.u64 %rd441, [%rd4+10240];
ld.global.u64 %rd471, [%rd3+12288];
ld.global.u64 %rd440, [%rd4+12288];
bra.uni BB47_18;

BB47_3:
mov.u64 %rd205, 0;
mov.u64 %rd446, %rd205;
setp.ge.u32	%p17, %r101, %r14;
mov.u64 %rd477, %rd205;
@%p17 bra BB47_5;

ld.global.u64 %rd5, [%rd3];
ld.global.u64 %rd446, [%rd4];
mov.u64 %rd477, %rd5;

BB47_5:
mov.u64 %rd453, %rd477;
mov.u64 %rd465, %rd453;
add.s32 %r50, %r101, 256;
mov.u64 %rd445, %rd205;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd476, %rd205;
@%p18 bra BB47_7;

ld.global.u64 %rd476, [%rd3+2048];
ld.global.u64 %rd445, [%rd4+2048];

BB47_7:
mov.u64 %rd466, %rd476;
add.s32 %r51, %r101, 512;
mov.u64 %rd444, %rd205;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd475, %rd205;
@%p19 bra BB47_9;

ld.global.u64 %rd475, [%rd3+4096];
ld.global.u64 %rd444, [%rd4+4096];

BB47_9:
mov.u64 %rd467, %rd475;
add.s32 %r52, %r101, 768;
mov.u64 %rd443, %rd205;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd474, %rd205;
@%p20 bra BB47_11;

ld.global.u64 %rd474, [%rd3+6144];
ld.global.u64 %rd443, [%rd4+6144];

BB47_11:
mov.u64 %rd468, %rd474;
add.s32 %r53, %r101, 1024;
mov.u64 %rd442, %rd205;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd473, %rd205;
@%p21 bra BB47_13;

ld.global.u64 %rd473, [%rd3+8192];
ld.global.u64 %rd442, [%rd4+8192];

BB47_13:
mov.u64 %rd469, %rd473;
add.s32 %r54, %r101, 1280;
mov.u64 %rd441, %rd205;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd472, %rd205;
@%p22 bra BB47_15;

ld.global.u64 %rd472, [%rd3+10240];
ld.global.u64 %rd441, [%rd4+10240];

BB47_15:
mov.u64 %rd470, %rd472;
add.s32 %r55, %r101, 1536;
mov.u64 %rd440, %rd205;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd471, %rd205;
@%p23 bra BB47_18;

ld.global.u64 %rd471, [%rd3+12288];
ld.global.u64 %rd440, [%rd4+12288];

BB47_18:
@%p16 bra BB47_33;
bra.uni BB47_19;

BB47_33:
mov.u32 %r76, %tid.x;
mul.wide.u32 %rd239, %r76, 16;
mov.u64 %rd240, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd241, %rd240, %rd239;
st.shared.u64 [%rd241], %rd465;
st.shared.u64 [%rd241+8], %rd446;
st.shared.u64 [%rd241+4096], %rd466;
st.shared.u64 [%rd241+4104], %rd445;
st.shared.u64 [%rd241+8192], %rd467;
st.shared.u64 [%rd241+8200], %rd444;
st.shared.u64 [%rd241+12288], %rd468;
st.shared.u64 [%rd241+12296], %rd443;
st.shared.u64 [%rd241+16384], %rd469;
st.shared.u64 [%rd241+16392], %rd442;
st.shared.u64 [%rd241+20480], %rd470;
st.shared.u64 [%rd241+20488], %rd441;
st.shared.u64 [%rd241+24576], %rd471;
st.shared.u64 [%rd241+24584], %rd440;
bra.uni BB47_34;

BB47_19:
setp.ge.u32	%p25, %r101, %r14;
@%p25 bra BB47_21;

mul.wide.u32 %rd218, %r101, 16;
mov.u64 %rd219, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd220, %rd219, %rd218;
st.shared.u64 [%rd220], %rd465;
st.shared.u64 [%rd220+8], %rd446;

BB47_21:
add.s32 %r59, %r101, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB47_23;

mul.wide.u32 %rd221, %r101, 16;
mov.u64 %rd222, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd223, %rd222, %rd221;
st.shared.u64 [%rd223+4096], %rd466;
st.shared.u64 [%rd223+4104], %rd445;

BB47_23:
add.s32 %r62, %r101, 512;
setp.ge.u32	%p27, %r62, %r14;
@%p27 bra BB47_25;

mul.wide.u32 %rd224, %r101, 16;
mov.u64 %rd225, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd226, %rd225, %rd224;
st.shared.u64 [%rd226+8192], %rd467;
st.shared.u64 [%rd226+8200], %rd444;

BB47_25:
add.s32 %r65, %r101, 768;
setp.ge.u32	%p28, %r65, %r14;
@%p28 bra BB47_27;

mul.wide.u32 %rd227, %r101, 16;
mov.u64 %rd228, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd229, %rd228, %rd227;
st.shared.u64 [%rd229+12288], %rd468;
st.shared.u64 [%rd229+12296], %rd443;

BB47_27:
add.s32 %r68, %r101, 1024;
setp.ge.u32	%p29, %r68, %r14;
@%p29 bra BB47_29;

mul.wide.u32 %rd230, %r101, 16;
mov.u64 %rd231, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd232, %rd231, %rd230;
st.shared.u64 [%rd232+16384], %rd469;
st.shared.u64 [%rd232+16392], %rd442;

BB47_29:
add.s32 %r71, %r101, 1280;
setp.ge.u32	%p30, %r71, %r14;
@%p30 bra BB47_31;

mul.wide.u32 %rd233, %r101, 16;
mov.u64 %rd234, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd235, %rd234, %rd233;
st.shared.u64 [%rd235+20480], %rd470;
st.shared.u64 [%rd235+20488], %rd441;

BB47_31:
add.s32 %r74, %r101, 1536;
setp.ge.u32	%p31, %r74, %r14;
@%p31 bra BB47_34;

mul.wide.u32 %rd236, %r101, 16;
mov.u64 %rd237, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd238, %rd237, %rd236;
st.shared.u64 [%rd238+24576], %rd471;
st.shared.u64 [%rd238+24584], %rd440;

BB47_34:
cvt.u64.u32	%rd242, %r7;
cvt.u64.u32	%rd59, %r14;
add.s64 %rd244, %rd200, %rd242;
shl.b64 %rd245, %rd244, 3;
add.s64 %rd60, %rd1, %rd245;
add.s64 %rd61, %rd2, %rd245;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB47_49;
bra.uni BB47_35;

BB47_49:
ld.global.u64 %rd503, [%rd60];
ld.global.u64 %rd484, [%rd61];
ld.global.u64 %rd504, [%rd60+2048];
ld.global.u64 %rd483, [%rd61+2048];
ld.global.u64 %rd505, [%rd60+4096];
ld.global.u64 %rd482, [%rd61+4096];
ld.global.u64 %rd506, [%rd60+6144];
ld.global.u64 %rd481, [%rd61+6144];
ld.global.u64 %rd507, [%rd60+8192];
ld.global.u64 %rd480, [%rd61+8192];
ld.global.u64 %rd508, [%rd60+10240];
ld.global.u64 %rd479, [%rd61+10240];
ld.global.u64 %rd509, [%rd60+12288];
ld.global.u64 %rd478, [%rd61+12288];
bra.uni BB47_50;

BB47_35:
mov.u64 %rd247, 0;
mov.u64 %rd484, %rd247;
setp.ge.u32	%p33, %r101, %r13;
mov.u64 %rd515, %rd247;
@%p33 bra BB47_37;

ld.global.u64 %rd62, [%rd60];
ld.global.u64 %rd484, [%rd61];
mov.u64 %rd515, %rd62;

BB47_37:
mov.u64 %rd491, %rd515;
mov.u64 %rd503, %rd491;
add.s32 %r77, %r101, 256;
mov.u64 %rd483, %rd247;
setp.ge.u32	%p34, %r77, %r13;
mov.u64 %rd514, %rd247;
@%p34 bra BB47_39;

ld.global.u64 %rd514, [%rd60+2048];
ld.global.u64 %rd483, [%rd61+2048];

BB47_39:
mov.u64 %rd504, %rd514;
add.s32 %r78, %r101, 512;
mov.u64 %rd482, %rd247;
setp.ge.u32	%p35, %r78, %r13;
mov.u64 %rd513, %rd247;
@%p35 bra BB47_41;

ld.global.u64 %rd513, [%rd60+4096];
ld.global.u64 %rd482, [%rd61+4096];

BB47_41:
mov.u64 %rd505, %rd513;
add.s32 %r79, %r101, 768;
mov.u64 %rd481, %rd247;
setp.ge.u32	%p36, %r79, %r13;
mov.u64 %rd512, %rd247;
@%p36 bra BB47_43;

ld.global.u64 %rd512, [%rd60+6144];
ld.global.u64 %rd481, [%rd61+6144];

BB47_43:
mov.u64 %rd506, %rd512;
add.s32 %r80, %r101, 1024;
mov.u64 %rd480, %rd247;
setp.ge.u32	%p37, %r80, %r13;
mov.u64 %rd511, %rd247;
@%p37 bra BB47_45;

ld.global.u64 %rd511, [%rd60+8192];
ld.global.u64 %rd480, [%rd61+8192];

BB47_45:
mov.u64 %rd507, %rd511;
add.s32 %r81, %r101, 1280;
mov.u64 %rd479, %rd247;
setp.ge.u32	%p38, %r81, %r13;
mov.u64 %rd510, %rd247;
@%p38 bra BB47_47;

ld.global.u64 %rd510, [%rd60+10240];
ld.global.u64 %rd479, [%rd61+10240];

BB47_47:
mov.u64 %rd508, %rd510;
add.s32 %r82, %r101, 1536;
mov.u64 %rd478, %rd247;
setp.ge.u32	%p39, %r82, %r13;
mov.u64 %rd509, %rd247;
@%p39 bra BB47_50;

ld.global.u64 %rd509, [%rd60+12288];
ld.global.u64 %rd478, [%rd61+12288];

BB47_50:
add.s64 %rd261, %rd200, %rd59;
shl.b64 %rd262, %rd261, 4;
mov.u64 %rd263, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd116, %rd263, %rd262;
@%p32 bra BB47_64;
bra.uni BB47_51;

BB47_64:
st.shared.u64 [%rd116], %rd503;
st.shared.u64 [%rd116+8], %rd484;
st.shared.u64 [%rd116+4096], %rd504;
st.shared.u64 [%rd116+4104], %rd483;
st.shared.u64 [%rd116+8192], %rd505;
st.shared.u64 [%rd116+8200], %rd482;
st.shared.u64 [%rd116+12288], %rd506;
st.shared.u64 [%rd116+12296], %rd481;
st.shared.u64 [%rd116+16384], %rd507;
st.shared.u64 [%rd116+16392], %rd480;
st.shared.u64 [%rd116+20480], %rd508;
st.shared.u64 [%rd116+20488], %rd479;
bra.uni BB47_65;

BB47_51:
setp.ge.u32	%p41, %r101, %r13;
@%p41 bra BB47_53;

st.shared.u64 [%rd116], %rd503;
st.shared.u64 [%rd116+8], %rd484;

BB47_53:
add.s32 %r83, %r101, 256;
setp.ge.u32	%p42, %r83, %r13;
@%p42 bra BB47_55;

st.shared.u64 [%rd116+4096], %rd504;
st.shared.u64 [%rd116+4104], %rd483;

BB47_55:
add.s32 %r84, %r101, 512;
setp.ge.u32	%p43, %r84, %r13;
@%p43 bra BB47_57;

st.shared.u64 [%rd116+8192], %rd505;
st.shared.u64 [%rd116+8200], %rd482;

BB47_57:
add.s32 %r85, %r101, 768;
setp.ge.u32	%p44, %r85, %r13;
@%p44 bra BB47_59;

st.shared.u64 [%rd116+12288], %rd506;
st.shared.u64 [%rd116+12296], %rd481;

BB47_59:
add.s32 %r86, %r101, 1024;
setp.ge.u32	%p45, %r86, %r13;
@%p45 bra BB47_61;

st.shared.u64 [%rd116+16384], %rd507;
st.shared.u64 [%rd116+16392], %rd480;

BB47_61:
add.s32 %r87, %r101, 1280;
setp.ge.u32	%p46, %r87, %r13;
@%p46 bra BB47_63;

st.shared.u64 [%rd116+20480], %rd508;
st.shared.u64 [%rd116+20488], %rd479;

BB47_63:
add.s32 %r88, %r101, 1536;
setp.ge.u32	%p47, %r88, %r13;
@%p47 bra BB47_66;

BB47_65:
st.shared.u64 [%rd116+24576], %rd509;
st.shared.u64 [%rd116+24584], %rd478;

BB47_66:
bar.sync 0;
mul.lo.s32 %r19, %r101, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r89, %r21, %r13;
selp.b32	%r100, 0, %r89, %p48;
min.u32 %r99, %r14, %r21;
setp.ge.u32	%p49, %r100, %r99;
@%p49 bra BB47_69;

add.s32 %r24, %r21, -1;

BB47_68:
add.s32 %r90, %r99, %r100;
shr.u32 %r91, %r90, 1;
sub.s32 %r92, %r24, %r91;
cvt.u64.u32	%rd264, %r92;
add.s64 %rd265, %rd264, %rd59;
shl.b64 %rd266, %rd265, 4;
add.s64 %rd268, %rd263, %rd266;
mul.wide.u32 %rd269, %r91, 16;
add.s64 %rd270, %rd263, %rd269;
ld.shared.u64 %rd271, [%rd270];
ld.shared.u64 %rd272, [%rd268];
setp.lt.s64	%p50, %rd272, %rd271;
add.s32 %r93, %r91, 1;
selp.b32	%r100, %r100, %r93, %p50;
selp.b32	%r99, %r91, %r99, %p50;
setp.lt.u32	%p51, %r100, %r99;
@%p51 bra BB47_68;

BB47_69:
cvt.u64.u32	%rd117, %r100;
mul.wide.u32 %rd273, %r100, 16;
add.s64 %rd120, %rd263, %rd273;
mov.u64 %rd528, %rd120;
shl.b64 %rd275, %rd59, 4;
add.s64 %rd121, %rd263, %rd275;
sub.s32 %r94, %r21, %r100;
cvt.u64.u32	%rd276, %r94;
add.s64 %rd122, %rd276, %rd59;
shl.b64 %rd277, %rd122, 4;
add.s64 %rd125, %rd263, %rd277;
mov.u64 %rd516, %rd125;
cvt.u64.u32	%rd278, %r13;
add.s64 %rd279, %rd59, %rd278;
shl.b64 %rd280, %rd279, 4;
add.s64 %rd126, %rd263, %rd280;
ld.shared.u64 %rd281, [%rd120];
ld.shared.u64 %rd282, [%rd120+8];
add.u64 %rd283, %SP, 0;
cvta.to.local.u64 %rd284, %rd283;
st.local.u64 [%rd284+8], %rd282;
st.local.u64 [%rd284], %rd281;
ld.shared.u64 %rd285, [%rd125];
ld.shared.u64 %rd286, [%rd125+8];
add.u64 %rd287, %SP, 16;
cvta.to.local.u64 %rd288, %rd287;
st.local.u64 [%rd288+8], %rd286;
st.local.u64 [%rd288], %rd285;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd125, %rd126;
@%p53 bra BB47_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd120, %rd121;
@%p55 bra BB47_72;

ld.local.u64 %rd293, [%rd284];
ld.local.u64 %rd294, [%rd288];
setp.ge.s64	%p82, %rd294, %rd293;

BB47_72:
selp.b64	%rd299, %rd284, %rd288, %p82;
ld.local.u64 %rd127, [%rd299];
ld.local.u64 %rd128, [%rd299+8];
@%p82 bra BB47_74;
bra.uni BB47_73;

BB47_74:
mov.u64 %rd527, %rd125;
shl.b64 %rd307, %rd117, 4;
add.s64 %rd309, %rd307, %rd263;
add.s64 %rd528, %rd309, 16;
mov.u64 %rd539, %rd528;
ld.shared.u64 %rd310, [%rd120+16];
ld.shared.u64 %rd313, [%rd120+24];
st.local.u64 [%rd284], %rd310;
st.local.u64 [%rd284+8], %rd313;
bra.uni BB47_75;

BB47_73:
mov.u64 %rd539, %rd120;
add.s64 %rd302, %rd277, %rd263;
add.s64 %rd516, %rd302, 16;
mov.u64 %rd527, %rd516;
ld.shared.u64 %rd303, [%rd125+16];
ld.shared.u64 %rd306, [%rd125+24];
st.local.u64 [%rd288], %rd303;
st.local.u64 [%rd288+8], %rd306;

BB47_75:
mov.u64 %rd138, %rd539;
mov.u64 %rd136, %rd527;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd516, %rd126;
@%p57 bra BB47_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd528, %rd121;
@%p59 bra BB47_78;

ld.local.u64 %rd318, [%rd284];
ld.local.u64 %rd319, [%rd288];
setp.ge.s64	%p83, %rd319, %rd318;

BB47_78:
selp.b64	%rd324, %rd284, %rd288, %p83;
ld.local.u64 %rd139, [%rd324];
ld.local.u64 %rd140, [%rd324+8];
@%p83 bra BB47_80;
bra.uni BB47_79;

BB47_80:
add.s64 %rd528, %rd528, 16;
add.s64 %rd144, %rd138, 16;
ld.shared.u64 %rd329, [%rd138+16];
ld.shared.u64 %rd332, [%rd138+24];
st.local.u64 [%rd284], %rd329;
st.local.u64 [%rd284+8], %rd332;
mov.u64 %rd526, %rd136;
mov.u64 %rd538, %rd144;
bra.uni BB47_81;

BB47_79:
add.s64 %rd516, %rd516, 16;
add.s64 %rd142, %rd136, 16;
ld.shared.u64 %rd325, [%rd136+16];
ld.shared.u64 %rd328, [%rd136+24];
st.local.u64 [%rd288], %rd325;
st.local.u64 [%rd288+8], %rd328;
mov.u64 %rd526, %rd142;
mov.u64 %rd538, %rd138;

BB47_81:
mov.u64 %rd148, %rd538;
mov.u64 %rd146, %rd526;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd516, %rd126;
@%p61 bra BB47_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd528, %rd121;
@%p63 bra BB47_84;

ld.local.u64 %rd337, [%rd284];
ld.local.u64 %rd338, [%rd288];
setp.ge.s64	%p84, %rd338, %rd337;

BB47_84:
selp.b64	%rd343, %rd284, %rd288, %p84;
ld.local.u64 %rd149, [%rd343];
ld.local.u64 %rd150, [%rd343+8];
@%p84 bra BB47_86;
bra.uni BB47_85;

BB47_86:
add.s64 %rd528, %rd528, 16;
add.s64 %rd154, %rd148, 16;
ld.shared.u64 %rd348, [%rd148+16];
st.local.u64 [%rd284], %rd348;
ld.shared.u64 %rd351, [%rd148+24];
st.local.u64 [%rd284+8], %rd351;
mov.u64 %rd525, %rd146;
mov.u64 %rd537, %rd154;
bra.uni BB47_87;

BB47_85:
add.s64 %rd516, %rd516, 16;
add.s64 %rd152, %rd146, 16;
ld.shared.u64 %rd344, [%rd146+16];
st.local.u64 [%rd288], %rd344;
ld.shared.u64 %rd347, [%rd146+24];
st.local.u64 [%rd288+8], %rd347;
mov.u64 %rd525, %rd152;
mov.u64 %rd537, %rd148;

BB47_87:
mov.u64 %rd158, %rd537;
mov.u64 %rd156, %rd525;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd516, %rd126;
@%p65 bra BB47_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd528, %rd121;
@%p67 bra BB47_90;

ld.local.u64 %rd356, [%rd284];
ld.local.u64 %rd357, [%rd288];
setp.ge.s64	%p85, %rd357, %rd356;

BB47_90:
selp.b64	%rd362, %rd284, %rd288, %p85;
ld.local.u64 %rd159, [%rd362];
ld.local.u64 %rd160, [%rd362+8];
@%p85 bra BB47_92;
bra.uni BB47_91;

BB47_92:
add.s64 %rd528, %rd528, 16;
add.s64 %rd164, %rd158, 16;
ld.shared.u64 %rd367, [%rd158+16];
st.local.u64 [%rd284], %rd367;
ld.shared.u64 %rd370, [%rd158+24];
st.local.u64 [%rd284+8], %rd370;
mov.u64 %rd524, %rd156;
mov.u64 %rd536, %rd164;
bra.uni BB47_93;

BB47_91:
add.s64 %rd516, %rd516, 16;
add.s64 %rd162, %rd156, 16;
ld.shared.u64 %rd363, [%rd156+16];
st.local.u64 [%rd288], %rd363;
ld.shared.u64 %rd366, [%rd156+24];
st.local.u64 [%rd288+8], %rd366;
mov.u64 %rd524, %rd162;
mov.u64 %rd536, %rd158;

BB47_93:
mov.u64 %rd168, %rd536;
mov.u64 %rd166, %rd524;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd516, %rd126;
@%p69 bra BB47_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd528, %rd121;
@%p71 bra BB47_96;

ld.local.u64 %rd375, [%rd284];
ld.local.u64 %rd376, [%rd288];
setp.ge.s64	%p86, %rd376, %rd375;

BB47_96:
selp.b64	%rd381, %rd284, %rd288, %p86;
ld.local.u64 %rd169, [%rd381];
ld.local.u64 %rd170, [%rd381+8];
@%p86 bra BB47_98;
bra.uni BB47_97;

BB47_98:
add.s64 %rd528, %rd528, 16;
add.s64 %rd174, %rd168, 16;
ld.shared.u64 %rd386, [%rd168+16];
st.local.u64 [%rd284], %rd386;
ld.shared.u64 %rd389, [%rd168+24];
st.local.u64 [%rd284+8], %rd389;
mov.u64 %rd523, %rd166;
mov.u64 %rd535, %rd174;
bra.uni BB47_99;

BB47_97:
add.s64 %rd516, %rd516, 16;
add.s64 %rd172, %rd166, 16;
ld.shared.u64 %rd382, [%rd166+16];
st.local.u64 [%rd288], %rd382;
ld.shared.u64 %rd385, [%rd166+24];
st.local.u64 [%rd288+8], %rd385;
mov.u64 %rd523, %rd172;
mov.u64 %rd535, %rd168;

BB47_99:
mov.u64 %rd178, %rd535;
mov.u64 %rd176, %rd523;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd516, %rd126;
@%p73 bra BB47_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd528, %rd121;
@%p75 bra BB47_102;

ld.local.u64 %rd394, [%rd284];
ld.local.u64 %rd395, [%rd288];
setp.ge.s64	%p87, %rd395, %rd394;

BB47_102:
selp.b64	%rd400, %rd284, %rd288, %p87;
ld.local.u64 %rd179, [%rd400];
ld.local.u64 %rd180, [%rd400+8];
@%p87 bra BB47_104;
bra.uni BB47_103;

BB47_104:
add.s64 %rd528, %rd528, 16;
add.s64 %rd184, %rd178, 16;
ld.shared.u64 %rd405, [%rd178+16];
st.local.u64 [%rd284], %rd405;
ld.shared.u64 %rd408, [%rd178+24];
st.local.u64 [%rd284+8], %rd408;
mov.u64 %rd522, %rd176;
mov.u64 %rd534, %rd184;
bra.uni BB47_105;

BB47_103:
add.s64 %rd516, %rd516, 16;
add.s64 %rd182, %rd176, 16;
ld.shared.u64 %rd401, [%rd176+16];
st.local.u64 [%rd288], %rd401;
ld.shared.u64 %rd404, [%rd176+24];
st.local.u64 [%rd288+8], %rd404;
mov.u64 %rd522, %rd182;
mov.u64 %rd534, %rd178;

BB47_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd516, %rd126;
@%p77 bra BB47_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd528, %rd121;
@%p79 bra BB47_108;

ld.local.u64 %rd413, [%rd284];
ld.local.u64 %rd414, [%rd288];
setp.ge.s64	%p88, %rd414, %rd413;

BB47_108:
selp.b64	%rd419, %rd284, %rd288, %p88;
ld.local.u64 %rd189, [%rd419];
ld.local.u64 %rd190, [%rd419+8];
@%p88 bra BB47_110;
bra.uni BB47_109;

BB47_110:
ld.shared.u64 %rd424, [%rd534+16];
st.local.u64 [%rd284], %rd424;
ld.shared.u64 %rd427, [%rd534+24];
st.local.u64 [%rd284+8], %rd427;
bra.uni BB47_111;

BB47_109:
ld.shared.u64 %rd420, [%rd522+16];
st.local.u64 [%rd288], %rd420;
ld.shared.u64 %rd423, [%rd522+24];
st.local.u64 [%rd288+8], %rd423;

BB47_111:
cvta.to.global.u64 %rd191, %rd196;
bar.sync 0;
mul.wide.u32 %rd428, %r19, 16;
add.s64 %rd430, %rd263, %rd428;
st.shared.u64 [%rd430], %rd127;
st.shared.u64 [%rd430+8], %rd128;
st.shared.u64 [%rd430+16], %rd139;
st.shared.u64 [%rd430+24], %rd140;
st.shared.u64 [%rd430+32], %rd149;
st.shared.u64 [%rd430+40], %rd150;
st.shared.u64 [%rd430+48], %rd159;
st.shared.u64 [%rd430+56], %rd160;
st.shared.u64 [%rd430+64], %rd169;
st.shared.u64 [%rd430+72], %rd170;
st.shared.u64 [%rd430+80], %rd179;
st.shared.u64 [%rd430+88], %rd180;
st.shared.u64 [%rd430+96], %rd189;
st.shared.u64 [%rd430+104], %rd190;
bar.sync 0;
mul.lo.s32 %r96, %r34, 1792;
cvt.u64.u32	%rd192, %r96;
setp.ge.u32	%p80, %r101, %r20;
@%p80 bra BB47_113;

BB47_112:
cvt.u64.u32	%rd431, %r101;
add.s64 %rd432, %rd431, %rd192;
mul.wide.u32 %rd433, %r101, 16;
add.s64 %rd435, %rd263, %rd433;
ld.shared.u64 %rd436, [%rd435];
shl.b64 %rd437, %rd432, 4;
add.s64 %rd438, %rd191, %rd437;
ld.shared.u64 %rd439, [%rd435+8];
st.global.u64 [%rd438], %rd436;
st.global.u64 [%rd438+8], %rd439;
add.s32 %r101, %r101, 256;
setp.lt.u32	%p81, %r101, %r20;
@%p81 bra BB47_112;

BB47_113:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot48[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .b64 %rd<556>;


mov.u64 %rd555, __local_depot48;
cvta.local.u64 %SP, %rd555;
ld.param.u64 %rd198, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd197, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+16];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd199, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd200, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd195;
cvta.to.global.u64 %rd201, %rd196;
cvta.to.global.u64 %rd2, %rd200;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd202, %r34;
mul.lo.s64 %rd3, %rd202, %rd199;
mul.wide.u32 %rd203, %r34, 4;
add.s64 %rd204, %rd201, %rd203;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd204];
ld.global.u32 %r36, [%rd204+4];
add.s32 %r37, %r3, %r36;
min.s32 %r91, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r90, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB48_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r91, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r90, %r48, %r5;

BB48_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r90, %r7;
sub.s32 %r14, %r91, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r94, %tid.x;
cvt.u64.u32	%rd205, %r94;
cvt.u64.u32	%rd206, %r49;
add.s64 %rd207, %rd205, %rd206;
shl.b64 %rd208, %rd207, 4;
add.s64 %rd4, %rd1, %rd208;
@%p16 bra BB48_17;
bra.uni BB48_3;

BB48_17:
ld.global.u64 %rd456, [%rd4];
ld.global.u64 %rd437, [%rd4+8];
ld.global.u64 %rd457, [%rd4+4096];
ld.global.u64 %rd436, [%rd4+4104];
ld.global.u64 %rd458, [%rd4+8192];
ld.global.u64 %rd435, [%rd4+8200];
ld.global.u64 %rd459, [%rd4+12288];
ld.global.u64 %rd434, [%rd4+12296];
ld.global.u64 %rd460, [%rd4+16384];
ld.global.u64 %rd433, [%rd4+16392];
ld.global.u64 %rd461, [%rd4+20480];
ld.global.u64 %rd432, [%rd4+20488];
ld.global.u64 %rd462, [%rd4+24576];
ld.global.u64 %rd431, [%rd4+24584];
bra.uni BB48_18;

BB48_3:
mov.u64 %rd210, 0;
mov.u64 %rd437, %rd210;
setp.ge.u32	%p17, %r94, %r14;
mov.u64 %rd468, %rd210;
@%p17 bra BB48_5;

ld.global.u64 %rd5, [%rd4];
ld.global.u64 %rd437, [%rd4+8];
mov.u64 %rd468, %rd5;

BB48_5:
mov.u64 %rd444, %rd468;
mov.u64 %rd456, %rd444;
add.s32 %r50, %r94, 256;
mov.u64 %rd436, %rd210;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd467, %rd210;
@%p18 bra BB48_7;

ld.global.u64 %rd467, [%rd4+4096];
ld.global.u64 %rd436, [%rd4+4104];

BB48_7:
mov.u64 %rd457, %rd467;
add.s32 %r51, %r94, 512;
mov.u64 %rd435, %rd210;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd466, %rd210;
@%p19 bra BB48_9;

ld.global.u64 %rd466, [%rd4+8192];
ld.global.u64 %rd435, [%rd4+8200];

BB48_9:
mov.u64 %rd458, %rd466;
add.s32 %r52, %r94, 768;
mov.u64 %rd434, %rd210;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd465, %rd210;
@%p20 bra BB48_11;

ld.global.u64 %rd465, [%rd4+12288];
ld.global.u64 %rd434, [%rd4+12296];

BB48_11:
mov.u64 %rd459, %rd465;
add.s32 %r53, %r94, 1024;
mov.u64 %rd433, %rd210;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd464, %rd210;
@%p21 bra BB48_13;

ld.global.u64 %rd464, [%rd4+16384];
ld.global.u64 %rd433, [%rd4+16392];

BB48_13:
mov.u64 %rd460, %rd464;
add.s32 %r54, %r94, 1280;
mov.u64 %rd432, %rd210;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd463, %rd210;
@%p22 bra BB48_15;

ld.global.u64 %rd463, [%rd4+20480];
ld.global.u64 %rd432, [%rd4+20488];

BB48_15:
mov.u64 %rd461, %rd463;
add.s32 %r55, %r94, 1536;
mov.u64 %rd431, %rd210;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd462, %rd210;
@%p23 bra BB48_18;

ld.global.u64 %rd462, [%rd4+24576];
ld.global.u64 %rd431, [%rd4+24584];

BB48_18:
add.s64 %rd224, %rd205, %rd3;
shl.b64 %rd225, %rd224, 4;
add.s64 %rd59, %rd2, %rd225;
@%p16 bra BB48_32;
bra.uni BB48_19;

BB48_32:
st.global.u64 [%rd59], %rd456;
st.global.u64 [%rd59+8], %rd437;
st.global.u64 [%rd59+4096], %rd457;
st.global.u64 [%rd59+4104], %rd436;
st.global.u64 [%rd59+8192], %rd458;
st.global.u64 [%rd59+8200], %rd435;
st.global.u64 [%rd59+12288], %rd459;
st.global.u64 [%rd59+12296], %rd434;
st.global.u64 [%rd59+16384], %rd460;
st.global.u64 [%rd59+16392], %rd433;
st.global.u64 [%rd59+20480], %rd461;
st.global.u64 [%rd59+20488], %rd432;
bra.uni BB48_33;

BB48_19:
setp.ge.u32	%p25, %r94, %r14;
@%p25 bra BB48_21;

st.global.u64 [%rd59], %rd456;
st.global.u64 [%rd59+8], %rd437;

BB48_21:
add.s32 %r59, %r94, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB48_23;

st.global.u64 [%rd59+4096], %rd457;
st.global.u64 [%rd59+4104], %rd436;

BB48_23:
add.s32 %r61, %r94, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB48_25;

st.global.u64 [%rd59+8192], %rd458;
st.global.u64 [%rd59+8200], %rd435;

BB48_25:
add.s32 %r63, %r94, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB48_27;

st.global.u64 [%rd59+12288], %rd459;
st.global.u64 [%rd59+12296], %rd434;

BB48_27:
add.s32 %r65, %r94, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB48_29;

st.global.u64 [%rd59+16384], %rd460;
st.global.u64 [%rd59+16392], %rd433;

BB48_29:
add.s32 %r67, %r94, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB48_31;

st.global.u64 [%rd59+20480], %rd461;
st.global.u64 [%rd59+20488], %rd432;

BB48_31:
add.s32 %r69, %r94, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB48_34;

BB48_33:
st.global.u64 [%rd59+24576], %rd462;
st.global.u64 [%rd59+24584], %rd431;

BB48_34:
cvt.u64.u32	%rd226, %r7;
cvt.u64.u32	%rd60, %r14;
add.s64 %rd61, %rd60, %rd3;
add.s64 %rd228, %rd205, %rd226;
shl.b64 %rd229, %rd228, 4;
add.s64 %rd62, %rd1, %rd229;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB48_49;
bra.uni BB48_35;

BB48_49:
ld.global.u64 %rd494, [%rd62];
ld.global.u64 %rd475, [%rd62+8];
ld.global.u64 %rd495, [%rd62+4096];
ld.global.u64 %rd474, [%rd62+4104];
ld.global.u64 %rd496, [%rd62+8192];
ld.global.u64 %rd473, [%rd62+8200];
ld.global.u64 %rd497, [%rd62+12288];
ld.global.u64 %rd472, [%rd62+12296];
ld.global.u64 %rd498, [%rd62+16384];
ld.global.u64 %rd471, [%rd62+16392];
ld.global.u64 %rd499, [%rd62+20480];
ld.global.u64 %rd470, [%rd62+20488];
ld.global.u64 %rd500, [%rd62+24576];
ld.global.u64 %rd469, [%rd62+24584];
bra.uni BB48_50;

BB48_35:
mov.u64 %rd231, 0;
mov.u64 %rd475, %rd231;
setp.ge.u32	%p33, %r94, %r13;
mov.u64 %rd506, %rd231;
@%p33 bra BB48_37;

ld.global.u64 %rd63, [%rd62];
ld.global.u64 %rd475, [%rd62+8];
mov.u64 %rd506, %rd63;

BB48_37:
mov.u64 %rd482, %rd506;
mov.u64 %rd494, %rd482;
add.s32 %r70, %r94, 256;
mov.u64 %rd474, %rd231;
setp.ge.u32	%p34, %r70, %r13;
mov.u64 %rd505, %rd231;
@%p34 bra BB48_39;

ld.global.u64 %rd505, [%rd62+4096];
ld.global.u64 %rd474, [%rd62+4104];

BB48_39:
mov.u64 %rd495, %rd505;
add.s32 %r71, %r94, 512;
mov.u64 %rd473, %rd231;
setp.ge.u32	%p35, %r71, %r13;
mov.u64 %rd504, %rd231;
@%p35 bra BB48_41;

ld.global.u64 %rd504, [%rd62+8192];
ld.global.u64 %rd473, [%rd62+8200];

BB48_41:
mov.u64 %rd496, %rd504;
add.s32 %r72, %r94, 768;
mov.u64 %rd472, %rd231;
setp.ge.u32	%p36, %r72, %r13;
mov.u64 %rd503, %rd231;
@%p36 bra BB48_43;

ld.global.u64 %rd503, [%rd62+12288];
ld.global.u64 %rd472, [%rd62+12296];

BB48_43:
mov.u64 %rd497, %rd503;
add.s32 %r73, %r94, 1024;
mov.u64 %rd471, %rd231;
setp.ge.u32	%p37, %r73, %r13;
mov.u64 %rd502, %rd231;
@%p37 bra BB48_45;

ld.global.u64 %rd502, [%rd62+16384];
ld.global.u64 %rd471, [%rd62+16392];

BB48_45:
mov.u64 %rd498, %rd502;
add.s32 %r74, %r94, 1280;
mov.u64 %rd470, %rd231;
setp.ge.u32	%p38, %r74, %r13;
mov.u64 %rd501, %rd231;
@%p38 bra BB48_47;

ld.global.u64 %rd501, [%rd62+20480];
ld.global.u64 %rd470, [%rd62+20488];

BB48_47:
mov.u64 %rd499, %rd501;
add.s32 %r75, %r94, 1536;
mov.u64 %rd469, %rd231;
setp.ge.u32	%p39, %r75, %r13;
mov.u64 %rd500, %rd231;
@%p39 bra BB48_50;

ld.global.u64 %rd500, [%rd62+24576];
ld.global.u64 %rd469, [%rd62+24584];

BB48_50:
add.s64 %rd245, %rd205, %rd61;
shl.b64 %rd246, %rd245, 4;
add.s64 %rd117, %rd2, %rd246;
@%p32 bra BB48_64;
bra.uni BB48_51;

BB48_64:
st.global.u64 [%rd117], %rd494;
st.global.u64 [%rd117+8], %rd475;
st.global.u64 [%rd117+4096], %rd495;
st.global.u64 [%rd117+4104], %rd474;
st.global.u64 [%rd117+8192], %rd496;
st.global.u64 [%rd117+8200], %rd473;
st.global.u64 [%rd117+12288], %rd497;
st.global.u64 [%rd117+12296], %rd472;
st.global.u64 [%rd117+16384], %rd498;
st.global.u64 [%rd117+16392], %rd471;
st.global.u64 [%rd117+20480], %rd499;
st.global.u64 [%rd117+20488], %rd470;
bra.uni BB48_65;

BB48_51:
setp.ge.u32	%p41, %r94, %r13;
@%p41 bra BB48_53;

st.global.u64 [%rd117], %rd494;
st.global.u64 [%rd117+8], %rd475;

BB48_53:
add.s32 %r76, %r94, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB48_55;

st.global.u64 [%rd117+4096], %rd495;
st.global.u64 [%rd117+4104], %rd474;

BB48_55:
add.s32 %r77, %r94, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB48_57;

st.global.u64 [%rd117+8192], %rd496;
st.global.u64 [%rd117+8200], %rd473;

BB48_57:
add.s32 %r78, %r94, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB48_59;

st.global.u64 [%rd117+12288], %rd497;
st.global.u64 [%rd117+12296], %rd472;

BB48_59:
add.s32 %r79, %r94, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB48_61;

st.global.u64 [%rd117+16384], %rd498;
st.global.u64 [%rd117+16392], %rd471;

BB48_61:
add.s32 %r80, %r94, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB48_63;

st.global.u64 [%rd117+20480], %rd499;
st.global.u64 [%rd117+20488], %rd470;

BB48_63:
add.s32 %r81, %r94, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB48_66;

BB48_65:
st.global.u64 [%rd117+24576], %rd500;
st.global.u64 [%rd117+24584], %rd469;

BB48_66:
bar.sync 0;
mul.lo.s32 %r19, %r94, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r82, %r21, %r13;
selp.b32	%r93, 0, %r82, %p48;
min.u32 %r92, %r14, %r21;
setp.ge.u32	%p49, %r93, %r92;
@%p49 bra BB48_69;

add.s32 %r24, %r21, -1;

BB48_68:
add.s32 %r83, %r92, %r93;
shr.u32 %r84, %r83, 1;
sub.s32 %r85, %r24, %r84;
cvt.u64.u32	%rd247, %r85;
add.s64 %rd248, %rd247, %rd61;
cvt.u64.u32	%rd249, %r84;
add.s64 %rd250, %rd249, %rd3;
shl.b64 %rd251, %rd248, 4;
add.s64 %rd252, %rd2, %rd251;
shl.b64 %rd253, %rd250, 4;
add.s64 %rd254, %rd2, %rd253;
ld.global.u64 %rd255, [%rd254];
ld.global.u64 %rd256, [%rd252];
setp.lt.s64	%p50, %rd256, %rd255;
add.s32 %r86, %r84, 1;
selp.b32	%r93, %r93, %r86, %p50;
selp.b32	%r92, %r84, %r92, %p50;
setp.lt.u32	%p51, %r93, %r92;
@%p51 bra BB48_68;

BB48_69:
cvt.u64.u32	%rd258, %r93;
add.s64 %rd118, %rd258, %rd3;
shl.b64 %rd259, %rd118, 4;
add.s64 %rd119, %rd2, %rd259;
shl.b64 %rd260, %rd61, 4;
add.s64 %rd120, %rd2, %rd260;
sub.s32 %r87, %r21, %r93;
cvt.u64.u32	%rd261, %r87;
add.s64 %rd121, %rd61, %rd261;
shl.b64 %rd262, %rd121, 4;
add.s64 %rd122, %rd2, %rd262;
cvt.u64.u32	%rd263, %r13;
add.s64 %rd264, %rd263, %rd3;
add.s64 %rd265, %rd264, %rd60;
shl.b64 %rd266, %rd265, 4;
add.s64 %rd123, %rd2, %rd266;
add.u64 %rd267, %SP, 0;
cvta.to.local.u64 %rd124, %rd267;
mov.u64 %rd507, 0;
mov.pred %p52, 0;
@%p52 bra BB48_71;

BB48_70:
add.s64 %rd268, %rd124, %rd507;
mov.u16 %rs2, 0;
st.local.u8 [%rd268], %rs2;
add.s64 %rd507, %rd507, 1;
setp.lt.u64	%p53, %rd507, 16;
@%p53 bra BB48_70;

BB48_71:
ld.global.u64 %rd270, [%rd119];
ld.global.u64 %rd271, [%rd119+8];
st.local.u64 [%rd124+8], %rd271;
st.local.u64 [%rd124], %rd270;
add.u64 %rd274, %SP, 16;
cvta.to.local.u64 %rd127, %rd274;
mov.u64 %rd508, 0;
@%p52 bra BB48_73;

BB48_72:
add.s64 %rd275, %rd127, %rd508;
mov.u16 %rs3, 0;
st.local.u8 [%rd275], %rs3;
add.s64 %rd508, %rd508, 1;
setp.lt.u64	%p55, %rd508, 16;
@%p55 bra BB48_72;

BB48_73:
ld.global.u64 %rd276, [%rd122];
ld.global.u64 %rd277, [%rd122+8];
st.local.u64 [%rd127+8], %rd277;
st.local.u64 [%rd127], %rd276;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd122, %rd123;
@%p57 bra BB48_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd119, %rd120;
@%p59 bra BB48_76;

ld.local.u64 %rd284, [%rd124];
ld.local.u64 %rd285, [%rd127];
setp.ge.s64	%p86, %rd285, %rd284;

BB48_76:
selp.b64	%rd290, %rd124, %rd127, %p86;
ld.local.u64 %rd130, [%rd290];
ld.local.u64 %rd131, [%rd290+8];
@%p86 bra BB48_78;
bra.uni BB48_77;

BB48_78:
add.s64 %rd298, %rd259, %rd2;
add.s64 %rd134, %rd298, 16;
mov.u64 %rd553, %rd134;
ld.global.u64 %rd299, [%rd119+16];
st.local.u64 [%rd124], %rd299;
ld.global.u64 %rd302, [%rd119+24];
st.local.u64 [%rd124+8], %rd302;
mov.u64 %rd530, %rd122;
mov.u64 %rd531, %rd122;
mov.u64 %rd554, %rd134;
bra.uni BB48_79;

BB48_77:
add.s64 %rd292, %rd262, %rd2;
add.s64 %rd132, %rd292, 16;
mov.u64 %rd530, %rd132;
ld.global.u64 %rd293, [%rd122+16];
st.local.u64 [%rd127], %rd293;
ld.global.u64 %rd296, [%rd122+24];
st.local.u64 [%rd127+8], %rd296;
mov.u64 %rd531, %rd132;
mov.u64 %rd553, %rd119;
mov.u64 %rd554, %rd119;

BB48_79:
mov.u64 %rd139, %rd553;
mov.u64 %rd552, %rd554;
mov.u64 %rd137, %rd530;
mov.u64 %rd529, %rd531;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd529, %rd123;
@%p61 bra BB48_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd552, %rd120;
@%p63 bra BB48_82;

ld.local.u64 %rd307, [%rd124];
ld.local.u64 %rd308, [%rd127];
setp.ge.s64	%p87, %rd308, %rd307;

BB48_82:
selp.b64	%rd313, %rd124, %rd127, %p87;
ld.local.u64 %rd140, [%rd313];
ld.local.u64 %rd141, [%rd313+8];
@%p87 bra BB48_84;
bra.uni BB48_83;

BB48_84:
add.s64 %rd552, %rd552, 16;
add.s64 %rd145, %rd139, 16;
ld.global.u64 %rd318, [%rd139+16];
st.local.u64 [%rd124], %rd318;
ld.global.u64 %rd321, [%rd139+24];
st.local.u64 [%rd124+8], %rd321;
mov.u64 %rd528, %rd137;
mov.u64 %rd551, %rd145;
bra.uni BB48_85;

BB48_83:
add.s64 %rd529, %rd529, 16;
add.s64 %rd143, %rd137, 16;
ld.global.u64 %rd314, [%rd137+16];
st.local.u64 [%rd127], %rd314;
ld.global.u64 %rd317, [%rd137+24];
st.local.u64 [%rd127+8], %rd317;
mov.u64 %rd528, %rd143;
mov.u64 %rd551, %rd139;

BB48_85:
mov.u64 %rd149, %rd551;
mov.u64 %rd550, %rd552;
mov.u64 %rd147, %rd528;
mov.u64 %rd527, %rd529;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd527, %rd123;
@%p65 bra BB48_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd550, %rd120;
@%p67 bra BB48_88;

ld.local.u64 %rd326, [%rd124];
ld.local.u64 %rd327, [%rd127];
setp.ge.s64	%p88, %rd327, %rd326;

BB48_88:
selp.b64	%rd332, %rd124, %rd127, %p88;
ld.local.u64 %rd150, [%rd332];
ld.local.u64 %rd151, [%rd332+8];
@%p88 bra BB48_90;
bra.uni BB48_89;

BB48_90:
add.s64 %rd550, %rd550, 16;
add.s64 %rd155, %rd149, 16;
ld.global.u64 %rd337, [%rd149+16];
st.local.u64 [%rd124], %rd337;
ld.global.u64 %rd340, [%rd149+24];
st.local.u64 [%rd124+8], %rd340;
mov.u64 %rd526, %rd147;
mov.u64 %rd549, %rd155;
bra.uni BB48_91;

BB48_89:
add.s64 %rd527, %rd527, 16;
add.s64 %rd153, %rd147, 16;
ld.global.u64 %rd333, [%rd147+16];
st.local.u64 [%rd127], %rd333;
ld.global.u64 %rd336, [%rd147+24];
st.local.u64 [%rd127+8], %rd336;
mov.u64 %rd526, %rd153;
mov.u64 %rd549, %rd149;

BB48_91:
mov.u64 %rd159, %rd549;
mov.u64 %rd548, %rd550;
mov.u64 %rd157, %rd526;
mov.u64 %rd525, %rd527;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd525, %rd123;
@%p69 bra BB48_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd548, %rd120;
@%p71 bra BB48_94;

ld.local.u64 %rd345, [%rd124];
ld.local.u64 %rd346, [%rd127];
setp.ge.s64	%p89, %rd346, %rd345;

BB48_94:
selp.b64	%rd351, %rd124, %rd127, %p89;
ld.local.u64 %rd160, [%rd351];
ld.local.u64 %rd161, [%rd351+8];
@%p89 bra BB48_96;
bra.uni BB48_95;

BB48_96:
add.s64 %rd548, %rd548, 16;
add.s64 %rd165, %rd159, 16;
ld.global.u64 %rd356, [%rd159+16];
st.local.u64 [%rd124], %rd356;
ld.global.u64 %rd359, [%rd159+24];
st.local.u64 [%rd124+8], %rd359;
mov.u64 %rd524, %rd157;
mov.u64 %rd547, %rd165;
bra.uni BB48_97;

BB48_95:
add.s64 %rd525, %rd525, 16;
add.s64 %rd163, %rd157, 16;
ld.global.u64 %rd352, [%rd157+16];
st.local.u64 [%rd127], %rd352;
ld.global.u64 %rd355, [%rd157+24];
st.local.u64 [%rd127+8], %rd355;
mov.u64 %rd524, %rd163;
mov.u64 %rd547, %rd159;

BB48_97:
mov.u64 %rd169, %rd547;
mov.u64 %rd546, %rd548;
mov.u64 %rd167, %rd524;
mov.u64 %rd523, %rd525;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd523, %rd123;
@%p73 bra BB48_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd546, %rd120;
@%p75 bra BB48_100;

ld.local.u64 %rd364, [%rd124];
ld.local.u64 %rd365, [%rd127];
setp.ge.s64	%p90, %rd365, %rd364;

BB48_100:
selp.b64	%rd370, %rd124, %rd127, %p90;
ld.local.u64 %rd170, [%rd370];
ld.local.u64 %rd171, [%rd370+8];
@%p90 bra BB48_102;
bra.uni BB48_101;

BB48_102:
add.s64 %rd546, %rd546, 16;
add.s64 %rd175, %rd169, 16;
ld.global.u64 %rd375, [%rd169+16];
st.local.u64 [%rd124], %rd375;
ld.global.u64 %rd378, [%rd169+24];
st.local.u64 [%rd124+8], %rd378;
mov.u64 %rd522, %rd167;
mov.u64 %rd545, %rd175;
bra.uni BB48_103;

BB48_101:
add.s64 %rd523, %rd523, 16;
add.s64 %rd173, %rd167, 16;
ld.global.u64 %rd371, [%rd167+16];
st.local.u64 [%rd127], %rd371;
ld.global.u64 %rd374, [%rd167+24];
st.local.u64 [%rd127+8], %rd374;
mov.u64 %rd522, %rd173;
mov.u64 %rd545, %rd169;

BB48_103:
mov.u64 %rd179, %rd545;
mov.u64 %rd544, %rd546;
mov.u64 %rd177, %rd522;
mov.u64 %rd521, %rd523;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd521, %rd123;
@%p77 bra BB48_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd544, %rd120;
@%p79 bra BB48_106;

ld.local.u64 %rd383, [%rd124];
ld.local.u64 %rd384, [%rd127];
setp.ge.s64	%p91, %rd384, %rd383;

BB48_106:
selp.b64	%rd389, %rd124, %rd127, %p91;
ld.local.u64 %rd180, [%rd389];
ld.local.u64 %rd181, [%rd389+8];
@%p91 bra BB48_108;
bra.uni BB48_107;

BB48_108:
add.s64 %rd544, %rd544, 16;
add.s64 %rd185, %rd179, 16;
ld.global.u64 %rd394, [%rd179+16];
st.local.u64 [%rd124], %rd394;
ld.global.u64 %rd397, [%rd179+24];
st.local.u64 [%rd124+8], %rd397;
mov.u64 %rd520, %rd177;
mov.u64 %rd543, %rd185;
bra.uni BB48_109;

BB48_107:
add.s64 %rd521, %rd521, 16;
add.s64 %rd183, %rd177, 16;
ld.global.u64 %rd390, [%rd177+16];
st.local.u64 [%rd127], %rd390;
ld.global.u64 %rd393, [%rd177+24];
st.local.u64 [%rd127+8], %rd393;
mov.u64 %rd520, %rd183;
mov.u64 %rd543, %rd179;

BB48_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd521, %rd123;
mov.pred %p92, %p80;
@%p81 bra BB48_112;

setp.ge.u64	%p83, %rd544, %rd120;
mov.pred %p92, %p52;
@%p83 bra BB48_112;

ld.local.u64 %rd402, [%rd124];
ld.local.u64 %rd403, [%rd127];
setp.ge.s64	%p92, %rd403, %rd402;

BB48_112:
selp.b64	%rd408, %rd124, %rd127, %p92;
ld.local.u64 %rd190, [%rd408];
ld.local.u64 %rd191, [%rd408+8];
@%p92 bra BB48_114;
bra.uni BB48_113;

BB48_114:
ld.global.u64 %rd413, [%rd543+16];
st.local.u64 [%rd124], %rd413;
ld.global.u64 %rd416, [%rd543+24];
st.local.u64 [%rd124+8], %rd416;
bra.uni BB48_115;

BB48_113:
ld.global.u64 %rd409, [%rd520+16];
st.local.u64 [%rd127], %rd409;
ld.global.u64 %rd412, [%rd520+24];
st.local.u64 [%rd127+8], %rd412;

BB48_115:
cvta.to.global.u64 %rd192, %rd197;
cvta.to.global.u64 %rd193, %rd198;
bar.sync 0;
cvt.u64.u32	%rd417, %r19;
add.s64 %rd418, %rd417, %rd3;
shl.b64 %rd419, %rd418, 4;
add.s64 %rd420, %rd2, %rd419;
st.global.u64 [%rd420], %rd130;
st.global.u64 [%rd420+8], %rd131;
st.global.u64 [%rd420+16], %rd140;
st.global.u64 [%rd420+24], %rd141;
st.global.u64 [%rd420+32], %rd150;
st.global.u64 [%rd420+40], %rd151;
st.global.u64 [%rd420+48], %rd160;
st.global.u64 [%rd420+56], %rd161;
st.global.u64 [%rd420+64], %rd170;
st.global.u64 [%rd420+72], %rd171;
st.global.u64 [%rd420+80], %rd180;
st.global.u64 [%rd420+88], %rd181;
st.global.u64 [%rd420+96], %rd190;
st.global.u64 [%rd420+104], %rd191;
bar.sync 0;
mul.lo.s32 %r89, %r34, 1792;
cvt.u64.u32	%rd194, %r89;
setp.ge.u32	%p84, %r94, %r20;
@%p84 bra BB48_117;

BB48_116:
cvt.u64.u32	%rd421, %r94;
add.s64 %rd422, %rd421, %rd194;
shl.b64 %rd423, %rd422, 3;
add.s64 %rd424, %rd192, %rd423;
add.s64 %rd425, %rd193, %rd423;
add.s64 %rd426, %rd421, %rd3;
shl.b64 %rd427, %rd426, 4;
add.s64 %rd428, %rd2, %rd427;
ld.global.u64 %rd429, [%rd428];
st.global.u64 [%rd424], %rd429;
ld.global.u64 %rd430, [%rd428+8];
st.global.u64 [%rd425], %rd430;
add.s32 %r94, %r94, 256;
setp.lt.u32	%p85, %r94, %r20;
@%p85 bra BB48_116;

BB48_117:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot49[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<104>;
.reg .b64 %rd<556>;


mov.u64 %rd555, __local_depot49;
cvta.local.u64 %SP, %rd555;
ld.param.u64 %rd190, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+40];
ld.param.u64 %rd189, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
ld.param.u32 %r31, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd188, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
ld.param.u64 %rd187, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+52];
mov.u16 %rs8, %rs12;
mov.u16 %rs7, %rs11;
mov.u16 %rs6, %rs10;
mov.u16 %rs5, %rs9;
ld.param.v4.u8 {%rs13, %rs14, %rs15, %rs16}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+48];
mov.u16 %rs4, %rs16;
mov.u16 %rs3, %rs15;
mov.u16 %rs2, %rs14;
mov.u16 %rs1, %rs13;
cvta.to.global.u64 %rd1, %rd187;
cvta.to.global.u64 %rd191, %rd188;
mov.u32 %r33, %ctaid.x;
mul.wide.u32 %rd192, %r33, 4;
add.s64 %rd193, %rd191, %rd192;
neg.s32 %r34, %r31;
and.b32 %r1, %r33, %r34;
shr.s32 %r2, %r31, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd193];
ld.global.u32 %r35, [%rd193+4];
add.s32 %r36, %r3, %r35;
min.s32 %r100, %r36, %r5;
add.s32 %r37, %r33, %r2;
mul.lo.s32 %r38, %r37, 1792;
sub.s32 %r39, %r38, %r4;
min.s32 %r7, %r39, %r5;
add.s32 %r40, %r38, 1792;
sub.s32 %r41, %r40, %r35;
min.s32 %r99, %r41, %r5;
add.s32 %r42, %r31, -1;
and.b32 %r43, %r33, %r42;
setp.ne.s32	%p15, %r42, %r43;
@%p15 bra BB49_2;

add.s32 %r44, %r1, %r2;
mul.lo.s32 %r45, %r44, 1792;
min.s32 %r100, %r45, %r5;
mad.lo.s32 %r46, %r2, 2, %r1;
mul.lo.s32 %r47, %r46, 1792;
min.s32 %r99, %r47, %r5;

BB49_2:
add.s32 %r48, %r3, %r4;
sub.s32 %r13, %r99, %r7;
sub.s32 %r14, %r100, %r48;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r103, %tid.x;
cvt.u64.u32	%rd194, %r103;
cvt.u64.u32	%rd195, %r48;
add.s64 %rd196, %rd194, %rd195;
shl.b64 %rd197, %rd196, 4;
add.s64 %rd2, %rd1, %rd197;
@%p16 bra BB49_17;
bra.uni BB49_3;

BB49_17:
ld.global.u64 %rd460, [%rd2];
ld.global.u64 %rd441, [%rd2+8];
ld.global.u64 %rd461, [%rd2+4096];
ld.global.u64 %rd440, [%rd2+4104];
ld.global.u64 %rd462, [%rd2+8192];
ld.global.u64 %rd439, [%rd2+8200];
ld.global.u64 %rd463, [%rd2+12288];
ld.global.u64 %rd438, [%rd2+12296];
ld.global.u64 %rd464, [%rd2+16384];
ld.global.u64 %rd437, [%rd2+16392];
ld.global.u64 %rd465, [%rd2+20480];
ld.global.u64 %rd436, [%rd2+20488];
ld.global.u64 %rd466, [%rd2+24576];
ld.global.u64 %rd435, [%rd2+24584];
bra.uni BB49_18;

BB49_3:
mov.u64 %rd199, 0;
mov.u64 %rd441, %rd199;
setp.ge.u32	%p17, %r103, %r14;
mov.u64 %rd472, %rd199;
@%p17 bra BB49_5;

ld.global.u64 %rd3, [%rd2];
ld.global.u64 %rd441, [%rd2+8];
mov.u64 %rd472, %rd3;

BB49_5:
mov.u64 %rd448, %rd472;
mov.u64 %rd460, %rd448;
add.s32 %r49, %r103, 256;
mov.u64 %rd440, %rd199;
setp.ge.u32	%p18, %r49, %r14;
mov.u64 %rd471, %rd199;
@%p18 bra BB49_7;

ld.global.u64 %rd471, [%rd2+4096];
ld.global.u64 %rd440, [%rd2+4104];

BB49_7:
mov.u64 %rd461, %rd471;
add.s32 %r50, %r103, 512;
mov.u64 %rd439, %rd199;
setp.ge.u32	%p19, %r50, %r14;
mov.u64 %rd470, %rd199;
@%p19 bra BB49_9;

ld.global.u64 %rd470, [%rd2+8192];
ld.global.u64 %rd439, [%rd2+8200];

BB49_9:
mov.u64 %rd462, %rd470;
add.s32 %r51, %r103, 768;
mov.u64 %rd438, %rd199;
setp.ge.u32	%p20, %r51, %r14;
mov.u64 %rd469, %rd199;
@%p20 bra BB49_11;

ld.global.u64 %rd469, [%rd2+12288];
ld.global.u64 %rd438, [%rd2+12296];

BB49_11:
mov.u64 %rd463, %rd469;
add.s32 %r52, %r103, 1024;
mov.u64 %rd437, %rd199;
setp.ge.u32	%p21, %r52, %r14;
mov.u64 %rd468, %rd199;
@%p21 bra BB49_13;

ld.global.u64 %rd468, [%rd2+16384];
ld.global.u64 %rd437, [%rd2+16392];

BB49_13:
mov.u64 %rd464, %rd468;
add.s32 %r53, %r103, 1280;
mov.u64 %rd436, %rd199;
setp.ge.u32	%p22, %r53, %r14;
mov.u64 %rd467, %rd199;
@%p22 bra BB49_15;

ld.global.u64 %rd467, [%rd2+20480];
ld.global.u64 %rd436, [%rd2+20488];

BB49_15:
mov.u64 %rd465, %rd467;
add.s32 %r54, %r103, 1536;
mov.u64 %rd435, %rd199;
setp.ge.u32	%p23, %r54, %r14;
mov.u64 %rd466, %rd199;
@%p23 bra BB49_18;

ld.global.u64 %rd466, [%rd2+24576];
ld.global.u64 %rd435, [%rd2+24584];

BB49_18:
@%p16 bra BB49_33;
bra.uni BB49_19;

BB49_33:
mov.u32 %r75, %tid.x;
mul.wide.u32 %rd233, %r75, 16;
mov.u64 %rd234, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd235, %rd234, %rd233;
st.shared.u64 [%rd235], %rd460;
st.shared.u64 [%rd235+8], %rd441;
st.shared.u64 [%rd235+4096], %rd461;
st.shared.u64 [%rd235+4104], %rd440;
st.shared.u64 [%rd235+8192], %rd462;
st.shared.u64 [%rd235+8200], %rd439;
st.shared.u64 [%rd235+12288], %rd463;
st.shared.u64 [%rd235+12296], %rd438;
st.shared.u64 [%rd235+16384], %rd464;
st.shared.u64 [%rd235+16392], %rd437;
st.shared.u64 [%rd235+20480], %rd465;
st.shared.u64 [%rd235+20488], %rd436;
st.shared.u64 [%rd235+24576], %rd466;
st.shared.u64 [%rd235+24584], %rd435;
bra.uni BB49_34;

BB49_19:
setp.ge.u32	%p25, %r103, %r14;
@%p25 bra BB49_21;

mul.wide.u32 %rd212, %r103, 16;
mov.u64 %rd213, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd214, %rd213, %rd212;
st.shared.u64 [%rd214], %rd460;
st.shared.u64 [%rd214+8], %rd441;

BB49_21:
add.s32 %r58, %r103, 256;
setp.ge.u32	%p26, %r58, %r14;
@%p26 bra BB49_23;

mul.wide.u32 %rd215, %r103, 16;
mov.u64 %rd216, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd217, %rd216, %rd215;
st.shared.u64 [%rd217+4096], %rd461;
st.shared.u64 [%rd217+4104], %rd440;

BB49_23:
add.s32 %r61, %r103, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB49_25;

mul.wide.u32 %rd218, %r103, 16;
mov.u64 %rd219, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd220, %rd219, %rd218;
st.shared.u64 [%rd220+8192], %rd462;
st.shared.u64 [%rd220+8200], %rd439;

BB49_25:
add.s32 %r64, %r103, 768;
setp.ge.u32	%p28, %r64, %r14;
@%p28 bra BB49_27;

mul.wide.u32 %rd221, %r103, 16;
mov.u64 %rd222, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd223, %rd222, %rd221;
st.shared.u64 [%rd223+12288], %rd463;
st.shared.u64 [%rd223+12296], %rd438;

BB49_27:
add.s32 %r67, %r103, 1024;
setp.ge.u32	%p29, %r67, %r14;
@%p29 bra BB49_29;

mul.wide.u32 %rd224, %r103, 16;
mov.u64 %rd225, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd226, %rd225, %rd224;
st.shared.u64 [%rd226+16384], %rd464;
st.shared.u64 [%rd226+16392], %rd437;

BB49_29:
add.s32 %r70, %r103, 1280;
setp.ge.u32	%p30, %r70, %r14;
@%p30 bra BB49_31;

mul.wide.u32 %rd227, %r103, 16;
mov.u64 %rd228, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd229, %rd228, %rd227;
st.shared.u64 [%rd229+20480], %rd465;
st.shared.u64 [%rd229+20488], %rd436;

BB49_31:
add.s32 %r73, %r103, 1536;
setp.ge.u32	%p31, %r73, %r14;
@%p31 bra BB49_34;

mul.wide.u32 %rd230, %r103, 16;
mov.u64 %rd231, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd232, %rd231, %rd230;
st.shared.u64 [%rd232+24576], %rd466;
st.shared.u64 [%rd232+24584], %rd435;

BB49_34:
cvt.u64.u32	%rd236, %r7;
cvt.u64.u32	%rd57, %r14;
add.s64 %rd238, %rd194, %rd236;
shl.b64 %rd239, %rd238, 4;
add.s64 %rd58, %rd1, %rd239;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB49_49;
bra.uni BB49_35;

BB49_49:
ld.global.u64 %rd498, [%rd58];
ld.global.u64 %rd479, [%rd58+8];
ld.global.u64 %rd499, [%rd58+4096];
ld.global.u64 %rd478, [%rd58+4104];
ld.global.u64 %rd500, [%rd58+8192];
ld.global.u64 %rd477, [%rd58+8200];
ld.global.u64 %rd501, [%rd58+12288];
ld.global.u64 %rd476, [%rd58+12296];
ld.global.u64 %rd502, [%rd58+16384];
ld.global.u64 %rd475, [%rd58+16392];
ld.global.u64 %rd503, [%rd58+20480];
ld.global.u64 %rd474, [%rd58+20488];
ld.global.u64 %rd504, [%rd58+24576];
ld.global.u64 %rd473, [%rd58+24584];
bra.uni BB49_50;

BB49_35:
mov.u64 %rd241, 0;
mov.u64 %rd479, %rd241;
setp.ge.u32	%p33, %r103, %r13;
mov.u64 %rd510, %rd241;
@%p33 bra BB49_37;

ld.global.u64 %rd59, [%rd58];
ld.global.u64 %rd479, [%rd58+8];
mov.u64 %rd510, %rd59;

BB49_37:
mov.u64 %rd486, %rd510;
mov.u64 %rd498, %rd486;
add.s32 %r76, %r103, 256;
mov.u64 %rd478, %rd241;
setp.ge.u32	%p34, %r76, %r13;
mov.u64 %rd509, %rd241;
@%p34 bra BB49_39;

ld.global.u64 %rd509, [%rd58+4096];
ld.global.u64 %rd478, [%rd58+4104];

BB49_39:
mov.u64 %rd499, %rd509;
add.s32 %r77, %r103, 512;
mov.u64 %rd477, %rd241;
setp.ge.u32	%p35, %r77, %r13;
mov.u64 %rd508, %rd241;
@%p35 bra BB49_41;

ld.global.u64 %rd508, [%rd58+8192];
ld.global.u64 %rd477, [%rd58+8200];

BB49_41:
mov.u64 %rd500, %rd508;
add.s32 %r78, %r103, 768;
mov.u64 %rd476, %rd241;
setp.ge.u32	%p36, %r78, %r13;
mov.u64 %rd507, %rd241;
@%p36 bra BB49_43;

ld.global.u64 %rd507, [%rd58+12288];
ld.global.u64 %rd476, [%rd58+12296];

BB49_43:
mov.u64 %rd501, %rd507;
add.s32 %r79, %r103, 1024;
mov.u64 %rd475, %rd241;
setp.ge.u32	%p37, %r79, %r13;
mov.u64 %rd506, %rd241;
@%p37 bra BB49_45;

ld.global.u64 %rd506, [%rd58+16384];
ld.global.u64 %rd475, [%rd58+16392];

BB49_45:
mov.u64 %rd502, %rd506;
add.s32 %r80, %r103, 1280;
mov.u64 %rd474, %rd241;
setp.ge.u32	%p38, %r80, %r13;
mov.u64 %rd505, %rd241;
@%p38 bra BB49_47;

ld.global.u64 %rd505, [%rd58+20480];
ld.global.u64 %rd474, [%rd58+20488];

BB49_47:
mov.u64 %rd503, %rd505;
add.s32 %r81, %r103, 1536;
mov.u64 %rd473, %rd241;
setp.ge.u32	%p39, %r81, %r13;
mov.u64 %rd504, %rd241;
@%p39 bra BB49_50;

ld.global.u64 %rd504, [%rd58+24576];
ld.global.u64 %rd473, [%rd58+24584];

BB49_50:
add.s64 %rd255, %rd194, %rd57;
shl.b64 %rd256, %rd255, 4;
mov.u64 %rd257, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd113, %rd257, %rd256;
@%p32 bra BB49_64;
bra.uni BB49_51;

BB49_64:
st.shared.u64 [%rd113], %rd498;
st.shared.u64 [%rd113+8], %rd479;
st.shared.u64 [%rd113+4096], %rd499;
st.shared.u64 [%rd113+4104], %rd478;
st.shared.u64 [%rd113+8192], %rd500;
st.shared.u64 [%rd113+8200], %rd477;
st.shared.u64 [%rd113+12288], %rd501;
st.shared.u64 [%rd113+12296], %rd476;
st.shared.u64 [%rd113+16384], %rd502;
st.shared.u64 [%rd113+16392], %rd475;
st.shared.u64 [%rd113+20480], %rd503;
st.shared.u64 [%rd113+20488], %rd474;
bra.uni BB49_65;

BB49_51:
setp.ge.u32	%p41, %r103, %r13;
@%p41 bra BB49_53;

st.shared.u64 [%rd113], %rd498;
st.shared.u64 [%rd113+8], %rd479;

BB49_53:
add.s32 %r82, %r103, 256;
setp.ge.u32	%p42, %r82, %r13;
@%p42 bra BB49_55;

st.shared.u64 [%rd113+4096], %rd499;
st.shared.u64 [%rd113+4104], %rd478;

BB49_55:
add.s32 %r83, %r103, 512;
setp.ge.u32	%p43, %r83, %r13;
@%p43 bra BB49_57;

st.shared.u64 [%rd113+8192], %rd500;
st.shared.u64 [%rd113+8200], %rd477;

BB49_57:
add.s32 %r84, %r103, 768;
setp.ge.u32	%p44, %r84, %r13;
@%p44 bra BB49_59;

st.shared.u64 [%rd113+12288], %rd501;
st.shared.u64 [%rd113+12296], %rd476;

BB49_59:
add.s32 %r85, %r103, 1024;
setp.ge.u32	%p45, %r85, %r13;
@%p45 bra BB49_61;

st.shared.u64 [%rd113+16384], %rd502;
st.shared.u64 [%rd113+16392], %rd475;

BB49_61:
add.s32 %r86, %r103, 1280;
setp.ge.u32	%p46, %r86, %r13;
@%p46 bra BB49_63;

st.shared.u64 [%rd113+20480], %rd503;
st.shared.u64 [%rd113+20488], %rd474;

BB49_63:
add.s32 %r87, %r103, 1536;
setp.ge.u32	%p47, %r87, %r13;
@%p47 bra BB49_66;

BB49_65:
st.shared.u64 [%rd113+24576], %rd504;
st.shared.u64 [%rd113+24584], %rd473;

BB49_66:
bar.sync 0;
mul.lo.s32 %r89, %r103, 7;
add.s32 %r18, %r14, %r13;
min.u32 %r19, %r89, %r18;
setp.lt.u32	%p48, %r19, %r13;
sub.s32 %r90, %r19, %r13;
selp.b32	%r102, 0, %r90, %p48;
min.u32 %r101, %r14, %r19;
setp.ge.u32	%p49, %r102, %r101;
@%p49 bra BB49_69;

add.s32 %r22, %r19, -1;

BB49_68:
add.s32 %r91, %r101, %r102;
shr.u32 %r92, %r91, 1;
sub.s32 %r93, %r22, %r92;
cvt.u64.u32	%rd258, %r93;
add.s64 %rd259, %rd258, %rd57;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd262, %rd257, %rd260;
mul.wide.u32 %rd263, %r92, 16;
add.s64 %rd264, %rd257, %rd263;
ld.shared.u64 %rd265, [%rd264];
ld.shared.u64 %rd266, [%rd262];
setp.lt.s64	%p50, %rd266, %rd265;
add.s32 %r94, %r92, 1;
selp.b32	%r102, %r102, %r94, %p50;
selp.b32	%r101, %r92, %r101, %p50;
setp.lt.u32	%p51, %r102, %r101;
@%p51 bra BB49_68;

BB49_69:
cvt.u64.u32	%rd114, %r102;
mul.wide.u32 %rd267, %r102, 16;
add.s64 %rd115, %rd257, %rd267;
shl.b64 %rd269, %rd57, 4;
add.s64 %rd116, %rd257, %rd269;
sub.s32 %r95, %r19, %r102;
cvt.u64.u32	%rd270, %r95;
add.s64 %rd117, %rd270, %rd57;
shl.b64 %rd271, %rd117, 4;
add.s64 %rd118, %rd257, %rd271;
cvt.u64.u32	%rd272, %r13;
add.s64 %rd273, %rd57, %rd272;
shl.b64 %rd274, %rd273, 4;
add.s64 %rd119, %rd257, %rd274;
ld.shared.u64 %rd275, [%rd115];
ld.shared.u64 %rd276, [%rd115+8];
add.u64 %rd277, %SP, 0;
cvta.to.local.u64 %rd278, %rd277;
st.local.u64 [%rd278+8], %rd276;
st.local.u64 [%rd278], %rd275;
ld.shared.u64 %rd279, [%rd118];
ld.shared.u64 %rd280, [%rd118+8];
add.u64 %rd281, %SP, 16;
cvta.to.local.u64 %rd282, %rd281;
st.local.u64 [%rd282+8], %rd280;
st.local.u64 [%rd282], %rd279;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd118, %rd119;
@%p53 bra BB49_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd115, %rd116;
@%p55 bra BB49_72;

ld.local.u64 %rd287, [%rd278];
ld.local.u64 %rd288, [%rd282];
setp.ge.s64	%p82, %rd288, %rd287;

BB49_72:
selp.b64	%rd293, %rd278, %rd282, %p82;
ld.local.u64 %rd120, [%rd293];
ld.local.u64 %rd121, [%rd293+8];
@%p82 bra BB49_74;
bra.uni BB49_73;

BB49_74:
mov.u64 %rd532, %rd118;
shl.b64 %rd301, %rd114, 4;
add.s64 %rd303, %rd301, %rd257;
add.s64 %rd126, %rd303, 16;
mov.u64 %rd554, %rd126;
ld.shared.u64 %rd304, [%rd115+16];
ld.shared.u64 %rd307, [%rd115+24];
st.local.u64 [%rd278], %rd304;
st.local.u64 [%rd278+8], %rd307;
mov.u64 %rd521, %rd118;
mov.u64 %rd543, %rd126;
bra.uni BB49_75;

BB49_73:
mov.u64 %rd554, %rd115;
add.s64 %rd296, %rd271, %rd257;
add.s64 %rd123, %rd296, 16;
mov.u64 %rd532, %rd123;
ld.shared.u64 %rd297, [%rd118+16];
ld.shared.u64 %rd300, [%rd118+24];
st.local.u64 [%rd282], %rd297;
st.local.u64 [%rd282+8], %rd300;
mov.u64 %rd521, %rd123;
mov.u64 %rd543, %rd115;

BB49_75:
mov.u64 %rd131, %rd554;
mov.u64 %rd542, %rd543;
mov.u64 %rd129, %rd532;
mov.u64 %rd520, %rd521;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd520, %rd119;
@%p57 bra BB49_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd542, %rd116;
@%p59 bra BB49_78;

ld.local.u64 %rd312, [%rd278];
ld.local.u64 %rd313, [%rd282];
setp.ge.s64	%p83, %rd313, %rd312;

BB49_78:
selp.b64	%rd318, %rd278, %rd282, %p83;
ld.local.u64 %rd132, [%rd318];
ld.local.u64 %rd133, [%rd318+8];
@%p83 bra BB49_80;
bra.uni BB49_79;

BB49_80:
add.s64 %rd542, %rd542, 16;
add.s64 %rd137, %rd131, 16;
ld.shared.u64 %rd323, [%rd131+16];
ld.shared.u64 %rd326, [%rd131+24];
st.local.u64 [%rd278], %rd323;
st.local.u64 [%rd278+8], %rd326;
mov.u64 %rd531, %rd129;
mov.u64 %rd553, %rd137;
bra.uni BB49_81;

BB49_79:
add.s64 %rd520, %rd520, 16;
add.s64 %rd135, %rd129, 16;
ld.shared.u64 %rd319, [%rd129+16];
ld.shared.u64 %rd322, [%rd129+24];
st.local.u64 [%rd282], %rd319;
st.local.u64 [%rd282+8], %rd322;
mov.u64 %rd531, %rd135;
mov.u64 %rd553, %rd131;

BB49_81:
mov.u64 %rd141, %rd553;
mov.u64 %rd541, %rd542;
mov.u64 %rd139, %rd531;
mov.u64 %rd519, %rd520;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd519, %rd119;
@%p61 bra BB49_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd541, %rd116;
@%p63 bra BB49_84;

ld.local.u64 %rd331, [%rd278];
ld.local.u64 %rd332, [%rd282];
setp.ge.s64	%p84, %rd332, %rd331;

BB49_84:
selp.b64	%rd337, %rd278, %rd282, %p84;
ld.local.u64 %rd142, [%rd337];
ld.local.u64 %rd143, [%rd337+8];
@%p84 bra BB49_86;
bra.uni BB49_85;

BB49_86:
add.s64 %rd541, %rd541, 16;
add.s64 %rd147, %rd141, 16;
ld.shared.u64 %rd342, [%rd141+16];
st.local.u64 [%rd278], %rd342;
ld.shared.u64 %rd345, [%rd141+24];
st.local.u64 [%rd278+8], %rd345;
mov.u64 %rd530, %rd139;
mov.u64 %rd552, %rd147;
bra.uni BB49_87;

BB49_85:
add.s64 %rd519, %rd519, 16;
add.s64 %rd145, %rd139, 16;
ld.shared.u64 %rd338, [%rd139+16];
st.local.u64 [%rd282], %rd338;
ld.shared.u64 %rd341, [%rd139+24];
st.local.u64 [%rd282+8], %rd341;
mov.u64 %rd530, %rd145;
mov.u64 %rd552, %rd141;

BB49_87:
mov.u64 %rd151, %rd552;
mov.u64 %rd540, %rd541;
mov.u64 %rd149, %rd530;
mov.u64 %rd518, %rd519;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd518, %rd119;
@%p65 bra BB49_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd540, %rd116;
@%p67 bra BB49_90;

ld.local.u64 %rd350, [%rd278];
ld.local.u64 %rd351, [%rd282];
setp.ge.s64	%p85, %rd351, %rd350;

BB49_90:
selp.b64	%rd356, %rd278, %rd282, %p85;
ld.local.u64 %rd152, [%rd356];
ld.local.u64 %rd153, [%rd356+8];
@%p85 bra BB49_92;
bra.uni BB49_91;

BB49_92:
add.s64 %rd540, %rd540, 16;
add.s64 %rd157, %rd151, 16;
ld.shared.u64 %rd361, [%rd151+16];
st.local.u64 [%rd278], %rd361;
ld.shared.u64 %rd364, [%rd151+24];
st.local.u64 [%rd278+8], %rd364;
mov.u64 %rd529, %rd149;
mov.u64 %rd551, %rd157;
bra.uni BB49_93;

BB49_91:
add.s64 %rd518, %rd518, 16;
add.s64 %rd155, %rd149, 16;
ld.shared.u64 %rd357, [%rd149+16];
st.local.u64 [%rd282], %rd357;
ld.shared.u64 %rd360, [%rd149+24];
st.local.u64 [%rd282+8], %rd360;
mov.u64 %rd529, %rd155;
mov.u64 %rd551, %rd151;

BB49_93:
mov.u64 %rd161, %rd551;
mov.u64 %rd539, %rd540;
mov.u64 %rd159, %rd529;
mov.u64 %rd517, %rd518;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd517, %rd119;
@%p69 bra BB49_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd539, %rd116;
@%p71 bra BB49_96;

ld.local.u64 %rd369, [%rd278];
ld.local.u64 %rd370, [%rd282];
setp.ge.s64	%p86, %rd370, %rd369;

BB49_96:
selp.b64	%rd375, %rd278, %rd282, %p86;
ld.local.u64 %rd162, [%rd375];
ld.local.u64 %rd163, [%rd375+8];
@%p86 bra BB49_98;
bra.uni BB49_97;

BB49_98:
add.s64 %rd539, %rd539, 16;
add.s64 %rd167, %rd161, 16;
ld.shared.u64 %rd380, [%rd161+16];
st.local.u64 [%rd278], %rd380;
ld.shared.u64 %rd383, [%rd161+24];
st.local.u64 [%rd278+8], %rd383;
mov.u64 %rd528, %rd159;
mov.u64 %rd550, %rd167;
bra.uni BB49_99;

BB49_97:
add.s64 %rd517, %rd517, 16;
add.s64 %rd165, %rd159, 16;
ld.shared.u64 %rd376, [%rd159+16];
st.local.u64 [%rd282], %rd376;
ld.shared.u64 %rd379, [%rd159+24];
st.local.u64 [%rd282+8], %rd379;
mov.u64 %rd528, %rd165;
mov.u64 %rd550, %rd161;

BB49_99:
mov.u64 %rd171, %rd550;
mov.u64 %rd538, %rd539;
mov.u64 %rd169, %rd528;
mov.u64 %rd516, %rd517;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd516, %rd119;
@%p73 bra BB49_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd538, %rd116;
@%p75 bra BB49_102;

ld.local.u64 %rd388, [%rd278];
ld.local.u64 %rd389, [%rd282];
setp.ge.s64	%p87, %rd389, %rd388;

BB49_102:
selp.b64	%rd394, %rd278, %rd282, %p87;
ld.local.u64 %rd172, [%rd394];
ld.local.u64 %rd173, [%rd394+8];
@%p87 bra BB49_104;
bra.uni BB49_103;

BB49_104:
add.s64 %rd538, %rd538, 16;
add.s64 %rd177, %rd171, 16;
ld.shared.u64 %rd399, [%rd171+16];
st.local.u64 [%rd278], %rd399;
ld.shared.u64 %rd402, [%rd171+24];
st.local.u64 [%rd278+8], %rd402;
mov.u64 %rd527, %rd169;
mov.u64 %rd549, %rd177;
bra.uni BB49_105;

BB49_103:
add.s64 %rd516, %rd516, 16;
add.s64 %rd175, %rd169, 16;
ld.shared.u64 %rd395, [%rd169+16];
st.local.u64 [%rd282], %rd395;
ld.shared.u64 %rd398, [%rd169+24];
st.local.u64 [%rd282+8], %rd398;
mov.u64 %rd527, %rd175;
mov.u64 %rd549, %rd171;

BB49_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd516, %rd119;
@%p77 bra BB49_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd538, %rd116;
@%p79 bra BB49_108;

ld.local.u64 %rd407, [%rd278];
ld.local.u64 %rd408, [%rd282];
setp.ge.s64	%p88, %rd408, %rd407;

BB49_108:
selp.b64	%rd413, %rd278, %rd282, %p88;
ld.local.u64 %rd182, [%rd413];
ld.local.u64 %rd183, [%rd413+8];
@%p88 bra BB49_110;
bra.uni BB49_109;

BB49_110:
ld.shared.u64 %rd418, [%rd549+16];
st.local.u64 [%rd278], %rd418;
ld.shared.u64 %rd421, [%rd549+24];
st.local.u64 [%rd278+8], %rd421;
bra.uni BB49_111;

BB49_109:
ld.shared.u64 %rd414, [%rd527+16];
st.local.u64 [%rd282], %rd414;
ld.shared.u64 %rd417, [%rd527+24];
st.local.u64 [%rd282+8], %rd417;

BB49_111:
cvta.to.global.u64 %rd184, %rd189;
cvta.to.global.u64 %rd185, %rd190;
bar.sync 0;
mul.wide.u32 %rd422, %r89, 16;
add.s64 %rd424, %rd257, %rd422;
st.shared.u64 [%rd424], %rd120;
st.shared.u64 [%rd424+8], %rd121;
st.shared.u64 [%rd424+16], %rd132;
st.shared.u64 [%rd424+24], %rd133;
st.shared.u64 [%rd424+32], %rd142;
st.shared.u64 [%rd424+40], %rd143;
st.shared.u64 [%rd424+48], %rd152;
st.shared.u64 [%rd424+56], %rd153;
st.shared.u64 [%rd424+64], %rd162;
st.shared.u64 [%rd424+72], %rd163;
st.shared.u64 [%rd424+80], %rd172;
st.shared.u64 [%rd424+88], %rd173;
st.shared.u64 [%rd424+96], %rd182;
st.shared.u64 [%rd424+104], %rd183;
bar.sync 0;
mul.lo.s32 %r98, %r33, 1792;
cvt.u64.u32	%rd186, %r98;
setp.ge.u32	%p80, %r103, %r18;
@%p80 bra BB49_113;

BB49_112:
cvt.u64.u32	%rd425, %r103;
add.s64 %rd426, %rd425, %rd186;
shl.b64 %rd427, %rd426, 3;
add.s64 %rd428, %rd184, %rd427;
add.s64 %rd429, %rd185, %rd427;
mul.wide.u32 %rd430, %r103, 16;
add.s64 %rd432, %rd257, %rd430;
ld.shared.u64 %rd433, [%rd432];
ld.shared.u64 %rd434, [%rd432+8];
st.global.u64 [%rd428], %rd433;
st.global.u64 [%rd429], %rd434;
add.s32 %r103, %r103, 256;
setp.lt.u32	%p81, %r103, %r18;
@%p81 bra BB49_112;

BB49_113:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot50[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<92>;
.reg .b64 %rd<657>;


mov.u64 %rd656, __local_depot50;
cvta.local.u64 %SP, %rd656;
ld.param.u64 %rd225, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+56];
ld.param.u64 %rd224, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+40];
ld.param.u64 %rd219, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0];
ld.param.u64 %rd222, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+24];
ld.param.u64 %rd226, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+64];
ld.param.u64 %rd223, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+32];
ld.param.u64 %rd221, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+16];
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd220;
cvta.to.global.u64 %rd2, %rd221;
cvta.to.global.u64 %rd227, %rd223;
cvta.to.global.u64 %rd3, %rd226;
mov.u32 %r17, %ctaid.x;
cvt.u32.u64	%r1, %rd222;
cvt.u32.u64	%r18, %rd219;
mul.wide.u32 %rd228, %r17, 8;
add.s64 %rd229, %rd227, %rd228;
ld.global.u32 %r2, [%rd229];
ld.global.u32 %r19, [%rd229+8];
neg.s32 %r20, %r18;
and.b32 %r3, %r17, %r20;
shr.s32 %r4, %r18, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r91, %r21, %r1;
add.s32 %r22, %r17, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r90, %r26, %r1;
add.s32 %r27, %r18, -1;
and.b32 %r28, %r17, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB50_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r91, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r90, %r32, %r1;

BB50_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd230, %r90;
cvt.s64.s32	%rd4, %r7;
sub.s64 %rd5, %rd230, %rd4;
cvt.s64.s32	%rd231, %r91;
cvt.s64.s32	%rd232, %r33;
sub.s64 %rd6, %rd231, %rd232;
setp.gt.s64	%p16, %rd6, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd655, %r13;
add.s64 %rd233, %rd655, %rd232;
shl.b64 %rd234, %rd233, 3;
add.s64 %rd8, %rd1, %rd234;
add.s64 %rd9, %rd2, %rd234;
@%p16 bra BB50_17;
bra.uni BB50_3;

BB50_17:
ld.global.u64 %rd553, [%rd8];
ld.global.u64 %rd534, [%rd9];
ld.global.u64 %rd554, [%rd8+2048];
ld.global.u64 %rd533, [%rd9+2048];
ld.global.u64 %rd555, [%rd8+4096];
ld.global.u64 %rd532, [%rd9+4096];
ld.global.u64 %rd556, [%rd8+6144];
ld.global.u64 %rd531, [%rd9+6144];
ld.global.u64 %rd557, [%rd8+8192];
ld.global.u64 %rd530, [%rd9+8192];
ld.global.u64 %rd558, [%rd8+10240];
ld.global.u64 %rd529, [%rd9+10240];
ld.global.u64 %rd559, [%rd8+12288];
ld.global.u64 %rd528, [%rd9+12288];
bra.uni BB50_18;

BB50_3:
mov.u64 %rd236, 0;
mov.u64 %rd534, %rd236;
setp.ge.s64	%p17, %rd655, %rd6;
mov.u64 %rd565, %rd236;
@%p17 bra BB50_5;

ld.global.u64 %rd10, [%rd8];
ld.global.u64 %rd534, [%rd9];
mov.u64 %rd565, %rd10;

BB50_5:
mov.u64 %rd541, %rd565;
mov.u64 %rd553, %rd541;
cvt.u32.u64	%r34, %rd655;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd239, %r35;
mov.u64 %rd533, %rd236;
setp.ge.s64	%p18, %rd239, %rd6;
mov.u64 %rd564, %rd236;
@%p18 bra BB50_7;

ld.global.u64 %rd564, [%rd8+2048];
ld.global.u64 %rd533, [%rd9+2048];

BB50_7:
mov.u64 %rd554, %rd564;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd242, %r36;
mov.u64 %rd532, %rd236;
setp.ge.s64	%p19, %rd242, %rd6;
mov.u64 %rd563, %rd236;
@%p19 bra BB50_9;

ld.global.u64 %rd563, [%rd8+4096];
ld.global.u64 %rd532, [%rd9+4096];

BB50_9:
mov.u64 %rd555, %rd563;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd245, %r37;
mov.u64 %rd531, %rd236;
setp.ge.s64	%p20, %rd245, %rd6;
mov.u64 %rd562, %rd236;
@%p20 bra BB50_11;

ld.global.u64 %rd562, [%rd8+6144];
ld.global.u64 %rd531, [%rd9+6144];

BB50_11:
mov.u64 %rd556, %rd562;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd248, %r38;
mov.u64 %rd530, %rd236;
setp.ge.s64	%p21, %rd248, %rd6;
mov.u64 %rd561, %rd236;
@%p21 bra BB50_13;

ld.global.u64 %rd561, [%rd8+8192];
ld.global.u64 %rd530, [%rd9+8192];

BB50_13:
mov.u64 %rd557, %rd561;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd251, %r39;
mov.u64 %rd529, %rd236;
setp.ge.s64	%p22, %rd251, %rd6;
mov.u64 %rd560, %rd236;
@%p22 bra BB50_15;

ld.global.u64 %rd560, [%rd8+10240];
ld.global.u64 %rd529, [%rd9+10240];

BB50_15:
mov.u64 %rd558, %rd560;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd254, %r40;
mov.u64 %rd528, %rd236;
setp.ge.s64	%p23, %rd254, %rd6;
mov.u64 %rd559, %rd236;
@%p23 bra BB50_18;

ld.global.u64 %rd559, [%rd8+12288];
ld.global.u64 %rd528, [%rd9+12288];

BB50_18:
@%p16 bra BB50_33;
bra.uni BB50_19;

BB50_33:
cvt.u64.u32	%rd304, %r13;
cvt.u64.u32	%rd305, %r17;
mul.lo.s64 %rd306, %rd305, %rd225;
add.s64 %rd307, %rd304, %rd306;
shl.b64 %rd308, %rd307, 4;
add.s64 %rd309, %rd3, %rd308;
st.global.u64 [%rd309], %rd553;
st.global.u64 [%rd309+8], %rd534;
st.global.u64 [%rd309+4096], %rd554;
st.global.u64 [%rd309+4104], %rd533;
st.global.u64 [%rd309+8192], %rd555;
st.global.u64 [%rd309+8200], %rd532;
st.global.u64 [%rd309+12288], %rd556;
st.global.u64 [%rd309+12296], %rd531;
st.global.u64 [%rd309+16384], %rd557;
st.global.u64 [%rd309+16392], %rd530;
st.global.u64 [%rd309+20480], %rd558;
st.global.u64 [%rd309+20488], %rd529;
st.global.u64 [%rd309+24576], %rd559;
st.global.u64 [%rd309+24584], %rd528;
bra.uni BB50_34;

BB50_19:
setp.ge.s64	%p25, %rd655, %rd6;
@%p25 bra BB50_21;

cvt.u64.u32	%rd257, %r17;
mul.lo.s64 %rd258, %rd257, %rd225;
add.s64 %rd259, %rd655, %rd258;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd261, %rd3, %rd260;
st.global.u64 [%rd261], %rd553;
st.global.u64 [%rd261+8], %rd534;

BB50_21:
add.s32 %r45, %r13, 256;
cvt.u64.u32	%rd262, %r45;
setp.ge.s64	%p26, %rd262, %rd6;
@%p26 bra BB50_23;

cvt.u64.u32	%rd264, %r17;
mul.lo.s64 %rd265, %rd264, %rd225;
add.s64 %rd266, %rd655, %rd265;
shl.b64 %rd267, %rd266, 4;
add.s64 %rd268, %rd3, %rd267;
st.global.u64 [%rd268+4096], %rd554;
st.global.u64 [%rd268+4104], %rd533;

BB50_23:
add.s32 %r49, %r13, 512;
cvt.u64.u32	%rd269, %r49;
setp.ge.s64	%p27, %rd269, %rd6;
@%p27 bra BB50_25;

cvt.u64.u32	%rd271, %r17;
mul.lo.s64 %rd272, %rd271, %rd225;
add.s64 %rd273, %rd655, %rd272;
shl.b64 %rd274, %rd273, 4;
add.s64 %rd275, %rd3, %rd274;
st.global.u64 [%rd275+8192], %rd555;
st.global.u64 [%rd275+8200], %rd532;

BB50_25:
add.s32 %r53, %r13, 768;
cvt.u64.u32	%rd276, %r53;
setp.ge.s64	%p28, %rd276, %rd6;
@%p28 bra BB50_27;

cvt.u64.u32	%rd278, %r17;
mul.lo.s64 %rd279, %rd278, %rd225;
add.s64 %rd280, %rd655, %rd279;
shl.b64 %rd281, %rd280, 4;
add.s64 %rd282, %rd3, %rd281;
st.global.u64 [%rd282+12288], %rd556;
st.global.u64 [%rd282+12296], %rd531;

BB50_27:
add.s32 %r57, %r13, 1024;
cvt.u64.u32	%rd283, %r57;
setp.ge.s64	%p29, %rd283, %rd6;
@%p29 bra BB50_29;

cvt.u64.u32	%rd285, %r17;
mul.lo.s64 %rd286, %rd285, %rd225;
add.s64 %rd287, %rd655, %rd286;
shl.b64 %rd288, %rd287, 4;
add.s64 %rd289, %rd3, %rd288;
st.global.u64 [%rd289+16384], %rd557;
st.global.u64 [%rd289+16392], %rd530;

BB50_29:
add.s32 %r61, %r13, 1280;
cvt.u64.u32	%rd290, %r61;
setp.ge.s64	%p30, %rd290, %rd6;
@%p30 bra BB50_31;

cvt.u64.u32	%rd292, %r17;
mul.lo.s64 %rd293, %rd292, %rd225;
add.s64 %rd294, %rd655, %rd293;
shl.b64 %rd295, %rd294, 4;
add.s64 %rd296, %rd3, %rd295;
st.global.u64 [%rd296+20480], %rd558;
st.global.u64 [%rd296+20488], %rd529;

BB50_31:
add.s32 %r65, %r13, 1536;
cvt.u64.u32	%rd297, %r65;
setp.ge.s64	%p31, %rd297, %rd6;
@%p31 bra BB50_34;

cvt.u64.u32	%rd299, %r17;
mul.lo.s64 %rd300, %rd299, %rd225;
add.s64 %rd301, %rd655, %rd300;
shl.b64 %rd302, %rd301, 4;
add.s64 %rd303, %rd3, %rd302;
st.global.u64 [%rd303+24576], %rd559;
st.global.u64 [%rd303+24584], %rd528;

BB50_34:
cvt.u64.u32	%rd310, %r17;
mul.lo.s64 %rd65, %rd310, %rd225;
add.s64 %rd66, %rd6, %rd65;
add.s64 %rd311, %rd655, %rd4;
shl.b64 %rd312, %rd311, 3;
add.s64 %rd68, %rd1, %rd312;
add.s64 %rd69, %rd2, %rd312;
setp.gt.s64	%p32, %rd5, 1791;
@%p32 bra BB50_49;
bra.uni BB50_35;

BB50_49:
ld.global.u64 %rd591, [%rd68];
ld.global.u64 %rd572, [%rd69];
ld.global.u64 %rd592, [%rd68+2048];
ld.global.u64 %rd571, [%rd69+2048];
ld.global.u64 %rd593, [%rd68+4096];
ld.global.u64 %rd570, [%rd69+4096];
ld.global.u64 %rd594, [%rd68+6144];
ld.global.u64 %rd569, [%rd69+6144];
ld.global.u64 %rd595, [%rd68+8192];
ld.global.u64 %rd568, [%rd69+8192];
ld.global.u64 %rd596, [%rd68+10240];
ld.global.u64 %rd567, [%rd69+10240];
ld.global.u64 %rd597, [%rd68+12288];
ld.global.u64 %rd566, [%rd69+12288];
bra.uni BB50_50;

BB50_35:
mov.u64 %rd314, 0;
mov.u64 %rd572, %rd314;
setp.ge.s64	%p33, %rd655, %rd5;
mov.u64 %rd603, %rd314;
@%p33 bra BB50_37;

ld.global.u64 %rd70, [%rd68];
ld.global.u64 %rd572, [%rd69];
mov.u64 %rd603, %rd70;

BB50_37:
mov.u64 %rd579, %rd603;
mov.u64 %rd591, %rd579;
cvt.u32.u64	%r71, %rd655;
add.s32 %r72, %r71, 256;
cvt.u64.u32	%rd317, %r72;
mov.u64 %rd571, %rd314;
setp.ge.s64	%p34, %rd317, %rd5;
mov.u64 %rd602, %rd314;
@%p34 bra BB50_39;

ld.global.u64 %rd602, [%rd68+2048];
ld.global.u64 %rd571, [%rd69+2048];

BB50_39:
mov.u64 %rd592, %rd602;
add.s32 %r73, %r13, 512;
cvt.u64.u32	%rd320, %r73;
mov.u64 %rd570, %rd314;
setp.ge.s64	%p35, %rd320, %rd5;
mov.u64 %rd601, %rd314;
@%p35 bra BB50_41;

ld.global.u64 %rd601, [%rd68+4096];
ld.global.u64 %rd570, [%rd69+4096];

BB50_41:
mov.u64 %rd593, %rd601;
add.s32 %r74, %r13, 768;
cvt.u64.u32	%rd323, %r74;
mov.u64 %rd569, %rd314;
setp.ge.s64	%p36, %rd323, %rd5;
mov.u64 %rd600, %rd314;
@%p36 bra BB50_43;

ld.global.u64 %rd600, [%rd68+6144];
ld.global.u64 %rd569, [%rd69+6144];

BB50_43:
mov.u64 %rd594, %rd600;
add.s32 %r75, %r13, 1024;
cvt.u64.u32	%rd326, %r75;
mov.u64 %rd568, %rd314;
setp.ge.s64	%p37, %rd326, %rd5;
mov.u64 %rd599, %rd314;
@%p37 bra BB50_45;

ld.global.u64 %rd599, [%rd68+8192];
ld.global.u64 %rd568, [%rd69+8192];

BB50_45:
mov.u64 %rd595, %rd599;
add.s32 %r76, %r13, 1280;
cvt.u64.u32	%rd329, %r76;
mov.u64 %rd567, %rd314;
setp.ge.s64	%p38, %rd329, %rd5;
mov.u64 %rd598, %rd314;
@%p38 bra BB50_47;

ld.global.u64 %rd598, [%rd68+10240];
ld.global.u64 %rd567, [%rd69+10240];

BB50_47:
mov.u64 %rd596, %rd598;
add.s32 %r77, %r13, 1536;
cvt.u64.u32	%rd332, %r77;
mov.u64 %rd566, %rd314;
setp.ge.s64	%p39, %rd332, %rd5;
mov.u64 %rd597, %rd314;
@%p39 bra BB50_50;

ld.global.u64 %rd597, [%rd68+12288];
ld.global.u64 %rd566, [%rd69+12288];

BB50_50:
add.s64 %rd333, %rd655, %rd66;
shl.b64 %rd334, %rd333, 4;
add.s64 %rd125, %rd3, %rd334;
@%p32 bra BB50_64;
bra.uni BB50_51;

BB50_64:
st.global.u64 [%rd125], %rd591;
st.global.u64 [%rd125+8], %rd572;
st.global.u64 [%rd125+4096], %rd592;
st.global.u64 [%rd125+4104], %rd571;
st.global.u64 [%rd125+8192], %rd593;
st.global.u64 [%rd125+8200], %rd570;
st.global.u64 [%rd125+12288], %rd594;
st.global.u64 [%rd125+12296], %rd569;
st.global.u64 [%rd125+16384], %rd595;
st.global.u64 [%rd125+16392], %rd568;
st.global.u64 [%rd125+20480], %rd596;
st.global.u64 [%rd125+20488], %rd567;
bra.uni BB50_65;

BB50_51:
setp.ge.s64	%p41, %rd655, %rd5;
@%p41 bra BB50_53;

st.global.u64 [%rd125], %rd591;
st.global.u64 [%rd125+8], %rd572;

BB50_53:
cvt.u32.u64	%r78, %rd655;
add.s32 %r79, %r78, 256;
cvt.u64.u32	%rd335, %r79;
setp.ge.s64	%p42, %rd335, %rd5;
@%p42 bra BB50_55;

st.global.u64 [%rd125+4096], %rd592;
st.global.u64 [%rd125+4104], %rd571;

BB50_55:
add.s32 %r80, %r13, 512;
cvt.u64.u32	%rd336, %r80;
setp.ge.s64	%p43, %rd336, %rd5;
@%p43 bra BB50_57;

st.global.u64 [%rd125+8192], %rd593;
st.global.u64 [%rd125+8200], %rd570;

BB50_57:
add.s32 %r81, %r13, 768;
cvt.u64.u32	%rd337, %r81;
setp.ge.s64	%p44, %rd337, %rd5;
@%p44 bra BB50_59;

st.global.u64 [%rd125+12288], %rd594;
st.global.u64 [%rd125+12296], %rd569;

BB50_59:
add.s32 %r82, %r13, 1024;
cvt.u64.u32	%rd338, %r82;
setp.ge.s64	%p45, %rd338, %rd5;
@%p45 bra BB50_61;

st.global.u64 [%rd125+16384], %rd595;
st.global.u64 [%rd125+16392], %rd568;

BB50_61:
add.s32 %r83, %r13, 1280;
cvt.u64.u32	%rd339, %r83;
setp.ge.s64	%p46, %rd339, %rd5;
@%p46 bra BB50_63;

st.global.u64 [%rd125+20480], %rd596;
st.global.u64 [%rd125+20488], %rd567;

BB50_63:
add.s32 %r84, %r13, 1536;
cvt.u64.u32	%rd340, %r84;
setp.ge.s64	%p47, %rd340, %rd5;
@%p47 bra BB50_66;

BB50_65:
st.global.u64 [%rd125+24576], %rd597;
st.global.u64 [%rd125+24584], %rd566;

BB50_66:
bar.sync 0;
mul.lo.s32 %r85, %r13, 7;
cvt.u64.u32	%rd126, %r85;
add.s64 %rd127, %rd6, %rd5;
min.s64 %rd128, %rd126, %rd127;
setp.lt.s64	%p48, %rd128, %rd5;
sub.s64 %rd341, %rd128, %rd5;
selp.b64	%rd605, 0, %rd341, %p48;
min.s64 %rd604, %rd6, %rd128;
setp.ge.s64	%p49, %rd605, %rd604;
@%p49 bra BB50_69;

add.s64 %rd342, %rd66, %rd128;
add.s64 %rd131, %rd342, -1;

BB50_68:
add.s64 %rd343, %rd604, %rd605;
shr.s64 %rd344, %rd343, 1;
sub.s64 %rd345, %rd131, %rd344;
add.s64 %rd346, %rd344, %rd65;
shl.b64 %rd347, %rd345, 4;
add.s64 %rd348, %rd3, %rd347;
shl.b64 %rd349, %rd346, 4;
add.s64 %rd350, %rd3, %rd349;
ld.global.u64 %rd351, [%rd350];
ld.global.u64 %rd352, [%rd348];
setp.lt.s64	%p50, %rd352, %rd351;
add.s64 %rd353, %rd344, 1;
selp.b64	%rd605, %rd605, %rd353, %p50;
selp.b64	%rd604, %rd344, %rd604, %p50;
setp.lt.s64	%p51, %rd605, %rd604;
@%p51 bra BB50_68;

BB50_69:
add.s64 %rd137, %rd605, %rd65;
shl.b64 %rd357, %rd137, 4;
add.s64 %rd138, %rd3, %rd357;
shl.b64 %rd358, %rd66, 4;
add.s64 %rd139, %rd3, %rd358;
add.s64 %rd359, %rd66, %rd128;
sub.s64 %rd140, %rd359, %rd605;
shl.b64 %rd360, %rd140, 4;
add.s64 %rd141, %rd3, %rd360;
add.s64 %rd361, %rd127, %rd65;
shl.b64 %rd362, %rd361, 4;
add.s64 %rd142, %rd3, %rd362;
add.u64 %rd363, %SP, 0;
cvta.to.local.u64 %rd143, %rd363;
mov.u64 %rd606, 0;
mov.pred %p52, 0;
@%p52 bra BB50_71;

BB50_70:
add.s64 %rd364, %rd143, %rd606;
mov.u16 %rs2, 0;
st.local.u8 [%rd364], %rs2;
add.s64 %rd606, %rd606, 1;
setp.lt.u64	%p53, %rd606, 16;
@%p53 bra BB50_70;

BB50_71:
ld.global.u64 %rd366, [%rd138];
ld.global.u64 %rd367, [%rd138+8];
st.local.u64 [%rd143+8], %rd367;
st.local.u64 [%rd143], %rd366;
add.u64 %rd370, %SP, 16;
cvta.to.local.u64 %rd146, %rd370;
mov.u64 %rd607, 0;
@%p52 bra BB50_73;

BB50_72:
add.s64 %rd371, %rd146, %rd607;
mov.u16 %rs3, 0;
st.local.u8 [%rd371], %rs3;
add.s64 %rd607, %rd607, 1;
setp.lt.u64	%p55, %rd607, 16;
@%p55 bra BB50_72;

BB50_73:
ld.global.u64 %rd372, [%rd141];
ld.global.u64 %rd373, [%rd141+8];
st.local.u64 [%rd146+8], %rd373;
st.local.u64 [%rd146], %rd372;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd141, %rd142;
@%p57 bra BB50_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd138, %rd139;
@%p59 bra BB50_76;

ld.local.u64 %rd380, [%rd143];
ld.local.u64 %rd381, [%rd146];
setp.ge.s64	%p86, %rd381, %rd380;

BB50_76:
selp.b64	%rd386, %rd143, %rd146, %p86;
ld.local.u64 %rd149, [%rd386];
ld.local.u64 %rd150, [%rd386+8];
@%p86 bra BB50_78;
bra.uni BB50_77;

BB50_78:
add.s64 %rd394, %rd357, %rd3;
add.s64 %rd153, %rd394, 16;
mov.u64 %rd652, %rd153;
ld.global.u64 %rd395, [%rd138+16];
st.local.u64 [%rd143], %rd395;
ld.global.u64 %rd398, [%rd138+24];
st.local.u64 [%rd143+8], %rd398;
mov.u64 %rd629, %rd141;
mov.u64 %rd630, %rd141;
mov.u64 %rd653, %rd153;
bra.uni BB50_79;

BB50_77:
add.s64 %rd388, %rd360, %rd3;
add.s64 %rd151, %rd388, 16;
mov.u64 %rd629, %rd151;
ld.global.u64 %rd389, [%rd141+16];
st.local.u64 [%rd146], %rd389;
ld.global.u64 %rd392, [%rd141+24];
st.local.u64 [%rd146+8], %rd392;
mov.u64 %rd630, %rd151;
mov.u64 %rd652, %rd138;
mov.u64 %rd653, %rd138;

BB50_79:
mov.u64 %rd158, %rd652;
mov.u64 %rd651, %rd653;
mov.u64 %rd156, %rd629;
mov.u64 %rd628, %rd630;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd628, %rd142;
@%p61 bra BB50_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd651, %rd139;
@%p63 bra BB50_82;

ld.local.u64 %rd403, [%rd143];
ld.local.u64 %rd404, [%rd146];
setp.ge.s64	%p87, %rd404, %rd403;

BB50_82:
selp.b64	%rd409, %rd143, %rd146, %p87;
ld.local.u64 %rd159, [%rd409];
ld.local.u64 %rd160, [%rd409+8];
@%p87 bra BB50_84;
bra.uni BB50_83;

BB50_84:
add.s64 %rd651, %rd651, 16;
add.s64 %rd164, %rd158, 16;
ld.global.u64 %rd414, [%rd158+16];
st.local.u64 [%rd143], %rd414;
ld.global.u64 %rd417, [%rd158+24];
st.local.u64 [%rd143+8], %rd417;
mov.u64 %rd627, %rd156;
mov.u64 %rd650, %rd164;
bra.uni BB50_85;

BB50_83:
add.s64 %rd628, %rd628, 16;
add.s64 %rd162, %rd156, 16;
ld.global.u64 %rd410, [%rd156+16];
st.local.u64 [%rd146], %rd410;
ld.global.u64 %rd413, [%rd156+24];
st.local.u64 [%rd146+8], %rd413;
mov.u64 %rd627, %rd162;
mov.u64 %rd650, %rd158;

BB50_85:
mov.u64 %rd168, %rd650;
mov.u64 %rd649, %rd651;
mov.u64 %rd166, %rd627;
mov.u64 %rd626, %rd628;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd626, %rd142;
@%p65 bra BB50_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd649, %rd139;
@%p67 bra BB50_88;

ld.local.u64 %rd422, [%rd143];
ld.local.u64 %rd423, [%rd146];
setp.ge.s64	%p88, %rd423, %rd422;

BB50_88:
selp.b64	%rd428, %rd143, %rd146, %p88;
ld.local.u64 %rd169, [%rd428];
ld.local.u64 %rd170, [%rd428+8];
@%p88 bra BB50_90;
bra.uni BB50_89;

BB50_90:
add.s64 %rd649, %rd649, 16;
add.s64 %rd174, %rd168, 16;
ld.global.u64 %rd433, [%rd168+16];
st.local.u64 [%rd143], %rd433;
ld.global.u64 %rd436, [%rd168+24];
st.local.u64 [%rd143+8], %rd436;
mov.u64 %rd625, %rd166;
mov.u64 %rd648, %rd174;
bra.uni BB50_91;

BB50_89:
add.s64 %rd626, %rd626, 16;
add.s64 %rd172, %rd166, 16;
ld.global.u64 %rd429, [%rd166+16];
st.local.u64 [%rd146], %rd429;
ld.global.u64 %rd432, [%rd166+24];
st.local.u64 [%rd146+8], %rd432;
mov.u64 %rd625, %rd172;
mov.u64 %rd648, %rd168;

BB50_91:
mov.u64 %rd178, %rd648;
mov.u64 %rd647, %rd649;
mov.u64 %rd176, %rd625;
mov.u64 %rd624, %rd626;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd624, %rd142;
@%p69 bra BB50_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd647, %rd139;
@%p71 bra BB50_94;

ld.local.u64 %rd441, [%rd143];
ld.local.u64 %rd442, [%rd146];
setp.ge.s64	%p89, %rd442, %rd441;

BB50_94:
selp.b64	%rd447, %rd143, %rd146, %p89;
ld.local.u64 %rd179, [%rd447];
ld.local.u64 %rd180, [%rd447+8];
@%p89 bra BB50_96;
bra.uni BB50_95;

BB50_96:
add.s64 %rd647, %rd647, 16;
add.s64 %rd184, %rd178, 16;
ld.global.u64 %rd452, [%rd178+16];
st.local.u64 [%rd143], %rd452;
ld.global.u64 %rd455, [%rd178+24];
st.local.u64 [%rd143+8], %rd455;
mov.u64 %rd623, %rd176;
mov.u64 %rd646, %rd184;
bra.uni BB50_97;

BB50_95:
add.s64 %rd624, %rd624, 16;
add.s64 %rd182, %rd176, 16;
ld.global.u64 %rd448, [%rd176+16];
st.local.u64 [%rd146], %rd448;
ld.global.u64 %rd451, [%rd176+24];
st.local.u64 [%rd146+8], %rd451;
mov.u64 %rd623, %rd182;
mov.u64 %rd646, %rd178;

BB50_97:
mov.u64 %rd188, %rd646;
mov.u64 %rd645, %rd647;
mov.u64 %rd186, %rd623;
mov.u64 %rd622, %rd624;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd622, %rd142;
@%p73 bra BB50_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd645, %rd139;
@%p75 bra BB50_100;

ld.local.u64 %rd460, [%rd143];
ld.local.u64 %rd461, [%rd146];
setp.ge.s64	%p90, %rd461, %rd460;

BB50_100:
selp.b64	%rd466, %rd143, %rd146, %p90;
ld.local.u64 %rd189, [%rd466];
ld.local.u64 %rd190, [%rd466+8];
@%p90 bra BB50_102;
bra.uni BB50_101;

BB50_102:
add.s64 %rd645, %rd645, 16;
add.s64 %rd194, %rd188, 16;
ld.global.u64 %rd471, [%rd188+16];
st.local.u64 [%rd143], %rd471;
ld.global.u64 %rd474, [%rd188+24];
st.local.u64 [%rd143+8], %rd474;
mov.u64 %rd621, %rd186;
mov.u64 %rd644, %rd194;
bra.uni BB50_103;

BB50_101:
add.s64 %rd622, %rd622, 16;
add.s64 %rd192, %rd186, 16;
ld.global.u64 %rd467, [%rd186+16];
st.local.u64 [%rd146], %rd467;
ld.global.u64 %rd470, [%rd186+24];
st.local.u64 [%rd146+8], %rd470;
mov.u64 %rd621, %rd192;
mov.u64 %rd644, %rd188;

BB50_103:
mov.u64 %rd198, %rd644;
mov.u64 %rd643, %rd645;
mov.u64 %rd196, %rd621;
mov.u64 %rd620, %rd622;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd620, %rd142;
@%p77 bra BB50_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd643, %rd139;
@%p79 bra BB50_106;

ld.local.u64 %rd479, [%rd143];
ld.local.u64 %rd480, [%rd146];
setp.ge.s64	%p91, %rd480, %rd479;

BB50_106:
selp.b64	%rd485, %rd143, %rd146, %p91;
ld.local.u64 %rd199, [%rd485];
ld.local.u64 %rd200, [%rd485+8];
@%p91 bra BB50_108;
bra.uni BB50_107;

BB50_108:
add.s64 %rd643, %rd643, 16;
add.s64 %rd204, %rd198, 16;
ld.global.u64 %rd490, [%rd198+16];
st.local.u64 [%rd143], %rd490;
ld.global.u64 %rd493, [%rd198+24];
st.local.u64 [%rd143+8], %rd493;
mov.u64 %rd619, %rd196;
mov.u64 %rd642, %rd204;
bra.uni BB50_109;

BB50_107:
add.s64 %rd620, %rd620, 16;
add.s64 %rd202, %rd196, 16;
ld.global.u64 %rd486, [%rd196+16];
st.local.u64 [%rd146], %rd486;
ld.global.u64 %rd489, [%rd196+24];
st.local.u64 [%rd146+8], %rd489;
mov.u64 %rd619, %rd202;
mov.u64 %rd642, %rd198;

BB50_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd620, %rd142;
mov.pred %p92, %p80;
@%p81 bra BB50_112;

setp.ge.u64	%p83, %rd643, %rd139;
mov.pred %p92, %p52;
@%p83 bra BB50_112;

ld.local.u64 %rd498, [%rd143];
ld.local.u64 %rd499, [%rd146];
setp.ge.s64	%p92, %rd499, %rd498;

BB50_112:
selp.b64	%rd504, %rd143, %rd146, %p92;
ld.local.u64 %rd209, [%rd504];
ld.local.u64 %rd210, [%rd504+8];
@%p92 bra BB50_114;
bra.uni BB50_113;

BB50_114:
ld.global.u64 %rd509, [%rd642+16];
st.local.u64 [%rd143], %rd509;
ld.global.u64 %rd512, [%rd642+24];
st.local.u64 [%rd143+8], %rd512;
bra.uni BB50_115;

BB50_113:
ld.global.u64 %rd505, [%rd619+16];
st.local.u64 [%rd146], %rd505;
ld.global.u64 %rd508, [%rd619+24];
st.local.u64 [%rd146+8], %rd508;

BB50_115:
bar.sync 0;
add.s64 %rd515, %rd126, %rd65;
shl.b64 %rd516, %rd515, 4;
add.s64 %rd517, %rd3, %rd516;
st.global.u64 [%rd517], %rd149;
st.global.u64 [%rd517+8], %rd150;
st.global.u64 [%rd517+16], %rd159;
st.global.u64 [%rd517+24], %rd160;
st.global.u64 [%rd517+32], %rd169;
st.global.u64 [%rd517+40], %rd170;
st.global.u64 [%rd517+48], %rd179;
st.global.u64 [%rd517+56], %rd180;
st.global.u64 [%rd517+64], %rd189;
st.global.u64 [%rd517+72], %rd190;
st.global.u64 [%rd517+80], %rd199;
st.global.u64 [%rd517+88], %rd200;
st.global.u64 [%rd517+96], %rd209;
st.global.u64 [%rd517+104], %rd210;
bar.sync 0;
setp.ge.s64	%p84, %rd655, %rd127;
@%p84 bra BB50_118;

mov.u32 %r89, %tid.x;
cvta.to.global.u64 %rd518, %rd224;
mul.wide.u32 %rd654, %r89, 16;
mul.wide.u32 %rd520, %r17, 1792;
shl.b64 %rd521, %rd520, 4;
add.s64 %rd213, %rd518, %rd521;
mul.lo.s64 %rd522, %rd225, %rd310;
shl.b64 %rd523, %rd522, 4;
add.s64 %rd214, %rd3, %rd523;

BB50_117:
add.s64 %rd524, %rd214, %rd654;
ld.global.u64 %rd525, [%rd524];
add.s64 %rd526, %rd213, %rd654;
st.global.u64 [%rd526], %rd525;
ld.global.u64 %rd527, [%rd524+8];
st.global.u64 [%rd526+8], %rd527;
add.s64 %rd654, %rd654, 4096;
add.s64 %rd655, %rd655, 256;
setp.lt.s64	%p85, %rd655, %rd127;
@%p85 bra BB50_117;

BB50_118:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot51[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<80>;
.reg .b64 %rd<595>;


mov.u64 %rd594, __local_depot51;
cvta.local.u64 %SP, %rd594;
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+40];
ld.param.u64 %rd215, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd218, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
ld.param.u64 %rd219, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+32];
ld.param.u64 %rd217, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
ld.param.u64 %rd216, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd216;
cvta.to.global.u64 %rd2, %rd217;
cvta.to.global.u64 %rd221, %rd219;
cvt.u32.u64	%r1, %rd218;
cvt.u32.u64	%r17, %rd215;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd222, %r18, 8;
add.s64 %rd223, %rd221, %rd222;
ld.global.u32 %r2, [%rd223];
ld.global.u32 %r19, [%rd223+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r79, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r78, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB51_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r79, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r78, %r32, %r1;

BB51_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd224, %r78;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd224, %rd3;
cvt.s64.s32	%rd225, %r79;
cvt.s64.s32	%rd226, %r33;
sub.s64 %rd5, %rd225, %rd226;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd593, %r13;
add.s64 %rd227, %rd593, %rd226;
shl.b64 %rd228, %rd227, 3;
add.s64 %rd7, %rd1, %rd228;
add.s64 %rd8, %rd2, %rd228;
@%p16 bra BB51_17;
bra.uni BB51_3;

BB51_17:
ld.global.u64 %rd514, [%rd7];
ld.global.u64 %rd495, [%rd8];
ld.global.u64 %rd515, [%rd7+2048];
ld.global.u64 %rd494, [%rd8+2048];
ld.global.u64 %rd516, [%rd7+4096];
ld.global.u64 %rd493, [%rd8+4096];
ld.global.u64 %rd517, [%rd7+6144];
ld.global.u64 %rd492, [%rd8+6144];
ld.global.u64 %rd518, [%rd7+8192];
ld.global.u64 %rd491, [%rd8+8192];
ld.global.u64 %rd519, [%rd7+10240];
ld.global.u64 %rd490, [%rd8+10240];
ld.global.u64 %rd520, [%rd7+12288];
ld.global.u64 %rd489, [%rd8+12288];
bra.uni BB51_18;

BB51_3:
mov.u64 %rd230, 0;
mov.u64 %rd495, %rd230;
setp.ge.s64	%p17, %rd593, %rd5;
mov.u64 %rd526, %rd230;
@%p17 bra BB51_5;

ld.global.u64 %rd9, [%rd7];
ld.global.u64 %rd495, [%rd8];
mov.u64 %rd526, %rd9;

BB51_5:
mov.u64 %rd502, %rd526;
mov.u64 %rd514, %rd502;
cvt.u32.u64	%r34, %rd593;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd233, %r35;
mov.u64 %rd494, %rd230;
setp.ge.s64	%p18, %rd233, %rd5;
mov.u64 %rd525, %rd230;
@%p18 bra BB51_7;

ld.global.u64 %rd525, [%rd7+2048];
ld.global.u64 %rd494, [%rd8+2048];

BB51_7:
mov.u64 %rd515, %rd525;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd236, %r36;
mov.u64 %rd493, %rd230;
setp.ge.s64	%p19, %rd236, %rd5;
mov.u64 %rd524, %rd230;
@%p19 bra BB51_9;

ld.global.u64 %rd524, [%rd7+4096];
ld.global.u64 %rd493, [%rd8+4096];

BB51_9:
mov.u64 %rd516, %rd524;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd239, %r37;
mov.u64 %rd492, %rd230;
setp.ge.s64	%p20, %rd239, %rd5;
mov.u64 %rd523, %rd230;
@%p20 bra BB51_11;

ld.global.u64 %rd523, [%rd7+6144];
ld.global.u64 %rd492, [%rd8+6144];

BB51_11:
mov.u64 %rd517, %rd523;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd242, %r38;
mov.u64 %rd491, %rd230;
setp.ge.s64	%p21, %rd242, %rd5;
mov.u64 %rd522, %rd230;
@%p21 bra BB51_13;

ld.global.u64 %rd522, [%rd7+8192];
ld.global.u64 %rd491, [%rd8+8192];

BB51_13:
mov.u64 %rd518, %rd522;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd245, %r39;
mov.u64 %rd490, %rd230;
setp.ge.s64	%p22, %rd245, %rd5;
mov.u64 %rd521, %rd230;
@%p22 bra BB51_15;

ld.global.u64 %rd521, [%rd7+10240];
ld.global.u64 %rd490, [%rd8+10240];

BB51_15:
mov.u64 %rd519, %rd521;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd248, %r40;
mov.u64 %rd489, %rd230;
setp.ge.s64	%p23, %rd248, %rd5;
mov.u64 %rd520, %rd230;
@%p23 bra BB51_18;

ld.global.u64 %rd520, [%rd7+12288];
ld.global.u64 %rd489, [%rd8+12288];

BB51_18:
@%p16 bra BB51_33;
bra.uni BB51_19;

BB51_33:
mul.wide.u32 %rd277, %r13, 16;
mov.u64 %rd278, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd279, %rd278, %rd277;
st.shared.u64 [%rd279], %rd514;
st.shared.u64 [%rd279+8], %rd495;
st.shared.u64 [%rd279+4096], %rd515;
st.shared.u64 [%rd279+4104], %rd494;
st.shared.u64 [%rd279+8192], %rd516;
st.shared.u64 [%rd279+8200], %rd493;
st.shared.u64 [%rd279+12288], %rd517;
st.shared.u64 [%rd279+12296], %rd492;
st.shared.u64 [%rd279+16384], %rd518;
st.shared.u64 [%rd279+16392], %rd491;
st.shared.u64 [%rd279+20480], %rd519;
st.shared.u64 [%rd279+20488], %rd490;
st.shared.u64 [%rd279+24576], %rd520;
st.shared.u64 [%rd279+24584], %rd489;
bra.uni BB51_34;

BB51_19:
setp.ge.s64	%p25, %rd593, %rd5;
@%p25 bra BB51_21;

mul.wide.u32 %rd250, %r13, 16;
mov.u64 %rd251, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd252, %rd251, %rd250;
st.shared.u64 [%rd252], %rd514;
st.shared.u64 [%rd252+8], %rd495;

BB51_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd253, %r44;
setp.ge.s64	%p26, %rd253, %rd5;
@%p26 bra BB51_23;

mul.wide.u32 %rd254, %r13, 16;
mov.u64 %rd255, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd256, %rd255, %rd254;
st.shared.u64 [%rd256+4096], %rd515;
st.shared.u64 [%rd256+4104], %rd494;

BB51_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd257, %r47;
setp.ge.s64	%p27, %rd257, %rd5;
@%p27 bra BB51_25;

mul.wide.u32 %rd258, %r13, 16;
mov.u64 %rd259, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd260, %rd259, %rd258;
st.shared.u64 [%rd260+8192], %rd516;
st.shared.u64 [%rd260+8200], %rd493;

BB51_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd261, %r50;
setp.ge.s64	%p28, %rd261, %rd5;
@%p28 bra BB51_27;

mul.wide.u32 %rd262, %r13, 16;
mov.u64 %rd263, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd264, %rd263, %rd262;
st.shared.u64 [%rd264+12288], %rd517;
st.shared.u64 [%rd264+12296], %rd492;

BB51_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd265, %r53;
setp.ge.s64	%p29, %rd265, %rd5;
@%p29 bra BB51_29;

mul.wide.u32 %rd266, %r13, 16;
mov.u64 %rd267, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd268, %rd267, %rd266;
st.shared.u64 [%rd268+16384], %rd518;
st.shared.u64 [%rd268+16392], %rd491;

BB51_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd269, %r56;
setp.ge.s64	%p30, %rd269, %rd5;
@%p30 bra BB51_31;

mul.wide.u32 %rd270, %r13, 16;
mov.u64 %rd271, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd272, %rd271, %rd270;
st.shared.u64 [%rd272+20480], %rd519;
st.shared.u64 [%rd272+20488], %rd490;

BB51_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd273, %r59;
setp.ge.s64	%p31, %rd273, %rd5;
@%p31 bra BB51_34;

mul.wide.u32 %rd274, %r13, 16;
mov.u64 %rd275, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd276, %rd275, %rd274;
st.shared.u64 [%rd276+24576], %rd520;
st.shared.u64 [%rd276+24584], %rd489;

BB51_34:
setp.gt.s64	%p32, %rd4, 1791;
add.s64 %rd280, %rd593, %rd3;
shl.b64 %rd281, %rd280, 3;
add.s64 %rd64, %rd1, %rd281;
add.s64 %rd65, %rd2, %rd281;
@%p32 bra BB51_49;
bra.uni BB51_35;

BB51_49:
ld.global.u64 %rd552, [%rd64];
ld.global.u64 %rd533, [%rd65];
ld.global.u64 %rd553, [%rd64+2048];
ld.global.u64 %rd532, [%rd65+2048];
ld.global.u64 %rd554, [%rd64+4096];
ld.global.u64 %rd531, [%rd65+4096];
ld.global.u64 %rd555, [%rd64+6144];
ld.global.u64 %rd530, [%rd65+6144];
ld.global.u64 %rd556, [%rd64+8192];
ld.global.u64 %rd529, [%rd65+8192];
ld.global.u64 %rd557, [%rd64+10240];
ld.global.u64 %rd528, [%rd65+10240];
ld.global.u64 %rd558, [%rd64+12288];
ld.global.u64 %rd527, [%rd65+12288];
bra.uni BB51_50;

BB51_35:
mov.u64 %rd283, 0;
mov.u64 %rd533, %rd283;
setp.ge.s64	%p33, %rd593, %rd4;
mov.u64 %rd564, %rd283;
@%p33 bra BB51_37;

ld.global.u64 %rd66, [%rd64];
ld.global.u64 %rd533, [%rd65];
mov.u64 %rd564, %rd66;

BB51_37:
mov.u64 %rd540, %rd564;
mov.u64 %rd552, %rd540;
cvt.u32.u64	%r62, %rd593;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd286, %r63;
mov.u64 %rd532, %rd283;
setp.ge.s64	%p34, %rd286, %rd4;
mov.u64 %rd563, %rd283;
@%p34 bra BB51_39;

ld.global.u64 %rd563, [%rd64+2048];
ld.global.u64 %rd532, [%rd65+2048];

BB51_39:
mov.u64 %rd553, %rd563;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd289, %r64;
mov.u64 %rd531, %rd283;
setp.ge.s64	%p35, %rd289, %rd4;
mov.u64 %rd562, %rd283;
@%p35 bra BB51_41;

ld.global.u64 %rd562, [%rd64+4096];
ld.global.u64 %rd531, [%rd65+4096];

BB51_41:
mov.u64 %rd554, %rd562;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd292, %r65;
mov.u64 %rd530, %rd283;
setp.ge.s64	%p36, %rd292, %rd4;
mov.u64 %rd561, %rd283;
@%p36 bra BB51_43;

ld.global.u64 %rd561, [%rd64+6144];
ld.global.u64 %rd530, [%rd65+6144];

BB51_43:
mov.u64 %rd555, %rd561;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd295, %r66;
mov.u64 %rd529, %rd283;
setp.ge.s64	%p37, %rd295, %rd4;
mov.u64 %rd560, %rd283;
@%p37 bra BB51_45;

ld.global.u64 %rd560, [%rd64+8192];
ld.global.u64 %rd529, [%rd65+8192];

BB51_45:
mov.u64 %rd556, %rd560;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd298, %r67;
mov.u64 %rd528, %rd283;
setp.ge.s64	%p38, %rd298, %rd4;
mov.u64 %rd559, %rd283;
@%p38 bra BB51_47;

ld.global.u64 %rd559, [%rd64+10240];
ld.global.u64 %rd528, [%rd65+10240];

BB51_47:
mov.u64 %rd557, %rd559;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd301, %r68;
mov.u64 %rd527, %rd283;
setp.ge.s64	%p39, %rd301, %rd4;
mov.u64 %rd558, %rd283;
@%p39 bra BB51_50;

ld.global.u64 %rd558, [%rd64+12288];
ld.global.u64 %rd527, [%rd65+12288];

BB51_50:
add.s64 %rd302, %rd593, %rd5;
shl.b64 %rd303, %rd302, 4;
mov.u64 %rd304, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd121, %rd304, %rd303;
@%p32 bra BB51_64;
bra.uni BB51_51;

BB51_64:
st.shared.u64 [%rd121], %rd552;
st.shared.u64 [%rd121+8], %rd533;
st.shared.u64 [%rd121+4096], %rd553;
st.shared.u64 [%rd121+4104], %rd532;
st.shared.u64 [%rd121+8192], %rd554;
st.shared.u64 [%rd121+8200], %rd531;
st.shared.u64 [%rd121+12288], %rd555;
st.shared.u64 [%rd121+12296], %rd530;
st.shared.u64 [%rd121+16384], %rd556;
st.shared.u64 [%rd121+16392], %rd529;
st.shared.u64 [%rd121+20480], %rd557;
st.shared.u64 [%rd121+20488], %rd528;
bra.uni BB51_65;

BB51_51:
setp.ge.s64	%p41, %rd593, %rd4;
@%p41 bra BB51_53;

st.shared.u64 [%rd121], %rd552;
st.shared.u64 [%rd121+8], %rd533;

BB51_53:
cvt.u32.u64	%r69, %rd593;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd305, %r70;
setp.ge.s64	%p42, %rd305, %rd4;
@%p42 bra BB51_55;

st.shared.u64 [%rd121+4096], %rd553;
st.shared.u64 [%rd121+4104], %rd532;

BB51_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd306, %r71;
setp.ge.s64	%p43, %rd306, %rd4;
@%p43 bra BB51_57;

st.shared.u64 [%rd121+8192], %rd554;
st.shared.u64 [%rd121+8200], %rd531;

BB51_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd307, %r72;
setp.ge.s64	%p44, %rd307, %rd4;
@%p44 bra BB51_59;

st.shared.u64 [%rd121+12288], %rd555;
st.shared.u64 [%rd121+12296], %rd530;

BB51_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd308, %r73;
setp.ge.s64	%p45, %rd308, %rd4;
@%p45 bra BB51_61;

st.shared.u64 [%rd121+16384], %rd556;
st.shared.u64 [%rd121+16392], %rd529;

BB51_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd309, %r74;
setp.ge.s64	%p46, %rd309, %rd4;
@%p46 bra BB51_63;

st.shared.u64 [%rd121+20480], %rd557;
st.shared.u64 [%rd121+20488], %rd528;

BB51_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd310, %r75;
setp.ge.s64	%p47, %rd310, %rd4;
@%p47 bra BB51_66;

BB51_65:
st.shared.u64 [%rd121+24576], %rd558;
st.shared.u64 [%rd121+24584], %rd527;

BB51_66:
bar.sync 0;
mul.lo.s32 %r76, %r13, 7;
cvt.u64.u32	%rd122, %r76;
add.s64 %rd123, %rd5, %rd4;
min.s64 %rd124, %rd122, %rd123;
setp.lt.s64	%p48, %rd124, %rd4;
sub.s64 %rd311, %rd124, %rd4;
selp.b64	%rd566, 0, %rd311, %p48;
min.s64 %rd565, %rd5, %rd124;
setp.ge.s64	%p49, %rd566, %rd565;
@%p49 bra BB51_69;

add.s64 %rd312, %rd5, %rd124;
add.s64 %rd127, %rd312, -1;

BB51_68:
add.s64 %rd313, %rd565, %rd566;
shr.s64 %rd314, %rd313, 1;
sub.s64 %rd315, %rd127, %rd314;
shl.b64 %rd316, %rd315, 4;
add.s64 %rd318, %rd304, %rd316;
shl.b64 %rd319, %rd314, 4;
add.s64 %rd320, %rd304, %rd319;
ld.shared.u64 %rd321, [%rd320];
ld.shared.u64 %rd322, [%rd318];
setp.lt.s64	%p50, %rd322, %rd321;
add.s64 %rd323, %rd314, 1;
selp.b64	%rd566, %rd566, %rd323, %p50;
selp.b64	%rd565, %rd314, %rd565, %p50;
setp.lt.s64	%p51, %rd566, %rd565;
@%p51 bra BB51_68;

BB51_69:
shl.b64 %rd324, %rd566, 4;
add.s64 %rd135, %rd304, %rd324;
mov.u64 %rd579, %rd135;
shl.b64 %rd326, %rd5, 4;
add.s64 %rd136, %rd304, %rd326;
add.s64 %rd327, %rd124, %rd5;
sub.s64 %rd137, %rd327, %rd566;
shl.b64 %rd328, %rd137, 4;
add.s64 %rd140, %rd304, %rd328;
mov.u64 %rd567, %rd140;
ld.shared.u64 %rd329, [%rd135];
ld.shared.u64 %rd330, [%rd135+8];
add.u64 %rd331, %SP, 0;
cvta.to.local.u64 %rd332, %rd331;
st.local.u64 [%rd332+8], %rd330;
st.local.u64 [%rd332], %rd329;
ld.shared.u64 %rd333, [%rd140];
ld.shared.u64 %rd334, [%rd140+8];
add.u64 %rd335, %SP, 16;
cvta.to.local.u64 %rd336, %rd335;
st.local.u64 [%rd336+8], %rd334;
st.local.u64 [%rd336], %rd333;
shl.b64 %rd337, %rd123, 4;
add.s64 %rd141, %rd304, %rd337;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd140, %rd141;
@%p53 bra BB51_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd135, %rd136;
@%p55 bra BB51_72;

ld.local.u64 %rd342, [%rd332];
ld.local.u64 %rd343, [%rd336];
setp.ge.s64	%p82, %rd343, %rd342;

BB51_72:
selp.b64	%rd348, %rd332, %rd336, %p82;
ld.local.u64 %rd142, [%rd348];
ld.local.u64 %rd143, [%rd348+8];
@%p82 bra BB51_74;
bra.uni BB51_73;

BB51_74:
mov.u64 %rd578, %rd140;
add.s64 %rd358, %rd324, %rd304;
add.s64 %rd579, %rd358, 16;
mov.u64 %rd590, %rd579;
ld.shared.u64 %rd359, [%rd135+16];
ld.shared.u64 %rd362, [%rd135+24];
st.local.u64 [%rd332], %rd359;
st.local.u64 [%rd332+8], %rd362;
bra.uni BB51_75;

BB51_73:
mov.u64 %rd590, %rd135;
add.s64 %rd351, %rd328, %rd304;
add.s64 %rd567, %rd351, 16;
mov.u64 %rd578, %rd567;
ld.shared.u64 %rd352, [%rd140+16];
ld.shared.u64 %rd355, [%rd140+24];
st.local.u64 [%rd336], %rd352;
st.local.u64 [%rd336+8], %rd355;

BB51_75:
mov.u64 %rd153, %rd590;
mov.u64 %rd151, %rd578;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd567, %rd141;
@%p57 bra BB51_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd579, %rd136;
@%p59 bra BB51_78;

ld.local.u64 %rd367, [%rd332];
ld.local.u64 %rd368, [%rd336];
setp.ge.s64	%p83, %rd368, %rd367;

BB51_78:
selp.b64	%rd373, %rd332, %rd336, %p83;
ld.local.u64 %rd154, [%rd373];
ld.local.u64 %rd155, [%rd373+8];
@%p83 bra BB51_80;
bra.uni BB51_79;

BB51_80:
add.s64 %rd579, %rd579, 16;
add.s64 %rd159, %rd153, 16;
ld.shared.u64 %rd378, [%rd153+16];
ld.shared.u64 %rd381, [%rd153+24];
st.local.u64 [%rd332], %rd378;
st.local.u64 [%rd332+8], %rd381;
mov.u64 %rd577, %rd151;
mov.u64 %rd589, %rd159;
bra.uni BB51_81;

BB51_79:
add.s64 %rd567, %rd567, 16;
add.s64 %rd157, %rd151, 16;
ld.shared.u64 %rd374, [%rd151+16];
ld.shared.u64 %rd377, [%rd151+24];
st.local.u64 [%rd336], %rd374;
st.local.u64 [%rd336+8], %rd377;
mov.u64 %rd577, %rd157;
mov.u64 %rd589, %rd153;

BB51_81:
mov.u64 %rd163, %rd589;
mov.u64 %rd161, %rd577;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd567, %rd141;
@%p61 bra BB51_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd579, %rd136;
@%p63 bra BB51_84;

ld.local.u64 %rd386, [%rd332];
ld.local.u64 %rd387, [%rd336];
setp.ge.s64	%p84, %rd387, %rd386;

BB51_84:
selp.b64	%rd392, %rd332, %rd336, %p84;
ld.local.u64 %rd164, [%rd392];
ld.local.u64 %rd165, [%rd392+8];
@%p84 bra BB51_86;
bra.uni BB51_85;

BB51_86:
add.s64 %rd579, %rd579, 16;
add.s64 %rd169, %rd163, 16;
ld.shared.u64 %rd397, [%rd163+16];
st.local.u64 [%rd332], %rd397;
ld.shared.u64 %rd400, [%rd163+24];
st.local.u64 [%rd332+8], %rd400;
mov.u64 %rd576, %rd161;
mov.u64 %rd588, %rd169;
bra.uni BB51_87;

BB51_85:
add.s64 %rd567, %rd567, 16;
add.s64 %rd167, %rd161, 16;
ld.shared.u64 %rd393, [%rd161+16];
st.local.u64 [%rd336], %rd393;
ld.shared.u64 %rd396, [%rd161+24];
st.local.u64 [%rd336+8], %rd396;
mov.u64 %rd576, %rd167;
mov.u64 %rd588, %rd163;

BB51_87:
mov.u64 %rd173, %rd588;
mov.u64 %rd171, %rd576;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd567, %rd141;
@%p65 bra BB51_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd579, %rd136;
@%p67 bra BB51_90;

ld.local.u64 %rd405, [%rd332];
ld.local.u64 %rd406, [%rd336];
setp.ge.s64	%p85, %rd406, %rd405;

BB51_90:
selp.b64	%rd411, %rd332, %rd336, %p85;
ld.local.u64 %rd174, [%rd411];
ld.local.u64 %rd175, [%rd411+8];
@%p85 bra BB51_92;
bra.uni BB51_91;

BB51_92:
add.s64 %rd579, %rd579, 16;
add.s64 %rd179, %rd173, 16;
ld.shared.u64 %rd416, [%rd173+16];
st.local.u64 [%rd332], %rd416;
ld.shared.u64 %rd419, [%rd173+24];
st.local.u64 [%rd332+8], %rd419;
mov.u64 %rd575, %rd171;
mov.u64 %rd587, %rd179;
bra.uni BB51_93;

BB51_91:
add.s64 %rd567, %rd567, 16;
add.s64 %rd177, %rd171, 16;
ld.shared.u64 %rd412, [%rd171+16];
st.local.u64 [%rd336], %rd412;
ld.shared.u64 %rd415, [%rd171+24];
st.local.u64 [%rd336+8], %rd415;
mov.u64 %rd575, %rd177;
mov.u64 %rd587, %rd173;

BB51_93:
mov.u64 %rd183, %rd587;
mov.u64 %rd181, %rd575;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd567, %rd141;
@%p69 bra BB51_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd579, %rd136;
@%p71 bra BB51_96;

ld.local.u64 %rd424, [%rd332];
ld.local.u64 %rd425, [%rd336];
setp.ge.s64	%p86, %rd425, %rd424;

BB51_96:
selp.b64	%rd430, %rd332, %rd336, %p86;
ld.local.u64 %rd184, [%rd430];
ld.local.u64 %rd185, [%rd430+8];
@%p86 bra BB51_98;
bra.uni BB51_97;

BB51_98:
add.s64 %rd579, %rd579, 16;
add.s64 %rd189, %rd183, 16;
ld.shared.u64 %rd435, [%rd183+16];
st.local.u64 [%rd332], %rd435;
ld.shared.u64 %rd438, [%rd183+24];
st.local.u64 [%rd332+8], %rd438;
mov.u64 %rd574, %rd181;
mov.u64 %rd586, %rd189;
bra.uni BB51_99;

BB51_97:
add.s64 %rd567, %rd567, 16;
add.s64 %rd187, %rd181, 16;
ld.shared.u64 %rd431, [%rd181+16];
st.local.u64 [%rd336], %rd431;
ld.shared.u64 %rd434, [%rd181+24];
st.local.u64 [%rd336+8], %rd434;
mov.u64 %rd574, %rd187;
mov.u64 %rd586, %rd183;

BB51_99:
mov.u64 %rd193, %rd586;
mov.u64 %rd191, %rd574;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd567, %rd141;
@%p73 bra BB51_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd579, %rd136;
@%p75 bra BB51_102;

ld.local.u64 %rd443, [%rd332];
ld.local.u64 %rd444, [%rd336];
setp.ge.s64	%p87, %rd444, %rd443;

BB51_102:
selp.b64	%rd449, %rd332, %rd336, %p87;
ld.local.u64 %rd194, [%rd449];
ld.local.u64 %rd195, [%rd449+8];
@%p87 bra BB51_104;
bra.uni BB51_103;

BB51_104:
add.s64 %rd579, %rd579, 16;
add.s64 %rd199, %rd193, 16;
ld.shared.u64 %rd454, [%rd193+16];
st.local.u64 [%rd332], %rd454;
ld.shared.u64 %rd457, [%rd193+24];
st.local.u64 [%rd332+8], %rd457;
mov.u64 %rd573, %rd191;
mov.u64 %rd585, %rd199;
bra.uni BB51_105;

BB51_103:
add.s64 %rd567, %rd567, 16;
add.s64 %rd197, %rd191, 16;
ld.shared.u64 %rd450, [%rd191+16];
st.local.u64 [%rd336], %rd450;
ld.shared.u64 %rd453, [%rd191+24];
st.local.u64 [%rd336+8], %rd453;
mov.u64 %rd573, %rd197;
mov.u64 %rd585, %rd193;

BB51_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd567, %rd141;
@%p77 bra BB51_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd579, %rd136;
@%p79 bra BB51_108;

ld.local.u64 %rd462, [%rd332];
ld.local.u64 %rd463, [%rd336];
setp.ge.s64	%p88, %rd463, %rd462;

BB51_108:
selp.b64	%rd468, %rd332, %rd336, %p88;
ld.local.u64 %rd204, [%rd468];
ld.local.u64 %rd205, [%rd468+8];
@%p88 bra BB51_110;
bra.uni BB51_109;

BB51_110:
ld.shared.u64 %rd473, [%rd585+16];
st.local.u64 [%rd332], %rd473;
ld.shared.u64 %rd476, [%rd585+24];
st.local.u64 [%rd332+8], %rd476;
bra.uni BB51_111;

BB51_109:
ld.shared.u64 %rd469, [%rd573+16];
st.local.u64 [%rd336], %rd469;
ld.shared.u64 %rd472, [%rd573+24];
st.local.u64 [%rd336+8], %rd472;

BB51_111:
bar.sync 0;
shl.b64 %rd477, %rd122, 4;
add.s64 %rd479, %rd304, %rd477;
st.shared.u64 [%rd479], %rd142;
st.shared.u64 [%rd479+8], %rd143;
st.shared.u64 [%rd479+16], %rd154;
st.shared.u64 [%rd479+24], %rd155;
st.shared.u64 [%rd479+32], %rd164;
st.shared.u64 [%rd479+40], %rd165;
st.shared.u64 [%rd479+48], %rd174;
st.shared.u64 [%rd479+56], %rd175;
st.shared.u64 [%rd479+64], %rd184;
st.shared.u64 [%rd479+72], %rd185;
st.shared.u64 [%rd479+80], %rd194;
st.shared.u64 [%rd479+88], %rd195;
st.shared.u64 [%rd479+96], %rd204;
st.shared.u64 [%rd479+104], %rd205;
bar.sync 0;
setp.ge.s64	%p80, %rd593, %rd123;
@%p80 bra BB51_114;

cvta.to.global.u64 %rd480, %rd220;
cvt.u64.u32	%rd481, %r13;
mul.wide.u32 %rd482, %r13, 16;
add.s64 %rd592, %rd304, %rd482;
mul.wide.u32 %rd484, %r18, 1792;
add.s64 %rd485, %rd484, %rd481;
shl.b64 %rd486, %rd485, 4;
add.s64 %rd591, %rd480, %rd486;

BB51_113:
ld.shared.u64 %rd487, [%rd592];
ld.shared.u64 %rd488, [%rd592+8];
st.global.u64 [%rd591], %rd487;
st.global.u64 [%rd591+8], %rd488;
add.s64 %rd592, %rd592, 4096;
add.s64 %rd591, %rd591, 4096;
add.s64 %rd593, %rd593, 256;
setp.lt.s64	%p81, %rd593, %rd123;
@%p81 bra BB51_113;

BB51_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot52[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<94>;
.reg .b16 %rs<4>;
.reg .b32 %r<102>;
.reg .b64 %rd<665>;


mov.u64 %rd664, __local_depot52;
cvta.local.u64 %SP, %rd664;
ld.param.u64 %rd225, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd224, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd223, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+32];
ld.param.u64 %rd219, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd221, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+16];
ld.param.u64 %rd226, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd222, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd220;
cvta.to.global.u64 %rd227, %rd222;
cvta.to.global.u64 %rd2, %rd226;
mov.u32 %r16, %ctaid.x;
cvt.u32.u64	%r1, %rd221;
cvt.u32.u64	%r17, %rd219;
mul.wide.u32 %rd228, %r16, 8;
add.s64 %rd229, %rd227, %rd228;
ld.global.u32 %r2, [%rd229];
ld.global.u32 %r18, [%rd229+8];
neg.s32 %r19, %r17;
and.b32 %r3, %r16, %r19;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r20, %r18, %r5;
min.s32 %r101, %r20, %r1;
add.s32 %r21, %r16, %r4;
mul.lo.s32 %r22, %r21, 1792;
sub.s32 %r23, %r22, %r2;
min.s32 %r7, %r23, %r1;
add.s32 %r24, %r22, 1792;
sub.s32 %r25, %r24, %r18;
min.s32 %r100, %r25, %r1;
add.s32 %r26, %r17, -1;
and.b32 %r27, %r16, %r26;
setp.ne.s32	%p15, %r26, %r27;
@%p15 bra BB52_2;

add.s32 %r28, %r3, %r4;
mul.lo.s32 %r29, %r28, 1792;
min.s32 %r101, %r29, %r1;
mad.lo.s32 %r30, %r4, 2, %r3;
mul.lo.s32 %r31, %r30, 1792;
min.s32 %r100, %r31, %r1;

BB52_2:
add.s32 %r32, %r5, %r2;
cvt.s64.s32	%rd230, %r100;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd230, %rd3;
cvt.s64.s32	%rd231, %r101;
cvt.s64.s32	%rd232, %r32;
sub.s64 %rd5, %rd231, %rd232;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd663, %r13;
add.s64 %rd233, %rd663, %rd232;
shl.b64 %rd234, %rd233, 4;
add.s64 %rd7, %rd1, %rd234;
@%p16 bra BB52_17;
bra.uni BB52_3;

BB52_17:
ld.global.u64 %rd559, [%rd7];
ld.global.u64 %rd540, [%rd7+8];
ld.global.u64 %rd560, [%rd7+4096];
ld.global.u64 %rd539, [%rd7+4104];
ld.global.u64 %rd561, [%rd7+8192];
ld.global.u64 %rd538, [%rd7+8200];
ld.global.u64 %rd562, [%rd7+12288];
ld.global.u64 %rd537, [%rd7+12296];
ld.global.u64 %rd563, [%rd7+16384];
ld.global.u64 %rd536, [%rd7+16392];
ld.global.u64 %rd564, [%rd7+20480];
ld.global.u64 %rd535, [%rd7+20488];
ld.global.u64 %rd565, [%rd7+24576];
ld.global.u64 %rd534, [%rd7+24584];
bra.uni BB52_18;

BB52_3:
mov.u64 %rd236, 0;
mov.u64 %rd540, %rd236;
setp.ge.s64	%p17, %rd663, %rd5;
mov.u64 %rd571, %rd236;
@%p17 bra BB52_5;

ld.global.u64 %rd8, [%rd7];
ld.global.u64 %rd540, [%rd7+8];
mov.u64 %rd571, %rd8;

BB52_5:
mov.u64 %rd547, %rd571;
mov.u64 %rd559, %rd547;
cvt.u32.u64	%r33, %rd663;
add.s32 %r34, %r33, 256;
cvt.u64.u32	%rd239, %r34;
mov.u64 %rd539, %rd236;
setp.ge.s64	%p18, %rd239, %rd5;
mov.u64 %rd570, %rd236;
@%p18 bra BB52_7;

ld.global.u64 %rd570, [%rd7+4096];
ld.global.u64 %rd539, [%rd7+4104];

BB52_7:
mov.u64 %rd560, %rd570;
add.s32 %r35, %r13, 512;
cvt.u64.u32	%rd242, %r35;
mov.u64 %rd538, %rd236;
setp.ge.s64	%p19, %rd242, %rd5;
mov.u64 %rd569, %rd236;
@%p19 bra BB52_9;

ld.global.u64 %rd569, [%rd7+8192];
ld.global.u64 %rd538, [%rd7+8200];

BB52_9:
mov.u64 %rd561, %rd569;
add.s32 %r36, %r13, 768;
cvt.u64.u32	%rd245, %r36;
mov.u64 %rd537, %rd236;
setp.ge.s64	%p20, %rd245, %rd5;
mov.u64 %rd568, %rd236;
@%p20 bra BB52_11;

ld.global.u64 %rd568, [%rd7+12288];
ld.global.u64 %rd537, [%rd7+12296];

BB52_11:
mov.u64 %rd562, %rd568;
add.s32 %r37, %r13, 1024;
cvt.u64.u32	%rd248, %r37;
mov.u64 %rd536, %rd236;
setp.ge.s64	%p21, %rd248, %rd5;
mov.u64 %rd567, %rd236;
@%p21 bra BB52_13;

ld.global.u64 %rd567, [%rd7+16384];
ld.global.u64 %rd536, [%rd7+16392];

BB52_13:
mov.u64 %rd563, %rd567;
add.s32 %r38, %r13, 1280;
cvt.u64.u32	%rd251, %r38;
mov.u64 %rd535, %rd236;
setp.ge.s64	%p22, %rd251, %rd5;
mov.u64 %rd566, %rd236;
@%p22 bra BB52_15;

ld.global.u64 %rd566, [%rd7+20480];
ld.global.u64 %rd535, [%rd7+20488];

BB52_15:
mov.u64 %rd564, %rd566;
add.s32 %r39, %r13, 1536;
cvt.u64.u32	%rd254, %r39;
mov.u64 %rd534, %rd236;
setp.ge.s64	%p23, %rd254, %rd5;
mov.u64 %rd565, %rd236;
@%p23 bra BB52_18;

ld.global.u64 %rd565, [%rd7+24576];
ld.global.u64 %rd534, [%rd7+24584];

BB52_18:
@%p16 bra BB52_33;
bra.uni BB52_19;

BB52_33:
cvt.u64.u32	%rd304, %r13;
cvt.u64.u32	%rd305, %r16;
mul.lo.s64 %rd306, %rd305, %rd225;
add.s64 %rd307, %rd304, %rd306;
shl.b64 %rd308, %rd307, 4;
add.s64 %rd309, %rd2, %rd308;
st.global.u64 [%rd309], %rd559;
st.global.u64 [%rd309+8], %rd540;
st.global.u64 [%rd309+4096], %rd560;
st.global.u64 [%rd309+4104], %rd539;
st.global.u64 [%rd309+8192], %rd561;
st.global.u64 [%rd309+8200], %rd538;
st.global.u64 [%rd309+12288], %rd562;
st.global.u64 [%rd309+12296], %rd537;
st.global.u64 [%rd309+16384], %rd563;
st.global.u64 [%rd309+16392], %rd536;
st.global.u64 [%rd309+20480], %rd564;
st.global.u64 [%rd309+20488], %rd535;
st.global.u64 [%rd309+24576], %rd565;
st.global.u64 [%rd309+24584], %rd534;
bra.uni BB52_34;

BB52_19:
setp.ge.s64	%p25, %rd663, %rd5;
@%p25 bra BB52_21;

cvt.u64.u32	%rd257, %r16;
mul.lo.s64 %rd258, %rd257, %rd225;
add.s64 %rd259, %rd663, %rd258;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd261, %rd2, %rd260;
st.global.u64 [%rd261], %rd559;
st.global.u64 [%rd261+8], %rd540;

BB52_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd262, %r44;
setp.ge.s64	%p26, %rd262, %rd5;
@%p26 bra BB52_23;

cvt.u64.u32	%rd264, %r16;
mul.lo.s64 %rd265, %rd264, %rd225;
add.s64 %rd266, %rd663, %rd265;
shl.b64 %rd267, %rd266, 4;
add.s64 %rd268, %rd2, %rd267;
st.global.u64 [%rd268+4096], %rd560;
st.global.u64 [%rd268+4104], %rd539;

BB52_23:
add.s32 %r48, %r13, 512;
cvt.u64.u32	%rd269, %r48;
setp.ge.s64	%p27, %rd269, %rd5;
@%p27 bra BB52_25;

cvt.u64.u32	%rd271, %r16;
mul.lo.s64 %rd272, %rd271, %rd225;
add.s64 %rd273, %rd663, %rd272;
shl.b64 %rd274, %rd273, 4;
add.s64 %rd275, %rd2, %rd274;
st.global.u64 [%rd275+8192], %rd561;
st.global.u64 [%rd275+8200], %rd538;

BB52_25:
add.s32 %r52, %r13, 768;
cvt.u64.u32	%rd276, %r52;
setp.ge.s64	%p28, %rd276, %rd5;
@%p28 bra BB52_27;

cvt.u64.u32	%rd278, %r16;
mul.lo.s64 %rd279, %rd278, %rd225;
add.s64 %rd280, %rd663, %rd279;
shl.b64 %rd281, %rd280, 4;
add.s64 %rd282, %rd2, %rd281;
st.global.u64 [%rd282+12288], %rd562;
st.global.u64 [%rd282+12296], %rd537;

BB52_27:
add.s32 %r56, %r13, 1024;
cvt.u64.u32	%rd283, %r56;
setp.ge.s64	%p29, %rd283, %rd5;
@%p29 bra BB52_29;

cvt.u64.u32	%rd285, %r16;
mul.lo.s64 %rd286, %rd285, %rd225;
add.s64 %rd287, %rd663, %rd286;
shl.b64 %rd288, %rd287, 4;
add.s64 %rd289, %rd2, %rd288;
st.global.u64 [%rd289+16384], %rd563;
st.global.u64 [%rd289+16392], %rd536;

BB52_29:
add.s32 %r60, %r13, 1280;
cvt.u64.u32	%rd290, %r60;
setp.ge.s64	%p30, %rd290, %rd5;
@%p30 bra BB52_31;

cvt.u64.u32	%rd292, %r16;
mul.lo.s64 %rd293, %rd292, %rd225;
add.s64 %rd294, %rd663, %rd293;
shl.b64 %rd295, %rd294, 4;
add.s64 %rd296, %rd2, %rd295;
st.global.u64 [%rd296+20480], %rd564;
st.global.u64 [%rd296+20488], %rd535;

BB52_31:
add.s32 %r64, %r13, 1536;
cvt.u64.u32	%rd297, %r64;
setp.ge.s64	%p31, %rd297, %rd5;
@%p31 bra BB52_34;

cvt.u64.u32	%rd299, %r16;
mul.lo.s64 %rd300, %rd299, %rd225;
add.s64 %rd301, %rd663, %rd300;
shl.b64 %rd302, %rd301, 4;
add.s64 %rd303, %rd2, %rd302;
st.global.u64 [%rd303+24576], %rd565;
st.global.u64 [%rd303+24584], %rd534;

BB52_34:
cvt.u64.u32	%rd63, %r16;
mul.lo.s64 %rd310, %rd63, %rd225;
add.s64 %rd64, %rd5, %rd310;
add.s64 %rd311, %rd663, %rd3;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd66, %rd1, %rd312;
setp.gt.s64	%p32, %rd4, 1791;
@%p32 bra BB52_49;
bra.uni BB52_35;

BB52_49:
ld.global.u64 %rd597, [%rd66];
ld.global.u64 %rd578, [%rd66+8];
ld.global.u64 %rd598, [%rd66+4096];
ld.global.u64 %rd577, [%rd66+4104];
ld.global.u64 %rd599, [%rd66+8192];
ld.global.u64 %rd576, [%rd66+8200];
ld.global.u64 %rd600, [%rd66+12288];
ld.global.u64 %rd575, [%rd66+12296];
ld.global.u64 %rd601, [%rd66+16384];
ld.global.u64 %rd574, [%rd66+16392];
ld.global.u64 %rd602, [%rd66+20480];
ld.global.u64 %rd573, [%rd66+20488];
ld.global.u64 %rd603, [%rd66+24576];
ld.global.u64 %rd572, [%rd66+24584];
bra.uni BB52_50;

BB52_35:
mov.u64 %rd314, 0;
mov.u64 %rd578, %rd314;
setp.ge.s64	%p33, %rd663, %rd4;
mov.u64 %rd609, %rd314;
@%p33 bra BB52_37;

ld.global.u64 %rd67, [%rd66];
ld.global.u64 %rd578, [%rd66+8];
mov.u64 %rd609, %rd67;

BB52_37:
mov.u64 %rd585, %rd609;
mov.u64 %rd597, %rd585;
cvt.u32.u64	%r70, %rd663;
add.s32 %r71, %r70, 256;
cvt.u64.u32	%rd317, %r71;
mov.u64 %rd577, %rd314;
setp.ge.s64	%p34, %rd317, %rd4;
mov.u64 %rd608, %rd314;
@%p34 bra BB52_39;

ld.global.u64 %rd608, [%rd66+4096];
ld.global.u64 %rd577, [%rd66+4104];

BB52_39:
mov.u64 %rd598, %rd608;
add.s32 %r72, %r13, 512;
cvt.u64.u32	%rd320, %r72;
mov.u64 %rd576, %rd314;
setp.ge.s64	%p35, %rd320, %rd4;
mov.u64 %rd607, %rd314;
@%p35 bra BB52_41;

ld.global.u64 %rd607, [%rd66+8192];
ld.global.u64 %rd576, [%rd66+8200];

BB52_41:
mov.u64 %rd599, %rd607;
add.s32 %r73, %r13, 768;
cvt.u64.u32	%rd323, %r73;
mov.u64 %rd575, %rd314;
setp.ge.s64	%p36, %rd323, %rd4;
mov.u64 %rd606, %rd314;
@%p36 bra BB52_43;

ld.global.u64 %rd606, [%rd66+12288];
ld.global.u64 %rd575, [%rd66+12296];

BB52_43:
mov.u64 %rd600, %rd606;
add.s32 %r74, %r13, 1024;
cvt.u64.u32	%rd326, %r74;
mov.u64 %rd574, %rd314;
setp.ge.s64	%p37, %rd326, %rd4;
mov.u64 %rd605, %rd314;
@%p37 bra BB52_45;

ld.global.u64 %rd605, [%rd66+16384];
ld.global.u64 %rd574, [%rd66+16392];

BB52_45:
mov.u64 %rd601, %rd605;
add.s32 %r75, %r13, 1280;
cvt.u64.u32	%rd329, %r75;
mov.u64 %rd573, %rd314;
setp.ge.s64	%p38, %rd329, %rd4;
mov.u64 %rd604, %rd314;
@%p38 bra BB52_47;

ld.global.u64 %rd604, [%rd66+20480];
ld.global.u64 %rd573, [%rd66+20488];

BB52_47:
mov.u64 %rd602, %rd604;
add.s32 %r76, %r13, 1536;
cvt.u64.u32	%rd332, %r76;
mov.u64 %rd572, %rd314;
setp.ge.s64	%p39, %rd332, %rd4;
mov.u64 %rd603, %rd314;
@%p39 bra BB52_50;

ld.global.u64 %rd603, [%rd66+24576];
ld.global.u64 %rd572, [%rd66+24584];

BB52_50:
add.s64 %rd334, %rd663, %rd64;
shl.b64 %rd335, %rd334, 4;
add.s64 %rd121, %rd2, %rd335;
@%p32 bra BB52_64;
bra.uni BB52_51;

BB52_64:
st.global.u64 [%rd121], %rd597;
st.global.u64 [%rd121+8], %rd578;
st.global.u64 [%rd121+4096], %rd598;
st.global.u64 [%rd121+4104], %rd577;
st.global.u64 [%rd121+8192], %rd599;
st.global.u64 [%rd121+8200], %rd576;
st.global.u64 [%rd121+12288], %rd600;
st.global.u64 [%rd121+12296], %rd575;
st.global.u64 [%rd121+16384], %rd601;
st.global.u64 [%rd121+16392], %rd574;
st.global.u64 [%rd121+20480], %rd602;
st.global.u64 [%rd121+20488], %rd573;
bra.uni BB52_65;

BB52_51:
setp.ge.s64	%p41, %rd663, %rd4;
@%p41 bra BB52_53;

st.global.u64 [%rd121], %rd597;
st.global.u64 [%rd121+8], %rd578;

BB52_53:
add.s32 %r80, %r13, 256;
cvt.u64.u32	%rd337, %r80;
setp.ge.s64	%p42, %rd337, %rd4;
@%p42 bra BB52_55;

st.global.u64 [%rd121+4096], %rd598;
st.global.u64 [%rd121+4104], %rd577;

BB52_55:
add.s32 %r82, %r13, 512;
cvt.u64.u32	%rd338, %r82;
setp.ge.s64	%p43, %rd338, %rd4;
@%p43 bra BB52_57;

st.global.u64 [%rd121+8192], %rd599;
st.global.u64 [%rd121+8200], %rd576;

BB52_57:
add.s32 %r84, %r13, 768;
cvt.u64.u32	%rd339, %r84;
setp.ge.s64	%p44, %rd339, %rd4;
@%p44 bra BB52_59;

st.global.u64 [%rd121+12288], %rd600;
st.global.u64 [%rd121+12296], %rd575;

BB52_59:
add.s32 %r86, %r13, 1024;
cvt.u64.u32	%rd340, %r86;
setp.ge.s64	%p45, %rd340, %rd4;
@%p45 bra BB52_61;

st.global.u64 [%rd121+16384], %rd601;
st.global.u64 [%rd121+16392], %rd574;

BB52_61:
add.s32 %r88, %r13, 1280;
cvt.u64.u32	%rd341, %r88;
setp.ge.s64	%p46, %rd341, %rd4;
@%p46 bra BB52_63;

st.global.u64 [%rd121+20480], %rd602;
st.global.u64 [%rd121+20488], %rd573;

BB52_63:
add.s32 %r90, %r13, 1536;
cvt.u64.u32	%rd342, %r90;
setp.ge.s64	%p47, %rd342, %rd4;
@%p47 bra BB52_66;

BB52_65:
st.global.u64 [%rd121+24576], %rd603;
st.global.u64 [%rd121+24584], %rd572;

BB52_66:
bar.sync 0;
mul.lo.s32 %r92, %r13, 7;
cvt.u64.u32	%rd343, %r92;
add.s64 %rd122, %rd5, %rd4;
min.s64 %rd123, %rd343, %rd122;
setp.lt.s64	%p48, %rd123, %rd4;
sub.s64 %rd344, %rd123, %rd4;
selp.b64	%rd611, 0, %rd344, %p48;
min.s64 %rd610, %rd5, %rd123;
setp.ge.s64	%p49, %rd611, %rd610;
@%p49 bra BB52_69;

add.s64 %rd345, %rd64, %rd123;
add.s64 %rd126, %rd345, -1;

BB52_68:
add.s64 %rd346, %rd610, %rd611;
shr.s64 %rd347, %rd346, 1;
sub.s64 %rd348, %rd126, %rd347;
add.s64 %rd349, %rd347, %rd310;
shl.b64 %rd350, %rd348, 4;
add.s64 %rd351, %rd2, %rd350;
shl.b64 %rd352, %rd349, 4;
add.s64 %rd353, %rd2, %rd352;
ld.global.u64 %rd354, [%rd353];
ld.global.u64 %rd355, [%rd351];
setp.lt.s64	%p50, %rd355, %rd354;
add.s64 %rd356, %rd347, 1;
selp.b64	%rd611, %rd611, %rd356, %p50;
selp.b64	%rd610, %rd347, %rd610, %p50;
setp.lt.s64	%p51, %rd611, %rd610;
@%p51 bra BB52_68;

BB52_69:
add.s64 %rd133, %rd611, %rd310;
shl.b64 %rd360, %rd133, 4;
add.s64 %rd134, %rd2, %rd360;
shl.b64 %rd361, %rd64, 4;
add.s64 %rd135, %rd2, %rd361;
add.s64 %rd362, %rd64, %rd123;
sub.s64 %rd136, %rd362, %rd611;
shl.b64 %rd363, %rd136, 4;
add.s64 %rd137, %rd2, %rd363;
add.s64 %rd364, %rd122, %rd310;
shl.b64 %rd365, %rd364, 4;
add.s64 %rd138, %rd2, %rd365;
add.u64 %rd366, %SP, 0;
cvta.to.local.u64 %rd139, %rd366;
mov.u64 %rd612, 0;
mov.pred %p52, 0;
@%p52 bra BB52_71;

BB52_70:
add.s64 %rd367, %rd139, %rd612;
mov.u16 %rs2, 0;
st.local.u8 [%rd367], %rs2;
add.s64 %rd612, %rd612, 1;
setp.lt.u64	%p53, %rd612, 16;
@%p53 bra BB52_70;

BB52_71:
ld.global.u64 %rd369, [%rd134];
ld.global.u64 %rd370, [%rd134+8];
st.local.u64 [%rd139+8], %rd370;
st.local.u64 [%rd139], %rd369;
add.u64 %rd373, %SP, 16;
cvta.to.local.u64 %rd142, %rd373;
mov.u64 %rd613, 0;
@%p52 bra BB52_73;

BB52_72:
add.s64 %rd374, %rd142, %rd613;
mov.u16 %rs3, 0;
st.local.u8 [%rd374], %rs3;
add.s64 %rd613, %rd613, 1;
setp.lt.u64	%p55, %rd613, 16;
@%p55 bra BB52_72;

BB52_73:
ld.global.u64 %rd375, [%rd137];
ld.global.u64 %rd376, [%rd137+8];
st.local.u64 [%rd142+8], %rd376;
st.local.u64 [%rd142], %rd375;
mov.pred %p87, -1;
setp.ge.u64	%p57, %rd137, %rd138;
@%p57 bra BB52_76;

mov.pred %p87, 0;
setp.ge.u64	%p59, %rd134, %rd135;
@%p59 bra BB52_76;

ld.local.u64 %rd383, [%rd139];
ld.local.u64 %rd384, [%rd142];
setp.ge.s64	%p87, %rd384, %rd383;

BB52_76:
selp.b64	%rd389, %rd139, %rd142, %p87;
ld.local.u64 %rd145, [%rd389];
ld.local.u64 %rd146, [%rd389+8];
@%p87 bra BB52_78;
bra.uni BB52_77;

BB52_78:
add.s64 %rd397, %rd360, %rd2;
add.s64 %rd149, %rd397, 16;
mov.u64 %rd658, %rd149;
ld.global.u64 %rd398, [%rd134+16];
st.local.u64 [%rd139], %rd398;
ld.global.u64 %rd401, [%rd134+24];
st.local.u64 [%rd139+8], %rd401;
mov.u64 %rd635, %rd137;
mov.u64 %rd636, %rd137;
mov.u64 %rd659, %rd149;
bra.uni BB52_79;

BB52_77:
add.s64 %rd391, %rd363, %rd2;
add.s64 %rd147, %rd391, 16;
mov.u64 %rd635, %rd147;
ld.global.u64 %rd392, [%rd137+16];
st.local.u64 [%rd142], %rd392;
ld.global.u64 %rd395, [%rd137+24];
st.local.u64 [%rd142+8], %rd395;
mov.u64 %rd636, %rd147;
mov.u64 %rd658, %rd134;
mov.u64 %rd659, %rd134;

BB52_79:
mov.u64 %rd154, %rd658;
mov.u64 %rd657, %rd659;
mov.u64 %rd152, %rd635;
mov.u64 %rd634, %rd636;
mov.pred %p88, -1;
setp.ge.u64	%p61, %rd634, %rd138;
@%p61 bra BB52_82;

mov.pred %p88, 0;
setp.ge.u64	%p63, %rd657, %rd135;
@%p63 bra BB52_82;

ld.local.u64 %rd406, [%rd139];
ld.local.u64 %rd407, [%rd142];
setp.ge.s64	%p88, %rd407, %rd406;

BB52_82:
selp.b64	%rd412, %rd139, %rd142, %p88;
ld.local.u64 %rd155, [%rd412];
ld.local.u64 %rd156, [%rd412+8];
@%p88 bra BB52_84;
bra.uni BB52_83;

BB52_84:
add.s64 %rd657, %rd657, 16;
add.s64 %rd160, %rd154, 16;
ld.global.u64 %rd417, [%rd154+16];
st.local.u64 [%rd139], %rd417;
ld.global.u64 %rd420, [%rd154+24];
st.local.u64 [%rd139+8], %rd420;
mov.u64 %rd633, %rd152;
mov.u64 %rd656, %rd160;
bra.uni BB52_85;

BB52_83:
add.s64 %rd634, %rd634, 16;
add.s64 %rd158, %rd152, 16;
ld.global.u64 %rd413, [%rd152+16];
st.local.u64 [%rd142], %rd413;
ld.global.u64 %rd416, [%rd152+24];
st.local.u64 [%rd142+8], %rd416;
mov.u64 %rd633, %rd158;
mov.u64 %rd656, %rd154;

BB52_85:
mov.u64 %rd164, %rd656;
mov.u64 %rd655, %rd657;
mov.u64 %rd162, %rd633;
mov.u64 %rd632, %rd634;
mov.pred %p89, -1;
setp.ge.u64	%p65, %rd632, %rd138;
@%p65 bra BB52_88;

mov.pred %p89, 0;
setp.ge.u64	%p67, %rd655, %rd135;
@%p67 bra BB52_88;

ld.local.u64 %rd425, [%rd139];
ld.local.u64 %rd426, [%rd142];
setp.ge.s64	%p89, %rd426, %rd425;

BB52_88:
selp.b64	%rd431, %rd139, %rd142, %p89;
ld.local.u64 %rd165, [%rd431];
ld.local.u64 %rd166, [%rd431+8];
@%p89 bra BB52_90;
bra.uni BB52_89;

BB52_90:
add.s64 %rd655, %rd655, 16;
add.s64 %rd170, %rd164, 16;
ld.global.u64 %rd436, [%rd164+16];
st.local.u64 [%rd139], %rd436;
ld.global.u64 %rd439, [%rd164+24];
st.local.u64 [%rd139+8], %rd439;
mov.u64 %rd631, %rd162;
mov.u64 %rd654, %rd170;
bra.uni BB52_91;

BB52_89:
add.s64 %rd632, %rd632, 16;
add.s64 %rd168, %rd162, 16;
ld.global.u64 %rd432, [%rd162+16];
st.local.u64 [%rd142], %rd432;
ld.global.u64 %rd435, [%rd162+24];
st.local.u64 [%rd142+8], %rd435;
mov.u64 %rd631, %rd168;
mov.u64 %rd654, %rd164;

BB52_91:
mov.u64 %rd174, %rd654;
mov.u64 %rd653, %rd655;
mov.u64 %rd172, %rd631;
mov.u64 %rd630, %rd632;
mov.pred %p90, -1;
setp.ge.u64	%p69, %rd630, %rd138;
@%p69 bra BB52_94;

mov.pred %p90, 0;
setp.ge.u64	%p71, %rd653, %rd135;
@%p71 bra BB52_94;

ld.local.u64 %rd444, [%rd139];
ld.local.u64 %rd445, [%rd142];
setp.ge.s64	%p90, %rd445, %rd444;

BB52_94:
selp.b64	%rd450, %rd139, %rd142, %p90;
ld.local.u64 %rd175, [%rd450];
ld.local.u64 %rd176, [%rd450+8];
@%p90 bra BB52_96;
bra.uni BB52_95;

BB52_96:
add.s64 %rd653, %rd653, 16;
add.s64 %rd180, %rd174, 16;
ld.global.u64 %rd455, [%rd174+16];
st.local.u64 [%rd139], %rd455;
ld.global.u64 %rd458, [%rd174+24];
st.local.u64 [%rd139+8], %rd458;
mov.u64 %rd629, %rd172;
mov.u64 %rd652, %rd180;
bra.uni BB52_97;

BB52_95:
add.s64 %rd630, %rd630, 16;
add.s64 %rd178, %rd172, 16;
ld.global.u64 %rd451, [%rd172+16];
st.local.u64 [%rd142], %rd451;
ld.global.u64 %rd454, [%rd172+24];
st.local.u64 [%rd142+8], %rd454;
mov.u64 %rd629, %rd178;
mov.u64 %rd652, %rd174;

BB52_97:
mov.u64 %rd184, %rd652;
mov.u64 %rd651, %rd653;
mov.u64 %rd182, %rd629;
mov.u64 %rd628, %rd630;
mov.pred %p91, -1;
setp.ge.u64	%p73, %rd628, %rd138;
@%p73 bra BB52_100;

mov.pred %p91, 0;
setp.ge.u64	%p75, %rd651, %rd135;
@%p75 bra BB52_100;

ld.local.u64 %rd463, [%rd139];
ld.local.u64 %rd464, [%rd142];
setp.ge.s64	%p91, %rd464, %rd463;

BB52_100:
selp.b64	%rd469, %rd139, %rd142, %p91;
ld.local.u64 %rd185, [%rd469];
ld.local.u64 %rd186, [%rd469+8];
@%p91 bra BB52_102;
bra.uni BB52_101;

BB52_102:
add.s64 %rd651, %rd651, 16;
add.s64 %rd190, %rd184, 16;
ld.global.u64 %rd474, [%rd184+16];
st.local.u64 [%rd139], %rd474;
ld.global.u64 %rd477, [%rd184+24];
st.local.u64 [%rd139+8], %rd477;
mov.u64 %rd627, %rd182;
mov.u64 %rd650, %rd190;
bra.uni BB52_103;

BB52_101:
add.s64 %rd628, %rd628, 16;
add.s64 %rd188, %rd182, 16;
ld.global.u64 %rd470, [%rd182+16];
st.local.u64 [%rd142], %rd470;
ld.global.u64 %rd473, [%rd182+24];
st.local.u64 [%rd142+8], %rd473;
mov.u64 %rd627, %rd188;
mov.u64 %rd650, %rd184;

BB52_103:
mov.u64 %rd194, %rd650;
mov.u64 %rd649, %rd651;
mov.u64 %rd192, %rd627;
mov.u64 %rd626, %rd628;
mov.pred %p92, -1;
setp.ge.u64	%p77, %rd626, %rd138;
@%p77 bra BB52_106;

mov.pred %p92, 0;
setp.ge.u64	%p79, %rd649, %rd135;
@%p79 bra BB52_106;

ld.local.u64 %rd482, [%rd139];
ld.local.u64 %rd483, [%rd142];
setp.ge.s64	%p92, %rd483, %rd482;

BB52_106:
selp.b64	%rd488, %rd139, %rd142, %p92;
ld.local.u64 %rd195, [%rd488];
ld.local.u64 %rd196, [%rd488+8];
@%p92 bra BB52_108;
bra.uni BB52_107;

BB52_108:
add.s64 %rd649, %rd649, 16;
add.s64 %rd200, %rd194, 16;
ld.global.u64 %rd493, [%rd194+16];
st.local.u64 [%rd139], %rd493;
ld.global.u64 %rd496, [%rd194+24];
st.local.u64 [%rd139+8], %rd496;
mov.u64 %rd625, %rd192;
mov.u64 %rd648, %rd200;
bra.uni BB52_109;

BB52_107:
add.s64 %rd626, %rd626, 16;
add.s64 %rd198, %rd192, 16;
ld.global.u64 %rd489, [%rd192+16];
st.local.u64 [%rd142], %rd489;
ld.global.u64 %rd492, [%rd192+24];
st.local.u64 [%rd142+8], %rd492;
mov.u64 %rd625, %rd198;
mov.u64 %rd648, %rd194;

BB52_109:
mov.pred %p93, -1;
setp.ge.u64	%p81, %rd626, %rd138;
@%p81 bra BB52_112;

mov.pred %p93, 0;
setp.ge.u64	%p83, %rd649, %rd135;
@%p83 bra BB52_112;

ld.local.u64 %rd501, [%rd139];
ld.local.u64 %rd502, [%rd142];
setp.ge.s64	%p93, %rd502, %rd501;

BB52_112:
selp.b64	%rd507, %rd139, %rd142, %p93;
ld.local.u64 %rd205, [%rd507];
ld.local.u64 %rd206, [%rd507+8];
@%p93 bra BB52_114;
bra.uni BB52_113;

BB52_114:
ld.global.u64 %rd512, [%rd648+16];
st.local.u64 [%rd139], %rd512;
ld.global.u64 %rd515, [%rd648+24];
st.local.u64 [%rd139+8], %rd515;
bra.uni BB52_115;

BB52_113:
ld.global.u64 %rd508, [%rd625+16];
st.local.u64 [%rd142], %rd508;
ld.global.u64 %rd511, [%rd625+24];
st.local.u64 [%rd142+8], %rd511;

BB52_115:
bar.sync 0;
add.s64 %rd519, %rd343, %rd310;
shl.b64 %rd520, %rd519, 4;
add.s64 %rd521, %rd2, %rd520;
st.global.u64 [%rd521], %rd145;
st.global.u64 [%rd521+8], %rd146;
st.global.u64 [%rd521+16], %rd155;
st.global.u64 [%rd521+24], %rd156;
st.global.u64 [%rd521+32], %rd165;
st.global.u64 [%rd521+40], %rd166;
st.global.u64 [%rd521+48], %rd175;
st.global.u64 [%rd521+56], %rd176;
st.global.u64 [%rd521+64], %rd185;
st.global.u64 [%rd521+72], %rd186;
st.global.u64 [%rd521+80], %rd195;
st.global.u64 [%rd521+88], %rd196;
st.global.u64 [%rd521+96], %rd205;
st.global.u64 [%rd521+104], %rd206;
bar.sync 0;
setp.ge.s64	%p84, %rd663, %rd122;
@%p84 bra BB52_118;

mov.u32 %r99, %ctaid.x;
mov.u32 %r98, %tid.x;
cvta.to.global.u64 %rd522, %rd223;
cvta.to.global.u64 %rd523, %rd224;
mul.wide.u32 %rd525, %r99, 1792;
cvt.u64.u32	%rd526, %r98;
add.s64 %rd527, %rd525, %rd526;
shl.b64 %rd528, %rd527, 3;
add.s64 %rd662, %rd523, %rd528;
add.s64 %rd661, %rd522, %rd528;
mul.lo.s64 %rd529, %rd225, %rd63;
add.s64 %rd530, %rd529, %rd526;
shl.b64 %rd531, %rd530, 4;
add.s64 %rd660, %rd2, %rd531;

BB52_117:
ld.global.u64 %rd532, [%rd660];
st.global.u64 [%rd661], %rd532;
ld.global.u64 %rd533, [%rd660+8];
st.global.u64 [%rd662], %rd533;
add.s64 %rd662, %rd662, 2048;
add.s64 %rd661, %rd661, 2048;
add.s64 %rd660, %rd660, 4096;
add.s64 %rd663, %rd663, 256;
setp.lt.s64	%p85, %rd663, %rd122;
@%p85 bra BB52_117;

BB52_118:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot53[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<83>;
.reg .b64 %rd<616>;


mov.u64 %rd615, __local_depot53;
cvta.local.u64 %SP, %rd615;
ld.param.u64 %rd215, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+40];
ld.param.u64 %rd214, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+32];
ld.param.u64 %rd210, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd212, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
ld.param.u64 %rd213, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
ld.param.u64 %rd211, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+52];
mov.u16 %rs8, %rs12;
mov.u16 %rs7, %rs11;
mov.u16 %rs6, %rs10;
mov.u16 %rs5, %rs9;
ld.param.v4.u8 {%rs13, %rs14, %rs15, %rs16}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+48];
mov.u16 %rs4, %rs16;
mov.u16 %rs3, %rs15;
mov.u16 %rs2, %rs14;
mov.u16 %rs1, %rs13;
cvta.to.global.u64 %rd1, %rd211;
cvta.to.global.u64 %rd216, %rd213;
cvt.u32.u64	%r1, %rd212;
cvt.u32.u64	%r17, %rd210;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd217, %r18, 8;
add.s64 %rd218, %rd216, %rd217;
ld.global.u32 %r2, [%rd218];
ld.global.u32 %r19, [%rd218+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r82, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r81, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB53_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r82, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r81, %r32, %r1;

BB53_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd219, %r81;
cvt.s64.s32	%rd2, %r7;
sub.s64 %rd3, %rd219, %rd2;
cvt.s64.s32	%rd220, %r82;
cvt.s64.s32	%rd221, %r33;
sub.s64 %rd4, %rd220, %rd221;
setp.gt.s64	%p16, %rd4, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd614, %r13;
add.s64 %rd222, %rd614, %rd221;
shl.b64 %rd223, %rd222, 4;
add.s64 %rd6, %rd1, %rd223;
@%p16 bra BB53_17;
bra.uni BB53_3;

BB53_17:
ld.global.u64 %rd514, [%rd6];
ld.global.u64 %rd495, [%rd6+8];
ld.global.u64 %rd515, [%rd6+4096];
ld.global.u64 %rd494, [%rd6+4104];
ld.global.u64 %rd516, [%rd6+8192];
ld.global.u64 %rd493, [%rd6+8200];
ld.global.u64 %rd517, [%rd6+12288];
ld.global.u64 %rd492, [%rd6+12296];
ld.global.u64 %rd518, [%rd6+16384];
ld.global.u64 %rd491, [%rd6+16392];
ld.global.u64 %rd519, [%rd6+20480];
ld.global.u64 %rd490, [%rd6+20488];
ld.global.u64 %rd520, [%rd6+24576];
ld.global.u64 %rd489, [%rd6+24584];
bra.uni BB53_18;

BB53_3:
mov.u64 %rd225, 0;
mov.u64 %rd495, %rd225;
setp.ge.s64	%p17, %rd614, %rd4;
mov.u64 %rd526, %rd225;
@%p17 bra BB53_5;

ld.global.u64 %rd7, [%rd6];
ld.global.u64 %rd495, [%rd6+8];
mov.u64 %rd526, %rd7;

BB53_5:
mov.u64 %rd502, %rd526;
mov.u64 %rd514, %rd502;
cvt.u32.u64	%r34, %rd614;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd228, %r35;
mov.u64 %rd494, %rd225;
setp.ge.s64	%p18, %rd228, %rd4;
mov.u64 %rd525, %rd225;
@%p18 bra BB53_7;

ld.global.u64 %rd525, [%rd6+4096];
ld.global.u64 %rd494, [%rd6+4104];

BB53_7:
mov.u64 %rd515, %rd525;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd231, %r36;
mov.u64 %rd493, %rd225;
setp.ge.s64	%p19, %rd231, %rd4;
mov.u64 %rd524, %rd225;
@%p19 bra BB53_9;

ld.global.u64 %rd524, [%rd6+8192];
ld.global.u64 %rd493, [%rd6+8200];

BB53_9:
mov.u64 %rd516, %rd524;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd234, %r37;
mov.u64 %rd492, %rd225;
setp.ge.s64	%p20, %rd234, %rd4;
mov.u64 %rd523, %rd225;
@%p20 bra BB53_11;

ld.global.u64 %rd523, [%rd6+12288];
ld.global.u64 %rd492, [%rd6+12296];

BB53_11:
mov.u64 %rd517, %rd523;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd237, %r38;
mov.u64 %rd491, %rd225;
setp.ge.s64	%p21, %rd237, %rd4;
mov.u64 %rd522, %rd225;
@%p21 bra BB53_13;

ld.global.u64 %rd522, [%rd6+16384];
ld.global.u64 %rd491, [%rd6+16392];

BB53_13:
mov.u64 %rd518, %rd522;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd240, %r39;
mov.u64 %rd490, %rd225;
setp.ge.s64	%p22, %rd240, %rd4;
mov.u64 %rd521, %rd225;
@%p22 bra BB53_15;

ld.global.u64 %rd521, [%rd6+20480];
ld.global.u64 %rd490, [%rd6+20488];

BB53_15:
mov.u64 %rd519, %rd521;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd243, %r40;
mov.u64 %rd489, %rd225;
setp.ge.s64	%p23, %rd243, %rd4;
mov.u64 %rd520, %rd225;
@%p23 bra BB53_18;

ld.global.u64 %rd520, [%rd6+24576];
ld.global.u64 %rd489, [%rd6+24584];

BB53_18:
@%p16 bra BB53_33;
bra.uni BB53_19;

BB53_33:
mul.wide.u32 %rd272, %r13, 16;
mov.u64 %rd273, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd274, %rd273, %rd272;
st.shared.u64 [%rd274], %rd514;
st.shared.u64 [%rd274+8], %rd495;
st.shared.u64 [%rd274+4096], %rd515;
st.shared.u64 [%rd274+4104], %rd494;
st.shared.u64 [%rd274+8192], %rd516;
st.shared.u64 [%rd274+8200], %rd493;
st.shared.u64 [%rd274+12288], %rd517;
st.shared.u64 [%rd274+12296], %rd492;
st.shared.u64 [%rd274+16384], %rd518;
st.shared.u64 [%rd274+16392], %rd491;
st.shared.u64 [%rd274+20480], %rd519;
st.shared.u64 [%rd274+20488], %rd490;
st.shared.u64 [%rd274+24576], %rd520;
st.shared.u64 [%rd274+24584], %rd489;
bra.uni BB53_34;

BB53_19:
setp.ge.s64	%p25, %rd614, %rd4;
@%p25 bra BB53_21;

mul.wide.u32 %rd245, %r13, 16;
mov.u64 %rd246, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd247, %rd246, %rd245;
st.shared.u64 [%rd247], %rd514;
st.shared.u64 [%rd247+8], %rd495;

BB53_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd248, %r44;
setp.ge.s64	%p26, %rd248, %rd4;
@%p26 bra BB53_23;

mul.wide.u32 %rd249, %r13, 16;
mov.u64 %rd250, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd251, %rd250, %rd249;
st.shared.u64 [%rd251+4096], %rd515;
st.shared.u64 [%rd251+4104], %rd494;

BB53_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd252, %r47;
setp.ge.s64	%p27, %rd252, %rd4;
@%p27 bra BB53_25;

mul.wide.u32 %rd253, %r13, 16;
mov.u64 %rd254, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd255, %rd254, %rd253;
st.shared.u64 [%rd255+8192], %rd516;
st.shared.u64 [%rd255+8200], %rd493;

BB53_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd256, %r50;
setp.ge.s64	%p28, %rd256, %rd4;
@%p28 bra BB53_27;

mul.wide.u32 %rd257, %r13, 16;
mov.u64 %rd258, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd259, %rd258, %rd257;
st.shared.u64 [%rd259+12288], %rd517;
st.shared.u64 [%rd259+12296], %rd492;

BB53_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd260, %r53;
setp.ge.s64	%p29, %rd260, %rd4;
@%p29 bra BB53_29;

mul.wide.u32 %rd261, %r13, 16;
mov.u64 %rd262, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd263, %rd262, %rd261;
st.shared.u64 [%rd263+16384], %rd518;
st.shared.u64 [%rd263+16392], %rd491;

BB53_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd264, %r56;
setp.ge.s64	%p30, %rd264, %rd4;
@%p30 bra BB53_31;

mul.wide.u32 %rd265, %r13, 16;
mov.u64 %rd266, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd267, %rd266, %rd265;
st.shared.u64 [%rd267+20480], %rd519;
st.shared.u64 [%rd267+20488], %rd490;

BB53_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd268, %r59;
setp.ge.s64	%p31, %rd268, %rd4;
@%p31 bra BB53_34;

mul.wide.u32 %rd269, %r13, 16;
mov.u64 %rd270, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd271, %rd270, %rd269;
st.shared.u64 [%rd271+24576], %rd520;
st.shared.u64 [%rd271+24584], %rd489;

BB53_34:
setp.gt.s64	%p32, %rd3, 1791;
add.s64 %rd275, %rd614, %rd2;
shl.b64 %rd276, %rd275, 4;
add.s64 %rd62, %rd1, %rd276;
@%p32 bra BB53_49;
bra.uni BB53_35;

BB53_49:
ld.global.u64 %rd552, [%rd62];
ld.global.u64 %rd533, [%rd62+8];
ld.global.u64 %rd553, [%rd62+4096];
ld.global.u64 %rd532, [%rd62+4104];
ld.global.u64 %rd554, [%rd62+8192];
ld.global.u64 %rd531, [%rd62+8200];
ld.global.u64 %rd555, [%rd62+12288];
ld.global.u64 %rd530, [%rd62+12296];
ld.global.u64 %rd556, [%rd62+16384];
ld.global.u64 %rd529, [%rd62+16392];
ld.global.u64 %rd557, [%rd62+20480];
ld.global.u64 %rd528, [%rd62+20488];
ld.global.u64 %rd558, [%rd62+24576];
ld.global.u64 %rd527, [%rd62+24584];
bra.uni BB53_50;

BB53_35:
mov.u64 %rd278, 0;
mov.u64 %rd533, %rd278;
setp.ge.s64	%p33, %rd614, %rd3;
mov.u64 %rd564, %rd278;
@%p33 bra BB53_37;

ld.global.u64 %rd63, [%rd62];
ld.global.u64 %rd533, [%rd62+8];
mov.u64 %rd564, %rd63;

BB53_37:
mov.u64 %rd540, %rd564;
mov.u64 %rd552, %rd540;
cvt.u32.u64	%r62, %rd614;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd281, %r63;
mov.u64 %rd532, %rd278;
setp.ge.s64	%p34, %rd281, %rd3;
mov.u64 %rd563, %rd278;
@%p34 bra BB53_39;

ld.global.u64 %rd563, [%rd62+4096];
ld.global.u64 %rd532, [%rd62+4104];

BB53_39:
mov.u64 %rd553, %rd563;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd284, %r64;
mov.u64 %rd531, %rd278;
setp.ge.s64	%p35, %rd284, %rd3;
mov.u64 %rd562, %rd278;
@%p35 bra BB53_41;

ld.global.u64 %rd562, [%rd62+8192];
ld.global.u64 %rd531, [%rd62+8200];

BB53_41:
mov.u64 %rd554, %rd562;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd287, %r65;
mov.u64 %rd530, %rd278;
setp.ge.s64	%p36, %rd287, %rd3;
mov.u64 %rd561, %rd278;
@%p36 bra BB53_43;

ld.global.u64 %rd561, [%rd62+12288];
ld.global.u64 %rd530, [%rd62+12296];

BB53_43:
mov.u64 %rd555, %rd561;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd290, %r66;
mov.u64 %rd529, %rd278;
setp.ge.s64	%p37, %rd290, %rd3;
mov.u64 %rd560, %rd278;
@%p37 bra BB53_45;

ld.global.u64 %rd560, [%rd62+16384];
ld.global.u64 %rd529, [%rd62+16392];

BB53_45:
mov.u64 %rd556, %rd560;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd293, %r67;
mov.u64 %rd528, %rd278;
setp.ge.s64	%p38, %rd293, %rd3;
mov.u64 %rd559, %rd278;
@%p38 bra BB53_47;

ld.global.u64 %rd559, [%rd62+20480];
ld.global.u64 %rd528, [%rd62+20488];

BB53_47:
mov.u64 %rd557, %rd559;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd296, %r68;
mov.u64 %rd527, %rd278;
setp.ge.s64	%p39, %rd296, %rd3;
mov.u64 %rd558, %rd278;
@%p39 bra BB53_50;

ld.global.u64 %rd558, [%rd62+24576];
ld.global.u64 %rd527, [%rd62+24584];

BB53_50:
add.s64 %rd297, %rd614, %rd4;
shl.b64 %rd298, %rd297, 4;
mov.u64 %rd299, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd118, %rd299, %rd298;
@%p32 bra BB53_64;
bra.uni BB53_51;

BB53_64:
st.shared.u64 [%rd118], %rd552;
st.shared.u64 [%rd118+8], %rd533;
st.shared.u64 [%rd118+4096], %rd553;
st.shared.u64 [%rd118+4104], %rd532;
st.shared.u64 [%rd118+8192], %rd554;
st.shared.u64 [%rd118+8200], %rd531;
st.shared.u64 [%rd118+12288], %rd555;
st.shared.u64 [%rd118+12296], %rd530;
st.shared.u64 [%rd118+16384], %rd556;
st.shared.u64 [%rd118+16392], %rd529;
st.shared.u64 [%rd118+20480], %rd557;
st.shared.u64 [%rd118+20488], %rd528;
bra.uni BB53_65;

BB53_51:
setp.ge.s64	%p41, %rd614, %rd3;
@%p41 bra BB53_53;

st.shared.u64 [%rd118], %rd552;
st.shared.u64 [%rd118+8], %rd533;

BB53_53:
cvt.u32.u64	%r69, %rd614;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd300, %r70;
setp.ge.s64	%p42, %rd300, %rd3;
@%p42 bra BB53_55;

st.shared.u64 [%rd118+4096], %rd553;
st.shared.u64 [%rd118+4104], %rd532;

BB53_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd301, %r71;
setp.ge.s64	%p43, %rd301, %rd3;
@%p43 bra BB53_57;

st.shared.u64 [%rd118+8192], %rd554;
st.shared.u64 [%rd118+8200], %rd531;

BB53_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd302, %r72;
setp.ge.s64	%p44, %rd302, %rd3;
@%p44 bra BB53_59;

st.shared.u64 [%rd118+12288], %rd555;
st.shared.u64 [%rd118+12296], %rd530;

BB53_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd303, %r73;
setp.ge.s64	%p45, %rd303, %rd3;
@%p45 bra BB53_61;

st.shared.u64 [%rd118+16384], %rd556;
st.shared.u64 [%rd118+16392], %rd529;

BB53_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd304, %r74;
setp.ge.s64	%p46, %rd304, %rd3;
@%p46 bra BB53_63;

st.shared.u64 [%rd118+20480], %rd557;
st.shared.u64 [%rd118+20488], %rd528;

BB53_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd305, %r75;
setp.ge.s64	%p47, %rd305, %rd3;
@%p47 bra BB53_66;

BB53_65:
st.shared.u64 [%rd118+24576], %rd558;
st.shared.u64 [%rd118+24584], %rd527;

BB53_66:
bar.sync 0;
mul.lo.s32 %r77, %r13, 7;
cvt.u64.u32	%rd306, %r77;
add.s64 %rd119, %rd4, %rd3;
min.s64 %rd120, %rd306, %rd119;
setp.lt.s64	%p48, %rd120, %rd3;
sub.s64 %rd307, %rd120, %rd3;
selp.b64	%rd566, 0, %rd307, %p48;
min.s64 %rd565, %rd4, %rd120;
setp.ge.s64	%p49, %rd566, %rd565;
@%p49 bra BB53_69;

add.s64 %rd308, %rd4, %rd120;
add.s64 %rd123, %rd308, -1;

BB53_68:
add.s64 %rd309, %rd565, %rd566;
shr.s64 %rd310, %rd309, 1;
sub.s64 %rd311, %rd123, %rd310;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd314, %rd299, %rd312;
shl.b64 %rd315, %rd310, 4;
add.s64 %rd316, %rd299, %rd315;
ld.shared.u64 %rd317, [%rd316];
ld.shared.u64 %rd318, [%rd314];
setp.lt.s64	%p50, %rd318, %rd317;
add.s64 %rd319, %rd310, 1;
selp.b64	%rd566, %rd566, %rd319, %p50;
selp.b64	%rd565, %rd310, %rd565, %p50;
setp.lt.s64	%p51, %rd566, %rd565;
@%p51 bra BB53_68;

BB53_69:
shl.b64 %rd320, %rd4, 4;
add.s64 %rd129, %rd299, %rd320;
add.s64 %rd322, %rd120, %rd4;
sub.s64 %rd130, %rd322, %rd566;
shl.b64 %rd323, %rd130, 4;
add.s64 %rd131, %rd299, %rd323;
shl.b64 %rd324, %rd566, 4;
add.s64 %rd132, %rd299, %rd324;
ld.shared.u64 %rd325, [%rd132];
ld.shared.u64 %rd326, [%rd132+8];
add.u64 %rd327, %SP, 0;
cvta.to.local.u64 %rd328, %rd327;
st.local.u64 [%rd328+8], %rd326;
st.local.u64 [%rd328], %rd325;
ld.shared.u64 %rd329, [%rd131];
ld.shared.u64 %rd330, [%rd131+8];
add.u64 %rd331, %SP, 16;
cvta.to.local.u64 %rd332, %rd331;
st.local.u64 [%rd332+8], %rd330;
st.local.u64 [%rd332], %rd329;
shl.b64 %rd333, %rd119, 4;
add.s64 %rd133, %rd299, %rd333;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd131, %rd133;
@%p53 bra BB53_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd132, %rd129;
@%p55 bra BB53_72;

ld.local.u64 %rd338, [%rd328];
ld.local.u64 %rd339, [%rd332];
setp.ge.s64	%p82, %rd339, %rd338;

BB53_72:
selp.b64	%rd344, %rd328, %rd332, %p82;
ld.local.u64 %rd134, [%rd344];
ld.local.u64 %rd135, [%rd344+8];
@%p82 bra BB53_74;
bra.uni BB53_73;

BB53_74:
mov.u64 %rd588, %rd131;
add.s64 %rd354, %rd324, %rd299;
add.s64 %rd140, %rd354, 16;
mov.u64 %rd610, %rd140;
ld.shared.u64 %rd355, [%rd132+16];
ld.shared.u64 %rd358, [%rd132+24];
st.local.u64 [%rd328], %rd355;
st.local.u64 [%rd328+8], %rd358;
mov.u64 %rd577, %rd131;
mov.u64 %rd599, %rd140;
bra.uni BB53_75;

BB53_73:
mov.u64 %rd610, %rd132;
add.s64 %rd347, %rd323, %rd299;
add.s64 %rd137, %rd347, 16;
mov.u64 %rd588, %rd137;
ld.shared.u64 %rd348, [%rd131+16];
ld.shared.u64 %rd351, [%rd131+24];
st.local.u64 [%rd332], %rd348;
st.local.u64 [%rd332+8], %rd351;
mov.u64 %rd577, %rd137;
mov.u64 %rd599, %rd132;

BB53_75:
mov.u64 %rd145, %rd610;
mov.u64 %rd598, %rd599;
mov.u64 %rd143, %rd588;
mov.u64 %rd576, %rd577;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd576, %rd133;
@%p57 bra BB53_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd598, %rd129;
@%p59 bra BB53_78;

ld.local.u64 %rd363, [%rd328];
ld.local.u64 %rd364, [%rd332];
setp.ge.s64	%p83, %rd364, %rd363;

BB53_78:
selp.b64	%rd369, %rd328, %rd332, %p83;
ld.local.u64 %rd146, [%rd369];
ld.local.u64 %rd147, [%rd369+8];
@%p83 bra BB53_80;
bra.uni BB53_79;

BB53_80:
add.s64 %rd598, %rd598, 16;
add.s64 %rd151, %rd145, 16;
ld.shared.u64 %rd374, [%rd145+16];
ld.shared.u64 %rd377, [%rd145+24];
st.local.u64 [%rd328], %rd374;
st.local.u64 [%rd328+8], %rd377;
mov.u64 %rd587, %rd143;
mov.u64 %rd609, %rd151;
bra.uni BB53_81;

BB53_79:
add.s64 %rd576, %rd576, 16;
add.s64 %rd149, %rd143, 16;
ld.shared.u64 %rd370, [%rd143+16];
ld.shared.u64 %rd373, [%rd143+24];
st.local.u64 [%rd332], %rd370;
st.local.u64 [%rd332+8], %rd373;
mov.u64 %rd587, %rd149;
mov.u64 %rd609, %rd145;

BB53_81:
mov.u64 %rd155, %rd609;
mov.u64 %rd597, %rd598;
mov.u64 %rd153, %rd587;
mov.u64 %rd575, %rd576;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd575, %rd133;
@%p61 bra BB53_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd597, %rd129;
@%p63 bra BB53_84;

ld.local.u64 %rd382, [%rd328];
ld.local.u64 %rd383, [%rd332];
setp.ge.s64	%p84, %rd383, %rd382;

BB53_84:
selp.b64	%rd388, %rd328, %rd332, %p84;
ld.local.u64 %rd156, [%rd388];
ld.local.u64 %rd157, [%rd388+8];
@%p84 bra BB53_86;
bra.uni BB53_85;

BB53_86:
add.s64 %rd597, %rd597, 16;
add.s64 %rd161, %rd155, 16;
ld.shared.u64 %rd393, [%rd155+16];
st.local.u64 [%rd328], %rd393;
ld.shared.u64 %rd396, [%rd155+24];
st.local.u64 [%rd328+8], %rd396;
mov.u64 %rd586, %rd153;
mov.u64 %rd608, %rd161;
bra.uni BB53_87;

BB53_85:
add.s64 %rd575, %rd575, 16;
add.s64 %rd159, %rd153, 16;
ld.shared.u64 %rd389, [%rd153+16];
st.local.u64 [%rd332], %rd389;
ld.shared.u64 %rd392, [%rd153+24];
st.local.u64 [%rd332+8], %rd392;
mov.u64 %rd586, %rd159;
mov.u64 %rd608, %rd155;

BB53_87:
mov.u64 %rd165, %rd608;
mov.u64 %rd596, %rd597;
mov.u64 %rd163, %rd586;
mov.u64 %rd574, %rd575;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd574, %rd133;
@%p65 bra BB53_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd596, %rd129;
@%p67 bra BB53_90;

ld.local.u64 %rd401, [%rd328];
ld.local.u64 %rd402, [%rd332];
setp.ge.s64	%p85, %rd402, %rd401;

BB53_90:
selp.b64	%rd407, %rd328, %rd332, %p85;
ld.local.u64 %rd166, [%rd407];
ld.local.u64 %rd167, [%rd407+8];
@%p85 bra BB53_92;
bra.uni BB53_91;

BB53_92:
add.s64 %rd596, %rd596, 16;
add.s64 %rd171, %rd165, 16;
ld.shared.u64 %rd412, [%rd165+16];
st.local.u64 [%rd328], %rd412;
ld.shared.u64 %rd415, [%rd165+24];
st.local.u64 [%rd328+8], %rd415;
mov.u64 %rd585, %rd163;
mov.u64 %rd607, %rd171;
bra.uni BB53_93;

BB53_91:
add.s64 %rd574, %rd574, 16;
add.s64 %rd169, %rd163, 16;
ld.shared.u64 %rd408, [%rd163+16];
st.local.u64 [%rd332], %rd408;
ld.shared.u64 %rd411, [%rd163+24];
st.local.u64 [%rd332+8], %rd411;
mov.u64 %rd585, %rd169;
mov.u64 %rd607, %rd165;

BB53_93:
mov.u64 %rd175, %rd607;
mov.u64 %rd595, %rd596;
mov.u64 %rd173, %rd585;
mov.u64 %rd573, %rd574;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd573, %rd133;
@%p69 bra BB53_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd595, %rd129;
@%p71 bra BB53_96;

ld.local.u64 %rd420, [%rd328];
ld.local.u64 %rd421, [%rd332];
setp.ge.s64	%p86, %rd421, %rd420;

BB53_96:
selp.b64	%rd426, %rd328, %rd332, %p86;
ld.local.u64 %rd176, [%rd426];
ld.local.u64 %rd177, [%rd426+8];
@%p86 bra BB53_98;
bra.uni BB53_97;

BB53_98:
add.s64 %rd595, %rd595, 16;
add.s64 %rd181, %rd175, 16;
ld.shared.u64 %rd431, [%rd175+16];
st.local.u64 [%rd328], %rd431;
ld.shared.u64 %rd434, [%rd175+24];
st.local.u64 [%rd328+8], %rd434;
mov.u64 %rd584, %rd173;
mov.u64 %rd606, %rd181;
bra.uni BB53_99;

BB53_97:
add.s64 %rd573, %rd573, 16;
add.s64 %rd179, %rd173, 16;
ld.shared.u64 %rd427, [%rd173+16];
st.local.u64 [%rd332], %rd427;
ld.shared.u64 %rd430, [%rd173+24];
st.local.u64 [%rd332+8], %rd430;
mov.u64 %rd584, %rd179;
mov.u64 %rd606, %rd175;

BB53_99:
mov.u64 %rd185, %rd606;
mov.u64 %rd594, %rd595;
mov.u64 %rd183, %rd584;
mov.u64 %rd572, %rd573;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd572, %rd133;
@%p73 bra BB53_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd594, %rd129;
@%p75 bra BB53_102;

ld.local.u64 %rd439, [%rd328];
ld.local.u64 %rd440, [%rd332];
setp.ge.s64	%p87, %rd440, %rd439;

BB53_102:
selp.b64	%rd445, %rd328, %rd332, %p87;
ld.local.u64 %rd186, [%rd445];
ld.local.u64 %rd187, [%rd445+8];
@%p87 bra BB53_104;
bra.uni BB53_103;

BB53_104:
add.s64 %rd594, %rd594, 16;
add.s64 %rd191, %rd185, 16;
ld.shared.u64 %rd450, [%rd185+16];
st.local.u64 [%rd328], %rd450;
ld.shared.u64 %rd453, [%rd185+24];
st.local.u64 [%rd328+8], %rd453;
mov.u64 %rd583, %rd183;
mov.u64 %rd605, %rd191;
bra.uni BB53_105;

BB53_103:
add.s64 %rd572, %rd572, 16;
add.s64 %rd189, %rd183, 16;
ld.shared.u64 %rd446, [%rd183+16];
st.local.u64 [%rd332], %rd446;
ld.shared.u64 %rd449, [%rd183+24];
st.local.u64 [%rd332+8], %rd449;
mov.u64 %rd583, %rd189;
mov.u64 %rd605, %rd185;

BB53_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd572, %rd133;
@%p77 bra BB53_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd594, %rd129;
@%p79 bra BB53_108;

ld.local.u64 %rd461, [%rd328];
ld.local.u64 %rd462, [%rd332];
setp.ge.s64	%p88, %rd462, %rd461;

BB53_108:
selp.b64	%rd467, %rd328, %rd332, %p88;
ld.local.u64 %rd196, [%rd467];
ld.local.u64 %rd197, [%rd467+8];
@%p88 bra BB53_110;
bra.uni BB53_109;

BB53_110:
ld.shared.u64 %rd472, [%rd605+16];
st.local.u64 [%rd328], %rd472;
ld.shared.u64 %rd475, [%rd605+24];
st.local.u64 [%rd328+8], %rd475;
bra.uni BB53_111;

BB53_109:
ld.shared.u64 %rd468, [%rd583+16];
st.local.u64 [%rd332], %rd468;
ld.shared.u64 %rd471, [%rd583+24];
st.local.u64 [%rd332+8], %rd471;

BB53_111:
bar.sync 0;
mul.wide.u32 %rd476, %r77, 16;
add.s64 %rd478, %rd299, %rd476;
st.shared.u64 [%rd478], %rd134;
st.shared.u64 [%rd478+8], %rd135;
st.shared.u64 [%rd478+16], %rd146;
st.shared.u64 [%rd478+24], %rd147;
st.shared.u64 [%rd478+32], %rd156;
st.shared.u64 [%rd478+40], %rd157;
st.shared.u64 [%rd478+48], %rd166;
st.shared.u64 [%rd478+56], %rd167;
st.shared.u64 [%rd478+64], %rd176;
st.shared.u64 [%rd478+72], %rd177;
st.shared.u64 [%rd478+80], %rd186;
st.shared.u64 [%rd478+88], %rd187;
st.shared.u64 [%rd478+96], %rd196;
st.shared.u64 [%rd478+104], %rd197;
bar.sync 0;
setp.ge.s64	%p80, %rd614, %rd119;
@%p80 bra BB53_114;

cvta.to.global.u64 %rd479, %rd214;
cvta.to.global.u64 %rd480, %rd215;
cvt.u64.u32	%rd481, %r13;
mul.wide.u32 %rd482, %r13, 16;
add.s64 %rd613, %rd299, %rd482;
mul.wide.u32 %rd484, %r18, 1792;
add.s64 %rd485, %rd484, %rd481;
shl.b64 %rd486, %rd485, 3;
add.s64 %rd612, %rd480, %rd486;
add.s64 %rd611, %rd479, %rd486;

BB53_113:
ld.shared.u64 %rd487, [%rd613];
ld.shared.u64 %rd488, [%rd613+8];
st.global.u64 [%rd611], %rd487;
st.global.u64 [%rd612], %rd488;
add.s64 %rd613, %rd613, 4096;
add.s64 %rd612, %rd612, 2048;
add.s64 %rd611, %rd611, 2048;
add.s64 %rd614, %rd614, 256;
setp.lt.s64	%p81, %rd614, %rd119;
@%p81 bra BB53_113;

BB53_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0[80]
)
{
.reg .pred %p<25>;
.reg .b16 %rs<26>;
.reg .b32 %r<38>;
.reg .b64 %rd<94>;


ld.param.u32 %r1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+64];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+56];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+32];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+16];
ld.param.u64 %rd4, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+48];
ld.param.u64 %rd41, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESI_EEEElSI_EENSC_INSD_IlSH_SI_SI_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0];
cvta.to.global.u64 %rd1, %rd41;
mov.u32 %r19, %ctaid.x;
cvt.u64.u32	%rd3, %r19;
setp.lt.s64	%p1, %rd3, %rd4;
@%p1 bra BB54_2;
bra.uni BB54_1;

BB54_2:
mul.lo.s64 %rd85, %rd3, %rd2;
add.s64 %rd86, %rd85, %rd2;
bra.uni BB54_3;

BB54_1:
sub.s64 %rd48, %rd3, %rd4;
mul.lo.s64 %rd49, %rd48, %rd46;
mul.lo.s64 %rd50, %rd2, %rd4;
add.s64 %rd85, %rd49, %rd50;
add.s64 %rd51, %rd85, %rd46;
min.s64 %rd86, %rd51, %rd43;

BB54_3:
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd52, %r2;
add.s64 %rd11, %rd52, %rd85;
shl.b64 %rd53, %rd11, 2;
add.s64 %rd12, %rd1, %rd53;
sub.s64 %rd14, %rd86, %rd85;
mov.u32 %r20, %ntid.x;
cvt.u64.u32	%rd15, %r20;
setp.lt.s64	%p2, %rd14, %rd15;
mul.wide.u32 %rd54, %r2, 8;
mov.u64 %rd55, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd16, %rd55, %rd54;
@%p2 bra BB54_13;
bra.uni BB54_4;

BB54_13:
cvt.u64.u32	%rd27, %r1;
min.s64 %rd64, %rd14, %rd27;
setp.ge.s64	%p13, %rd52, %rd64;
@%p13 bra BB54_17;

ld.global.u32 %r26, [%rd12];
setp.ne.s32	%p14, %r26, 0;
selp.u64	%rd92, 1, 0, %p14;
add.s64 %rd90, %rd11, %rd27;
shl.b64 %rd66, %rd90, 2;
add.s64 %rd91, %rd1, %rd66;
setp.ge.s64	%p15, %rd90, %rd86;
@%p15 bra BB54_16;

BB54_15:
ld.global.u32 %r27, [%rd91];
setp.ne.s32	%p16, %r27, 0;
selp.u64	%rd67, 1, 0, %p16;
add.s64 %rd92, %rd67, %rd92;
shl.b64 %rd68, %rd27, 2;
add.s64 %rd91, %rd91, %rd68;
add.s64 %rd90, %rd90, %rd27;
setp.lt.s64	%p17, %rd90, %rd86;
@%p17 bra BB54_15;

BB54_16:
st.shared.u64 [%rd16], %rd92;
bra.uni BB54_17;

BB54_4:
ld.global.u32 %r21, [%rd12];
setp.ne.s32	%p3, %r21, 0;
selp.u64	%rd89, 1, 0, %p3;
add.s64 %rd87, %rd11, %rd15;
shl.b64 %rd56, %rd87, 2;
add.s64 %rd88, %rd1, %rd56;
setp.ge.s64	%p4, %rd87, %rd86;
@%p4 bra BB54_6;

BB54_5:
ld.global.u32 %r22, [%rd88];
setp.ne.s32	%p5, %r22, 0;
selp.u64	%rd57, 1, 0, %p5;
add.s64 %rd89, %rd57, %rd89;
shl.b64 %rd58, %rd15, 2;
add.s64 %rd88, %rd88, %rd58;
add.s64 %rd87, %rd87, %rd15;
setp.lt.s64	%p6, %rd87, %rd86;
@%p6 bra BB54_5;

BB54_6:
setp.ge.u32	%p7, %r2, %r1;
@%p7 bra BB54_8;

st.shared.u64 [%rd16], %rd89;

BB54_8:
cvt.u32.u64	%r23, %rd15;
setp.ge.u32	%p8, %r1, %r23;
@%p8 bra BB54_17;

mov.u32 %r34, %r1;
mov.u32 %r35, %r1;

BB54_10:
mov.u32 %r4, %r35;
bar.sync 0;
add.s32 %r6, %r4, %r1;
setp.lt.u32	%p9, %r2, %r6;
setp.ge.u32	%p10, %r2, %r34;
and.pred %p11, %p9, %p10;
@!%p11 bra BB54_12;
bra.uni BB54_11;

BB54_11:
sub.s32 %r24, %r2, %r34;
mul.wide.u32 %rd59, %r24, 8;
add.s64 %rd61, %rd55, %rd59;
ld.shared.u64 %rd62, [%rd61];
add.s64 %rd63, %rd62, %rd89;
st.shared.u64 [%rd61], %rd63;

BB54_12:
add.s32 %r34, %r34, %r1;
setp.lt.u32	%p12, %r34, %r20;
mov.u32 %r35, %r6;
@%p12 bra BB54_10;

BB54_17:
bar.sync 0;
cvt.u64.u32	%rd69, %r1;
min.s64 %rd70, %rd69, %rd14;
cvt.u32.u64	%r37, %rd70;
setp.ge.u32	%p18, %r20, %r37;
@%p18 bra BB54_22;

add.s32 %r36, %r20, %r2;
setp.ge.u32	%p19, %r36, %r37;
@%p19 bra BB54_21;

ld.shared.u64 %rd93, [%rd16];

BB54_20:
mul.wide.u32 %rd71, %r36, 8;
add.s64 %rd73, %rd55, %rd71;
ld.shared.u64 %rd74, [%rd73];
add.s64 %rd93, %rd74, %rd93;
st.shared.u64 [%rd16], %rd93;
add.s32 %r36, %r36, %r20;
setp.lt.u32	%p20, %r36, %r37;
@%p20 bra BB54_20;

BB54_21:
bar.sync 0;

BB54_22:
setp.lt.u32	%p21, %r37, 2;
@%p21 bra BB54_27;

not.b32 %r13, %r2;

BB54_24:
shr.u32 %r16, %r37, 1;
setp.ge.u32	%p22, %r2, %r16;
@%p22 bra BB54_26;

add.s32 %r30, %r37, %r13;
mul.wide.u32 %rd75, %r30, 8;
add.s64 %rd77, %rd55, %rd75;
ld.shared.u64 %rd78, [%rd77];
ld.shared.u64 %rd79, [%rd16];
add.s64 %rd80, %rd78, %rd79;
st.shared.u64 [%rd16], %rd80;

BB54_26:
bar.sync 0;
sub.s32 %r37, %r37, %r16;
setp.gt.u32	%p23, %r37, 1;
@%p23 bra BB54_24;

BB54_27:
setp.ne.s32	%p24, %r2, 0;
@%p24 bra BB54_29;

cvta.to.global.u64 %rd81, %rd42;
mul.wide.u32 %rd82, %r19, 8;
add.s64 %rd83, %rd81, %rd82;
ld.shared.u64 %rd84, [_ZN6thrust6system4cuda6detail4smemE];
st.global.u64 [%rd83], %rd84;

BB54_29:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESG_EEEESI_NS_9null_typeESJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEENSA_INSB_IiSF_SG_SG_EEEElSG_EESI_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_INS_10device_ptrIlEESZ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESG_EEEESI_NS_9null_typeESJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEENSA_INSB_IiSF_SG_SG_EEEElSG_EESI_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_INS_10device_ptrIlEESZ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0[104]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.reg .pred %p<27>;
.reg .b16 %rs<33>;
.reg .b32 %r<87>;
.reg .b64 %rd<151>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESE_EEEESG_NS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_18transform_iteratorINS7_21predicate_to_integralINS_8identityIiEElEENS8_INS9_IiSD_SE_SE_EEEElSE_EESG_NS0_6detail8internal21uniform_decompositionIlEENS5_INS6_INS_10device_ptrIlEESX_SH_SH_SH_SH_SH_SH_SH_SH_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_225978_43_non_const_sdata[1024];

ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESG_EEEESI_NS_9null_typeESJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEENSA_INSB_IiSF_SG_SG_EEEElSG_EESI_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_INS_10device_ptrIlEESZ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+72];
ld.param.u64 %rd52, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESG_EEEESI_NS_9null_typeESJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEENSA_INSB_IiSF_SG_SG_EEEElSG_EESI_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_INS_10device_ptrIlEESZ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+64];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESG_EEEESI_NS_9null_typeESJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEENSA_INSB_IiSF_SG_SG_EEEElSG_EESI_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_INS_10device_ptrIlEESZ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+56];
ld.param.u64 %rd49, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESG_EEEESI_NS_9null_typeESJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEENSA_INSB_IiSF_SG_SG_EEEElSG_EESI_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_INS_10device_ptrIlEESZ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+40];
ld.param.u64 %rd48, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESG_EEEESI_NS_9null_typeESJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEENSA_INSB_IiSF_SG_SG_EEEElSG_EESI_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_INS_10device_ptrIlEESZ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+32];
ld.param.u64 %rd47, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESG_EEEESI_NS_9null_typeESJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEENSA_INSB_IiSF_SG_SG_EEEElSG_EESI_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_INS_10device_ptrIlEESZ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+16];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESG_EEEESI_NS_9null_typeESJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEENSA_INSB_IiSF_SG_SG_EEEElSG_EESI_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_INS_10device_ptrIlEESZ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+8];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESG_EEEESI_NS_9null_typeESJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEENSA_INSB_IiSF_SG_SG_EEEElSG_EESI_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_INS_10device_ptrIlEESZ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0];
ld.param.u64 %rd55, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESG_EEEESI_NS_9null_typeESJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEENSA_INSB_IiSF_SG_SG_EEEElSG_EESI_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_INS_10device_ptrIlEESZ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+88];
ld.param.u64 %rd54, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESG_EEEESI_NS_9null_typeESJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEENSA_INSB_IiSF_SG_SG_EEEElSG_EESI_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_INS_10device_ptrIlEESZ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_SJ_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+80];
cvta.to.global.u64 %rd150, %rd54;
cvta.to.global.u64 %rd149, %rd55;
bar.sync 0;
mov.u32 %r1, %ctaid.x;
cvt.u64.u32	%rd5, %r1;
setp.lt.s64	%p1, %rd5, %rd1;
@%p1 bra BB55_2;
bra.uni BB55_1;

BB55_2:
mul.lo.s64 %rd141, %rd5, %rd2;
add.s64 %rd142, %rd141, %rd2;
bra.uni BB55_3;

BB55_1:
sub.s64 %rd57, %rd5, %rd1;
mul.lo.s64 %rd58, %rd57, %rd52;
mul.lo.s64 %rd59, %rd2, %rd1;
add.s64 %rd141, %rd58, %rd59;
add.s64 %rd60, %rd141, %rd52;
min.s64 %rd142, %rd60, %rd49;

BB55_3:
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd12, %r2;
setp.eq.s32	%p2, %r1, 0;
@%p2 bra BB55_5;

cvta.to.global.u64 %rd61, %rd48;
add.s32 %r42, %r1, -1;
mul.wide.u32 %rd62, %r42, 8;
add.s64 %rd63, %rd61, %rd62;
ld.global.u64 %rd64, [%rd63];
shl.b64 %rd65, %rd64, 3;
add.s64 %rd150, %rd150, %rd65;
add.s64 %rd149, %rd149, %rd65;

BB55_5:
cvta.to.global.u64 %rd66, %rd45;
cvta.to.global.u64 %rd67, %rd46;
cvta.to.global.u64 %rd68, %rd47;
mov.u64 %rd144, %rd141;
add.s64 %rd69, %rd12, %rd141;
shl.b64 %rd70, %rd69, 3;
add.s64 %rd146, %rd66, %rd70;
add.s64 %rd147, %rd67, %rd70;
shl.b64 %rd71, %rd69, 2;
add.s64 %rd148, %rd68, %rd71;
add.s64 %rd145, %rd141, 256;
setp.gt.s64	%p3, %rd145, %rd142;
@%p3 bra BB55_25;

BB55_6:
mov.u64 %rd143, %rd145;
mov.u64 %rd144, %rd143;
ld.global.u32 %r3, [%rd148];
setp.ne.s32	%p4, %r3, 0;
selp.u32	%r43, 1, 0, %p4;
mul.wide.u32 %rd72, %r2, 4;
mov.u64 %rd73, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESE_EEEESG_NS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_18transform_iteratorINS7_21predicate_to_integralINS_8identityIiEElEENS8_INS9_IiSD_SE_SE_EEEElSE_EESG_NS0_6detail8internal21uniform_decompositionIlEENS5_INS6_INS_10device_ptrIlEESX_SH_SH_SH_SH_SH_SH_SH_SH_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_225978_43_non_const_sdata;
add.s64 %rd29, %rd73, %rd72;
st.shared.u32 [%rd29], %r43;
bar.sync 0;
ld.shared.u32 %r84, [%rd29];
setp.eq.s32	%p5, %r2, 0;
@%p5 bra BB55_8;

add.s32 %r44, %r2, -1;
mul.wide.u32 %rd74, %r44, 4;
add.s64 %rd76, %rd73, %rd74;
ld.shared.u32 %r45, [%rd76];
add.s32 %r84, %r45, %r84;

BB55_8:
bar.sync 0;
st.shared.u32 [%rd29], %r84;
bar.sync 0;
setp.lt.u32	%p6, %r2, 2;
@%p6 bra BB55_10;

add.s32 %r46, %r2, -2;
mul.wide.u32 %rd79, %r46, 4;
add.s64 %rd81, %rd73, %rd79;
ld.shared.u32 %r47, [%rd81];
add.s32 %r84, %r47, %r84;

BB55_10:
bar.sync 0;
st.shared.u32 [%rd29], %r84;
bar.sync 0;
setp.lt.u32	%p7, %r2, 4;
@%p7 bra BB55_12;

add.s32 %r48, %r2, -4;
mul.wide.u32 %rd82, %r48, 4;
add.s64 %rd84, %rd73, %rd82;
ld.shared.u32 %r49, [%rd84];
add.s32 %r84, %r49, %r84;

BB55_12:
bar.sync 0;
st.shared.u32 [%rd29], %r84;
bar.sync 0;
setp.lt.u32	%p8, %r2, 8;
@%p8 bra BB55_14;

add.s32 %r50, %r2, -8;
mul.wide.u32 %rd85, %r50, 4;
add.s64 %rd87, %rd73, %rd85;
ld.shared.u32 %r51, [%rd87];
add.s32 %r84, %r51, %r84;

BB55_14:
bar.sync 0;
st.shared.u32 [%rd29], %r84;
bar.sync 0;
setp.lt.u32	%p9, %r2, 16;
@%p9 bra BB55_16;

add.s32 %r52, %r2, -16;
mul.wide.u32 %rd88, %r52, 4;
add.s64 %rd90, %rd73, %rd88;
ld.shared.u32 %r53, [%rd90];
add.s32 %r84, %r53, %r84;

BB55_16:
bar.sync 0;
st.shared.u32 [%rd29], %r84;
bar.sync 0;
setp.lt.u32	%p10, %r2, 32;
@%p10 bra BB55_18;

add.s32 %r54, %r2, -32;
mul.wide.u32 %rd91, %r54, 4;
add.s64 %rd93, %rd73, %rd91;
ld.shared.u32 %r55, [%rd93];
add.s32 %r84, %r55, %r84;

BB55_18:
bar.sync 0;
st.shared.u32 [%rd29], %r84;
bar.sync 0;
setp.lt.u32	%p11, %r2, 64;
@%p11 bra BB55_20;

add.s32 %r56, %r2, -64;
mul.wide.u32 %rd94, %r56, 4;
add.s64 %rd96, %rd73, %rd94;
ld.shared.u32 %r57, [%rd96];
add.s32 %r84, %r57, %r84;

BB55_20:
bar.sync 0;
st.shared.u32 [%rd29], %r84;
bar.sync 0;
setp.lt.u32	%p12, %r2, 128;
@%p12 bra BB55_22;

add.s32 %r58, %r2, -128;
mul.wide.u32 %rd97, %r58, 4;
add.s64 %rd99, %rd73, %rd97;
ld.shared.u32 %r59, [%rd99];
add.s32 %r84, %r59, %r84;

BB55_22:
bar.sync 0;
st.shared.u32 [%rd29], %r84;
bar.sync 0;
setp.eq.s32	%p13, %r3, 0;
@%p13 bra BB55_24;

ld.shared.u32 %r60, [%rd29];
add.s32 %r61, %r60, -1;
mul.wide.u32 %rd103, %r61, 8;
add.s64 %rd104, %rd150, %rd103;
add.s64 %rd105, %rd149, %rd103;
ld.global.u64 %rd106, [%rd146];
st.global.u64 [%rd104], %rd106;
ld.global.u64 %rd107, [%rd147];
st.global.u64 [%rd105], %rd107;

BB55_24:
add.s64 %rd146, %rd146, 2048;
add.s64 %rd147, %rd147, 2048;
add.s64 %rd148, %rd148, 1024;
ld.shared.u32 %r62, [_ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESE_EEEESG_NS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_18transform_iteratorINS7_21predicate_to_integralINS_8identityIiEElEENS8_INS9_IiSD_SE_SE_EEEElSE_EESG_NS0_6detail8internal21uniform_decompositionIlEENS5_INS6_INS_10device_ptrIlEESX_SH_SH_SH_SH_SH_SH_SH_SH_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_225978_43_non_const_sdata+1020];
mul.wide.u32 %rd108, %r62, 8;
add.s64 %rd150, %rd150, %rd108;
add.s64 %rd149, %rd149, %rd108;
bar.sync 0;
add.s64 %rd145, %rd144, 256;
setp.le.s64	%p14, %rd145, %rd142;
@%p14 bra BB55_6;

BB55_25:
setp.ge.s64	%p15, %rd144, %rd142;
@%p15 bra BB55_46;

add.s64 %rd109, %rd144, %rd12;
mov.u32 %r85, 0;
setp.ge.s64	%p16, %rd109, %rd142;
@%p16 bra BB55_28;

ld.global.u32 %r65, [%rd148];
setp.ne.s32	%p17, %r65, 0;
selp.u32	%r85, 1, 0, %p17;

BB55_28:
shl.b64 %rd110, %rd12, 2;
mov.u64 %rd111, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS7_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESE_EEEESG_NS_9null_typeESH_SH_SH_SH_SH_SH_SH_EEEENS_18transform_iteratorINS7_21predicate_to_integralINS_8identityIiEElEENS8_INS9_IiSD_SE_SE_EEEElSE_EESG_NS0_6detail8internal21uniform_decompositionIlEENS5_INS6_INS_10device_ptrIlEESX_SH_SH_SH_SH_SH_SH_SH_SH_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_225978_43_non_const_sdata;
add.s64 %rd44, %rd111, %rd110;
st.shared.u32 [%rd44], %r85;
bar.sync 0;
ld.shared.u32 %r86, [%rd44];
setp.eq.s32	%p18, %r2, 0;
@%p18 bra BB55_30;

add.s32 %r66, %r2, -1;
mul.wide.u32 %rd112, %r66, 4;
add.s64 %rd114, %rd111, %rd112;
ld.shared.u32 %r67, [%rd114];
add.s32 %r86, %r67, %r86;

BB55_30:
bar.sync 0;
st.shared.u32 [%rd44], %r86;
bar.sync 0;
setp.lt.u32	%p19, %r2, 2;
@%p19 bra BB55_32;

add.s32 %r68, %r2, -2;
mul.wide.u32 %rd115, %r68, 4;
add.s64 %rd117, %rd111, %rd115;
ld.shared.u32 %r69, [%rd117];
add.s32 %r86, %r69, %r86;

BB55_32:
bar.sync 0;
st.shared.u32 [%rd44], %r86;
bar.sync 0;
setp.lt.u32	%p20, %r2, 4;
@%p20 bra BB55_34;

add.s32 %r70, %r2, -4;
mul.wide.u32 %rd118, %r70, 4;
add.s64 %rd120, %rd111, %rd118;
ld.shared.u32 %r71, [%rd120];
add.s32 %r86, %r71, %r86;

BB55_34:
bar.sync 0;
st.shared.u32 [%rd44], %r86;
bar.sync 0;
setp.lt.u32	%p21, %r2, 8;
@%p21 bra BB55_36;

add.s32 %r72, %r2, -8;
mul.wide.u32 %rd121, %r72, 4;
add.s64 %rd123, %rd111, %rd121;
ld.shared.u32 %r73, [%rd123];
add.s32 %r86, %r73, %r86;

BB55_36:
bar.sync 0;
st.shared.u32 [%rd44], %r86;
bar.sync 0;
setp.lt.u32	%p22, %r2, 16;
@%p22 bra BB55_38;

add.s32 %r74, %r2, -16;
mul.wide.u32 %rd124, %r74, 4;
add.s64 %rd126, %rd111, %rd124;
ld.shared.u32 %r75, [%rd126];
add.s32 %r86, %r75, %r86;

BB55_38:
bar.sync 0;
st.shared.u32 [%rd44], %r86;
bar.sync 0;
setp.lt.u32	%p23, %r2, 32;
@%p23 bra BB55_40;

add.s32 %r76, %r2, -32;
mul.wide.u32 %rd127, %r76, 4;
add.s64 %rd129, %rd111, %rd127;
ld.shared.u32 %r77, [%rd129];
add.s32 %r86, %r77, %r86;

BB55_40:
bar.sync 0;
st.shared.u32 [%rd44], %r86;
bar.sync 0;
setp.lt.u32	%p24, %r2, 64;
@%p24 bra BB55_42;

add.s32 %r78, %r2, -64;
mul.wide.u32 %rd130, %r78, 4;
add.s64 %rd132, %rd111, %rd130;
ld.shared.u32 %r79, [%rd132];
add.s32 %r86, %r79, %r86;

BB55_42:
bar.sync 0;
st.shared.u32 [%rd44], %r86;
bar.sync 0;
setp.lt.u32	%p25, %r2, 128;
@%p25 bra BB55_44;

add.s32 %r80, %r2, -128;
mul.wide.u32 %rd133, %r80, 4;
add.s64 %rd135, %rd111, %rd133;
ld.shared.u32 %r81, [%rd135];
add.s32 %r86, %r81, %r86;

BB55_44:
bar.sync 0;
st.shared.u32 [%rd44], %r86;
bar.sync 0;
setp.eq.s32	%p26, %r85, 0;
@%p26 bra BB55_46;

ld.shared.u32 %r82, [%rd44];
add.s32 %r83, %r82, -1;
mul.wide.u32 %rd136, %r83, 8;
add.s64 %rd137, %rd150, %rd136;
add.s64 %rd138, %rd149, %rd136;
ld.global.u64 %rd139, [%rd146];
st.global.u64 [%rd137], %rd139;
ld.global.u64 %rd140, [%rd147];
st.global.u64 [%rd138], %rd140;

BB55_46:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_11EmptyKernelIvEEvv(

)
{



ret;
}


