{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1433610709117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1433610709117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 18:11:48 2015 " "Processing started: Sat Jun 06 18:11:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1433610709117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1433610709117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off palaplaca -c palaplaca " "Command: quartus_map --read_settings_files=on --write_settings_files=off palaplaca -c palaplaca" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1433610709118 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1433610709438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/microc.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433610709506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433610709509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../NUESTROMUNDOESDIFERENTE/uc.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433610709514 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "palaplaca.v(7) " "Verilog HDL information at palaplaca.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1433610709520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/palaplaca.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/palaplaca.v" { { "Info" "ISGN_ENTITY_NAME" "1 palaplaca " "Found entity 1: palaplaca" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433610709520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433610709526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/modulosonido.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/modulosonido.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModuloSonido " "Found entity 1: ModuloSonido" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433610709528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433610709531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433610709536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433610709540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "../NUESTROMUNDOESDIFERENTE/cpu_tb.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/cpu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433610709543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../NUESTROMUNDOESDIFERENTE/cpu.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433610709546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/componentes.v 13 13 " "Found 13 design units, including 13 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 deco4a7 " "Found entity 1: deco4a7" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709556 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile " "Found entity 2: regfile" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709556 ""} { "Info" "ISGN_ENTITY_NAME" "3 retrasado " "Found entity 3: retrasado" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709556 ""} { "Info" "ISGN_ENTITY_NAME" "4 descompose " "Found entity 4: descompose" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709556 ""} { "Info" "ISGN_ENTITY_NAME" "5 sum " "Found entity 5: sum" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709556 ""} { "Info" "ISGN_ENTITY_NAME" "6 sumrest " "Found entity 6: sumrest" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709556 ""} { "Info" "ISGN_ENTITY_NAME" "7 selectordepuerto " "Found entity 7: selectordepuerto" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709556 ""} { "Info" "ISGN_ENTITY_NAME" "8 complementoa2 " "Found entity 8: complementoa2" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709556 ""} { "Info" "ISGN_ENTITY_NAME" "9 registro " "Found entity 9: registro" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709556 ""} { "Info" "ISGN_ENTITY_NAME" "10 registroconenable " "Found entity 10: registroconenable" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709556 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux2 " "Found entity 11: mux2" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709556 ""} { "Info" "ISGN_ENTITY_NAME" "12 mux4 " "Found entity 12: mux4" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709556 ""} { "Info" "ISGN_ENTITY_NAME" "13 dmux4 " "Found entity 13: dmux4" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433610709556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "../NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433610709561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/audio_clk_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/audio_clk_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_generator " "Found entity 1: Clk_generator" {  } { { "../NUESTROMUNDOESDIFERENTE/audio_clk_generator.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/audio_clk_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433610709564 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "../NUESTROMUNDOESDIFERENTE/alu.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1433610709568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../NUESTROMUNDOESDIFERENTE/alu.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433610709570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433610709570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b palaplaca.v(24) " "Verilog HDL Implicit Net warning at palaplaca.v(24): created implicit net for \"b\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1433610709570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a palaplaca.v(25) " "Verilog HDL Implicit Net warning at palaplaca.v(25): created implicit net for \"a\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1433610709570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_ADCLRCK cpu.v(33) " "Verilog HDL Implicit Net warning at cpu.v(33): created implicit net for \"AUD_ADCLRCK\"" {  } { { "../NUESTROMUNDOESDIFERENTE/cpu.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/cpu.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1433610709570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "palaplaca " "Elaborating entity \"palaplaca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1433610709630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 palaplaca.v(17) " "Verilog HDL assignment warning at palaplaca.v(17): truncated value with size 9 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433610709633 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 palaplaca.v(18) " "Verilog HDL assignment warning at palaplaca.v(18): truncated value with size 9 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433610709634 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rellenooperando palaplaca.v(7) " "Verilog HDL Always Construct warning at palaplaca.v(7): inferring latch(es) for variable \"rellenooperando\", which holds its previous value in one or more paths through the always construct" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433610709634 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rellenooperacion palaplaca.v(7) " "Verilog HDL Always Construct warning at palaplaca.v(7): inferring latch(es) for variable \"rellenooperacion\", which holds its previous value in one or more paths through the always construct" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433610709634 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e3 palaplaca.v(7) " "Verilog HDL Always Construct warning at palaplaca.v(7): inferring latch(es) for variable \"e3\", which holds its previous value in one or more paths through the always construct" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433610709634 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[0\] palaplaca.v(7) " "Inferred latch for \"e3\[0\]\" at palaplaca.v(7)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610709634 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[1\] palaplaca.v(7) " "Inferred latch for \"e3\[1\]\" at palaplaca.v(7)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610709634 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[2\] palaplaca.v(7) " "Inferred latch for \"e3\[2\]\" at palaplaca.v(7)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610709634 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[3\] palaplaca.v(7) " "Inferred latch for \"e3\[3\]\" at palaplaca.v(7)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610709634 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[4\] palaplaca.v(7) " "Inferred latch for \"e3\[4\]\" at palaplaca.v(7)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610709634 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[5\] palaplaca.v(7) " "Inferred latch for \"e3\[5\]\" at palaplaca.v(7)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610709634 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[6\] palaplaca.v(7) " "Inferred latch for \"e3\[6\]\" at palaplaca.v(7)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610709634 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[7\] palaplaca.v(7) " "Inferred latch for \"e3\[7\]\" at palaplaca.v(7)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610709634 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[0\] palaplaca.v(7) " "Inferred latch for \"rellenooperacion\[0\]\" at palaplaca.v(7)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610709635 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[1\] palaplaca.v(7) " "Inferred latch for \"rellenooperacion\[1\]\" at palaplaca.v(7)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610709635 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[2\] palaplaca.v(7) " "Inferred latch for \"rellenooperacion\[2\]\" at palaplaca.v(7)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610709635 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[3\] palaplaca.v(7) " "Inferred latch for \"rellenooperacion\[3\]\" at palaplaca.v(7)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610709635 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[4\] palaplaca.v(7) " "Inferred latch for \"rellenooperacion\[4\]\" at palaplaca.v(7)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610709635 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperando\[0\] palaplaca.v(7) " "Inferred latch for \"rellenooperando\[0\]\" at palaplaca.v(7)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610709635 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperando\[1\] palaplaca.v(7) " "Inferred latch for \"rellenooperando\[1\]\" at palaplaca.v(7)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610709635 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperando\[2\] palaplaca.v(7) " "Inferred latch for \"rellenooperando\[2\]\" at palaplaca.v(7)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610709635 "|palaplaca"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monociclo monociclo:mono " "Elaborating entity \"monociclo\" for hierarchy \"monociclo:mono\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "mono" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610709637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AUD_ADCLRCK monociclo.v(24) " "Verilog HDL or VHDL warning at monociclo.v(24): object \"AUD_ADCLRCK\" assigned a value but never read" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1433610709639 "|palaplaca|monociclo:mono"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds_verdes monociclo.v(5) " "Output port \"leds_verdes\" at monociclo.v(5) has no driver" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433610709639 "|palaplaca|monociclo:mono"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc monociclo:mono\|microc:micro1 " "Elaborating entity \"microc\" for hierarchy \"monociclo:mono\|microc:micro1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "micro1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610709641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum monociclo:mono\|microc:micro1\|sum:sum_pc " "Elaborating entity \"sum\" for hierarchy \"monociclo:mono\|microc:micro1\|sum:sum_pc\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "sum_pc" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610709647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementoa2 monociclo:mono\|microc:micro1\|complementoa2:compsalto " "Elaborating entity \"complementoa2\" for hierarchy \"monociclo:mono\|microc:micro1\|complementoa2:compsalto\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "compsalto" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610709679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 monociclo:mono\|microc:micro1\|mux2:mux_srel " "Elaborating entity \"mux2\" for hierarchy \"monociclo:mono\|microc:micro1\|mux2:mux_srel\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "mux_srel" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610709710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registroconenable monociclo:mono\|microc:micro1\|registroconenable:pcbackup " "Elaborating entity \"registroconenable\" for hierarchy \"monociclo:mono\|microc:micro1\|registroconenable:pcbackup\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "pcbackup" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610709733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro monociclo:mono\|microc:micro1\|registro:pc " "Elaborating entity \"registro\" for hierarchy \"monociclo:mono\|microc:micro1\|registro:pc\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "pc" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610709800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog monociclo:mono\|microc:micro1\|memprog:memoria " "Elaborating entity \"memprog\" for hierarchy \"monociclo:mono\|microc:micro1\|memprog:memoria\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "memoria" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610709825 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "101 0 1023 memprog.v(11) " "Verilog HDL warning at memprog.v(11): number of words (101) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1433610709830 "|palaplaca|monociclo:mono|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1433610709856 "|palaplaca|monociclo:mono|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1433610709856 "|palaplaca|monociclo:mono|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1433610709856 "|palaplaca|monociclo:mono|microc:micro1|memprog:memoria"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile monociclo:mono\|microc:micro1\|regfile:registros " "Elaborating entity \"regfile\" for hierarchy \"monociclo:mono\|microc:micro1\|regfile:registros\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "registros" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610709893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu monociclo:mono\|microc:micro1\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"monociclo:mono\|microc:micro1\|alu:alu1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "alu1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610709915 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(20) " "Verilog HDL assignment warning at alu.v(20): truncated value with size 32 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/alu.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/alu.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433610709916 "|palaplaca|monociclo:mono|microc:micro1|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 monociclo:mono\|microc:micro1\|mux2:mux_banco " "Elaborating entity \"mux2\" for hierarchy \"monociclo:mono\|microc:micro1\|mux2:mux_banco\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "mux_banco" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610709918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro monociclo:mono\|microc:micro1\|registro:regzero " "Elaborating entity \"registro\" for hierarchy \"monociclo:mono\|microc:micro1\|registro:regzero\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "regzero" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610709948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 monociclo:mono\|microc:micro1\|mux4:muxentrada " "Elaborating entity \"mux4\" for hierarchy \"monociclo:mono\|microc:micro1\|mux4:muxentrada\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "muxentrada" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610709977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registroconenable monociclo:mono\|microc:micro1\|registroconenable:salida0 " "Elaborating entity \"registroconenable\" for hierarchy \"monociclo:mono\|microc:micro1\|registroconenable:salida0\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "salida0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610710008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc monociclo:mono\|uc:uc1 " "Elaborating entity \"uc\" for hierarchy \"monociclo:mono\|uc:uc1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "uc1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610710050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "retrasado monociclo:mono\|retrasado:pll " "Elaborating entity \"retrasado\" for hierarchy \"monociclo:mono\|retrasado:pll\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "pll" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610710054 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset componentes.v(215) " "Verilog HDL Always Construct warning at componentes.v(215): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1433610710055 "|palaplaca|monociclo:mono|retrasado:pll"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 componentes.v(225) " "Verilog HDL assignment warning at componentes.v(225): truncated value with size 32 to match size of target (25)" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433610710055 "|palaplaca|monociclo:mono|retrasado:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descompose monociclo:mono\|descompose:descomponer " "Elaborating entity \"descompose\" for hierarchy \"monociclo:mono\|descompose:descomponer\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "descomponer" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610710058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModuloSonido monociclo:mono\|ModuloSonido:modsonido " "Elaborating entity \"ModuloSonido\" for hierarchy \"monociclo:mono\|ModuloSonido:modsonido\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "modsonido" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610710060 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "short ModuloSonido.v(12) " "Verilog HDL Always Construct warning at ModuloSonido.v(12): variable \"short\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1433610710062 "|palaplaca|monociclo:mono|ModuloSonido:modsonido"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "long ModuloSonido.v(19) " "Verilog HDL Always Construct warning at ModuloSonido.v(19): variable \"long\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1433610710062 "|palaplaca|monociclo:mono|ModuloSonido:modsonido"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "still ModuloSonido.v(27) " "Verilog HDL Always Construct warning at ModuloSonido.v(27): variable \"still\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1433610710062 "|palaplaca|monociclo:mono|ModuloSonido:modsonido"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "still ModuloSonido.v(10) " "Verilog HDL Always Construct warning at ModuloSonido.v(10): inferring latch(es) for variable \"still\", which holds its previous value in one or more paths through the always construct" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433610710062 "|palaplaca|monociclo:mono|ModuloSonido:modsonido"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "still ModuloSonido.v(10) " "Inferred latch for \"still\" at ModuloSonido.v(10)" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433610710062 "|palaplaca|monociclo:mono|ModuloSonido:modsonido"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL monociclo:mono\|VGA_Audio_PLL:u3 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"monociclo:mono\|VGA_Audio_PLL:u3\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "u3" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610710069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll monociclo:mono\|VGA_Audio_PLL:u3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"monociclo:mono\|VGA_Audio_PLL:u3\|altpll:altpll_component\"" {  } { { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "altpll_component" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610710123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monociclo:mono\|VGA_Audio_PLL:u3\|altpll:altpll_component " "Elaborated megafunction instantiation \"monociclo:mono\|VGA_Audio_PLL:u3\|altpll:altpll_component\"" {  } { { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1433610710129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monociclo:mono\|VGA_Audio_PLL:u3\|altpll:altpll_component " "Instantiated megafunction \"monociclo:mono\|VGA_Audio_PLL:u3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433610710130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433610710130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433610710130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433610710130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433610710130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433610710130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433610710130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433610710130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433610710130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433610710130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433610710130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433610710130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433610710130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433610710130 ""}  } { { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1433610710130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config monociclo:mono\|I2C_AV_Config:u7 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"monociclo:mono\|I2C_AV_Config:u7\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "u7" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610710135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(53) " "Verilog HDL assignment warning at I2C_AV_Config.v(53): truncated value with size 32 to match size of target (16)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433610710137 "|palaplaca|monociclo:mono|I2C_AV_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C_AV_Config.v(101) " "Verilog HDL assignment warning at I2C_AV_Config.v(101): truncated value with size 32 to match size of target (4)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433610710137 "|palaplaca|monociclo:mono|I2C_AV_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller monociclo:mono\|I2C_AV_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"monociclo:mono\|I2C_AV_Config:u7\|I2C_Controller:u0\"" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "u0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610710138 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433610710140 "|palaplaca|monociclo:mono|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433610710140 "|palaplaca|monociclo:mono|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433610710140 "|palaplaca|monociclo:mono|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC monociclo:mono\|AUDIO_DAC:u8 " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"monociclo:mono\|AUDIO_DAC:u8\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "u8" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610710143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(65) " "Verilog HDL assignment warning at AUDIO_DAC.v(65): truncated value with size 32 to match size of target (4)" {  } { { "../NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433610710145 "|palaplaca|monociclo:mono|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC.v(92) " "Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (9)" {  } { { "../NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433610710145 "|palaplaca|monociclo:mono|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC.v(100) " "Verilog HDL assignment warning at AUDIO_DAC.v(100): truncated value with size 32 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433610710145 "|palaplaca|monociclo:mono|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_DAC.v(108) " "Verilog HDL assignment warning at AUDIO_DAC.v(108): truncated value with size 32 to match size of target (7)" {  } { { "../NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433610710145 "|palaplaca|monociclo:mono|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC.v(121) " "Verilog HDL assignment warning at AUDIO_DAC.v(121): truncated value with size 32 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433610710146 "|palaplaca|monociclo:mono|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(134) " "Verilog HDL assignment warning at AUDIO_DAC.v(134): truncated value with size 32 to match size of target (4)" {  } { { "../NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433610710146 "|palaplaca|monociclo:mono|AUDIO_DAC:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco4a7 deco4a7:deco1 " "Elaborating entity \"deco4a7\" for hierarchy \"deco4a7:deco1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "deco1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433610710148 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[51\] " "Net \"monociclo:mono\|sonido\[51\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[51\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[50\] " "Net \"monociclo:mono\|sonido\[50\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[50\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[49\] " "Net \"monociclo:mono\|sonido\[49\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[49\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[48\] " "Net \"monociclo:mono\|sonido\[48\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[48\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[47\] " "Net \"monociclo:mono\|sonido\[47\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[47\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[46\] " "Net \"monociclo:mono\|sonido\[46\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[46\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[45\] " "Net \"monociclo:mono\|sonido\[45\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[45\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[44\] " "Net \"monociclo:mono\|sonido\[44\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[44\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[43\] " "Net \"monociclo:mono\|sonido\[43\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[43\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[42\] " "Net \"monociclo:mono\|sonido\[42\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[42\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[41\] " "Net \"monociclo:mono\|sonido\[41\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[41\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[40\] " "Net \"monociclo:mono\|sonido\[40\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[40\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[39\] " "Net \"monociclo:mono\|sonido\[39\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[39\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[38\] " "Net \"monociclo:mono\|sonido\[38\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[38\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[37\] " "Net \"monociclo:mono\|sonido\[37\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[37\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[36\] " "Net \"monociclo:mono\|sonido\[36\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[36\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[35\] " "Net \"monociclo:mono\|sonido\[35\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[35\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[34\] " "Net \"monociclo:mono\|sonido\[34\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[34\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[33\] " "Net \"monociclo:mono\|sonido\[33\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[33\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[32\] " "Net \"monociclo:mono\|sonido\[32\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[32\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[31\] " "Net \"monociclo:mono\|sonido\[31\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[31\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[30\] " "Net \"monociclo:mono\|sonido\[30\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[30\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[29\] " "Net \"monociclo:mono\|sonido\[29\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[29\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[28\] " "Net \"monociclo:mono\|sonido\[28\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[28\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[27\] " "Net \"monociclo:mono\|sonido\[27\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[27\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[26\] " "Net \"monociclo:mono\|sonido\[26\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[26\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[25\] " "Net \"monociclo:mono\|sonido\[25\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[25\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[24\] " "Net \"monociclo:mono\|sonido\[24\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[24\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[23\] " "Net \"monociclo:mono\|sonido\[23\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[23\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[22\] " "Net \"monociclo:mono\|sonido\[22\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[22\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[21\] " "Net \"monociclo:mono\|sonido\[21\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[21\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[20\] " "Net \"monociclo:mono\|sonido\[20\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[20\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[19\] " "Net \"monociclo:mono\|sonido\[19\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[19\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[18\] " "Net \"monociclo:mono\|sonido\[18\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[18\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[17\] " "Net \"monociclo:mono\|sonido\[17\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[17\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[16\] " "Net \"monociclo:mono\|sonido\[16\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[16\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[15\] " "Net \"monociclo:mono\|sonido\[15\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[15\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[14\] " "Net \"monociclo:mono\|sonido\[14\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[14\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[13\] " "Net \"monociclo:mono\|sonido\[13\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[13\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[12\] " "Net \"monociclo:mono\|sonido\[12\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[12\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[11\] " "Net \"monociclo:mono\|sonido\[11\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[11\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[10\] " "Net \"monociclo:mono\|sonido\[10\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[10\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[9\] " "Net \"monociclo:mono\|sonido\[9\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[9\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[8\] " "Net \"monociclo:mono\|sonido\[8\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[8\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[7\] " "Net \"monociclo:mono\|sonido\[7\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[7\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[6\] " "Net \"monociclo:mono\|sonido\[6\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[6\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[5\] " "Net \"monociclo:mono\|sonido\[5\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[5\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[4\] " "Net \"monociclo:mono\|sonido\[4\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[4\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[3\] " "Net \"monociclo:mono\|sonido\[3\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[3\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[2\] " "Net \"monociclo:mono\|sonido\[2\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[2\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[1\] " "Net \"monociclo:mono\|sonido\[1\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[1\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[0\] " "Net \"monociclo:mono\|sonido\[0\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[0\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|audio_enable " "Net \"monociclo:mono\|audio_enable\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "audio_enable" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1433610710380 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "monociclo:mono\|reset monociclo:mono\|descompose:descomponer\|reset " "Net \"monociclo:mono\|reset\", which fans out to \"monociclo:mono\|descompose:descomponer\|reset\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "monociclo:mono\|ModuloSonido:modsonido\|s_enable " "Net is fed by \"monociclo:mono\|ModuloSonido:modsonido\|s_enable\"" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "s_enable" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1 1433610710637 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "monociclo:mono\|reset " "Net is fed by \"monociclo:mono\|reset\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "reset" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 1 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1 1433610710637 ""}  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "reset" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 1 -1 0 } } { "../NUESTROMUNDOESDIFERENTE/componentes.v" "reset" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 230 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1 1433610710637 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1433610710671 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/PROYECTOFINALPALAPLACA/output_files/palaplaca.map.smsg " "Generated suppressed messages file D:/Documentos/GitHub/DProcesadores/ProyectoPedro/PROYECTOFINALPALAPLACA/output_files/palaplaca.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1433610710805 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 88 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 88 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1433610710970 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 06 18:11:50 2015 " "Processing ended: Sat Jun 06 18:11:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1433610710970 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1433610710970 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1433610710970 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433610710970 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 88 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 88 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433610711608 ""}
