
../repos/coreutils/src/test:     file format elf32-littlearm


Disassembly of section .init:

00010d68 <.init>:
   10d68:	push	{r3, lr}
   10d6c:	bl	11028 <__lxstat64@plt+0x48>
   10d70:	pop	{r3, pc}

Disassembly of section .plt:

00010d74 <calloc@plt-0x14>:
   10d74:	push	{lr}		; (str lr, [sp, #-4]!)
   10d78:	ldr	lr, [pc, #4]	; 10d84 <calloc@plt-0x4>
   10d7c:	add	lr, pc, lr
   10d80:	ldr	pc, [lr, #8]!
   10d84:	andeq	r6, r1, ip, ror r2

00010d88 <calloc@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #90112	; 0x16000
   10d90:	ldr	pc, [ip, #636]!	; 0x27c

00010d94 <fputs_unlocked@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #90112	; 0x16000
   10d9c:	ldr	pc, [ip, #628]!	; 0x274

00010da0 <raise@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #90112	; 0x16000
   10da8:	ldr	pc, [ip, #620]!	; 0x26c

00010dac <strcmp@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #90112	; 0x16000
   10db4:	ldr	pc, [ip, #612]!	; 0x264

00010db8 <strtol@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #90112	; 0x16000
   10dc0:	ldr	pc, [ip, #604]!	; 0x25c

00010dc4 <fflush@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #90112	; 0x16000
   10dcc:	ldr	pc, [ip, #596]!	; 0x254

00010dd0 <free@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #90112	; 0x16000
   10dd8:	ldr	pc, [ip, #588]!	; 0x24c

00010ddc <_exit@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #90112	; 0x16000
   10de4:	ldr	pc, [ip, #580]!	; 0x244

00010de8 <memcpy@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #90112	; 0x16000
   10df0:	ldr	pc, [ip, #572]!	; 0x23c

00010df4 <mbsinit@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #90112	; 0x16000
   10dfc:	ldr	pc, [ip, #564]!	; 0x234

00010e00 <memcmp@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #90112	; 0x16000
   10e08:	ldr	pc, [ip, #556]!	; 0x22c

00010e0c <dcgettext@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #90112	; 0x16000
   10e14:	ldr	pc, [ip, #548]!	; 0x224

00010e18 <realloc@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #90112	; 0x16000
   10e20:	ldr	pc, [ip, #540]!	; 0x21c

00010e24 <textdomain@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #90112	; 0x16000
   10e2c:	ldr	pc, [ip, #532]!	; 0x214

00010e30 <geteuid@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #90112	; 0x16000
   10e38:	ldr	pc, [ip, #524]!	; 0x20c

00010e3c <iswprint@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #90112	; 0x16000
   10e44:	ldr	pc, [ip, #516]!	; 0x204

00010e48 <getegid@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #90112	; 0x16000
   10e50:	ldr	pc, [ip, #508]!	; 0x1fc

00010e54 <lseek64@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #90112	; 0x16000
   10e5c:	ldr	pc, [ip, #500]!	; 0x1f4

00010e60 <__ctype_get_mb_cur_max@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #90112	; 0x16000
   10e68:	ldr	pc, [ip, #492]!	; 0x1ec

00010e6c <__fpending@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #90112	; 0x16000
   10e74:	ldr	pc, [ip, #484]!	; 0x1e4

00010e78 <ferror_unlocked@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #90112	; 0x16000
   10e80:	ldr	pc, [ip, #476]!	; 0x1dc

00010e84 <mbrtowc@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #90112	; 0x16000
   10e8c:	ldr	pc, [ip, #468]!	; 0x1d4

00010e90 <error@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #90112	; 0x16000
   10e98:	ldr	pc, [ip, #460]!	; 0x1cc

00010e9c <malloc@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #90112	; 0x16000
   10ea4:	ldr	pc, [ip, #452]!	; 0x1c4

00010ea8 <error_at_line@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #90112	; 0x16000
   10eb0:	ldr	pc, [ip, #444]!	; 0x1bc

00010eb4 <__libc_start_main@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #90112	; 0x16000
   10ebc:	ldr	pc, [ip, #436]!	; 0x1b4

00010ec0 <__freading@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #90112	; 0x16000
   10ec8:	ldr	pc, [ip, #428]!	; 0x1ac

00010ecc <__gmon_start__@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #90112	; 0x16000
   10ed4:	ldr	pc, [ip, #420]!	; 0x1a4

00010ed8 <__ctype_b_loc@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #90112	; 0x16000
   10ee0:	ldr	pc, [ip, #412]!	; 0x19c

00010ee4 <exit@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #90112	; 0x16000
   10eec:	ldr	pc, [ip, #404]!	; 0x194

00010ef0 <strlen@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #90112	; 0x16000
   10ef8:	ldr	pc, [ip, #396]!	; 0x18c

00010efc <__errno_location@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #90112	; 0x16000
   10f04:	ldr	pc, [ip, #388]!	; 0x184

00010f08 <__cxa_atexit@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #90112	; 0x16000
   10f10:	ldr	pc, [ip, #380]!	; 0x17c

00010f14 <__vasprintf_chk@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #90112	; 0x16000
   10f1c:	ldr	pc, [ip, #372]!	; 0x174

00010f20 <memset@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #90112	; 0x16000
   10f28:	ldr	pc, [ip, #364]!	; 0x16c

00010f2c <__printf_chk@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #90112	; 0x16000
   10f34:	ldr	pc, [ip, #356]!	; 0x164

00010f38 <fileno@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #90112	; 0x16000
   10f40:	ldr	pc, [ip, #348]!	; 0x15c

00010f44 <__fprintf_chk@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #90112	; 0x16000
   10f4c:	ldr	pc, [ip, #340]!	; 0x154

00010f50 <fclose@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #90112	; 0x16000
   10f58:	ldr	pc, [ip, #332]!	; 0x14c

00010f5c <fseeko64@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #90112	; 0x16000
   10f64:	ldr	pc, [ip, #324]!	; 0x144

00010f68 <setlocale@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #90112	; 0x16000
   10f70:	ldr	pc, [ip, #316]!	; 0x13c

00010f74 <strrchr@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #90112	; 0x16000
   10f7c:	ldr	pc, [ip, #308]!	; 0x134

00010f80 <nl_langinfo@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #90112	; 0x16000
   10f88:	ldr	pc, [ip, #300]!	; 0x12c

00010f8c <euidaccess@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #90112	; 0x16000
   10f94:	ldr	pc, [ip, #292]!	; 0x124

00010f98 <bindtextdomain@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #90112	; 0x16000
   10fa0:	ldr	pc, [ip, #284]!	; 0x11c

00010fa4 <__xstat64@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #90112	; 0x16000
   10fac:	ldr	pc, [ip, #276]!	; 0x114

00010fb0 <isatty@plt>:
   10fb0:	add	ip, pc, #0, 12
   10fb4:	add	ip, ip, #90112	; 0x16000
   10fb8:	ldr	pc, [ip, #268]!	; 0x10c

00010fbc <fputs@plt>:
   10fbc:	add	ip, pc, #0, 12
   10fc0:	add	ip, ip, #90112	; 0x16000
   10fc4:	ldr	pc, [ip, #260]!	; 0x104

00010fc8 <strncmp@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #90112	; 0x16000
   10fd0:	ldr	pc, [ip, #252]!	; 0xfc

00010fd4 <abort@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #90112	; 0x16000
   10fdc:	ldr	pc, [ip, #244]!	; 0xf4

00010fe0 <__lxstat64@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #90112	; 0x16000
   10fe8:	ldr	pc, [ip, #236]!	; 0xec

Disassembly of section .text:

00010fec <.text>:
   10fec:	mov	fp, #0
   10ff0:	mov	lr, #0
   10ff4:	pop	{r1}		; (ldr r1, [sp], #4)
   10ff8:	mov	r2, sp
   10ffc:	push	{r2}		; (str r2, [sp, #-4]!)
   11000:	push	{r0}		; (str r0, [sp, #-4]!)
   11004:	ldr	ip, [pc, #16]	; 1101c <__lxstat64@plt+0x3c>
   11008:	push	{ip}		; (str ip, [sp, #-4]!)
   1100c:	ldr	r0, [pc, #12]	; 11020 <__lxstat64@plt+0x40>
   11010:	ldr	r3, [pc, #12]	; 11024 <__lxstat64@plt+0x44>
   11014:	bl	10eb4 <__libc_start_main@plt>
   11018:	bl	10fd4 <abort@plt>
   1101c:	andeq	r5, r1, r0, ror #15
   11020:	andeq	r1, r1, ip, ror r4
   11024:	andeq	r5, r1, r0, lsl #15
   11028:	ldr	r3, [pc, #20]	; 11044 <__lxstat64@plt+0x64>
   1102c:	ldr	r2, [pc, #20]	; 11048 <__lxstat64@plt+0x68>
   11030:	add	r3, pc, r3
   11034:	ldr	r2, [r3, r2]
   11038:	cmp	r2, #0
   1103c:	bxeq	lr
   11040:	b	10ecc <__gmon_start__@plt>
   11044:	andeq	r5, r1, r8, asr #31
   11048:	ldrdeq	r0, [r0], -r8
   1104c:	ldr	r0, [pc, #24]	; 1106c <__lxstat64@plt+0x8c>
   11050:	ldr	r3, [pc, #24]	; 11070 <__lxstat64@plt+0x90>
   11054:	cmp	r3, r0
   11058:	bxeq	lr
   1105c:	ldr	r3, [pc, #16]	; 11074 <__lxstat64@plt+0x94>
   11060:	cmp	r3, #0
   11064:	bxeq	lr
   11068:	bx	r3
   1106c:	andeq	r7, r2, r0, lsr r1
   11070:	andeq	r7, r2, r0, lsr r1
   11074:	andeq	r0, r0, r0
   11078:	ldr	r0, [pc, #36]	; 110a4 <__lxstat64@plt+0xc4>
   1107c:	ldr	r1, [pc, #36]	; 110a8 <__lxstat64@plt+0xc8>
   11080:	sub	r1, r1, r0
   11084:	asr	r1, r1, #2
   11088:	add	r1, r1, r1, lsr #31
   1108c:	asrs	r1, r1, #1
   11090:	bxeq	lr
   11094:	ldr	r3, [pc, #16]	; 110ac <__lxstat64@plt+0xcc>
   11098:	cmp	r3, #0
   1109c:	bxeq	lr
   110a0:	bx	r3
   110a4:	andeq	r7, r2, r0, lsr r1
   110a8:	andeq	r7, r2, r0, lsr r1
   110ac:	andeq	r0, r0, r0
   110b0:	push	{r4, lr}
   110b4:	ldr	r4, [pc, #24]	; 110d4 <__lxstat64@plt+0xf4>
   110b8:	ldrb	r3, [r4]
   110bc:	cmp	r3, #0
   110c0:	popne	{r4, pc}
   110c4:	bl	1104c <__lxstat64@plt+0x6c>
   110c8:	mov	r3, #1
   110cc:	strb	r3, [r4]
   110d0:	pop	{r4, pc}
   110d4:	andeq	r7, r2, r0, asr #2
   110d8:	b	11078 <__lxstat64@plt+0x98>
   110dc:	push	{fp, lr}
   110e0:	mov	fp, sp
   110e4:	sub	sp, sp, #56	; 0x38
   110e8:	mov	r8, r0
   110ec:	cmp	r0, #0
   110f0:	bne	1143c <__lxstat64@plt+0x45c>
   110f4:	movw	r1, #22611	; 0x5853
   110f8:	mov	r0, #0
   110fc:	mov	r2, #5
   11100:	movt	r1, #1
   11104:	bl	10e0c <dcgettext@plt>
   11108:	movw	r9, #28988	; 0x713c
   1110c:	movt	r9, #2
   11110:	ldr	r1, [r9]
   11114:	bl	10d94 <fputs_unlocked@plt>
   11118:	movw	r1, #22696	; 0x58a8
   1111c:	mov	r0, #0
   11120:	mov	r2, #5
   11124:	movt	r1, #1
   11128:	bl	10e0c <dcgettext@plt>
   1112c:	ldr	r1, [r9]
   11130:	bl	10d94 <fputs_unlocked@plt>
   11134:	movw	r1, #22745	; 0x58d9
   11138:	mov	r0, #0
   1113c:	mov	r2, #5
   11140:	movt	r1, #1
   11144:	bl	10e0c <dcgettext@plt>
   11148:	ldr	r1, [r9]
   1114c:	bl	10d94 <fputs_unlocked@plt>
   11150:	movw	r1, #22790	; 0x5906
   11154:	mov	r0, #0
   11158:	mov	r2, #5
   1115c:	movt	r1, #1
   11160:	bl	10e0c <dcgettext@plt>
   11164:	ldr	r1, [r9]
   11168:	bl	10d94 <fputs_unlocked@plt>
   1116c:	movw	r1, #22844	; 0x593c
   11170:	mov	r0, #0
   11174:	mov	r2, #5
   11178:	movt	r1, #1
   1117c:	bl	10e0c <dcgettext@plt>
   11180:	ldr	r1, [r9]
   11184:	bl	10d94 <fputs_unlocked@plt>
   11188:	movw	r1, #22964	; 0x59b4
   1118c:	mov	r0, #0
   11190:	mov	r2, #5
   11194:	movt	r1, #1
   11198:	bl	10e0c <dcgettext@plt>
   1119c:	ldr	r1, [r9]
   111a0:	bl	10d94 <fputs_unlocked@plt>
   111a4:	movw	r1, #23213	; 0x5aad
   111a8:	mov	r0, #0
   111ac:	mov	r2, #5
   111b0:	movt	r1, #1
   111b4:	bl	10e0c <dcgettext@plt>
   111b8:	ldr	r1, [r9]
   111bc:	bl	10d94 <fputs_unlocked@plt>
   111c0:	movw	r1, #23463	; 0x5ba7
   111c4:	mov	r0, #0
   111c8:	mov	r2, #5
   111cc:	movt	r1, #1
   111d0:	bl	10e0c <dcgettext@plt>
   111d4:	ldr	r1, [r9]
   111d8:	bl	10d94 <fputs_unlocked@plt>
   111dc:	movw	r1, #23839	; 0x5d1f
   111e0:	mov	r0, #0
   111e4:	mov	r2, #5
   111e8:	movt	r1, #1
   111ec:	bl	10e0c <dcgettext@plt>
   111f0:	ldr	r1, [r9]
   111f4:	bl	10d94 <fputs_unlocked@plt>
   111f8:	movw	r1, #24028	; 0x5ddc
   111fc:	mov	r0, #0
   11200:	mov	r2, #5
   11204:	movt	r1, #1
   11208:	bl	10e0c <dcgettext@plt>
   1120c:	ldr	r1, [r9]
   11210:	bl	10d94 <fputs_unlocked@plt>
   11214:	movw	r1, #24199	; 0x5e87
   11218:	mov	r0, #0
   1121c:	mov	r2, #5
   11220:	movt	r1, #1
   11224:	bl	10e0c <dcgettext@plt>
   11228:	ldr	r1, [r9]
   1122c:	bl	10d94 <fputs_unlocked@plt>
   11230:	movw	r1, #24474	; 0x5f9a
   11234:	mov	r0, #0
   11238:	mov	r2, #5
   1123c:	movt	r1, #1
   11240:	bl	10e0c <dcgettext@plt>
   11244:	ldr	r1, [r9]
   11248:	bl	10d94 <fputs_unlocked@plt>
   1124c:	movw	r1, #24834	; 0x6102
   11250:	mov	r0, #0
   11254:	mov	r2, #5
   11258:	movt	r1, #1
   1125c:	bl	10e0c <dcgettext@plt>
   11260:	ldr	r1, [r9]
   11264:	bl	10d94 <fputs_unlocked@plt>
   11268:	movw	r1, #25121	; 0x6221
   1126c:	mov	r0, #0
   11270:	mov	r2, #5
   11274:	movt	r1, #1
   11278:	bl	10e0c <dcgettext@plt>
   1127c:	ldr	r1, [r9]
   11280:	bl	10d94 <fputs_unlocked@plt>
   11284:	movw	r1, #25346	; 0x6302
   11288:	mov	r0, #0
   1128c:	mov	r2, #5
   11290:	movt	r1, #1
   11294:	bl	10e0c <dcgettext@plt>
   11298:	ldr	r1, [r9]
   1129c:	bl	10d94 <fputs_unlocked@plt>
   112a0:	movw	r1, #25468	; 0x637c
   112a4:	mov	r0, #0
   112a8:	mov	r2, #5
   112ac:	movt	r1, #1
   112b0:	bl	10e0c <dcgettext@plt>
   112b4:	ldr	r1, [r9]
   112b8:	bl	10d94 <fputs_unlocked@plt>
   112bc:	movw	r1, #25604	; 0x6404
   112c0:	mov	r0, #0
   112c4:	mov	r2, #5
   112c8:	movt	r1, #1
   112cc:	bl	10e0c <dcgettext@plt>
   112d0:	movw	r1, #25795	; 0x64c3
   112d4:	mov	r5, r0
   112d8:	mov	r0, #0
   112dc:	mov	r2, #5
   112e0:	movt	r1, #1
   112e4:	bl	10e0c <dcgettext@plt>
   112e8:	mov	r2, r0
   112ec:	mov	r0, #1
   112f0:	mov	r1, r5
   112f4:	bl	10f2c <__printf_chk@plt>
   112f8:	movw	r0, #26472	; 0x6768
   112fc:	mov	r6, sp
   11300:	movt	r0, #1
   11304:	mov	r1, r6
   11308:	ldm	r0!, {r2, r3, r4, r5}
   1130c:	stmia	r1!, {r2, r3, r4, r5}
   11310:	ldm	r0!, {r2, r3, r4, r5, r7}
   11314:	stmia	r1!, {r2, r3, r4, r5, r7}
   11318:	ldm	r0, {r2, r3, r4, r5, r7}
   1131c:	stm	r1, {r2, r3, r4, r5, r7}
   11320:	movw	r1, #25807	; 0x64cf
   11324:	movw	r5, #25809	; 0x64d1
   11328:	movt	r1, #1
   1132c:	movt	r5, #1
   11330:	mov	r0, r5
   11334:	bl	10dac <strcmp@plt>
   11338:	cmp	r0, #0
   1133c:	ldrne	r1, [r6, #8]!
   11340:	cmpne	r1, #0
   11344:	bne	11330 <__lxstat64@plt+0x350>
   11348:	ldr	r6, [r6, #4]
   1134c:	movw	r1, #25949	; 0x655d
   11350:	mov	r0, #0
   11354:	mov	r2, #5
   11358:	movt	r1, #1
   1135c:	bl	10e0c <dcgettext@plt>
   11360:	movw	r2, #25972	; 0x6574
   11364:	movw	r3, #25986	; 0x6582
   11368:	mov	r1, r0
   1136c:	mov	r0, #1
   11370:	movt	r2, #1
   11374:	movt	r3, #1
   11378:	bl	10f2c <__printf_chk@plt>
   1137c:	cmp	r6, #0
   11380:	mov	r0, #5
   11384:	mov	r1, #0
   11388:	moveq	r6, r5
   1138c:	bl	10f68 <setlocale@plt>
   11390:	cmp	r0, #0
   11394:	beq	113cc <__lxstat64@plt+0x3ec>
   11398:	movw	r1, #26026	; 0x65aa
   1139c:	mov	r2, #3
   113a0:	movt	r1, #1
   113a4:	bl	10fc8 <strncmp@plt>
   113a8:	cmp	r0, #0
   113ac:	beq	113cc <__lxstat64@plt+0x3ec>
   113b0:	movw	r1, #26030	; 0x65ae
   113b4:	mov	r0, #0
   113b8:	mov	r2, #5
   113bc:	movt	r1, #1
   113c0:	bl	10e0c <dcgettext@plt>
   113c4:	ldr	r1, [r9]
   113c8:	bl	10d94 <fputs_unlocked@plt>
   113cc:	movw	r1, #26101	; 0x65f5
   113d0:	mov	r0, #0
   113d4:	mov	r2, #5
   113d8:	movt	r1, #1
   113dc:	bl	10e0c <dcgettext@plt>
   113e0:	movw	r2, #25986	; 0x6582
   113e4:	mov	r1, r0
   113e8:	mov	r0, #1
   113ec:	mov	r3, r5
   113f0:	movt	r2, #1
   113f4:	bl	10f2c <__printf_chk@plt>
   113f8:	movw	r1, #26128	; 0x6610
   113fc:	mov	r0, #0
   11400:	mov	r2, #5
   11404:	movt	r1, #1
   11408:	bl	10e0c <dcgettext@plt>
   1140c:	movw	r3, #22744	; 0x58d8
   11410:	mov	r1, r0
   11414:	movw	r0, #25882	; 0x651a
   11418:	cmp	r6, r5
   1141c:	mov	r2, r6
   11420:	movt	r0, #1
   11424:	movt	r3, #1
   11428:	moveq	r3, r0
   1142c:	mov	r0, #1
   11430:	bl	10f2c <__printf_chk@plt>
   11434:	mov	r0, r8
   11438:	bl	10ee4 <exit@plt>
   1143c:	movw	r0, #28984	; 0x7138
   11440:	movw	r1, #22572	; 0x582c
   11444:	mov	r2, #5
   11448:	movt	r0, #2
   1144c:	movt	r1, #1
   11450:	ldr	r5, [r0]
   11454:	mov	r0, #0
   11458:	bl	10e0c <dcgettext@plt>
   1145c:	mov	r2, r0
   11460:	movw	r0, #29016	; 0x7158
   11464:	mov	r1, #1
   11468:	movt	r0, #2
   1146c:	ldr	r3, [r0]
   11470:	mov	r0, r5
   11474:	bl	10f44 <__fprintf_chk@plt>
   11478:	b	11434 <__lxstat64@plt+0x454>
   1147c:	push	{r4, r5, r6, r7, fp, lr}
   11480:	add	fp, sp, #16
   11484:	mov	r4, r0
   11488:	ldr	r0, [r1]
   1148c:	mov	r5, r1
   11490:	bl	12c88 <__lxstat64@plt+0x1ca8>
   11494:	movw	r1, #22744	; 0x58d8
   11498:	mov	r0, #6
   1149c:	movt	r1, #1
   114a0:	bl	10f68 <setlocale@plt>
   114a4:	movw	r6, #25976	; 0x6578
   114a8:	movw	r1, #25814	; 0x64d6
   114ac:	movt	r6, #1
   114b0:	movt	r1, #1
   114b4:	mov	r0, r6
   114b8:	bl	10f98 <bindtextdomain@plt>
   114bc:	mov	r0, r6
   114c0:	bl	10e24 <textdomain@plt>
   114c4:	movw	r0, #28904	; 0x70e8
   114c8:	mov	r1, #2
   114cc:	movt	r0, #2
   114d0:	str	r1, [r0]
   114d4:	movw	r0, #11076	; 0x2b44
   114d8:	movt	r0, #1
   114dc:	bl	157e4 <__lxstat64@plt+0x4804>
   114e0:	movw	r6, #28996	; 0x7144
   114e4:	movw	r7, #29000	; 0x7148
   114e8:	mov	r0, #1
   114ec:	cmp	r4, #2
   114f0:	movt	r6, #2
   114f4:	movt	r7, #2
   114f8:	str	r5, [r6]
   114fc:	movw	r5, #29004	; 0x714c
   11500:	str	r4, [r7]
   11504:	movt	r5, #2
   11508:	str	r0, [r5]
   1150c:	poplt	{r4, r5, r6, r7, fp, pc}
   11510:	sub	r0, r4, #1
   11514:	bl	11564 <__lxstat64@plt+0x584>
   11518:	ldr	r1, [r7]
   1151c:	ldr	r2, [r5]
   11520:	cmp	r2, r1
   11524:	bne	11530 <__lxstat64@plt+0x550>
   11528:	eor	r0, r0, #1
   1152c:	pop	{r4, r5, r6, r7, fp, pc}
   11530:	movw	r1, #25838	; 0x64ee
   11534:	mov	r0, #0
   11538:	mov	r2, #5
   1153c:	movt	r1, #1
   11540:	bl	10e0c <dcgettext@plt>
   11544:	mov	r4, r0
   11548:	ldr	r0, [r5]
   1154c:	ldr	r1, [r6]
   11550:	ldr	r0, [r1, r0, lsl #2]
   11554:	bl	1468c <__lxstat64@plt+0x36ac>
   11558:	mov	r1, r0
   1155c:	mov	r0, r4
   11560:	bl	11698 <__lxstat64@plt+0x6b8>
   11564:	push	{r4, r5, r6, r7, fp, lr}
   11568:	add	fp, sp, #16
   1156c:	sub	r1, r0, #1
   11570:	cmp	r1, #3
   11574:	bhi	11658 <__lxstat64@plt+0x678>
   11578:	add	r0, pc, #0
   1157c:	ldr	pc, [r0, r1, lsl #2]
   11580:	muleq	r1, r0, r5
   11584:	andeq	r1, r1, r0, asr r6
   11588:	andeq	r1, r1, r4, asr #11
   1158c:	andeq	r1, r1, ip, asr #11
   11590:	movw	r0, #29004	; 0x714c
   11594:	movt	r0, #2
   11598:	ldr	r1, [r0]
   1159c:	add	r2, r1, #1
   115a0:	str	r2, [r0]
   115a4:	movw	r0, #28996	; 0x7144
   115a8:	movt	r0, #2
   115ac:	ldr	r0, [r0]
   115b0:	ldr	r0, [r0, r1, lsl #2]
   115b4:	ldrb	r0, [r0]
   115b8:	cmp	r0, #0
   115bc:	movwne	r0, #1
   115c0:	pop	{r4, r5, r6, r7, fp, pc}
   115c4:	pop	{r4, r5, r6, r7, fp, lr}
   115c8:	b	11760 <__lxstat64@plt+0x780>
   115cc:	movw	r5, #29004	; 0x714c
   115d0:	movw	r0, #28996	; 0x7144
   115d4:	movw	r1, #26179	; 0x6643
   115d8:	movt	r5, #2
   115dc:	movt	r0, #2
   115e0:	movt	r1, #1
   115e4:	ldr	r6, [r5]
   115e8:	ldr	r7, [r0]
   115ec:	ldr	r4, [r7, r6, lsl #2]
   115f0:	mov	r0, r4
   115f4:	bl	10dac <strcmp@plt>
   115f8:	cmp	r0, #0
   115fc:	beq	11668 <__lxstat64@plt+0x688>
   11600:	movw	r1, #26181	; 0x6645
   11604:	mov	r0, r4
   11608:	movt	r1, #1
   1160c:	bl	10dac <strcmp@plt>
   11610:	cmp	r0, #0
   11614:	bne	11660 <__lxstat64@plt+0x680>
   11618:	add	r0, r7, r6, lsl #2
   1161c:	movw	r1, #26183	; 0x6647
   11620:	ldr	r0, [r0, #12]
   11624:	movt	r1, #1
   11628:	bl	10dac <strcmp@plt>
   1162c:	cmp	r0, #0
   11630:	bne	11660 <__lxstat64@plt+0x680>
   11634:	add	r0, r6, #1
   11638:	str	r0, [r5]
   1163c:	bl	116d4 <__lxstat64@plt+0x6f4>
   11640:	ldr	r1, [r5]
   11644:	add	r1, r1, #1
   11648:	str	r1, [r5]
   1164c:	pop	{r4, r5, r6, r7, fp, pc}
   11650:	pop	{r4, r5, r6, r7, fp, lr}
   11654:	b	116d4 <__lxstat64@plt+0x6f4>
   11658:	cmp	r0, #0
   1165c:	ble	11690 <__lxstat64@plt+0x6b0>
   11660:	pop	{r4, r5, r6, r7, fp, lr}
   11664:	b	118b4 <__lxstat64@plt+0x8d4>
   11668:	movw	r1, #29000	; 0x7148
   1166c:	add	r0, r6, #1
   11670:	movt	r1, #2
   11674:	str	r0, [r5]
   11678:	ldr	r1, [r1]
   1167c:	cmp	r0, r1
   11680:	bge	11694 <__lxstat64@plt+0x6b4>
   11684:	bl	11760 <__lxstat64@plt+0x780>
   11688:	eor	r0, r0, #1
   1168c:	pop	{r4, r5, r6, r7, fp, pc}
   11690:	bl	10fd4 <abort@plt>
   11694:	bl	120d0 <__lxstat64@plt+0x10f0>
   11698:	sub	sp, sp, #12
   1169c:	push	{fp, lr}
   116a0:	mov	fp, sp
   116a4:	sub	sp, sp, #4
   116a8:	mov	ip, r0
   116ac:	add	r0, fp, #8
   116b0:	stm	r0, {r1, r2, r3}
   116b4:	add	r3, fp, #8
   116b8:	mov	r0, #0
   116bc:	mov	r1, #0
   116c0:	mov	r2, ip
   116c4:	str	r3, [sp]
   116c8:	bl	14a04 <__lxstat64@plt+0x3a24>
   116cc:	mov	r0, #2
   116d0:	bl	10ee4 <exit@plt>
   116d4:	push	{r4, r5, r6, r7, fp, lr}
   116d8:	add	fp, sp, #16
   116dc:	movw	r6, #29004	; 0x714c
   116e0:	movw	r0, #28996	; 0x7144
   116e4:	movw	r1, #26179	; 0x6643
   116e8:	movt	r6, #2
   116ec:	movt	r0, #2
   116f0:	movt	r1, #1
   116f4:	ldr	r5, [r6]
   116f8:	ldr	r7, [r0]
   116fc:	ldr	r4, [r7, r5, lsl #2]
   11700:	mov	r0, r4
   11704:	bl	10dac <strcmp@plt>
   11708:	cmp	r0, #0
   1170c:	beq	1173c <__lxstat64@plt+0x75c>
   11710:	ldrb	r0, [r4]
   11714:	cmp	r0, #45	; 0x2d
   11718:	bne	1175c <__lxstat64@plt+0x77c>
   1171c:	ldrb	r0, [r4, #1]
   11720:	cmp	r0, #0
   11724:	beq	1175c <__lxstat64@plt+0x77c>
   11728:	ldrb	r0, [r4, #2]
   1172c:	cmp	r0, #0
   11730:	bne	1175c <__lxstat64@plt+0x77c>
   11734:	pop	{r4, r5, r6, r7, fp, lr}
   11738:	b	11948 <__lxstat64@plt+0x968>
   1173c:	add	r0, r5, #2
   11740:	str	r0, [r6]
   11744:	add	r0, r7, r5, lsl #2
   11748:	ldr	r0, [r0, #4]
   1174c:	ldrb	r0, [r0]
   11750:	clz	r0, r0
   11754:	lsr	r0, r0, #5
   11758:	pop	{r4, r5, r6, r7, fp, pc}
   1175c:	bl	120d0 <__lxstat64@plt+0x10f0>
   11760:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11764:	add	fp, sp, #28
   11768:	sub	sp, sp, #4
   1176c:	movw	r9, #29004	; 0x714c
   11770:	movw	r8, #28996	; 0x7144
   11774:	movt	r9, #2
   11778:	movt	r8, #2
   1177c:	ldr	r7, [r9]
   11780:	ldr	r6, [r8]
   11784:	add	r4, r7, #1
   11788:	ldr	sl, [r6, r4, lsl #2]
   1178c:	mov	r0, sl
   11790:	bl	121e0 <__lxstat64@plt+0x1200>
   11794:	cmp	r0, #0
   11798:	beq	117ac <__lxstat64@plt+0x7cc>
   1179c:	mov	r0, #0
   117a0:	sub	sp, fp, #28
   117a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   117a8:	b	12314 <__lxstat64@plt+0x1334>
   117ac:	ldr	r5, [r6, r7, lsl #2]
   117b0:	movw	r1, #26179	; 0x6643
   117b4:	movt	r1, #1
   117b8:	mov	r0, r5
   117bc:	bl	10dac <strcmp@plt>
   117c0:	cmp	r0, #0
   117c4:	beq	11838 <__lxstat64@plt+0x858>
   117c8:	movw	r1, #26181	; 0x6645
   117cc:	mov	r0, r5
   117d0:	movt	r1, #1
   117d4:	bl	10dac <strcmp@plt>
   117d8:	cmp	r0, #0
   117dc:	bne	117fc <__lxstat64@plt+0x81c>
   117e0:	add	r0, r6, r7, lsl #2
   117e4:	movw	r1, #26183	; 0x6647
   117e8:	ldr	r0, [r0, #8]
   117ec:	movt	r1, #1
   117f0:	bl	10dac <strcmp@plt>
   117f4:	cmp	r0, #0
   117f8:	beq	11860 <__lxstat64@plt+0x880>
   117fc:	movw	r1, #26258	; 0x6692
   11800:	mov	r0, sl
   11804:	movt	r1, #1
   11808:	bl	10dac <strcmp@plt>
   1180c:	cmp	r0, #0
   11810:	beq	1182c <__lxstat64@plt+0x84c>
   11814:	movw	r1, #26261	; 0x6695
   11818:	mov	r0, sl
   1181c:	movt	r1, #1
   11820:	bl	10dac <strcmp@plt>
   11824:	cmp	r0, #0
   11828:	bne	11878 <__lxstat64@plt+0x898>
   1182c:	sub	sp, fp, #28
   11830:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11834:	b	118b4 <__lxstat64@plt+0x8d4>
   11838:	movw	r0, #29000	; 0x7148
   1183c:	str	r4, [r9]
   11840:	movt	r0, #2
   11844:	ldr	r0, [r0]
   11848:	cmp	r4, r0
   1184c:	bge	118b0 <__lxstat64@plt+0x8d0>
   11850:	bl	116d4 <__lxstat64@plt+0x6f4>
   11854:	eor	r0, r0, #1
   11858:	sub	sp, fp, #28
   1185c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11860:	ldrb	r0, [sl]
   11864:	add	r1, r7, #3
   11868:	str	r1, [r9]
   1186c:	cmp	r0, #0
   11870:	movwne	r0, #1
   11874:	b	11858 <__lxstat64@plt+0x878>
   11878:	movw	r1, #26264	; 0x6698
   1187c:	mov	r0, #0
   11880:	mov	r2, #5
   11884:	movt	r1, #1
   11888:	bl	10e0c <dcgettext@plt>
   1188c:	mov	r4, r0
   11890:	ldr	r0, [r9]
   11894:	ldr	r1, [r8]
   11898:	add	r0, r1, r0, lsl #2
   1189c:	ldr	r0, [r0, #4]
   118a0:	bl	1468c <__lxstat64@plt+0x36ac>
   118a4:	mov	r1, r0
   118a8:	mov	r0, r4
   118ac:	bl	11698 <__lxstat64@plt+0x6b8>
   118b0:	bl	120d0 <__lxstat64@plt+0x10f0>
   118b4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   118b8:	add	fp, sp, #24
   118bc:	movw	r8, #29000	; 0x7148
   118c0:	movw	r7, #29004	; 0x714c
   118c4:	movt	r8, #2
   118c8:	movt	r7, #2
   118cc:	ldr	r0, [r8]
   118d0:	ldr	r1, [r7]
   118d4:	cmp	r1, r0
   118d8:	bge	11944 <__lxstat64@plt+0x964>
   118dc:	bl	12824 <__lxstat64@plt+0x1844>
   118e0:	mov	r4, r0
   118e4:	ldr	r6, [r7]
   118e8:	ldr	r0, [r8]
   118ec:	cmp	r6, r0
   118f0:	bge	1193c <__lxstat64@plt+0x95c>
   118f4:	movw	r9, #28996	; 0x7144
   118f8:	movw	r5, #26261	; 0x6695
   118fc:	movt	r9, #2
   11900:	movt	r5, #1
   11904:	ldr	r0, [r9]
   11908:	mov	r1, r5
   1190c:	ldr	r0, [r0, r6, lsl #2]
   11910:	bl	10dac <strcmp@plt>
   11914:	cmp	r0, #0
   11918:	bne	1193c <__lxstat64@plt+0x95c>
   1191c:	add	r0, r6, #1
   11920:	str	r0, [r7]
   11924:	bl	12824 <__lxstat64@plt+0x1844>
   11928:	orr	r4, r4, r0
   1192c:	ldr	r6, [r7]
   11930:	ldr	r0, [r8]
   11934:	cmp	r6, r0
   11938:	blt	11904 <__lxstat64@plt+0x924>
   1193c:	and	r0, r4, #1
   11940:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11944:	bl	120d0 <__lxstat64@plt+0x10f0>
   11948:	push	{r4, r5, r6, sl, fp, lr}
   1194c:	add	fp, sp, #16
   11950:	sub	sp, sp, #104	; 0x68
   11954:	movw	r5, #29004	; 0x714c
   11958:	movw	r6, #28996	; 0x7144
   1195c:	movt	r5, #2
   11960:	movt	r6, #2
   11964:	ldr	r1, [r5]
   11968:	ldr	r0, [r6]
   1196c:	ldr	r2, [r0, r1, lsl #2]
   11970:	ldrb	r2, [r2, #1]
   11974:	sub	r2, r2, #71	; 0x47
   11978:	cmp	r2, #51	; 0x33
   1197c:	bhi	12098 <__lxstat64@plt+0x10b8>
   11980:	add	r3, pc, #0
   11984:	ldr	pc, [r3, r2, lsl #2]
   11988:	muleq	r1, ip, sp
   1198c:	muleq	r1, r8, r0
   11990:	muleq	r1, r8, r0
   11994:	muleq	r1, r8, r0
   11998:	muleq	r1, r8, r0
   1199c:	andeq	r1, r1, r8, asr sl
   119a0:	muleq	r1, r8, r0
   119a4:	andeq	r1, r1, r0, lsl #28
   119a8:	andeq	r1, r1, r0, ror #22
   119ac:	muleq	r1, r8, r0
   119b0:	muleq	r1, r8, r0
   119b4:	muleq	r1, r8, r0
   119b8:	andeq	r1, r1, r0, asr #23
   119bc:	muleq	r1, r8, r0
   119c0:	muleq	r1, r8, r0
   119c4:	muleq	r1, r8, r0
   119c8:	muleq	r1, r8, r0
   119cc:	muleq	r1, r8, r0
   119d0:	muleq	r1, r8, r0
   119d4:	muleq	r1, r8, r0
   119d8:	muleq	r1, r8, r0
   119dc:	muleq	r1, r8, r0
   119e0:	muleq	r1, r8, r0
   119e4:	muleq	r1, r8, r0
   119e8:	muleq	r1, r8, r0
   119ec:	muleq	r1, r8, r0
   119f0:	muleq	r1, r8, r0
   119f4:	andeq	r1, r1, ip, lsl #24
   119f8:	andeq	r1, r1, r8, asr ip
   119fc:	andeq	r1, r1, r4, lsr #25
   11a00:	andeq	r1, r1, r8, ror #21
   11a04:	strdeq	r1, [r1], -r0
   11a08:	andeq	r1, r1, r4, lsr #21
   11a0c:	andeq	r1, r1, r8, asr sl
   11a10:	muleq	r1, r8, r0
   11a14:	muleq	r1, r8, r0
   11a18:	andeq	r1, r1, ip, lsl fp
   11a1c:	muleq	r1, r8, r0
   11a20:	muleq	r1, r8, r0
   11a24:	andeq	r1, r1, ip, lsr sp
   11a28:	muleq	r1, r8, r0
   11a2c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   11a30:	muleq	r1, r8, r0
   11a34:	andeq	r1, r1, r0, ror sp
   11a38:	ldrdeq	r1, [r1], -ip
   11a3c:	andeq	r1, r1, r8, ror lr
   11a40:	strdeq	r1, [r1], -r0
   11a44:	muleq	r1, r8, r0
   11a48:	andeq	r2, r1, r4, lsr r0
   11a4c:	andeq	r1, r1, r4, lsr pc
   11a50:	muleq	r1, r8, r0
   11a54:	andeq	r1, r1, r0, ror #30
   11a58:	movw	r3, #29000	; 0x7148
   11a5c:	add	r2, r1, #1
   11a60:	movt	r3, #2
   11a64:	str	r2, [r5]
   11a68:	ldr	r3, [r3]
   11a6c:	cmp	r2, r3
   11a70:	bge	120cc <__lxstat64@plt+0x10ec>
   11a74:	add	r1, r1, #2
   11a78:	str	r1, [r5]
   11a7c:	mov	r1, sp
   11a80:	ldr	r0, [r0, r2, lsl #2]
   11a84:	bl	1580c <__lxstat64@plt+0x482c>
   11a88:	mov	r4, #0
   11a8c:	cmp	r0, #0
   11a90:	bne	1206c <__lxstat64@plt+0x108c>
   11a94:	ldr	r0, [sp, #16]
   11a98:	and	r0, r0, #61440	; 0xf000
   11a9c:	sub	r0, r0, #40960	; 0xa000
   11aa0:	b	12064 <__lxstat64@plt+0x1084>
   11aa4:	movw	r3, #29000	; 0x7148
   11aa8:	add	r2, r1, #1
   11aac:	movt	r3, #2
   11ab0:	str	r2, [r5]
   11ab4:	ldr	r3, [r3]
   11ab8:	cmp	r2, r3
   11abc:	bge	120cc <__lxstat64@plt+0x10ec>
   11ac0:	add	r1, r1, #2
   11ac4:	str	r1, [r5]
   11ac8:	mov	r1, sp
   11acc:	ldr	r0, [r0, r2, lsl #2]
   11ad0:	bl	157fc <__lxstat64@plt+0x481c>
   11ad4:	cmp	r0, #0
   11ad8:	mov	r4, #0
   11adc:	ldrbeq	r0, [sp, #17]
   11ae0:	ubfxeq	r4, r0, #2, #1
   11ae4:	b	1206c <__lxstat64@plt+0x108c>
   11ae8:	movw	r3, #29000	; 0x7148
   11aec:	add	r2, r1, #1
   11af0:	movt	r3, #2
   11af4:	str	r2, [r5]
   11af8:	ldr	r3, [r3]
   11afc:	cmp	r2, r3
   11b00:	bge	120cc <__lxstat64@plt+0x10ec>
   11b04:	add	r1, r1, #2
   11b08:	str	r1, [r5]
   11b0c:	mov	r1, sp
   11b10:	ldr	r0, [r0, r2, lsl #2]
   11b14:	bl	157fc <__lxstat64@plt+0x481c>
   11b18:	b	12064 <__lxstat64@plt+0x1084>
   11b1c:	movw	r3, #29000	; 0x7148
   11b20:	add	r2, r1, #1
   11b24:	movt	r3, #2
   11b28:	str	r2, [r5]
   11b2c:	ldr	r3, [r3]
   11b30:	cmp	r2, r3
   11b34:	bge	120cc <__lxstat64@plt+0x10ec>
   11b38:	add	r1, r1, #2
   11b3c:	str	r1, [r5]
   11b40:	mov	r1, sp
   11b44:	ldr	r0, [r0, r2, lsl #2]
   11b48:	bl	157fc <__lxstat64@plt+0x481c>
   11b4c:	cmp	r0, #0
   11b50:	mov	r4, #0
   11b54:	ldrbeq	r0, [sp, #17]
   11b58:	ubfxeq	r4, r0, #1, #1
   11b5c:	b	1206c <__lxstat64@plt+0x108c>
   11b60:	movw	r3, #29000	; 0x7148
   11b64:	add	r2, r1, #1
   11b68:	movt	r3, #2
   11b6c:	str	r2, [r5]
   11b70:	ldr	r3, [r3]
   11b74:	cmp	r2, r3
   11b78:	bge	120cc <__lxstat64@plt+0x10ec>
   11b7c:	add	r1, r1, #2
   11b80:	str	r1, [r5]
   11b84:	mov	r1, sp
   11b88:	ldr	r0, [r0, r2, lsl #2]
   11b8c:	bl	157fc <__lxstat64@plt+0x481c>
   11b90:	mov	r4, #0
   11b94:	cmp	r0, #0
   11b98:	bne	1206c <__lxstat64@plt+0x108c>
   11b9c:	bl	10efc <__errno_location@plt>
   11ba0:	mov	r4, #0
   11ba4:	mov	r5, r0
   11ba8:	str	r4, [r0]
   11bac:	bl	10e30 <geteuid@plt>
   11bb0:	cmn	r0, #1
   11bb4:	beq	12078 <__lxstat64@plt+0x1098>
   11bb8:	ldr	r1, [sp, #24]
   11bbc:	b	11df8 <__lxstat64@plt+0xe18>
   11bc0:	movw	r3, #29000	; 0x7148
   11bc4:	add	r2, r1, #1
   11bc8:	movt	r3, #2
   11bcc:	str	r2, [r5]
   11bd0:	ldr	r3, [r3]
   11bd4:	cmp	r2, r3
   11bd8:	bge	120cc <__lxstat64@plt+0x10ec>
   11bdc:	add	r1, r1, #2
   11be0:	str	r1, [r5]
   11be4:	mov	r1, sp
   11be8:	ldr	r0, [r0, r2, lsl #2]
   11bec:	bl	157fc <__lxstat64@plt+0x481c>
   11bf0:	mov	r4, #0
   11bf4:	cmp	r0, #0
   11bf8:	bne	1206c <__lxstat64@plt+0x108c>
   11bfc:	ldr	r0, [sp, #16]
   11c00:	and	r0, r0, #61440	; 0xf000
   11c04:	sub	r0, r0, #49152	; 0xc000
   11c08:	b	12064 <__lxstat64@plt+0x1084>
   11c0c:	movw	r3, #29000	; 0x7148
   11c10:	add	r2, r1, #1
   11c14:	movt	r3, #2
   11c18:	str	r2, [r5]
   11c1c:	ldr	r3, [r3]
   11c20:	cmp	r2, r3
   11c24:	bge	120cc <__lxstat64@plt+0x10ec>
   11c28:	add	r1, r1, #2
   11c2c:	str	r1, [r5]
   11c30:	mov	r1, sp
   11c34:	ldr	r0, [r0, r2, lsl #2]
   11c38:	bl	157fc <__lxstat64@plt+0x481c>
   11c3c:	mov	r4, #0
   11c40:	cmp	r0, #0
   11c44:	bne	1206c <__lxstat64@plt+0x108c>
   11c48:	ldr	r0, [sp, #16]
   11c4c:	and	r0, r0, #61440	; 0xf000
   11c50:	sub	r0, r0, #24576	; 0x6000
   11c54:	b	12064 <__lxstat64@plt+0x1084>
   11c58:	movw	r3, #29000	; 0x7148
   11c5c:	add	r2, r1, #1
   11c60:	movt	r3, #2
   11c64:	str	r2, [r5]
   11c68:	ldr	r3, [r3]
   11c6c:	cmp	r2, r3
   11c70:	bge	120cc <__lxstat64@plt+0x10ec>
   11c74:	add	r1, r1, #2
   11c78:	str	r1, [r5]
   11c7c:	mov	r1, sp
   11c80:	ldr	r0, [r0, r2, lsl #2]
   11c84:	bl	157fc <__lxstat64@plt+0x481c>
   11c88:	mov	r4, #0
   11c8c:	cmp	r0, #0
   11c90:	bne	1206c <__lxstat64@plt+0x108c>
   11c94:	ldr	r0, [sp, #16]
   11c98:	and	r0, r0, #61440	; 0xf000
   11c9c:	sub	r0, r0, #8192	; 0x2000
   11ca0:	b	12064 <__lxstat64@plt+0x1084>
   11ca4:	movw	r3, #29000	; 0x7148
   11ca8:	add	r2, r1, #1
   11cac:	movt	r3, #2
   11cb0:	str	r2, [r5]
   11cb4:	ldr	r3, [r3]
   11cb8:	cmp	r2, r3
   11cbc:	bge	120cc <__lxstat64@plt+0x10ec>
   11cc0:	add	r1, r1, #2
   11cc4:	str	r1, [r5]
   11cc8:	mov	r1, sp
   11ccc:	ldr	r0, [r0, r2, lsl #2]
   11cd0:	bl	157fc <__lxstat64@plt+0x481c>
   11cd4:	mov	r4, #0
   11cd8:	cmp	r0, #0
   11cdc:	bne	1206c <__lxstat64@plt+0x108c>
   11ce0:	ldr	r0, [sp, #16]
   11ce4:	and	r0, r0, #61440	; 0xf000
   11ce8:	sub	r0, r0, #16384	; 0x4000
   11cec:	b	12064 <__lxstat64@plt+0x1084>
   11cf0:	movw	r3, #29000	; 0x7148
   11cf4:	add	r2, r1, #1
   11cf8:	movt	r3, #2
   11cfc:	str	r2, [r5]
   11d00:	ldr	r3, [r3]
   11d04:	cmp	r2, r3
   11d08:	bge	120cc <__lxstat64@plt+0x10ec>
   11d0c:	add	r1, r1, #2
   11d10:	str	r1, [r5]
   11d14:	mov	r1, sp
   11d18:	ldr	r0, [r0, r2, lsl #2]
   11d1c:	bl	157fc <__lxstat64@plt+0x481c>
   11d20:	mov	r4, #0
   11d24:	cmp	r0, #0
   11d28:	bne	1206c <__lxstat64@plt+0x108c>
   11d2c:	ldr	r0, [sp, #16]
   11d30:	and	r0, r0, #61440	; 0xf000
   11d34:	sub	r0, r0, #32768	; 0x8000
   11d38:	b	12064 <__lxstat64@plt+0x1084>
   11d3c:	movw	r3, #29000	; 0x7148
   11d40:	add	r2, r1, #1
   11d44:	movt	r3, #2
   11d48:	str	r2, [r5]
   11d4c:	ldr	r3, [r3]
   11d50:	cmp	r2, r3
   11d54:	bge	120cc <__lxstat64@plt+0x10ec>
   11d58:	add	r1, r1, #2
   11d5c:	str	r1, [r5]
   11d60:	ldr	r0, [r0, r2, lsl #2]
   11d64:	ldrb	r4, [r0]
   11d68:	cmp	r4, #0
   11d6c:	b	11ee8 <__lxstat64@plt+0xf08>
   11d70:	movw	r3, #29000	; 0x7148
   11d74:	add	r2, r1, #1
   11d78:	movt	r3, #2
   11d7c:	str	r2, [r5]
   11d80:	ldr	r3, [r3]
   11d84:	cmp	r2, r3
   11d88:	bge	120cc <__lxstat64@plt+0x10ec>
   11d8c:	add	r1, r1, #2
   11d90:	str	r1, [r5]
   11d94:	mov	r1, #4
   11d98:	b	1205c <__lxstat64@plt+0x107c>
   11d9c:	movw	r3, #29000	; 0x7148
   11da0:	add	r2, r1, #1
   11da4:	movt	r3, #2
   11da8:	str	r2, [r5]
   11dac:	ldr	r3, [r3]
   11db0:	cmp	r2, r3
   11db4:	bge	120cc <__lxstat64@plt+0x10ec>
   11db8:	add	r1, r1, #2
   11dbc:	str	r1, [r5]
   11dc0:	mov	r1, sp
   11dc4:	ldr	r0, [r0, r2, lsl #2]
   11dc8:	bl	157fc <__lxstat64@plt+0x481c>
   11dcc:	mov	r4, #0
   11dd0:	cmp	r0, #0
   11dd4:	bne	1206c <__lxstat64@plt+0x108c>
   11dd8:	bl	10efc <__errno_location@plt>
   11ddc:	mov	r4, #0
   11de0:	mov	r5, r0
   11de4:	str	r4, [r0]
   11de8:	bl	10e48 <getegid@plt>
   11dec:	cmn	r0, #1
   11df0:	beq	12088 <__lxstat64@plt+0x10a8>
   11df4:	ldr	r1, [sp, #28]
   11df8:	sub	r0, r0, r1
   11dfc:	b	12064 <__lxstat64@plt+0x1084>
   11e00:	movw	r3, #29000	; 0x7148
   11e04:	add	r2, r1, #1
   11e08:	movt	r3, #2
   11e0c:	str	r2, [r5]
   11e10:	ldr	r3, [r3]
   11e14:	cmp	r2, r3
   11e18:	bge	120cc <__lxstat64@plt+0x10ec>
   11e1c:	add	r1, r1, #2
   11e20:	str	r1, [r5]
   11e24:	mov	r1, sp
   11e28:	ldr	r0, [r0, r2, lsl #2]
   11e2c:	bl	157fc <__lxstat64@plt+0x481c>
   11e30:	mov	r4, #0
   11e34:	cmp	r0, #0
   11e38:	bne	1206c <__lxstat64@plt+0x108c>
   11e3c:	add	r3, sp, #72	; 0x48
   11e40:	mov	r4, #0
   11e44:	ldm	r3, {r0, r1, r2, r3}
   11e48:	cmp	r2, r0
   11e4c:	mov	r0, #0
   11e50:	movwgt	r0, #1
   11e54:	sublt	r0, r0, #1
   11e58:	cmp	r3, r1
   11e5c:	mov	r1, #0
   11e60:	movwgt	r1, #1
   11e64:	sublt	r1, r1, #1
   11e68:	add	r0, r1, r0, lsl #1
   11e6c:	cmp	r0, #0
   11e70:	movwgt	r4, #1
   11e74:	b	1206c <__lxstat64@plt+0x108c>
   11e78:	movw	r3, #29000	; 0x7148
   11e7c:	add	r2, r1, #1
   11e80:	movt	r3, #2
   11e84:	str	r2, [r5]
   11e88:	ldr	r3, [r3]
   11e8c:	cmp	r2, r3
   11e90:	bge	120cc <__lxstat64@plt+0x10ec>
   11e94:	add	r1, r1, #2
   11e98:	str	r1, [r5]
   11e9c:	ldr	r0, [r0, r2, lsl #2]
   11ea0:	bl	12120 <__lxstat64@plt+0x1140>
   11ea4:	mov	r6, r0
   11ea8:	bl	10efc <__errno_location@plt>
   11eac:	mov	r4, #0
   11eb0:	mov	r5, r0
   11eb4:	mov	r1, #0
   11eb8:	mov	r2, #10
   11ebc:	str	r4, [r0]
   11ec0:	mov	r0, r6
   11ec4:	bl	10db8 <strtol@plt>
   11ec8:	cmp	r0, #0
   11ecc:	blt	1206c <__lxstat64@plt+0x108c>
   11ed0:	ldr	r1, [r5]
   11ed4:	cmp	r1, #34	; 0x22
   11ed8:	beq	1206c <__lxstat64@plt+0x108c>
   11edc:	bl	10fb0 <isatty@plt>
   11ee0:	mov	r4, r0
   11ee4:	cmp	r0, #0
   11ee8:	movwne	r4, #1
   11eec:	b	1206c <__lxstat64@plt+0x108c>
   11ef0:	movw	r3, #29000	; 0x7148
   11ef4:	add	r2, r1, #1
   11ef8:	movt	r3, #2
   11efc:	str	r2, [r5]
   11f00:	ldr	r3, [r3]
   11f04:	cmp	r2, r3
   11f08:	bge	120cc <__lxstat64@plt+0x10ec>
   11f0c:	add	r1, r1, #2
   11f10:	str	r1, [r5]
   11f14:	mov	r1, sp
   11f18:	ldr	r0, [r0, r2, lsl #2]
   11f1c:	bl	157fc <__lxstat64@plt+0x481c>
   11f20:	cmp	r0, #0
   11f24:	mov	r4, #0
   11f28:	ldrbeq	r0, [sp, #17]
   11f2c:	ubfxeq	r4, r0, #3, #1
   11f30:	b	1206c <__lxstat64@plt+0x108c>
   11f34:	movw	r3, #29000	; 0x7148
   11f38:	add	r2, r1, #1
   11f3c:	movt	r3, #2
   11f40:	str	r2, [r5]
   11f44:	ldr	r3, [r3]
   11f48:	cmp	r2, r3
   11f4c:	bge	120cc <__lxstat64@plt+0x10ec>
   11f50:	add	r1, r1, #2
   11f54:	str	r1, [r5]
   11f58:	mov	r1, #1
   11f5c:	b	1205c <__lxstat64@plt+0x107c>
   11f60:	movw	r3, #29000	; 0x7148
   11f64:	add	r2, r1, #1
   11f68:	movt	r3, #2
   11f6c:	str	r2, [r5]
   11f70:	ldr	r3, [r3]
   11f74:	cmp	r2, r3
   11f78:	bge	120cc <__lxstat64@plt+0x10ec>
   11f7c:	add	r1, r1, #2
   11f80:	str	r1, [r5]
   11f84:	ldr	r0, [r0, r2, lsl #2]
   11f88:	ldrb	r0, [r0]
   11f8c:	b	12064 <__lxstat64@plt+0x1084>
   11f90:	movw	r3, #29000	; 0x7148
   11f94:	add	r2, r1, #1
   11f98:	movt	r3, #2
   11f9c:	str	r2, [r5]
   11fa0:	ldr	r3, [r3]
   11fa4:	cmp	r2, r3
   11fa8:	bge	120cc <__lxstat64@plt+0x10ec>
   11fac:	add	r1, r1, #2
   11fb0:	str	r1, [r5]
   11fb4:	mov	r1, sp
   11fb8:	ldr	r0, [r0, r2, lsl #2]
   11fbc:	bl	157fc <__lxstat64@plt+0x481c>
   11fc0:	mov	r4, #0
   11fc4:	cmp	r0, #0
   11fc8:	bne	1206c <__lxstat64@plt+0x108c>
   11fcc:	ldr	r0, [sp, #16]
   11fd0:	and	r0, r0, #61440	; 0xf000
   11fd4:	sub	r0, r0, #4096	; 0x1000
   11fd8:	b	12064 <__lxstat64@plt+0x1084>
   11fdc:	movw	r3, #29000	; 0x7148
   11fe0:	add	r2, r1, #1
   11fe4:	movt	r3, #2
   11fe8:	str	r2, [r5]
   11fec:	ldr	r3, [r3]
   11ff0:	cmp	r2, r3
   11ff4:	bge	120cc <__lxstat64@plt+0x10ec>
   11ff8:	add	r1, r1, #2
   11ffc:	str	r1, [r5]
   12000:	mov	r1, sp
   12004:	ldr	r0, [r0, r2, lsl #2]
   12008:	bl	157fc <__lxstat64@plt+0x481c>
   1200c:	mov	r4, #0
   12010:	cmp	r0, #0
   12014:	bne	1206c <__lxstat64@plt+0x108c>
   12018:	ldr	r0, [sp, #48]	; 0x30
   1201c:	ldr	r1, [sp, #52]	; 0x34
   12020:	mov	r4, #0
   12024:	rsbs	r0, r0, #0
   12028:	rscs	r0, r1, #0
   1202c:	movwlt	r4, #1
   12030:	b	1206c <__lxstat64@plt+0x108c>
   12034:	movw	r3, #29000	; 0x7148
   12038:	add	r2, r1, #1
   1203c:	movt	r3, #2
   12040:	str	r2, [r5]
   12044:	ldr	r3, [r3]
   12048:	cmp	r2, r3
   1204c:	bge	120cc <__lxstat64@plt+0x10ec>
   12050:	add	r1, r1, #2
   12054:	str	r1, [r5]
   12058:	mov	r1, #2
   1205c:	ldr	r0, [r0, r2, lsl #2]
   12060:	bl	10f8c <euidaccess@plt>
   12064:	clz	r0, r0
   12068:	lsr	r4, r0, #5
   1206c:	mov	r0, r4
   12070:	sub	sp, fp, #16
   12074:	pop	{r4, r5, r6, sl, fp, pc}
   12078:	ldr	r1, [r5]
   1207c:	cmp	r1, #0
   12080:	bne	1206c <__lxstat64@plt+0x108c>
   12084:	b	11bb8 <__lxstat64@plt+0xbd8>
   12088:	ldr	r1, [r5]
   1208c:	cmp	r1, #0
   12090:	bne	1206c <__lxstat64@plt+0x108c>
   12094:	b	11df4 <__lxstat64@plt+0xe14>
   12098:	movw	r1, #26185	; 0x6649
   1209c:	mov	r0, #0
   120a0:	mov	r2, #5
   120a4:	movt	r1, #1
   120a8:	bl	10e0c <dcgettext@plt>
   120ac:	mov	r4, r0
   120b0:	ldr	r0, [r5]
   120b4:	ldr	r1, [r6]
   120b8:	ldr	r0, [r1, r0, lsl #2]
   120bc:	bl	1468c <__lxstat64@plt+0x36ac>
   120c0:	mov	r1, r0
   120c4:	mov	r0, r4
   120c8:	bl	11698 <__lxstat64@plt+0x6b8>
   120cc:	bl	120d0 <__lxstat64@plt+0x10f0>
   120d0:	push	{fp, lr}
   120d4:	mov	fp, sp
   120d8:	movw	r1, #26232	; 0x6678
   120dc:	mov	r0, #0
   120e0:	mov	r2, #5
   120e4:	movt	r1, #1
   120e8:	bl	10e0c <dcgettext@plt>
   120ec:	movw	r1, #28996	; 0x7144
   120f0:	mov	r4, r0
   120f4:	movw	r0, #29000	; 0x7148
   120f8:	movt	r0, #2
   120fc:	movt	r1, #2
   12100:	ldr	r0, [r0]
   12104:	ldr	r1, [r1]
   12108:	add	r0, r1, r0, lsl #2
   1210c:	ldr	r0, [r0, #-4]
   12110:	bl	1468c <__lxstat64@plt+0x36ac>
   12114:	mov	r1, r0
   12118:	mov	r0, r4
   1211c:	bl	11698 <__lxstat64@plt+0x6b8>
   12120:	push	{r4, r5, r6, sl, fp, lr}
   12124:	add	fp, sp, #16
   12128:	mov	r6, r0
   1212c:	sub	r5, r0, #1
   12130:	bl	10ed8 <__ctype_b_loc@plt>
   12134:	ldr	r1, [r0]
   12138:	ldrb	r2, [r5, #1]!
   1213c:	ldrb	r0, [r1, r2, lsl #1]
   12140:	tst	r0, #1
   12144:	bne	12138 <__lxstat64@plt+0x1158>
   12148:	add	r3, r5, #1
   1214c:	cmp	r2, #43	; 0x2b
   12150:	mov	r0, r5
   12154:	moveq	r0, r3
   12158:	cmp	r2, #45	; 0x2d
   1215c:	moveq	r5, r3
   12160:	cmp	r2, #43	; 0x2b
   12164:	moveq	r5, r3
   12168:	ldrb	r2, [r5]
   1216c:	sub	r2, r2, #48	; 0x30
   12170:	cmp	r2, #9
   12174:	bhi	121b4 <__lxstat64@plt+0x11d4>
   12178:	ldrb	r2, [r5, #1]!
   1217c:	sub	r3, r2, #48	; 0x30
   12180:	cmp	r3, #10
   12184:	bcc	12178 <__lxstat64@plt+0x1198>
   12188:	ldrb	r3, [r1, r2, lsl #1]
   1218c:	tst	r3, #1
   12190:	beq	121ac <__lxstat64@plt+0x11cc>
   12194:	mov	r3, #1
   12198:	ldrb	r2, [r5, r3]
   1219c:	add	r3, r3, #1
   121a0:	ldrb	r4, [r1, r2, lsl #1]
   121a4:	tst	r4, #1
   121a8:	bne	12198 <__lxstat64@plt+0x11b8>
   121ac:	cmp	r2, #0
   121b0:	popeq	{r4, r5, r6, sl, fp, pc}
   121b4:	movw	r1, #26213	; 0x6665
   121b8:	mov	r0, #0
   121bc:	mov	r2, #5
   121c0:	movt	r1, #1
   121c4:	bl	10e0c <dcgettext@plt>
   121c8:	mov	r5, r0
   121cc:	mov	r0, r6
   121d0:	bl	1468c <__lxstat64@plt+0x36ac>
   121d4:	mov	r1, r0
   121d8:	mov	r0, r5
   121dc:	bl	11698 <__lxstat64@plt+0x6b8>
   121e0:	push	{r4, r5, fp, lr}
   121e4:	add	fp, sp, #8
   121e8:	movw	r1, #26294	; 0x66b6
   121ec:	mov	r5, r0
   121f0:	movt	r1, #1
   121f4:	bl	10dac <strcmp@plt>
   121f8:	mov	r4, #1
   121fc:	cmp	r0, #0
   12200:	beq	1230c <__lxstat64@plt+0x132c>
   12204:	movw	r1, #26293	; 0x66b5
   12208:	mov	r0, r5
   1220c:	movt	r1, #1
   12210:	bl	10dac <strcmp@plt>
   12214:	cmp	r0, #0
   12218:	beq	1230c <__lxstat64@plt+0x132c>
   1221c:	movw	r1, #26296	; 0x66b8
   12220:	mov	r0, r5
   12224:	movt	r1, #1
   12228:	bl	10dac <strcmp@plt>
   1222c:	cmp	r0, #0
   12230:	beq	1230c <__lxstat64@plt+0x132c>
   12234:	movw	r1, #26299	; 0x66bb
   12238:	mov	r0, r5
   1223c:	movt	r1, #1
   12240:	bl	10dac <strcmp@plt>
   12244:	cmp	r0, #0
   12248:	beq	1230c <__lxstat64@plt+0x132c>
   1224c:	movw	r1, #26303	; 0x66bf
   12250:	mov	r0, r5
   12254:	movt	r1, #1
   12258:	bl	10dac <strcmp@plt>
   1225c:	cmp	r0, #0
   12260:	beq	1230c <__lxstat64@plt+0x132c>
   12264:	movw	r1, #26307	; 0x66c3
   12268:	mov	r0, r5
   1226c:	movt	r1, #1
   12270:	bl	10dac <strcmp@plt>
   12274:	cmp	r0, #0
   12278:	beq	1230c <__lxstat64@plt+0x132c>
   1227c:	movw	r1, #26311	; 0x66c7
   12280:	mov	r0, r5
   12284:	movt	r1, #1
   12288:	bl	10dac <strcmp@plt>
   1228c:	cmp	r0, #0
   12290:	beq	1230c <__lxstat64@plt+0x132c>
   12294:	movw	r1, #26315	; 0x66cb
   12298:	mov	r0, r5
   1229c:	movt	r1, #1
   122a0:	bl	10dac <strcmp@plt>
   122a4:	cmp	r0, #0
   122a8:	beq	1230c <__lxstat64@plt+0x132c>
   122ac:	movw	r1, #26319	; 0x66cf
   122b0:	mov	r0, r5
   122b4:	movt	r1, #1
   122b8:	bl	10dac <strcmp@plt>
   122bc:	cmp	r0, #0
   122c0:	beq	1230c <__lxstat64@plt+0x132c>
   122c4:	movw	r1, #26323	; 0x66d3
   122c8:	mov	r0, r5
   122cc:	movt	r1, #1
   122d0:	bl	10dac <strcmp@plt>
   122d4:	cmp	r0, #0
   122d8:	beq	1230c <__lxstat64@plt+0x132c>
   122dc:	movw	r1, #26327	; 0x66d7
   122e0:	mov	r0, r5
   122e4:	movt	r1, #1
   122e8:	bl	10dac <strcmp@plt>
   122ec:	cmp	r0, #0
   122f0:	beq	1230c <__lxstat64@plt+0x132c>
   122f4:	movw	r1, #26331	; 0x66db
   122f8:	mov	r0, r5
   122fc:	movt	r1, #1
   12300:	bl	10dac <strcmp@plt>
   12304:	clz	r0, r0
   12308:	lsr	r4, r0, #5
   1230c:	mov	r0, r4
   12310:	pop	{r4, r5, fp, pc}
   12314:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12318:	add	fp, sp, #28
   1231c:	sub	sp, sp, #212	; 0xd4
   12320:	mov	r4, r0
   12324:	cmp	r0, #0
   12328:	movw	r0, #28996	; 0x7144
   1232c:	movw	r9, #29004	; 0x714c
   12330:	mov	sl, #0
   12334:	movt	r0, #2
   12338:	movt	r9, #2
   1233c:	ldr	r5, [r0]
   12340:	movw	r0, #29000	; 0x7148
   12344:	ldr	r7, [r9]
   12348:	movt	r0, #2
   1234c:	ldr	r0, [r0]
   12350:	addne	r7, r7, #1
   12354:	add	r8, r7, #1
   12358:	strne	r7, [r9]
   1235c:	sub	r0, r0, #2
   12360:	cmp	r8, r0
   12364:	bge	12394 <__lxstat64@plt+0x13b4>
   12368:	add	r0, r5, r7, lsl #2
   1236c:	movw	r1, #26378	; 0x670a
   12370:	ldr	r0, [r0, #8]
   12374:	movt	r1, #1
   12378:	bl	10dac <strcmp@plt>
   1237c:	cmp	r0, #0
   12380:	mov	r6, r7
   12384:	moveq	sl, #1
   12388:	moveq	r6, r8
   1238c:	streq	r8, [r9]
   12390:	b	12398 <__lxstat64@plt+0x13b8>
   12394:	mov	r6, r7
   12398:	ldr	r0, [r5, r8, lsl #2]
   1239c:	ldrb	r1, [r0]
   123a0:	cmp	r1, #61	; 0x3d
   123a4:	beq	12428 <__lxstat64@plt+0x1448>
   123a8:	cmp	r1, #45	; 0x2d
   123ac:	bne	12444 <__lxstat64@plt+0x1464>
   123b0:	ldrb	r1, [r0, #1]
   123b4:	sub	r2, r1, #101	; 0x65
   123b8:	cmp	r2, #10
   123bc:	bhi	125e8 <__lxstat64@plt+0x1608>
   123c0:	add	r3, pc, #0
   123c4:	ldr	pc, [r3, r2, lsl #2]
   123c8:	andeq	r2, r1, ip, lsr #9
   123cc:	andeq	r2, r1, r8, ror #11
   123d0:	strdeq	r2, [r1], -r4
   123d4:	andeq	r2, r1, r8, ror #11
   123d8:	andeq	r2, r1, r8, ror #11
   123dc:	andeq	r2, r1, r8, ror #11
   123e0:	andeq	r2, r1, r8, ror #11
   123e4:	strdeq	r2, [r1], -r4
   123e8:	andeq	r2, r1, r8, ror #11
   123ec:	andeq	r2, r1, r8, asr #11
   123f0:	andeq	r2, r1, r8, asr r5
   123f4:	ldrb	r2, [r0, #2]
   123f8:	cmp	r2, #101	; 0x65
   123fc:	cmpne	r2, #116	; 0x74
   12400:	bne	12410 <__lxstat64@plt+0x1430>
   12404:	ldrb	r3, [r0, #3]
   12408:	cmp	r3, #0
   1240c:	beq	12620 <__lxstat64@plt+0x1640>
   12410:	cmp	r1, #101	; 0x65
   12414:	beq	124a4 <__lxstat64@plt+0x14c4>
   12418:	cmp	r1, #110	; 0x6e
   1241c:	mov	r3, r2
   12420:	beq	125d8 <__lxstat64@plt+0x15f8>
   12424:	b	125e8 <__lxstat64@plt+0x1608>
   12428:	ldrb	r1, [r0, #1]
   1242c:	cmp	r1, #0
   12430:	beq	1247c <__lxstat64@plt+0x149c>
   12434:	cmp	r1, #61	; 0x3d
   12438:	ldrbeq	r1, [r0, #2]
   1243c:	cmpeq	r1, #0
   12440:	beq	1247c <__lxstat64@plt+0x149c>
   12444:	movw	r1, #26293	; 0x66b5
   12448:	movt	r1, #1
   1244c:	bl	10dac <strcmp@plt>
   12450:	cmp	r0, #0
   12454:	bne	127f0 <__lxstat64@plt+0x1810>
   12458:	ldr	r0, [r5, r6, lsl #2]!
   1245c:	ldr	r1, [r5, #8]
   12460:	bl	10dac <strcmp@plt>
   12464:	mov	r4, r0
   12468:	add	r0, r6, #3
   1246c:	cmp	r4, #0
   12470:	str	r0, [r9]
   12474:	movwne	r4, #1
   12478:	b	12498 <__lxstat64@plt+0x14b8>
   1247c:	ldr	r0, [r5, r6, lsl #2]!
   12480:	ldr	r1, [r5, #8]
   12484:	bl	10dac <strcmp@plt>
   12488:	add	r1, r6, #3
   1248c:	str	r1, [r9]
   12490:	clz	r0, r0
   12494:	lsr	r4, r0, #5
   12498:	mov	r0, r4
   1249c:	sub	sp, fp, #28
   124a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   124a4:	mov	r3, r2
   124a8:	b	124bc <__lxstat64@plt+0x14dc>
   124ac:	ldrb	r3, [r0, #2]
   124b0:	mov	r2, #113	; 0x71
   124b4:	cmp	r3, #113	; 0x71
   124b8:	beq	12404 <__lxstat64@plt+0x1424>
   124bc:	cmp	r3, #102	; 0x66
   124c0:	ldrbeq	r0, [r0, #3]
   124c4:	cmpeq	r0, #0
   124c8:	bne	125e8 <__lxstat64@plt+0x1608>
   124cc:	add	r0, r6, #3
   124d0:	str	r0, [r9]
   124d4:	orr	r0, sl, r4
   124d8:	cmp	r0, #1
   124dc:	beq	127f4 <__lxstat64@plt+0x1814>
   124e0:	ldr	r0, [r5, r7, lsl #2]
   124e4:	add	r1, sp, #104	; 0x68
   124e8:	bl	157fc <__lxstat64@plt+0x481c>
   124ec:	mov	r4, #0
   124f0:	cmp	r0, #0
   124f4:	bne	12498 <__lxstat64@plt+0x14b8>
   124f8:	movw	r0, #28996	; 0x7144
   124fc:	mov	r1, sp
   12500:	movt	r0, #2
   12504:	ldr	r0, [r0]
   12508:	add	r0, r0, r7, lsl #2
   1250c:	ldr	r0, [r0, #8]
   12510:	bl	157fc <__lxstat64@plt+0x481c>
   12514:	cmp	r0, #0
   12518:	bne	12498 <__lxstat64@plt+0x14b8>
   1251c:	ldm	sp, {r0, r1}
   12520:	ldr	r2, [sp, #104]	; 0x68
   12524:	ldr	r3, [sp, #108]	; 0x6c
   12528:	eor	r1, r3, r1
   1252c:	eor	r0, r2, r0
   12530:	orrs	r0, r0, r1
   12534:	bne	12498 <__lxstat64@plt+0x14b8>
   12538:	ldr	r0, [sp, #96]	; 0x60
   1253c:	ldr	r2, [sp, #200]	; 0xc8
   12540:	ldr	r1, [sp, #100]	; 0x64
   12544:	ldr	r3, [sp, #204]	; 0xcc
   12548:	eor	r1, r3, r1
   1254c:	eor	r0, r2, r0
   12550:	orr	r0, r0, r1
   12554:	b	12490 <__lxstat64@plt+0x14b0>
   12558:	ldrb	r1, [r0, #2]
   1255c:	cmp	r1, #116	; 0x74
   12560:	ldrbeq	r0, [r0, #3]
   12564:	cmpeq	r0, #0
   12568:	bne	125e8 <__lxstat64@plt+0x1608>
   1256c:	add	r0, r6, #3
   12570:	str	r0, [r9]
   12574:	orr	r0, sl, r4
   12578:	cmp	r0, #1
   1257c:	beq	1280c <__lxstat64@plt+0x182c>
   12580:	ldr	r0, [r5, r7, lsl #2]
   12584:	add	r1, sp, #104	; 0x68
   12588:	bl	157fc <__lxstat64@plt+0x481c>
   1258c:	mov	r5, r0
   12590:	cmp	r0, #0
   12594:	movw	r0, #28996	; 0x7144
   12598:	add	r1, sp, #104	; 0x68
   1259c:	movt	r0, #2
   125a0:	ldreq	r6, [sp, #184]	; 0xb8
   125a4:	ldreq	r8, [sp, #188]	; 0xbc
   125a8:	ldr	r0, [r0]
   125ac:	add	r0, r0, r7, lsl #2
   125b0:	ldr	r0, [r0, #8]
   125b4:	bl	157fc <__lxstat64@plt+0x481c>
   125b8:	cmp	r0, #0
   125bc:	beq	127b0 <__lxstat64@plt+0x17d0>
   125c0:	mov	r4, #0
   125c4:	b	12498 <__lxstat64@plt+0x14b8>
   125c8:	ldrb	r3, [r0, #2]
   125cc:	mov	r2, #101	; 0x65
   125d0:	cmp	r3, #101	; 0x65
   125d4:	beq	12404 <__lxstat64@plt+0x1424>
   125d8:	cmp	r3, #116	; 0x74
   125dc:	ldrbeq	r0, [r0, #3]
   125e0:	cmpeq	r0, #0
   125e4:	beq	12640 <__lxstat64@plt+0x1660>
   125e8:	movw	r1, #26404	; 0x6724
   125ec:	mov	r0, #0
   125f0:	mov	r2, #5
   125f4:	movt	r1, #1
   125f8:	bl	10e0c <dcgettext@plt>
   125fc:	mov	r4, r0
   12600:	movw	r0, #28996	; 0x7144
   12604:	movt	r0, #2
   12608:	ldr	r0, [r0]
   1260c:	ldr	r0, [r0, r8, lsl #2]
   12610:	bl	1468c <__lxstat64@plt+0x36ac>
   12614:	mov	r1, r0
   12618:	mov	r0, r4
   1261c:	bl	11698 <__lxstat64@plt+0x6b8>
   12620:	ldr	r0, [r5, r7, lsl #2]
   12624:	cmp	r4, #0
   12628:	beq	1269c <__lxstat64@plt+0x16bc>
   1262c:	bl	10ef0 <strlen@plt>
   12630:	add	r2, sp, #104	; 0x68
   12634:	mov	r1, #0
   12638:	bl	12c2c <__lxstat64@plt+0x1c4c>
   1263c:	b	126a0 <__lxstat64@plt+0x16c0>
   12640:	add	r0, r6, #3
   12644:	str	r0, [r9]
   12648:	orr	r0, sl, r4
   1264c:	cmp	r0, #1
   12650:	beq	12800 <__lxstat64@plt+0x1820>
   12654:	ldr	r0, [r5, r7, lsl #2]
   12658:	add	r1, sp, #104	; 0x68
   1265c:	bl	157fc <__lxstat64@plt+0x481c>
   12660:	mov	r5, r0
   12664:	cmp	r0, #0
   12668:	movw	r0, #28996	; 0x7144
   1266c:	add	r1, sp, #104	; 0x68
   12670:	movt	r0, #2
   12674:	ldreq	r6, [sp, #184]	; 0xb8
   12678:	ldreq	r8, [sp, #188]	; 0xbc
   1267c:	ldr	r0, [r0]
   12680:	add	r0, r0, r7, lsl #2
   12684:	ldr	r0, [r0, #8]
   12688:	bl	157fc <__lxstat64@plt+0x481c>
   1268c:	cmp	r0, #0
   12690:	beq	12768 <__lxstat64@plt+0x1788>
   12694:	clz	r0, r5
   12698:	b	12494 <__lxstat64@plt+0x14b4>
   1269c:	bl	12120 <__lxstat64@plt+0x1140>
   126a0:	movw	r5, #28996	; 0x7144
   126a4:	mov	r4, r0
   126a8:	cmp	sl, #0
   126ac:	movt	r5, #2
   126b0:	ldr	r0, [r5]
   126b4:	add	r0, r0, r7, lsl #2
   126b8:	beq	126d4 <__lxstat64@plt+0x16f4>
   126bc:	ldr	r0, [r0, #12]
   126c0:	bl	10ef0 <strlen@plt>
   126c4:	mov	r2, sp
   126c8:	mov	r1, #0
   126cc:	bl	12c2c <__lxstat64@plt+0x1c4c>
   126d0:	b	126dc <__lxstat64@plt+0x16fc>
   126d4:	ldr	r0, [r0, #8]
   126d8:	bl	12120 <__lxstat64@plt+0x1140>
   126dc:	mov	r1, r0
   126e0:	mov	r0, r4
   126e4:	bl	147c4 <__lxstat64@plt+0x37e4>
   126e8:	ldr	r1, [r5]
   126ec:	ldr	r3, [r9]
   126f0:	ldr	r2, [r1, r8, lsl #2]
   126f4:	add	r3, r3, #3
   126f8:	ldrb	r1, [r2, #2]
   126fc:	str	r3, [r9]
   12700:	ldrb	r2, [r2, #1]
   12704:	cmp	r2, #103	; 0x67
   12708:	beq	12730 <__lxstat64@plt+0x1750>
   1270c:	cmp	r2, #108	; 0x6c
   12710:	bne	12748 <__lxstat64@plt+0x1768>
   12714:	sub	r1, r1, #101	; 0x65
   12718:	mov	r4, #0
   1271c:	clz	r1, r1
   12720:	lsr	r1, r1, #5
   12724:	cmp	r0, r1
   12728:	movwlt	r4, #1
   1272c:	b	12498 <__lxstat64@plt+0x14b8>
   12730:	cmp	r1, #101	; 0x65
   12734:	mov	r1, #0
   12738:	mov	r4, #0
   1273c:	mvneq	r1, #0
   12740:	cmp	r0, r1
   12744:	b	127a8 <__lxstat64@plt+0x17c8>
   12748:	sub	r1, r1, #101	; 0x65
   1274c:	cmp	r0, #0
   12750:	clz	r1, r1
   12754:	movwne	r0, #1
   12758:	lsr	r1, r1, #5
   1275c:	eor	r0, r0, r1
   12760:	eor	r4, r0, #1
   12764:	b	12498 <__lxstat64@plt+0x14b8>
   12768:	mov	r4, #0
   1276c:	cmp	r5, #0
   12770:	bne	12498 <__lxstat64@plt+0x14b8>
   12774:	ldr	r0, [sp, #184]	; 0xb8
   12778:	ldr	r1, [sp, #188]	; 0xbc
   1277c:	mov	r4, #0
   12780:	cmp	r6, r0
   12784:	mov	r0, #0
   12788:	movwgt	r0, #1
   1278c:	sublt	r0, r0, #1
   12790:	cmp	r8, r1
   12794:	mov	r1, #0
   12798:	movwgt	r1, #1
   1279c:	sublt	r1, r1, #1
   127a0:	add	r0, r1, r0, lsl #1
   127a4:	cmp	r0, #0
   127a8:	movwgt	r4, #1
   127ac:	b	12498 <__lxstat64@plt+0x14b8>
   127b0:	mov	r4, #1
   127b4:	cmp	r5, #0
   127b8:	bne	12498 <__lxstat64@plt+0x14b8>
   127bc:	ldr	r0, [sp, #184]	; 0xb8
   127c0:	ldr	r1, [sp, #188]	; 0xbc
   127c4:	mov	r2, #0
   127c8:	cmp	r6, r0
   127cc:	mov	r0, #0
   127d0:	movwgt	r0, #1
   127d4:	sublt	r0, r0, #1
   127d8:	cmp	r8, r1
   127dc:	movwgt	r2, #1
   127e0:	sublt	r2, r2, #1
   127e4:	add	r0, r2, r0, lsl #1
   127e8:	lsr	r4, r0, #31
   127ec:	b	12498 <__lxstat64@plt+0x14b8>
   127f0:	bl	10fd4 <abort@plt>
   127f4:	movw	r1, #26358	; 0x66f6
   127f8:	movt	r1, #1
   127fc:	b	12814 <__lxstat64@plt+0x1834>
   12800:	movw	r1, #26335	; 0x66df
   12804:	movt	r1, #1
   12808:	b	12814 <__lxstat64@plt+0x1834>
   1280c:	movw	r1, #26381	; 0x670d
   12810:	movt	r1, #1
   12814:	mov	r0, #0
   12818:	mov	r2, #5
   1281c:	bl	10e0c <dcgettext@plt>
   12820:	bl	11698 <__lxstat64@plt+0x6b8>
   12824:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12828:	add	fp, sp, #28
   1282c:	sub	sp, sp, #4
   12830:	movw	r0, #29000	; 0x7148
   12834:	movw	r2, #29004	; 0x714c
   12838:	movt	r0, #2
   1283c:	movt	r2, #2
   12840:	ldr	sl, [r0]
   12844:	ldr	r4, [r2]
   12848:	cmp	sl, r4
   1284c:	ble	12af0 <__lxstat64@plt+0x1b10>
   12850:	movw	r0, #28996	; 0x7144
   12854:	mov	r8, #1
   12858:	movt	r0, #2
   1285c:	ldr	r5, [r0]
   12860:	ldr	r7, [r5, r4, lsl #2]
   12864:	ldrb	r6, [r7]
   12868:	cmp	r6, #33	; 0x21
   1286c:	bne	128b0 <__lxstat64@plt+0x18d0>
   12870:	add	r0, r4, #1
   12874:	mov	r9, #0
   12878:	ldrb	r1, [r7, #1]
   1287c:	cmp	r1, #0
   12880:	bne	12928 <__lxstat64@plt+0x1948>
   12884:	cmp	r0, sl
   12888:	str	r0, [r2]
   1288c:	bge	12af0 <__lxstat64@plt+0x1b10>
   12890:	ldr	r7, [r5, r0, lsl #2]
   12894:	add	r0, r0, #1
   12898:	eor	r9, r9, #1
   1289c:	ldrb	r6, [r7]
   128a0:	cmp	r6, #33	; 0x21
   128a4:	beq	12878 <__lxstat64@plt+0x1898>
   128a8:	sub	r4, r0, #1
   128ac:	b	128b4 <__lxstat64@plt+0x18d4>
   128b0:	mov	r9, #0
   128b4:	cmp	r6, #40	; 0x28
   128b8:	ldrbeq	r0, [r7, #1]
   128bc:	cmpeq	r0, #0
   128c0:	bne	1292c <__lxstat64@plt+0x194c>
   128c4:	add	r6, r4, #1
   128c8:	cmp	sl, r6
   128cc:	str	r6, [r2]
   128d0:	ble	12af0 <__lxstat64@plt+0x1b10>
   128d4:	add	r7, r4, #2
   128d8:	mov	r0, #1
   128dc:	cmp	r7, sl
   128e0:	bge	12a44 <__lxstat64@plt+0x1a64>
   128e4:	add	r0, r5, r4, lsl #2
   128e8:	mov	r4, #0
   128ec:	add	r5, r0, #8
   128f0:	ldr	r0, [r5, r4, lsl #2]
   128f4:	movw	r1, #26183	; 0x6647
   128f8:	movt	r1, #1
   128fc:	bl	10dac <strcmp@plt>
   12900:	cmp	r0, #0
   12904:	beq	12920 <__lxstat64@plt+0x1940>
   12908:	cmp	r4, #3
   1290c:	beq	12a40 <__lxstat64@plt+0x1a60>
   12910:	add	r4, r4, #1
   12914:	add	r0, r7, r4
   12918:	cmp	r0, sl
   1291c:	blt	128f0 <__lxstat64@plt+0x1910>
   12920:	add	r0, r4, #1
   12924:	b	12a44 <__lxstat64@plt+0x1a64>
   12928:	sub	r4, r0, #1
   1292c:	sub	r0, sl, r4
   12930:	cmp	r0, #4
   12934:	blt	1296c <__lxstat64@plt+0x198c>
   12938:	movw	r1, #26378	; 0x670a
   1293c:	mov	r0, r7
   12940:	movt	r1, #1
   12944:	bl	10dac <strcmp@plt>
   12948:	cmp	r0, #0
   1294c:	bne	12974 <__lxstat64@plt+0x1994>
   12950:	add	r0, r5, r4, lsl #2
   12954:	ldr	r0, [r0, #8]
   12958:	bl	121e0 <__lxstat64@plt+0x1200>
   1295c:	cmp	r0, #0
   12960:	beq	12974 <__lxstat64@plt+0x1994>
   12964:	mov	r0, #1
   12968:	b	1298c <__lxstat64@plt+0x19ac>
   1296c:	cmp	r0, #3
   12970:	bne	1299c <__lxstat64@plt+0x19bc>
   12974:	add	r0, r5, r4, lsl #2
   12978:	ldr	r0, [r0, #4]
   1297c:	bl	121e0 <__lxstat64@plt+0x1200>
   12980:	cmp	r0, #0
   12984:	beq	1299c <__lxstat64@plt+0x19bc>
   12988:	mov	r0, #0
   1298c:	bl	12314 <__lxstat64@plt+0x1334>
   12990:	movw	r7, #29004	; 0x714c
   12994:	movt	r7, #2
   12998:	b	129d8 <__lxstat64@plt+0x19f8>
   1299c:	uxtb	r0, r6
   129a0:	cmp	r0, #45	; 0x2d
   129a4:	bne	129c0 <__lxstat64@plt+0x19e0>
   129a8:	ldrb	r1, [r7, #1]
   129ac:	cmp	r1, #0
   129b0:	beq	129c0 <__lxstat64@plt+0x19e0>
   129b4:	ldrb	r1, [r7, #2]
   129b8:	cmp	r1, #0
   129bc:	beq	12a38 <__lxstat64@plt+0x1a58>
   129c0:	movw	r7, #29004	; 0x714c
   129c4:	cmp	r0, #0
   129c8:	add	r1, r4, #1
   129cc:	movt	r7, #2
   129d0:	movwne	r0, #1
   129d4:	str	r1, [r7]
   129d8:	eor	r0, r9, r0
   129dc:	ldr	r4, [r7]
   129e0:	and	r8, r8, r0
   129e4:	movw	r0, #29000	; 0x7148
   129e8:	movt	r0, #2
   129ec:	ldr	sl, [r0]
   129f0:	cmp	r4, sl
   129f4:	bge	12ae4 <__lxstat64@plt+0x1b04>
   129f8:	movw	r0, #28996	; 0x7144
   129fc:	movw	r1, #26258	; 0x6692
   12a00:	movt	r0, #2
   12a04:	movt	r1, #1
   12a08:	ldr	r5, [r0]
   12a0c:	ldr	r0, [r5, r4, lsl #2]
   12a10:	bl	10dac <strcmp@plt>
   12a14:	movw	r2, #29004	; 0x714c
   12a18:	cmp	r0, #0
   12a1c:	movt	r2, #2
   12a20:	bne	12ae4 <__lxstat64@plt+0x1b04>
   12a24:	add	r4, r4, #1
   12a28:	cmp	sl, r4
   12a2c:	str	r4, [r2]
   12a30:	bgt	12860 <__lxstat64@plt+0x1880>
   12a34:	b	12af0 <__lxstat64@plt+0x1b10>
   12a38:	bl	11948 <__lxstat64@plt+0x968>
   12a3c:	b	12990 <__lxstat64@plt+0x19b0>
   12a40:	sub	r0, sl, r6
   12a44:	bl	11564 <__lxstat64@plt+0x584>
   12a48:	movw	r7, #29004	; 0x714c
   12a4c:	movw	r2, #28996	; 0x7144
   12a50:	movt	r2, #2
   12a54:	movt	r7, #2
   12a58:	ldr	r1, [r7]
   12a5c:	ldr	r2, [r2]
   12a60:	ldr	r2, [r2, r1, lsl #2]
   12a64:	cmp	r2, #0
   12a68:	beq	12af4 <__lxstat64@plt+0x1b14>
   12a6c:	ldrb	r3, [r2]
   12a70:	cmp	r3, #41	; 0x29
   12a74:	ldrbeq	r2, [r2, #1]
   12a78:	cmpeq	r2, #0
   12a7c:	bne	12a88 <__lxstat64@plt+0x1aa8>
   12a80:	add	r1, r1, #1
   12a84:	b	129d4 <__lxstat64@plt+0x19f4>
   12a88:	movw	r1, #26444	; 0x674c
   12a8c:	mov	r0, #0
   12a90:	mov	r2, #5
   12a94:	mov	r4, r7
   12a98:	movt	r1, #1
   12a9c:	bl	10e0c <dcgettext@plt>
   12aa0:	movw	r1, #26183	; 0x6647
   12aa4:	mov	r7, r0
   12aa8:	mov	r0, #0
   12aac:	movt	r1, #1
   12ab0:	bl	1467c <__lxstat64@plt+0x369c>
   12ab4:	movw	r1, #28996	; 0x7144
   12ab8:	mov	r5, r0
   12abc:	ldr	r0, [r4]
   12ac0:	movt	r1, #2
   12ac4:	ldr	r1, [r1]
   12ac8:	ldr	r1, [r1, r0, lsl #2]
   12acc:	mov	r0, #1
   12ad0:	bl	1467c <__lxstat64@plt+0x369c>
   12ad4:	mov	r2, r0
   12ad8:	mov	r0, r7
   12adc:	mov	r1, r5
   12ae0:	bl	11698 <__lxstat64@plt+0x6b8>
   12ae4:	and	r0, r8, #1
   12ae8:	sub	sp, fp, #28
   12aec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12af0:	bl	120d0 <__lxstat64@plt+0x10f0>
   12af4:	movw	r1, #26432	; 0x6740
   12af8:	mov	r0, #0
   12afc:	mov	r2, #5
   12b00:	movt	r1, #1
   12b04:	bl	10e0c <dcgettext@plt>
   12b08:	mov	r4, r0
   12b0c:	movw	r0, #26183	; 0x6647
   12b10:	movt	r0, #1
   12b14:	bl	1468c <__lxstat64@plt+0x36ac>
   12b18:	mov	r1, r0
   12b1c:	mov	r0, r4
   12b20:	bl	11698 <__lxstat64@plt+0x6b8>
   12b24:	movw	r1, #29008	; 0x7150
   12b28:	movt	r1, #2
   12b2c:	str	r0, [r1]
   12b30:	bx	lr
   12b34:	movw	r1, #29012	; 0x7154
   12b38:	movt	r1, #2
   12b3c:	strb	r0, [r1]
   12b40:	bx	lr
   12b44:	push	{r4, r5, r6, sl, fp, lr}
   12b48:	add	fp, sp, #16
   12b4c:	sub	sp, sp, #8
   12b50:	movw	r0, #28988	; 0x713c
   12b54:	movt	r0, #2
   12b58:	ldr	r0, [r0]
   12b5c:	bl	151fc <__lxstat64@plt+0x421c>
   12b60:	cmp	r0, #0
   12b64:	beq	12b8c <__lxstat64@plt+0x1bac>
   12b68:	movw	r0, #29012	; 0x7154
   12b6c:	movt	r0, #2
   12b70:	ldrb	r0, [r0]
   12b74:	cmp	r0, #0
   12b78:	beq	12bac <__lxstat64@plt+0x1bcc>
   12b7c:	bl	10efc <__errno_location@plt>
   12b80:	ldr	r0, [r0]
   12b84:	cmp	r0, #32
   12b88:	bne	12bac <__lxstat64@plt+0x1bcc>
   12b8c:	movw	r0, #28984	; 0x7138
   12b90:	movt	r0, #2
   12b94:	ldr	r0, [r0]
   12b98:	bl	151fc <__lxstat64@plt+0x421c>
   12b9c:	cmp	r0, #0
   12ba0:	subeq	sp, fp, #16
   12ba4:	popeq	{r4, r5, r6, sl, fp, pc}
   12ba8:	b	12c1c <__lxstat64@plt+0x1c3c>
   12bac:	movw	r1, #26528	; 0x67a0
   12bb0:	mov	r0, #0
   12bb4:	mov	r2, #5
   12bb8:	movt	r1, #1
   12bbc:	bl	10e0c <dcgettext@plt>
   12bc0:	mov	r4, r0
   12bc4:	movw	r0, #29008	; 0x7150
   12bc8:	movt	r0, #2
   12bcc:	ldr	r6, [r0]
   12bd0:	bl	10efc <__errno_location@plt>
   12bd4:	ldr	r5, [r0]
   12bd8:	cmp	r6, #0
   12bdc:	bne	12bf8 <__lxstat64@plt+0x1c18>
   12be0:	movw	r2, #26544	; 0x67b0
   12be4:	mov	r0, #0
   12be8:	mov	r1, r5
   12bec:	mov	r3, r4
   12bf0:	movt	r2, #1
   12bf4:	b	12c18 <__lxstat64@plt+0x1c38>
   12bf8:	mov	r0, r6
   12bfc:	bl	1444c <__lxstat64@plt+0x346c>
   12c00:	movw	r2, #26540	; 0x67ac
   12c04:	mov	r3, r0
   12c08:	str	r4, [sp]
   12c0c:	mov	r0, #0
   12c10:	mov	r1, r5
   12c14:	movt	r2, #1
   12c18:	bl	10e90 <error@plt>
   12c1c:	movw	r0, #28904	; 0x70e8
   12c20:	movt	r0, #2
   12c24:	ldr	r0, [r0]
   12c28:	bl	10ddc <_exit@plt>
   12c2c:	push	{r4, r5, r6, sl, fp, lr}
   12c30:	add	fp, sp, #16
   12c34:	mov	r5, r0
   12c38:	mov	r0, #0
   12c3c:	mov	r4, r1
   12c40:	add	r6, r2, #19
   12c44:	strb	r0, [r2, #20]
   12c48:	mov	r0, r5
   12c4c:	mov	r1, r4
   12c50:	mov	r2, #10
   12c54:	mov	r3, #0
   12c58:	bl	1560c <__lxstat64@plt+0x462c>
   12c5c:	add	r2, r0, r0, lsl #2
   12c60:	sub	r2, r5, r2, lsl #1
   12c64:	orr	r2, r2, #48	; 0x30
   12c68:	strb	r2, [r6], #-1
   12c6c:	rsbs	r2, r5, #9
   12c70:	mov	r5, r0
   12c74:	rscs	r2, r4, #0
   12c78:	mov	r4, r1
   12c7c:	bcc	12c48 <__lxstat64@plt+0x1c68>
   12c80:	add	r0, r6, #1
   12c84:	pop	{r4, r5, r6, sl, fp, pc}
   12c88:	push	{r4, r5, fp, lr}
   12c8c:	add	fp, sp, #8
   12c90:	cmp	r0, #0
   12c94:	beq	12d28 <__lxstat64@plt+0x1d48>
   12c98:	mov	r1, #47	; 0x2f
   12c9c:	mov	r4, r0
   12ca0:	bl	10f74 <strrchr@plt>
   12ca4:	cmp	r0, #0
   12ca8:	mov	r5, r4
   12cac:	addne	r5, r0, #1
   12cb0:	sub	r0, r5, r4
   12cb4:	cmp	r0, #7
   12cb8:	blt	12d0c <__lxstat64@plt+0x1d2c>
   12cbc:	movw	r1, #26603	; 0x67eb
   12cc0:	sub	r0, r5, #7
   12cc4:	mov	r2, #7
   12cc8:	movt	r1, #1
   12ccc:	bl	10fc8 <strncmp@plt>
   12cd0:	cmp	r0, #0
   12cd4:	bne	12d0c <__lxstat64@plt+0x1d2c>
   12cd8:	movw	r1, #26611	; 0x67f3
   12cdc:	mov	r0, r5
   12ce0:	mov	r2, #3
   12ce4:	movt	r1, #1
   12ce8:	bl	10fc8 <strncmp@plt>
   12cec:	cmp	r0, #0
   12cf0:	beq	12cfc <__lxstat64@plt+0x1d1c>
   12cf4:	mov	r4, r5
   12cf8:	b	12d0c <__lxstat64@plt+0x1d2c>
   12cfc:	movw	r0, #28976	; 0x7130
   12d00:	add	r4, r5, #3
   12d04:	movt	r0, #2
   12d08:	str	r4, [r0]
   12d0c:	movw	r0, #28980	; 0x7134
   12d10:	movt	r0, #2
   12d14:	str	r4, [r0]
   12d18:	movw	r0, #29016	; 0x7158
   12d1c:	movt	r0, #2
   12d20:	str	r4, [r0]
   12d24:	pop	{r4, r5, fp, pc}
   12d28:	movw	r0, #28984	; 0x7138
   12d2c:	movt	r0, #2
   12d30:	ldr	r1, [r0]
   12d34:	movw	r0, #26547	; 0x67b3
   12d38:	movt	r0, #1
   12d3c:	bl	10fbc <fputs@plt>
   12d40:	bl	10fd4 <abort@plt>
   12d44:	push	{r4, r5, r6, sl, fp, lr}
   12d48:	add	fp, sp, #16
   12d4c:	mov	r4, r0
   12d50:	movw	r0, #29024	; 0x7160
   12d54:	movt	r0, #2
   12d58:	cmp	r4, #0
   12d5c:	moveq	r4, r0
   12d60:	bl	10efc <__errno_location@plt>
   12d64:	ldr	r6, [r0]
   12d68:	mov	r5, r0
   12d6c:	mov	r0, r4
   12d70:	mov	r1, #48	; 0x30
   12d74:	bl	14e6c <__lxstat64@plt+0x3e8c>
   12d78:	str	r6, [r5]
   12d7c:	pop	{r4, r5, r6, sl, fp, pc}
   12d80:	movw	r1, #29024	; 0x7160
   12d84:	cmp	r0, #0
   12d88:	movt	r1, #2
   12d8c:	movne	r1, r0
   12d90:	ldr	r0, [r1]
   12d94:	bx	lr
   12d98:	movw	r2, #29024	; 0x7160
   12d9c:	cmp	r0, #0
   12da0:	movt	r2, #2
   12da4:	movne	r2, r0
   12da8:	str	r1, [r2]
   12dac:	bx	lr
   12db0:	movw	r3, #29024	; 0x7160
   12db4:	cmp	r0, #0
   12db8:	movt	r3, #2
   12dbc:	movne	r3, r0
   12dc0:	ubfx	r0, r1, #5, #3
   12dc4:	and	r1, r1, #31
   12dc8:	add	r0, r3, r0, lsl #2
   12dcc:	ldr	r3, [r0, #8]
   12dd0:	eor	r2, r2, r3, lsr r1
   12dd4:	and	r2, r2, #1
   12dd8:	eor	r2, r3, r2, lsl r1
   12ddc:	str	r2, [r0, #8]
   12de0:	mov	r0, #1
   12de4:	and	r0, r0, r3, lsr r1
   12de8:	bx	lr
   12dec:	movw	r2, #29024	; 0x7160
   12df0:	cmp	r0, #0
   12df4:	movt	r2, #2
   12df8:	movne	r2, r0
   12dfc:	ldr	r0, [r2, #4]
   12e00:	str	r1, [r2, #4]
   12e04:	bx	lr
   12e08:	movw	r3, #29024	; 0x7160
   12e0c:	cmp	r0, #0
   12e10:	movt	r3, #2
   12e14:	movne	r3, r0
   12e18:	cmp	r1, #0
   12e1c:	mov	r0, #10
   12e20:	cmpne	r2, #0
   12e24:	str	r0, [r3]
   12e28:	bne	12e38 <__lxstat64@plt+0x1e58>
   12e2c:	push	{fp, lr}
   12e30:	mov	fp, sp
   12e34:	bl	10fd4 <abort@plt>
   12e38:	str	r1, [r3, #40]	; 0x28
   12e3c:	str	r2, [r3, #44]	; 0x2c
   12e40:	bx	lr
   12e44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e48:	add	fp, sp, #28
   12e4c:	sub	sp, sp, #20
   12e50:	mov	r7, r0
   12e54:	ldr	r0, [fp, #8]
   12e58:	movw	r5, #29024	; 0x7160
   12e5c:	mov	r8, r3
   12e60:	mov	r9, r2
   12e64:	mov	sl, r1
   12e68:	movt	r5, #2
   12e6c:	cmp	r0, #0
   12e70:	movne	r5, r0
   12e74:	bl	10efc <__errno_location@plt>
   12e78:	mov	r4, r0
   12e7c:	ldm	r5, {r0, r1}
   12e80:	ldr	r2, [r5, #40]	; 0x28
   12e84:	ldr	r3, [r5, #44]	; 0x2c
   12e88:	add	r5, r5, #8
   12e8c:	ldr	r6, [r4]
   12e90:	stm	sp, {r0, r1, r5}
   12e94:	str	r2, [sp, #12]
   12e98:	str	r3, [sp, #16]
   12e9c:	mov	r0, r7
   12ea0:	mov	r1, sl
   12ea4:	mov	r2, r9
   12ea8:	mov	r3, r8
   12eac:	bl	12ebc <__lxstat64@plt+0x1edc>
   12eb0:	str	r6, [r4]
   12eb4:	sub	sp, fp, #28
   12eb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ebc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ec0:	add	fp, sp, #28
   12ec4:	sub	sp, sp, #156	; 0x9c
   12ec8:	str	r0, [fp, #-56]	; 0xffffffc8
   12ecc:	ldr	r0, [fp, #12]
   12ed0:	mov	r4, r1
   12ed4:	str	r3, [sp, #80]	; 0x50
   12ed8:	str	r2, [fp, #-84]	; 0xffffffac
   12edc:	and	r1, r0, #4
   12ee0:	str	r1, [sp, #24]
   12ee4:	and	r1, r0, #1
   12ee8:	str	r1, [sp, #28]
   12eec:	ubfx	r7, r0, #1, #1
   12ef0:	bl	10e60 <__ctype_get_mb_cur_max@plt>
   12ef4:	str	r0, [sp, #32]
   12ef8:	ldr	r0, [fp, #24]
   12efc:	ldr	r9, [fp, #8]
   12f00:	mov	r2, #0
   12f04:	mov	r1, #0
   12f08:	mov	r5, #0
   12f0c:	str	r2, [sp, #52]	; 0x34
   12f10:	mov	r2, #1
   12f14:	str	r0, [sp, #72]	; 0x48
   12f18:	ldr	r0, [fp, #20]
   12f1c:	str	r0, [sp, #64]	; 0x40
   12f20:	mov	r0, #0
   12f24:	str	r0, [sp, #92]	; 0x5c
   12f28:	mov	r0, #0
   12f2c:	str	r0, [fp, #-76]	; 0xffffffb4
   12f30:	mov	r0, #0
   12f34:	cmp	r9, #10
   12f38:	str	r1, [sp, #68]	; 0x44
   12f3c:	bhi	13f3c <__lxstat64@plt+0x2f5c>
   12f40:	add	r1, pc, #28
   12f44:	ldr	ip, [fp, #-84]	; 0xffffffac
   12f48:	ldr	lr, [sp, #80]	; 0x50
   12f4c:	mov	r6, r4
   12f50:	mov	r8, #0
   12f54:	mov	r3, #1
   12f58:	mov	sl, #0
   12f5c:	mov	r4, r2
   12f60:	ldr	pc, [r1, r9, lsl #2]
   12f64:	andeq	r3, r1, r4, lsr r0
   12f68:	andeq	r3, r1, r0, ror r0
   12f6c:	andeq	r3, r1, r4, asr #32
   12f70:	andeq	r3, r1, ip, lsr #32
   12f74:	andeq	r3, r1, r4, rrx
   12f78:	strheq	r3, [r1], -ip
   12f7c:	andeq	r3, r1, r4, asr r0
   12f80:	andeq	r3, r1, ip, lsl r1
   12f84:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   12f88:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   12f8c:			; <UNDEFINED> instruction: 0x00012fb8
   12f90:	movw	r0, #26695	; 0x6847
   12f94:	mov	r1, r9
   12f98:	movt	r0, #1
   12f9c:	bl	146a4 <__lxstat64@plt+0x36c4>
   12fa0:	str	r0, [sp, #64]	; 0x40
   12fa4:	movw	r0, #26697	; 0x6849
   12fa8:	mov	r1, r9
   12fac:	movt	r0, #1
   12fb0:	bl	146a4 <__lxstat64@plt+0x36c4>
   12fb4:	str	r0, [sp, #72]	; 0x48
   12fb8:	mov	r8, #0
   12fbc:	mov	sl, r7
   12fc0:	tst	r7, #1
   12fc4:	str	r5, [fp, #-48]	; 0xffffffd0
   12fc8:	bne	13004 <__lxstat64@plt+0x2024>
   12fcc:	ldr	r0, [sp, #64]	; 0x40
   12fd0:	ldrb	r0, [r0]
   12fd4:	cmp	r0, #0
   12fd8:	beq	13004 <__lxstat64@plt+0x2024>
   12fdc:	ldr	r1, [sp, #64]	; 0x40
   12fe0:	mov	r8, #0
   12fe4:	add	r1, r1, #1
   12fe8:	cmp	r8, r6
   12fec:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   12ff0:	strbcc	r0, [r2, r8]
   12ff4:	ldrb	r0, [r1, r8]
   12ff8:	add	r8, r8, #1
   12ffc:	cmp	r0, #0
   13000:	bne	12fe8 <__lxstat64@plt+0x2008>
   13004:	ldr	r7, [sp, #72]	; 0x48
   13008:	mov	r0, r7
   1300c:	bl	10ef0 <strlen@plt>
   13010:	ldr	ip, [fp, #-84]	; 0xffffffac
   13014:	ldr	lr, [sp, #80]	; 0x50
   13018:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1301c:	str	r0, [fp, #-76]	; 0xffffffb4
   13020:	str	r7, [sp, #92]	; 0x5c
   13024:	mov	r3, #1
   13028:	b	1311c <__lxstat64@plt+0x213c>
   1302c:	mov	r0, #1
   13030:	b	13070 <__lxstat64@plt+0x2090>
   13034:	mov	r9, #0
   13038:	mov	r8, #0
   1303c:	mov	r3, r0
   13040:	b	13118 <__lxstat64@plt+0x2138>
   13044:	tst	r7, #1
   13048:	bne	13070 <__lxstat64@plt+0x2090>
   1304c:	mov	r3, r0
   13050:	b	13098 <__lxstat64@plt+0x20b8>
   13054:	mov	r0, #1
   13058:	mov	r8, #0
   1305c:	mov	r9, #5
   13060:	b	130d0 <__lxstat64@plt+0x20f0>
   13064:	mov	r3, #1
   13068:	tst	r7, #1
   1306c:	beq	13098 <__lxstat64@plt+0x20b8>
   13070:	mov	r1, #1
   13074:	mov	r8, #0
   13078:	mov	r9, #2
   1307c:	mov	r3, r0
   13080:	mov	sl, #1
   13084:	str	r1, [fp, #-76]	; 0xffffffb4
   13088:	movw	r1, #26697	; 0x6849
   1308c:	movt	r1, #1
   13090:	str	r1, [sp, #92]	; 0x5c
   13094:	b	1311c <__lxstat64@plt+0x213c>
   13098:	cmp	r6, #0
   1309c:	mov	r8, #1
   130a0:	mov	r9, #2
   130a4:	ldrne	r1, [fp, #-56]	; 0xffffffc8
   130a8:	movne	r0, #39	; 0x27
   130ac:	strbne	r0, [r1]
   130b0:	movw	r0, #26697	; 0x6849
   130b4:	movt	r0, #1
   130b8:	b	1310c <__lxstat64@plt+0x212c>
   130bc:	mov	r9, #5
   130c0:	tst	r7, #1
   130c4:	beq	130ec <__lxstat64@plt+0x210c>
   130c8:	mov	r0, #1
   130cc:	mov	r8, #0
   130d0:	str	r0, [fp, #-76]	; 0xffffffb4
   130d4:	movw	r0, #26693	; 0x6845
   130d8:	mov	r3, #1
   130dc:	mov	sl, #1
   130e0:	movt	r0, #1
   130e4:	str	r0, [sp, #92]	; 0x5c
   130e8:	b	1311c <__lxstat64@plt+0x213c>
   130ec:	cmp	r6, #0
   130f0:	mov	r8, #1
   130f4:	mov	r3, #1
   130f8:	ldrne	r1, [fp, #-56]	; 0xffffffc8
   130fc:	movne	r0, #34	; 0x22
   13100:	strbne	r0, [r1]
   13104:	movw	r0, #26693	; 0x6845
   13108:	movt	r0, #1
   1310c:	str	r0, [sp, #92]	; 0x5c
   13110:	mov	r0, #1
   13114:	str	r0, [fp, #-76]	; 0xffffffb4
   13118:	mov	sl, #0
   1311c:	ldr	r0, [fp, #16]
   13120:	mov	r7, #0
   13124:	str	r9, [fp, #-64]	; 0xffffffc0
   13128:	str	sl, [fp, #-72]	; 0xffffffb8
   1312c:	str	r3, [sp, #84]	; 0x54
   13130:	cmp	r0, #0
   13134:	movwne	r0, #1
   13138:	and	r0, r0, sl
   1313c:	str	r0, [fp, #-88]	; 0xffffffa8
   13140:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13144:	cmp	r0, #0
   13148:	movwne	r0, #1
   1314c:	subs	r2, r9, #2
   13150:	and	r1, r0, sl
   13154:	str	r2, [fp, #-80]	; 0xffffffb0
   13158:	and	r1, r3, r1
   1315c:	str	r1, [sp, #44]	; 0x2c
   13160:	clz	r1, r2
   13164:	lsr	r1, r1, #5
   13168:	and	r1, r1, sl
   1316c:	str	r1, [sp, #56]	; 0x38
   13170:	mov	r1, r2
   13174:	eor	r2, sl, #1
   13178:	movwne	r1, #1
   1317c:	str	r2, [sp, #88]	; 0x58
   13180:	orr	r2, r1, r2
   13184:	and	r1, r1, r3
   13188:	and	r0, r0, r1
   1318c:	str	r2, [sp, #60]	; 0x3c
   13190:	str	r1, [fp, #-68]	; 0xffffffbc
   13194:	str	r0, [fp, #-60]	; 0xffffffc4
   13198:	eor	r0, r3, #1
   1319c:	str	r0, [sp, #48]	; 0x30
   131a0:	cmn	lr, #1
   131a4:	beq	131b4 <__lxstat64@plt+0x21d4>
   131a8:	cmp	r7, lr
   131ac:	bne	131c0 <__lxstat64@plt+0x21e0>
   131b0:	b	13d6c <__lxstat64@plt+0x2d8c>
   131b4:	ldrb	r0, [ip, r7]
   131b8:	cmp	r0, #0
   131bc:	beq	13d74 <__lxstat64@plt+0x2d94>
   131c0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   131c4:	mov	r9, #0
   131c8:	str	r5, [fp, #-48]	; 0xffffffd0
   131cc:	str	r6, [fp, #-52]	; 0xffffffcc
   131d0:	cmp	r0, #0
   131d4:	beq	13214 <__lxstat64@plt+0x2234>
   131d8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   131dc:	mov	r5, r4
   131e0:	add	r4, r7, r0
   131e4:	cmp	r0, #2
   131e8:	bcc	13204 <__lxstat64@plt+0x2224>
   131ec:	cmn	lr, #1
   131f0:	bne	13204 <__lxstat64@plt+0x2224>
   131f4:	mov	r0, ip
   131f8:	bl	10ef0 <strlen@plt>
   131fc:	ldr	ip, [fp, #-84]	; 0xffffffac
   13200:	mov	lr, r0
   13204:	cmp	r4, lr
   13208:	bls	1321c <__lxstat64@plt+0x223c>
   1320c:	mov	r6, #0
   13210:	b	1325c <__lxstat64@plt+0x227c>
   13214:	mov	r6, #0
   13218:	b	13260 <__lxstat64@plt+0x2280>
   1321c:	ldr	r1, [sp, #92]	; 0x5c
   13220:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13224:	add	r0, ip, r7
   13228:	mov	r4, lr
   1322c:	bl	10e00 <memcmp@plt>
   13230:	ldr	r2, [sp, #88]	; 0x58
   13234:	cmp	r0, #0
   13238:	mov	r1, r0
   1323c:	movwne	r1, #1
   13240:	orr	r1, r1, r2
   13244:	tst	r1, #1
   13248:	beq	13e08 <__lxstat64@plt+0x2e28>
   1324c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13250:	clz	r0, r0
   13254:	mov	lr, r4
   13258:	lsr	r6, r0, #5
   1325c:	mov	r4, r5
   13260:	ldrb	r5, [ip, r7]
   13264:	cmp	r5, #126	; 0x7e
   13268:	bhi	13630 <__lxstat64@plt+0x2650>
   1326c:	add	r3, pc, #16
   13270:	mov	sl, #1
   13274:	mov	r2, #110	; 0x6e
   13278:	mov	r0, #97	; 0x61
   1327c:	mov	r1, #0
   13280:	ldr	pc, [r3, r5, lsl #2]
   13284:	andeq	r3, r1, r4, lsl r5
   13288:	andeq	r3, r1, r0, lsr r6
   1328c:	andeq	r3, r1, r0, lsr r6
   13290:	andeq	r3, r1, r0, lsr r6
   13294:	andeq	r3, r1, r0, lsr r6
   13298:	andeq	r3, r1, r0, lsr r6
   1329c:	andeq	r3, r1, r0, lsr r6
   132a0:	ldrdeq	r3, [r1], -r4
   132a4:	strdeq	r3, [r1], -r4
   132a8:	andeq	r3, r1, ip, ror #9
   132ac:	andeq	r3, r1, r0, lsl #10
   132b0:	andeq	r3, r1, r4, lsl #11
   132b4:	andeq	r3, r1, r4, ror #9
   132b8:	strdeq	r3, [r1], -ip
   132bc:	andeq	r3, r1, r0, lsr r6
   132c0:	andeq	r3, r1, r0, lsr r6
   132c4:	andeq	r3, r1, r0, lsr r6
   132c8:	andeq	r3, r1, r0, lsr r6
   132cc:	andeq	r3, r1, r0, lsr r6
   132d0:	andeq	r3, r1, r0, lsr r6
   132d4:	andeq	r3, r1, r0, lsr r6
   132d8:	andeq	r3, r1, r0, lsr r6
   132dc:	andeq	r3, r1, r0, lsr r6
   132e0:	andeq	r3, r1, r0, lsr r6
   132e4:	andeq	r3, r1, r0, lsr r6
   132e8:	andeq	r3, r1, r0, lsr r6
   132ec:	andeq	r3, r1, r0, lsr r6
   132f0:	andeq	r3, r1, r0, lsr r6
   132f4:	andeq	r3, r1, r0, lsr r6
   132f8:	andeq	r3, r1, r0, lsr r6
   132fc:	andeq	r3, r1, r0, lsr r6
   13300:	andeq	r3, r1, r0, lsr r6
   13304:	muleq	r1, r4, r6
   13308:	muleq	r1, r8, r6
   1330c:	muleq	r1, r8, r6
   13310:	muleq	r1, r4, r4
   13314:	muleq	r1, r8, r6
   13318:	andeq	r3, r1, r0, lsl #9
   1331c:	muleq	r1, r8, r6
   13320:	andeq	r3, r1, ip, lsl #11
   13324:	muleq	r1, r8, r6
   13328:	muleq	r1, r8, r6
   1332c:	muleq	r1, r8, r6
   13330:	andeq	r3, r1, r0, lsl #9
   13334:	andeq	r3, r1, r0, lsl #9
   13338:	andeq	r3, r1, r0, lsl #9
   1333c:	andeq	r3, r1, r0, lsl #9
   13340:	andeq	r3, r1, r0, lsl #9
   13344:	andeq	r3, r1, r0, lsl #9
   13348:	andeq	r3, r1, r0, lsl #9
   1334c:	andeq	r3, r1, r0, lsl #9
   13350:	andeq	r3, r1, r0, lsl #9
   13354:	andeq	r3, r1, r0, lsl #9
   13358:	andeq	r3, r1, r0, lsl #9
   1335c:	andeq	r3, r1, r0, lsl #9
   13360:	andeq	r3, r1, r0, lsl #9
   13364:	andeq	r3, r1, r0, lsl #9
   13368:	andeq	r3, r1, r0, lsl #9
   1336c:	andeq	r3, r1, r0, lsl #9
   13370:	muleq	r1, r8, r6
   13374:	muleq	r1, r8, r6
   13378:	muleq	r1, r8, r6
   1337c:	muleq	r1, r8, r6
   13380:	andeq	r3, r1, r8, asr r5
   13384:	andeq	r3, r1, r0, lsr r6
   13388:	andeq	r3, r1, r0, lsl #9
   1338c:	andeq	r3, r1, r0, lsl #9
   13390:	andeq	r3, r1, r0, lsl #9
   13394:	andeq	r3, r1, r0, lsl #9
   13398:	andeq	r3, r1, r0, lsl #9
   1339c:	andeq	r3, r1, r0, lsl #9
   133a0:	andeq	r3, r1, r0, lsl #9
   133a4:	andeq	r3, r1, r0, lsl #9
   133a8:	andeq	r3, r1, r0, lsl #9
   133ac:	andeq	r3, r1, r0, lsl #9
   133b0:	andeq	r3, r1, r0, lsl #9
   133b4:	andeq	r3, r1, r0, lsl #9
   133b8:	andeq	r3, r1, r0, lsl #9
   133bc:	andeq	r3, r1, r0, lsl #9
   133c0:	andeq	r3, r1, r0, lsl #9
   133c4:	andeq	r3, r1, r0, lsl #9
   133c8:	andeq	r3, r1, r0, lsl #9
   133cc:	andeq	r3, r1, r0, lsl #9
   133d0:	andeq	r3, r1, r0, lsl #9
   133d4:	andeq	r3, r1, r0, lsl #9
   133d8:	andeq	r3, r1, r0, lsl #9
   133dc:	andeq	r3, r1, r0, lsl #9
   133e0:	andeq	r3, r1, r0, lsl #9
   133e4:	andeq	r3, r1, r0, lsl #9
   133e8:	andeq	r3, r1, r0, lsl #9
   133ec:	andeq	r3, r1, r0, lsl #9
   133f0:	muleq	r1, r8, r6
   133f4:	andeq	r3, r1, r0, asr #9
   133f8:	andeq	r3, r1, r0, lsl #9
   133fc:	muleq	r1, r8, r6
   13400:	andeq	r3, r1, r0, lsl #9
   13404:	muleq	r1, r8, r6
   13408:	andeq	r3, r1, r0, lsl #9
   1340c:	andeq	r3, r1, r0, lsl #9
   13410:	andeq	r3, r1, r0, lsl #9
   13414:	andeq	r3, r1, r0, lsl #9
   13418:	andeq	r3, r1, r0, lsl #9
   1341c:	andeq	r3, r1, r0, lsl #9
   13420:	andeq	r3, r1, r0, lsl #9
   13424:	andeq	r3, r1, r0, lsl #9
   13428:	andeq	r3, r1, r0, lsl #9
   1342c:	andeq	r3, r1, r0, lsl #9
   13430:	andeq	r3, r1, r0, lsl #9
   13434:	andeq	r3, r1, r0, lsl #9
   13438:	andeq	r3, r1, r0, lsl #9
   1343c:	andeq	r3, r1, r0, lsl #9
   13440:	andeq	r3, r1, r0, lsl #9
   13444:	andeq	r3, r1, r0, lsl #9
   13448:	andeq	r3, r1, r0, lsl #9
   1344c:	andeq	r3, r1, r0, lsl #9
   13450:	andeq	r3, r1, r0, lsl #9
   13454:	andeq	r3, r1, r0, lsl #9
   13458:	andeq	r3, r1, r0, lsl #9
   1345c:	andeq	r3, r1, r0, lsl #9
   13460:	andeq	r3, r1, r0, lsl #9
   13464:	andeq	r3, r1, r0, lsl #9
   13468:	andeq	r3, r1, r0, lsl #9
   1346c:	andeq	r3, r1, r0, lsl #9
   13470:	andeq	r3, r1, r4, lsr #9
   13474:	muleq	r1, r8, r6
   13478:	andeq	r3, r1, r4, lsr #9
   1347c:	muleq	r1, r4, r4
   13480:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13484:	cmp	r0, #0
   13488:	beq	136e8 <__lxstat64@plt+0x2708>
   1348c:	ldr	r0, [fp, #16]
   13490:	b	136ec <__lxstat64@plt+0x270c>
   13494:	mov	sl, #0
   13498:	cmp	r7, #0
   1349c:	bne	13904 <__lxstat64@plt+0x2924>
   134a0:	b	13694 <__lxstat64@plt+0x26b4>
   134a4:	mov	sl, #0
   134a8:	cmn	lr, #1
   134ac:	beq	13680 <__lxstat64@plt+0x26a0>
   134b0:	cmp	r7, #0
   134b4:	cmpeq	lr, #1
   134b8:	bne	13904 <__lxstat64@plt+0x2924>
   134bc:	b	13694 <__lxstat64@plt+0x26b4>
   134c0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   134c4:	cmp	r0, #2
   134c8:	bne	136b8 <__lxstat64@plt+0x26d8>
   134cc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   134d0:	tst	r0, #1
   134d4:	bne	13e24 <__lxstat64@plt+0x2e44>
   134d8:	mov	r9, #0
   134dc:	mov	r0, #92	; 0x5c
   134e0:	b	136cc <__lxstat64@plt+0x26ec>
   134e4:	mov	r0, #102	; 0x66
   134e8:	b	136d4 <__lxstat64@plt+0x26f4>
   134ec:	mov	r2, #116	; 0x74
   134f0:	b	13500 <__lxstat64@plt+0x2520>
   134f4:	mov	r0, #98	; 0x62
   134f8:	b	136d4 <__lxstat64@plt+0x26f4>
   134fc:	mov	r2, #114	; 0x72
   13500:	ldr	r0, [sp, #60]	; 0x3c
   13504:	tst	r0, #1
   13508:	mov	r0, r2
   1350c:	bne	136d4 <__lxstat64@plt+0x26f4>
   13510:	b	13e24 <__lxstat64@plt+0x2e44>
   13514:	ldr	r0, [sp, #84]	; 0x54
   13518:	tst	r0, #1
   1351c:	beq	137c0 <__lxstat64@plt+0x27e0>
   13520:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13524:	tst	r0, #1
   13528:	bne	13f2c <__lxstat64@plt+0x2f4c>
   1352c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13530:	ldr	r3, [fp, #-48]	; 0xffffffd0
   13534:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13538:	cmp	r0, #2
   1353c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   13540:	movwne	r0, #1
   13544:	orr	r0, r0, r3
   13548:	tst	r0, #1
   1354c:	beq	13c40 <__lxstat64@plt+0x2c60>
   13550:	mov	r0, r8
   13554:	b	13c80 <__lxstat64@plt+0x2ca0>
   13558:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1355c:	mov	r9, #0
   13560:	mov	r5, #63	; 0x3f
   13564:	cmp	r0, #5
   13568:	beq	1390c <__lxstat64@plt+0x292c>
   1356c:	cmp	r0, #2
   13570:	bne	139cc <__lxstat64@plt+0x29ec>
   13574:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13578:	tst	r0, #1
   1357c:	beq	139d0 <__lxstat64@plt+0x29f0>
   13580:	b	13e24 <__lxstat64@plt+0x2e44>
   13584:	mov	r0, #118	; 0x76
   13588:	b	136d4 <__lxstat64@plt+0x26f4>
   1358c:	mov	r0, #1
   13590:	mov	r5, #39	; 0x27
   13594:	str	r0, [sp, #52]	; 0x34
   13598:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1359c:	cmp	r0, #2
   135a0:	bne	13628 <__lxstat64@plt+0x2648>
   135a4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   135a8:	tst	r0, #1
   135ac:	bne	13e24 <__lxstat64@plt+0x2e44>
   135b0:	ldr	r3, [sp, #68]	; 0x44
   135b4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   135b8:	mov	r9, #0
   135bc:	clz	r1, r2
   135c0:	cmp	r3, #0
   135c4:	mov	r0, r3
   135c8:	movwne	r0, #1
   135cc:	lsr	r1, r1, #5
   135d0:	orrs	r0, r0, r1
   135d4:	moveq	r3, r2
   135d8:	moveq	r2, r0
   135dc:	cmp	r8, r2
   135e0:	str	r3, [sp, #68]	; 0x44
   135e4:	str	r2, [fp, #-52]	; 0xffffffcc
   135e8:	ldrcc	r1, [fp, #-56]	; 0xffffffc8
   135ec:	movcc	r0, #39	; 0x27
   135f0:	strbcc	r0, [r1, r8]
   135f4:	add	r0, r8, #1
   135f8:	cmp	r0, r2
   135fc:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13600:	movcc	r1, #92	; 0x5c
   13604:	strbcc	r1, [r3, r0]
   13608:	add	r0, r8, #2
   1360c:	add	r8, r8, #3
   13610:	cmp	r0, r2
   13614:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13618:	movcc	r1, #39	; 0x27
   1361c:	strbcc	r1, [r2, r0]
   13620:	mov	r0, #0
   13624:	str	r0, [fp, #-48]	; 0xffffffd0
   13628:	mov	sl, #1
   1362c:	b	13480 <__lxstat64@plt+0x24a0>
   13630:	ldr	r0, [sp, #32]
   13634:	cmp	r0, #1
   13638:	bne	137e4 <__lxstat64@plt+0x2804>
   1363c:	str	lr, [sp, #80]	; 0x50
   13640:	bl	10ed8 <__ctype_b_loc@plt>
   13644:	ldr	r0, [r0]
   13648:	ldr	ip, [fp, #-84]	; 0xffffffac
   1364c:	mov	r1, #1
   13650:	add	r0, r0, r5, lsl #1
   13654:	ldrb	r0, [r0, #1]
   13658:	ubfx	sl, r0, #6, #1
   1365c:	ldr	r0, [sp, #48]	; 0x30
   13660:	mov	r2, r1
   13664:	cmp	r1, #1
   13668:	orr	r0, sl, r0
   1366c:	bhi	139d8 <__lxstat64@plt+0x29f8>
   13670:	tst	r0, #1
   13674:	beq	139d8 <__lxstat64@plt+0x29f8>
   13678:	ldr	lr, [sp, #80]	; 0x50
   1367c:	b	13480 <__lxstat64@plt+0x24a0>
   13680:	cmp	r7, #0
   13684:	bne	13900 <__lxstat64@plt+0x2920>
   13688:	ldrb	r0, [ip, #1]
   1368c:	cmp	r0, #0
   13690:	bne	13900 <__lxstat64@plt+0x2920>
   13694:	mov	r1, #1
   13698:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1369c:	cmp	r0, #2
   136a0:	bne	136b0 <__lxstat64@plt+0x26d0>
   136a4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   136a8:	tst	r0, #1
   136ac:	bne	13e24 <__lxstat64@plt+0x2e44>
   136b0:	mov	sl, r1
   136b4:	b	13480 <__lxstat64@plt+0x24a0>
   136b8:	ldr	r1, [sp, #44]	; 0x2c
   136bc:	mov	r9, #0
   136c0:	mov	r0, #92	; 0x5c
   136c4:	cmp	r1, #0
   136c8:	beq	136d4 <__lxstat64@plt+0x26f4>
   136cc:	mov	sl, #0
   136d0:	b	13bec <__lxstat64@plt+0x2c0c>
   136d4:	ldr	r1, [sp, #84]	; 0x54
   136d8:	mov	sl, #0
   136dc:	mov	r9, #0
   136e0:	tst	r1, #1
   136e4:	bne	13720 <__lxstat64@plt+0x2740>
   136e8:	ldr	r0, [fp, #-88]	; 0xffffffa8
   136ec:	cmp	r0, #0
   136f0:	mov	r0, r5
   136f4:	beq	13718 <__lxstat64@plt+0x2738>
   136f8:	ldr	r1, [fp, #16]
   136fc:	ubfx	r0, r5, #5, #3
   13700:	mov	r2, #1
   13704:	ldr	r0, [r1, r0, lsl #2]
   13708:	and	r1, r5, #31
   1370c:	tst	r0, r2, lsl r1
   13710:	mov	r0, r5
   13714:	bne	13720 <__lxstat64@plt+0x2740>
   13718:	cmp	r6, #0
   1371c:	beq	13bec <__lxstat64@plt+0x2c0c>
   13720:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13724:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13728:	tst	r1, #1
   1372c:	bne	13e00 <__lxstat64@plt+0x2e20>
   13730:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13734:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13738:	cmp	r1, #2
   1373c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13740:	movwne	r1, #1
   13744:	orr	r1, r1, r5
   13748:	tst	r1, #1
   1374c:	bne	13790 <__lxstat64@plt+0x27b0>
   13750:	cmp	r8, r6
   13754:	mov	r5, #1
   13758:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   1375c:	movcc	r1, #39	; 0x27
   13760:	strbcc	r1, [r2, r8]
   13764:	add	r1, r8, #1
   13768:	cmp	r1, r6
   1376c:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13770:	movcc	r2, #36	; 0x24
   13774:	strbcc	r2, [r3, r1]
   13778:	add	r1, r8, #2
   1377c:	add	r8, r8, #3
   13780:	cmp	r1, r6
   13784:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13788:	movcc	r2, #39	; 0x27
   1378c:	strbcc	r2, [r3, r1]
   13790:	cmp	r8, r6
   13794:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13798:	movcc	r1, #92	; 0x5c
   1379c:	strbcc	r1, [r2, r8]
   137a0:	add	r8, r8, #1
   137a4:	cmp	r8, r6
   137a8:	and	r4, r4, sl
   137ac:	ldrcc	r1, [fp, #-56]	; 0xffffffc8
   137b0:	strbcc	r0, [r1, r8]
   137b4:	add	r8, r8, #1
   137b8:	add	r7, r7, #1
   137bc:	b	131a0 <__lxstat64@plt+0x21c0>
   137c0:	ldr	r0, [sp, #28]
   137c4:	mov	sl, #0
   137c8:	mov	r9, #0
   137cc:	mov	r5, #0
   137d0:	cmp	r0, #0
   137d4:	beq	136e8 <__lxstat64@plt+0x2708>
   137d8:	ldr	r6, [fp, #-52]	; 0xffffffcc
   137dc:	ldr	r5, [fp, #-48]	; 0xffffffd0
   137e0:	b	137b8 <__lxstat64@plt+0x27d8>
   137e4:	mov	r0, #0
   137e8:	cmn	lr, #1
   137ec:	str	r6, [sp, #76]	; 0x4c
   137f0:	str	r4, [sp, #20]
   137f4:	str	r0, [fp, #-36]	; 0xffffffdc
   137f8:	str	r0, [fp, #-40]	; 0xffffffd8
   137fc:	bne	13810 <__lxstat64@plt+0x2830>
   13800:	mov	r0, ip
   13804:	bl	10ef0 <strlen@plt>
   13808:	ldr	ip, [fp, #-84]	; 0xffffffac
   1380c:	mov	lr, r0
   13810:	add	r0, ip, r7
   13814:	mov	sl, #1
   13818:	mov	r6, #0
   1381c:	sub	r4, fp, #40	; 0x28
   13820:	str	lr, [sp, #80]	; 0x50
   13824:	str	r0, [sp, #36]	; 0x24
   13828:	str	r6, [sp, #40]	; 0x28
   1382c:	add	r6, r6, r7
   13830:	sub	r0, fp, #44	; 0x2c
   13834:	mov	r3, r4
   13838:	add	r1, ip, r6
   1383c:	sub	r2, lr, r6
   13840:	bl	15478 <__lxstat64@plt+0x4498>
   13844:	cmp	r0, #0
   13848:	beq	13d54 <__lxstat64@plt+0x2d74>
   1384c:	cmn	r0, #1
   13850:	beq	13d14 <__lxstat64@plt+0x2d34>
   13854:	ldr	lr, [sp, #80]	; 0x50
   13858:	cmn	r0, #2
   1385c:	beq	13d1c <__lxstat64@plt+0x2d3c>
   13860:	ldr	r2, [sp, #56]	; 0x38
   13864:	cmp	r0, #2
   13868:	mov	r1, #0
   1386c:	movwcc	r1, #1
   13870:	eor	r2, r2, #1
   13874:	orrs	r1, r2, r1
   13878:	bne	138c4 <__lxstat64@plt+0x28e4>
   1387c:	ldr	r1, [sp, #40]	; 0x28
   13880:	ldr	r2, [sp, #36]	; 0x24
   13884:	add	ip, r2, r1
   13888:	mov	r2, #1
   1388c:	ldrb	r3, [ip, r2]
   13890:	sub	r6, r3, #94	; 0x5e
   13894:	cmp	r6, #30
   13898:	bhi	138ac <__lxstat64@plt+0x28cc>
   1389c:	mov	r4, #1
   138a0:	mov	r1, #1073741829	; 0x40000005
   138a4:	tst	r1, r4, lsl r6
   138a8:	bne	13e20 <__lxstat64@plt+0x2e40>
   138ac:	sub	r3, r3, #91	; 0x5b
   138b0:	cmp	r3, #2
   138b4:	bcc	13e20 <__lxstat64@plt+0x2e40>
   138b8:	add	r2, r2, #1
   138bc:	cmp	r2, r0
   138c0:	bcc	1388c <__lxstat64@plt+0x28ac>
   138c4:	ldr	r6, [sp, #40]	; 0x28
   138c8:	add	r6, r0, r6
   138cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   138d0:	bl	10e3c <iswprint@plt>
   138d4:	cmp	r0, #0
   138d8:	sub	r4, fp, #40	; 0x28
   138dc:	movwne	r0, #1
   138e0:	and	sl, sl, r0
   138e4:	mov	r0, r4
   138e8:	bl	10df4 <mbsinit@plt>
   138ec:	ldr	lr, [sp, #80]	; 0x50
   138f0:	ldr	ip, [fp, #-84]	; 0xffffffac
   138f4:	cmp	r0, #0
   138f8:	beq	13828 <__lxstat64@plt+0x2848>
   138fc:	b	13d5c <__lxstat64@plt+0x2d7c>
   13900:	mvn	lr, #0
   13904:	mov	r9, #0
   13908:	b	13480 <__lxstat64@plt+0x24a0>
   1390c:	ldr	r0, [sp, #24]
   13910:	cmp	r0, #0
   13914:	beq	139cc <__lxstat64@plt+0x29ec>
   13918:	add	r0, r7, #2
   1391c:	cmp	r0, lr
   13920:	bcs	139cc <__lxstat64@plt+0x29ec>
   13924:	add	r1, ip, r7
   13928:	ldrb	r1, [r1, #1]
   1392c:	cmp	r1, #63	; 0x3f
   13930:	bne	139cc <__lxstat64@plt+0x29ec>
   13934:	ldrb	r5, [ip, r0]
   13938:	sub	r1, r5, #33	; 0x21
   1393c:	cmp	r1, #29
   13940:	bhi	139cc <__lxstat64@plt+0x29ec>
   13944:	movw	r3, #20929	; 0x51c1
   13948:	mov	r2, #1
   1394c:	movt	r3, #14336	; 0x3800
   13950:	tst	r3, r2, lsl r1
   13954:	beq	139cc <__lxstat64@plt+0x29ec>
   13958:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1395c:	tst	r1, #1
   13960:	bne	13f34 <__lxstat64@plt+0x2f54>
   13964:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13968:	mov	r7, r0
   1396c:	cmp	r8, r1
   13970:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13974:	movcc	r1, #63	; 0x3f
   13978:	strbcc	r1, [r2, r8]
   1397c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13980:	add	r1, r8, #1
   13984:	cmp	r1, r2
   13988:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   1398c:	movcc	r2, #34	; 0x22
   13990:	strbcc	r2, [r3, r1]
   13994:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13998:	add	r1, r8, #2
   1399c:	cmp	r1, r2
   139a0:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   139a4:	movcc	r2, #34	; 0x22
   139a8:	strbcc	r2, [r3, r1]
   139ac:	ldr	r2, [fp, #-52]	; 0xffffffcc
   139b0:	add	r1, r8, #3
   139b4:	add	r8, r8, #4
   139b8:	cmp	r1, r2
   139bc:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   139c0:	movcc	r2, #63	; 0x3f
   139c4:	strbcc	r2, [r3, r1]
   139c8:	b	139d0 <__lxstat64@plt+0x29f0>
   139cc:	mov	r5, #63	; 0x3f
   139d0:	mov	sl, #0
   139d4:	b	13480 <__lxstat64@plt+0x24a0>
   139d8:	str	r0, [sp, #40]	; 0x28
   139dc:	add	r0, r2, r7
   139e0:	str	r6, [sp, #76]	; 0x4c
   139e4:	add	r1, r7, #1
   139e8:	ldr	lr, [sp, #80]	; 0x50
   139ec:	ldr	r7, [fp, #-64]	; 0xffffffc0
   139f0:	ldr	r6, [fp, #-52]	; 0xffffffcc
   139f4:	mov	r3, #0
   139f8:	str	r0, [sp, #36]	; 0x24
   139fc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13a00:	b	13a94 <__lxstat64@plt+0x2ab4>
   13a04:	str	r0, [sp, #76]	; 0x4c
   13a08:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13a0c:	cmp	r9, #0
   13a10:	movwne	r9, #1
   13a14:	mvn	r7, r0
   13a18:	orr	r7, r7, r9
   13a1c:	tst	r7, #1
   13a20:	bne	13a70 <__lxstat64@plt+0x2a90>
   13a24:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13a28:	cmp	r8, r6
   13a2c:	bcs	13a44 <__lxstat64@plt+0x2a64>
   13a30:	ldr	r7, [fp, #-56]	; 0xffffffc8
   13a34:	mov	r2, r4
   13a38:	mov	r4, #39	; 0x27
   13a3c:	strb	r4, [r7, r8]
   13a40:	mov	r4, r2
   13a44:	add	r7, r8, #1
   13a48:	cmp	r7, r6
   13a4c:	bcs	13a64 <__lxstat64@plt+0x2a84>
   13a50:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13a54:	mov	r2, r4
   13a58:	mov	r4, #39	; 0x27
   13a5c:	strb	r4, [r0, r7]
   13a60:	mov	r4, r2
   13a64:	add	r8, r8, #2
   13a68:	mov	r0, #0
   13a6c:	b	13a78 <__lxstat64@plt+0x2a98>
   13a70:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13a74:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13a78:	cmp	r8, r6
   13a7c:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13a80:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13a84:	strbcc	r5, [r2, r8]
   13a88:	add	r8, r8, #1
   13a8c:	ldrb	r5, [ip, r1]
   13a90:	add	r1, r1, #1
   13a94:	ldr	r2, [sp, #40]	; 0x28
   13a98:	tst	r2, #1
   13a9c:	beq	13ad8 <__lxstat64@plt+0x2af8>
   13aa0:	ldr	r2, [sp, #76]	; 0x4c
   13aa4:	str	r0, [fp, #-48]	; 0xffffffd0
   13aa8:	tst	r2, #1
   13aac:	beq	13ad0 <__lxstat64@plt+0x2af0>
   13ab0:	cmp	r8, r6
   13ab4:	bcs	13acc <__lxstat64@plt+0x2aec>
   13ab8:	ldr	r6, [fp, #-56]	; 0xffffffc8
   13abc:	mov	r2, r4
   13ac0:	mov	r4, #92	; 0x5c
   13ac4:	strb	r4, [r6, r8]
   13ac8:	mov	r4, r2
   13acc:	add	r8, r8, #1
   13ad0:	mov	r0, #0
   13ad4:	b	13bcc <__lxstat64@plt+0x2bec>
   13ad8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13adc:	tst	r2, #1
   13ae0:	bne	13e2c <__lxstat64@plt+0x2e4c>
   13ae4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13ae8:	cmp	r7, #2
   13aec:	movwne	r3, #1
   13af0:	orr	r3, r3, r0
   13af4:	tst	r3, #1
   13af8:	bne	13b54 <__lxstat64@plt+0x2b74>
   13afc:	cmp	r8, r6
   13b00:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13b04:	movcc	r3, #39	; 0x27
   13b08:	strbcc	r3, [r2, r8]
   13b0c:	add	r3, r8, #1
   13b10:	cmp	r3, r6
   13b14:	bcs	13b2c <__lxstat64@plt+0x2b4c>
   13b18:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13b1c:	mov	r7, r4
   13b20:	mov	r4, #36	; 0x24
   13b24:	strb	r4, [r2, r3]
   13b28:	mov	r4, r7
   13b2c:	add	r3, r8, #2
   13b30:	cmp	r3, r6
   13b34:	bcs	13b4c <__lxstat64@plt+0x2b6c>
   13b38:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13b3c:	mov	r7, r4
   13b40:	mov	r4, #39	; 0x27
   13b44:	strb	r4, [r2, r3]
   13b48:	mov	r4, r7
   13b4c:	add	r8, r8, #3
   13b50:	mov	r0, #1
   13b54:	cmp	r8, r6
   13b58:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13b5c:	movcc	r3, #92	; 0x5c
   13b60:	strbcc	r3, [r2, r8]
   13b64:	add	r3, r8, #1
   13b68:	cmp	r3, r6
   13b6c:	bcs	13b8c <__lxstat64@plt+0x2bac>
   13b70:	mov	r2, r4
   13b74:	and	r7, r5, #192	; 0xc0
   13b78:	mov	r4, #48	; 0x30
   13b7c:	orr	r7, r4, r7, lsr #6
   13b80:	mov	r4, r2
   13b84:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13b88:	strb	r7, [r2, r3]
   13b8c:	add	r3, r8, #2
   13b90:	cmp	r3, r6
   13b94:	bcs	13bb4 <__lxstat64@plt+0x2bd4>
   13b98:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13b9c:	mov	r6, r4
   13ba0:	lsr	r7, r5, #3
   13ba4:	mov	r4, #6
   13ba8:	bfi	r7, r4, #3, #29
   13bac:	mov	r4, r6
   13bb0:	strb	r7, [r2, r3]
   13bb4:	str	r0, [fp, #-48]	; 0xffffffd0
   13bb8:	ldr	r0, [sp, #76]	; 0x4c
   13bbc:	mov	r3, #6
   13bc0:	add	r8, r8, #3
   13bc4:	bfi	r5, r3, #3, #29
   13bc8:	mov	r3, #1
   13bcc:	ldr	r2, [sp, #36]	; 0x24
   13bd0:	and	r9, r3, #1
   13bd4:	cmp	r2, r1
   13bd8:	bhi	13a04 <__lxstat64@plt+0x2a24>
   13bdc:	cmp	r9, #0
   13be0:	sub	r7, r1, #1
   13be4:	mov	r0, r5
   13be8:	movwne	r9, #1
   13bec:	cmp	r9, #0
   13bf0:	bne	13c34 <__lxstat64@plt+0x2c54>
   13bf4:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13bf8:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13bfc:	tst	r5, #1
   13c00:	beq	137a4 <__lxstat64@plt+0x27c4>
   13c04:	cmp	r8, r6
   13c08:	mov	r5, #0
   13c0c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13c10:	movcc	r1, #39	; 0x27
   13c14:	strbcc	r1, [r2, r8]
   13c18:	add	r1, r8, #1
   13c1c:	add	r8, r8, #2
   13c20:	cmp	r1, r6
   13c24:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13c28:	movcc	r2, #39	; 0x27
   13c2c:	strbcc	r2, [r3, r1]
   13c30:	b	137a4 <__lxstat64@plt+0x27c4>
   13c34:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13c38:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13c3c:	b	137a4 <__lxstat64@plt+0x27c4>
   13c40:	cmp	r8, r1
   13c44:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13c48:	movcc	r0, #39	; 0x27
   13c4c:	strbcc	r0, [r2, r8]
   13c50:	add	r0, r8, #1
   13c54:	cmp	r0, r1
   13c58:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13c5c:	movcc	r2, #36	; 0x24
   13c60:	strbcc	r2, [r3, r0]
   13c64:	add	r0, r8, #2
   13c68:	cmp	r0, r1
   13c6c:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13c70:	movcc	r2, #39	; 0x27
   13c74:	strbcc	r2, [r3, r0]
   13c78:	add	r0, r8, #3
   13c7c:	mov	r3, #1
   13c80:	cmp	r0, r1
   13c84:	add	r8, r0, #1
   13c88:	str	r3, [fp, #-48]	; 0xffffffd0
   13c8c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13c90:	movcc	r1, #92	; 0x5c
   13c94:	strbcc	r1, [r2, r0]
   13c98:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13c9c:	cmp	r1, #2
   13ca0:	beq	13d04 <__lxstat64@plt+0x2d24>
   13ca4:	add	r1, r7, #1
   13ca8:	mov	sl, #0
   13cac:	mov	r9, #1
   13cb0:	mov	r5, #48	; 0x30
   13cb4:	cmp	r1, lr
   13cb8:	bcs	13480 <__lxstat64@plt+0x24a0>
   13cbc:	ldrb	r1, [ip, r1]
   13cc0:	sub	r1, r1, #48	; 0x30
   13cc4:	uxtb	r1, r1
   13cc8:	cmp	r1, #9
   13ccc:	bhi	13480 <__lxstat64@plt+0x24a0>
   13cd0:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13cd4:	cmp	r8, r1
   13cd8:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13cdc:	movcc	r1, #48	; 0x30
   13ce0:	strbcc	r1, [r2, r8]
   13ce4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13ce8:	add	r1, r0, #2
   13cec:	add	r8, r0, #3
   13cf0:	cmp	r1, r2
   13cf4:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13cf8:	movcc	r2, #48	; 0x30
   13cfc:	strbcc	r2, [r3, r1]
   13d00:	b	13480 <__lxstat64@plt+0x24a0>
   13d04:	mov	r0, #48	; 0x30
   13d08:	mov	r9, #1
   13d0c:	mov	sl, #0
   13d10:	b	13718 <__lxstat64@plt+0x2738>
   13d14:	mov	sl, #0
   13d18:	b	13d54 <__lxstat64@plt+0x2d74>
   13d1c:	mov	sl, #0
   13d20:	cmp	lr, r6
   13d24:	bls	13d54 <__lxstat64@plt+0x2d74>
   13d28:	ldr	ip, [fp, #-84]	; 0xffffffac
   13d2c:	ldr	r6, [sp, #40]	; 0x28
   13d30:	ldr	r0, [sp, #36]	; 0x24
   13d34:	ldrb	r0, [r0, r6]
   13d38:	cmp	r0, #0
   13d3c:	beq	13d5c <__lxstat64@plt+0x2d7c>
   13d40:	add	r6, r6, #1
   13d44:	add	r0, r7, r6
   13d48:	cmp	r0, lr
   13d4c:	bcc	13d30 <__lxstat64@plt+0x2d50>
   13d50:	b	13d5c <__lxstat64@plt+0x2d7c>
   13d54:	ldr	ip, [fp, #-84]	; 0xffffffac
   13d58:	ldr	r6, [sp, #40]	; 0x28
   13d5c:	mov	r1, r6
   13d60:	ldr	r4, [sp, #20]
   13d64:	ldr	r6, [sp, #76]	; 0x4c
   13d68:	b	1365c <__lxstat64@plt+0x267c>
   13d6c:	mov	lr, r7
   13d70:	b	13d78 <__lxstat64@plt+0x2d98>
   13d74:	mvn	lr, #0
   13d78:	ldr	r9, [fp, #-64]	; 0xffffffc0
   13d7c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13d80:	eor	r0, r9, #2
   13d84:	orr	r0, r0, r8
   13d88:	clz	r0, r0
   13d8c:	lsr	r0, r0, #5
   13d90:	tst	r1, r0
   13d94:	bne	13e90 <__lxstat64@plt+0x2eb0>
   13d98:	mov	r0, r1
   13d9c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13da0:	cmp	r9, #2
   13da4:	movwne	r1, #1
   13da8:	orr	r0, r0, r1
   13dac:	tst	r0, #1
   13db0:	bne	13ed0 <__lxstat64@plt+0x2ef0>
   13db4:	ldr	r0, [sp, #52]	; 0x34
   13db8:	ldr	r1, [sp, #68]	; 0x44
   13dbc:	str	lr, [sp, #80]	; 0x50
   13dc0:	eor	r0, r0, #1
   13dc4:	tst	r0, #1
   13dc8:	bne	13ed0 <__lxstat64@plt+0x2ef0>
   13dcc:	tst	r4, #1
   13dd0:	bne	13e98 <__lxstat64@plt+0x2eb8>
   13dd4:	mov	r7, #0
   13dd8:	cmp	r1, #0
   13ddc:	beq	13ec8 <__lxstat64@plt+0x2ee8>
   13de0:	ldr	r0, [sp, #84]	; 0x54
   13de4:	mov	r3, #0
   13de8:	cmp	r6, #0
   13dec:	mov	r2, #0
   13df0:	mov	r4, r1
   13df4:	str	r3, [fp, #-72]	; 0xffffffb8
   13df8:	beq	12f34 <__lxstat64@plt+0x1f54>
   13dfc:	b	13ed0 <__lxstat64@plt+0x2ef0>
   13e00:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13e04:	b	13e2c <__lxstat64@plt+0x2e4c>
   13e08:	ldr	ip, [fp, #-84]	; 0xffffffac
   13e0c:	mov	r2, #1
   13e10:	mov	lr, r4
   13e14:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13e18:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13e1c:	b	13e30 <__lxstat64@plt+0x2e50>
   13e20:	ldr	ip, [fp, #-84]	; 0xffffffac
   13e24:	mov	r7, #2
   13e28:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13e2c:	ldr	r2, [sp, #84]	; 0x54
   13e30:	mov	r0, #0
   13e34:	ldr	r1, [fp, #12]
   13e38:	tst	r2, #1
   13e3c:	mov	r2, r7
   13e40:	mov	r3, lr
   13e44:	str	r0, [sp, #8]
   13e48:	ldr	r0, [sp, #64]	; 0x40
   13e4c:	movwne	r2, #4
   13e50:	cmp	r7, #2
   13e54:	movne	r2, r7
   13e58:	str	r2, [sp]
   13e5c:	mov	r2, ip
   13e60:	bic	r1, r1, #2
   13e64:	str	r0, [sp, #12]
   13e68:	ldr	r0, [sp, #72]	; 0x48
   13e6c:	str	r1, [sp, #4]
   13e70:	mov	r1, r6
   13e74:	str	r0, [sp, #16]
   13e78:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13e7c:	bl	12ebc <__lxstat64@plt+0x1edc>
   13e80:	mov	r8, r0
   13e84:	mov	r0, r8
   13e88:	sub	sp, fp, #28
   13e8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13e90:	mov	r7, #2
   13e94:	b	13e2c <__lxstat64@plt+0x2e4c>
   13e98:	mov	r0, #5
   13e9c:	ldr	r2, [fp, #-84]	; 0xffffffac
   13ea0:	ldr	r3, [sp, #80]	; 0x50
   13ea4:	str	r0, [sp]
   13ea8:	ldr	r0, [fp, #12]
   13eac:	str	r0, [sp, #4]
   13eb0:	ldr	r0, [fp, #16]
   13eb4:	str	r0, [sp, #8]
   13eb8:	ldr	r0, [sp, #64]	; 0x40
   13ebc:	str	r0, [sp, #12]
   13ec0:	ldr	r0, [sp, #72]	; 0x48
   13ec4:	b	13e74 <__lxstat64@plt+0x2e94>
   13ec8:	mov	r0, #0
   13ecc:	str	r0, [fp, #-72]	; 0xffffffb8
   13ed0:	ldr	r1, [sp, #92]	; 0x5c
   13ed4:	cmp	r1, #0
   13ed8:	beq	13f18 <__lxstat64@plt+0x2f38>
   13edc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13ee0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13ee4:	tst	r0, #1
   13ee8:	bne	13f1c <__lxstat64@plt+0x2f3c>
   13eec:	ldrb	r0, [r1]
   13ef0:	cmp	r0, #0
   13ef4:	beq	13f1c <__lxstat64@plt+0x2f3c>
   13ef8:	add	r1, r1, #1
   13efc:	cmp	r8, r6
   13f00:	strbcc	r0, [r2, r8]
   13f04:	add	r8, r8, #1
   13f08:	ldrb	r0, [r1], #1
   13f0c:	cmp	r0, #0
   13f10:	bne	13efc <__lxstat64@plt+0x2f1c>
   13f14:	b	13f1c <__lxstat64@plt+0x2f3c>
   13f18:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13f1c:	cmp	r8, r6
   13f20:	movcc	r0, #0
   13f24:	strbcc	r0, [r2, r8]
   13f28:	b	13e84 <__lxstat64@plt+0x2ea4>
   13f2c:	mov	r2, #1
   13f30:	b	13e14 <__lxstat64@plt+0x2e34>
   13f34:	mov	r7, #5
   13f38:	b	13e28 <__lxstat64@plt+0x2e48>
   13f3c:	bl	10fd4 <abort@plt>
   13f40:	mov	r3, r2
   13f44:	mov	r2, #0
   13f48:	b	13f4c <__lxstat64@plt+0x2f6c>
   13f4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f50:	add	fp, sp, #28
   13f54:	sub	sp, sp, #36	; 0x24
   13f58:	movw	r8, #29024	; 0x7160
   13f5c:	cmp	r3, #0
   13f60:	mov	r4, r2
   13f64:	str	r2, [sp, #24]
   13f68:	mov	r5, r1
   13f6c:	mov	r6, r0
   13f70:	str	r0, [sp, #20]
   13f74:	movt	r8, #2
   13f78:	movne	r8, r3
   13f7c:	bl	10efc <__errno_location@plt>
   13f80:	str	r0, [sp, #28]
   13f84:	cmp	r4, #0
   13f88:	add	sl, r8, #8
   13f8c:	ldm	r8, {r3, r9}
   13f90:	ldr	r7, [r0]
   13f94:	ldr	r1, [r8, #40]	; 0x28
   13f98:	ldr	r2, [r8, #44]	; 0x2c
   13f9c:	mov	r0, #0
   13fa0:	orreq	r9, r9, #1
   13fa4:	str	r7, [sp, #32]
   13fa8:	mov	r7, r5
   13fac:	stm	sp, {r3, r9, sl}
   13fb0:	str	r1, [sp, #12]
   13fb4:	str	r2, [sp, #16]
   13fb8:	mov	r1, #0
   13fbc:	mov	r2, r6
   13fc0:	mov	r3, r5
   13fc4:	bl	12ebc <__lxstat64@plt+0x1edc>
   13fc8:	add	r4, r0, #1
   13fcc:	mov	r5, r0
   13fd0:	mov	r0, r4
   13fd4:	bl	14b4c <__lxstat64@plt+0x3b6c>
   13fd8:	mov	r6, r0
   13fdc:	ldr	r0, [r8]
   13fe0:	ldr	r2, [r8, #44]	; 0x2c
   13fe4:	ldr	r1, [r8, #40]	; 0x28
   13fe8:	mov	r3, r7
   13fec:	stm	sp, {r0, r9, sl}
   13ff0:	str	r2, [sp, #16]
   13ff4:	str	r1, [sp, #12]
   13ff8:	mov	r0, r6
   13ffc:	mov	r1, r4
   14000:	ldr	r2, [sp, #20]
   14004:	bl	12ebc <__lxstat64@plt+0x1edc>
   14008:	ldr	r0, [sp, #24]
   1400c:	ldr	r1, [sp, #32]
   14010:	ldr	r2, [sp, #28]
   14014:	cmp	r0, #0
   14018:	str	r1, [r2]
   1401c:	strne	r5, [r0]
   14020:	mov	r0, r6
   14024:	sub	sp, fp, #28
   14028:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1402c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14030:	add	fp, sp, #24
   14034:	movw	r5, #28916	; 0x70f4
   14038:	movw	r8, #28912	; 0x70f0
   1403c:	movt	r5, #2
   14040:	movt	r8, #2
   14044:	ldr	r0, [r5]
   14048:	ldr	r4, [r8]
   1404c:	cmp	r0, #2
   14050:	blt	1407c <__lxstat64@plt+0x309c>
   14054:	add	r7, r4, #12
   14058:	mov	r6, #0
   1405c:	ldr	r0, [r7, r6, lsl #3]
   14060:	bl	15374 <__lxstat64@plt+0x4394>
   14064:	ldr	r1, [r5]
   14068:	add	r2, r6, #2
   1406c:	add	r0, r6, #1
   14070:	mov	r6, r0
   14074:	cmp	r2, r1
   14078:	blt	1405c <__lxstat64@plt+0x307c>
   1407c:	ldr	r0, [r4, #4]
   14080:	movw	r7, #29072	; 0x7190
   14084:	movt	r7, #2
   14088:	cmp	r0, r7
   1408c:	beq	140a4 <__lxstat64@plt+0x30c4>
   14090:	bl	15374 <__lxstat64@plt+0x4394>
   14094:	movw	r0, #28920	; 0x70f8
   14098:	mov	r6, #256	; 0x100
   1409c:	movt	r0, #2
   140a0:	strd	r6, [r0]
   140a4:	movw	r6, #28920	; 0x70f8
   140a8:	movt	r6, #2
   140ac:	cmp	r4, r6
   140b0:	beq	140c0 <__lxstat64@plt+0x30e0>
   140b4:	mov	r0, r4
   140b8:	bl	15374 <__lxstat64@plt+0x4394>
   140bc:	str	r6, [r8]
   140c0:	mov	r0, #1
   140c4:	str	r0, [r5]
   140c8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   140cc:	movw	r3, #29024	; 0x7160
   140d0:	mvn	r2, #0
   140d4:	movt	r3, #2
   140d8:	b	140dc <__lxstat64@plt+0x30fc>
   140dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   140e0:	add	fp, sp, #28
   140e4:	sub	sp, sp, #44	; 0x2c
   140e8:	mov	r7, r3
   140ec:	str	r2, [sp, #36]	; 0x24
   140f0:	str	r1, [sp, #32]
   140f4:	mov	r5, r0
   140f8:	bl	10efc <__errno_location@plt>
   140fc:	cmp	r5, #0
   14100:	blt	1426c <__lxstat64@plt+0x328c>
   14104:	cmn	r5, #-2147483647	; 0x80000001
   14108:	beq	1426c <__lxstat64@plt+0x328c>
   1410c:	movw	r8, #28916	; 0x70f4
   14110:	movw	r4, #28912	; 0x70f0
   14114:	str	r0, [sp, #28]
   14118:	ldr	r0, [r0]
   1411c:	movt	r8, #2
   14120:	movt	r4, #2
   14124:	ldr	r1, [r8]
   14128:	ldr	r6, [r4]
   1412c:	str	r0, [sp, #24]
   14130:	cmp	r1, r5
   14134:	ble	14140 <__lxstat64@plt+0x3160>
   14138:	mov	sl, r6
   1413c:	b	141a8 <__lxstat64@plt+0x31c8>
   14140:	movw	r9, #28920	; 0x70f8
   14144:	mov	r0, #8
   14148:	add	r2, r5, #1
   1414c:	str	r1, [fp, #-32]	; 0xffffffe0
   14150:	mvn	r3, #-2147483648	; 0x80000000
   14154:	movt	r9, #2
   14158:	str	r0, [sp]
   1415c:	sub	r2, r2, r1
   14160:	sub	r1, fp, #32
   14164:	subs	r0, r6, r9
   14168:	movne	r0, r6
   1416c:	bl	14c7c <__lxstat64@plt+0x3c9c>
   14170:	cmp	r6, r9
   14174:	mov	sl, r0
   14178:	str	r0, [r4]
   1417c:	ldrdeq	r0, [r9]
   14180:	stmeq	sl, {r0, r1}
   14184:	ldr	r1, [r8]
   14188:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1418c:	add	r0, sl, r1, lsl #3
   14190:	sub	r1, r2, r1
   14194:	lsl	r2, r1, #3
   14198:	mov	r1, #0
   1419c:	bl	10f20 <memset@plt>
   141a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   141a4:	str	r0, [r8]
   141a8:	mov	r9, sl
   141ac:	ldr	r6, [r9, r5, lsl #3]!
   141b0:	ldr	r4, [r9, #4]!
   141b4:	ldm	r7, {r0, r1}
   141b8:	ldr	r2, [r7, #40]	; 0x28
   141bc:	ldr	r3, [r7, #44]	; 0x2c
   141c0:	orr	r8, r1, #1
   141c4:	add	r1, r7, #8
   141c8:	stm	sp, {r0, r8}
   141cc:	add	r0, sp, #8
   141d0:	str	r1, [sp, #20]
   141d4:	stm	r0, {r1, r2, r3}
   141d8:	mov	r0, r4
   141dc:	mov	r1, r6
   141e0:	ldr	r2, [sp, #32]
   141e4:	ldr	r3, [sp, #36]	; 0x24
   141e8:	bl	12ebc <__lxstat64@plt+0x1edc>
   141ec:	cmp	r6, r0
   141f0:	bhi	14254 <__lxstat64@plt+0x3274>
   141f4:	add	r6, r0, #1
   141f8:	movw	r0, #29072	; 0x7190
   141fc:	movt	r0, #2
   14200:	str	r6, [sl, r5, lsl #3]
   14204:	cmp	r4, r0
   14208:	beq	14214 <__lxstat64@plt+0x3234>
   1420c:	mov	r0, r4
   14210:	bl	15374 <__lxstat64@plt+0x4394>
   14214:	mov	r0, r6
   14218:	bl	14b4c <__lxstat64@plt+0x3b6c>
   1421c:	str	r0, [r9]
   14220:	mov	r4, r0
   14224:	add	r3, sp, #8
   14228:	ldr	r0, [r7]
   1422c:	ldr	r1, [r7, #40]	; 0x28
   14230:	ldr	r2, [r7, #44]	; 0x2c
   14234:	stm	sp, {r0, r8}
   14238:	ldr	r0, [sp, #20]
   1423c:	stm	r3, {r0, r1, r2}
   14240:	mov	r0, r4
   14244:	mov	r1, r6
   14248:	ldr	r2, [sp, #32]
   1424c:	ldr	r3, [sp, #36]	; 0x24
   14250:	bl	12ebc <__lxstat64@plt+0x1edc>
   14254:	ldr	r0, [sp, #28]
   14258:	ldr	r1, [sp, #24]
   1425c:	str	r1, [r0]
   14260:	mov	r0, r4
   14264:	sub	sp, fp, #28
   14268:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1426c:	bl	10fd4 <abort@plt>
   14270:	movw	r3, #29024	; 0x7160
   14274:	movt	r3, #2
   14278:	b	140dc <__lxstat64@plt+0x30fc>
   1427c:	movw	r3, #29024	; 0x7160
   14280:	mov	r1, r0
   14284:	mov	r0, #0
   14288:	mvn	r2, #0
   1428c:	movt	r3, #2
   14290:	b	140dc <__lxstat64@plt+0x30fc>
   14294:	movw	r3, #29024	; 0x7160
   14298:	mov	r2, r1
   1429c:	mov	r1, r0
   142a0:	mov	r0, #0
   142a4:	movt	r3, #2
   142a8:	b	140dc <__lxstat64@plt+0x30fc>
   142ac:	push	{fp, lr}
   142b0:	mov	fp, sp
   142b4:	sub	sp, sp, #48	; 0x30
   142b8:	vmov.i32	q8, #0	; 0x00000000
   142bc:	mov	ip, #32
   142c0:	mov	r3, sp
   142c4:	mov	lr, r2
   142c8:	cmp	r1, #10
   142cc:	add	r2, r3, #16
   142d0:	vst1.64	{d16-d17}, [r3], ip
   142d4:	vst1.64	{d16-d17}, [r3]
   142d8:	vst1.64	{d16-d17}, [r2]
   142dc:	beq	142fc <__lxstat64@plt+0x331c>
   142e0:	str	r1, [sp]
   142e4:	mov	r3, sp
   142e8:	mov	r1, lr
   142ec:	mvn	r2, #0
   142f0:	bl	140dc <__lxstat64@plt+0x30fc>
   142f4:	mov	sp, fp
   142f8:	pop	{fp, pc}
   142fc:	bl	10fd4 <abort@plt>
   14300:	push	{r4, sl, fp, lr}
   14304:	add	fp, sp, #8
   14308:	sub	sp, sp, #48	; 0x30
   1430c:	mov	ip, r3
   14310:	mov	r3, sp
   14314:	vmov.i32	q8, #0	; 0x00000000
   14318:	mov	lr, #32
   1431c:	cmp	r1, #10
   14320:	add	r4, r3, #16
   14324:	vst1.64	{d16-d17}, [r3], lr
   14328:	vst1.64	{d16-d17}, [r3]
   1432c:	vst1.64	{d16-d17}, [r4]
   14330:	beq	14350 <__lxstat64@plt+0x3370>
   14334:	str	r1, [sp]
   14338:	mov	r1, r2
   1433c:	mov	r3, sp
   14340:	mov	r2, ip
   14344:	bl	140dc <__lxstat64@plt+0x30fc>
   14348:	sub	sp, fp, #8
   1434c:	pop	{r4, sl, fp, pc}
   14350:	bl	10fd4 <abort@plt>
   14354:	mov	r2, r1
   14358:	mov	r1, r0
   1435c:	mov	r0, #0
   14360:	b	142ac <__lxstat64@plt+0x32cc>
   14364:	mov	r3, r2
   14368:	mov	r2, r1
   1436c:	mov	r1, r0
   14370:	mov	r0, #0
   14374:	b	14300 <__lxstat64@plt+0x3320>
   14378:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1437c:	add	fp, sp, #24
   14380:	sub	sp, sp, #48	; 0x30
   14384:	movw	r8, #29024	; 0x7160
   14388:	mov	lr, r0
   1438c:	mov	r3, sp
   14390:	mov	ip, r1
   14394:	movt	r8, #2
   14398:	mov	r1, r3
   1439c:	ldm	r8!, {r0, r4, r5, r6, r7, r9}
   143a0:	stmia	r1!, {r0, r4, r5, r6, r7, r9}
   143a4:	ldm	r8, {r0, r4, r5, r6, r7, r9}
   143a8:	stm	r1, {r0, r4, r5, r6, r7, r9}
   143ac:	ubfx	r0, r2, #5, #3
   143b0:	and	r2, r2, #31
   143b4:	mov	r4, #1
   143b8:	add	r0, r3, r0, lsl #2
   143bc:	ldr	r1, [r0, #8]
   143c0:	bic	r4, r4, r1, lsr r2
   143c4:	eor	r1, r1, r4, lsl r2
   143c8:	mov	r2, ip
   143cc:	str	r1, [r0, #8]
   143d0:	mov	r0, #0
   143d4:	mov	r1, lr
   143d8:	bl	140dc <__lxstat64@plt+0x30fc>
   143dc:	sub	sp, fp, #24
   143e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   143e4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   143e8:	add	fp, sp, #24
   143ec:	sub	sp, sp, #48	; 0x30
   143f0:	movw	lr, #29024	; 0x7160
   143f4:	mov	ip, r0
   143f8:	mov	r3, sp
   143fc:	movt	lr, #2
   14400:	mov	r2, r3
   14404:	ldm	lr!, {r0, r4, r5, r6, r7, r8}
   14408:	stmia	r2!, {r0, r4, r5, r6, r7, r8}
   1440c:	ldm	lr, {r0, r4, r5, r6, r7, r8}
   14410:	stm	r2, {r0, r4, r5, r6, r7, r8}
   14414:	ubfx	r0, r1, #5, #3
   14418:	and	r1, r1, #31
   1441c:	mov	r7, #1
   14420:	add	r0, r3, r0, lsl #2
   14424:	ldr	r2, [r0, #8]
   14428:	bic	r7, r7, r2, lsr r1
   1442c:	eor	r1, r2, r7, lsl r1
   14430:	mvn	r2, #0
   14434:	str	r1, [r0, #8]
   14438:	mov	r0, #0
   1443c:	mov	r1, ip
   14440:	bl	140dc <__lxstat64@plt+0x30fc>
   14444:	sub	sp, fp, #24
   14448:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1444c:	push	{r4, r5, r6, r7, fp, lr}
   14450:	add	fp, sp, #16
   14454:	sub	sp, sp, #48	; 0x30
   14458:	movw	lr, #29024	; 0x7160
   1445c:	mov	ip, r0
   14460:	mov	r3, sp
   14464:	movt	lr, #2
   14468:	mov	r2, r3
   1446c:	ldm	lr!, {r0, r1, r4, r5, r6, r7}
   14470:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   14474:	ldm	lr, {r0, r1, r4, r5, r6, r7}
   14478:	stm	r2, {r0, r1, r4, r5, r6, r7}
   1447c:	mov	r1, ip
   14480:	mvn	r2, #0
   14484:	ldr	r0, [sp, #12]
   14488:	orr	r0, r0, #67108864	; 0x4000000
   1448c:	str	r0, [sp, #12]
   14490:	mov	r0, #0
   14494:	bl	140dc <__lxstat64@plt+0x30fc>
   14498:	sub	sp, fp, #16
   1449c:	pop	{r4, r5, r6, r7, fp, pc}
   144a0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   144a4:	add	fp, sp, #24
   144a8:	sub	sp, sp, #48	; 0x30
   144ac:	movw	r8, #29024	; 0x7160
   144b0:	mov	ip, r1
   144b4:	mov	lr, r0
   144b8:	mov	r3, sp
   144bc:	movt	r8, #2
   144c0:	mov	r2, r3
   144c4:	ldm	r8!, {r0, r1, r4, r5, r6, r7}
   144c8:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   144cc:	ldm	r8, {r0, r1, r4, r5, r6, r7}
   144d0:	stm	r2, {r0, r1, r4, r5, r6, r7}
   144d4:	mov	r1, lr
   144d8:	mov	r2, ip
   144dc:	ldr	r0, [sp, #12]
   144e0:	orr	r0, r0, #67108864	; 0x4000000
   144e4:	str	r0, [sp, #12]
   144e8:	mov	r0, #0
   144ec:	bl	140dc <__lxstat64@plt+0x30fc>
   144f0:	sub	sp, fp, #24
   144f4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   144f8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   144fc:	add	fp, sp, #24
   14500:	sub	sp, sp, #96	; 0x60
   14504:	mov	lr, sp
   14508:	vmov.i32	q8, #0	; 0x00000000
   1450c:	mov	ip, r2
   14510:	cmp	r1, #10
   14514:	add	r3, lr, #16
   14518:	mov	r2, lr
   1451c:	vst1.64	{d16-d17}, [r3]
   14520:	mov	r3, #28
   14524:	vst1.64	{d16-d17}, [r2], r3
   14528:	vst1.32	{d16-d17}, [r2]
   1452c:	beq	1456c <__lxstat64@plt+0x358c>
   14530:	str	r1, [sp, #48]	; 0x30
   14534:	add	r3, sp, #48	; 0x30
   14538:	ldm	lr!, {r2, r4, r5, r6, r7}
   1453c:	add	r1, r3, #4
   14540:	stmia	r1!, {r2, r4, r5, r6, r7}
   14544:	ldm	lr, {r2, r4, r5, r6, r7, r8}
   14548:	stm	r1, {r2, r4, r5, r6, r7, r8}
   1454c:	mvn	r2, #0
   14550:	ldr	r1, [sp, #60]	; 0x3c
   14554:	orr	r1, r1, #67108864	; 0x4000000
   14558:	str	r1, [sp, #60]	; 0x3c
   1455c:	mov	r1, ip
   14560:	bl	140dc <__lxstat64@plt+0x30fc>
   14564:	sub	sp, fp, #24
   14568:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1456c:	bl	10fd4 <abort@plt>
   14570:	push	{fp, lr}
   14574:	mov	fp, sp
   14578:	sub	sp, sp, #8
   1457c:	mvn	ip, #0
   14580:	str	ip, [sp]
   14584:	bl	14590 <__lxstat64@plt+0x35b0>
   14588:	mov	sp, fp
   1458c:	pop	{fp, pc}
   14590:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14594:	add	fp, sp, #24
   14598:	sub	sp, sp, #48	; 0x30
   1459c:	movw	ip, #29024	; 0x7160
   145a0:	mov	lr, r3
   145a4:	mov	r3, sp
   145a8:	cmp	r1, #0
   145ac:	movt	ip, #2
   145b0:	cmpne	r2, #0
   145b4:	ldm	ip!, {r4, r5, r6, r7, r8, r9}
   145b8:	stmia	r3!, {r4, r5, r6, r7, r8, r9}
   145bc:	ldm	ip, {r4, r5, r6, r7, r8, r9}
   145c0:	stm	r3, {r4, r5, r6, r7, r8, r9}
   145c4:	mov	r3, #10
   145c8:	str	r3, [sp]
   145cc:	bne	145d4 <__lxstat64@plt+0x35f4>
   145d0:	bl	10fd4 <abort@plt>
   145d4:	ldr	ip, [fp, #8]
   145d8:	str	r2, [sp, #44]	; 0x2c
   145dc:	str	r1, [sp, #40]	; 0x28
   145e0:	mov	r3, sp
   145e4:	mov	r1, lr
   145e8:	mov	r2, ip
   145ec:	bl	140dc <__lxstat64@plt+0x30fc>
   145f0:	sub	sp, fp, #24
   145f4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   145f8:	push	{fp, lr}
   145fc:	mov	fp, sp
   14600:	sub	sp, sp, #8
   14604:	mov	r3, r2
   14608:	mov	r2, r1
   1460c:	mov	r1, r0
   14610:	mvn	r0, #0
   14614:	str	r0, [sp]
   14618:	mov	r0, #0
   1461c:	bl	14590 <__lxstat64@plt+0x35b0>
   14620:	mov	sp, fp
   14624:	pop	{fp, pc}
   14628:	push	{fp, lr}
   1462c:	mov	fp, sp
   14630:	sub	sp, sp, #8
   14634:	mov	ip, r2
   14638:	mov	r2, r1
   1463c:	mov	r1, r0
   14640:	str	r3, [sp]
   14644:	mov	r0, #0
   14648:	mov	r3, ip
   1464c:	bl	14590 <__lxstat64@plt+0x35b0>
   14650:	mov	sp, fp
   14654:	pop	{fp, pc}
   14658:	movw	r3, #28928	; 0x7100
   1465c:	movt	r3, #2
   14660:	b	140dc <__lxstat64@plt+0x30fc>
   14664:	movw	r3, #28928	; 0x7100
   14668:	mov	r2, r1
   1466c:	mov	r1, r0
   14670:	mov	r0, #0
   14674:	movt	r3, #2
   14678:	b	140dc <__lxstat64@plt+0x30fc>
   1467c:	movw	r3, #28928	; 0x7100
   14680:	mvn	r2, #0
   14684:	movt	r3, #2
   14688:	b	140dc <__lxstat64@plt+0x30fc>
   1468c:	movw	r3, #28928	; 0x7100
   14690:	mov	r1, r0
   14694:	mov	r0, #0
   14698:	mvn	r2, #0
   1469c:	movt	r3, #2
   146a0:	b	140dc <__lxstat64@plt+0x30fc>
   146a4:	push	{r4, r5, fp, lr}
   146a8:	add	fp, sp, #8
   146ac:	mov	r5, r0
   146b0:	mov	r4, r1
   146b4:	mov	r0, #0
   146b8:	mov	r2, #5
   146bc:	mov	r1, r5
   146c0:	bl	10e0c <dcgettext@plt>
   146c4:	cmp	r0, r5
   146c8:	popne	{r4, r5, fp, pc}
   146cc:	bl	15440 <__lxstat64@plt+0x4460>
   146d0:	ldrb	r1, [r0]
   146d4:	and	r1, r1, #223	; 0xdf
   146d8:	cmp	r1, #71	; 0x47
   146dc:	beq	14744 <__lxstat64@plt+0x3764>
   146e0:	cmp	r1, #85	; 0x55
   146e4:	bne	14768 <__lxstat64@plt+0x3788>
   146e8:	ldrb	r1, [r0, #1]
   146ec:	and	r1, r1, #223	; 0xdf
   146f0:	cmp	r1, #84	; 0x54
   146f4:	bne	14768 <__lxstat64@plt+0x3788>
   146f8:	ldrb	r1, [r0, #2]
   146fc:	and	r1, r1, #223	; 0xdf
   14700:	cmp	r1, #70	; 0x46
   14704:	ldrbeq	r1, [r0, #3]
   14708:	cmpeq	r1, #45	; 0x2d
   1470c:	bne	14768 <__lxstat64@plt+0x3788>
   14710:	ldrb	r1, [r0, #4]
   14714:	cmp	r1, #56	; 0x38
   14718:	ldrbeq	r0, [r0, #5]
   1471c:	cmpeq	r0, #0
   14720:	bne	14768 <__lxstat64@plt+0x3788>
   14724:	ldrb	r1, [r5]
   14728:	movw	r2, #26699	; 0x684b
   1472c:	movw	r0, #26703	; 0x684f
   14730:	movt	r2, #1
   14734:	movt	r0, #1
   14738:	cmp	r1, #96	; 0x60
   1473c:	moveq	r0, r2
   14740:	pop	{r4, r5, fp, pc}
   14744:	ldrb	r1, [r0, #1]
   14748:	and	r1, r1, #223	; 0xdf
   1474c:	cmp	r1, #66	; 0x42
   14750:	bne	14768 <__lxstat64@plt+0x3788>
   14754:	ldrb	r1, [r0, #2]
   14758:	cmp	r1, #49	; 0x31
   1475c:	ldrbeq	r1, [r0, #3]
   14760:	cmpeq	r1, #56	; 0x38
   14764:	beq	14784 <__lxstat64@plt+0x37a4>
   14768:	movw	r1, #26693	; 0x6845
   1476c:	movw	r0, #26697	; 0x6849
   14770:	cmp	r4, #9
   14774:	movt	r1, #1
   14778:	movt	r0, #1
   1477c:	moveq	r0, r1
   14780:	pop	{r4, r5, fp, pc}
   14784:	ldrb	r1, [r0, #4]
   14788:	cmp	r1, #48	; 0x30
   1478c:	ldrbeq	r1, [r0, #5]
   14790:	cmpeq	r1, #51	; 0x33
   14794:	bne	14768 <__lxstat64@plt+0x3788>
   14798:	ldrb	r1, [r0, #6]
   1479c:	cmp	r1, #48	; 0x30
   147a0:	ldrbeq	r0, [r0, #7]
   147a4:	cmpeq	r0, #0
   147a8:	bne	14768 <__lxstat64@plt+0x3788>
   147ac:	ldrb	r1, [r5]
   147b0:	movw	r2, #26707	; 0x6853
   147b4:	movw	r0, #26711	; 0x6857
   147b8:	movt	r2, #1
   147bc:	movt	r0, #1
   147c0:	b	14738 <__lxstat64@plt+0x3758>
   147c4:	push	{r4, sl, fp, lr}
   147c8:	add	fp, sp, #8
   147cc:	ldrb	r3, [r0]
   147d0:	ldrb	ip, [r1]
   147d4:	cmp	r3, #45	; 0x2d
   147d8:	bne	148ac <__lxstat64@plt+0x38cc>
   147dc:	ldrb	r3, [r0, #1]!
   147e0:	cmp	r3, #48	; 0x30
   147e4:	beq	147dc <__lxstat64@plt+0x37fc>
   147e8:	cmp	ip, #45	; 0x2d
   147ec:	bne	149b0 <__lxstat64@plt+0x39d0>
   147f0:	ldrb	ip, [r1, #1]!
   147f4:	cmp	ip, #48	; 0x30
   147f8:	beq	147f0 <__lxstat64@plt+0x3810>
   147fc:	sub	lr, r3, #48	; 0x30
   14800:	cmp	lr, #9
   14804:	bhi	14844 <__lxstat64@plt+0x3864>
   14808:	cmp	ip, r3
   1480c:	bne	14844 <__lxstat64@plt+0x3864>
   14810:	mov	r2, #0
   14814:	add	r3, r1, r2
   14818:	ldrb	ip, [r3, #1]
   1481c:	add	r3, r0, r2
   14820:	add	r2, r2, #1
   14824:	ldrb	r3, [r3, #1]
   14828:	sub	lr, r3, #48	; 0x30
   1482c:	cmp	ip, r3
   14830:	bne	1483c <__lxstat64@plt+0x385c>
   14834:	cmp	lr, #10
   14838:	bcc	14814 <__lxstat64@plt+0x3834>
   1483c:	add	r1, r1, r2
   14840:	add	r0, r0, r2
   14844:	cmp	lr, #9
   14848:	mov	r2, #0
   1484c:	mov	lr, #0
   14850:	bhi	14870 <__lxstat64@plt+0x3890>
   14854:	add	r0, r0, #1
   14858:	mov	lr, #0
   1485c:	ldrb	r4, [r0, lr]
   14860:	add	lr, lr, #1
   14864:	sub	r4, r4, #48	; 0x30
   14868:	cmp	r4, #10
   1486c:	bcc	1485c <__lxstat64@plt+0x387c>
   14870:	sub	r0, ip, #48	; 0x30
   14874:	cmp	r0, #9
   14878:	bhi	14898 <__lxstat64@plt+0x38b8>
   1487c:	add	r0, r1, #1
   14880:	mov	r2, #0
   14884:	ldrb	r1, [r0, r2]
   14888:	add	r2, r2, #1
   1488c:	sub	r1, r1, #48	; 0x30
   14890:	cmp	r1, #10
   14894:	bcc	14884 <__lxstat64@plt+0x38a4>
   14898:	cmp	lr, r2
   1489c:	bne	149e8 <__lxstat64@plt+0x3a08>
   148a0:	cmp	lr, #0
   148a4:	subne	lr, ip, r3
   148a8:	b	149fc <__lxstat64@plt+0x3a1c>
   148ac:	cmp	ip, #45	; 0x2d
   148b0:	bne	14900 <__lxstat64@plt+0x3920>
   148b4:	add	r1, r1, #1
   148b8:	ldrb	r2, [r1], #1
   148bc:	cmp	r2, #48	; 0x30
   148c0:	beq	148b8 <__lxstat64@plt+0x38d8>
   148c4:	sub	r1, r2, #48	; 0x30
   148c8:	mov	lr, #1
   148cc:	cmp	r1, #10
   148d0:	bcc	149fc <__lxstat64@plt+0x3a1c>
   148d4:	cmp	r3, #48	; 0x30
   148d8:	bne	148ec <__lxstat64@plt+0x390c>
   148dc:	add	r0, r0, #1
   148e0:	ldrb	r3, [r0], #1
   148e4:	cmp	r3, #48	; 0x30
   148e8:	beq	148e0 <__lxstat64@plt+0x3900>
   148ec:	sub	r0, r3, #48	; 0x30
   148f0:	mov	lr, #0
   148f4:	cmp	r0, #10
   148f8:	b	149ec <__lxstat64@plt+0x3a0c>
   148fc:	ldrb	r3, [r0, #1]!
   14900:	cmp	r3, #48	; 0x30
   14904:	beq	148fc <__lxstat64@plt+0x391c>
   14908:	b	14910 <__lxstat64@plt+0x3930>
   1490c:	ldrb	ip, [r1, #1]!
   14910:	cmp	ip, #48	; 0x30
   14914:	beq	1490c <__lxstat64@plt+0x392c>
   14918:	sub	r2, r3, #48	; 0x30
   1491c:	cmp	r2, #9
   14920:	bhi	14948 <__lxstat64@plt+0x3968>
   14924:	cmp	r3, ip
   14928:	bne	14948 <__lxstat64@plt+0x3968>
   1492c:	ldrb	r3, [r0, #1]!
   14930:	ldrb	ip, [r1, #1]!
   14934:	sub	r2, r3, #48	; 0x30
   14938:	cmp	r3, ip
   1493c:	bne	14948 <__lxstat64@plt+0x3968>
   14940:	cmp	r2, #10
   14944:	bcc	1492c <__lxstat64@plt+0x394c>
   14948:	mov	r4, #0
   1494c:	cmp	r2, #9
   14950:	mov	lr, #0
   14954:	bhi	14974 <__lxstat64@plt+0x3994>
   14958:	add	r0, r0, #1
   1495c:	mov	lr, #0
   14960:	ldrb	r2, [r0, lr]
   14964:	add	lr, lr, #1
   14968:	sub	r2, r2, #48	; 0x30
   1496c:	cmp	r2, #10
   14970:	bcc	14960 <__lxstat64@plt+0x3980>
   14974:	sub	r0, ip, #48	; 0x30
   14978:	cmp	r0, #9
   1497c:	bhi	1499c <__lxstat64@plt+0x39bc>
   14980:	add	r0, r1, #1
   14984:	mov	r4, #0
   14988:	ldrb	r1, [r0, r4]
   1498c:	add	r4, r4, #1
   14990:	sub	r1, r1, #48	; 0x30
   14994:	cmp	r1, #10
   14998:	bcc	14988 <__lxstat64@plt+0x39a8>
   1499c:	cmp	lr, r4
   149a0:	bne	149f4 <__lxstat64@plt+0x3a14>
   149a4:	cmp	lr, #0
   149a8:	subne	lr, r3, ip
   149ac:	b	149fc <__lxstat64@plt+0x3a1c>
   149b0:	sub	r0, r3, #48	; 0x30
   149b4:	mvn	lr, #0
   149b8:	cmp	r0, #10
   149bc:	bcc	149fc <__lxstat64@plt+0x3a1c>
   149c0:	cmp	ip, #48	; 0x30
   149c4:	bne	149d8 <__lxstat64@plt+0x39f8>
   149c8:	add	r0, r1, #1
   149cc:	ldrb	ip, [r0], #1
   149d0:	cmp	ip, #48	; 0x30
   149d4:	beq	149cc <__lxstat64@plt+0x39ec>
   149d8:	sub	r0, ip, #48	; 0x30
   149dc:	mov	lr, #0
   149e0:	cmp	r0, #10
   149e4:	b	149f8 <__lxstat64@plt+0x3a18>
   149e8:	mvn	lr, #0
   149ec:	movwcc	lr, #1
   149f0:	b	149fc <__lxstat64@plt+0x3a1c>
   149f4:	mov	lr, #1
   149f8:	mvncc	lr, #0
   149fc:	mov	r0, lr
   14a00:	pop	{r4, sl, fp, pc}
   14a04:	push	{fp, lr}
   14a08:	mov	fp, sp
   14a0c:	push	{r2, r3}
   14a10:	mov	r2, #0
   14a14:	mov	r3, #0
   14a18:	bl	14a24 <__lxstat64@plt+0x3a44>
   14a1c:	mov	sp, fp
   14a20:	pop	{fp, pc}
   14a24:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14a28:	add	fp, sp, #24
   14a2c:	sub	sp, sp, #8
   14a30:	mov	r5, r1
   14a34:	mov	r6, r0
   14a38:	ldr	r0, [fp, #8]
   14a3c:	ldr	r1, [fp, #12]
   14a40:	mov	r8, r3
   14a44:	mov	r7, r2
   14a48:	bl	14fb0 <__lxstat64@plt+0x3fd0>
   14a4c:	cmp	r0, #0
   14a50:	beq	14aac <__lxstat64@plt+0x3acc>
   14a54:	mov	r4, r0
   14a58:	cmp	r7, #0
   14a5c:	beq	14a84 <__lxstat64@plt+0x3aa4>
   14a60:	movw	r0, #26544	; 0x67b0
   14a64:	mov	r1, r5
   14a68:	mov	r2, r7
   14a6c:	mov	r3, r8
   14a70:	movt	r0, #1
   14a74:	stm	sp, {r0, r4}
   14a78:	mov	r0, r6
   14a7c:	bl	10ea8 <error_at_line@plt>
   14a80:	b	14a9c <__lxstat64@plt+0x3abc>
   14a84:	movw	r2, #26544	; 0x67b0
   14a88:	mov	r0, r6
   14a8c:	mov	r1, r5
   14a90:	mov	r3, r4
   14a94:	movt	r2, #1
   14a98:	bl	10e90 <error@plt>
   14a9c:	mov	r0, r4
   14aa0:	sub	sp, fp, #24
   14aa4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14aa8:	b	15374 <__lxstat64@plt+0x4394>
   14aac:	bl	10efc <__errno_location@plt>
   14ab0:	ldr	r4, [r0]
   14ab4:	movw	r1, #26800	; 0x68b0
   14ab8:	mov	r0, #0
   14abc:	mov	r2, #5
   14ac0:	movt	r1, #1
   14ac4:	bl	10e0c <dcgettext@plt>
   14ac8:	mov	r2, r0
   14acc:	mov	r0, #0
   14ad0:	mov	r1, r4
   14ad4:	bl	10e90 <error@plt>
   14ad8:	bl	10fd4 <abort@plt>
   14adc:	b	14ae0 <__lxstat64@plt+0x3b00>
   14ae0:	push	{r4, r5, r6, sl, fp, lr}
   14ae4:	add	fp, sp, #16
   14ae8:	mov	r4, r2
   14aec:	mov	r5, r1
   14af0:	mov	r6, r0
   14af4:	bl	154d8 <__lxstat64@plt+0x44f8>
   14af8:	cmp	r0, #0
   14afc:	popne	{r4, r5, r6, sl, fp, pc}
   14b00:	cmp	r6, #0
   14b04:	beq	14b18 <__lxstat64@plt+0x3b38>
   14b08:	cmp	r5, #0
   14b0c:	cmpne	r4, #0
   14b10:	bne	14b18 <__lxstat64@plt+0x3b38>
   14b14:	pop	{r4, r5, r6, sl, fp, pc}
   14b18:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14b1c:	push	{fp, lr}
   14b20:	mov	fp, sp
   14b24:	bl	1517c <__lxstat64@plt+0x419c>
   14b28:	cmp	r0, #0
   14b2c:	popne	{fp, pc}
   14b30:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14b34:	push	{fp, lr}
   14b38:	mov	fp, sp
   14b3c:	bl	1517c <__lxstat64@plt+0x419c>
   14b40:	cmp	r0, #0
   14b44:	popne	{fp, pc}
   14b48:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14b4c:	push	{fp, lr}
   14b50:	mov	fp, sp
   14b54:	bl	1517c <__lxstat64@plt+0x419c>
   14b58:	cmp	r0, #0
   14b5c:	popne	{fp, pc}
   14b60:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14b64:	push	{r4, r5, fp, lr}
   14b68:	add	fp, sp, #8
   14b6c:	mov	r4, r1
   14b70:	mov	r5, r0
   14b74:	bl	151ac <__lxstat64@plt+0x41cc>
   14b78:	cmp	r0, #0
   14b7c:	popne	{r4, r5, fp, pc}
   14b80:	cmp	r5, #0
   14b84:	beq	14b94 <__lxstat64@plt+0x3bb4>
   14b88:	cmp	r4, #0
   14b8c:	bne	14b94 <__lxstat64@plt+0x3bb4>
   14b90:	pop	{r4, r5, fp, pc}
   14b94:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14b98:	push	{fp, lr}
   14b9c:	mov	fp, sp
   14ba0:	cmp	r1, #0
   14ba4:	orreq	r1, r1, #1
   14ba8:	bl	151ac <__lxstat64@plt+0x41cc>
   14bac:	cmp	r0, #0
   14bb0:	popne	{fp, pc}
   14bb4:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14bb8:	push	{fp, lr}
   14bbc:	mov	fp, sp
   14bc0:	clz	r3, r2
   14bc4:	lsr	ip, r3, #5
   14bc8:	clz	r3, r1
   14bcc:	lsr	r3, r3, #5
   14bd0:	orrs	r3, r3, ip
   14bd4:	movwne	r1, #1
   14bd8:	movwne	r2, #1
   14bdc:	bl	154d8 <__lxstat64@plt+0x44f8>
   14be0:	cmp	r0, #0
   14be4:	popne	{fp, pc}
   14be8:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14bec:	push	{fp, lr}
   14bf0:	mov	fp, sp
   14bf4:	mov	r2, r1
   14bf8:	mov	r1, r0
   14bfc:	mov	r0, #0
   14c00:	bl	154d8 <__lxstat64@plt+0x44f8>
   14c04:	cmp	r0, #0
   14c08:	popne	{fp, pc}
   14c0c:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14c10:	mov	r2, r1
   14c14:	mov	r1, r0
   14c18:	mov	r0, #0
   14c1c:	b	14bb8 <__lxstat64@plt+0x3bd8>
   14c20:	mov	r2, #1
   14c24:	b	14c28 <__lxstat64@plt+0x3c48>
   14c28:	push	{r4, r5, fp, lr}
   14c2c:	add	fp, sp, #8
   14c30:	ldr	r5, [r1]
   14c34:	mov	r4, r1
   14c38:	cmp	r0, #0
   14c3c:	beq	14c54 <__lxstat64@plt+0x3c74>
   14c40:	mov	r1, #1
   14c44:	add	r1, r1, r5, lsr #1
   14c48:	adds	r5, r5, r1
   14c4c:	bcc	14c6c <__lxstat64@plt+0x3c8c>
   14c50:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14c54:	cmp	r5, #0
   14c58:	bne	14c6c <__lxstat64@plt+0x3c8c>
   14c5c:	mov	r1, #64	; 0x40
   14c60:	cmp	r2, #64	; 0x40
   14c64:	udiv	r5, r1, r2
   14c68:	addhi	r5, r5, #1
   14c6c:	mov	r1, r5
   14c70:	bl	14ae0 <__lxstat64@plt+0x3b00>
   14c74:	str	r5, [r4]
   14c78:	pop	{r4, r5, fp, pc}
   14c7c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14c80:	add	fp, sp, #24
   14c84:	ldr	r6, [r1]
   14c88:	mov	r8, r1
   14c8c:	ldr	r4, [fp, #8]
   14c90:	add	r1, r6, r6, asr #1
   14c94:	cmp	r1, r6
   14c98:	mvnvs	r1, #-2147483648	; 0x80000000
   14c9c:	cmp	r1, r3
   14ca0:	mov	r5, r1
   14ca4:	movgt	r5, r3
   14ca8:	cmn	r3, #1
   14cac:	movle	r5, r1
   14cb0:	cmn	r4, #1
   14cb4:	ble	14cd4 <__lxstat64@plt+0x3cf4>
   14cb8:	cmp	r4, #0
   14cbc:	beq	14d28 <__lxstat64@plt+0x3d48>
   14cc0:	cmn	r5, #1
   14cc4:	ble	14cfc <__lxstat64@plt+0x3d1c>
   14cc8:	mvn	r7, #-2147483648	; 0x80000000
   14ccc:	udiv	r1, r7, r4
   14cd0:	b	14cf0 <__lxstat64@plt+0x3d10>
   14cd4:	cmn	r5, #1
   14cd8:	ble	14d18 <__lxstat64@plt+0x3d38>
   14cdc:	cmn	r4, #1
   14ce0:	beq	14d28 <__lxstat64@plt+0x3d48>
   14ce4:	mov	r1, #-2147483648	; 0x80000000
   14ce8:	mvn	r7, #-2147483648	; 0x80000000
   14cec:	sdiv	r1, r1, r4
   14cf0:	cmp	r1, r5
   14cf4:	bge	14d28 <__lxstat64@plt+0x3d48>
   14cf8:	b	14d38 <__lxstat64@plt+0x3d58>
   14cfc:	beq	14d28 <__lxstat64@plt+0x3d48>
   14d00:	mov	r1, #-2147483648	; 0x80000000
   14d04:	mvn	r7, #-2147483648	; 0x80000000
   14d08:	sdiv	r1, r1, r5
   14d0c:	cmp	r1, r4
   14d10:	bge	14d28 <__lxstat64@plt+0x3d48>
   14d14:	b	14d38 <__lxstat64@plt+0x3d58>
   14d18:	mvn	r7, #-2147483648	; 0x80000000
   14d1c:	sdiv	r1, r7, r4
   14d20:	cmp	r5, r1
   14d24:	blt	14d38 <__lxstat64@plt+0x3d58>
   14d28:	mul	r1, r5, r4
   14d2c:	mov	r7, #64	; 0x40
   14d30:	cmp	r1, #63	; 0x3f
   14d34:	bgt	14d40 <__lxstat64@plt+0x3d60>
   14d38:	sdiv	r5, r7, r4
   14d3c:	mul	r1, r5, r4
   14d40:	cmp	r0, #0
   14d44:	moveq	r7, #0
   14d48:	streq	r7, [r8]
   14d4c:	sub	r7, r5, r6
   14d50:	cmp	r7, r2
   14d54:	bge	14df8 <__lxstat64@plt+0x3e18>
   14d58:	add	r5, r6, r2
   14d5c:	mov	r2, #0
   14d60:	mov	r1, #0
   14d64:	cmp	r5, r3
   14d68:	movwgt	r2, #1
   14d6c:	cmn	r3, #1
   14d70:	movwgt	r1, #1
   14d74:	cmp	r5, r6
   14d78:	bvs	14de0 <__lxstat64@plt+0x3e00>
   14d7c:	ands	r1, r1, r2
   14d80:	bne	14de0 <__lxstat64@plt+0x3e00>
   14d84:	cmn	r4, #1
   14d88:	ble	14da8 <__lxstat64@plt+0x3dc8>
   14d8c:	cmp	r4, #0
   14d90:	beq	14df4 <__lxstat64@plt+0x3e14>
   14d94:	cmn	r5, #1
   14d98:	ble	14dcc <__lxstat64@plt+0x3dec>
   14d9c:	mvn	r1, #-2147483648	; 0x80000000
   14da0:	udiv	r1, r1, r4
   14da4:	b	14dc0 <__lxstat64@plt+0x3de0>
   14da8:	cmn	r5, #1
   14dac:	ble	14de4 <__lxstat64@plt+0x3e04>
   14db0:	cmn	r4, #1
   14db4:	beq	14df4 <__lxstat64@plt+0x3e14>
   14db8:	mov	r1, #-2147483648	; 0x80000000
   14dbc:	sdiv	r1, r1, r4
   14dc0:	cmp	r1, r5
   14dc4:	bge	14df4 <__lxstat64@plt+0x3e14>
   14dc8:	b	14de0 <__lxstat64@plt+0x3e00>
   14dcc:	beq	14df4 <__lxstat64@plt+0x3e14>
   14dd0:	mov	r1, #-2147483648	; 0x80000000
   14dd4:	sdiv	r1, r1, r5
   14dd8:	cmp	r1, r4
   14ddc:	bge	14df4 <__lxstat64@plt+0x3e14>
   14de0:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14de4:	mvn	r1, #-2147483648	; 0x80000000
   14de8:	sdiv	r1, r1, r4
   14dec:	cmp	r5, r1
   14df0:	blt	14de0 <__lxstat64@plt+0x3e00>
   14df4:	mul	r1, r5, r4
   14df8:	bl	14b64 <__lxstat64@plt+0x3b84>
   14dfc:	str	r5, [r8]
   14e00:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14e04:	push	{fp, lr}
   14e08:	mov	fp, sp
   14e0c:	mov	r1, #1
   14e10:	bl	15128 <__lxstat64@plt+0x4148>
   14e14:	cmp	r0, #0
   14e18:	popne	{fp, pc}
   14e1c:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14e20:	push	{fp, lr}
   14e24:	mov	fp, sp
   14e28:	bl	15128 <__lxstat64@plt+0x4148>
   14e2c:	cmp	r0, #0
   14e30:	popne	{fp, pc}
   14e34:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14e38:	push	{fp, lr}
   14e3c:	mov	fp, sp
   14e40:	mov	r1, #1
   14e44:	bl	15128 <__lxstat64@plt+0x4148>
   14e48:	cmp	r0, #0
   14e4c:	popne	{fp, pc}
   14e50:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14e54:	push	{fp, lr}
   14e58:	mov	fp, sp
   14e5c:	bl	15128 <__lxstat64@plt+0x4148>
   14e60:	cmp	r0, #0
   14e64:	popne	{fp, pc}
   14e68:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14e6c:	push	{r4, r5, r6, sl, fp, lr}
   14e70:	add	fp, sp, #16
   14e74:	mov	r5, r0
   14e78:	mov	r0, r1
   14e7c:	mov	r4, r1
   14e80:	bl	1517c <__lxstat64@plt+0x419c>
   14e84:	cmp	r0, #0
   14e88:	beq	14ea4 <__lxstat64@plt+0x3ec4>
   14e8c:	mov	r1, r5
   14e90:	mov	r2, r4
   14e94:	mov	r6, r0
   14e98:	bl	10de8 <memcpy@plt>
   14e9c:	mov	r0, r6
   14ea0:	pop	{r4, r5, r6, sl, fp, pc}
   14ea4:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14ea8:	push	{r4, r5, r6, sl, fp, lr}
   14eac:	add	fp, sp, #16
   14eb0:	mov	r5, r0
   14eb4:	mov	r0, r1
   14eb8:	mov	r4, r1
   14ebc:	bl	1517c <__lxstat64@plt+0x419c>
   14ec0:	cmp	r0, #0
   14ec4:	beq	14ee0 <__lxstat64@plt+0x3f00>
   14ec8:	mov	r1, r5
   14ecc:	mov	r2, r4
   14ed0:	mov	r6, r0
   14ed4:	bl	10de8 <memcpy@plt>
   14ed8:	mov	r0, r6
   14edc:	pop	{r4, r5, r6, sl, fp, pc}
   14ee0:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14ee4:	push	{r4, r5, r6, sl, fp, lr}
   14ee8:	add	fp, sp, #16
   14eec:	mov	r5, r0
   14ef0:	add	r0, r1, #1
   14ef4:	mov	r4, r1
   14ef8:	bl	1517c <__lxstat64@plt+0x419c>
   14efc:	cmp	r0, #0
   14f00:	beq	14f28 <__lxstat64@plt+0x3f48>
   14f04:	mov	r6, r0
   14f08:	mov	r0, #0
   14f0c:	mov	r1, r5
   14f10:	mov	r2, r4
   14f14:	strb	r0, [r6, r4]
   14f18:	mov	r0, r6
   14f1c:	bl	10de8 <memcpy@plt>
   14f20:	mov	r0, r6
   14f24:	pop	{r4, r5, r6, sl, fp, pc}
   14f28:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14f2c:	push	{r4, r5, r6, sl, fp, lr}
   14f30:	add	fp, sp, #16
   14f34:	mov	r4, r0
   14f38:	bl	10ef0 <strlen@plt>
   14f3c:	add	r5, r0, #1
   14f40:	mov	r0, r5
   14f44:	bl	1517c <__lxstat64@plt+0x419c>
   14f48:	cmp	r0, #0
   14f4c:	beq	14f68 <__lxstat64@plt+0x3f88>
   14f50:	mov	r1, r4
   14f54:	mov	r2, r5
   14f58:	mov	r6, r0
   14f5c:	bl	10de8 <memcpy@plt>
   14f60:	mov	r0, r6
   14f64:	pop	{r4, r5, r6, sl, fp, pc}
   14f68:	bl	14f6c <__lxstat64@plt+0x3f8c>
   14f6c:	push	{fp, lr}
   14f70:	mov	fp, sp
   14f74:	movw	r0, #28904	; 0x70e8
   14f78:	movw	r1, #26832	; 0x68d0
   14f7c:	mov	r2, #5
   14f80:	movt	r0, #2
   14f84:	movt	r1, #1
   14f88:	ldr	r4, [r0]
   14f8c:	mov	r0, #0
   14f90:	bl	10e0c <dcgettext@plt>
   14f94:	movw	r2, #26544	; 0x67b0
   14f98:	mov	r3, r0
   14f9c:	mov	r0, r4
   14fa0:	mov	r1, #0
   14fa4:	movt	r2, #1
   14fa8:	bl	10e90 <error@plt>
   14fac:	bl	10fd4 <abort@plt>
   14fb0:	push	{fp, lr}
   14fb4:	mov	fp, sp
   14fb8:	sub	sp, sp, #8
   14fbc:	mov	r2, r0
   14fc0:	mov	ip, r1
   14fc4:	mov	r0, #0
   14fc8:	b	14fdc <__lxstat64@plt+0x3ffc>
   14fcc:	ldrb	r1, [r1, #1]
   14fd0:	cmp	r1, #115	; 0x73
   14fd4:	bne	15000 <__lxstat64@plt+0x4020>
   14fd8:	add	r0, r0, #1
   14fdc:	mov	r1, r2
   14fe0:	ldrb	r3, [r1, r0, lsl #1]!
   14fe4:	cmp	r3, #37	; 0x25
   14fe8:	beq	14fcc <__lxstat64@plt+0x3fec>
   14fec:	cmp	r3, #0
   14ff0:	bne	15000 <__lxstat64@plt+0x4020>
   14ff4:	mov	r1, ip
   14ff8:	bl	15040 <__lxstat64@plt+0x4060>
   14ffc:	b	15034 <__lxstat64@plt+0x4054>
   15000:	add	r0, sp, #4
   15004:	mov	r1, #1
   15008:	mov	r3, ip
   1500c:	bl	10f14 <__vasprintf_chk@plt>
   15010:	cmn	r0, #1
   15014:	ble	15020 <__lxstat64@plt+0x4040>
   15018:	ldr	r0, [sp, #4]
   1501c:	b	15034 <__lxstat64@plt+0x4054>
   15020:	bl	10efc <__errno_location@plt>
   15024:	ldr	r1, [r0]
   15028:	mov	r0, #0
   1502c:	cmp	r1, #12
   15030:	beq	1503c <__lxstat64@plt+0x405c>
   15034:	mov	sp, fp
   15038:	pop	{fp, pc}
   1503c:	bl	14f6c <__lxstat64@plt+0x3f8c>
   15040:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15044:	add	fp, sp, #24
   15048:	sub	sp, sp, #8
   1504c:	str	r1, [sp, #4]
   15050:	mov	r4, r0
   15054:	ldr	r0, [sp, #4]
   15058:	cmp	r4, #0
   1505c:	str	r0, [sp]
   15060:	beq	150f0 <__lxstat64@plt+0x4110>
   15064:	ldr	r0, [sp]
   15068:	mov	r5, #0
   1506c:	mov	r7, r4
   15070:	add	r6, r0, #4
   15074:	str	r6, [sp]
   15078:	ldr	r0, [r6, #-4]
   1507c:	bl	10ef0 <strlen@plt>
   15080:	adds	r5, r0, r5
   15084:	add	r6, r6, #4
   15088:	mvncs	r5, #0
   1508c:	subs	r7, r7, #1
   15090:	bne	15074 <__lxstat64@plt+0x4094>
   15094:	cmn	r5, #1
   15098:	ble	1510c <__lxstat64@plt+0x412c>
   1509c:	add	r0, r5, #1
   150a0:	bl	14b1c <__lxstat64@plt+0x3b3c>
   150a4:	mov	r8, r0
   150a8:	mov	r6, r0
   150ac:	cmp	r4, #0
   150b0:	beq	15100 <__lxstat64@plt+0x4120>
   150b4:	ldr	r0, [sp, #4]
   150b8:	add	r1, r0, #4
   150bc:	str	r1, [sp, #4]
   150c0:	ldr	r7, [r0]
   150c4:	mov	r0, r7
   150c8:	bl	10ef0 <strlen@plt>
   150cc:	mov	r5, r0
   150d0:	mov	r0, r6
   150d4:	mov	r1, r7
   150d8:	mov	r2, r5
   150dc:	bl	10de8 <memcpy@plt>
   150e0:	add	r6, r6, r5
   150e4:	subs	r4, r4, #1
   150e8:	bne	150b4 <__lxstat64@plt+0x40d4>
   150ec:	b	15100 <__lxstat64@plt+0x4120>
   150f0:	mov	r0, #1
   150f4:	bl	14b1c <__lxstat64@plt+0x3b3c>
   150f8:	mov	r8, r0
   150fc:	mov	r6, r0
   15100:	mov	r0, #0
   15104:	strb	r0, [r6]
   15108:	b	1511c <__lxstat64@plt+0x413c>
   1510c:	bl	10efc <__errno_location@plt>
   15110:	mov	r1, #75	; 0x4b
   15114:	mov	r8, #0
   15118:	str	r1, [r0]
   1511c:	mov	r0, r8
   15120:	sub	sp, fp, #24
   15124:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15128:	clz	r2, r1
   1512c:	clz	r3, r0
   15130:	lsr	r2, r2, #5
   15134:	lsr	r3, r3, #5
   15138:	orrs	r2, r3, r2
   1513c:	movwne	r1, #1
   15140:	movwne	r0, #1
   15144:	cmp	r1, #0
   15148:	beq	15178 <__lxstat64@plt+0x4198>
   1514c:	mvn	r2, #-2147483648	; 0x80000000
   15150:	udiv	r2, r2, r1
   15154:	cmp	r2, r0
   15158:	bcs	15178 <__lxstat64@plt+0x4198>
   1515c:	push	{fp, lr}
   15160:	mov	fp, sp
   15164:	bl	10efc <__errno_location@plt>
   15168:	mov	r1, #12
   1516c:	str	r1, [r0]
   15170:	mov	r0, #0
   15174:	pop	{fp, pc}
   15178:	b	10d88 <calloc@plt>
   1517c:	cmp	r0, #0
   15180:	movweq	r0, #1
   15184:	cmn	r0, #1
   15188:	ble	15190 <__lxstat64@plt+0x41b0>
   1518c:	b	10e9c <malloc@plt>
   15190:	push	{fp, lr}
   15194:	mov	fp, sp
   15198:	bl	10efc <__errno_location@plt>
   1519c:	mov	r1, #12
   151a0:	str	r1, [r0]
   151a4:	mov	r0, #0
   151a8:	pop	{fp, pc}
   151ac:	push	{fp, lr}
   151b0:	mov	fp, sp
   151b4:	cmp	r0, #0
   151b8:	beq	151d4 <__lxstat64@plt+0x41f4>
   151bc:	cmp	r1, #0
   151c0:	beq	151e0 <__lxstat64@plt+0x4200>
   151c4:	cmn	r1, #1
   151c8:	ble	151e8 <__lxstat64@plt+0x4208>
   151cc:	pop	{fp, lr}
   151d0:	b	10e18 <realloc@plt>
   151d4:	mov	r0, r1
   151d8:	pop	{fp, lr}
   151dc:	b	1517c <__lxstat64@plt+0x419c>
   151e0:	bl	15374 <__lxstat64@plt+0x4394>
   151e4:	b	151f4 <__lxstat64@plt+0x4214>
   151e8:	bl	10efc <__errno_location@plt>
   151ec:	mov	r1, #12
   151f0:	str	r1, [r0]
   151f4:	mov	r0, #0
   151f8:	pop	{fp, pc}
   151fc:	push	{r4, r5, r6, sl, fp, lr}
   15200:	add	fp, sp, #16
   15204:	mov	r4, r0
   15208:	bl	10e6c <__fpending@plt>
   1520c:	mov	r5, r0
   15210:	mov	r0, r4
   15214:	bl	10e78 <ferror_unlocked@plt>
   15218:	mov	r6, r0
   1521c:	mov	r0, r4
   15220:	bl	1527c <__lxstat64@plt+0x429c>
   15224:	cmp	r6, #0
   15228:	beq	15248 <__lxstat64@plt+0x4268>
   1522c:	mvn	r4, #0
   15230:	cmp	r0, #0
   15234:	bne	15274 <__lxstat64@plt+0x4294>
   15238:	bl	10efc <__errno_location@plt>
   1523c:	mov	r1, #0
   15240:	str	r1, [r0]
   15244:	b	15274 <__lxstat64@plt+0x4294>
   15248:	cmp	r0, #0
   1524c:	mov	r4, r0
   15250:	mvnne	r4, #0
   15254:	cmp	r5, #0
   15258:	bne	15274 <__lxstat64@plt+0x4294>
   1525c:	cmp	r0, #0
   15260:	beq	15274 <__lxstat64@plt+0x4294>
   15264:	bl	10efc <__errno_location@plt>
   15268:	ldr	r0, [r0]
   1526c:	subs	r4, r0, #9
   15270:	mvnne	r4, #0
   15274:	mov	r0, r4
   15278:	pop	{r4, r5, r6, sl, fp, pc}
   1527c:	push	{r4, r5, r6, sl, fp, lr}
   15280:	add	fp, sp, #16
   15284:	sub	sp, sp, #8
   15288:	mov	r4, r0
   1528c:	bl	10f38 <fileno@plt>
   15290:	cmn	r0, #1
   15294:	ble	15308 <__lxstat64@plt+0x4328>
   15298:	mov	r0, r4
   1529c:	bl	10ec0 <__freading@plt>
   152a0:	cmp	r0, #0
   152a4:	beq	152d0 <__lxstat64@plt+0x42f0>
   152a8:	mov	r0, r4
   152ac:	bl	10f38 <fileno@plt>
   152b0:	mov	r1, #1
   152b4:	mov	r2, #0
   152b8:	mov	r3, #0
   152bc:	str	r1, [sp]
   152c0:	bl	10e54 <lseek64@plt>
   152c4:	and	r0, r0, r1
   152c8:	cmn	r0, #1
   152cc:	beq	15308 <__lxstat64@plt+0x4328>
   152d0:	mov	r0, r4
   152d4:	bl	15318 <__lxstat64@plt+0x4338>
   152d8:	cmp	r0, #0
   152dc:	beq	15308 <__lxstat64@plt+0x4328>
   152e0:	bl	10efc <__errno_location@plt>
   152e4:	ldr	r6, [r0]
   152e8:	mov	r5, r0
   152ec:	mov	r0, r4
   152f0:	bl	10f50 <fclose@plt>
   152f4:	cmp	r6, #0
   152f8:	strne	r6, [r5]
   152fc:	mvnne	r0, #0
   15300:	sub	sp, fp, #16
   15304:	pop	{r4, r5, r6, sl, fp, pc}
   15308:	mov	r0, r4
   1530c:	sub	sp, fp, #16
   15310:	pop	{r4, r5, r6, sl, fp, lr}
   15314:	b	10f50 <fclose@plt>
   15318:	push	{r4, sl, fp, lr}
   1531c:	add	fp, sp, #8
   15320:	sub	sp, sp, #8
   15324:	mov	r4, r0
   15328:	cmp	r0, #0
   1532c:	beq	15348 <__lxstat64@plt+0x4368>
   15330:	mov	r0, r4
   15334:	bl	10ec0 <__freading@plt>
   15338:	cmp	r0, #0
   1533c:	ldrbne	r0, [r4, #1]
   15340:	tstne	r0, #1
   15344:	bne	15358 <__lxstat64@plt+0x4378>
   15348:	mov	r0, r4
   1534c:	sub	sp, fp, #8
   15350:	pop	{r4, sl, fp, lr}
   15354:	b	10dc4 <fflush@plt>
   15358:	mov	r0, #1
   1535c:	mov	r2, #0
   15360:	mov	r3, #0
   15364:	str	r0, [sp]
   15368:	mov	r0, r4
   1536c:	bl	1539c <__lxstat64@plt+0x43bc>
   15370:	b	15348 <__lxstat64@plt+0x4368>
   15374:	push	{r4, r5, r6, sl, fp, lr}
   15378:	add	fp, sp, #16
   1537c:	mov	r4, r0
   15380:	bl	10efc <__errno_location@plt>
   15384:	ldr	r6, [r0]
   15388:	mov	r5, r0
   1538c:	mov	r0, r4
   15390:	bl	10dd0 <free@plt>
   15394:	str	r6, [r5]
   15398:	pop	{r4, r5, r6, sl, fp, pc}
   1539c:	push	{r4, r5, r6, r7, fp, lr}
   153a0:	add	fp, sp, #16
   153a4:	sub	sp, sp, #8
   153a8:	mov	r4, r0
   153ac:	ldr	r0, [r0, #4]
   153b0:	mov	r5, r3
   153b4:	mov	r6, r2
   153b8:	ldr	r1, [r4, #8]
   153bc:	cmp	r1, r0
   153c0:	bne	153dc <__lxstat64@plt+0x43fc>
   153c4:	ldrd	r0, [r4, #16]
   153c8:	cmp	r1, r0
   153cc:	bne	153dc <__lxstat64@plt+0x43fc>
   153d0:	ldr	r0, [r4, #36]	; 0x24
   153d4:	cmp	r0, #0
   153d8:	beq	153f4 <__lxstat64@plt+0x4414>
   153dc:	mov	r0, r4
   153e0:	mov	r2, r6
   153e4:	mov	r3, r5
   153e8:	sub	sp, fp, #16
   153ec:	pop	{r4, r5, r6, r7, fp, lr}
   153f0:	b	10f5c <fseeko64@plt>
   153f4:	ldr	r7, [fp, #8]
   153f8:	mov	r0, r4
   153fc:	bl	10f38 <fileno@plt>
   15400:	mov	r2, r6
   15404:	mov	r3, r5
   15408:	str	r7, [sp]
   1540c:	bl	10e54 <lseek64@plt>
   15410:	and	r2, r0, r1
   15414:	cmn	r2, #1
   15418:	beq	15434 <__lxstat64@plt+0x4454>
   1541c:	strd	r0, [r4, #80]	; 0x50
   15420:	ldr	r0, [r4]
   15424:	bic	r0, r0, #16
   15428:	str	r0, [r4]
   1542c:	mov	r0, #0
   15430:	b	15438 <__lxstat64@plt+0x4458>
   15434:	mvn	r0, #0
   15438:	sub	sp, fp, #16
   1543c:	pop	{r4, r5, r6, r7, fp, pc}
   15440:	push	{fp, lr}
   15444:	mov	fp, sp
   15448:	mov	r0, #14
   1544c:	bl	10f80 <nl_langinfo@plt>
   15450:	movw	r1, #22744	; 0x58d8
   15454:	cmp	r0, #0
   15458:	movt	r1, #1
   1545c:	movne	r1, r0
   15460:	movw	r0, #26849	; 0x68e1
   15464:	ldrb	r2, [r1]
   15468:	movt	r0, #1
   1546c:	cmp	r2, #0
   15470:	movne	r0, r1
   15474:	pop	{fp, pc}
   15478:	push	{r4, r5, r6, r7, fp, lr}
   1547c:	add	fp, sp, #16
   15480:	sub	sp, sp, #8
   15484:	add	r5, sp, #4
   15488:	cmp	r0, #0
   1548c:	mov	r7, r2
   15490:	mov	r4, r1
   15494:	movne	r5, r0
   15498:	mov	r0, r5
   1549c:	bl	10e84 <mbrtowc@plt>
   154a0:	mov	r6, r0
   154a4:	cmp	r7, #0
   154a8:	beq	154cc <__lxstat64@plt+0x44ec>
   154ac:	cmn	r6, #2
   154b0:	bcc	154cc <__lxstat64@plt+0x44ec>
   154b4:	mov	r0, #0
   154b8:	bl	15514 <__lxstat64@plt+0x4534>
   154bc:	cmp	r0, #0
   154c0:	ldrbeq	r0, [r4]
   154c4:	moveq	r6, #1
   154c8:	streq	r0, [r5]
   154cc:	mov	r0, r6
   154d0:	sub	sp, fp, #16
   154d4:	pop	{r4, r5, r6, r7, fp, pc}
   154d8:	cmp	r2, #0
   154dc:	beq	1550c <__lxstat64@plt+0x452c>
   154e0:	mvn	r3, #0
   154e4:	udiv	r3, r3, r2
   154e8:	cmp	r3, r1
   154ec:	bcs	1550c <__lxstat64@plt+0x452c>
   154f0:	push	{fp, lr}
   154f4:	mov	fp, sp
   154f8:	bl	10efc <__errno_location@plt>
   154fc:	mov	r1, #12
   15500:	str	r1, [r0]
   15504:	mov	r0, #0
   15508:	pop	{fp, pc}
   1550c:	mul	r1, r2, r1
   15510:	b	151ac <__lxstat64@plt+0x41cc>
   15514:	push	{r4, sl, fp, lr}
   15518:	add	fp, sp, #8
   1551c:	sub	sp, sp, #264	; 0x108
   15520:	add	r1, sp, #7
   15524:	movw	r2, #257	; 0x101
   15528:	bl	15578 <__lxstat64@plt+0x4598>
   1552c:	mov	r4, #0
   15530:	cmp	r0, #0
   15534:	bne	1556c <__lxstat64@plt+0x458c>
   15538:	movw	r1, #26855	; 0x68e7
   1553c:	add	r0, sp, #7
   15540:	movt	r1, #1
   15544:	bl	10dac <strcmp@plt>
   15548:	cmp	r0, #0
   1554c:	beq	1556c <__lxstat64@plt+0x458c>
   15550:	movw	r1, #26857	; 0x68e9
   15554:	add	r0, sp, #7
   15558:	movt	r1, #1
   1555c:	bl	10dac <strcmp@plt>
   15560:	mov	r4, r0
   15564:	cmp	r0, #0
   15568:	movwne	r4, #1
   1556c:	mov	r0, r4
   15570:	sub	sp, fp, #8
   15574:	pop	{r4, sl, fp, pc}
   15578:	push	{r4, r5, r6, r7, fp, lr}
   1557c:	add	fp, sp, #16
   15580:	mov	r4, r1
   15584:	mov	r1, #0
   15588:	mov	r6, r2
   1558c:	bl	10f68 <setlocale@plt>
   15590:	cmp	r0, #0
   15594:	beq	155c0 <__lxstat64@plt+0x45e0>
   15598:	mov	r7, r0
   1559c:	bl	10ef0 <strlen@plt>
   155a0:	cmp	r0, r6
   155a4:	bcs	155d4 <__lxstat64@plt+0x45f4>
   155a8:	add	r2, r0, #1
   155ac:	mov	r0, r4
   155b0:	mov	r1, r7
   155b4:	bl	10de8 <memcpy@plt>
   155b8:	mov	r5, #0
   155bc:	b	155fc <__lxstat64@plt+0x461c>
   155c0:	cmp	r6, #0
   155c4:	mov	r5, #22
   155c8:	movne	r0, #0
   155cc:	strbne	r0, [r4]
   155d0:	b	155fc <__lxstat64@plt+0x461c>
   155d4:	mov	r5, #34	; 0x22
   155d8:	cmp	r6, #0
   155dc:	beq	155fc <__lxstat64@plt+0x461c>
   155e0:	sub	r6, r6, #1
   155e4:	mov	r0, r4
   155e8:	mov	r1, r7
   155ec:	mov	r2, r6
   155f0:	bl	10de8 <memcpy@plt>
   155f4:	mov	r0, #0
   155f8:	strb	r0, [r4, r6]
   155fc:	mov	r0, r5
   15600:	pop	{r4, r5, r6, r7, fp, pc}
   15604:	mov	r1, #0
   15608:	b	10f68 <setlocale@plt>
   1560c:	cmp	r3, #0
   15610:	cmpeq	r2, #0
   15614:	bne	1562c <__lxstat64@plt+0x464c>
   15618:	cmp	r1, #0
   1561c:	cmpeq	r0, #0
   15620:	mvnne	r1, #0
   15624:	mvnne	r0, #0
   15628:	b	15648 <__lxstat64@plt+0x4668>
   1562c:	sub	sp, sp, #8
   15630:	push	{sp, lr}
   15634:	bl	15658 <__lxstat64@plt+0x4678>
   15638:	ldr	lr, [sp, #4]
   1563c:	add	sp, sp, #8
   15640:	pop	{r2, r3}
   15644:	bx	lr
   15648:	push	{r1, lr}
   1564c:	mov	r0, #8
   15650:	bl	10da0 <raise@plt>
   15654:	pop	{r1, pc}
   15658:	cmp	r1, r3
   1565c:	cmpeq	r0, r2
   15660:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15664:	mov	r4, r0
   15668:	movcc	r0, #0
   1566c:	mov	r5, r1
   15670:	ldr	lr, [sp, #36]	; 0x24
   15674:	movcc	r1, r0
   15678:	bcc	15774 <__lxstat64@plt+0x4794>
   1567c:	cmp	r3, #0
   15680:	clzeq	ip, r2
   15684:	clzne	ip, r3
   15688:	addeq	ip, ip, #32
   1568c:	cmp	r5, #0
   15690:	clzeq	r1, r4
   15694:	addeq	r1, r1, #32
   15698:	clzne	r1, r5
   1569c:	sub	ip, ip, r1
   156a0:	sub	sl, ip, #32
   156a4:	lsl	r9, r3, ip
   156a8:	rsb	fp, ip, #32
   156ac:	orr	r9, r9, r2, lsl sl
   156b0:	orr	r9, r9, r2, lsr fp
   156b4:	lsl	r8, r2, ip
   156b8:	cmp	r5, r9
   156bc:	cmpeq	r4, r8
   156c0:	movcc	r0, #0
   156c4:	movcc	r1, r0
   156c8:	bcc	156e4 <__lxstat64@plt+0x4704>
   156cc:	mov	r0, #1
   156d0:	subs	r4, r4, r8
   156d4:	lsl	r1, r0, sl
   156d8:	orr	r1, r1, r0, lsr fp
   156dc:	lsl	r0, r0, ip
   156e0:	sbc	r5, r5, r9
   156e4:	cmp	ip, #0
   156e8:	beq	15774 <__lxstat64@plt+0x4794>
   156ec:	lsr	r6, r8, #1
   156f0:	orr	r6, r6, r9, lsl #31
   156f4:	lsr	r7, r9, #1
   156f8:	mov	r2, ip
   156fc:	b	15720 <__lxstat64@plt+0x4740>
   15700:	subs	r3, r4, r6
   15704:	sbc	r8, r5, r7
   15708:	adds	r3, r3, r3
   1570c:	adc	r8, r8, r8
   15710:	adds	r4, r3, #1
   15714:	adc	r5, r8, #0
   15718:	subs	r2, r2, #1
   1571c:	beq	1573c <__lxstat64@plt+0x475c>
   15720:	cmp	r5, r7
   15724:	cmpeq	r4, r6
   15728:	bcs	15700 <__lxstat64@plt+0x4720>
   1572c:	adds	r4, r4, r4
   15730:	adc	r5, r5, r5
   15734:	subs	r2, r2, #1
   15738:	bne	15720 <__lxstat64@plt+0x4740>
   1573c:	lsr	r3, r4, ip
   15740:	orr	r3, r3, r5, lsl fp
   15744:	lsr	r2, r5, ip
   15748:	orr	r3, r3, r5, lsr sl
   1574c:	adds	r0, r0, r4
   15750:	mov	r4, r3
   15754:	lsl	r3, r2, ip
   15758:	orr	r3, r3, r4, lsl sl
   1575c:	lsl	ip, r4, ip
   15760:	orr	r3, r3, r4, lsr fp
   15764:	adc	r1, r1, r5
   15768:	subs	r0, r0, ip
   1576c:	mov	r5, r2
   15770:	sbc	r1, r1, r3
   15774:	cmp	lr, #0
   15778:	strdne	r4, [lr]
   1577c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15780:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15784:	mov	r7, r0
   15788:	ldr	r6, [pc, #72]	; 157d8 <__lxstat64@plt+0x47f8>
   1578c:	ldr	r5, [pc, #72]	; 157dc <__lxstat64@plt+0x47fc>
   15790:	add	r6, pc, r6
   15794:	add	r5, pc, r5
   15798:	sub	r6, r6, r5
   1579c:	mov	r8, r1
   157a0:	mov	r9, r2
   157a4:	bl	10d68 <calloc@plt-0x20>
   157a8:	asrs	r6, r6, #2
   157ac:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   157b0:	mov	r4, #0
   157b4:	add	r4, r4, #1
   157b8:	ldr	r3, [r5], #4
   157bc:	mov	r2, r9
   157c0:	mov	r1, r8
   157c4:	mov	r0, r7
   157c8:	blx	r3
   157cc:	cmp	r6, r4
   157d0:	bne	157b4 <__lxstat64@plt+0x47d4>
   157d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   157d8:	andeq	r1, r1, r4, ror r7
   157dc:	andeq	r1, r1, ip, ror #14
   157e0:	bx	lr
   157e4:	ldr	r3, [pc, #12]	; 157f8 <__lxstat64@plt+0x4818>
   157e8:	mov	r1, #0
   157ec:	add	r3, pc, r3
   157f0:	ldr	r2, [r3]
   157f4:	b	10f08 <__cxa_atexit@plt>
   157f8:	strdeq	r1, [r1], -r0
   157fc:	mov	r2, r1
   15800:	mov	r1, r0
   15804:	mov	r0, #3
   15808:	b	10fa4 <__xstat64@plt>
   1580c:	mov	r2, r1
   15810:	mov	r1, r0
   15814:	mov	r0, #3
   15818:	b	10fe0 <__lxstat64@plt>

Disassembly of section .fini:

0001581c <.fini>:
   1581c:	push	{r3, lr}
   15820:	pop	{r3, pc}
