![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg)

This is a demonstration for a custom ASIC step pulse scheduler for
standard stepper motor drivers.  See: https://tinytapeout.com

# Tiny Tapeout Verilog Project

- [Read the documentation for project](docs/info.md)
