Analysis & Synthesis report for FPGA
Tue Mar 07 17:07:13 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component|altsyncram_non1:auto_generated
 16. Source assignments for ram_bb:ram_inst|ram_ca:ram_ca1|altsyncram:altsyncram_component|altsyncram_non1:auto_generated
 17. Source assignments for ram_bb:ram_inst|ram_ca:ram_ca2|altsyncram:altsyncram_component|altsyncram_non1:auto_generated
 18. Source assignments for ram_bb:ram_inst|ram_ca:ram_ca3|altsyncram:altsyncram_component|altsyncram_non1:auto_generated
 19. Source assignments for ram_bb:ram_inst|ram_ca:ram_ca4|altsyncram:altsyncram_component|altsyncram_non1:auto_generated
 20. Source assignments for ram_bb:ram_inst|ram_ca:ram_ca5|altsyncram:altsyncram_component|altsyncram_non1:auto_generated
 21. Source assignments for ram_bb:ram_inst|ram_ca:ram_ca6|altsyncram:altsyncram_component|altsyncram_non1:auto_generated
 22. Source assignments for ram_bb:ram_inst|ram_ca:ram_ca7|altsyncram:altsyncram_component|altsyncram_non1:auto_generated
 23. Source assignments for ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated
 24. Source assignments for ram_bb:ram_inst|ram_msg:ram_msg1|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated
 25. Source assignments for ram_bb:ram_inst|ram_msg:ram_msg2|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated
 26. Source assignments for ram_bb:ram_inst|ram_msg:ram_msg3|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated
 27. Source assignments for ram_bb:ram_inst|ram_msg:ram_msg4|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated
 28. Source assignments for ram_bb:ram_inst|ram_msg:ram_msg5|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated
 29. Source assignments for ram_bb:ram_inst|ram_msg:ram_msg6|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated
 30. Source assignments for ram_bb:ram_inst|ram_msg:ram_msg7|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated
 31. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component
 32. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated
 33. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_rn6:rdptr_g1p
 34. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_n5c:wrptr_g1p
 35. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram
 36. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_c7d:rs_dgwp
 37. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12
 38. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_d7d:ws_dgrp
 39. Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe15
 40. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c1
 41. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u
 42. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m1
 43. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m1|SINCOS:u
 44. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c2
 45. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c2|SINCOS:u
 46. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m2
 47. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m2|SINCOS:u
 48. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c3
 49. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c3|SINCOS:u
 50. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m3
 51. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m3|SINCOS:u
 52. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c4
 53. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c4|SINCOS:u
 54. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m4
 55. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m4|SINCOS:u
 56. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c5
 57. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c5|SINCOS:u
 58. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m5
 59. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m5|SINCOS:u
 60. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c6
 61. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c6|SINCOS:u
 62. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m6
 63. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m6|SINCOS:u
 64. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c7
 65. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c7|SINCOS:u
 66. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m7
 67. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m7|SINCOS:u
 68. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c8
 69. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c8|SINCOS:u
 70. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m8
 71. Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m8|SINCOS:u
 72. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca1|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca2|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca3|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca4|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca5|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca6|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca7|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg1|altsyncram:altsyncram_component
 82. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg2|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg3|altsyncram:altsyncram_component
 84. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg4|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg5|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg6|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg7|altsyncram:altsyncram_component
 88. Parameter Settings for User Entity Instance: sig_pll:pll|altpll:altpll_component
 89. Parameter Settings for User Entity Instance: hnr_pll:pll_inst|altpll:altpll_component
 90. Parameter Settings for User Entity Instance: hnr_fifo:fifo_inst|dcfifo:dcfifo_component
 91. Parameter Settings for Inferred Entity Instance: sld_signaltap:FPGA
 92. altsyncram Parameter Settings by Entity Instance
 93. altpll Parameter Settings by Entity Instance
 94. dcfifo Parameter Settings by Entity Instance
 95. Port Connectivity Checks: "stream:stream_inst"
 96. Port Connectivity Checks: "hnr_pll:pll_inst"
 97. Port Connectivity Checks: "sig_pll:pll"
 98. Port Connectivity Checks: "ram_bb:ram_inst"
 99. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m8"
100. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c8"
101. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m7"
102. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c7"
103. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m6"
104. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c6"
105. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m5"
106. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c5"
107. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m4"
108. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c4"
109. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m3"
110. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c3"
111. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m2"
112. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c2"
113. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m1"
114. Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c1"
115. Port Connectivity Checks: "NCO_bb:nco_inst"
116. SignalTap II Logic Analyzer Settings
117. Elapsed Time Per Partition
118. Connections to In-System Debugging Instance "FPGA"
119. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 07 17:07:13 2017      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; FPGA                                       ;
; Top-level Entity Name              ; FPGA                                       ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 3,781                                      ;
;     Total combinational functions  ; 1,597                                      ;
;     Dedicated logic registers      ; 2,848                                      ;
; Total registers                    ; 2848                                       ;
; Total pins                         ; 76                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 569,344                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 2                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C120F484C8      ;                    ;
; Top-level entity name                                                      ; FPGA               ; FPGA               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; NCO_bb.v                           ; yes             ; User Verilog HDL File                  ; D:/Projects/FPGA/USB3_to_DA/NCO_bb.v                                             ;         ;
; NCO.v                              ; yes             ; User Verilog HDL File                  ; D:/Projects/FPGA/USB3_to_DA/NCO.v                                                ;         ;
; stream.v                           ; yes             ; User Verilog HDL File                  ; D:/Projects/FPGA/USB3_to_DA/stream.v                                             ;         ;
; SINCOS.v                           ; yes             ; User Verilog HDL File                  ; D:/Projects/FPGA/USB3_to_DA/SINCOS.v                                             ;         ;
; FPGA.v                             ; yes             ; User Verilog HDL File                  ; D:/Projects/FPGA/USB3_to_DA/FPGA.v                                               ;         ;
; hnr_pll.v                          ; yes             ; User Wizard-Generated File             ; D:/Projects/FPGA/USB3_to_DA/hnr_pll.v                                            ;         ;
; hnr_fifo.v                         ; yes             ; User Wizard-Generated File             ; D:/Projects/FPGA/USB3_to_DA/hnr_fifo.v                                           ;         ;
; sig_pll.v                          ; yes             ; User Wizard-Generated File             ; D:/Projects/FPGA/USB3_to_DA/sig_pll.v                                            ;         ;
; ram_ca.v                           ; yes             ; User Wizard-Generated File             ; D:/Projects/FPGA/USB3_to_DA/ram_ca.v                                             ;         ;
; ram_bb.v                           ; yes             ; User Verilog HDL File                  ; D:/Projects/FPGA/USB3_to_DA/ram_bb.v                                             ;         ;
; ram_msg.v                          ; yes             ; User Wizard-Generated File             ; D:/Projects/FPGA/USB3_to_DA/ram_msg.v                                            ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal131.inc                     ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                         ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                         ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                       ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_non1.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/altsyncram_non1.tdf                               ;         ;
; hex1.hex                           ; yes             ; Auto-Found Memory Initialization File  ; D:/Projects/FPGA/USB3_to_DA/hex1.hex                                             ;         ;
; db/altsyncram_3pn1.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/altsyncram_3pn1.tdf                               ;         ;
; hex2.hex                           ; yes             ; Auto-Found Memory Initialization File  ; D:/Projects/FPGA/USB3_to_DA/hex2.hex                                             ;         ;
; altpll.tdf                         ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/sig_pll_altpll.v                ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/sig_pll_altpll.v                                  ;         ;
; db/hnr_pll_altpll.v                ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/hnr_pll_altpll.v                                  ;         ;
; dcfifo.tdf                         ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                   ;         ;
; lpm_counter.inc                    ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; lpm_add_sub.inc                    ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; a_graycounter.inc                  ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc            ;         ;
; a_fefifo.inc                       ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                 ;         ;
; a_gray2bin.inc                     ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc               ;         ;
; dffpipe.inc                        ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                  ;         ;
; alt_sync_fifo.inc                  ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc            ;         ;
; lpm_compare.inc                    ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; altsyncram_fifo.inc                ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc          ;         ;
; db/dcfifo_mmf1.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/dcfifo_mmf1.tdf                                   ;         ;
; db/a_graycounter_rn6.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/a_graycounter_rn6.tdf                             ;         ;
; db/a_graycounter_n5c.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/a_graycounter_n5c.tdf                             ;         ;
; db/altsyncram_d111.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/altsyncram_d111.tdf                               ;         ;
; db/alt_synch_pipe_c7d.tdf          ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/alt_synch_pipe_c7d.tdf                            ;         ;
; db/dffpipe_b09.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/dffpipe_b09.tdf                                   ;         ;
; db/alt_synch_pipe_d7d.tdf          ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/alt_synch_pipe_d7d.tdf                            ;         ;
; db/dffpipe_c09.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/dffpipe_c09.tdf                                   ;         ;
; db/cmpr_f66.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/cmpr_f66.tdf                                      ;         ;
; sld_signaltap.vhd                  ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd             ; yes             ; Encrypted Megafunction                 ; d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                ; yes             ; Encrypted Megafunction                 ; d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                   ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                   ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                         ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_ela_trigger.tdf                ; yes             ; Encrypted Megafunction                 ; d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf          ;         ;
; db/sld_ela_trigger_9qq.tdf         ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/sld_ela_trigger_9qq.tdf                           ;         ;
; sld_mbpmg.vhd                      ; yes             ; Encrypted Megafunction                 ; d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; db/sld_reserved_fpga_fpga_1_4edd.v ; yes             ; Encrypted Auto-Generated Megafunction  ; D:/Projects/FPGA/USB3_to_DA/db/sld_reserved_fpga_fpga_1_4edd.v                   ;         ;
; lpm_compare.tdf                    ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf              ;         ;
; comptree.inc                       ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/comptree.inc                 ;         ;
; altshift.inc                       ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/cmpr_1lk.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/cmpr_1lk.tdf                                      ;         ;
; db/cmpr_2lk.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/cmpr_2lk.tdf                                      ;         ;
; db/cmpr_fjk.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/cmpr_fjk.tdf                                      ;         ;
; db/sld_reserved_fpga_fpga_3_ec3b.v ; yes             ; Encrypted Auto-Generated Megafunction  ; D:/Projects/FPGA/USB3_to_DA/db/sld_reserved_fpga_fpga_3_ec3b.v                   ;         ;
; sld_ela_trigger_flow_mgr.vhd       ; yes             ; Encrypted Megafunction                 ; d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd             ; yes             ; Encrypted Megafunction                 ; d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_q224.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/altsyncram_q224.tdf                               ;         ;
; altdpram.tdf                       ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                       ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                        ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                     ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                        ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                         ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                       ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; db/mux_krc.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/mux_krc.tdf                                       ;         ;
; lpm_decode.tdf                     ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                         ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; db/decode_4uf.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/decode_4uf.tdf                                    ;         ;
; lpm_counter.tdf                    ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; cmpconst.inc                       ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; alt_counter_stratix.inc            ; yes             ; Megafunction                           ; d:/apps/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_qgi.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/cntr_qgi.tdf                                      ;         ;
; db/cmpr_lfc.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/cmpr_lfc.tdf                                      ;         ;
; db/cntr_d8j.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/cntr_d8j.tdf                                      ;         ;
; db/cntr_8fi.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/cntr_8fi.tdf                                      ;         ;
; db/cmpr_ifc.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/cmpr_ifc.tdf                                      ;         ;
; db/cntr_p1j.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/cntr_p1j.tdf                                      ;         ;
; db/cmpr_efc.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Projects/FPGA/USB3_to_DA/db/cmpr_efc.tdf                                      ;         ;
; sld_rom_sr.vhd                     ; yes             ; Encrypted Megafunction                 ; d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                        ; yes             ; Encrypted Megafunction                 ; d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                   ; yes             ; Encrypted Megafunction                 ; d:/apps/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 3,781                    ;
;                                             ;                          ;
; Total combinational functions               ; 1597                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 992                      ;
;     -- 3 input functions                    ; 343                      ;
;     -- <=2 input functions                  ; 262                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1456                     ;
;     -- arithmetic mode                      ; 141                      ;
;                                             ;                          ;
; Total registers                             ; 2848                     ;
;     -- Dedicated logic registers            ; 2848                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 76                       ;
; Total memory bits                           ; 569344                   ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Total PLLs                                  ; 2                        ;
;     -- PLLs                                 ; 2                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 1632                     ;
; Total fan-out                               ; 18910                    ;
; Average fan-out                             ; 3.94                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGA                                                                                          ; 1597 (77)         ; 2848 (36)    ; 569344      ; 0            ; 0       ; 0         ; 76   ; 0            ; |FPGA                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |hnr_fifo:fifo_inst|                                                                        ; 65 (0)            ; 107 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |dcfifo:dcfifo_component|                                                                ; 65 (0)            ; 107 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |dcfifo_mmf1:auto_generated|                                                          ; 65 (4)            ; 107 (33)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated                                                                                                                                                                                                                                                                                                                        ; work         ;
;             |a_graycounter_n5c:wrptr_g1p|                                                      ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_n5c:wrptr_g1p                                                                                                                                                                                                                                                                                            ; work         ;
;             |a_graycounter_rn6:rdptr_g1p|                                                      ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_rn6:rdptr_g1p                                                                                                                                                                                                                                                                                            ; work         ;
;             |alt_synch_pipe_c7d:rs_dgwp|                                                       ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_c7d:rs_dgwp                                                                                                                                                                                                                                                                                             ; work         ;
;                |dffpipe_b09:dffpipe12|                                                         ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12                                                                                                                                                                                                                                                                       ; work         ;
;             |alt_synch_pipe_d7d:ws_dgrp|                                                       ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_d7d:ws_dgrp                                                                                                                                                                                                                                                                                             ; work         ;
;                |dffpipe_c09:dffpipe15|                                                         ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe15                                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram_d111:fifo_ram|                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram                                                                                                                                                                                                                                                                                               ; work         ;
;             |cmpr_f66:rdempty_eq_comp|                                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                                                                                                                                                                                               ; work         ;
;             |cmpr_f66:wrfull_eq_comp|                                                          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                                                                                                                                                                                                ; work         ;
;    |hnr_pll:pll_inst|                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_pll:pll_inst                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |altpll:altpll_component|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |hnr_pll_altpll:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|hnr_pll:pll_inst|altpll:altpll_component|hnr_pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |sig_pll:pll|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sig_pll:pll                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |altpll:altpll_component|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sig_pll:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |sig_pll_altpll:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sig_pll:pll|altpll:altpll_component|sig_pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |sld_hub:auto_hub|                                                                          ; 120 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                           ; 119 (81)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                             ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                           ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_signaltap:FPGA|                                                                        ; 1295 (1)          ; 2594 (262)   ; 536576      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                  ; 1294 (0)          ; 2332 (0)     ; 536576      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                              ; 1294 (86)         ; 2332 (608)   ; 536576      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                              ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                   ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                               ; work         ;
;                |lpm_decode:wdecoder|                                                           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                           ; work         ;
;                   |decode_4uf:auto_generated|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                                                                                                 ; work         ;
;                |lpm_mux:mux|                                                                   ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                   ; work         ;
;                   |mux_krc:auto_generated|                                                     ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_krc:auto_generated                                                                                                                                                                                            ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                  ; 0 (0)             ; 0 (0)        ; 536576      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                              ; work         ;
;                |altsyncram_q224:auto_generated|                                                ; 0 (0)             ; 0 (0)        ; 536576      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q224:auto_generated                                                                                                                                                                                                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                   ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                               ; work         ;
;             |lpm_shiftreg:status_register|                                                     ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                 ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                          ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                      ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                       ; 90 (90)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                   ; work         ;
;             |sld_ela_control:ela_control|                                                      ; 818 (1)           ; 1322 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                  ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                          ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|    ; 767 (0)           ; 1303 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                       ; work         ;
;                   |sld_ela_trigger_9qq:auto_generated|                                         ; 767 (0)           ; 1303 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated                                                                                                                                                    ; work         ;
;                      |sld_ela_basic_multi_level_trigger:mgl_prim2|                             ; 262 (0)           ; 524 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2                                                                                                        ; work         ;
;                         |lpm_shiftreg:trigger_condition_deserialize|                           ; 0 (0)             ; 393 (393)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                         |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                       ; 262 (0)           ; 131 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                      |sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|                                 ; 504 (504)         ; 778 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1                                                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_113|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_116|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_119|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_122|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_125|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_128|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_12|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_131|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_134|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_137|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_140|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_140                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_143|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_146|                                     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_149|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_152|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_153|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_155|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_156|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_158|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_158                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_159|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_161|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_161                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_162|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_164|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_165|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_167|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_167                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_168|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_170|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_170                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_171|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_173|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_173                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_174|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_174                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_176|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_176                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_177|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_179|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_179                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_180|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_182|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_182                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_183|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_185|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_185                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_186|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_188|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_188                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_189|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_191|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_191                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_192|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_194|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_194                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_195|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_197|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_197                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_198|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_198                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_200|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_200                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_203|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_203                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_206|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_206                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_207|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_209|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_209                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_212|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_212                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_215|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_215                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_218|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_218                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_21|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_221|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_221                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_222|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_224|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_224                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_227|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_227                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_228|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_230|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_230                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_231|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_233|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_233                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_234|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_236|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_236                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_237|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_239|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_239                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_240|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_242|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_242                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_243|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_243                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_245|                                     ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_245                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_246|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_246                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_248|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_248                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_249|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_249                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_24|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_251|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_251                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_252|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_252                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_254|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_254                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_255|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_255                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_257|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_257                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_258|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_258                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_260|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_260                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_261|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_261                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_263|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_263                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_264|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_264                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_266|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_266                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_267|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_267                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_269|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_269                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_270|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_270                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_272|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_272                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_273|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_273                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_275|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_275                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_276|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_276                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_278|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_278                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_279|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_279                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_281|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_281                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_282|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_282                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_284|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_284                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_285|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_285                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_287|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_287                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_288|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_288                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_290|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_290                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_291|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_291                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_293|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_293                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_294|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_294                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_296|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_296                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_297|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_297                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_299|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_299                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                                                             ; work         ;
;                         |lpm_shiftreg:config_shiftreg_300|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_300                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_302|                                     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_302                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_303|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_303                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_305|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_305                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_306|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_306                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_308|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_308                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_309|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_309                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_311|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_311                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_312|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_312                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_314|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_314                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_315|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_315                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_317|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_317                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_318|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_318                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_320|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_320                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_321|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_321                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_323|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_323                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_324|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_324                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_326|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_326                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_327|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_327                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_329|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_329                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_330|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_330                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_332|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_332                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_333|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_333                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_335|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_335                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_336|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_336                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_338|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_338                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_339|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_339                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_341|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_341                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_342|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_342                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_344|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_344                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_345|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_345                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_347|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_347                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_348|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_348                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_350|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_350                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_351|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_351                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_353|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_353                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_354|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_354                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_356|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_356                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_357|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_357                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_359|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_359                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_360|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_360                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_362|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_362                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_363|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_363                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_365|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_365                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_366|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_366                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_368|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_368                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_369|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_369                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_371|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_371                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_372|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_372                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_374|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_374                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_375|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_375                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_377|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_377                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_378|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_378                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_380|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_380                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_381|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_381                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_383|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_383                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_384|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_384                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_386|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_386                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_387|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_387                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_389|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_389                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_390|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_390                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_392|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_392                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_393|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_393                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_395|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_395                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_396|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_396                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_398|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_398                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_399|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_399                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                                                             ; work         ;
;                         |lpm_shiftreg:config_shiftreg_401|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_401                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_402|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_402                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_404|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_404                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_405|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_405                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_407|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_407                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_408|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_408                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_410|                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_410                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_411|                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_411                                                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                                                             ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                                                             ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_80|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                                                             ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                                                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_9|                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                                                             ; work         ;
;                         |sld_mbpmg:mbpm_100|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_100                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_100|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_103|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_103                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_106|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_106                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_109|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_109                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_10|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_10                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_112|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_112                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_115|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_115                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_118|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_118                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_121|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_121                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_121|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_124|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_124                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_127|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_127                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_130|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_130                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_133|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_133                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_133|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_136|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_136                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_139|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_139                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_13|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_13                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_142|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_142                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_142|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_148|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_148                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_148|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_151|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_151                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_151|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_154|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_154                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_154|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_157|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_157                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_157|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_160|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_160                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_160|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_163|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_163                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_163|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_166|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_166                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_166|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_169|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_169                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_169|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_16|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_16                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_16|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_172|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_172                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_172|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_175|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_175                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_175|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_178|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_178                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_178|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_181|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_181                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_181|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_184|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_184                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_184|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_187|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_187                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_187|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_190|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_190                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_190|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_193|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_193                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_193|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_196|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_196                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_196|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_199|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_199                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_199|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_19|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_19                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_19|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_1|                                                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_1                                                                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                     ; work         ;
;                         |sld_mbpmg:mbpm_202|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_202                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_202|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_205|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_205                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_205|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_208|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_208                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_208|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_211|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_211                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_211|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_214|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_214                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_214|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_217|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_217                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_220|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_220                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_220|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_223|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_223                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_223|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_226|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_226                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_226|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_229|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_229                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_229|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_22|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_22                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_22|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_232|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_232                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_232|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_235|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_235                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_235|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_238|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_238                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_238|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_241|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_241                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_241|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_247|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_247                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_247|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_250|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_250                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_250|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_253|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_253                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_253|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_256|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_256                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_256|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_259|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_259                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_259|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_25|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_25                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_25|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_262|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_262                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_262|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_265|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_265                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_265|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_268|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_268                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_268|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_271|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_271                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_271|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_274|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_274                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_274|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_277|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_277                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_277|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_280|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_280                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_280|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_283|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_283                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_283|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_286|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_286                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_286|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_28|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_28                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_28|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_292|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_292                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_292|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_295|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_295                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_295|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_298|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_298                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_298|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_304|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_304                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_304|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_307|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_307                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_307|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_310|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_310                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_310|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_313|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_313                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_313|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_316|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_316                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_316|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_319|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_319                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_319|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_31|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_31                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_31|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_322|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_322                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_322|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_325|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_325                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_325|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_328|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_328                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_328|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_331|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_331                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_331|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_334|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_334                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_334|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_337|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_337                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_337|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_340|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_340                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_340|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_343|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_343                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_343|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_346|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_346                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_346|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_349|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_349                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_349|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_34|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_34                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_352|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_352                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_352|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_355|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_355                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_355|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_358|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_358                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_358|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_361|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_361                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_361|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_364|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_364                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_364|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_367|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_367                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_367|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_370|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_370                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_370|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_373|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_373                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_373|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_376|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_376                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_376|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_379|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_379                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_379|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_37|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_37                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_37|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_382|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_382                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_382|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_385|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_385                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_385|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_388|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_388                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_388|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_391|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_391                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_391|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_394|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_394                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_394|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_397|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_397                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_397|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_403|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_403                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_403|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_406|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_406                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_406|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_409|                                                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_409                                                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_409|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; work         ;
;                         |sld_mbpmg:mbpm_40|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_40                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_43|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_43                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_49|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_49                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_4|                                                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_4                                                                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                     ; work         ;
;                         |sld_mbpmg:mbpm_52|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_52                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_55|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_55                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_58|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_58                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_61|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_61                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_64|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_64                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_67|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_67                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_70|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_70                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_73|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_73                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_76|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_76                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_79|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_79                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_7|                                                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_7                                                                                           ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                     ; work         ;
;                         |sld_mbpmg:mbpm_82|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_82                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_82|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_85|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_85                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_85|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_88|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_88                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_91|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_91                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_91|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_94|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_94                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_94|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                         |sld_mbpmg:mbpm_97|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_97                                                                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_97|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; work         ;
;                      |sld_reserved_FPGA_FPGA_3_ec3b:mgl_prim3|                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_3_ec3b:mgl_prim3                                                                                                            ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                 ; 50 (50)           ; 14 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                    ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                    ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst| ; 224 (11)          ; 207 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                             ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                     ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                   ; work         ;
;                   |cntr_qgi:auto_generated|                                                    ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated                                                                                                                           ; work         ;
;                |lpm_counter:read_pointer_counter|                                              ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                            ; work         ;
;                   |cntr_d8j:auto_generated|                                                    ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_d8j:auto_generated                                                                                                                                                    ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                    ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                  ; work         ;
;                   |cntr_8fi:auto_generated|                                                    ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_8fi:auto_generated                                                                                                                                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                       ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                     ; work         ;
;                   |cntr_p1j:auto_generated|                                                    ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                                                                                             ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                              ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                            ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                               ; 131 (131)         ; 131 (131)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                            ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                          ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                            ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                        ; work         ;
;    |stream:stream_inst|                                                                        ; 40 (40)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|stream:stream_inst                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q224:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 131          ; 4096         ; 131          ; 536576 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                         ; IP Include File                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1 ; D:/Projects/FPGA/USB3_to_DA/db/sld_reserved_fpga_fpga_1_4edd.v ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_3_ec3b:mgl_prim3 ; D:/Projects/FPGA/USB3_to_DA/db/sld_reserved_fpga_fpga_3_ec3b.v ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |FPGA|hnr_fifo:fifo_inst                                                                                                                                                                                                                                                                ; D:/Projects/FPGA/USB3_to_DA/hnr_fifo.v                         ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |FPGA|sig_pll:pll                                                                                                                                                                                                                                                                       ; D:/Projects/FPGA/USB3_to_DA/sig_pll.v                          ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |FPGA|hnr_pll:pll_inst                                                                                                                                                                                                                                                                  ; D:/Projects/FPGA/USB3_to_DA/hnr_pll.v                          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_ca:ram_ca0                                                                                                                                                                                                                                                    ; D:/Projects/FPGA/USB3_to_DA/ram_ca.v                           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_ca:ram_ca1                                                                                                                                                                                                                                                    ; D:/Projects/FPGA/USB3_to_DA/ram_ca.v                           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_ca:ram_ca2                                                                                                                                                                                                                                                    ; D:/Projects/FPGA/USB3_to_DA/ram_ca.v                           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_ca:ram_ca3                                                                                                                                                                                                                                                    ; D:/Projects/FPGA/USB3_to_DA/ram_ca.v                           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_ca:ram_ca4                                                                                                                                                                                                                                                    ; D:/Projects/FPGA/USB3_to_DA/ram_ca.v                           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_ca:ram_ca5                                                                                                                                                                                                                                                    ; D:/Projects/FPGA/USB3_to_DA/ram_ca.v                           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_ca:ram_ca6                                                                                                                                                                                                                                                    ; D:/Projects/FPGA/USB3_to_DA/ram_ca.v                           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_ca:ram_ca7                                                                                                                                                                                                                                                    ; D:/Projects/FPGA/USB3_to_DA/ram_ca.v                           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_msg:ram_msg0                                                                                                                                                                                                                                                  ; D:/Projects/FPGA/USB3_to_DA/ram_msg.v                          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_msg:ram_msg1                                                                                                                                                                                                                                                  ; D:/Projects/FPGA/USB3_to_DA/ram_msg.v                          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_msg:ram_msg2                                                                                                                                                                                                                                                  ; D:/Projects/FPGA/USB3_to_DA/ram_msg.v                          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_msg:ram_msg3                                                                                                                                                                                                                                                  ; D:/Projects/FPGA/USB3_to_DA/ram_msg.v                          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_msg:ram_msg4                                                                                                                                                                                                                                                  ; D:/Projects/FPGA/USB3_to_DA/ram_msg.v                          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_msg:ram_msg5                                                                                                                                                                                                                                                  ; D:/Projects/FPGA/USB3_to_DA/ram_msg.v                          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_msg:ram_msg6                                                                                                                                                                                                                                                  ; D:/Projects/FPGA/USB3_to_DA/ram_msg.v                          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |FPGA|ram_bb:ram_inst|ram_msg:ram_msg7                                                                                                                                                                                                                                                  ; D:/Projects/FPGA/USB3_to_DA/ram_msg.v                          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stream:stream_inst|usb_wr_cnt[0]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                   ;
; stream:stream_inst|SLWR                                                                                                                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                        ;
; stream:stream_inst|A0                                                                                                                                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                        ;
; stream:stream_inst|A1                                                                                                                                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                        ;
; stream:stream_inst|usb_wr_state[0..2]                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                   ;
; stream:stream_inst|usb_wr_cnt[1..31]                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                   ;
; ram_bb:ram_inst|wraddress_ca[0..4]                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|wraddress_msg[0..5]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[0][9]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[0][8]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[0][7]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[0][6]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[0][5]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[0][4]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[0][3]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[0][2]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[0][1]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[0][0]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[0][10]                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[0][9]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[0][8]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[0][7]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[0][6]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[0][5]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[0][4]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[0][3]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[0][2]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[0][1]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[0][0]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[1][9]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[1][8]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[1][7]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[1][6]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[1][5]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[1][4]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[1][3]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[1][2]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[1][1]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[1][0]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[1][10]                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[1][9]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[1][8]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[1][7]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[1][6]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[1][5]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[1][4]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[1][3]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[1][2]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[1][1]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[1][0]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[2][9]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[2][8]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[2][7]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[2][6]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[2][5]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[2][4]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[2][3]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[2][2]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[2][1]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[2][0]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[2][10]                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[2][9]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[2][8]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[2][7]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[2][6]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[2][5]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[2][4]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[2][3]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[2][2]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[2][1]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[2][0]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[3][9]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[3][8]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[3][7]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[3][6]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[3][5]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[3][4]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[3][3]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[3][2]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[3][1]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[3][0]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[3][10]                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[3][9]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[3][8]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[3][7]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[3][6]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[3][5]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[3][4]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[3][3]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[3][2]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[3][1]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[3][0]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[4][9]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[4][8]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[4][7]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[4][6]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[4][5]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[4][4]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[4][3]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[4][2]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[4][1]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[4][0]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[4][10]                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[4][9]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[4][8]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[4][7]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[4][6]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[4][5]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[4][4]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[4][3]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[4][2]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[4][1]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[4][0]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[5][9]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[5][8]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[5][7]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[5][6]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[5][5]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[5][4]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[5][3]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[5][2]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[5][1]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[5][0]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[5][10]                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[5][9]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[5][8]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[5][7]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[5][6]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[5][5]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[5][4]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[5][3]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[5][2]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[5][1]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[5][0]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[6][9]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[6][8]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[6][7]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[6][6]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[6][5]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[6][4]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[6][3]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[6][2]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[6][1]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[6][0]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[6][10]                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[6][9]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[6][8]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[6][7]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[6][6]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[6][5]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[6][4]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[6][3]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[6][2]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[6][1]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[7][0]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[6][0]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[7][9]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[7][8]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[7][7]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[7][6]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[7][5]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[7][4]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[7][3]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[7][2]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[7][1]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|counter_ca[7][0]                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[7][10]                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[7][9]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[7][8]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[7][7]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[7][6]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[7][5]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[7][4]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[7][3]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[7][2]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; ram_bb:ram_inst|rdaddress_msg[7][1]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                          ;
; Total Number of Removed Registers = 217                                                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                                               ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                                                                                               ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                                                                                          ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                                                        ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                                                                                          ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                                                        ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                                                                                          ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                                                        ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                                                                                          ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                                                        ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                                                                                          ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                                                        ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                                                                                          ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                                                        ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                                                                                          ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                                                        ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                                                                                                                                                          ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                                                        ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                                                                                                                                                          ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                                                        ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                                                                                                                                                          ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                                                        ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                                                                                                                                                                                         ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                                                       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11]                                                                                                                                                                                                                         ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                                                       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_97|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_94|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_91|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_85|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_82|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_409|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_406|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_403|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_397|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_394|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_391|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_388|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_385|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_382|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_379|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_376|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_373|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_370|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_37|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_367|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_364|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_361|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_358|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_355|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_352|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_349|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_346|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_343|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_340|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_337|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_334|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_331|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_328|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_325|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_322|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_319|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_316|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_313|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_310|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_31|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_307|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|holdff ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_304|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_298|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_295|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_292|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_286|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_283|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_280|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_28|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_277|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_274|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_271|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_268|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_265|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_262|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_259|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_256|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_253|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_250|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff   ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_25|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_247|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_241|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_238|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_235|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_232|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_229|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_226|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_223|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_220|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff   ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_22|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_214|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_211|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_208|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_205|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_202|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_199|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_196|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_193|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_190|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff   ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_19|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_187|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_184|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_181|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_178|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_175|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_172|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_169|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_166|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_163|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_160|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff   ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_16|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_157|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_154|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_151|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_148|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff   ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_142|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_133|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff   ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_121|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff  ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_100|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff   ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9qq:auto_generated|sld_reserved_FPGA_FPGA_1_4edd:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                                                                                           ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                                   ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                                                                                           ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                   ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                                                                                           ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                   ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                                                                                           ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                   ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                                                                                           ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                   ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                                                                                           ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                                   ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                                                                                           ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                   ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                                                                                           ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                                                   ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                                                                                           ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                                                   ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                                                                                           ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                                                   ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                                                                                          ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                                                  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                                                                                                                                                                                                                          ; Merged with sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                                                  ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                        ;
; Total Number of Removed Registers = 159                                                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                    ; Reason for Removal             ; Registers Removed due to This Register                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; stream:stream_inst|usb_wr_state[2]                                                                                                               ; Stuck at GND                   ; stream:stream_inst|usb_wr_state[1], stream:stream_inst|usb_wr_state[0],                                                                           ;
;                                                                                                                                                  ; due to stuck port clock_enable ; stream:stream_inst|usb_wr_cnt[31], stream:stream_inst|usb_wr_cnt[30],                                                                             ;
;                                                                                                                                                  ;                                ; stream:stream_inst|usb_wr_cnt[29], stream:stream_inst|usb_wr_cnt[28],                                                                             ;
;                                                                                                                                                  ;                                ; stream:stream_inst|usb_wr_cnt[27], stream:stream_inst|usb_wr_cnt[26],                                                                             ;
;                                                                                                                                                  ;                                ; stream:stream_inst|usb_wr_cnt[25], stream:stream_inst|usb_wr_cnt[24],                                                                             ;
;                                                                                                                                                  ;                                ; stream:stream_inst|usb_wr_cnt[23], stream:stream_inst|usb_wr_cnt[22],                                                                             ;
;                                                                                                                                                  ;                                ; stream:stream_inst|usb_wr_cnt[21], stream:stream_inst|usb_wr_cnt[20],                                                                             ;
;                                                                                                                                                  ;                                ; stream:stream_inst|usb_wr_cnt[19], stream:stream_inst|usb_wr_cnt[18],                                                                             ;
;                                                                                                                                                  ;                                ; stream:stream_inst|usb_wr_cnt[17], stream:stream_inst|usb_wr_cnt[16],                                                                             ;
;                                                                                                                                                  ;                                ; stream:stream_inst|usb_wr_cnt[15], stream:stream_inst|usb_wr_cnt[14],                                                                             ;
;                                                                                                                                                  ;                                ; stream:stream_inst|usb_wr_cnt[13], stream:stream_inst|usb_wr_cnt[12],                                                                             ;
;                                                                                                                                                  ;                                ; stream:stream_inst|usb_wr_cnt[11], stream:stream_inst|usb_wr_cnt[10],                                                                             ;
;                                                                                                                                                  ;                                ; stream:stream_inst|usb_wr_cnt[9], stream:stream_inst|usb_wr_cnt[8],                                                                               ;
;                                                                                                                                                  ;                                ; stream:stream_inst|usb_wr_cnt[6], stream:stream_inst|usb_wr_cnt[4],                                                                               ;
;                                                                                                                                                  ;                                ; stream:stream_inst|usb_wr_cnt[3], stream:stream_inst|usb_wr_cnt[2],                                                                               ;
;                                                                                                                                                  ;                                ; stream:stream_inst|usb_wr_cnt[1]                                                                                                                  ;
; ram_bb:ram_inst|counter_ca[0][9]                                                                                                                 ; Stuck at GND                   ; ram_bb:ram_inst|rdaddress_msg[0][10], ram_bb:ram_inst|rdaddress_msg[0][9],                                                                        ;
;                                                                                                                                                  ; due to stuck port clear        ; ram_bb:ram_inst|rdaddress_msg[0][8], ram_bb:ram_inst|rdaddress_msg[0][7],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[0][6], ram_bb:ram_inst|rdaddress_msg[0][5],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[0][4], ram_bb:ram_inst|rdaddress_msg[0][3],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[0][2], ram_bb:ram_inst|rdaddress_msg[0][1],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[0][0]                                                                                                               ;
; ram_bb:ram_inst|counter_ca[1][9]                                                                                                                 ; Stuck at GND                   ; ram_bb:ram_inst|rdaddress_msg[1][10], ram_bb:ram_inst|rdaddress_msg[1][9],                                                                        ;
;                                                                                                                                                  ; due to stuck port clear        ; ram_bb:ram_inst|rdaddress_msg[1][8], ram_bb:ram_inst|rdaddress_msg[1][7],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[1][6], ram_bb:ram_inst|rdaddress_msg[1][5],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[1][4], ram_bb:ram_inst|rdaddress_msg[1][3],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[1][2], ram_bb:ram_inst|rdaddress_msg[1][1],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[1][0]                                                                                                               ;
; ram_bb:ram_inst|counter_ca[2][9]                                                                                                                 ; Stuck at GND                   ; ram_bb:ram_inst|rdaddress_msg[2][10], ram_bb:ram_inst|rdaddress_msg[2][9],                                                                        ;
;                                                                                                                                                  ; due to stuck port clear        ; ram_bb:ram_inst|rdaddress_msg[2][8], ram_bb:ram_inst|rdaddress_msg[2][7],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[2][6], ram_bb:ram_inst|rdaddress_msg[2][5],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[2][4], ram_bb:ram_inst|rdaddress_msg[2][3],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[2][2], ram_bb:ram_inst|rdaddress_msg[2][1],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[2][0]                                                                                                               ;
; ram_bb:ram_inst|counter_ca[3][9]                                                                                                                 ; Stuck at GND                   ; ram_bb:ram_inst|rdaddress_msg[3][10], ram_bb:ram_inst|rdaddress_msg[3][9],                                                                        ;
;                                                                                                                                                  ; due to stuck port clear        ; ram_bb:ram_inst|rdaddress_msg[3][8], ram_bb:ram_inst|rdaddress_msg[3][7],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[3][6], ram_bb:ram_inst|rdaddress_msg[3][5],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[3][4], ram_bb:ram_inst|rdaddress_msg[3][3],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[3][2], ram_bb:ram_inst|rdaddress_msg[3][1],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[3][0]                                                                                                               ;
; ram_bb:ram_inst|counter_ca[4][9]                                                                                                                 ; Stuck at GND                   ; ram_bb:ram_inst|rdaddress_msg[4][10], ram_bb:ram_inst|rdaddress_msg[4][9],                                                                        ;
;                                                                                                                                                  ; due to stuck port clear        ; ram_bb:ram_inst|rdaddress_msg[4][8], ram_bb:ram_inst|rdaddress_msg[4][7],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[4][6], ram_bb:ram_inst|rdaddress_msg[4][5],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[4][4], ram_bb:ram_inst|rdaddress_msg[4][3],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[4][2], ram_bb:ram_inst|rdaddress_msg[4][1],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[4][0]                                                                                                               ;
; ram_bb:ram_inst|counter_ca[5][9]                                                                                                                 ; Stuck at GND                   ; ram_bb:ram_inst|rdaddress_msg[5][10], ram_bb:ram_inst|rdaddress_msg[5][9],                                                                        ;
;                                                                                                                                                  ; due to stuck port clear        ; ram_bb:ram_inst|rdaddress_msg[5][8], ram_bb:ram_inst|rdaddress_msg[5][7],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[5][6], ram_bb:ram_inst|rdaddress_msg[5][5],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[5][4], ram_bb:ram_inst|rdaddress_msg[5][3],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[5][2], ram_bb:ram_inst|rdaddress_msg[5][1],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[5][0]                                                                                                               ;
; ram_bb:ram_inst|counter_ca[6][9]                                                                                                                 ; Stuck at GND                   ; ram_bb:ram_inst|rdaddress_msg[6][10], ram_bb:ram_inst|rdaddress_msg[6][9],                                                                        ;
;                                                                                                                                                  ; due to stuck port clear        ; ram_bb:ram_inst|rdaddress_msg[6][8], ram_bb:ram_inst|rdaddress_msg[6][7],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[6][6], ram_bb:ram_inst|rdaddress_msg[6][5],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[6][4], ram_bb:ram_inst|rdaddress_msg[6][3],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[6][2], ram_bb:ram_inst|rdaddress_msg[6][1],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[6][0]                                                                                                               ;
; ram_bb:ram_inst|counter_ca[7][9]                                                                                                                 ; Stuck at GND                   ; ram_bb:ram_inst|rdaddress_msg[7][10], ram_bb:ram_inst|rdaddress_msg[7][9],                                                                        ;
;                                                                                                                                                  ; due to stuck port clear        ; ram_bb:ram_inst|rdaddress_msg[7][8], ram_bb:ram_inst|rdaddress_msg[7][7],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[7][6], ram_bb:ram_inst|rdaddress_msg[7][5],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[7][4], ram_bb:ram_inst|rdaddress_msg[7][3],                                                                         ;
;                                                                                                                                                  ;                                ; ram_bb:ram_inst|rdaddress_msg[7][2], ram_bb:ram_inst|rdaddress_msg[7][1]                                                                          ;
; stream:stream_inst|SLWR                                                                                                                          ; Stuck at VCC                   ; stream:stream_inst|usb_wr_cnt[7]                                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                   ;
; stream:stream_inst|A0                                                                                                                            ; Stuck at VCC                   ; stream:stream_inst|usb_wr_cnt[5]                                                                                                                  ;
;                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                   ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND                   ; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                  ; due to stuck port data_in      ; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2848  ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 68    ;
; Number of registers using Asynchronous Clear ; 1380  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1435  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                  ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; stream:stream_inst|SLOE                                                                                                                                            ; 2       ;
; stream:stream_inst|SLRD                                                                                                                                            ; 2       ;
; stream:stream_inst|SLCS                                                                                                                                            ; 2       ;
; counter[0]                                                                                                                                                         ; 3       ;
; hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                                                       ; 7       ;
; hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                                                       ; 6       ;
; hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                                                          ; 4       ;
; hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                       ; 3       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 25                                                                                                                            ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA|stream:stream_inst|usb_rd_state[2]                                                                                                                      ;
; 10:1               ; 14 bits   ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |FPGA|stream:stream_inst|usb_rd_cnt[12]                                                                                                                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |FPGA|counter[12]                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                      ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; Yes        ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |FPGA|sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                   ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                               ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component|altsyncram_non1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_ca:ram_ca1|altsyncram:altsyncram_component|altsyncram_non1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_ca:ram_ca2|altsyncram:altsyncram_component|altsyncram_non1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_ca:ram_ca3|altsyncram:altsyncram_component|altsyncram_non1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_ca:ram_ca4|altsyncram:altsyncram_component|altsyncram_non1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_ca:ram_ca5|altsyncram:altsyncram_component|altsyncram_non1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_ca:ram_ca6|altsyncram:altsyncram_component|altsyncram_non1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_ca:ram_ca7|altsyncram:altsyncram_component|altsyncram_non1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_msg:ram_msg1|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_msg:ram_msg2|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_msg:ram_msg3|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_msg:ram_msg4|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_msg:ram_msg5|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_msg:ram_msg6|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_bb:ram_inst|ram_msg:ram_msg7|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------+
; Assignment                      ; Value ; From ; To               ;
+---------------------------------+-------+------+------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                ;
+---------------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------+
; Assignment                            ; Value ; From ; To                                    ;
+---------------------------------------+-------+------+---------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                               ;
+---------------------------------------+-------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_rn6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_n5c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_c7d:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_d7d:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m1|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c2|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m2|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c3|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m3|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c4 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c4|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m4 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m4|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c5 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c5|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m5 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m5|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c6 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c6|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m6 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m6|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c7 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c7|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m7 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m7|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c8 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_c8|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m8 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO_bb:nco_inst|NCO:nco_m8|SINCOS:u ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 28    ; Signed Integer                                          ;
; PIPELINE       ; 28    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; Hex1.hex             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_non1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; Hex1.hex             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_non1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; Hex1.hex             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_non1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; Hex1.hex             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_non1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; Hex1.hex             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_non1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; Hex1.hex             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_non1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; Hex1.hex             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_non1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_ca:ram_ca7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; Hex1.hex             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_non1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1504                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; Hex2.hex             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_3pn1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1504                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; Hex2.hex             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_3pn1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1504                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; Hex2.hex             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_3pn1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1504                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; Hex2.hex             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_3pn1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1504                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; Hex2.hex             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_3pn1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1504                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; Hex2.hex             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_3pn1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1504                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; Hex2.hex             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_3pn1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_bb:ram_inst|ram_msg:ram_msg7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 47                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 1504                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; Hex2.hex             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_3pn1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sig_pll:pll|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------+
; Parameter Name                ; Value                     ; Type                 ;
+-------------------------------+---------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped              ;
; PLL_TYPE                      ; AUTO                      ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sig_pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped              ;
; SCAN_CHAIN                    ; LONG                      ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 100000                    ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped              ;
; LOCK_HIGH                     ; 1                         ; Untyped              ;
; LOCK_LOW                      ; 1                         ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped              ;
; SKIP_VCO                      ; OFF                       ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped              ;
; BANDWIDTH                     ; 0                         ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped              ;
; DOWN_SPREAD                   ; 0                         ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 20                        ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 1250                      ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped              ;
; DPA_DIVIDER                   ; 0                         ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped              ;
; VCO_MIN                       ; 0                         ; Untyped              ;
; VCO_MAX                       ; 0                         ; Untyped              ;
; VCO_CENTER                    ; 0                         ; Untyped              ;
; PFD_MIN                       ; 0                         ; Untyped              ;
; PFD_MAX                       ; 0                         ; Untyped              ;
; M_INITIAL                     ; 0                         ; Untyped              ;
; M                             ; 0                         ; Untyped              ;
; N                             ; 1                         ; Untyped              ;
; M2                            ; 1                         ; Untyped              ;
; N2                            ; 1                         ; Untyped              ;
; SS                            ; 1                         ; Untyped              ;
; C0_HIGH                       ; 0                         ; Untyped              ;
; C1_HIGH                       ; 0                         ; Untyped              ;
; C2_HIGH                       ; 0                         ; Untyped              ;
; C3_HIGH                       ; 0                         ; Untyped              ;
; C4_HIGH                       ; 0                         ; Untyped              ;
; C5_HIGH                       ; 0                         ; Untyped              ;
; C6_HIGH                       ; 0                         ; Untyped              ;
; C7_HIGH                       ; 0                         ; Untyped              ;
; C8_HIGH                       ; 0                         ; Untyped              ;
; C9_HIGH                       ; 0                         ; Untyped              ;
; C0_LOW                        ; 0                         ; Untyped              ;
; C1_LOW                        ; 0                         ; Untyped              ;
; C2_LOW                        ; 0                         ; Untyped              ;
; C3_LOW                        ; 0                         ; Untyped              ;
; C4_LOW                        ; 0                         ; Untyped              ;
; C5_LOW                        ; 0                         ; Untyped              ;
; C6_LOW                        ; 0                         ; Untyped              ;
; C7_LOW                        ; 0                         ; Untyped              ;
; C8_LOW                        ; 0                         ; Untyped              ;
; C9_LOW                        ; 0                         ; Untyped              ;
; C0_INITIAL                    ; 0                         ; Untyped              ;
; C1_INITIAL                    ; 0                         ; Untyped              ;
; C2_INITIAL                    ; 0                         ; Untyped              ;
; C3_INITIAL                    ; 0                         ; Untyped              ;
; C4_INITIAL                    ; 0                         ; Untyped              ;
; C5_INITIAL                    ; 0                         ; Untyped              ;
; C6_INITIAL                    ; 0                         ; Untyped              ;
; C7_INITIAL                    ; 0                         ; Untyped              ;
; C8_INITIAL                    ; 0                         ; Untyped              ;
; C9_INITIAL                    ; 0                         ; Untyped              ;
; C0_MODE                       ; BYPASS                    ; Untyped              ;
; C1_MODE                       ; BYPASS                    ; Untyped              ;
; C2_MODE                       ; BYPASS                    ; Untyped              ;
; C3_MODE                       ; BYPASS                    ; Untyped              ;
; C4_MODE                       ; BYPASS                    ; Untyped              ;
; C5_MODE                       ; BYPASS                    ; Untyped              ;
; C6_MODE                       ; BYPASS                    ; Untyped              ;
; C7_MODE                       ; BYPASS                    ; Untyped              ;
; C8_MODE                       ; BYPASS                    ; Untyped              ;
; C9_MODE                       ; BYPASS                    ; Untyped              ;
; C0_PH                         ; 0                         ; Untyped              ;
; C1_PH                         ; 0                         ; Untyped              ;
; C2_PH                         ; 0                         ; Untyped              ;
; C3_PH                         ; 0                         ; Untyped              ;
; C4_PH                         ; 0                         ; Untyped              ;
; C5_PH                         ; 0                         ; Untyped              ;
; C6_PH                         ; 0                         ; Untyped              ;
; C7_PH                         ; 0                         ; Untyped              ;
; C8_PH                         ; 0                         ; Untyped              ;
; C9_PH                         ; 0                         ; Untyped              ;
; L0_HIGH                       ; 1                         ; Untyped              ;
; L1_HIGH                       ; 1                         ; Untyped              ;
; G0_HIGH                       ; 1                         ; Untyped              ;
; G1_HIGH                       ; 1                         ; Untyped              ;
; G2_HIGH                       ; 1                         ; Untyped              ;
; G3_HIGH                       ; 1                         ; Untyped              ;
; E0_HIGH                       ; 1                         ; Untyped              ;
; E1_HIGH                       ; 1                         ; Untyped              ;
; E2_HIGH                       ; 1                         ; Untyped              ;
; E3_HIGH                       ; 1                         ; Untyped              ;
; L0_LOW                        ; 1                         ; Untyped              ;
; L1_LOW                        ; 1                         ; Untyped              ;
; G0_LOW                        ; 1                         ; Untyped              ;
; G1_LOW                        ; 1                         ; Untyped              ;
; G2_LOW                        ; 1                         ; Untyped              ;
; G3_LOW                        ; 1                         ; Untyped              ;
; E0_LOW                        ; 1                         ; Untyped              ;
; E1_LOW                        ; 1                         ; Untyped              ;
; E2_LOW                        ; 1                         ; Untyped              ;
; E3_LOW                        ; 1                         ; Untyped              ;
; L0_INITIAL                    ; 1                         ; Untyped              ;
; L1_INITIAL                    ; 1                         ; Untyped              ;
; G0_INITIAL                    ; 1                         ; Untyped              ;
; G1_INITIAL                    ; 1                         ; Untyped              ;
; G2_INITIAL                    ; 1                         ; Untyped              ;
; G3_INITIAL                    ; 1                         ; Untyped              ;
; E0_INITIAL                    ; 1                         ; Untyped              ;
; E1_INITIAL                    ; 1                         ; Untyped              ;
; E2_INITIAL                    ; 1                         ; Untyped              ;
; E3_INITIAL                    ; 1                         ; Untyped              ;
; L0_MODE                       ; BYPASS                    ; Untyped              ;
; L1_MODE                       ; BYPASS                    ; Untyped              ;
; G0_MODE                       ; BYPASS                    ; Untyped              ;
; G1_MODE                       ; BYPASS                    ; Untyped              ;
; G2_MODE                       ; BYPASS                    ; Untyped              ;
; G3_MODE                       ; BYPASS                    ; Untyped              ;
; E0_MODE                       ; BYPASS                    ; Untyped              ;
; E1_MODE                       ; BYPASS                    ; Untyped              ;
; E2_MODE                       ; BYPASS                    ; Untyped              ;
; E3_MODE                       ; BYPASS                    ; Untyped              ;
; L0_PH                         ; 0                         ; Untyped              ;
; L1_PH                         ; 0                         ; Untyped              ;
; G0_PH                         ; 0                         ; Untyped              ;
; G1_PH                         ; 0                         ; Untyped              ;
; G2_PH                         ; 0                         ; Untyped              ;
; G3_PH                         ; 0                         ; Untyped              ;
; E0_PH                         ; 0                         ; Untyped              ;
; E1_PH                         ; 0                         ; Untyped              ;
; E2_PH                         ; 0                         ; Untyped              ;
; E3_PH                         ; 0                         ; Untyped              ;
; M_PH                          ; 0                         ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped              ;
; CLK0_COUNTER                  ; G0                        ; Untyped              ;
; CLK1_COUNTER                  ; G0                        ; Untyped              ;
; CLK2_COUNTER                  ; G0                        ; Untyped              ;
; CLK3_COUNTER                  ; G0                        ; Untyped              ;
; CLK4_COUNTER                  ; G0                        ; Untyped              ;
; CLK5_COUNTER                  ; G0                        ; Untyped              ;
; CLK6_COUNTER                  ; E0                        ; Untyped              ;
; CLK7_COUNTER                  ; E1                        ; Untyped              ;
; CLK8_COUNTER                  ; E2                        ; Untyped              ;
; CLK9_COUNTER                  ; E3                        ; Untyped              ;
; L0_TIME_DELAY                 ; 0                         ; Untyped              ;
; L1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G0_TIME_DELAY                 ; 0                         ; Untyped              ;
; G1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G2_TIME_DELAY                 ; 0                         ; Untyped              ;
; G3_TIME_DELAY                 ; 0                         ; Untyped              ;
; E0_TIME_DELAY                 ; 0                         ; Untyped              ;
; E1_TIME_DELAY                 ; 0                         ; Untyped              ;
; E2_TIME_DELAY                 ; 0                         ; Untyped              ;
; E3_TIME_DELAY                 ; 0                         ; Untyped              ;
; M_TIME_DELAY                  ; 0                         ; Untyped              ;
; N_TIME_DELAY                  ; 0                         ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped              ;
; ENABLE0_COUNTER               ; L0                        ; Untyped              ;
; ENABLE1_COUNTER               ; L0                        ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped              ;
; LOOP_FILTER_C                 ; 5                         ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped              ;
; VCO_POST_SCALE                ; 0                         ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped              ;
; M_TEST_SOURCE                 ; 5                         ; Untyped              ;
; C0_TEST_SOURCE                ; 5                         ; Untyped              ;
; C1_TEST_SOURCE                ; 5                         ; Untyped              ;
; C2_TEST_SOURCE                ; 5                         ; Untyped              ;
; C3_TEST_SOURCE                ; 5                         ; Untyped              ;
; C4_TEST_SOURCE                ; 5                         ; Untyped              ;
; C5_TEST_SOURCE                ; 5                         ; Untyped              ;
; C6_TEST_SOURCE                ; 5                         ; Untyped              ;
; C7_TEST_SOURCE                ; 5                         ; Untyped              ;
; C8_TEST_SOURCE                ; 5                         ; Untyped              ;
; C9_TEST_SOURCE                ; 5                         ; Untyped              ;
; CBXI_PARAMETER                ; sig_pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped              ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE       ;
+-------------------------------+---------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hnr_pll:pll_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------------+
; Parameter Name                ; Value                     ; Type                      ;
+-------------------------------+---------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                   ;
; PLL_TYPE                      ; AUTO                      ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=hnr_pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 100000                    ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                   ;
; LOCK_HIGH                     ; 1                         ; Untyped                   ;
; LOCK_LOW                      ; 1                         ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                   ;
; SKIP_VCO                      ; OFF                       ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                   ;
; BANDWIDTH                     ; 0                         ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                   ;
; DOWN_SPREAD                   ; 0                         ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 10                        ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 5                         ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                   ;
; DPA_DIVIDER                   ; 0                         ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                   ;
; VCO_MIN                       ; 0                         ; Untyped                   ;
; VCO_MAX                       ; 0                         ; Untyped                   ;
; VCO_CENTER                    ; 0                         ; Untyped                   ;
; PFD_MIN                       ; 0                         ; Untyped                   ;
; PFD_MAX                       ; 0                         ; Untyped                   ;
; M_INITIAL                     ; 0                         ; Untyped                   ;
; M                             ; 0                         ; Untyped                   ;
; N                             ; 1                         ; Untyped                   ;
; M2                            ; 1                         ; Untyped                   ;
; N2                            ; 1                         ; Untyped                   ;
; SS                            ; 1                         ; Untyped                   ;
; C0_HIGH                       ; 0                         ; Untyped                   ;
; C1_HIGH                       ; 0                         ; Untyped                   ;
; C2_HIGH                       ; 0                         ; Untyped                   ;
; C3_HIGH                       ; 0                         ; Untyped                   ;
; C4_HIGH                       ; 0                         ; Untyped                   ;
; C5_HIGH                       ; 0                         ; Untyped                   ;
; C6_HIGH                       ; 0                         ; Untyped                   ;
; C7_HIGH                       ; 0                         ; Untyped                   ;
; C8_HIGH                       ; 0                         ; Untyped                   ;
; C9_HIGH                       ; 0                         ; Untyped                   ;
; C0_LOW                        ; 0                         ; Untyped                   ;
; C1_LOW                        ; 0                         ; Untyped                   ;
; C2_LOW                        ; 0                         ; Untyped                   ;
; C3_LOW                        ; 0                         ; Untyped                   ;
; C4_LOW                        ; 0                         ; Untyped                   ;
; C5_LOW                        ; 0                         ; Untyped                   ;
; C6_LOW                        ; 0                         ; Untyped                   ;
; C7_LOW                        ; 0                         ; Untyped                   ;
; C8_LOW                        ; 0                         ; Untyped                   ;
; C9_LOW                        ; 0                         ; Untyped                   ;
; C0_INITIAL                    ; 0                         ; Untyped                   ;
; C1_INITIAL                    ; 0                         ; Untyped                   ;
; C2_INITIAL                    ; 0                         ; Untyped                   ;
; C3_INITIAL                    ; 0                         ; Untyped                   ;
; C4_INITIAL                    ; 0                         ; Untyped                   ;
; C5_INITIAL                    ; 0                         ; Untyped                   ;
; C6_INITIAL                    ; 0                         ; Untyped                   ;
; C7_INITIAL                    ; 0                         ; Untyped                   ;
; C8_INITIAL                    ; 0                         ; Untyped                   ;
; C9_INITIAL                    ; 0                         ; Untyped                   ;
; C0_MODE                       ; BYPASS                    ; Untyped                   ;
; C1_MODE                       ; BYPASS                    ; Untyped                   ;
; C2_MODE                       ; BYPASS                    ; Untyped                   ;
; C3_MODE                       ; BYPASS                    ; Untyped                   ;
; C4_MODE                       ; BYPASS                    ; Untyped                   ;
; C5_MODE                       ; BYPASS                    ; Untyped                   ;
; C6_MODE                       ; BYPASS                    ; Untyped                   ;
; C7_MODE                       ; BYPASS                    ; Untyped                   ;
; C8_MODE                       ; BYPASS                    ; Untyped                   ;
; C9_MODE                       ; BYPASS                    ; Untyped                   ;
; C0_PH                         ; 0                         ; Untyped                   ;
; C1_PH                         ; 0                         ; Untyped                   ;
; C2_PH                         ; 0                         ; Untyped                   ;
; C3_PH                         ; 0                         ; Untyped                   ;
; C4_PH                         ; 0                         ; Untyped                   ;
; C5_PH                         ; 0                         ; Untyped                   ;
; C6_PH                         ; 0                         ; Untyped                   ;
; C7_PH                         ; 0                         ; Untyped                   ;
; C8_PH                         ; 0                         ; Untyped                   ;
; C9_PH                         ; 0                         ; Untyped                   ;
; L0_HIGH                       ; 1                         ; Untyped                   ;
; L1_HIGH                       ; 1                         ; Untyped                   ;
; G0_HIGH                       ; 1                         ; Untyped                   ;
; G1_HIGH                       ; 1                         ; Untyped                   ;
; G2_HIGH                       ; 1                         ; Untyped                   ;
; G3_HIGH                       ; 1                         ; Untyped                   ;
; E0_HIGH                       ; 1                         ; Untyped                   ;
; E1_HIGH                       ; 1                         ; Untyped                   ;
; E2_HIGH                       ; 1                         ; Untyped                   ;
; E3_HIGH                       ; 1                         ; Untyped                   ;
; L0_LOW                        ; 1                         ; Untyped                   ;
; L1_LOW                        ; 1                         ; Untyped                   ;
; G0_LOW                        ; 1                         ; Untyped                   ;
; G1_LOW                        ; 1                         ; Untyped                   ;
; G2_LOW                        ; 1                         ; Untyped                   ;
; G3_LOW                        ; 1                         ; Untyped                   ;
; E0_LOW                        ; 1                         ; Untyped                   ;
; E1_LOW                        ; 1                         ; Untyped                   ;
; E2_LOW                        ; 1                         ; Untyped                   ;
; E3_LOW                        ; 1                         ; Untyped                   ;
; L0_INITIAL                    ; 1                         ; Untyped                   ;
; L1_INITIAL                    ; 1                         ; Untyped                   ;
; G0_INITIAL                    ; 1                         ; Untyped                   ;
; G1_INITIAL                    ; 1                         ; Untyped                   ;
; G2_INITIAL                    ; 1                         ; Untyped                   ;
; G3_INITIAL                    ; 1                         ; Untyped                   ;
; E0_INITIAL                    ; 1                         ; Untyped                   ;
; E1_INITIAL                    ; 1                         ; Untyped                   ;
; E2_INITIAL                    ; 1                         ; Untyped                   ;
; E3_INITIAL                    ; 1                         ; Untyped                   ;
; L0_MODE                       ; BYPASS                    ; Untyped                   ;
; L1_MODE                       ; BYPASS                    ; Untyped                   ;
; G0_MODE                       ; BYPASS                    ; Untyped                   ;
; G1_MODE                       ; BYPASS                    ; Untyped                   ;
; G2_MODE                       ; BYPASS                    ; Untyped                   ;
; G3_MODE                       ; BYPASS                    ; Untyped                   ;
; E0_MODE                       ; BYPASS                    ; Untyped                   ;
; E1_MODE                       ; BYPASS                    ; Untyped                   ;
; E2_MODE                       ; BYPASS                    ; Untyped                   ;
; E3_MODE                       ; BYPASS                    ; Untyped                   ;
; L0_PH                         ; 0                         ; Untyped                   ;
; L1_PH                         ; 0                         ; Untyped                   ;
; G0_PH                         ; 0                         ; Untyped                   ;
; G1_PH                         ; 0                         ; Untyped                   ;
; G2_PH                         ; 0                         ; Untyped                   ;
; G3_PH                         ; 0                         ; Untyped                   ;
; E0_PH                         ; 0                         ; Untyped                   ;
; E1_PH                         ; 0                         ; Untyped                   ;
; E2_PH                         ; 0                         ; Untyped                   ;
; E3_PH                         ; 0                         ; Untyped                   ;
; M_PH                          ; 0                         ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                   ;
; CLK0_COUNTER                  ; G0                        ; Untyped                   ;
; CLK1_COUNTER                  ; G0                        ; Untyped                   ;
; CLK2_COUNTER                  ; G0                        ; Untyped                   ;
; CLK3_COUNTER                  ; G0                        ; Untyped                   ;
; CLK4_COUNTER                  ; G0                        ; Untyped                   ;
; CLK5_COUNTER                  ; G0                        ; Untyped                   ;
; CLK6_COUNTER                  ; E0                        ; Untyped                   ;
; CLK7_COUNTER                  ; E1                        ; Untyped                   ;
; CLK8_COUNTER                  ; E2                        ; Untyped                   ;
; CLK9_COUNTER                  ; E3                        ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                   ;
; M_TIME_DELAY                  ; 0                         ; Untyped                   ;
; N_TIME_DELAY                  ; 0                         ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                   ;
; VCO_POST_SCALE                ; 0                         ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                   ;
; CBXI_PARAMETER                ; hnr_pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE            ;
+-------------------------------+---------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hnr_fifo:fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------+
; Parameter Name          ; Value       ; Type                                            ;
+-------------------------+-------------+-------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                         ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH               ; 32          ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                  ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                         ;
; USE_EAB                 ; ON          ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                         ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                         ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                         ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                  ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                         ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                         ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                         ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                         ;
; CBXI_PARAMETER          ; dcfifo_mmf1 ; Untyped                                         ;
+-------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:FPGA                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 131                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 131                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_node_crc_hiword                             ; 46614                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_node_crc_loword                             ; 48416                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_FPGA_FPGA_1_4edd,basic,1,sld_reserved_FPGA_FPGA_3_ec3b,                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 419                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 16                                                               ;
; Entity Instance                           ; ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 32                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram_bb:ram_inst|ram_ca:ram_ca1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 32                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram_bb:ram_inst|ram_ca:ram_ca2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 32                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram_bb:ram_inst|ram_ca:ram_ca3|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 32                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram_bb:ram_inst|ram_ca:ram_ca4|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 32                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram_bb:ram_inst|ram_ca:ram_ca5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 32                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram_bb:ram_inst|ram_ca:ram_ca6|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 32                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram_bb:ram_inst|ram_ca:ram_ca7|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 32                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 47                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1504                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram_bb:ram_inst|ram_msg:ram_msg1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 47                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1504                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram_bb:ram_inst|ram_msg:ram_msg2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 47                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1504                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram_bb:ram_inst|ram_msg:ram_msg3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 47                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1504                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram_bb:ram_inst|ram_msg:ram_msg4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 47                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1504                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram_bb:ram_inst|ram_msg:ram_msg5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 47                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1504                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram_bb:ram_inst|ram_msg:ram_msg6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 47                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1504                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram_bb:ram_inst|ram_msg:ram_msg7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 47                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1504                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; sig_pll:pll|altpll:altpll_component      ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; hnr_pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                            ;
+----------------------------+--------------------------------------------+
; Name                       ; Value                                      ;
+----------------------------+--------------------------------------------+
; Number of entity instances ; 1                                          ;
; Entity Instance            ; hnr_fifo:fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                 ;
;     -- LPM_WIDTH           ; 32                                         ;
;     -- LPM_NUMWORDS        ; 1024                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                        ;
;     -- USE_EAB             ; ON                                         ;
+----------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stream:stream_inst"                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; DATA_DIR     ; Input  ; Info     ; Stuck at GND                                                                        ;
; usb_rd_cnt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usb_wr_cnt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usb_rd_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usb_wr_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hnr_pll:pll_inst"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sig_pll:pll"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_bb:ram_inst"                                                                                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; delay_ca0 ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "delay_ca0[9..1]" will be connected to GND. ;
; data_ca   ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "data_ca[7..1]" have no fanouts                         ;
; data_ca   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; data_msg  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "data_msg[7..1]" have no fanouts                        ;
; data_msg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m8"                                                                                              ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; sin  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "sin[15..1]" have no fanouts ;
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; cos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c8"                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; pha_chtr ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; sin      ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "sin[15..1]" have no fanouts ;
; sin      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; cos      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m7"                                                                                              ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; sin  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "sin[15..1]" have no fanouts ;
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; cos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c7"                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; pha_chtr ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; sin      ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "sin[15..1]" have no fanouts ;
; sin      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; cos      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m6"                                                                                              ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; sin  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "sin[15..1]" have no fanouts ;
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; cos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c6"                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; pha_chtr ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; sin      ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "sin[15..1]" have no fanouts ;
; sin      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; cos      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m5"                                                                                              ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; sin  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "sin[15..1]" have no fanouts ;
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; cos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c5"                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; pha_chtr ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; sin      ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "sin[15..1]" have no fanouts ;
; sin      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; cos      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m4"                                                                                              ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; sin  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "sin[15..1]" have no fanouts ;
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; cos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c4"                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; pha_chtr ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; sin      ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "sin[15..1]" have no fanouts ;
; sin      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; cos      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m3"                                                                                              ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; sin  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "sin[15..1]" have no fanouts ;
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; cos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c3"                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; pha_chtr ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; sin      ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "sin[15..1]" have no fanouts ;
; sin      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; cos      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m2"                                                                                              ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; sin  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "sin[15..1]" have no fanouts ;
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; cos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c2"                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; pha_chtr ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; sin      ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "sin[15..1]" have no fanouts ;
; sin      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; cos      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_m1"                                                                                              ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; sin  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "sin[15..1]" have no fanouts ;
; sin  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; cos  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst|NCO:nco_c1"                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; pha_chtr ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; sin      ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "sin[15..1]" have no fanouts ;
; sin      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; cos      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_bb:nco_inst"                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                              ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; fre_1023k0  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (28 bits) it drives.  Extra input bit(s) "fre_1023k0[27..1]" will be connected to GND. ;
; pha_1023k0  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (28 bits) it drives.  Extra input bit(s) "pha_1023k0[27..1]" will be connected to GND. ;
; clk_carrier ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; FPGA          ; 131                 ; 131              ; 4096         ; 1        ; continuous             ; sequential           ; 3                  ; 2                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------+
; Elapsed Time Per Partition        ;
+--------------------+--------------+
; Partition Name     ; Elapsed Time ;
+--------------------+--------------+
; sld_signaltap:FPGA ; 00:00:12     ;
; Top                ; 00:00:00     ;
; sld_hub:auto_hub   ; 00:00:00     ;
+--------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "FPGA"                                                                                                                                                                                               ;
+----------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                   ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                            ; Details ;
+----------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; CLK_IN                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_IN                                                                                                                       ; N/A     ;
; CLK_IN                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLK_IN                                                                                                                       ; N/A     ;
; SCLK                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sig_pll:pll|altpll:altpll_component|sig_pll_altpll:auto_generated|wire_pll1_clk[0]                                           ; N/A     ;
; USB3_CTL0                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|SLCS~_wirecell                                                                                            ; N/A     ;
; USB3_CTL0                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|SLCS~_wirecell                                                                                            ; N/A     ;
; USB3_CTL1                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                                                                                                         ; N/A     ;
; USB3_CTL1                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                                                                                                         ; N/A     ;
; USB3_CTL11                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                                                                                                         ; N/A     ;
; USB3_CTL11                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                                                                                                         ; N/A     ;
; USB3_CTL12                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                                                                                                         ; N/A     ;
; USB3_CTL12                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~VCC                                                                                                                         ; N/A     ;
; USB3_CTL2                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|SLOE~_wirecell                                                                                            ; N/A     ;
; USB3_CTL2                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|SLOE~_wirecell                                                                                            ; N/A     ;
; USB3_CTL3                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|SLRD~_wirecell                                                                                            ; N/A     ;
; USB3_CTL3                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|SLRD~_wirecell                                                                                            ; N/A     ;
; USB3_CTL4                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_CTL4                                                                                                                    ; N/A     ;
; USB3_CTL4                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_CTL4                                                                                                                    ; N/A     ;
; USB3_CTL5                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_CTL5                                                                                                                    ; N/A     ;
; USB3_CTL5                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_CTL5                                                                                                                    ; N/A     ;
; USB3_DQ[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[0]                                                                                                                   ; N/A     ;
; USB3_DQ[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[0]                                                                                                                   ; N/A     ;
; USB3_DQ[10]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[10]                                                                                                                  ; N/A     ;
; USB3_DQ[10]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[10]                                                                                                                  ; N/A     ;
; USB3_DQ[11]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[11]                                                                                                                  ; N/A     ;
; USB3_DQ[11]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[11]                                                                                                                  ; N/A     ;
; USB3_DQ[12]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[12]                                                                                                                  ; N/A     ;
; USB3_DQ[12]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[12]                                                                                                                  ; N/A     ;
; USB3_DQ[13]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[13]                                                                                                                  ; N/A     ;
; USB3_DQ[13]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[13]                                                                                                                  ; N/A     ;
; USB3_DQ[14]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[14]                                                                                                                  ; N/A     ;
; USB3_DQ[14]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[14]                                                                                                                  ; N/A     ;
; USB3_DQ[15]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[15]                                                                                                                  ; N/A     ;
; USB3_DQ[15]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[15]                                                                                                                  ; N/A     ;
; USB3_DQ[16]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[16]                                                                                                                  ; N/A     ;
; USB3_DQ[16]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[16]                                                                                                                  ; N/A     ;
; USB3_DQ[17]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[17]                                                                                                                  ; N/A     ;
; USB3_DQ[17]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[17]                                                                                                                  ; N/A     ;
; USB3_DQ[18]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[18]                                                                                                                  ; N/A     ;
; USB3_DQ[18]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[18]                                                                                                                  ; N/A     ;
; USB3_DQ[19]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[19]                                                                                                                  ; N/A     ;
; USB3_DQ[19]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[19]                                                                                                                  ; N/A     ;
; USB3_DQ[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[1]                                                                                                                   ; N/A     ;
; USB3_DQ[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[1]                                                                                                                   ; N/A     ;
; USB3_DQ[20]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[20]                                                                                                                  ; N/A     ;
; USB3_DQ[20]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[20]                                                                                                                  ; N/A     ;
; USB3_DQ[21]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[21]                                                                                                                  ; N/A     ;
; USB3_DQ[21]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[21]                                                                                                                  ; N/A     ;
; USB3_DQ[22]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[22]                                                                                                                  ; N/A     ;
; USB3_DQ[22]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[22]                                                                                                                  ; N/A     ;
; USB3_DQ[23]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[23]                                                                                                                  ; N/A     ;
; USB3_DQ[23]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[23]                                                                                                                  ; N/A     ;
; USB3_DQ[24]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[24]                                                                                                                  ; N/A     ;
; USB3_DQ[24]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[24]                                                                                                                  ; N/A     ;
; USB3_DQ[25]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[25]                                                                                                                  ; N/A     ;
; USB3_DQ[25]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[25]                                                                                                                  ; N/A     ;
; USB3_DQ[26]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[26]                                                                                                                  ; N/A     ;
; USB3_DQ[26]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[26]                                                                                                                  ; N/A     ;
; USB3_DQ[27]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[27]                                                                                                                  ; N/A     ;
; USB3_DQ[27]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[27]                                                                                                                  ; N/A     ;
; USB3_DQ[28]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[28]                                                                                                                  ; N/A     ;
; USB3_DQ[28]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[28]                                                                                                                  ; N/A     ;
; USB3_DQ[29]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[29]                                                                                                                  ; N/A     ;
; USB3_DQ[29]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[29]                                                                                                                  ; N/A     ;
; USB3_DQ[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[2]                                                                                                                   ; N/A     ;
; USB3_DQ[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[2]                                                                                                                   ; N/A     ;
; USB3_DQ[30]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[30]                                                                                                                  ; N/A     ;
; USB3_DQ[30]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[30]                                                                                                                  ; N/A     ;
; USB3_DQ[31]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[31]                                                                                                                  ; N/A     ;
; USB3_DQ[31]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[31]                                                                                                                  ; N/A     ;
; USB3_DQ[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[3]                                                                                                                   ; N/A     ;
; USB3_DQ[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[3]                                                                                                                   ; N/A     ;
; USB3_DQ[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[4]                                                                                                                   ; N/A     ;
; USB3_DQ[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[4]                                                                                                                   ; N/A     ;
; USB3_DQ[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[5]                                                                                                                   ; N/A     ;
; USB3_DQ[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[5]                                                                                                                   ; N/A     ;
; USB3_DQ[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[6]                                                                                                                   ; N/A     ;
; USB3_DQ[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[6]                                                                                                                   ; N/A     ;
; USB3_DQ[7]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[7]                                                                                                                   ; N/A     ;
; USB3_DQ[7]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[7]                                                                                                                   ; N/A     ;
; USB3_DQ[8]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[8]                                                                                                                   ; N/A     ;
; USB3_DQ[8]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[8]                                                                                                                   ; N/A     ;
; USB3_DQ[9]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[9]                                                                                                                   ; N/A     ;
; USB3_DQ[9]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; USB3_DQ[9]                                                                                                                   ; N/A     ;
; USB3_PCLK                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; hnr_pll:pll_inst|altpll:altpll_component|hnr_pll_altpll:auto_generated|wire_pll1_clk[1]                                      ; N/A     ;
; USB3_PCLK                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; hnr_pll:pll_inst|altpll:altpll_component|hnr_pll_altpll:auto_generated|wire_pll1_clk[1]                                      ; N/A     ;
; counter[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[0]~_wirecell                                                                                                         ; N/A     ;
; counter[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[0]~_wirecell                                                                                                         ; N/A     ;
; counter[10]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[10]                                                                                                                  ; N/A     ;
; counter[10]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[10]                                                                                                                  ; N/A     ;
; counter[11]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[11]                                                                                                                  ; N/A     ;
; counter[11]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[11]                                                                                                                  ; N/A     ;
; counter[12]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[12]                                                                                                                  ; N/A     ;
; counter[12]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[12]                                                                                                                  ; N/A     ;
; counter[13]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[13]                                                                                                                  ; N/A     ;
; counter[13]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[13]                                                                                                                  ; N/A     ;
; counter[14]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[14]                                                                                                                  ; N/A     ;
; counter[14]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[14]                                                                                                                  ; N/A     ;
; counter[15]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[15]                                                                                                                  ; N/A     ;
; counter[15]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[15]                                                                                                                  ; N/A     ;
; counter[16]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[16]                                                                                                                  ; N/A     ;
; counter[16]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[16]                                                                                                                  ; N/A     ;
; counter[17]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[17]                                                                                                                  ; N/A     ;
; counter[17]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[17]                                                                                                                  ; N/A     ;
; counter[18]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[18]                                                                                                                  ; N/A     ;
; counter[18]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[18]                                                                                                                  ; N/A     ;
; counter[19]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[19]                                                                                                                  ; N/A     ;
; counter[19]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[19]                                                                                                                  ; N/A     ;
; counter[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[1]                                                                                                                   ; N/A     ;
; counter[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[1]                                                                                                                   ; N/A     ;
; counter[20]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[20]                                                                                                                  ; N/A     ;
; counter[20]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[20]                                                                                                                  ; N/A     ;
; counter[21]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[21]                                                                                                                  ; N/A     ;
; counter[21]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[21]                                                                                                                  ; N/A     ;
; counter[22]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[22]                                                                                                                  ; N/A     ;
; counter[22]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[22]                                                                                                                  ; N/A     ;
; counter[23]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[23]                                                                                                                  ; N/A     ;
; counter[23]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[23]                                                                                                                  ; N/A     ;
; counter[24]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[24]                                                                                                                  ; N/A     ;
; counter[24]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[24]                                                                                                                  ; N/A     ;
; counter[25]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[25]                                                                                                                  ; N/A     ;
; counter[25]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[25]                                                                                                                  ; N/A     ;
; counter[26]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[26]                                                                                                                  ; N/A     ;
; counter[26]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[26]                                                                                                                  ; N/A     ;
; counter[27]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[27]                                                                                                                  ; N/A     ;
; counter[27]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[27]                                                                                                                  ; N/A     ;
; counter[28]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[28]                                                                                                                  ; N/A     ;
; counter[28]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[28]                                                                                                                  ; N/A     ;
; counter[29]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[29]                                                                                                                  ; N/A     ;
; counter[29]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[29]                                                                                                                  ; N/A     ;
; counter[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[2]                                                                                                                   ; N/A     ;
; counter[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[2]                                                                                                                   ; N/A     ;
; counter[30]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[30]                                                                                                                  ; N/A     ;
; counter[30]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[30]                                                                                                                  ; N/A     ;
; counter[31]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[31]                                                                                                                  ; N/A     ;
; counter[31]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[31]                                                                                                                  ; N/A     ;
; counter[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[3]                                                                                                                   ; N/A     ;
; counter[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[3]                                                                                                                   ; N/A     ;
; counter[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[4]                                                                                                                   ; N/A     ;
; counter[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[4]                                                                                                                   ; N/A     ;
; counter[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[5]                                                                                                                   ; N/A     ;
; counter[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[5]                                                                                                                   ; N/A     ;
; counter[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[6]                                                                                                                   ; N/A     ;
; counter[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[6]                                                                                                                   ; N/A     ;
; counter[7]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[7]                                                                                                                   ; N/A     ;
; counter[7]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[7]                                                                                                                   ; N/A     ;
; counter[8]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[8]                                                                                                                   ; N/A     ;
; counter[8]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[8]                                                                                                                   ; N/A     ;
; counter[9]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[9]                                                                                                                   ; N/A     ;
; counter[9]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter[9]                                                                                                                   ; N/A     ;
; hnr_fifo:fifo_inst|rdclk               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; hnr_pll:pll_inst|altpll:altpll_component|hnr_pll_altpll:auto_generated|wire_pll1_clk[0]                                      ; N/A     ;
; hnr_fifo:fifo_inst|rdclk               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; hnr_pll:pll_inst|altpll:altpll_component|hnr_pll_altpll:auto_generated|wire_pll1_clk[0]                                      ; N/A     ;
; hnr_fifo:fifo_inst|rdempty             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; hnr_fifo:fifo_inst|rdempty             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; hnr_fifo:fifo_inst|rdreq               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]           ; N/A     ;
; hnr_fifo:fifo_inst|rdreq               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]           ; N/A     ;
; hnr_fifo:fifo_inst|wrfull              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|cmpr_f66:wrfull_eq_comp|aneb_result_wire[0]~_wirecell  ; N/A     ;
; hnr_fifo:fifo_inst|wrfull              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|cmpr_f66:wrfull_eq_comp|aneb_result_wire[0]~_wirecell  ; N/A     ;
; hnr_fifo:fifo_inst|wrreq               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|wrreq                                                                                                     ; N/A     ;
; hnr_fifo:fifo_inst|wrreq               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|wrreq                                                                                                     ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[0]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[0]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[10]                                                                                            ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[10]                                                                                            ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[11]                                                                                            ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[11]                                                                                            ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[12]                                                                                            ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[12]                                                                                            ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[13]                                                                                            ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[13]                                                                                            ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[1]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[1]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[2]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[2]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[3]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[3]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[4]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[4]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[5]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[5]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[6]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[6]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[7]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[7]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[8]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[8]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[9]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_cnt[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_cnt[9]                                                                                             ; N/A     ;
; stream_out:stream_inst|usb_rd_state[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_state[0]                                                                                           ; N/A     ;
; stream_out:stream_inst|usb_rd_state[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_state[0]                                                                                           ; N/A     ;
; stream_out:stream_inst|usb_rd_state[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_state[1]                                                                                           ; N/A     ;
; stream_out:stream_inst|usb_rd_state[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_state[1]                                                                                           ; N/A     ;
; stream_out:stream_inst|usb_rd_state[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_state[2]                                                                                           ; N/A     ;
; stream_out:stream_inst|usb_rd_state[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; stream:stream_inst|usb_rd_state[2]                                                                                           ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[16]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[16]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[17]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[17]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[18]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[18]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[19]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[19]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[20]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[20]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[21]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[21]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[22]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[22]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[23]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[23]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[24]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[24]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[25]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[25]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[26]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[26]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[27]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[27]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[28]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[28]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[29]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[29]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[30]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[30]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[31]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[31]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_cnt[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_state[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_state[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_state[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_state[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_state[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
; stream_out:stream_inst|usb_wr_state[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                          ; N/A     ;
+----------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Mar 07 17:06:49 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file nco_bb.v
    Info (12023): Found entity 1: NCO_bb
Info (12021): Found 1 design units, including 1 entities, in source file nco.v
    Info (12023): Found entity 1: NCO
Info (12021): Found 1 design units, including 1 entities, in source file stream.v
    Info (12023): Found entity 1: stream
Info (12021): Found 1 design units, including 1 entities, in source file sincos.v
    Info (12023): Found entity 1: SINCOS
Info (12021): Found 1 design units, including 1 entities, in source file fpga.v
    Info (12023): Found entity 1: FPGA
Info (12021): Found 1 design units, including 1 entities, in source file hnr_pll.v
    Info (12023): Found entity 1: hnr_pll
Info (12021): Found 1 design units, including 1 entities, in source file hnr_fifo.v
    Info (12023): Found entity 1: hnr_fifo
Info (12021): Found 1 design units, including 1 entities, in source file sig_pll.v
    Info (12023): Found entity 1: sig_pll
Info (12021): Found 1 design units, including 1 entities, in source file fifo_doppler.v
    Info (12023): Found entity 1: fifo_doppler
Info (12021): Found 1 design units, including 1 entities, in source file ram_ca.v
    Info (12023): Found entity 1: ram_ca
Info (12021): Found 1 design units, including 1 entities, in source file ram_bb.v
    Info (12023): Found entity 1: ram_bb
Info (12021): Found 1 design units, including 1 entities, in source file ram_msg.v
    Info (12023): Found entity 1: ram_msg
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(84): created implicit net for "CLK_100M"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(85): created implicit net for "RESET_N"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(88): created implicit net for "clk_carrier0"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(95): created implicit net for "clk_1023k0"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(104): created implicit net for "clk_carrier1"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(111): created implicit net for "clk_1023k1"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(120): created implicit net for "clk_carrier2"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(127): created implicit net for "clk_1023k2"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(136): created implicit net for "clk_carrier3"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(143): created implicit net for "clk_1023k3"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(152): created implicit net for "clk_carrier4"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(159): created implicit net for "clk_1023k4"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(168): created implicit net for "clk_carrier5"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(175): created implicit net for "clk_1023k5"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(184): created implicit net for "clk_carrier6"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(191): created implicit net for "clk_1023k6"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(200): created implicit net for "clk_carrier7"
Warning (10236): Verilog HDL Implicit Net warning at NCO_bb.v(207): created implicit net for "clk_1023k7"
Warning (10236): Verilog HDL Implicit Net warning at FPGA.v(142): created implicit net for "fre_1023k0"
Warning (10236): Verilog HDL Implicit Net warning at FPGA.v(143): created implicit net for "pha_1023k0"
Warning (10236): Verilog HDL Implicit Net warning at FPGA.v(178): created implicit net for "rst_n"
Warning (10236): Verilog HDL Implicit Net warning at FPGA.v(181): created implicit net for "delay_ca0"
Info (12127): Elaborating entity "FPGA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at FPGA.v(50): object "pll_set" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA.v(62): object "USB3_FLAGB" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA.v(134): object "cnt1" assigned a value but never read
Info (12128): Elaborating entity "NCO_bb" for hierarchy "NCO_bb:nco_inst"
Warning (10034): Output port "clk_1023k" at NCO_bb.v(45) has no driver
Warning (10034): Output port "clk_carrier" at NCO_bb.v(46) has no driver
Info (12128): Elaborating entity "NCO" for hierarchy "NCO_bb:nco_inst|NCO:nco_c1"
Info (12128): Elaborating entity "SINCOS" for hierarchy "NCO_bb:nco_inst|NCO:nco_c1|SINCOS:u"
Critical Warning (10169): Verilog HDL warning at SINCOS.v(29): the port and data declarations for array port "sin" do not specify the same range for each dimension
Warning (10359): HDL warning at SINCOS.v(32): see declaration for object "sin"
Critical Warning (10169): Verilog HDL warning at SINCOS.v(29): the port and data declarations for array port "cos" do not specify the same range for each dimension
Warning (10359): HDL warning at SINCOS.v(32): see declaration for object "cos"
Warning (10036): Verilog HDL or VHDL warning at SINCOS.v(31): object "eps" assigned a value but never read
Info (12128): Elaborating entity "ram_bb" for hierarchy "ram_bb:ram_inst"
Info (12128): Elaborating entity "ram_ca" for hierarchy "ram_bb:ram_inst|ram_ca:ram_ca0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "Hex1.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_non1.tdf
    Info (12023): Found entity 1: altsyncram_non1
Info (12128): Elaborating entity "altsyncram_non1" for hierarchy "ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component|altsyncram_non1:auto_generated"
Info (12128): Elaborating entity "ram_msg" for hierarchy "ram_bb:ram_inst|ram_msg:ram_msg0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "Hex2.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "47"
    Info (12134): Parameter "numwords_b" = "1504"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3pn1.tdf
    Info (12023): Found entity 1: altsyncram_3pn1
Info (12128): Elaborating entity "altsyncram_3pn1" for hierarchy "ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated"
Info (12128): Elaborating entity "sig_pll" for hierarchy "sig_pll:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "sig_pll:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sig_pll:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "sig_pll:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "20"
    Info (12134): Parameter "clk0_phase_shift" = "1250"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sig_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sig_pll_altpll.v
    Info (12023): Found entity 1: sig_pll_altpll
Info (12128): Elaborating entity "sig_pll_altpll" for hierarchy "sig_pll:pll|altpll:altpll_component|sig_pll_altpll:auto_generated"
Info (12128): Elaborating entity "hnr_pll" for hierarchy "hnr_pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "hnr_pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "hnr_pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "hnr_pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "10"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=hnr_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/hnr_pll_altpll.v
    Info (12023): Found entity 1: hnr_pll_altpll
Info (12128): Elaborating entity "hnr_pll_altpll" for hierarchy "hnr_pll:pll_inst|altpll:altpll_component|hnr_pll_altpll:auto_generated"
Info (12128): Elaborating entity "hnr_fifo" for hierarchy "hnr_fifo:fifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "hnr_fifo:fifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "hnr_fifo:fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mmf1.tdf
    Info (12023): Found entity 1: dcfifo_mmf1
Info (12128): Elaborating entity "dcfifo_mmf1" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf
    Info (12023): Found entity 1: a_graycounter_rn6
Info (12128): Elaborating entity "a_graycounter_rn6" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_rn6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf
    Info (12023): Found entity 1: a_graycounter_n5c
Info (12128): Elaborating entity "a_graycounter_n5c" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|a_graycounter_n5c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d111.tdf
    Info (12023): Found entity 1: altsyncram_d111
Info (12128): Elaborating entity "altsyncram_d111" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c7d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_c7d
Info (12128): Elaborating entity "alt_synch_pipe_c7d" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_c7d:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf
    Info (12023): Found entity 1: dffpipe_b09
Info (12128): Elaborating entity "dffpipe_b09" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d7d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_d7d
Info (12128): Elaborating entity "alt_synch_pipe_d7d" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_d7d:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf
    Info (12023): Found entity 1: dffpipe_c09
Info (12128): Elaborating entity "dffpipe_c09" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12128): Elaborating entity "stream" for hierarchy "stream:stream_inst"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NCO_bb:nco_inst|CLK_100M" is missing source, defaulting to GND
    Warning (12110): Net "NCO_bb:nco_inst|RESET_N" is missing source, defaulting to GND
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_9qq.tdf
    Info (12023): Found entity 1: sld_ela_trigger_9qq
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_fpga_fpga_1_4edd.v
    Info (12023): Found entity 1: sld_reserved_FPGA_FPGA_1_4edd
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1lk.tdf
    Info (12023): Found entity 1: cmpr_1lk
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2lk.tdf
    Info (12023): Found entity 1: cmpr_2lk
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_fjk.tdf
    Info (12023): Found entity 1: cmpr_fjk
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_fpga_fpga_3_ec3b.v
    Info (12023): Found entity 1: sld_reserved_FPGA_FPGA_3_ec3b
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q224.tdf
    Info (12023): Found entity 1: altsyncram_q224
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_krc.tdf
    Info (12023): Found entity 1: mux_krc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf
    Info (12023): Found entity 1: cntr_qgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf
    Info (12023): Found entity 1: cmpr_lfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d8j.tdf
    Info (12023): Found entity 1: cntr_d8j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf
    Info (12023): Found entity 1: cntr_8fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "FPGA"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_msg:ram_msg7|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_msg:ram_msg6|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_msg:ram_msg5|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_msg:ram_msg4|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_msg:ram_msg3|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_msg:ram_msg2|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_msg:ram_msg1|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_msg:ram_msg0|altsyncram:altsyncram_component|altsyncram_3pn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_ca:ram_ca7|altsyncram:altsyncram_component|altsyncram_non1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_ca:ram_ca6|altsyncram:altsyncram_component|altsyncram_non1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_ca:ram_ca5|altsyncram:altsyncram_component|altsyncram_non1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_ca:ram_ca4|altsyncram:altsyncram_component|altsyncram_non1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_ca:ram_ca3|altsyncram:altsyncram_component|altsyncram_non1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_ca:ram_ca2|altsyncram:altsyncram_component|altsyncram_non1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_ca:ram_ca1|altsyncram:altsyncram_component|altsyncram_non1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_bb:ram_inst|ram_ca:ram_ca0|altsyncram:altsyncram_component|altsyncram_non1:auto_generated|q_b[0]"
Warning (12241): 18 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[0]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[1]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[2]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[3]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[4]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[5]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[6]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[7]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[7]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[8]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[8]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[9]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[9]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[10]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[10]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[11]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[11]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[12]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[12]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[13]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[13]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[14]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[14]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[15]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[15]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[16]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[16]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[17]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[17]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[18]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[18]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[19]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[19]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[20]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[20]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[21]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[21]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[22]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[22]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[23]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[23]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[24]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[24]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[25]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[25]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[26]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[26]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[27]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[27]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[28]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[28]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[29]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[29]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[30]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[30]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "data_u2p[31]" to the node "hnr_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_mmf1:auto_generated|altsyncram_d111:fifo_ram|q_b[31]" into a wire
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13008): TRI or OPNDRN buffers permanently disabled
    Warning (13010): Node "USB3_DQ[0]~synth"
    Warning (13010): Node "USB3_DQ[1]~synth"
    Warning (13010): Node "USB3_DQ[2]~synth"
    Warning (13010): Node "USB3_DQ[3]~synth"
    Warning (13010): Node "USB3_DQ[4]~synth"
    Warning (13010): Node "USB3_DQ[5]~synth"
    Warning (13010): Node "USB3_DQ[6]~synth"
    Warning (13010): Node "USB3_DQ[7]~synth"
    Warning (13010): Node "USB3_DQ[8]~synth"
    Warning (13010): Node "USB3_DQ[9]~synth"
    Warning (13010): Node "USB3_DQ[10]~synth"
    Warning (13010): Node "USB3_DQ[11]~synth"
    Warning (13010): Node "USB3_DQ[12]~synth"
    Warning (13010): Node "USB3_DQ[13]~synth"
    Warning (13010): Node "USB3_DQ[14]~synth"
    Warning (13010): Node "USB3_DQ[15]~synth"
    Warning (13010): Node "USB3_DQ[16]~synth"
    Warning (13010): Node "USB3_DQ[17]~synth"
    Warning (13010): Node "USB3_DQ[18]~synth"
    Warning (13010): Node "USB3_DQ[19]~synth"
    Warning (13010): Node "USB3_DQ[20]~synth"
    Warning (13010): Node "USB3_DQ[21]~synth"
    Warning (13010): Node "USB3_DQ[22]~synth"
    Warning (13010): Node "USB3_DQ[23]~synth"
    Warning (13010): Node "USB3_DQ[24]~synth"
    Warning (13010): Node "USB3_DQ[25]~synth"
    Warning (13010): Node "USB3_DQ[26]~synth"
    Warning (13010): Node "USB3_DQ[27]~synth"
    Warning (13010): Node "USB3_DQ[28]~synth"
    Warning (13010): Node "USB3_DQ[29]~synth"
    Warning (13010): Node "USB3_DQ[30]~synth"
    Warning (13010): Node "USB3_DQ[31]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "USB3_CTL1" is stuck at VCC
    Warning (13410): Pin "USB3_CTL11" is stuck at VCC
    Warning (13410): Pin "USB3_CTL12" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:FPGA"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "FPGA" to all 263 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4054 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 41 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 3808 logic cells
    Info (21064): Implemented 163 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 127 warnings
    Info: Peak virtual memory: 739 megabytes
    Info: Processing ended: Tue Mar 07 17:07:13 2017
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:24


