/// Auto-generated register definitions for Ethernet_MAC
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::ethernet_mac {

// ============================================================================
// Ethernet_MAC - Ethernet: media access control (MAC)
// Base Address: 0x40028000
// ============================================================================

/// Ethernet_MAC Register Structure
struct Ethernet_MAC_Registers {

    /// Ethernet MAC configuration register
    /// Offset: 0x0000
    /// Reset value: 0x00008000
    /// Access: read-write
    volatile uint32_t MACCR;

    /// Ethernet MAC frame filter register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MACFFR;

    /// Ethernet MAC hash table high register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MACHTHR;

    /// Ethernet MAC hash table low register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MACHTLR;

    /// Ethernet MAC MII address register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MACMIIAR;

    /// Ethernet MAC MII data register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MACMIIDR;

    /// Ethernet MAC flow control register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MACFCR;

    /// Ethernet MAC VLAN tag register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MACVLANTR;
    uint8_t RESERVED_0020[12]; ///< Reserved

    /// Ethernet MAC PMT control and status register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MACPMTCSR;
    uint8_t RESERVED_0030[4]; ///< Reserved

    /// Ethernet MAC debug register
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MACDBGR;

    /// Ethernet MAC interrupt status register
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    volatile uint32_t MACSR;

    /// Ethernet MAC interrupt mask register
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MACIMR;

    /// Ethernet MAC address 0 high register
    /// Offset: 0x0040
    /// Reset value: 0x0010FFFF
    volatile uint32_t MACA0HR;

    /// Ethernet MAC address 0 low register
    /// Offset: 0x0044
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t MACA0LR;

    /// Ethernet MAC address 1 high register
    /// Offset: 0x0048
    /// Reset value: 0x0000FFFF
    /// Access: read-write
    volatile uint32_t MACA1HR;

    /// Ethernet MAC address1 low register
    /// Offset: 0x004C
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t MACA1LR;

    /// Ethernet MAC address 2 high register
    /// Offset: 0x0050
    /// Reset value: 0x0000FFFF
    /// Access: read-write
    volatile uint32_t MACA2HR;

    /// Ethernet MAC address 2 low register
    /// Offset: 0x0054
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t MACA2LR;

    /// Ethernet MAC address 3 high register
    /// Offset: 0x0058
    /// Reset value: 0x0000FFFF
    /// Access: read-write
    volatile uint32_t MACA3HR;

    /// Ethernet MAC address 3 low register
    /// Offset: 0x005C
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t MACA3LR;
};

static_assert(sizeof(Ethernet_MAC_Registers) >= 96, "Ethernet_MAC_Registers size mismatch");

/// Ethernet_MAC peripheral instance
inline Ethernet_MAC_Registers* Ethernet_MAC() {
    return reinterpret_cast<Ethernet_MAC_Registers*>(0x40028000);
}

}  // namespace alloy::hal::st::stm32f4::ethernet_mac
