// Seed: 604444365
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wand id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd3
) (
    output tri0  id_0,
    output tri0  id_1,
    input  uwire _id_2,
    input  wire  id_3
);
  wire [id_2  ||  -1 : 1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  logic [1 'b0 : id_2] id_6;
endmodule
module module_2 #(
    parameter id_7 = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_4
  );
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire _id_7;
  wire id_8  [id_7 : 1];
endmodule
