#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jul 31 14:13:11 2018
# Process ID: 21712
# Current directory: C:/Users/mloui/Documents/ROIC/roic_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21884 C:\Users\mloui\Documents\ROIC\roic_test\roic_test.xpr
# Log file: C:/Users/mloui/Documents/ROIC/roic_test/vivado.log
# Journal file: C:/Users/mloui/Documents/ROIC/roic_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mloui/Documents/ROIC/roic_test/roic_test.xpr
open_bd_design {C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {6.25} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_CLKOUT2_DIVIDE {128} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT3_JITTER {245.480} CONFIG.CLKOUT3_PHASE_ERROR {114.212}] [get_bd_cells clk_wiz_1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_1/clk_out3]
endgroup
regenerate_bd_layout
reset_run base_mb_clk_wiz_1_0_synth_1
reset_run base_mb_xbar_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_project testing C:/Users/mloui/Documents/ROIC/testing -part xcku040-ffva1156-2-e
set_property board_part xilinx.com:kcu105:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
current_project roic_test
open_run synth_1 -name synth_1
place_ports clk_out3_0 G17
save_constraints
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project testing
delete_bd_objs [get_bd_cells microblaze_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
endgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {default_sysclk_300} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.CLKIN1_JITTER_PS {33.330000000000005} CONFIG.MMCM_DIVCLK_DIVIDE {15} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKIN1_PERIOD {3.333} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} CONFIG.CLKOUT1_JITTER {594.042} CONFIG.CLKOUT1_PHASE_ERROR {346.848}] [get_bd_cells clk_wiz_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "default_sysclk_300 ( 300 MHz System differential clock ) " }  [get_bd_intf_pins clk_wiz_0/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( FPGA Reset ) " }  [get_bd_pins clk_wiz_0/reset]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out1]
endgroup
save_bd_design
generate_target all [get_files  C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_clk_wiz_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mloui/Documents/ROIC/testing/testing.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mloui/Documents/ROIC/testing/testing.ip_user_files -ipstatic_source_dir C:/Users/mloui/Documents/ROIC/testing/testing.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mloui/Documents/ROIC/testing/testing.cache/compile_simlib/modelsim} {questa=C:/Users/mloui/Documents/ROIC/testing/testing.cache/compile_simlib/questa} {riviera=C:/Users/mloui/Documents/ROIC/testing/testing.cache/compile_simlib/riviera} {activehdl=C:/Users/mloui/Documents/ROIC/testing/testing.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports clk_out1_0 G17
set_property IOSTANDARD LVCMOS18 [get_ports [list clk_out1_0]]
file mkdir C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new
close [ open C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc w ]
add_files -fileset constrs_1 C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc
set_property target_constrs_file C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
open_hw
connect_hw_server
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xcku040_0] 0]
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
close_hw
close_design
open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
open_run synth_1 -name synth_1
close_design
startgroup
endgroup
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/locked]
endgroup
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xcku040_0] 0]
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {129.666} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
startgroup
endgroup
save_bd_design
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} CONFIG.MMCM_DIVCLK_DIVIDE {15} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} CONFIG.CLKOUT1_JITTER {594.042} CONFIG.CLKOUT1_PHASE_ERROR {346.848}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {6.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.625} CONFIG.CLKOUT1_JITTER {107.611} CONFIG.CLKOUT1_PHASE_ERROR {92.971}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
launch_runs synth_1 -jobs 4
delete_bd_objs [get_bd_nets clk_wiz_0_locked] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets reset_1] [get_bd_intf_nets default_sysclk_300_1] [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
endgroup
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_wiz_0/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Clk "New External Port (100 MHz)" }  [get_bd_pins clk_wiz_0/clk_in1]
delete_bd_objs [get_bd_nets clk_100MHz_1] [get_bd_ports clk_100MHz]
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {default_sysclk_300} CONFIG.RESET_BOARD_INTERFACE {reset} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.CLKIN1_JITTER_PS {33.330000000000005} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {6.625} CONFIG.MMCM_CLKIN1_PERIOD {3.333} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.625} CONFIG.CLKOUT1_JITTER {107.611} CONFIG.CLKOUT1_PHASE_ERROR {92.971}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_intf_net [get_bd_intf_ports default_sysclk_300] [get_bd_intf_pins clk_wiz_0/CLK_IN1_D]
connect_bd_net [get_bd_ports clk_out1_0] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_ports locked_0] [get_bd_pins clk_wiz_0/locked]
save_bd_design
launch_runs synth_1 -jobs 4
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_ports clk_out1_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out1]
endgroup
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
current_project roic_test
open_bd_design {C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd}
current_project testing
open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_ports clk_out1_0]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {15} CONFIG.MMCM_DIVCLK_DIVIDE {20} CONFIG.MMCM_CLKFBOUT_MULT_F {52.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {52.375} CONFIG.CLKOUT1_JITTER {478.277} CONFIG.CLKOUT1_PHASE_ERROR {446.811}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out1]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_clk_wiz_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xcku040_0] 0]
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/testing/testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
close_hw
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_out1_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_out1_0]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property IOSTANDARD LVCMOS25 [get_ports [list clk_out1_0]]
set_property IOSTANDARD LVCMOS18 [get_ports [list clk_out1_0]]
set_property IOSTANDARD LVCMOS15 [get_ports [list clk_out1_0]]
set_property IOSTANDARD LVCMOS12 [get_ports [list clk_out1_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_out1_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS18 [get_ports [list reset]]
set_property IOSTANDARD HSLVDCI_15 [get_ports [list clk_out1_0]]
set_property IOSTANDARD HSTL_II [get_ports [list clk_out1_0]]
set_property IOSTANDARD HSTL_I_DCI [get_ports [list clk_out1_0]]
set_property IOSTANDARD LVDCI_18 [get_ports [list clk_out1_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_out1_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list locked_0]]
set_property IOSTANDARD LVCMOS18 [get_ports [list locked_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_out1_0]]
set_property IOSTANDARD LVDS [get_ports [list default_sysclk_300_clk_p]]
set_property IOSTANDARD LVCMOS18 [get_ports [list clk_out1_0]]
set_property IOSTANDARD LVDS [get_ports [list clk_out1_0]]
set_property IOSTANDARD LVCMOS18 [get_ports [list clk_out1_0]]
open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
place_ports clk_out1_0 H12
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_out1_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list locked_0]]
place_ports clk_out1_0 G19
place_ports clk_out1_0 H19
place_ports clk_out1_0 K13
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_out1_0]]
