[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F45Q10 ]
[d frameptr 4065 ]
"4 /opt/microchip/xc8/v2.20/pic/sources/c99/common/fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"62 /opt/microchip/xc8/v2.20/pic/sources/c99/common/float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"86 /opt/microchip/xc8/v2.20/pic/sources/c99/common/ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 /opt/microchip/xc8/v2.20/pic/sources/c99/common/ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 /opt/microchip/xc8/v2.20/pic/sources/c99/common/ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 /opt/microchip/xc8/v2.20/pic/sources/c99/common/ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"10 /opt/microchip/xc8/v2.20/pic/sources/c99/common/sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 /opt/microchip/xc8/v2.20/pic/sources/c99/common/sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 /opt/microchip/xc8/v2.20/pic/sources/c99/common/sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"15 /opt/microchip/xc8/v2.20/pic/sources/c99/common/Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 /opt/microchip/xc8/v2.20/pic/sources/c99/common/Umul64.c
[v ___omul __omul `(uo  1 e 8 0 ]
"24 /home/mcuser/firmware/Test_EUSART.X/main.c
[v _main main `(v  1 e 1 0 ]
"62
[v _configEUSART configEUSART `(v  1 e 1 0 ]
"90
[v _configOSCI configOSCI `(v  1 e 1 0 ]
"13661 /opt/microchip/mplabx/v5.45/packs/Microchip/PIC18F-Q_DFP/1.8.154/xc8/pic/include/proc/pic18f45q10.h
[v _RX1PPS RX1PPS `VEuc  1 e 1 @3760 ]
[s S33 . 1 `uc 1 SSPIF 1 0 :1:0 
`uc 1 BCLIF 1 0 :1:1 
`uc 1 SSP2IF 1 0 :1:2 
`uc 1 BCL2IF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 TX2IF 1 0 :1:6 
`uc 1 RC2IF 1 0 :1:7 
]
"15780
[s S42 . 1 `uc 1 SSP1IF 1 0 :1:0 
`uc 1 BCL1IF 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
]
[u S48 . 1 `S33 1 . 1 0 `S42 1 . 1 0 ]
[v _PIR3bits PIR3bits `VES48  1 e 1 @3784 ]
[s S201 . 1 `uc 1 NDIV 1 0 :4:0 
`uc 1 NOSC 1 0 :3:4 
]
"16648
[s S204 . 1 `uc 1 NDIV0 1 0 :1:0 
`uc 1 NDIV1 1 0 :1:1 
`uc 1 NDIV2 1 0 :1:2 
`uc 1 NDIV3 1 0 :1:3 
`uc 1 NOSC0 1 0 :1:4 
`uc 1 NOSC1 1 0 :1:5 
`uc 1 NOSC2 1 0 :1:6 
]
[u S212 . 1 `S201 1 . 1 0 `S204 1 . 1 0 ]
[v _OSCCON1bits OSCCON1bits `VES212  1 e 1 @3795 ]
[s S227 . 1 `uc 1 CDIV 1 0 :4:0 
`uc 1 COSC 1 0 :3:4 
]
"16718
[s S230 . 1 `uc 1 CDIV0 1 0 :1:0 
`uc 1 CDIV1 1 0 :1:1 
`uc 1 CDIV2 1 0 :1:2 
`uc 1 CDIV3 1 0 :1:3 
`uc 1 COSC0 1 0 :1:4 
`uc 1 COSC1 1 0 :1:5 
`uc 1 COSC2 1 0 :1:6 
]
[u S238 . 1 `S227 1 . 1 0 `S230 1 . 1 0 ]
[v _OSCCON2bits OSCCON2bits `VES238  1 e 1 @3796 ]
[s S183 . 1 `uc 1 HFFRQ 1 0 :4:0 
]
"17050
[s S185 . 1 `uc 1 FRQ0 1 0 :1:0 
`uc 1 FRQ1 1 0 :1:1 
`uc 1 FRQ2 1 0 :1:2 
`uc 1 FRQ3 1 0 :1:3 
]
[u S190 . 1 `S183 1 . 1 0 `S185 1 . 1 0 ]
[v _OSCFRQbits OSCFRQbits `VES190  1 e 1 @3801 ]
"18514
[v _RC6PPS RC6PPS `VEuc  1 e 1 @3832 ]
[s S139 . 1 `uc 1 ANSELC0 1 0 :1:0 
`uc 1 ANSELC1 1 0 :1:1 
`uc 1 ANSELC2 1 0 :1:2 
`uc 1 ANSELC3 1 0 :1:3 
`uc 1 ANSELC4 1 0 :1:4 
`uc 1 ANSELC5 1 0 :1:5 
`uc 1 ANSELC6 1 0 :1:6 
`uc 1 ANSELC7 1 0 :1:7 
]
"20529
[u S148 . 1 `S139 1 . 1 0 ]
[v _ANSELCbits ANSELCbits `VES148  1 e 1 @3868 ]
[s S118 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"28082
[u S127 . 1 `S118 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES127  1 e 1 @3977 ]
"29739
[v _TX1REG TX1REG `VEuc  1 e 1 @3993 ]
"29793
[v _SP1BRG SP1BRG `VEus  1 e 2 @3994 ]
"29800
[v _SP1BRGL SP1BRGL `VEuc  1 e 1 @3994 ]
"29870
[v _SP1BRGH SP1BRGH `VEuc  1 e 1 @3995 ]
[s S162 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"29950
[u S171 . 1 `S162 1 . 1 0 ]
[v _RC1STAbits RC1STAbits `VES171  1 e 1 @3996 ]
[s S94 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"30130
[u S103 . 1 `S94 1 . 1 0 ]
[v _TX1STAbits TX1STAbits `VES103  1 e 1 @3997 ]
[s S73 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"30318
[u S82 . 1 `S73 1 . 1 0 ]
[v _BAUD1CONbits BAUD1CONbits `VES82  1 e 1 @3998 ]
"24 /home/mcuser/firmware/Test_EUSART.X/main.c
[v _main main `(v  1 e 1 0 ]
{
"58
} 0
"90
[v _configOSCI configOSCI `(v  1 e 1 0 ]
{
"102
} 0
"62
[v _configEUSART configEUSART `(v  1 e 1 0 ]
{
"87
} 0
