// Seed: 2854820607
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3
  );
  inout wire id_1;
  logic [1 : -1] id_4;
  ;
endmodule
module module_0 (
    input  tri   module_1,
    input  wand  id_1,
    output logic id_2
);
  generate
    for (id_4 = -1 < id_0; id_1; id_2 = 1) begin : LABEL_0
      assign id_2 = id_1;
    end
  endgenerate
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [1 : -1] id_6;
  ;
endmodule
