Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date             : Wed Feb 26 18:21:39 2020
| Host             : Qlala-Blade running 64-bit major release  (build 9200)
| Command          : report_power -file design_IP_wrapper_power_routed.rpt -pb design_IP_wrapper_power_summary_routed.pb -rpx design_IP_wrapper_power_routed.rpx
| Design           : design_IP_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.700        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.518        |
| Device Static (W)        | 0.182        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 53.9         |
| Junction Temperature (C) | 56.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.169 |       14 |       --- |             --- |
| Slice Logic              |     0.159 |   112992 |       --- |             --- |
|   LUT as Logic           |     0.130 |    35502 |     53200 |           66.73 |
|   Register               |     0.012 |    56336 |    106400 |           52.95 |
|   CARRY4                 |     0.010 |     3618 |     13300 |           27.20 |
|   LUT as Distributed RAM |     0.005 |     1992 |     17400 |           11.45 |
|   LUT as Shift Register  |     0.002 |     1256 |     17400 |            7.22 |
|   F7/F8 Muxes            |    <0.001 |       31 |     53200 |            0.06 |
|   Others                 |     0.000 |     5096 |       --- |             --- |
| Signals                  |     0.258 |    89129 |       --- |             --- |
| Block RAM                |     0.122 |       35 |       140 |           25.00 |
| MMCM                     |     0.236 |        2 |         4 |           50.00 |
| DSPs                     |     0.041 |       56 |       220 |           25.45 |
| I/O                      |    <0.001 |        8 |       200 |            4.00 |
| PS7                      |     1.534 |        1 |       --- |             --- |
| Static Power             |     0.182 |          |           |                 |
| Total                    |     2.700 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.768 |       0.743 |      0.026 |
| Vccaux    |       1.800 |     0.150 |       0.130 |      0.020 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.012 |       0.007 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.768 |       0.723 |      0.045 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------+----------------------------------------------------------------+-----------------+
| Clock                                 | Domain                                                         | Constraint (ns) |
+---------------------------------------+----------------------------------------------------------------+-----------------+
| AXI_clk_design_IP_clk_wiz_0_0         | design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0       |             8.5 |
| HLS_CLK_design_IP_clk_wiz_0_0         | design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0       |             8.2 |
| HLS_km_CLK_design_IP_clk_wiz_0_0      | design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0    |            10.0 |
| HLS_mul32_clk_design_IP_clk_wiz_1_0_1 | design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0 |            10.0 |
| HLS_mul64_clk_design_IP_clk_wiz_1_0_1 | design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0 |            10.0 |
| HLS_pear_clk_design_IP_clk_wiz_1_0_1  | design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0  |            10.0 |
| clk_fpga_0                            | design_IP_i/processing_system7_0/inst/FCLK_CLK0                |            10.0 |
| clk_fpga_0                            | design_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]   |            10.0 |
| clk_fpga_1                            | design_IP_i/processing_system7_0/inst/FCLK_CLK1                |            10.0 |
| clk_fpga_1                            | design_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]   |            10.0 |
| clkfbout_design_IP_clk_wiz_0_0        | design_IP_i/clk_wiz_0/inst/clkfbout_design_IP_clk_wiz_0_0      |            40.0 |
| clkfbout_design_IP_clk_wiz_1_0_1      | design_IP_i/clk_wiz_1/inst/clkfbout_design_IP_clk_wiz_1_0      |            10.0 |
+---------------------------------------+----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_IP_wrapper        |     2.518 |
|   design_IP_i            |     2.518 |
|     axi_interconnect_0   |     0.092 |
|       s00_couplers       |     0.008 |
|       s01_couplers       |     0.010 |
|       s02_couplers       |     0.009 |
|       s03_couplers       |     0.006 |
|       s04_couplers       |     0.008 |
|       s05_couplers       |     0.006 |
|       s06_couplers       |     0.007 |
|       s07_couplers       |     0.008 |
|       s08_couplers       |     0.007 |
|       s09_couplers       |     0.009 |
|       xbar               |     0.013 |
|     axi_interconnect_1   |     0.010 |
|       m01_couplers       |     0.001 |
|       s00_couplers       |     0.004 |
|       xbar               |     0.001 |
|     clk_wiz_0            |     0.130 |
|       inst               |     0.130 |
|     clk_wiz_1            |     0.108 |
|       inst               |     0.108 |
|     kmeans_0             |     0.074 |
|       U0                 |     0.074 |
|     multiply_block_0     |     0.136 |
|       U0                 |     0.136 |
|     multiply_block_32_0  |     0.076 |
|       U0                 |     0.076 |
|     multiply_block_64_0  |     0.110 |
|       U0                 |     0.110 |
|     pearson_0            |     0.222 |
|       U0                 |     0.222 |
|     processing_system7_0 |     1.536 |
|       inst               |     1.536 |
|     ps7_0_axi_periph     |     0.003 |
|       s00_couplers       |     0.003 |
|     smartconnect_0       |     0.021 |
|       inst               |     0.021 |
+--------------------------+-----------+


