# This Source Code Form is subject to the terms of the Mozilla
# Public License, v. 2.0. If a copy of the MPL was not distributed
# with this file, You can obtain one at https://mozilla.org/MPL/2.0/.
# Notice: The scope granted to MPL excludes the ASIC industry.
#
# Copyright (c) 2017 DUKELEC, All rights reserved.
#
# Author: Duke Fong <d@d-l.io>
#

import cocotb
from cocotb.binary import BinaryValue
from cocotb.triggers import RisingEdge, ReadOnly, Timer
from cocotb.clock import Clock

# pip3 install pythoncrc
from PyCRC.CRC16 import CRC16

def modbus_crc(data):
    return CRC16(modbus_flag=True).calculate(data).to_bytes(2, byteorder='little')

DFT_VERSION         = 0x0f

REG_VERSION         = 0x00
REG_SETTING         = 0x02
REG_IDLE_WAIT_LEN   = 0x04
REG_TX_PERMIT_LEN_L = 0x05
REG_TX_PERMIT_LEN_H = 0x06
REG_MAX_IDLE_LEN_L  = 0x07
REG_MAX_IDLE_LEN_H  = 0x08
REG_TX_PRE_LEN      = 0x09
REG_FILTER          = 0x0b
REG_DIV_LS_L        = 0x0c
REG_DIV_LS_H        = 0x0d
REG_DIV_HS_L        = 0x0e
REG_DIV_HS_H        = 0x0f
REG_INT_MASK        = 0x11
REG_INT_FLAG        = 0x12
REG_RX_LEN          = 0x13
REG_RX              = 0x14
REG_TX              = 0x15
REG_RX_CTRL         = 0x16
REG_TX_CTRL         = 0x17
REG_FILTER_M0       = 0x1a
REG_FILTER_M1       = 0x1b

BIT_SETTING_FULL_DUPLEX     = 1 << 6
BIT_SETTING_BREAK_SYNC      = 1 << 5
BIT_SETTING_ARBITRATE       = 1 << 4
BIT_SETTING_NO_DROP         = 1 << 3
BIT_SETTING_USER_CRC        = 1 << 2
BIT_SETTING_TX_INVERT       = 1 << 1
BIT_SETTING_TX_PUSH_PULL    = 1 << 0

BIT_FLAG_TX_ERROR           = 1 << 7
BIT_FLAG_TX_CD              = 1 << 6
BIT_FLAG_TX_BUF_CLEAN       = 1 << 5
BIT_FLAG_RX_ERROR           = 1 << 4
BIT_FLAG_RX_LOST            = 1 << 3
BIT_FLAG_RX_BREAK           = 1 << 2
BIT_FLAG_RX_PENDING         = 1 << 1
BIT_FLAG_BUS_IDLE           = 1 << 0

BIT_RX_RST                  = 1 << 4
BIT_RX_CLR_PENDING          = 1 << 1
BIT_RX_RST_POINTER          = 1 << 0

BIT_TX_SEND_BREAK           = 1 << 5
BIT_TX_ABORT                = 1 << 4
BIT_TX_START                = 1 << 1
BIT_TX_RST_POINTER          = 1 << 0


async def _send_bytes(dut, bytes_, sys_clk, factor, is_z=True):
    clk_period = 1000000000000 / sys_clk
    await Timer(1000)
    factor += 1
    for byte in bytes_:
        dut.bus_a.value = 0
        await Timer(factor * clk_period)
        for i in range(0, 8):
            if byte & 0x01 == 0:
                dut.bus_a.value = 0
            else:
                dut.bus_a.value = BinaryValue('z') if is_z else 1
            await Timer(factor * clk_period)
            byte = byte >> 1
        dut.bus_a.value = BinaryValue('z') if is_z else 1
        await Timer(factor * clk_period)
        dut.bus_a.value = BinaryValue('z')

# Pass in a frame of data from the outside of the dut.
async def send_frame(dut, bytes_, sys_clk, factor_l, factor_h):
    await _send_bytes(dut, bytes_[0:1], sys_clk, factor_l)
    await _send_bytes(dut, bytes_[1:], sys_clk, factor_h, False)
    await _send_bytes(dut, modbus_crc(bytes_), sys_clk, factor_h, False)


async def reset(dut, idx, duration=10000):
    dut._log.debug(f'idx{idx}: resetting')
    getattr(dut, f'reset{idx}').value = 0
    await Timer(duration)
    await RisingEdge(getattr(dut, f'clk{idx}'))
    getattr(dut, f'reset{idx}').value = 1
    dut._log.debug(f'idx{idx}: out of reset')
    getattr(dut, f'cs{idx}').value = 0

async def csr_read(dut, idx, address, burst=False, burst_end=False):
    addr_len = len(getattr(dut, f'csr_addr{idx}'))
    
    await RisingEdge(getattr(dut, f'clk{idx}'))
    getattr(dut, f'cs{idx}').value = 1
    getattr(dut, f'csr_addr{idx}').value = address
    getattr(dut, f'csr_read{idx}').value = 1
    if burst_end:
        getattr(dut, f'csr_read{idx}').value = 0
    await ReadOnly()
    data = getattr(dut, f'csr_rdata{idx}').value
    if not burst:
        await RisingEdge(getattr(dut, f'clk{idx}'))
        getattr(dut, f'csr_read{idx}').value = 0
        getattr(dut, f'csr_addr{idx}').value = BinaryValue('x' * addr_len)
        getattr(dut, f'cs{idx}').value = 0
    return data

async def csr_write(dut, idx, address, data, burst=False):
    addr_len = len(getattr(dut, f'csr_addr{idx}'))
    wdata_len = len(getattr(dut, f'csr_wdata{idx}'))
    
    await RisingEdge(getattr(dut, f'clk{idx}'))
    getattr(dut, f'cs{idx}').value = 1
    getattr(dut, f'csr_addr{idx}').value = address
    getattr(dut, f'csr_wdata{idx}').value = data
    getattr(dut, f'csr_write{idx}').value = 1
    if not burst:
        await RisingEdge(getattr(dut, f'clk{idx}'))
        getattr(dut, f'csr_write{idx}').value = 0
        getattr(dut, f'csr_addr{idx}').value = BinaryValue('x' * addr_len)
        getattr(dut, f'csr_wdata{idx}').value = BinaryValue('x' * wdata_len)
        getattr(dut, f'cs{idx}').value = 0


async def check_version(dut, idx):
    value = await csr_read(dut, idx, REG_VERSION)
    dut._log.info(f'idx{idx}: REG_VERSION: 0x%02x' % int(value))
    if value != DFT_VERSION:
        dut._log.error(f'idx{idx}: version mismatch')
        exit(-1)

async def set_div(dut, idx, div_ls, div_hs):
    await csr_write(dut, idx, REG_DIV_LS_H, div_ls >> 8, True)
    await csr_write(dut, idx, REG_DIV_LS_L, div_ls & 0xff, True)
    await csr_write(dut, idx, REG_DIV_HS_H, div_hs >> 8, True)
    await csr_write(dut, idx, REG_DIV_HS_L, div_hs & 0xff, False)

async def set_max_idle_len(dut, idx, max_idle_len):
    await csr_write(dut, idx, REG_MAX_IDLE_LEN_H, max_idle_len >> 8, True)
    await csr_write(dut, idx, REG_MAX_IDLE_LEN_L, max_idle_len & 0xff, False)

async def set_tx_permit_len(dut, idx, tx_permit_len):
    await csr_write(dut, idx, REG_TX_PERMIT_LEN_H, tx_permit_len >> 8, True)
    await csr_write(dut, idx, REG_TX_PERMIT_LEN_L, tx_permit_len & 0xff, False)

async def write_tx(dut, idx, bytes_):
    if len(bytes_) == 0:
        return
    for i in range(len(bytes_)):
        if i < len(bytes_) - 1:
            await csr_write(dut, idx, REG_TX, bytes_[i], True)
        else:
            await csr_write(dut, idx, REG_TX, bytes_[i], False)

async def read_rx(dut, idx, len_):
    ret = b''
    if len_ == 0:
        return ret
    await csr_read(dut, idx, REG_RX, True) # skip 1 clk ram output delay
    for i in range(len_):
        if i < len_ - 1:
            val = await csr_read(dut, idx, REG_RX, True)
        else:
            val = await csr_read(dut, idx, REG_RX, False, True)
        ret += bytes([int(val)])
    return ret


async def exit_err():
    await Timer(100, units='ns')
    exit(-1)

async def exit_ok():
    await Timer(10, units='us')
    with open('.exit_ok', 'w') as f:
        f.write('ok')

