#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 26 21:46:35 2024
# Process ID: 31104
# Current directory: F:/Desktop/Vivado_prj/8/axi_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33168 F:\Desktop\Vivado_prj\8\axi_test\axi_test.xpr
# Log file: F:/Desktop/Vivado_prj/8/axi_test/vivado.log
# Journal file: F:/Desktop/Vivado_prj/8/axi_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Desktop/Vivado_prj/8/axi_test/axi_test.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /axi_r_w_0]
upgrade_ip -vlnv xilinx.com:user:axi_r_w:2.0 [get_ips  design_1_axi_r_w_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_axi_r_w_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets util_vector_logic_0_Res] [get_bd_nets axi_r_w_0_m_axi_txn_done] [get_bd_nets axi_r_w_0_m_axi_error] [get_bd_intf_nets axi_r_w_0_M_AXI] [get_bd_cells axi_r_w_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:axi_r_w:2.0 axi_r_w_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_r_w_0/M_AXI} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_r_w_0/M_AXI]
regenerate_bd_layout
undo
undo
set_property location {4 1134 446} [get_bd_cells axi_r_w_0]
connect_bd_net [get_bd_ports m_axi_error_0] [get_bd_pins axi_r_w_0/m_axi_error]
connect_bd_net [get_bd_ports m_axi_txn_done_0] [get_bd_pins axi_r_w_0/m_axi_txn_done]
connect_bd_net [get_bd_pins axi_r_w_0/m_axi_init_axi_txn] [get_bd_pins util_vector_logic_0/Res]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_r_w_0/M_AXI} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_r_w_0/M_AXI]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_M_AXI_BURST_LEN {32} CONFIG.C_M_AXI_AWUSER_WIDTH {0} CONFIG.C_M_AXI_ARUSER_WIDTH {0} CONFIG.C_M_AXI_WUSER_WIDTH {0} CONFIG.C_M_AXI_RUSER_WIDTH {0} CONFIG.C_M_AXI_BUSER_WIDTH {0} CONFIG.C_M_AXI_CACHE_DEPTH {1024} CONFIG.C_M_AXI_WRITE_PTR_LENTH {10}] [get_bd_cells axi_r_w_0]
endgroup
startgroup
endgroup
report_ip_status -name ip_status 
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.C_M_AXI_TARGET_SLAVE_BASE_ADDR {0x00000000}] [get_bd_cells axi_r_w_0]
endgroup
save_bd_design
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
reset_run design_1_axi_r_w_0_1_synth_1
make_wrapper -files [get_files F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
report_ip_status -name ip_status 
generate_target all [get_files  F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_r_w_0_1] }
export_ip_user_files -of_objects [get_files F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 design_1_axi_r_w_0_1_synth_1
export_simulation -of_objects [get_files F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/Vivado_prj/6/axi_test/axi_test.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/Vivado_prj/6/axi_test/axi_test.ip_user_files -ipstatic_source_dir F:/Desktop/Vivado_prj/8/axi_test/axi_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/Vivado_prj/8/axi_test/axi_test.cache/compile_simlib/modelsim} {questa=F:/Desktop/Vivado_prj/8/axi_test/axi_test.cache/compile_simlib/questa} {riviera=F:/Desktop/Vivado_prj/8/axi_test/axi_test.cache/compile_simlib/riviera} {activehdl=F:/Desktop/Vivado_prj/8/axi_test/axi_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
file mkdir F:/Desktop/Vivado_prj/8/axi_test/axi_test.sdk
file copy -force F:/Desktop/Vivado_prj/8/axi_test/axi_test.runs/impl_1/design_1_wrapper.sysdef F:/Desktop/Vivado_prj/8/axi_test/axi_test.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/Desktop/Vivado_prj/8/axi_test/axi_test.sdk -hwspec F:/Desktop/Vivado_prj/8/axi_test/axi_test.sdk/design_1_wrapper.hdf
