
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
  **** SW Build 5238294 on Nov  8 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Oct 14 22:05:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'aa' on host 'rog.localdomain' (Linux_x86_64 version 6.6.87.2-microsoft-standard-WSL2) on Tue Oct 14 22:05:17 CST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/aa/FPGA_space/test/build'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
== 清理旧日志文件 ==
== 开始执行脚本，时间: Tue Oct 14 22:05:17 CST 2025 ==
== 创建/打开HLS项目 ==
INFO: [HLS 200-1510] Running: open_project key_led 
INFO: [HLS 200-10] Creating and opening project '/home/aa/FPGA_space/test/build/key_led'.
== 设置顶层函数 ==
INFO: [HLS 200-1510] Running: set_top key_led_top 
== 添加设计源文件 ==
INFO: [HLS 200-1510] Running: add_files ../src/key_led.cpp 
INFO: [HLS 200-10] Adding design file '../src/key_led.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/key_led.h 
INFO: [HLS 200-10] Adding design file '../src/key_led.h' to the project
== 添加测试文件 ==
INFO: [HLS 200-1510] Running: add_files -tb ../src/test.cpp 
INFO: [HLS 200-10] Adding test bench file '../src/test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/aa/FPGA_space/test/build/key_led/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
== 设置目标FPGA器件 ==
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
== 创建时钟约束 ==
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
== 运行C仿真（CSIM） ==
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../src/test.cpp in debug mode
   Compiling ../../../../../src/key_led.cpp in debug mode
   Generating csim.exe
-------------------------------
Test started.
key0=0, key1=0 -> led0=0, led1=0
key0=1, key1=0 -> led0=1, led1=0
key0=0, key1=1 -> led0=0, led1=1
key0=1, key1=1 -> led0=1, led1=1
Test passed.
-------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
== 运行C综合（CSYNTH） ==
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 641.723 MB.
INFO: [HLS 200-10] Analyzing design file '../src/key_led.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.47 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.09 seconds; current allocated memory: 643.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 316 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/test/build/key_led/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/test/build/key_led/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/test/build/key_led/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/test/build/key_led/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/test/build/key_led/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/test/build/key_led/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/test/build/key_led/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/test/build/key_led/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/test/build/key_led/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/test/build/key_led/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/test/build/key_led/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/test/build/key_led/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/test/build/key_led/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/test/build/key_led/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/test/build/key_led/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/aa/FPGA_space/test/build/key_led/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'key_led(ap_uint<2>, ap_uint<2>*)' into 'key_led_top(ap_uint<1>, ap_uint<1>, ap_uint<1>&, ap_uint<1>&)' (../src/key_led.cpp:23:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.3 seconds. CPU system time: 0.24 seconds. Elapsed time: 6.06 seconds; current allocated memory: 653.352 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 653.352 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 653.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 653.500 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 673.582 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 673.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'key_led_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'key_led_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 673.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 673.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'key_led_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'key_led_top/key0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_led_top/key1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_led_top/led0' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'led0' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_led_top/led1' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'led1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'key_led_top' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'key_led_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 673.582 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 673.582 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 673.582 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for key_led_top.
INFO: [VLOG 209-307] Generating Verilog RTL for key_led_top.
INFO: [HLS 200-789] **** Estimated Fmax: 585.72 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:08; Allocated memory: 32.113 MB.
== 运行C/RTL协同仿真（COSIM） ==
INFO: [HLS 200-1510] Running: cosim_design 
WARNING: [COSIM] found non-self-synchronizing top I/O key0
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis/2024.2/vcxx/libexec//clang++"
   Compiling apatb_key_led_top.cpp
   Compiling key_led.cpp_pre.cpp.tb.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Compiling apatb_key_led_top_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
-------------------------------
Test started.
key0=0, key1=0 -> led0=0, led1=0
key0=1, key1=0 -> led0=1, led1=0
key0=0, key1=1 -> led0=0, led1=1
key0=1, key1=1 -> led0=1, led1=1
Test passed.
-------------------------------
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_key_led_top_top glbl -Oenable_linking_all_libraries -prj key_led_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s key_led_top 
Multi-threading is on. Using 30 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/key_led_top_sparsemux_7_2_2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_led_top_sparsemux_7_2_2_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/key_led_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_led_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/key_led_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_key_led_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.key_led_top_sparsemux_7_2_2_1_1(...
Compiling module xil_defaultlib.key_led_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor
Compiling module xil_defaultlib.apatb_key_led_top_top
Compiling module work.glbl
Built simulation snapshot key_led_top

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Oct 14 22:05:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/key_led_top/xsim_script.tcl
# xsim {key_led_top} -autoloadwcfg -tclbatch {key_led_top.tcl}
Time resolution is 1 ps
source key_led_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [n/a] @ "125000"
// RTL Simulation : 1 / 4 [n/a] @ "145000"
// RTL Simulation : 2 / 4 [n/a] @ "155000"
// RTL Simulation : 3 / 4 [n/a] @ "165000"
// RTL Simulation : 4 / 4 [n/a] @ "175000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 225 ns : File "/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/key_led_top.autotb.v" Line 358
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct 14 22:05:42 2025...
INFO: [COSIM 212-316] Starting C post checking ...
-------------------------------
Test started.
key0=0, key1=0 -> led0=0, led1=0
key0=1, key1=0 -> led0=1, led1=0
key0=0, key1=1 -> led0=0, led1=1
key0=1, key1=1 -> led0=1, led1=1
Test passed.
-------------------------------
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:00:12; Allocated memory: 4.715 MB.
== 开始导出IP核 ==
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -ipname key_led_top 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /opt/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Oct 14 22:05:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/aa/FPGA_space/test/build/key_led/solution1/solution1_data.json outdir=/home/aa/FPGA_space/test/build/key_led/solution1/impl/ip srcdir=/home/aa/FPGA_space/test/build/key_led/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/aa/FPGA_space/test/build/key_led/solution1/impl/ip/misc
INFO: Copied 2 verilog file(s) to /home/aa/FPGA_space/test/build/key_led/solution1/impl/ip/hdl/verilog
INFO: Copied 2 vhdl file(s) to /home/aa/FPGA_space/test/build/key_led/solution1/impl/ip/hdl/vhdl
INFO: Import ports from HDL: /home/aa/FPGA_space/test/build/key_led/solution1/impl/ip/hdl/vhdl/key_led_top.vhd (key_led_top)
INFO: Add data interface key0
INFO: Add data interface key1
INFO: Add data interface led0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add data interface led1
INFO: Add reset interface ap_rst
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/aa/FPGA_space/test/build/key_led/solution1/impl/ip/component.xml
INFO: Created IP archive /home/aa/FPGA_space/test/build/key_led/solution1/impl/ip/xilinx_com_hls_key_led_top_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue Oct 14 22:05:51 2025...
INFO: [HLS 200-802] Generated output file key_led/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:18; Allocated memory: 0.000 MB.
== 脚本执行结束，退出Vitis HLS工具 ==
INFO: [HLS 200-112] Total CPU user time: 23.49 seconds. Total CPU system time: 4.17 seconds. Total elapsed time: 45.01 seconds; peak allocated memory: 678.297 MB.
