# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/ec67/hdl" --include "../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/8713/hdl" \
"../../../../../source/axi4_lite_layer_connector/rtl/axi4_lite_layer_connector.v" \
"../../../../../source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
