{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423538349341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423538349341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 22:19:08 2015 " "Processing started: Mon Feb 09 22:19:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423538349341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1423538349341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tile -c tile " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tile -c tile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1423538349341 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" 182 -1 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" 231 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" 445 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" 1184 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" 3664 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" 3304 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" 1041 0 0 } } { "g_pciecore_sgxv_wrapper.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pciecore_sgxv_wrapper.sv" 761 0 0 } } { "stratixvgx_pcie_bridge.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/stratixvgx_pcie_bridge.v" 817 0 0 } } { "g_avalon2if.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_avalon2if.tdf" 169 0 0 } } { "tile_if.tdf" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile_if.tdf" 92 0 0 } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 427 0 0 } }  } 0 15104 "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1423538429151 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" 182 -1 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" 231 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" 445 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" 1184 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" 3664 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" 3304 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" 1041 0 0 } } { "g_pciecore_sgxv_wrapper.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pciecore_sgxv_wrapper.sv" 761 0 0 } } { "stratixvgx_pcie_bridge.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/stratixvgx_pcie_bridge.v" 817 0 0 } } { "g_avalon2if.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_avalon2if.tdf" 169 0 0 } } { "tile_if.tdf" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile_if.tdf" 92 0 0 } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 427 0 0 } }  } 0 15104 "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1423538429166 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" 182 -1 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" 231 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" 445 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" 1184 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" 3664 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" 3304 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" 1041 0 0 } } { "g_pciecore_sgxv_wrapper.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pciecore_sgxv_wrapper.sv" 761 0 0 } } { "stratixvgx_pcie_bridge.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/stratixvgx_pcie_bridge.v" 817 0 0 } } { "g_avalon2if.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_avalon2if.tdf" 169 0 0 } } { "tile_if.tdf" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile_if.tdf" 92 0 0 } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 427 0 0 } }  } 0 15104 "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1423538429166 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" 182 -1 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" 231 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" 445 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" 1184 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" 3664 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" 3304 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" 1041 0 0 } } { "g_pciecore_sgxv_wrapper.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pciecore_sgxv_wrapper.sv" 761 0 0 } } { "stratixvgx_pcie_bridge.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/stratixvgx_pcie_bridge.v" 817 0 0 } } { "g_avalon2if.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_avalon2if.tdf" 169 0 0 } } { "tile_if.tdf" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile_if.tdf" 92 0 0 } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 427 0 0 } }  } 0 15104 "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1423538429166 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" 182 -1 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" 231 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" 445 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" 1184 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" 3664 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" 3304 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" 1041 0 0 } } { "g_pciecore_sgxv_wrapper.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pciecore_sgxv_wrapper.sv" 761 0 0 } } { "stratixvgx_pcie_bridge.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/stratixvgx_pcie_bridge.v" 817 0 0 } } { "g_avalon2if.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_avalon2if.tdf" 169 0 0 } } { "tile_if.tdf" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile_if.tdf" 92 0 0 } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 427 0 0 } }  } 0 15104 "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1423538429166 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" 182 -1 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" 231 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" 445 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" 1184 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" 3664 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" 3304 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" 1041 0 0 } } { "g_pciecore_sgxv_wrapper.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pciecore_sgxv_wrapper.sv" 761 0 0 } } { "stratixvgx_pcie_bridge.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/stratixvgx_pcie_bridge.v" 817 0 0 } } { "g_avalon2if.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_avalon2if.tdf" 169 0 0 } } { "tile_if.tdf" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile_if.tdf" 92 0 0 } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 427 0 0 } }  } 0 15104 "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1423538429166 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" 182 -1 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" 231 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" 445 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" 1184 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" 3664 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" 3304 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" 1041 0 0 } } { "g_pciecore_sgxv_wrapper.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pciecore_sgxv_wrapper.sv" 761 0 0 } } { "stratixvgx_pcie_bridge.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/stratixvgx_pcie_bridge.v" 817 0 0 } } { "g_avalon2if.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_avalon2if.tdf" 169 0 0 } } { "tile_if.tdf" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile_if.tdf" 92 0 0 } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 427 0 0 } }  } 0 15104 "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1423538429166 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" 182 -1 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" 231 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" 445 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" 1184 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" 3664 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" 3304 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" 1041 0 0 } } { "g_pciecore_sgxv_wrapper.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pciecore_sgxv_wrapper.sv" 761 0 0 } } { "stratixvgx_pcie_bridge.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/stratixvgx_pcie_bridge.v" 817 0 0 } } { "g_avalon2if.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_avalon2if.tdf" 169 0 0 } } { "tile_if.tdf" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile_if.tdf" 92 0 0 } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 427 0 0 } }  } 0 15104 "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1423538429166 ""}
{ "Warning" "WCUT_BONDING_NOT_SUPPORTED" "" "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma_ch.sv" 182 -1 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_tx_pma.sv" 231 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_pma.sv" 445 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_native.sv" 1184 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_pipe_native.sv" 1730 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" 3664 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_sv_hip_ast_hwtcl.v" 3304 0 0 } } { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv.v" 1041 0 0 } } { "g_pciecore_sgxv_wrapper.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pciecore_sgxv_wrapper.sv" 761 0 0 } } { "stratixvgx_pcie_bridge.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/stratixvgx_pcie_bridge.v" 817 0 0 } } { "g_avalon2if.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_avalon2if.tdf" 169 0 0 } } { "tile_if.tdf" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile_if.tdf" 92 0 0 } } { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 427 0 0 } }  } 0 15104 "Quartus II software detected a bonding design. Reconfiguration is not supported for Bonded designs and MIF is not created for this design." 0 0 "Assembler" 0 -1 1423538429166 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1423538429712 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/../../pcie_de_x8_ast256.sopcinfo " "The file, C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/../../pcie_de_x8_ast256.sopcinfo, is not embedded into sof file as expected.  Some tool, such as SystemConsole, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tool, such as SystemConsole, may not function fully." 0 0 "Assembler" 0 -1 1423538429837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2373 " "Peak virtual memory: 2373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423538452286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 22:20:52 2015 " "Processing ended: Mon Feb 09 22:20:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423538452286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423538452286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423538452286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1423538452286 ""}
