

================================================================
== Vitis HLS Report for 'rdc_mont_1_Pipeline_VITIS_LOOP_185_3'
================================================================
* Date:           Tue May 20 14:36:11 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_185_3  |        0|       15|        10|          1|          1|  0 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1440|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|    1310|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1374|   1703|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503p1_1_U  |rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                               |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_368_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_19_fu_416_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_404_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln185_5_fu_222_p2   |         +|   0|  0|  11|           3|           1|
    |add_ln189_fu_466_p2     |         +|   0|  0|  71|          64|          64|
    |t_17_fu_652_p2          |         +|   0|  0|  71|          64|          64|
    |tempReg_12_fu_536_p2    |         +|   0|  0|  71|          64|          64|
    |temp_12_fu_425_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_378_p2          |         +|   0|  0|  41|          34|          34|
    |u_44_fu_556_p2          |         +|   0|  0|  71|          64|          64|
    |v_48_fu_494_p2          |         +|   0|  0|  71|          64|          64|
    |sub_ln187_fu_239_p2     |         -|   0|  0|  11|           3|           3|
    |and_ln105_fu_630_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln185_fu_216_p2    |      icmp|   0|  0|  11|           3|           3|
    |icmp_ln186_fu_228_p2    |      icmp|   0|  0|  13|           4|           4|
    |carry_24_fu_643_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln105_14_fu_571_p2   |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_512_p2      |        or|   0|  0|  64|          64|          64|
    |t_2_fu_658_p3           |    select|   0|  0|  64|           1|          64|
    |u_2_fu_591_p3           |    select|   0|  0|  64|           1|          64|
    |v_2_fu_541_p3           |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_77_fu_506_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_78_fu_518_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_79_fu_613_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_80_fu_561_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_81_fu_566_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_82_fu_577_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_500_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln189_fu_472_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1440|        1145|        1334|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_7     |   9|          2|    3|          6|
    |j_fu_92                  |   9|          2|    3|          6|
    |t_fu_80                  |   9|          2|   64|        128|
    |u_fu_84                  |   9|          2|   64|        128|
    |v_fu_88                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  200|        400|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_829                    |  33|   0|   33|          0|
    |ah_reg_744                           |  32|   0|   32|          0|
    |al_reg_734                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |bh_reg_749                           |  32|   0|   32|          0|
    |bl_reg_739                           |  32|   0|   32|          0|
    |icmp_ln185_reg_713                   |   1|   0|    1|          0|
    |icmp_ln186_reg_717                   |   1|   0|    1|          0|
    |j_fu_92                              |   3|   0|    3|          0|
    |t_fu_80                              |  64|   0|   64|          0|
    |tempReg_12_reg_850                   |  64|   0|   64|          0|
    |tempReg_12_reg_850_pp0_iter8_reg     |  64|   0|   64|          0|
    |tmp_44_reg_818                       |   2|   0|    2|          0|
    |tmp_45_reg_803                       |  32|   0|   32|          0|
    |tmp_46_reg_813                       |  32|   0|   32|          0|
    |tmp_47_reg_839                       |   2|   0|    2|          0|
    |tmp_51_reg_859                       |   1|   0|    1|          0|
    |tmp_s_reg_798                        |  32|   0|   32|          0|
    |trunc_ln105_reg_834                  |  32|   0|   32|          0|
    |trunc_ln106_37_reg_783               |  32|   0|   32|          0|
    |trunc_ln106_38_reg_788               |  32|   0|   32|          0|
    |trunc_ln106_39_reg_793               |  32|   0|   32|          0|
    |trunc_ln106_reg_778                  |  32|   0|   32|          0|
    |trunc_ln106_s_reg_808                |  32|   0|   32|          0|
    |trunc_ln106_s_reg_808_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln125_reg_823                  |  32|   0|   32|          0|
    |u_fu_84                              |  64|   0|   64|          0|
    |v_fu_88                              |  64|   0|   64|          0|
    |xor_ln189_reg_844                    |  64|   0|   64|          0|
    |icmp_ln185_reg_713                   |  64|  32|    1|          0|
    |icmp_ln186_reg_717                   |  64|  32|    1|          0|
    |tmp_46_reg_813                       |  64|  32|   32|          0|
    |trunc_ln106_reg_778                  |  64|  32|   32|          0|
    |trunc_ln125_reg_823                  |  64|  32|   32|          0|
    |xor_ln189_reg_844                    |  64|  32|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1310| 192| 1088|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_832_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_832_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_832_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_832_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_836_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_836_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_836_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_836_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_840_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_840_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_840_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_840_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_844_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_844_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_844_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_844_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_185_3|  return value|
|v_025               |   in|   64|     ap_none|                                 v_025|        scalar|
|u_024               |   in|   64|     ap_none|                                 u_024|        scalar|
|i_9                 |   in|    3|     ap_none|                                   i_9|        scalar|
|add_ln185           |   in|    4|     ap_none|                             add_ln185|        scalar|
|PKB_address0        |  out|    6|   ap_memory|                                   PKB|         array|
|PKB_ce0             |  out|    1|   ap_memory|                                   PKB|         array|
|PKB_q0              |   in|   64|   ap_memory|                                   PKB|         array|
|empty               |   in|    3|     ap_none|                                 empty|        scalar|
|v_95_out            |  out|   64|      ap_vld|                              v_95_out|       pointer|
|v_95_out_ap_vld     |  out|    1|      ap_vld|                              v_95_out|       pointer|
|u_45_out            |  out|   64|      ap_vld|                              u_45_out|       pointer|
|u_45_out_ap_vld     |  out|    1|      ap_vld|                              u_45_out|       pointer|
|t_out               |  out|   64|      ap_vld|                                 t_out|       pointer|
|t_out_ap_vld        |  out|    1|      ap_vld|                                 t_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%u = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 14 'alloca' 'u' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 15 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 17 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 18 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_ln185_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %add_ln185"   --->   Operation 19 'read' 'add_ln185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_9_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i_9"   --->   Operation 20 'read' 'i_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%u_024_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %u_024"   --->   Operation 21 'read' 'u_024_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%v_025_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_025"   --->   Operation 22 'read' 'v_025_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln177 = store i3 0, i3 %j" [src/generic/fp_generic.c:177]   --->   Operation 23 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_025_read, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 24 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_024_read, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 25 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 26 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_7 = load i3 %j" [src/generic/fp_generic.c:185]   --->   Operation 28 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i3 %j_7" [src/generic/fp_generic.c:185]   --->   Operation 29 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.65ns)   --->   "%icmp_ln185 = icmp_eq  i3 %j_7, i3 %i_9_read" [src/generic/fp_generic.c:185]   --->   Operation 30 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.65ns)   --->   "%add_ln185_5 = add i3 %j_7, i3 1" [src/generic/fp_generic.c:185]   --->   Operation 31 'add' 'add_ln185_5' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %for.body6.split_ifconv, void %for.inc51.loopexit.exitStub" [src/generic/fp_generic.c:185]   --->   Operation 32 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%icmp_ln186 = icmp_ult  i4 %zext_ln185, i4 %add_ln185_read" [src/generic/fp_generic.c:186]   --->   Operation 33 'icmp' 'icmp_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i3 %j_7" [src/generic/fp_generic.c:187]   --->   Operation 34 'zext' 'zext_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln187" [src/generic/fp_generic.c:187]   --->   Operation 35 'getelementptr' 'PKB_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:187]   --->   Operation 36 'load' 'PKB_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 37 [1/1] (1.65ns)   --->   "%sub_ln187 = sub i3 %tmp, i3 %j_7" [src/generic/fp_generic.c:187]   --->   Operation 37 'sub' 'sub_ln187' <Predicate = (!icmp_ln185)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln187_6 = zext i3 %sub_ln187" [src/generic/fp_generic.c:187]   --->   Operation 38 'zext' 'zext_ln187_6' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p503p1_1_addr = getelementptr i64 %p503p1_1, i32 0, i32 %zext_ln187_6" [src/generic/fp_generic.c:187]   --->   Operation 39 'getelementptr' 'p503p1_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:187]   --->   Operation 40 'load' 'p503p1_1_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln177 = store i3 %add_ln185_5, i3 %j" [src/generic/fp_generic.c:177]   --->   Operation 41 'store' 'store_ln177' <Predicate = (!icmp_ln185)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 42 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:187]   --->   Operation 42 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%al = trunc i64 %PKB_load" [src/generic/fp_generic.c:187]   --->   Operation 43 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:187]   --->   Operation 44 'load' 'p503p1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bl = trunc i64 %p503p1_1_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:187]   --->   Operation 45 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:187]   --->   Operation 46 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p503p1_1_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:187]   --->   Operation 47 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 48 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:187]   --->   Operation 49 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln105_26 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 50 'zext' 'zext_ln105_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:187]   --->   Operation 51 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_26, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:187]   --->   Operation 52 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:187]   --->   Operation 53 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_26, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:187]   --->   Operation 54 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:187]   --->   Operation 55 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 56 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_26, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:187]   --->   Operation 56 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 57 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:187]   --->   Operation 58 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln106_37 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 59 'trunc' 'trunc_ln106_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_26, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:187]   --->   Operation 60 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln106_38 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 61 'trunc' 'trunc_ln106_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:187]   --->   Operation 62 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln106_39 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 63 'trunc' 'trunc_ln106_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 64 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 65 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 66 'partselect' 'trunc_ln106_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:189]   --->   Operation 67 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 68 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_38" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 69 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln123_18 = zext i32 %trunc_ln106_37" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 70 'zext' 'zext_ln123_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_18" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 71 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln123_19 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 72 'zext' 'zext_ln123_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_19, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 73 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 74 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 75 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln106_19 = zext i32 %tmp_45" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 76 'zext' 'zext_ln106_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_39" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 77 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_19" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 78 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln106_18 = zext i2 %tmp_44" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 79 'zext' 'zext_ln106_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln130_18 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 80 'zext' 'zext_ln130_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln130_19 = add i32 %trunc_ln106_s, i32 %zext_ln106_18" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 81 'add' 'add_ln130_19' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln130_19 = zext i32 %add_ln130_19" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 82 'zext' 'zext_ln130_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (2.59ns)   --->   "%temp_12 = add i34 %zext_ln130_19, i34 %zext_ln130_18" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 83 'add' 'temp_12' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i34 %temp_12" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 84 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_12, i32 32, i32 33" [src/generic/fp_generic.c:189]   --->   Operation 85 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.51>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_46, i32 0" [src/generic/fp_generic.c:189]   --->   Operation 86 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%and_ln189_9 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_47, i32 0" [src/generic/fp_generic.c:189]   --->   Operation 87 'bitconcatenate' 'and_ln189_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i34 %and_ln189_9" [src/generic/fp_generic.c:189]   --->   Operation 88 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln189_5 = zext i32 %trunc_ln105" [src/generic/fp_generic.c:189]   --->   Operation 89 'zext' 'zext_ln189_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (3.52ns)   --->   "%add_ln189 = add i64 %zext_ln189, i64 %and_ln" [src/generic/fp_generic.c:189]   --->   Operation 90 'add' 'add_ln189' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.99ns)   --->   "%xor_ln189 = xor i64 %add_ln189, i64 %zext_ln189_5" [src/generic/fp_generic.c:189]   --->   Operation 91 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%v_load_9 = load i64 %v" [src/generic/fp_generic.c:188]   --->   Operation 92 'load' 'v_load_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 93 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tempReg = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 94 'bitconcatenate' 'tempReg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (3.52ns)   --->   "%v_48 = add i64 %tempReg, i64 %v_load_9" [src/generic/fp_generic.c:188]   --->   Operation 95 'add' 'v_48' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tempReg_12)   --->   "%xor_ln105 = xor i64 %shl_ln, i64 %v_48" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 96 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg_12)   --->   "%xor_ln105_77 = xor i64 %v_load_9, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 97 'xor' 'xor_ln105_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg_12)   --->   "%or_ln105 = or i64 %xor_ln105_77, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 98 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg_12)   --->   "%xor_ln105_78 = xor i64 %or_ln105, i64 %v_48" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 99 'xor' 'xor_ln105_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg_12)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_78, i32 63" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 100 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg_12)   --->   "%zext_ln105_27 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 101 'zext' 'zext_ln105_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg_12 = add i64 %xor_ln189, i64 %zext_ln105_27" [src/generic/fp_generic.c:189]   --->   Operation 102 'add' 'tempReg_12' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (1.48ns)   --->   "%v_2 = select i1 %icmp_ln186, i64 %v_48, i64 %v_load_9" [src/generic/fp_generic.c:186]   --->   Operation 103 'select' 'v_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_2, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 104 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%u_load_6 = load i64 %u" [src/generic/fp_generic.c:189]   --->   Operation 105 'load' 'u_load_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (3.52ns)   --->   "%u_44 = add i64 %tempReg_12, i64 %u_load_6" [src/generic/fp_generic.c:189]   --->   Operation 106 'add' 'u_44' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%xor_ln105_80 = xor i64 %tempReg_12, i64 %u_44" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 107 'xor' 'xor_ln105_80' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%xor_ln105_81 = xor i64 %u_load_6, i64 %tempReg_12" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 108 'xor' 'xor_ln105_81' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%or_ln105_14 = or i64 %xor_ln105_81, i64 %xor_ln105_80" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 109 'or' 'or_ln105_14' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%xor_ln105_82 = xor i64 %or_ln105_14, i64 %u_44" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 110 'xor' 'xor_ln105_82' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_82, i32 63" [src/generic/fp_generic.c:189]   --->   Operation 111 'bitselect' 'tmp_51' <Predicate = (icmp_ln186)> <Delay = 0.99>
ST_9 : Operation 112 [1/1] (1.48ns)   --->   "%u_2 = select i1 %icmp_ln186, i64 %u_44, i64 %u_load_6" [src/generic/fp_generic.c:186]   --->   Operation 112 'select' 'u_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_2, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 113 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%t_load16 = load i64 %t"   --->   Operation 130 'load' 't_load16' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%u_load = load i64 %u"   --->   Operation 131 'load' 'u_load' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 132 'load' 'v_load' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_95_out, i64 %v_load"   --->   Operation 133 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %u_45_out, i64 %u_load"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %t_out, i64 %t_load16"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = (icmp_ln185)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.58>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%t_load = load i64 %t" [src/generic/fp_generic.c:190]   --->   Operation 114 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:178]   --->   Operation 115 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln178 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 7, i64 3" [src/generic/fp_generic.c:178]   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln185 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/generic/fp_generic.c:185]   --->   Operation 117 'specloopname' 'specloopname_ln185' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node t_17)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg_12, i64 63" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 118 'bitselect' 'bit_sel' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node t_17)   --->   "%xor_ln105_79 = xor i1 %bit_sel, i1 1" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 119 'xor' 'xor_ln105_79' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node t_17)   --->   "%trunc_ln105_16 = trunc i64 %tempReg_12" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 120 'trunc' 'trunc_ln105_16' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t_17)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_79, i63 %trunc_ln105_16" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 121 'bitconcatenate' 'xor_ln105_s' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t_17)   --->   "%and_ln105 = and i64 %xor_ln189, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 122 'and' 'and_ln105' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t_17)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:103->src/generic/fp_generic.c:189]   --->   Operation 123 'bitselect' 'tmp_50' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t_17)   --->   "%carry_24 = or i1 %tmp_51, i1 %tmp_50" [src/generic/fp_generic.c:189]   --->   Operation 124 'or' 'carry_24' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t_17)   --->   "%zext_ln190 = zext i1 %carry_24" [src/generic/fp_generic.c:190]   --->   Operation 125 'zext' 'zext_ln190' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (3.52ns) (out node of the LUT)   --->   "%t_17 = add i64 %t_load, i64 %zext_ln190" [src/generic/fp_generic.c:190]   --->   Operation 126 'add' 't_17' <Predicate = (icmp_ln186)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (1.48ns)   --->   "%t_2 = select i1 %icmp_ln186, i64 %t_17, i64 %t_load" [src/generic/fp_generic.c:186]   --->   Operation 127 'select' 't_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t_2, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 128 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln185 = br void %for.body6" [src/generic/fp_generic.c:185]   --->   Operation 129 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_025]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_024]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln185]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_95_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_45_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                          (alloca                ) [ 01111111111]
u                          (alloca                ) [ 01111111110]
v                          (alloca                ) [ 01111111110]
j                          (alloca                ) [ 01000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000]
tmp                        (read                  ) [ 00000000000]
add_ln185_read             (read                  ) [ 00000000000]
i_9_read                   (read                  ) [ 00000000000]
u_024_read                 (read                  ) [ 00000000000]
v_025_read                 (read                  ) [ 00000000000]
store_ln177                (store                 ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
br_ln0                     (br                    ) [ 00000000000]
j_7                        (load                  ) [ 00000000000]
zext_ln185                 (zext                  ) [ 00000000000]
icmp_ln185                 (icmp                  ) [ 01111111110]
add_ln185_5                (add                   ) [ 00000000000]
br_ln185                   (br                    ) [ 00000000000]
icmp_ln186                 (icmp                  ) [ 01111111111]
zext_ln187                 (zext                  ) [ 00000000000]
PKB_addr                   (getelementptr         ) [ 01100000000]
sub_ln187                  (sub                   ) [ 00000000000]
zext_ln187_6               (zext                  ) [ 00000000000]
p503p1_1_addr              (getelementptr         ) [ 01100000000]
store_ln177                (store                 ) [ 00000000000]
PKB_load                   (load                  ) [ 00000000000]
al                         (trunc                 ) [ 01010000000]
p503p1_1_load              (load                  ) [ 00000000000]
bl                         (trunc                 ) [ 01010000000]
ah                         (partselect            ) [ 01010000000]
bh                         (partselect            ) [ 01010000000]
zext_ln105                 (zext                  ) [ 01001000000]
zext_ln110                 (zext                  ) [ 01001000000]
zext_ln105_26              (zext                  ) [ 01001000000]
zext_ln112                 (zext                  ) [ 01001000000]
albl                       (mul                   ) [ 00000000000]
trunc_ln106                (trunc                 ) [ 01000111100]
albh                       (mul                   ) [ 00000000000]
trunc_ln106_37             (trunc                 ) [ 01000100000]
ahbl                       (mul                   ) [ 00000000000]
trunc_ln106_38             (trunc                 ) [ 01000100000]
ahbh                       (mul                   ) [ 00000000000]
trunc_ln106_39             (trunc                 ) [ 01000100000]
tmp_s                      (partselect            ) [ 01000100000]
tmp_45                     (partselect            ) [ 01000100000]
trunc_ln106_s              (partselect            ) [ 01000110000]
tmp_46                     (partselect            ) [ 01000111000]
zext_ln106                 (zext                  ) [ 00000000000]
zext_ln123                 (zext                  ) [ 00000000000]
zext_ln123_18              (zext                  ) [ 00000000000]
add_ln123                  (add                   ) [ 00000000000]
zext_ln123_19              (zext                  ) [ 00000000000]
temp                       (add                   ) [ 00000000000]
tmp_44                     (partselect            ) [ 01000010000]
trunc_ln125                (trunc                 ) [ 01000011100]
zext_ln106_19              (zext                  ) [ 00000000000]
zext_ln130                 (zext                  ) [ 00000000000]
add_ln130                  (add                   ) [ 01000010000]
zext_ln106_18              (zext                  ) [ 00000000000]
zext_ln130_18              (zext                  ) [ 00000000000]
add_ln130_19               (add                   ) [ 00000000000]
zext_ln130_19              (zext                  ) [ 00000000000]
temp_12                    (add                   ) [ 00000000000]
trunc_ln105                (trunc                 ) [ 01000001000]
tmp_47                     (partselect            ) [ 01000001000]
and_ln                     (bitconcatenate        ) [ 00000000000]
and_ln189_9                (bitconcatenate        ) [ 00000000000]
zext_ln189                 (zext                  ) [ 00000000000]
zext_ln189_5               (zext                  ) [ 00000000000]
add_ln189                  (add                   ) [ 00000000000]
xor_ln189                  (xor                   ) [ 01000000111]
v_load_9                   (load                  ) [ 00000000000]
shl_ln                     (bitconcatenate        ) [ 00000000000]
tempReg                    (bitconcatenate        ) [ 00000000000]
v_48                       (add                   ) [ 00000000000]
xor_ln105                  (xor                   ) [ 00000000000]
xor_ln105_77               (xor                   ) [ 00000000000]
or_ln105                   (or                    ) [ 00000000000]
xor_ln105_78               (xor                   ) [ 00000000000]
carry                      (bitselect             ) [ 00000000000]
zext_ln105_27              (zext                  ) [ 00000000000]
tempReg_12                 (add                   ) [ 01000000011]
v_2                        (select                ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
u_load_6                   (load                  ) [ 00000000000]
u_44                       (add                   ) [ 00000000000]
xor_ln105_80               (xor                   ) [ 00000000000]
xor_ln105_81               (xor                   ) [ 00000000000]
or_ln105_14                (or                    ) [ 00000000000]
xor_ln105_82               (xor                   ) [ 00000000000]
tmp_51                     (bitselect             ) [ 01000000001]
u_2                        (select                ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
t_load                     (load                  ) [ 00000000000]
specpipeline_ln178         (specpipeline          ) [ 00000000000]
speclooptripcount_ln178    (speclooptripcount     ) [ 00000000000]
specloopname_ln185         (specloopname          ) [ 00000000000]
bit_sel                    (bitselect             ) [ 00000000000]
xor_ln105_79               (xor                   ) [ 00000000000]
trunc_ln105_16             (trunc                 ) [ 00000000000]
xor_ln105_s                (bitconcatenate        ) [ 00000000000]
and_ln105                  (and                   ) [ 00000000000]
tmp_50                     (bitselect             ) [ 00000000000]
carry_24                   (or                    ) [ 00000000000]
zext_ln190                 (zext                  ) [ 00000000000]
t_17                       (add                   ) [ 00000000000]
t_2                        (select                ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
br_ln185                   (br                    ) [ 00000000000]
t_load16                   (load                  ) [ 00000000000]
u_load                     (load                  ) [ 00000000000]
v_load                     (load                  ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
ret_ln0                    (ret                   ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_025">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_025"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u_024">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_024"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln185">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln185"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="PKB">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_95_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_95_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="u_45_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_45_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p503p1_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="t_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="u_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln185_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln185_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_9_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="3" slack="0"/>
<pin id="111" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_9_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="u_024_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_024_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="v_025_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_025_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln0_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="0" index="2" bw="64" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="64" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="147" class="1004" name="PKB_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PKB_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p503p1_1_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503p1_1_addr/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503p1_1_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln177_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="3" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln178_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln178_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln178_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="j_7_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_7/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln185_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln185_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln185_5_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_5/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln186_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln187_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sub_ln187_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln187/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln187_6_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_6/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln177_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="0" index="1" bw="3" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="al_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="bl_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="ah_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="0" index="3" bw="7" slack="0"/>
<pin id="268" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="bh_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln105_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln110_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln105_26_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_26/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln112_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln106_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln106_37_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_37/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln106_38_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_38/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln106_39_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_39/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_s_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="7" slack="0"/>
<pin id="323" dir="0" index="3" bw="7" slack="0"/>
<pin id="324" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_45_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="0"/>
<pin id="332" dir="0" index="2" bw="7" slack="0"/>
<pin id="333" dir="0" index="3" bw="7" slack="0"/>
<pin id="334" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln106_s_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="0"/>
<pin id="342" dir="0" index="2" bw="7" slack="0"/>
<pin id="343" dir="0" index="3" bw="7" slack="0"/>
<pin id="344" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_s/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_46_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="0"/>
<pin id="352" dir="0" index="2" bw="7" slack="0"/>
<pin id="353" dir="0" index="3" bw="7" slack="0"/>
<pin id="354" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln106_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln123_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln123_18_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_18/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln123_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln123_19_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="33" slack="0"/>
<pin id="376" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_19/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="temp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="33" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_44_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="34" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="0" index="3" bw="7" slack="0"/>
<pin id="389" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln125_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="34" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln106_19_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_19/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln130_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln130_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln106_18_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_18/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln130_18_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="33" slack="1"/>
<pin id="415" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_18/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln130_19_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_19/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln130_19_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_19/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="temp_12_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="33" slack="0"/>
<pin id="428" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_12/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln105_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="34" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_47_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="0" index="1" bw="34" slack="0"/>
<pin id="438" dir="0" index="2" bw="7" slack="0"/>
<pin id="439" dir="0" index="3" bw="7" slack="0"/>
<pin id="440" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="and_ln_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="3"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="and_ln189_9_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="34" slack="0"/>
<pin id="454" dir="0" index="1" bw="2" slack="1"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln189_9/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln189_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="34" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln189_5_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_5/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln189_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="34" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="0"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="xor_ln189_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="0"/>
<pin id="475" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln189/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="v_load_9_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="7"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load_9/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="shl_ln_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="3"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tempReg_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="3"/>
<pin id="491" dir="0" index="2" bw="32" slack="4"/>
<pin id="492" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="v_48_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_48/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="xor_ln105_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="0"/>
<pin id="503" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="xor_ln105_77_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_77/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="or_ln105_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="xor_ln105_78_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_78/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="carry_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="0" index="2" bw="7" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln105_27_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_27/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tempReg_12_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="1"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg_12/8 "/>
</bind>
</comp>

<comp id="541" class="1004" name="v_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="7"/>
<pin id="543" dir="0" index="1" bw="64" slack="0"/>
<pin id="544" dir="0" index="2" bw="64" slack="0"/>
<pin id="545" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_2/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln178_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="7"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="u_load_6_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="8"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load_6/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="u_44_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="1"/>
<pin id="558" dir="0" index="1" bw="64" slack="0"/>
<pin id="559" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_44/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="xor_ln105_80_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="1"/>
<pin id="563" dir="0" index="1" bw="64" slack="0"/>
<pin id="564" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_80/9 "/>
</bind>
</comp>

<comp id="566" class="1004" name="xor_ln105_81_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="1"/>
<pin id="569" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_81/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="or_ln105_14_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="0"/>
<pin id="573" dir="0" index="1" bw="64" slack="0"/>
<pin id="574" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_14/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="xor_ln105_82_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="0"/>
<pin id="579" dir="0" index="1" bw="64" slack="0"/>
<pin id="580" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_82/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_51_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="0"/>
<pin id="586" dir="0" index="2" bw="7" slack="0"/>
<pin id="587" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="u_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="8"/>
<pin id="593" dir="0" index="1" bw="64" slack="0"/>
<pin id="594" dir="0" index="2" bw="64" slack="0"/>
<pin id="595" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_2/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln178_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="0"/>
<pin id="600" dir="0" index="1" bw="64" slack="8"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="t_load_load_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="9"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="bit_sel_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="2"/>
<pin id="609" dir="0" index="2" bw="7" slack="0"/>
<pin id="610" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/10 "/>
</bind>
</comp>

<comp id="613" class="1004" name="xor_ln105_79_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_79/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="trunc_ln105_16_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="2"/>
<pin id="621" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_16/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="xor_ln105_s_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="0" index="2" bw="63" slack="0"/>
<pin id="626" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="and_ln105_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="3"/>
<pin id="632" dir="0" index="1" bw="64" slack="0"/>
<pin id="633" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_50_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="64" slack="0"/>
<pin id="638" dir="0" index="2" bw="7" slack="0"/>
<pin id="639" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/10 "/>
</bind>
</comp>

<comp id="643" class="1004" name="carry_24_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="1"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_24/10 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln190_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190/10 "/>
</bind>
</comp>

<comp id="652" class="1004" name="t_17_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_17/10 "/>
</bind>
</comp>

<comp id="658" class="1004" name="t_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="9"/>
<pin id="660" dir="0" index="1" bw="64" slack="0"/>
<pin id="661" dir="0" index="2" bw="64" slack="0"/>
<pin id="662" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_2/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="store_ln178_store_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="64" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="9"/>
<pin id="668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="t_load16_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="8"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load16/9 "/>
</bind>
</comp>

<comp id="674" class="1004" name="u_load_load_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="8"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load/9 "/>
</bind>
</comp>

<comp id="678" class="1004" name="v_load_load_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="64" slack="8"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/9 "/>
</bind>
</comp>

<comp id="682" class="1005" name="t_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="0"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="690" class="1005" name="u_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="64" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="698" class="1005" name="v_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="706" class="1005" name="j_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="3" slack="0"/>
<pin id="708" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="713" class="1005" name="icmp_ln185_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="8"/>
<pin id="715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="717" class="1005" name="icmp_ln186_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="7"/>
<pin id="719" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="724" class="1005" name="PKB_addr_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="1"/>
<pin id="726" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr "/>
</bind>
</comp>

<comp id="729" class="1005" name="p503p1_1_addr_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="3" slack="1"/>
<pin id="731" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503p1_1_addr "/>
</bind>
</comp>

<comp id="734" class="1005" name="al_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="739" class="1005" name="bl_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="744" class="1005" name="ah_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="749" class="1005" name="bh_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="754" class="1005" name="zext_ln105_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="64" slack="1"/>
<pin id="756" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="760" class="1005" name="zext_ln110_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="64" slack="1"/>
<pin id="762" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="766" class="1005" name="zext_ln105_26_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="64" slack="1"/>
<pin id="768" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_26 "/>
</bind>
</comp>

<comp id="772" class="1005" name="zext_ln112_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="1"/>
<pin id="774" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="778" class="1005" name="trunc_ln106_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="4"/>
<pin id="780" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="783" class="1005" name="trunc_ln106_37_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_37 "/>
</bind>
</comp>

<comp id="788" class="1005" name="trunc_ln106_38_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_38 "/>
</bind>
</comp>

<comp id="793" class="1005" name="trunc_ln106_39_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_39 "/>
</bind>
</comp>

<comp id="798" class="1005" name="tmp_s_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="803" class="1005" name="tmp_45_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="808" class="1005" name="trunc_ln106_s_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="2"/>
<pin id="810" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_s "/>
</bind>
</comp>

<comp id="813" class="1005" name="tmp_46_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="3"/>
<pin id="815" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_44_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="2" slack="1"/>
<pin id="820" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="823" class="1005" name="trunc_ln125_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="3"/>
<pin id="825" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="829" class="1005" name="add_ln130_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="33" slack="1"/>
<pin id="831" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="834" class="1005" name="trunc_ln105_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_47_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="2" slack="1"/>
<pin id="841" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="844" class="1005" name="xor_ln189_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="64" slack="1"/>
<pin id="846" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln189 "/>
</bind>
</comp>

<comp id="850" class="1005" name="tempReg_12_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="64" slack="1"/>
<pin id="852" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg_12 "/>
</bind>
</comp>

<comp id="859" class="1005" name="tmp_51_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="1"/>
<pin id="861" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="78" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="78" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="78" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="120" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="114" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="209" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="108" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="209" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="212" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="102" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="209" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="243"><net_src comp="96" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="209" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="254"><net_src comp="222" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="154" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="167" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="154" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="167" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="306"><net_src comp="173" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="177" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="181" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="185" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="173" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="181" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="345"><net_src comp="38" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="177" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="40" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="185" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="40" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="42" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="359" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="44" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="40" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="46" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="397"><net_src comp="378" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="408"><net_src comp="401" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="398" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="416" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="413" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="44" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="425" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="40" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="450"><net_src comp="48" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="36" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="50" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="36" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="462"><net_src comp="452" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="470"><net_src comp="459" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="445" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="463" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="486"><net_src comp="48" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="36" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="48" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="488" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="478" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="481" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="478" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="481" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="500" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="494" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="52" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="42" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="494" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="547"><net_src comp="478" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="541" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="560"><net_src comp="553" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="553" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="566" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="561" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="556" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="588"><net_src comp="52" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="577" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="42" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="596"><net_src comp="556" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="597"><net_src comp="553" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="591" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="611"><net_src comp="70" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="72" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="606" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="74" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="627"><net_src comp="76" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="613" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="619" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="622" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="52" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="630" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="42" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="647"><net_src comp="635" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="643" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="603" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="648" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="664"><net_src comp="603" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="669"><net_src comp="658" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="670" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="677"><net_src comp="674" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="681"><net_src comp="678" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="685"><net_src comp="80" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="688"><net_src comp="682" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="689"><net_src comp="682" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="693"><net_src comp="84" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="697"><net_src comp="690" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="701"><net_src comp="88" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="704"><net_src comp="698" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="705"><net_src comp="698" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="709"><net_src comp="92" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="716"><net_src comp="216" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="228" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="727"><net_src comp="147" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="732"><net_src comp="160" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="737"><net_src comp="255" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="742"><net_src comp="259" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="747"><net_src comp="263" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="752"><net_src comp="273" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="757"><net_src comp="283" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="763"><net_src comp="288" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="769"><net_src comp="293" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="775"><net_src comp="298" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="781"><net_src comp="303" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="786"><net_src comp="307" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="791"><net_src comp="311" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="796"><net_src comp="315" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="801"><net_src comp="319" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="806"><net_src comp="329" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="811"><net_src comp="339" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="816"><net_src comp="349" pin="4"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="821"><net_src comp="384" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="826"><net_src comp="394" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="832"><net_src comp="404" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="837"><net_src comp="431" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="842"><net_src comp="435" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="847"><net_src comp="472" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="853"><net_src comp="536" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="856"><net_src comp="850" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="857"><net_src comp="850" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="858"><net_src comp="850" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="862"><net_src comp="583" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="643" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PKB | {}
	Port: v_95_out | {9 }
	Port: u_45_out | {9 }
	Port: t_out | {9 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont.1_Pipeline_VITIS_LOOP_185_3 : v_025 | {1 }
	Port: rdc_mont.1_Pipeline_VITIS_LOOP_185_3 : u_024 | {1 }
	Port: rdc_mont.1_Pipeline_VITIS_LOOP_185_3 : i_9 | {1 }
	Port: rdc_mont.1_Pipeline_VITIS_LOOP_185_3 : add_ln185 | {1 }
	Port: rdc_mont.1_Pipeline_VITIS_LOOP_185_3 : PKB | {1 2 }
	Port: rdc_mont.1_Pipeline_VITIS_LOOP_185_3 : empty | {1 }
	Port: rdc_mont.1_Pipeline_VITIS_LOOP_185_3 : p503p1_1 | {1 2 }
  - Chain level:
	State 1
		store_ln177 : 1
		store_ln178 : 1
		j_7 : 1
		zext_ln185 : 2
		icmp_ln185 : 2
		add_ln185_5 : 2
		br_ln185 : 3
		icmp_ln186 : 3
		zext_ln187 : 2
		PKB_addr : 3
		PKB_load : 4
		sub_ln187 : 2
		zext_ln187_6 : 3
		p503p1_1_addr : 4
		p503p1_1_load : 5
		store_ln177 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_37 : 1
		trunc_ln106_38 : 1
		trunc_ln106_39 : 1
		tmp_s : 1
		tmp_45 : 1
		trunc_ln106_s : 1
		tmp_46 : 1
	State 5
		add_ln123 : 1
		zext_ln123_19 : 2
		temp : 3
		tmp_44 : 4
		trunc_ln125 : 4
		add_ln130 : 1
	State 6
		add_ln130_19 : 1
		zext_ln130_19 : 2
		temp_12 : 3
		trunc_ln105 : 4
		tmp_47 : 4
	State 7
		zext_ln189 : 1
		add_ln189 : 2
		xor_ln189 : 3
	State 8
		v_48 : 1
		xor_ln105 : 2
		xor_ln105_77 : 1
		or_ln105 : 2
		xor_ln105_78 : 2
		carry : 2
		zext_ln105_27 : 3
		tempReg_12 : 4
		v_2 : 2
		store_ln178 : 3
	State 9
		u_44 : 1
		xor_ln105_80 : 2
		xor_ln105_81 : 1
		or_ln105_14 : 2
		xor_ln105_82 : 2
		tmp_51 : 2
		u_2 : 2
		store_ln178 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln105_79 : 1
		xor_ln105_s : 1
		and_ln105 : 2
		tmp_50 : 2
		carry_24 : 3
		zext_ln190 : 3
		t_17 : 4
		t_2 : 5
		store_ln178 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_173         |    4    |   165   |    50   |
|    mul   |         grp_fu_177         |    4    |   165   |    50   |
|          |         grp_fu_181         |    4    |   165   |    50   |
|          |         grp_fu_185         |    4    |   165   |    50   |
|----------|----------------------------|---------|---------|---------|
|          |     add_ln185_5_fu_222     |    0    |    0    |    11   |
|          |      add_ln123_fu_368      |    0    |    0    |    39   |
|          |         temp_fu_378        |    0    |    0    |    40   |
|          |      add_ln130_fu_404      |    0    |    0    |    39   |
|          |     add_ln130_19_fu_416    |    0    |    0    |    39   |
|    add   |       temp_12_fu_425       |    0    |    0    |    40   |
|          |      add_ln189_fu_466      |    0    |    0    |    71   |
|          |         v_48_fu_494        |    0    |    0    |    71   |
|          |      tempReg_12_fu_536     |    0    |    0    |    71   |
|          |         u_44_fu_556        |    0    |    0    |    71   |
|          |         t_17_fu_652        |    0    |    0    |    71   |
|----------|----------------------------|---------|---------|---------|
|          |      xor_ln189_fu_472      |    0    |    0    |    64   |
|          |      xor_ln105_fu_500      |    0    |    0    |    64   |
|          |     xor_ln105_77_fu_506    |    0    |    0    |    64   |
|    xor   |     xor_ln105_78_fu_518    |    0    |    0    |    64   |
|          |     xor_ln105_80_fu_561    |    0    |    0    |    64   |
|          |     xor_ln105_81_fu_566    |    0    |    0    |    64   |
|          |     xor_ln105_82_fu_577    |    0    |    0    |    64   |
|          |     xor_ln105_79_fu_613    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |         v_2_fu_541         |    0    |    0    |    64   |
|  select  |         u_2_fu_591         |    0    |    0    |    64   |
|          |         t_2_fu_658         |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln105_fu_512      |    0    |    0    |    64   |
|    or    |     or_ln105_14_fu_571     |    0    |    0    |    64   |
|          |       carry_24_fu_643      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    and   |      and_ln105_fu_630      |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln185_fu_216     |    0    |    0    |    11   |
|          |      icmp_ln186_fu_228     |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|    sub   |      sub_ln187_fu_239      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_read_fu_96       |    0    |    0    |    0    |
|          | add_ln185_read_read_fu_102 |    0    |    0    |    0    |
|   read   |    i_9_read_read_fu_108    |    0    |    0    |    0    |
|          |   u_024_read_read_fu_114   |    0    |    0    |    0    |
|          |   v_025_read_read_fu_120   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   write_ln0_write_fu_126   |    0    |    0    |    0    |
|   write  |   write_ln0_write_fu_133   |    0    |    0    |    0    |
|          |   write_ln0_write_fu_140   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln185_fu_212     |    0    |    0    |    0    |
|          |      zext_ln187_fu_234     |    0    |    0    |    0    |
|          |     zext_ln187_6_fu_245    |    0    |    0    |    0    |
|          |      zext_ln105_fu_283     |    0    |    0    |    0    |
|          |      zext_ln110_fu_288     |    0    |    0    |    0    |
|          |    zext_ln105_26_fu_293    |    0    |    0    |    0    |
|          |      zext_ln112_fu_298     |    0    |    0    |    0    |
|          |      zext_ln106_fu_359     |    0    |    0    |    0    |
|          |      zext_ln123_fu_362     |    0    |    0    |    0    |
|   zext   |    zext_ln123_18_fu_365    |    0    |    0    |    0    |
|          |    zext_ln123_19_fu_374    |    0    |    0    |    0    |
|          |    zext_ln106_19_fu_398    |    0    |    0    |    0    |
|          |      zext_ln130_fu_401     |    0    |    0    |    0    |
|          |    zext_ln106_18_fu_410    |    0    |    0    |    0    |
|          |    zext_ln130_18_fu_413    |    0    |    0    |    0    |
|          |    zext_ln130_19_fu_421    |    0    |    0    |    0    |
|          |      zext_ln189_fu_459     |    0    |    0    |    0    |
|          |     zext_ln189_5_fu_463    |    0    |    0    |    0    |
|          |    zext_ln105_27_fu_532    |    0    |    0    |    0    |
|          |      zext_ln190_fu_648     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |          al_fu_255         |    0    |    0    |    0    |
|          |          bl_fu_259         |    0    |    0    |    0    |
|          |     trunc_ln106_fu_303     |    0    |    0    |    0    |
|          |    trunc_ln106_37_fu_307   |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_38_fu_311   |    0    |    0    |    0    |
|          |    trunc_ln106_39_fu_315   |    0    |    0    |    0    |
|          |     trunc_ln125_fu_394     |    0    |    0    |    0    |
|          |     trunc_ln105_fu_431     |    0    |    0    |    0    |
|          |    trunc_ln105_16_fu_619   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |          ah_fu_263         |    0    |    0    |    0    |
|          |          bh_fu_273         |    0    |    0    |    0    |
|          |        tmp_s_fu_319        |    0    |    0    |    0    |
|partselect|        tmp_45_fu_329       |    0    |    0    |    0    |
|          |    trunc_ln106_s_fu_339    |    0    |    0    |    0    |
|          |        tmp_46_fu_349       |    0    |    0    |    0    |
|          |        tmp_44_fu_384       |    0    |    0    |    0    |
|          |        tmp_47_fu_435       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        and_ln_fu_445       |    0    |    0    |    0    |
|          |     and_ln189_9_fu_452     |    0    |    0    |    0    |
|bitconcatenate|        shl_ln_fu_481       |    0    |    0    |    0    |
|          |       tempReg_fu_488       |    0    |    0    |    0    |
|          |     xor_ln105_s_fu_622     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        carry_fu_524        |    0    |    0    |    0    |
| bitselect|        tmp_51_fu_583       |    0    |    0    |    0    |
|          |       bit_sel_fu_606       |    0    |    0    |    0    |
|          |        tmp_50_fu_635       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    16   |   660   |   1634  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   PKB_addr_reg_724   |    6   |
|   add_ln130_reg_829  |   33   |
|      ah_reg_744      |   32   |
|      al_reg_734      |   32   |
|      bh_reg_749      |   32   |
|      bl_reg_739      |   32   |
|  icmp_ln185_reg_713  |    1   |
|  icmp_ln186_reg_717  |    1   |
|       j_reg_706      |    3   |
| p503p1_1_addr_reg_729|    3   |
|       t_reg_682      |   64   |
|  tempReg_12_reg_850  |   64   |
|    tmp_44_reg_818    |    2   |
|    tmp_45_reg_803    |   32   |
|    tmp_46_reg_813    |   32   |
|    tmp_47_reg_839    |    2   |
|    tmp_51_reg_859    |    1   |
|     tmp_s_reg_798    |   32   |
|  trunc_ln105_reg_834 |   32   |
|trunc_ln106_37_reg_783|   32   |
|trunc_ln106_38_reg_788|   32   |
|trunc_ln106_39_reg_793|   32   |
|  trunc_ln106_reg_778 |   32   |
| trunc_ln106_s_reg_808|   32   |
|  trunc_ln125_reg_823 |   32   |
|       u_reg_690      |   64   |
|       v_reg_698      |   64   |
|   xor_ln189_reg_844  |   64   |
| zext_ln105_26_reg_766|   64   |
|  zext_ln105_reg_754  |   64   |
|  zext_ln110_reg_760  |   64   |
|  zext_ln112_reg_772  |   64   |
+----------------------+--------+
|         Total        |  1076  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_154 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_167 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_173    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_173    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_177    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_177    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_181    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_181    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_185    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_185    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   530  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1634  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1076  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1736  |  1724  |
+-----------+--------+--------+--------+--------+
