|Ver.|Eff_Date|ECN No.|Author|Change Description|
|---|---|---|---|---|
|0.1 0.2 0.3 1.0 S h 1.1 1.2 1.3 1.4 1.4_1 2.0 2.1|02-04-05 07-12-05 09-08-05 10-07-05 03-31-06 a n g 04-14-06 h 02-02-07 01-07-08 02-04-08 10-27-09 04-20-12|E120200506031 E120200528017 E120200536050 E120200540167 T E120200613051 S M C E120200614071 a i I E07002704013 C T E070200752049 e c h E070200805021 1 0 / 0 E070200943003 E120201215524|C. T. Lin C. T. Lin C. T. Lin K. H. Lee K. H. Lee K. H. Lee C o n S. C. Kuo f i d S. C. Kuo e 1 2 8 S. C. Kuo . 5 & I n d M. C. Lee 9 / . 2 0 W. C. Chang 1 (PDS) 2|Original Please refer to Appendix A Revision History for the update. Please refer to Appendix A Revision History for the update from V0.2 to V0.3. Please refer to Appendix A Revision History for the update from V0.3 to V1.0. Please refer to Appendix A Revision History for the update from V1.0 to V1.1. V1.2 is for V1.1 typo revision only. Please refer to Appendix A Revision History for the update from V1.1 to V1.2. Please refer to Appendix A Revision History for the update from V1.2 to V1.3 Please refer to Appendix A Revision History for the update from V1.3 to V1.4 n t i V1.4_1 is for V1.4 typo revision only. Please a refer to Appendix A Revision History for the 7 l update from V1.4 to V1.4_1. 2 I n 3 f Please refer to Appendix A Revision History o for the update from V1.4_1 to V2.0 r P m r Please refer to Appendix A Revision History a o for the update from V2.0 to V2.1 t m i o o n t i|
|Approvals : Please refer EDW workflow to see detail approval records.||||o Title n C TSMC 65 NM/ 55 NM CMOS LOGIC/MS_RF DESIGN RULE e n (CLN65 G/GP/LP/LPG/ULP, CLN55 t GP/LP, CMN65 GP/LP, CMN55LP) e|
|||||r Document No. : T-N65-CL-DR-001|
|||||Contents : 705 Attach. : 0 Total : 705|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 1 of 705
whole or in part without prior written permission of TSMC.


-----

###### TSMC 65 NM / 55 NM CMOS LOGIC/MS_RF DESIGN RULE (CLN65 G/GP/LP/LPG/ULP, CLN55 GP/LP,  CMN65 GP/LP, CMN55LP)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 2 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table of Contents

 1 INTRODUCTION ................................................................................................................................ 11


###### 1.1 OVERVIEW ................................................................................................................................. 11 1.2 REFERENCE DOCUMENT ............................................................................................................. 12


###### 2 TECHNOLOGY OVERVIEW .............................................................................................................. 16

 2.1 SEMICONDUCTOR PROCESS ........................................................................................................ 16 2.1.1 Front-End Features .............................................................................................................. 16 2.1.2 Back-End Features ............................................................................................................... 17 2.2 DEVICES .................................................................................................................................... 19 2.3 POWER SUPPLY AND OPERATION TEMPERATURE RANGES ........................................................... 20 2.4 CROSS-SECTION ......................................................................................................................... 22 2.5 METALLIZATION OPTIONS ............................................................................................................ 27


###### 3 GENERAL LAYOUT INFORMATION ................................................................................................ 36

 3.1 MASK INFORMATION, KEY PROCESS SEQUENCE, AND CAD LAYERS ............................................. 36 3.2 METAL/VIA CAD LAYER INFORMATION FOR METALLIZATION OPTIONS ........................................... 64 3.3 DUMMY PATTERN FILL CAD LAYERS ........................................................................................... 65 3.4 SPECIAL RECOGNITION CAD LAYER SUMMARY ............................................................................ 66 3.5 DEVICE TRUTH TABLES ............................................................................................................... 70 3.5.1 CLN65 General Purpose (G): ............................................................................................... 71 3.5.2 CLN65 General Purpose Plus (GP): .................................................................................... 73 3.5.3 CLN65 Low Power (LP): ....................................................................................................... 75 3.5.4 CLN65 LP-based Triple Gate Oxide (LPG) Design ............................................................. 77 3.5.5 CLN65 Ultar Low Power (ULP) Design ................................................................................ 79 3.5.6 CLN55 General Purpose Plus (GP): .................................................................................... 80 3.5.7 CLN55 Low Power (LP): ....................................................................................................... 82 3.5.8 CMN65 MIM .......................................................................................................................... 83 3.5.9 CLN65/CLN55/CMN65/CMN55 MOM .................................................................................. 84 3.5.10 CMN65/CMN55 Inductor ................................................................................................... 85 3.5.11 CMN65 LP High Current Diode (HIA_DIO): ...................................................................... 86 3.6 MASK REQUIREMENTS FOR DEVICE OPTIONS (HIGH/STD/LOW VT) .............................................. 87 3.7 DESIGN GEOMETRY RESTRICTIONS ............................................................................................. 90 3.7.1 Design Geometry Rules ....................................................................................................... 90 3.7.2 OPC Recommendations and Guidelines ............................................................................. 92 3.8 DESIGN HIERARCHY GUIDELINES ................................................................................................. 94 3.9 CHIP IMPLEMENTATION AND TAPE OUT CHECKLIST....................................................................... 95


###### 4 LAYOUT RULES AND RECOMMENDATIONS ................................................................................ 96

 4.1 LAYOUT RULE CONVENTIONS ...................................................................................................... 96 4.2 SPECIAL GEOMETRIES USED IN PHYSICAL DESIGN RULES ............................................................ 97 4.2.1 Derived Geometries .............................................................................................................. 97 4.2.2 Special Definition .................................................................................................................. 98 4.3 DEFINITION OF LAYOUT GEOMETRICAL TERMINOLOGY .................................................................. 99 4.4 MINIMUM PITCHES .................................................................................................................... 104 4.5 CLN65(LOGIC) LAYOUT RULES AND GUIDELINES ....................................................................... 105 4.5.1 Deep N-Well (DNW) Layout Rules (Mask ID: 119) [Optional] ........................................... 105 4.5.2 Gate Oxide and Diffusion (OD) Layout Rules (Mask ID: 120) ........................................... 107 4.5.3 N-Well (NW) Layout Rules ................................................................................................. 110 4.5.4 N-Well Resistor Within OD (NWROD) Layout Rules ......................................................... 112 4.5.5 N-Well Resistor Under STI (NWRSTI) Layout Rules ......................................................... 114


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 3 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.6 Native Device (NT_N) Layout Rules .................................................................................. 115 4.5.7 Thick Oxide (OD2) Layout Rules (Mask ID: 152) ............................................................... 117 4.5.8 Dual Core Oxide (DCO) Rules Layout Rules (MASK ID:153) ........................................... 119 4.5.9 OD25_33 Layout Rules ...................................................................................................... 121 4.5.10 OD25_18 Layout Rules ................................................................................................... 122 4.5.11 Poly (PO) Layout Rules (Mask ID: 130) .......................................................................... 123 4.5.12 High Vt NMOS (VTH_N) Layout Rules (Mask ID: 128) .................................................. 130 4.5.13 High Vt PMOS (VTH_P) Layout Rules (Mask ID: 127) .................................................. 131 4.5.14 Low Vt NMOS (VTL_N) Layout Rules (Mask ID: 118).................................................... 132 4.5.15 Low Vt PMOS (VTL_P) Layout Rules (Mask ID: 117) .................................................... 133 4.5.16 m-Low Vt (mVTL) Layout Rules ...................................................................................... 134 4.5.17 HVD_N Layout Rules ...................................................................................................... 135 4.5.18 HVD_P Layout Rules ..................................................................................................... 138 4.5.19 5V HVMOS Layout Rules and Guidelines ...................................................................... 141 4.5.20 P+ Source/Drain Ion Implantation (PP) Layout Rules (Mask ID: 197) ........................... 146 4.5.21 N+ Source/Drain Ion Implantation (NP) Rules (Mask ID: 198) ....................................... 148 4.5.22 Layout Rules for LDD Mask Logical Operations ............................................................. 150 4.5.23 Resist Protection Oxide (RPO) Layout Rules (Mask ID: 155) ........................................ 152 4.5.24 OD and Poly Resistor Recommendations and Guidelines ............................................. 153 4.5.25 MOS Varactor Layout Rules (VAR) ................................................................................ 156 4.5.26 Contact (CO) Layout Rules (Mask ID: 156) .................................................................... 158 4.5.27 Metal-1 (M1) Layout Rules (Mask ID: 360) ..................................................................... 162 4.5.28 VIAx Layout Rules (Mask ID: 378, 378, 373, 374, 375, 376) ......................................... 166 4.5.29 Mx Layout Rules (Mask ID:380, 381, 384, 385, 386, 387) ............................................. 172 4.5.30 VIAy Layout Rules (Mask ID: 379, 373, 374, 375, 376, 377, 372) ................................. 176 4.5.31 My Layout Rules (Mask ID: 381, 384, 385, 386, 387, 388, 389) .................................... 180 4.5.32 Top VIAz Layout Rules (Mask ID: 379, 373, 374, 375, 376, 377, 372) .......................... 184 4.5.33 Top Mz Layout Rules (Mask ID: 381, 384, 385, 386, 387, 388, 389)............................. 188 4.5.34 Top VIAr Layout Rules (Mask ID: 375, 356, 377, 372) ................................................... 190 4.5.35 Top Mr Layout Rules (Mask ID:386, 387, 388, 389) ....................................................... 194 4.5.36 MOM Layout Rules.......................................................................................................... 196 4.5.37 Via Layout Recommendations ........................................................................................ 202 4.5.38 Product Labels and Logo Rules ...................................................................................... 203 4.5.39 SRAM Rules .................................................................................................................... 204 4.5.40 SRAM Periphery (Word Line Decoder) Rules ................................................................ 207 4.5.41 Fuse Rules ...................................................................................................................... 208 4.5.42 Guidelines for Placing Chip Corner Stress Relief (CSR) Patterns ................................. 209 4.5.43 Chip Corner Stress Relief Pattern (CSR) ....................................................................... 215 4.5.44 Seal Ring Layout Rules ................................................................................................... 220 4.5.45 Sealring CDU (Critical Dimension Uniformity) Rules ...................................................... 227 4.5.46 Antenna Effect Prevention (A) Layout Rules .................................................................. 228 4.6 CMN65 (MIXED SIGNAL, RF) LAYOUT RULES AND GUIDELINES .................................................. 232 4.6.1 Capacitor Top Metal (CTM) Layout Rules (Mask ID: 182) ................................................. 232 4.6.2 Capacitor Bottom Metal (CBM) Layout Rules (Mask ID: 183) ........................................... 233 4.6.3 MIM Capacitor PDK Guidelines .......................................................................................... 235 4.6.4 VIAz and VIAu Layout Rule for MIM Capacitor and Mu .................................................... 237 4.6.5 Mz Layout Rule (Mask ID: 384, 385, 386, 387, 388, 389) for MIM Capacitor ................... 238 4.6.6 Antenna Effect Prevention Design Rules for MIM Capacitor ............................................. 239 4.6.7 Ultra Thick Metal (Mu) Layout Rules (Mask ID: 384, 385, 386, 387, 388, 389) ................ 245 4.6.8 INDDMY Rule Overview ..................................................................................................... 246 4.6.9 Guidelines for Placing Chip Corner Stress Relief (CSR) Patterns .................................... 258 4.6.10 Seal-Ring Rule ................................................................................................................ 259 4.7 RV LAYOUT RULES (CB VIA HOLE) ........................................................................................... 264

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 4 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.7.1 RV Layout Rules (CB VIA hole) for Wire Bond .................................................................. 264 4.7.2 RV Layout Rules (Passivation-1 VIA Hole) for Flip Chip ................................................... 265 4.8 AP-MD LAYOUT RULES ............................................................................................................ 266 4.8.1 AP-MD Layout Rules for Wire Bond ................................................................................... 266 4.8.2 AP-MD Layout Rules for Flip Chip ..................................................................................... 267


###### 5 WIRE BOND, FLIP CHIP AND INTERCONNECTION DESIGN RULES ........................................ 269

 6 N55 DESIGN INFORMATION .......................................................................................................... 270

 6.1 OVERVIEW ............................................................................................................................... 270 6.1.1 General Logic Design Specifications ................................................................................. 270 6.1.2 SRAM Design Specifications .............................................................................................. 271 6.2 NON-SHRINKABLE LAYOUT RULES ............................................................................................. 271 6.2.1 Purpose: .............................................................................................................................. 271 6.2.2 Stress Migration and Wide Metal Spacing Rules Adjustment............................................ 272 6.2.3 SRAM Rules ....................................................................................................................... 274 6.2.4 Pad Rule for Wire Bond ...................................................................................................... 274 6.2.5 Flip Chip Bump Rules ......................................................................................................... 275 6.2.6 AP Metal Fuse Rules .......................................................................................................... 275 6.3 ANTENNA EFFECT PREVENTION LAYOUT RULES ......................................................................... 277 6.4 LAYOUT GUIDELINE FOR LATCH-UP AND I/O ESD ....................................................................... 277 6.5 DESIGN FLOW FOR TAPE-OUT .................................................................................................. 277 6.5.1 How to shrink the existing N65 design ............................................................................... 277 6.5.2 How to prepare a new design of N55 ................................................................................. 279 6.5.3 110% size-up ...................................................................................................................... 280 6.5.4 Layout check and post simulation ...................................................................................... 282


###### 7 LAYOUT RULES AND RECOMMENDATION FOR ANALOG CIRCUITS...................................... 286

 7.1 USER GUIDES .......................................................................................................................... 286 7.2 LAYOUT RULES FOR THE WPE (WELL PROXIMITY EFFECT) ........................................................ 287 7.3 LAYOUT GUIDELINES FOR LOD (LENGTH OF THE OD REGION) EFFECT ........................................ 289 7.3.1 What is LOD? ..................................................................................................................... 289 7.3.2 Id change due to different SA ............................................................................................. 289 7.3.3 How to have a precise LOD Simulation ............................................................................. 290 7.4 LAYOUT RULES, RECOMMENDATIONS AND GUIDELNIES FOR THE ANALOG DESIGNS ..................... 291 7.4.1 General Guidelines ............................................................................................................. 291 7.4.2 MOS Recommendations and Guidelines ........................................................................... 292 7.4.3 Parasitic Bipolar Transist or (BJT) Rules and Recommendations ..................................... 293 7.4.4 Resistor Rules and Recommendations .............................................................................. 295 7.4.5 Capacitor Guidelines .......................................................................................................... 296 7.5 LAYOUT RULES AND GUIDELINES FOR DEVICE PLACEMENT ......................................................... 297 7.5.1 General Rules and Guidelines ........................................................................................... 297 7.5.2 Matching Rules and Guidelines .......................................................................................... 298 7.5.3 Electrical Performance Rules and Guidelines .................................................................... 300 7.5.4 Noise ................................................................................................................................... 303 7.6 BURN-IN GUIDELINES FOR ANALOG CIRCUITS ............................................................................ 307


###### 8 DUMMY PATTERN RULE AND FILLING GUIDELINE ................................................................... 308

 8.1 DUMMY OD (DOD) RULES ....................................................................................................... 308 8.2 DUMMY POLY (DPO) RULES ..................................................................................................... 311 8.3 DUMMY TCD RULES AND FILLING GUIDELINES ........................................................................... 314 8.3.1 Dummy TCD Rules (DTCD) ............................................................................................... 314 8.3.2 Dummy TCD layout Summary ............................................................................................ 316 8.4 DUMMY METAL (DM) RULES ..................................................................................................... 317


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 5 of 705
whole or in part without prior written permission of TSMC.


-----

###### 8.5 DUMMY PATTERN FILL USAGE SUMMARY ................................................................................... 322 8.5.1 Dummy Pattern Filling Requirements ................................................................................ 322 8.5.2 Recommended Flow for Dummy Pattern Filling ................................................................ 323 8.5.3 Blockage Layer (ODBLK/POBLK/DMxEXCL) Requirements and Recommendations ...... 324 8.5.4 Dummy Pattern Filling Guidelines ...................................................................................... 325 8.5.5 Mask Revision Guidelines .................................................................................................. 326 8.5.6 Dummy Pattern Re-fill Evaluation Flow Chart .................................................................... 327


###### 9 DESIGN FOR MANUFACTURING (DFM) ....................................................................................... 330

 9.1 LAYOUT GUIDELINES FOR YIELD ENHANCEMENT ........................................................................ 330 9.1.1 Layout Tips for Minimizing Critical Areas ........................................................................... 330 9.1.2 Guidelines for Optimal Electrical Model and Silicon Correlation ....................................... 332 9.1.3 Electrical Wiring .................................................................................................................. 337 9.1.4 Guidelines for Mask Making Efficiency .............................................................................. 338 9.2 DFM RECOMMENDATIONS AND GUIDELINES SUMMARY .............................................................. 339 9.2.1 Action-Required Rules ........................................................................................................ 340 9.2.2 Recommendations .............................................................................................................. 341 9.2.3 Guidelines ........................................................................................................................... 344 9.2.4 Grouping Table of DFM Action-Required Rules, Recommendations and Guidelines ....... 346 9.3 GDA DIE SIZE OPTIMIZATION KIT ................................................................................................ 348 9.3.1 What is MFU? ..................................................................................................................... 348 9.3.2 Recommended GDA criteria MFU>80% ............................................................................ 348


###### 10 LAYOUT GUIDELINES FOR LATCH-UP AND I/O ESD ............................................................... 349

 10.1 LAYOUT RULES AND GUIDELINES FOR LATCH-UP PREVENTION .................................................... 349 10.1.1 Latch-up Introduction ...................................................................................................... 349 10.1.2 Layout Rules and Guidelines for Latch-up Prevention ................................................... 353 10.1.3 Test Specification and Requirements ............................................................................. 365 10.2 I/O ESD PROTECTION CIRCUIT DESIGN AND LAYOUT GUIDELINES .............................................. 366 10.2.1 ESD introduction ............................................................................................................. 366 10.2.2 TSMC IO ESD layout style introduction .......................................................................... 368 10.2.3 ESD Implant (ESDIMP) Layout Rules (MASK ID: 111) .................................................. 370 10.2.4 ESD Dummy Layers Summary ...................................................................................... 372 10.2.5 ESD circuits Definition ..................................................................................................... 373 10.2.6 Requirements for ESD Implant Masks ............................................................................ 374 10.2.7 DRC methodology for ESD guidelines ............................................................................ 374 10.2.8 ESD Guidelines ............................................................................................................... 380 10.2.9 CDM Protection for Cross Domain Interface .................................................................. 398 10.2.10 High Current Diode (HIA_DIO) ....................................................................................... 399 10.2.11 Tips for the ESD/LU Design ............................................................................................ 403 10.2.12 Tips for the Power ESD Protection ................................................................................. 404 10.2.13 ESD test methodology .................................................................................................... 404


###### 11 RELIABILITY RULES ..................................................................................................................... 405

 11.1 TERMINOLOGY .......................................................................................................................... 405 11.2 FRONT-END PROCESS RELIABILITY RULES AND MODELS ............................................................ 405 11.2.1 Guidelines for I/O Over Drive Voltage ............................................................................ 405 11.2.2 Guidelines for Gate Oxide Integrity ................................................................................. 405 11.2.3 Guideines for Hot Carrier Injection Effect ....................................................................... 408 11.2.4 Guidelines for Negative Bias Temperature Instability (NBTI) ......................................... 410 11.3 BACK-END PROCESS RELIABILITY RULES .................................................................................. 413 11.3.1 Guidelines for Stress Migration(SM) ............................................................................... 413 11.3.2 Guidelines for Low-k Dielectric Integrity ......................................................................... 413 11.3.3 DC Cu Metal Current Density (EM) Specifications ......................................................... 415

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 6 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.3.4 Cu Metal AC Operation ................................................................................................... 423 11.3.5 AP RDL Current Density (EM) Specification................................................................... 434 11.3.6 N65/N55 AP RDL AC Operation ..................................................................................... 435 11.3.7 Poly Current Density Specifications ................................................................................ 435 11.3.8 N65 Poly EM Joule heating Guidelines .......................................................................... 435 11.3.9 OD Current Density Specifications ................................................................................. 436 11.4 PRODUCT EARLY FAILURE RATE SCREENING GUIDELINES .......................................................... 437 11.4.1 Wafer Level Screening .................................................................................................... 437 11.4.2 Package-Level Screening – Product Burn-In ................................................................. 438 11.4.3 Soft Error Rate ................................................................................................................ 438 11.5 E-RELIABILITY MODEL SYSTEM INTRODUCTION .......................................................................... 447 11.5.1 What is the e-Reliability Model System? ........................................................................ 447 11.5.2 Why the e-Reliability Model System? ............................................................................. 447 11.5.3 Where to access the e-Reliability Model System? ......................................................... 447


###### 12 ELECTRICAL PARAMETERS SUMMARY ................................................................................... 448

 12.1 AVAILABLE MOS TRANSISTORS ................................................................................................ 449 12.1.1 CLN65LP (1.2V) .............................................................................................................. 449 12.1.2 CLN65LPHV (2.5V) ......................................................................................................... 449 12.1.3 CLN65G (1.0V) ................................................................................................................ 449 12.1.4 CLN65GP (1.0V_2.5V) .................................................................................................... 450 12.1.5 CLN65LPG (LP:1.2V, G:1.0V) ........................................................................................ 450 12.1.6 CLN65ULP (1.0V) ........................................................................................................... 451 12.1.7 CLN55GP (1.0V_2.5V) .................................................................................................... 451 12.1.8 CLN55LP (1.2V) .............................................................................................................. 452 12.2 KEY PARAMETERS OF MOS TRANSISTORS IN CLN65LP & CLN65LPHV ................................... 453 12.2.1 1.2V Standard Vt MOS .................................................................................................... 453 12.2.2 1.2V High Vt MOS ........................................................................................................... 454 12.2.3 1.2V mLow MOS ............................................................................................................. 455 12.2.4 1.2V Low Vt MOS ............................................................................................................ 456 12.2.5 1.8V I/O MOS (2.5V underdrive to 1.8V) ........................................................................ 457 12.2.6 2.5V I/O MOS .................................................................................................................. 458 12.2.7 3.3V I/O MOS (2.5V overdrive to 3.3V) .......................................................................... 459 12.2.8 3.3V I/O MOS .................................................................................................................. 460 12.2.9 1.2V Native MOS ............................................................................................................. 461 12.2.10 2.5V Native I/O MOS ....................................................................................................... 462 12.2.11 2.5V Native Over-drive 3.3V I/O MOS ............................................................................ 463 12.2.12 2.5/5.5V High Voltage MOS ............................................................................................ 464 12.2.13 2.50V MOS ...................................................................................................................... 465 12.3 KEY PARAMETERS OF MOS TRANSISTORS IN CLN65G .............................................................. 466 12.3.1 1.0V Standard Vt MOS .................................................................................................... 466 12.3.2 1.0V High Vt MOS ........................................................................................................... 467 12.3.3 1.8V I/O MOS .................................................................................................................. 468 12.3.4 2.5V I/O MOS .................................................................................................................. 469 12.3.5 1.0V Native MOS ............................................................................................................. 470 12.3.6 1.8V Native MOS ............................................................................................................. 471 12.3.7 2.5V Native MOS ............................................................................................................. 472 12.4 KEY PARAMETERS OF MOS TRANSISTORS IN CLN65GP ........................................................... 473 12.4.1 1.0V Standard Vt MOS .................................................................................................... 473 12.4.2 1.0V High Vt MOS ........................................................................................................... 474 12.4.3 1.0V Low Vt MOS ............................................................................................................ 475 12.4.4 1.8V I/O MOS .................................................................................................................. 476 12.4.5 2.5V I/O MOS .................................................................................................................. 477


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 7 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.4.6 1.8V I/O MOS (2.5V underdrive to 1.8V) ........................................................................ 478 12.4.7 3.3V I/O MOS (2.5V overdrive to 3.3V) .......................................................................... 479 12.4.8 1.0V Native MOS ............................................................................................................. 480 12.4.9 1.8V Native I/O MOS ....................................................................................................... 481 12.4.10 2.5V Native I/O MOS ....................................................................................................... 482 12.4.11 3.3V Native I/O MOS ....................................................................................................... 483 12.5 KEY PARAMETERS OF MOS TRANSISTORS IN CLN65LPG ......................................................... 484 12.5.1 1.0V LPG/G Standard Vt MOS ....................................................................................... 484 12.5.2 1.0V LPG/G High Vt MOS ............................................................................................... 485 12.5.3 2.5V IO MOS ................................................................................................................... 486 12.5.4 1.8V I/O MOS (2.5V underdrive to 1.8V) ........................................................................ 487 12.5.5 3.3V I/O MOS (2.5V overdrive to 3.3V) .......................................................................... 488 12.5.6 1.0V LPG/G Native MOS ................................................................................................ 489 12.5.7 2.5V Native MOS ............................................................................................................. 490 12.6 KEY PARAMETERS OF MOS TRANSISTORS IN CLN65ULP ......................................................... 491 12.6.1 1.0V Standard Vt MOS .................................................................................................... 491 12.6.2 1.0V High Vt MOS ........................................................................................................... 492 12.6.3 1.0V mLow MOS ............................................................................................................. 493 12.6.4 1.0V Low Vt MOS ............................................................................................................ 494 12.6.5 1.8V I/O MOS .................................................................................................................. 495 12.6.6 2.5V I/O MOS .................................................................................................................. 496 12.6.7 3.3V I/O MOS .................................................................................................................. 497 12.6.8 1.0V Native MOS ............................................................................................................. 498 12.6.9 2.5V Native I/O MOS ....................................................................................................... 499 12.6.10 2.5V Native Over-drive 3.3V I/O MOS ............................................................................ 500 12.6.11 2.5/5.5V High Voltage MOS ............................................................................................ 501 12.7 KEY PARAMETERS OF MOS TRANSISTORS IN CLN55GP ........................................................... 502 12.7.1 1.0V Standard Vt MOS .................................................................................................... 502 12.7.2 1.0V High Vt MOS ........................................................................................................... 503 12.7.3 1.0V Low Vt MOS ............................................................................................................ 504 12.7.4 1.0V Ultra High Vt MOS .................................................................................................. 505 12.7.5 1.8V I/O MOS .................................................................................................................. 506 12.7.6 2.5V I/O MOS .................................................................................................................. 507 12.7.7 3.3V I/O MOS (2.5V Overdrive to 3.3V) .......................................................................... 508 12.7.8 1.0V Native MOS ............................................................................................................. 509 12.7.9 1.8V Native MOS ............................................................................................................. 510 12.7.10 2.5V Native MOS ............................................................................................................. 511 12.7.11 3.3V Native MOS ............................................................................................................. 512 12.7.12 2.5V Over-drive 3.3V Native MOS .................................................................................. 512 12.8 KEY PARAMETERS OF MOS TRANSISTORS IN CLN55LP ............................................................ 513 12.8.1 1.2V Standard Vt MOS .................................................................................................... 513 12.8.2 1.2V High Vt MOS ........................................................................................................... 514 12.8.3 1.2V Low Vt MOS ............................................................................................................ 515 12.8.4 1.8V I/O MOS .................................................................................................................. 516 12.8.5 2.5V I/O MOS .................................................................................................................. 517 12.8.6 3.3V I/O MOS .................................................................................................................. 518 12.8.7 2.5V under drive 1.8V I/O MOS ...................................................................................... 519 12.8.8 2.5V over drive 3.3V I/O MOS ........................................................................................ 520 12.8.9 1.2V Native MOS ............................................................................................................. 521 12.8.10 2.5V Native I/O MOS ....................................................................................................... 522 12.8.11 2.5V Native Over-drive 3.3V I/O MOS ............................................................................ 523 12.9 KEY PARAMETERS FOR BIPOLAR ............................................................................................... 524 12.9.1 CLN65LP ......................................................................................................................... 524

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 8 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.9.2 CLN65G ........................................................................................................................... 525 12.9.3 CLN65GP ........................................................................................................................ 526 12.9.4 CLN65LPG ...................................................................................................................... 527 12.9.5 CLN65ULP ...................................................................................................................... 528 12.9.6 CLN55GP ........................................................................................................................ 529 12.9.7 CLN55LP ......................................................................................................................... 530 12.10 KEY PARAMETERS FOR JUNCTION DIODES ............................................................................. 531 12.10.1 CLN65LP ......................................................................................................................... 531 12.10.2 CLN65G ........................................................................................................................... 532 12.10.3 CLN65GP ........................................................................................................................ 533 12.10.4 CLN65LPG ...................................................................................................................... 534 12.10.5 CLN65ULP ...................................................................................................................... 535 12.10.6 CLN55GP ........................................................................................................................ 536 12.10.7 CLN55LP ......................................................................................................................... 537 12.11 RESISTOR MODELS ............................................................................................................... 538 12.11.1 CLN65LP ......................................................................................................................... 539 12.11.2 CLN65G (M1MxMz process, no My/Mr, x=2~7, z=8~9) ................................................. 541 12.11.3 CLN65GP (M1MxMz process, no My/Mr, x=2~7, z=8~9) .............................................. 543 12.11.4 CLN65LPG (M1MxMz process, no My/Mr, x=2~7, z=8~9) ............................................ 545 12.11.5 CLN65ULP ...................................................................................................................... 547 12.11.6 CLN55GP (M1MxMz process, no My/Mr, x=2~7, z=8~9) .............................................. 549 12.11.7 CLN55LP (M1MxMz process, no MyMr, x=2~7, z=8~9) ................................................ 551 12.12 UNSILICIDED N+/P+ POLY RESISTORS MODELS ..................................................................... 553 12.12.1 Resistor Model Equations ............................................................................................... 554 12.13 UNSILICIDED N+/P+ DIFFUSION RESISTORS MODELS ............................................................. 559 12.14 INTERCONNECT MODEL ......................................................................................................... 564 12.14.1 Conductor Layers ............................................................................................................ 564 12.14.2 Dielectric Layers .............................................................................................................. 566 12.14.3 Interconnect line-to-line capacitance .............................................................................. 570 12.15 MIM CAPACITOR MODEL ....................................................................................................... 611 12.15.1 Model Usage Guide ........................................................................................................ 611 12.15.2 Test Structure and Measurement Procedures ................................................................ 611 12.15.3 Equivalent Circuit Model ................................................................................................. 612 12.15.4 Model Details ................................................................................................................... 613 12.15.5 Corner Model Table......................................................................................................... 618 12.15.6 Temperature Effect Model ............................................................................................... 619 12.15.7 TCC and VCC ................................................................................................................. 621 12.15.8 Mismatch Model .............................................................................................................. 622 12.15.9 Statistical Model .............................................................................................................. 622 12.16 MOM CAPACITOR MODEL ..................................................................................................... 623 12.16.1 RF Model Usage Guide ................................................................................................... 623 12.16.2 RF Test Structure and Measurement Procedures .......................................................... 623 12.16.3 RF Equivalent Circuit Model ........................................................................................... 624 12.16.4 RF Model Details ............................................................................................................. 625 12.16.5 RF Corner Model Table ................................................................................................... 628 12.16.6 RF Temperature Effect Model ......................................................................................... 628 12.17 INDUCTOR MODEL ................................................................................................................. 629 12.17.1 Model Usage Guide ........................................................................................................ 629 12.17.2 Test Structure and Measurement Procedures ................................................................ 630 12.17.3 Equivalent Circuit Model ................................................................................................. 630 12.17.4 Model Details ................................................................................................................... 632 12.17.5 Corner Model Table......................................................................................................... 639 12.17.6 Temperature Effect Model ............................................................................................... 639

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 9 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.17.7 Variable Metal Layer Model ............................................................................................ 640 12.17.8 Statistical Model .............................................................................................................. 640 12.18 RF I/O PAD MODEL............................................................................................................ 641 12.18.1 Model Usage Guide ........................................................................................................ 641 12.18.2 Test Structure and Measurement Procedure ................................................................. 641 12.18.3 Equivalent Circuit and Model Scaling Rule ..................................................................... 642 12.18.4 Modeled Capacitance and Model Error Table ................................................................ 642


###### APPENDIX A .......................................................................................................... REVISION HISTORY 643

 A.1 T-N65-CL-DR-001 (Logic) .................................................................................................. 643 A.1.1 From Version 0.1 to Version 0.2 ......................................................................................... 643 A.1.2 From Version 0.2 to Version 0.3 ......................................................................................... 646 A.1.3 From Version 0.3 to Version 1.0 ......................................................................................... 647 A.1.4 From Version 1.0 to Version 1.1 ......................................................................................... 648 A.1.5 From Version 1.1 to Version 1.2 ......................................................................................... 654 A.1.6 From Version 1.2 to Version 1.3 ......................................................................................... 655 A.1.7 From Version 1.3 to Version 1.4 ......................................................................................... 663 A.1.8 From Version 1.4 to Version 1.4_1 ..................................................................................... 669 A.1.9 From Version 1.4_1 to Version 2.0..................................................................................... 670 A.1.10 From Version 2.0 to Version 2.1 ..................................................................................... 677 A.2 Revision History of T-N65-CM-DR-001 (MS_RF) .............................................................. 687 A.2.1 New (Version 0.1): only for Mu and MIM ............................................................................ 687 A.2.2 From Version 0.1 to Version 0.2 ......................................................................................... 687 A.2.3 From Version 0.2 to Version 1.0 ......................................................................................... 689 A.2.4 Rule Mapping from MS_RF Rule to Logic Rule ................................................................. 693 A.3 Revision History of T-N55-CL-DR-001 (N55 Logic) ........................................................... 694 A.3.1 From Version 0.1 to Version 0.2 ......................................................................................... 694 A.3.2 From Version 0.2 to Version 1.0 ......................................................................................... 695 A.4 Revision History of T-000-CL-DR-002 (Pad) ..................................................................... 697 A.4.1 Change from Each Document to Version 1.0 .................................................................... 697 A.4.1.1 Merged from Design Rule Documents ............................................................................ 697 A.4.1.2 Rule Changes from Pre-merged Document to this Version 1.0 Merged Document ...... 697 A.4.2 Change from Version 1.0 to 1.1 ......................................................................................... 699 A.4.3 Change from Version 1.1 to 1.2 ......................................................................................... 700 A.4.4 Change from Version 1.2 to 1.3 ......................................................................................... 701 A.4.4.1 Rule Number Mapping Table (from Version 1.2 to 1.3): ................................................. 703 A.4.5 Change from Version 1.3 to 1.4 ......................................................................................... 704 A.4.5.1 Rule Number Mapping Table (from Version 1.3 to 1.4): ................................................. 704 A.5 Revision History of T-N65-CL-DR-029 (5V HV CMOS) ..................................................... 705 A.5.1 Change from Version 0.1 to 1.0 ......................................................................................... 705


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 10 of 705
whole or in part without prior written permission of TSMC.


-----

###### 1 Introduction


###### This chapter has been divided into the following topics: 1.1  Overview 1.2  Reference documentation

 1.1 Overview This document provides all the rules and reference information for the design and layout of integration circuits using the TSMC 65 nm and 55nm CMOS LOGIC/MS_RF 1P9M (single poly, 9 metal layers), salicide, Cu technology. 
 • CLN65G is a general-purpose product for applications with a 1.0V core design, and with 1.8V or 2.5V capable I/O’s. 
 • CLN65GP provides lower leakage or higher performance transistors for multiple applications with core 1.0V voltage and 1.8V or 2.5V IO options.
 • CLN65LP is a low-power product for applications with a 1.2V core design, and with 2.5V or 3.3V capable I/O’s, and 5V HVMOS fabricated with 2.5V IO gate oxide.
 • CLN65LPG provides both low active power and low standby power applications with 1.0V (G) and 1.2V (LP) core design, and with 2.5V capable I/O.
 • CLN65ULP provides lowest power solution for both active power and standby power with similar low cost as 65LP. Core voltage is 1.0V with 2.5V IO.
 • CLN55GP provides CLN65G/GP products with 90% linear shrinkage for the die area saving purpose. CLN55GP offers dual-gate oxide process for 1.0V core and, 1.8V, 2.5V or 3.3V I/O devices. You must complete all GDS and DRC related efforts in N65 level, i.e. follow CLN65 design rules and CLN55 non- shrinkable rules to tape out. TSMC will shrink the GDS to CLN55 while mask making. 
 • CLN55LP provides CLN65LP products with 90% linear shrinkage for the die area saving purpose. CLN55LP offers dual-gate oxide process for 1.2V core and 2.5V I/O devices. You must complete all GDS and DRC related efforts in N65 level, i.e. follow CLN65 design rules and CLN55 non-shrinkable rules to tape out. TSMC will shrink the GDS to CLN55 while mask making.
 • CMN65 is based on CLN65 process (LP/GP) with extra process steps for mixed signal/RF applications. It includes metal-insulator-metal (MIM) capacitor and ultra thick metal (Mu=UTM; 34KA) for inductor.  CMN65LP is a low-power product for RF and mixed signal applications with a 1.2V core design, and with 2.5V or 3.3V I/O option, and 5V HVMOS fabricated with 2.5V IO gate oxide. CMN65GP provides lower leakage or higher performance transistors for RF and mixed signal applications with core 1.0V voltage and 2.5V IO options.
 • CMN55LP is based on CLN55LP process with extra process steps for mixed signal/ RF application. It includeds metal-oxide-metal (MOM) capacitor and ultra thick metal (Mu=UTM; 34KA) for inductor. CMN55LP is a low-power product for RF and mixed signal applications with a 1.2V core design, and with 2.5V I/O option.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 11 of 705
whole or in part without prior written permission of TSMC.


-----

###### 1.2 Reference Document Table 1.2.1 Reference Documents 
Content Reference Document

Reference Flow  - Please download it from TSMC on-line
Pad rule  - T-000-CL-DR-017
TSMC 0.13UM ~ 55NM WIRE BOND, EUTECTIC FLIP CHIP, LEAD FREE (LF) BUMP FLIP CHIP
AND INTERCONNECTION DESIGN RULE
Metal fuse rule  - T-000-CL-DR-005:
TSMC AL FUSE (AP FUSE) DESIGN RULE FOR CU PROCESS
X-metal rule  - T-N65-CL-DR-009:
TSMC 65NM X-METAL (XMX) DESIGN RULE
WCLSP rule  - T-000-BP-DR-005
TSMC BUMPING POST PASSIVATION INTERCONNECT DESIGN RULE

            - Q-RAS-02-02-083
BUMP EM IMAX RULE (FOR TSMC’S BUMP LINE PROCESS ONLY)
WCLCSP DRC  - T-000-BP-DR-005-X1 (X is the code of EDA tool, please refer to TSMC-Online for the details)
deck TSMC BUMPING POST PASSIVATION INTERCONNECT DRC (CALIBRE) COMMAND FILE

N55 5V HVMOS  - T-N55-CL-DR-006
rules TSMC 55 NM 5V HV CMOS DESIGN RULE (CLN55LP/CMN55LP)

Schottky Barrier  - T-N65-CM-DR-015
Diode rule TSMC 65 NM CMOS MIXED SIGNAL RF LOW POWER 1P9M SCHOTTKY BARRIER DIODE (SBD)
DESIGN RULE
P+/PW Varactor  - T-N65-CM-DR-012
design rule TSMC 65 NM LOW POWER CMOS 1.2V/2.5V N+/NW AND P+/PW MOS VARACTOR DESIGN
RULE (CMN65LP FOR RF, PHASE-IN)
GDS layer usage  - T-N65-CL-LE-001
TSMC 65 NM CMOS LOGIC GENERAL PURPOSE 1P9M SALICIDE GDS LAYER USAGE
DESCRIPTION FILE
DRC deck  - T-N65-CL-DR-001-X1 (X is the code of EDA tool, please refer to TSMC-Online for the details)
TSMC 65NM/55NM CMOS LOGIC/MS_RF DRC COMMAND FILE
Dummy pattern  - T-N65-CL-DR-001-X2 (X is the code of EDA tool, please refer to TSMC-Online for the details)
generation utility TSMC 65NM CMOS LOGIC DUMMY OD/PO GENERATION UTILITY

            - T-N65-CL-DR-001-X3 (X is the code of EDA tool, please refer to TSMC-Online for the details)
TSMC 65NM CMOS LOGIC DUMMY METAL GENERATION UTILITY
DFM utility  - T-N65-CL-DR-001-X4 (X is the code of EDA tool, please refer to TSMC-Online for the details)
TSMC 65NM CMOS LOGIC DFM LAYOUT ENHANCEMENT UTILITY
SPICE  - T-N65-CL-SP-009
TSMC 65 NM CMOS LOGIC LOW POWER 1P9M SALICIDE CU_LOWK 1.2V&2.5V HD BEOL SPICE
MODEL (CLN65LP)

            - T-N65-CL-SP-020
TSMC 65 NM CMOS LOGIC GENERAL PURPOSE 1P9M+AL_RDL SALICIDE CU_LOWK 1.0&2.5V
HD BEOL SPICE MODEL

            - T-N65-CL-SP-023
TSMC 65 NM CMOS LOGIC GENERAL PURPOSE 1P9M SALICIDE CU_LOWK 1.0&1.8V HD BEOL
SPICE MODEL

            - T-N65-CL-SP-031
TSMC 65 NM CMOS LOGIC GENERAL PURPOSE PLUS 1P9M+AL_RDL SALICIDE CU_LOWK
1.0&1.8V SPICE MODEL (CLN65G+)

            - T-N65-CL-SP-034
TSMC 65 NM CMOS LOGIC LP-BASED TRIPLE GATE OXIDE WITH DUAL CORE 1P9M SALICIDE
CU_LOWK 1/1.2/2.5V SPICE MODEL

            - T-N65-CL-SP-040
TSMC 65NM CMOS LOGIC LOW POWER 1P9M+AL_RDL SALICIDE CU_LOWK 1.2V/3.3V SPICE
MODELS (CLN65LP)

            - T-N65-CL-SP-041
TSMC 65 NM LOGIC SALICIDE Low-K IMD (1.0V/2.5V) (CLN65GPLUS)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 12 of 705
whole or in part without prior written permission of TSMC.

|Content|Reference Document|
|---|---|
|Reference Flow|• Please download it from TSMC on-line|
|Pad rule|• T-000-CL-DR-017 TSMC 0.13UM ~ 55NM WIRE BOND, EUTECTIC FLIP CHIP, LEAD FREE (LF) BUMP FLIP CHIP AND INTERCONNECTION DESIGN RULE|
|Metal fuse rule|• T-000-CL-DR-005: TSMC AL FUSE (AP FUSE) DESIGN RULE FOR CU PROCESS|
|X-metal rule S|• T-N65-CL-DR-009: TSMC 65NM X-METAL (XMX) DESIGN RULE|
|h WCLSP rule a n|T S • T-000-BP-DR-005 TSMC BUMPING POST PASSIVATION INTERCONNECT DESIGN RULE M • Q-RAS-02-02-083 BUMP EM IMAX RULE (FOR TSMC’S BUMP LINE PROCESS ONLY)|
|g h WCLCSP DRC deck|C • T-000-BP-DR-005-X1 (X is the code of EDA tool, please refer to TSMC-Online for the details) C TSMC BUMPING POST PASSIVATION INTERCONNECT DRC (CALIBRE) COMMAND FILE|
|N55 5V HVMOS rules|a i o • T-N55-CL-DR-006 I n TSMC 55 NM 5V HV CMOS DESIGN RULE (CLN55LP/CMN55LP)|
|Schottky Barrier Diode rule|C f i • T-N65-CM-DR-015 T d TSMC 65 NM CMOS MIXED SIGNAL RF LOW POWER 1P9M SCHOTTKY BARRIER DIODE (SBD) DESIGN RULE|
|P+/PW Varactor design rule|e e 1 c n • T-N65-CM-DR-012 2 h t TSMC 65 NM LOW POWER CMOS 1.2V/2.5V N+/NW AND P+/PW MOS VARACTOR DESIGN 8 i RULE (CMN65LP FOR RF, PHASE-IN)|
|GDS layer usage|. a 5 1 • T-N65-CL-LE-001 & l 7 0 TSMC 65 NM CMOS LOGIC GENERAL PURPOSE 1P9M SALICIDE GDS LAYER USAGE I I DESCRIPTION FILE|
|DRC deck|/ n 2 n • T-N65-CL-DR-001-X1 (X is the code of EDA tool, please refer to TSMC-Online for the details) 0 d 3 f TSMC 65NM/55NM CMOS LOGIC/MS_RF DRC COMMAND FILE|
|Dummy pattern generation utility|9 o / . r • T-N65-CL-DR-001-X2 (X is the code of EDA tool, please refer to TSMC-Online for the details) 2 P m TSMC 65NM CMOS LOGIC DUMMY OD/PO GENERATION UTILITY 0 r • T-N65-CL-DR-001-X3 (X is the code of EDA tool, please refer to TSMC-Online for the details) 1 a TSMC 65NM CMOS LOGIC DUMMY METAL GENERATION UTILITY|
|DFM utility|o 2 t • T-N65-CL-DR-001-X4 (X is the code of EDA tool, please refer to TSMC-Online for the details) m i TSMC 65NM CMOS LOGIC DFM LAYOUT ENHANCEMENT UTILITY|
|SPICE|o o n • T-N65-CL-SP-009 t TSMC 65 NM CMOS LOGIC LOW POWER 1P9M SALICIDE CU_LOWK 1.2V&2.5V HD BEOL SPICE i MODEL (CLN65LP) o • T-N65-CL-SP-020 n TSMC 65 NM CMOS LOGIC GENERAL PURPOSE 1P9M+AL_RDL SALICIDE CU_LOWK 1.0&2.5V C HD BEOL SPICE MODEL • T-N65-CL-SP-023 e TSMC 65 NM CMOS LOGIC GENERAL PURPOSE 1P9M SALICIDE CU_LOWK 1.0&1.8V HD BEOL n SPICE MODEL t • T-N65-CL-SP-031 e TSMC 65 NM CMOS LOGIC GENERAL PURPOSE PLUS 1P9M+AL_RDL SALICIDE CU_LOWK r 1.0&1.8V SPICE MODEL (CLN65G+) • T-N65-CL-SP-034 TSMC 65 NM CMOS LOGIC LP-BASED TRIPLE GATE OXIDE WITH DUAL CORE 1P9M SALICIDE CU_LOWK 1/1.2/2.5V SPICE MODEL • T-N65-CL-SP-040 TSMC 65NM CMOS LOGIC LOW POWER 1P9M+AL_RDL SALICIDE CU_LOWK 1.2V/3.3V SPICE MODELS (CLN65LP) • T-N65-CL-SP-041 TSMC 65 NM LOGIC SALICIDE Low-K IMD (1.0V/2.5V) (CLN65GPLUS)|


-----

|tsmc|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|
|---|---|
|Content|Reference Document|
|h g n a h S|• T-N55-CL-SP-007 TSMC 55 NM CMOS LOGIC GENERAL PURPOSE PLUS 1P9M+AL_RDL SALICIDE CU_LOWK 1.0&1.8V SPICE MODEL • T-N55-CL-SP-010 TSMC 55 NM CMOS LOGIC GENERAL PURPOSE PLUS 1P9M+AL_RDL SALICIDE CU_LOWK 1.0/2.5V SPICE MODEL • T-N55-CL-SP-013 TSMC 55 NM CMOS LOGIC GENERAL PURPOSE PLUS 1P9M+AL_RDL SALICIDE CU_LOWK 1.0&3.3V SPICE MODEL • T-N65-CM-SP-002 TSMC 65 NM CMOS MIXED SIGNAL MS LOW POWER 1P9M+AL_RDL SALICIDE CU_LOWK 1.2&2.5V HD BEOL SPICE MODEL (CMN65LP) T • T-N65-CM-SP-006 S TSMC 65 NM CMOS MIXED-SIGNAL GENERAL PURPOSE PLUS 1P9M+AL_RDL SALICIDE CU_LOWK 1.0&2.5V SPICE MODEL (CMN65GP) M • T-N65-CM-SP-007 C TSMC 65 NM CMOS MIXED SIGNAL RF LOW POWER 1P9M SALICIDE CU_LOWK 1.2&2.5V SPICE MODEL C • T-N65-CM-SP-012 a TSMC 65 NM CMOS MIXED SIGNAL RF LOW POWER 1P9M SALICIDE CU_LOWK 1.2&3.3V SPICE i o MODEL I n • T-N65-CM-SP-014 C f TSMC 65NM CMOS MIXED-SIGNAL LOW POWER 1P9M+AL_RDL SALICIDE CU_LOWK 1.2V/3.3V i SPICE MODELS (CMN65LP) T d • T-N65-CL-SP-070 e e 1 TSMC 65NM CMOS LOGIC LOW POWER HIGH VOLTAGE 1P9M+AL_RDL SALICIDE CU_LOWK c n 2 2.5V SPICE MODEL(PRE RELEASE) h t • T-N65-CM-SP-026-P1 8 i . a TSMC 65 NM CMOS MIXED SIGNAL LOW POWER HIGH VOLTAGE 1P9M+AL_RDL SALICIDE 1 5 & l CU_LOWK 2.5V SPICE MODEL (PRE RELEASE) 7 0 I • T-N55-CM-SP-009-P1 / I n 2 n TSMC 55NM CMOS MIXED SIGNAL LOW POWER 1P9M+AL_RDL SALICIDE CU_LOWK 1.2V/2.5V 0 3 f d SPICE MODELS 55LP 9 o • T-N55-CL-SP-021 / . r 2 TSMC 55 NM CMOS LOGIC LOW POWER 1P9M+AL_RDL SALICIDE CU_LOWK 1.2&2.5V SPICE P m MODELS 55LP 0 r • T-N65-CE-SP-002 1 o a TSMC 65 NM CMOS EMBEDDED DRAM LOW POWER 1P8MT2 (2XTM: M7-M8) SALICIDE 2 t m i CU_LOWK 1.2V&2.5V/ 1.2V&3.3V SPICE MODELS (CLN65LP EDRAM) o • T-N65-CE-SP-003 o n TSMC 65 NM CMOS EMBEDDED DRAM GENERAL PURPOSE PLUS 1P8MT2_Mz(M8_as_CuRDL) t SALICIDE CU_LOWK 1.0V&1.8V SPICE MODELS (CLN65G+eDRAM)|
|Device formation examples and LVS properties|i o • T-N65-CL-LS-001 n TSMC 65 NM CMOS LOGIC GENERAL PURPOSE DEVICE FORMATION EXAMPLES AND LVS PROPERTIES|
|LVS|C • T-N65-CL-LS-001-X1 (X is the code of EDA tool, please refer to TSMC-Online for the details) TSMC 65 NM CMOS LOGIC GENERAL PURPOSE DEVICE FORMATION EXAMPLES AND LVS e PROPERTIES LVS COMMAND FILE n • T-N55-CL-LS-001-X1 (X is the code of EDA tool, please refer to TSMC-Online for the details) t TSMC 55 NM CMOS LOGIC LOW POWER DEVICE FORMATION EXAMPLES AND LVS e PROPERTIES LVS COMMAND FILE|
|PDK|r • T-N65-CL-SP-031-K1 TSMC 65 NM CMOS LOGIC GENERAL PURPOSE PLUS 1P9M+AL_RDL SALICIDE CU_LOWK 1.0&1.8V PDK (CLN65GP) • T-N65-CM-SP-006-K1 TSMC 65 NM CMOS MIXED-SIGNAL GENERAL PURPOSE PLUS 1P9M AL_RDL SALICIDE CU_LOWK 1.0&2.5V PDK (CMN65GP) • T-N65-CM-SP-012-K1 TSMC 65 NM CMOS MIXED SIGNAL RF LOW POWER 1P9M SALICIDE CU_LOWK 1.2&3.3V PDK (CRN65LP)|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 13 of 705
whole or in part without prior written permission of TSMC.


-----

|tsmc|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|
|---|---|
|Content|Reference Document|
||• T-N55-CL-SP-010-K1 TSMC 55 NM CMOS LOGIC GENERAL PURPOSE PLUS 1P9M+AL_RDL SALICIDE CU_LOWK 1.0/2.5V PDK (CLN55GP) (INCLUDED: CLN55GP 1.0V/1.8V, CLN55GP 1.0V/2.5V) • T-N55-CM-SP-009-P1-K1: TSMC 55NM CMOS MIXED SIGNAL LOW POWER 1P9M+AL_RDL SALICIDE CU_LOWK 1.2V/2.5V PDK|
|SRAM S h a n g h|• T-N65-CL-CL-001 TSMC 65 NM CMOS LOGIC LOW POWER 1P9M SALICIDE CU_LOWK 1.2V 6T SRAM CELL LAYOUT & MODEL • T-N65-CL-CL-002 TSMC 65 NM CMOS LOGIC GENERAL PURPOSE 1P9M SALICIDE CU_LOWK 1.0V 6T SRAM CELL LAYOUT & MODEL T • T-N65-CL-CL-003 S TSMC 65 NM CMOS LOGIC LOW POWER 1P9M SALICIDE CU_LOWK 1.2V 8T SRAM CELL LAYOUT & MODEL M • T-N65-CL-CL-004 C TSMC 65 NM CMOS LOGIC GENERAL PURPOSE 1P9M SALICIDE CU_LOWK 1.0V 8T DP SRAM CELL LAYOUT & MODEL C • T-N65-CL-CL-005 a TSMC 65 NM CMOS LOGIC LOW POWER 1P9M SALICIDE CU_LOWK 1.2V 8T DP_HC SRAM CELL i o LAYOUT & MODEL I n C • T-N65-CL-CL-006 f TSMC 65 NM CMOS LOGIC GENERAL PURPOSE 1P9M SALICIDE CU_LOWK 1.0V 8T DP_HC i T d SRAM CELL LAYOUT & MODEL • T-N65-CL-CL-007 e e 1 TSMC 65 NM CMOS LOGIC GENERAL PURPOSE PLUS 1P9M SALICIDE CU_LOWK 1.0V 6T and c n 2 8T SRAM CELL LAYOUT & MODEL h t • T-N65-CL-CL-012 8 i . a TSMC 65 NM CMOS LOGIC ULTRA LOW POWER 1P9M SALICIDE CU_LOWK 1.0V 6T and 8T 1 5 & l SRAM CELL LAYOUT & MODEL 0 7 I • T-N55-CL-CL-001 / I n 2 n TSMC 55 NM CMOS LOGIC GENERAL PURPOSE PLUS 1P9M SALICIDE CU_LOWK 6T/8T SRAM 0 3 f CELL LAYOUT & MODEL|
|Latch up|d 9 o • T-N65-CL-CR-001 / . r 2 TSMC 65 NM CMOS LOGIC GENERAL PURPOSE 1P9M SALICIDE CU_LOWK 1.0&2.5V P CHARACTERIZATION REPORT|
|Qualification report|m 0 r • T-N65-CL-QR-002 1 o a TSMC 65NM CMOS LOGIC LOW POWER 1P9M SALICIDE CU_LOW K 1.2&2.5V PROCESS 2 m t i QUALIFICATION REPORT -- FAB12 o • T-N65-CL-QR-003 o n TSMC 65NM 2XTM PROCESS QUALIFICATION REPORT --FAB12 t • T-N65-CL-QR-004 i o TSMC 65NM CMOS LOGIC GENERAL PURPOSE 1P9M SALICIDE CU_LOW K 1.0&1.8V PROCESS n QUALIFICATION REPORT -FAB12 • T-N65-CL-QR-009 C TSMC 65 NM CMOS LOGIC GENERAL PURPOSE 1P9M SALICIDE CU_LOWK 1.0&2.5V QUALIFICATION REPORT-FAB12 e • T-N65-CL-QR-010 n TSMC 65 NM SECOND INTER-LAYER METAL (MY) PROCESS QUALIFICATION REPORT -FAB12 t • T-N65-CL-QR-011 e TSMC 65NM CMOS LOGIC LOW POWER 1P9M SALICIDE CU_LOWK 1.2V/2.5V SERIAL r INTERFACE ELECTRICAL FUSE IP QUALIFICATION REPORT • T-N65-CL-QR-012 TSMC 65 NM CMOS LOGIC GENERAL PURPOSE 1P9M SALICIDE CU_LOWK 1.0V/1.8V HIGH DENSITY(1K BITS) ELECTRICAL FUSE IP QUALIFICATION REPORT • T-N65-CL-QR-016 TSMC 65NM CMOS LOGIC GENERAL PURPOSE PLUS 1P9M SALICIDE CU_LOW K 1.0&1.8V PROCESS QUALIFICATION REPORT - FAB12 • T-N65-CL-QR-017 TSMC 65NM CMOS LOGIC GENERAL PURPOSE PLUS 1P9M SALICIDE CU_LOW K 1.0&2.5V|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 14 of 705
whole or in part without prior written permission of TSMC.


-----

|tsmc|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|
|---|---|
|Content|Reference Document|
|h g n a h S|PROCESS QUALIFICATION REPORT - FAB12 • T-N65-CL-QR-035 TSMC 65NM CMOS LOGIC ULTRA LOW POWER 1P9M SALICIDE CU_LOW K 1.0&2.5V PRODUCT QUALIFICATION REPORT - FAB12 • S-QCS-04-03-005 POST CP WAFER QUALITY ASSURANCE SPECIFICATION (BUMP & NON-BUMP WAFER) • T-N65-CL-QR-008 TSMC 65NM CUP WIRE BOND PBGA PACKAGE QUALIFICATION REPORT (DUAL PASSIVATION)- FAB12 • T-N65-CM-QR-001 TSMC 65NM MSRF CMOS LOGIC 1P9M SALICIDE CU_LOW K 1.2&2.5V PROCESS QUALIFICATION REPORT - FAB12 T • S-QCS-04-03-005 S POST CP WAFER QUALITY ASSURANCE SPECIFICATION (BUMP & NON-BUMP WAFER) • T-N65-BP-QR-001 M TSMC 65NM FLIP CHIP PACKAGE WITH EUTECTIC BUMP QUALIFICATION REPORT (TSMC C BUMP + TSMC ASSEMBLY) • T-N65-BP-QR-002 C TSMC 65NM FLIP CHIP PACKAGE WITH HIGH LEAD BUMP QUALIFICATION REPORT (TSMC a BUMP + TSMC ASSEMBLY) i o • T-N65-CV-QR-001 I n TSMC 65 NM CMOS LOGIC LOW POWER HVMOS 1P9M SALICIDE CU_LOW K 1.2&2.5V AND C f HVMOS (D5G2.5) PROCESS QUALIFICATION REPORT- FAB12 i • T-N65-CL-QR-051 T d TSMC 65NM 28K AlCu RDL QUALIFICATION REPORT-FAB14 e e 1 • T-N55-CL-QR-016 c n 2 TSMC 55 NM CMOS LOGIC LOW POWER 1P9M SALICIDE CU_LOWER K 1.2&2.5V h t QUALIFICATION REPORT-FAB14|
|Brief process flow|8 i . a • T-N65-CL-PF-001 1 5 & l TSMC 65 NM CMOS LOGIC LOW POWER 1P9M SILICIDE CU_LOWK 1.2&2.5V BRIEF PROCESS 0 7 I FLOW / I n 2 n • T-N65-CL-PF-005 0 3 f d TSMC 65 NM CMOS LOGIC GENERAL PURPOSE 1P9M SILICIDE CU_LOWK 1.0&1.8&2.5V BRIEF 9 o PROCESS FLOW / . r 2 • T-N65-CL-PF-006 P m TSMC 65 NM CMOS LOGIC GENERAL PURPOSE 1P9M SALICIDE CU_LOWK 1.0&1.8V BRIEF 0 r PROCESS FLOW 1 o a • T-N65-CL-PF-010 2 m t i TSMC 65 NM CMOS LOGIC GENERAL PURPOSE PLUS 1P9M SALICIDE CU_LOWK 1.0&1.8V o BRIEF PROCESS FLOW o n • T-N65-CL-PF-011 t TSMC 65 NM CMOS LOGIC LOW POWER 1P9M SALICIDE CU_LOWK 1.2&3.3V BRIEF PROCESS i o FLOW n • T-N65-CL-PF-013 TSMC 65 NM CMOS LOGIC LP-BASED TRIPLE GATE OXIDE WITH DUAL CORE 1P9M SILICIDE C CU_LOWK 1/1.2/2.5V BRIEF PROCESS FLOW • T-N65-CL-PF-018 e TSMC 65 NM CMOS LOGIC ULTRA LOW POWER 1P9M SALICIDE NBL/PBL EPI 1.0&2.5V BRIEF n PROCESS FLOW t • T-N55-CL-PF-001 e TSMC 55 NM CMOS LOGIC GENERAL PURPOSE PLUS 1P9M SALICIDE CU_LOWK 1.0&1.8&2.5V r BRIEF PROCESS FLOW • T-N55-CL-PF-012 TSMC 55 NM CMOS LOGIC LOW POWER 1P9M SALICIDE NBL/PBL EPI CU_LOWK 1.2&2.5V BRIEF PROCESS FLOW|
|Testline Layout Guideline|• E-MSS-02-02-024 TSMC TEST LINE LAYOUT USER GUIDELINE|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 15 of 705
whole or in part without prior written permission of TSMC.


-----

###### 2 Technology Overview


###### This chapter provides information about the following:

 2.1 Semiconductor process (including front-end and back-end features)


###### 2.2 Devices

 2.3 Power supply and operation temperature ranges


###### 2.4 Cross-section

 2.5 Metallization options


###### 2.1 Semiconductor Process

 The process consists of the front-end features and the back-end features.


###### 2.1.1 Front-End Features

 • Shallow trench isolation (STI)


###### Used for active isolation to reduce active pitch (OD pitch)



###### • Retrograde twin well CMOS technology on <100> P- substrate (epitaxy wafer) (subtrate resistivity  of 8-12 ΩΩΩΩ-cm)

 For a low well sheet resistance and enhancement of latch-up behavior (compared to conventionally diffused wells). Also provides for a good control of short parasitic field transistors.



###### • Triple well, Deep N-Well (optional)

 For isolating P-Well from the substrate



###### • Dual gate oxide process

 CLN55/CLN65 Logic Dual gate oxide (CLN65G: 1.0V/2.5V or 1.0V/1.8V, CLN65GP: 1.0V/2.5V or 1.0V/1.8V, CLN65LP: 1.2V/3.3V or 1.2V/2.5V, CLN65ULP: 1.0V/2.5V, CLN55GP: 1.0V/3.3V, 1.0V/2.5V or1.0V/1.8V, CLN55LP: 1.2V/2.5V)

 CMN55/CMN65 Dual gate oxide (CMN65GP: 1.0V/2.5V, CMN65LP: 1.2V/3.3V or 1.2V/2.5V, CMN55LP: 1.2V/2.5V)



###### • Triple gate oxide process
 CLN65LPG: 1.0V(G)/1.2V(LP)/2.5V



###### • N+/P+ poly gate

 Allows symmetrical design of NMOS and PMOS devices



###### • Multiple Vt devices for low leakage or high performance requirements
 These devices may be mixed on the same die.



###### • Native devices with different gate oxide and application volatge

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 16 of 705
whole or in part without prior written permission of TSMC.


-----

###### • SRAM cells in different process

Process
N65G/ N65GP N65LP
Type

0.499 µm²/0.525 µm²/

0.525µm²/ 0.62

0.62 µm²/ 0.974 µm²/

Cell Size 0.974 µm²/

8T 1.158 µm²/

8T 1.158 µm²/

10T 1.158 µm² (G only)

Process

N55LP
Type

0.525µm²/ 0.62 µm²/
Cell Size
0.974 µm²

###### • Self-aligned Ni-silicided drain, source and gate

|Process Type|N65G/ N65GP|N65LP|N65LPG|N65ULP|N55GP|
|---|---|---|---|---|---|
|Cell Size|0.499 µm²/0.525 µm²/ 0.62 µm²/ 0.974 µm²/ 8T 1.158 µm²/ 10T 1.158 µm² (G only)|0.525µm²/ 0.62 µm²/ 0.974 µm²/ 8T 1.158 µm²/|0.525µm²(LP)/ 0.62 µm²(LP, G)/ 0.974 µm²(LP, G)/ 1.158 µm²(LP)|0.525µm²/ 0.62 µm²/ 0.974 µm²|0.525µm²/ 0.62 µm²/ 0.974 µm²|
|Process Type|N55LP|||||
|S Cell Size|0.525µm²/ 0.62 µm²/ T 0.974 µm²|||||


###### Nickel silicide is designed to connect N+ and P+ gates; furthermore, it drastically reduces gate and S/D serial resistance. Self-aligned silicide on source/drain structures allows butting straps with only one minimally sized contact.



###### • Unsilicided N+/P+ poly and OD resistors

 Silicide protectin (requires one additional mask, RPO) is used to prevent silicide formation over the active and poly area.



###### • NW resistor
 Two kinds of NW resistor: 1) NW resistor within OD, and 2) NW resistor under STI



###### • Varactor

 MOS varactor provides 1.0V/1.2V/1.8V/2.5V/3.3V NMOS-in-NW capacitor structure.



###### • eDRAM

 For eDRAM related IP/ Macro design or product with eDRAM IP/ Macro, please notice contact – contact capacitance and contact resistance are higher than those in pure logic process, Need to use eDRAM SPICE model (T-N65-CE-SP-002 and T-N65-CE-SP-003) and RC extraction deck (T-N65-CE-SP-002-B1 and T-N65-CE-SP-003-B1) to specially handle the extra CT-CT coupling capacitance and resistance from eDRAM process for both eDRAM and non-eDRAM portions.


###### 2.1.2 Back-End Features

 • Tungsten contact connecting poly or OD to first metal level
 • Three to nine Cu metal levels, plus last metal level in Al pad.
 • Two kinds of inter-layer metal:
 • Mx: First Inter-layer Metal, W/S=0.1µm/0.1µm, thickness=2200 Å.



###### • My: Second Inter-layer Metal, W/S=0.2µm/0.2µm, thickness=5000 Å for CLN65 only, not for CLN55, CMN55 and CMN65
 • Four kinds of top-layer metal:
 • Mz (4XTM): top metal pitch is four times of Mx pitch (W/S=0.4µm/0.4µm, thickness=9000 Å)

 • My (2XTM): top metal pitch is two times of Mx pitch (W/S=0.2µm/0.2µm, thickness=5000 Å) for CLN65 and CLN55, not for CMN65 and CMN55



###### • Mr: top metal pitch is five times of Mx pitch (W/S=0.5µm/0.5µm, thickness=12500 Å) for CLN65 and CLN55, not for CMN65 and CMN55.
 • Mu: top metal for inductor metal, W/S=2µm/2µm, thickness=34000 Å.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 17 of 705
whole or in part without prior written permission of TSMC.


-----

###### • AP-MD layer can be used as a redistribution layer (AP RDL) option.

 • AP-MD layer can be used as interconnection. Two kinds of AP-MD thickness, 14.5K and 28K, are offered. CAD layer (74;0) of both AP-MD is the same.

|Col1|Mask ID|CAD Layer|Thickness (Å)|Remark|
|---|---|---|---|---|
|AP|307|74|14500|Cannot use for interconnection, RDL|
||||28000||
|AP_MD|309|74|14500|Can use for interconnection, RDL|
||||28000||



###### • Cu RDL is offered. No need extra mask (MD) and just use Cu metal for Cu RDL application.

 • One or two thick last (top) Cu metal layers at a relaxed pitch for power, clock, busses, and major interconnect signal distribution
 • Tight pitch levels for routing on thin Cu for the other metal levels below the thick level



###### • Chemical mechanical polishing (CMP) for enhanced planarization (STI, contact, metals, vias, passivation)
 • Dual damascene copper interconnection, for metal-2 to the last (top) metal
 • Low K (< 3.0) inter-metal dielectric for thin metal
 • Metal oxide metal (MOM) capacitor
 • Use metal lines to design metal capacitor.
 • Metal-insulator-metal (MIM) capacitor for N65 Mixed Signal and RF process:
 • Use the PEOX USG film as the dielectric film of MiM capacitors and use TaN/AlCu as the capacitor metal plate. 3 kinds of MiM process are supported:1.0fF/µm2, 1.5fF/µm2, 2.0fF/µm2. Only one kind of MIM capacitor can be used in the chip.
 • High-Q copper inductor for CMN65GP/LP and CMN55LP Mixed Signal and RF process:
 • Have ultra thick Cu (Mu, 34 KÅ) process for inductor metal.
 • TSMC N55 generation does not support MIM capacitor.
 • Wire bond or flip chip terminals
 • Laser fuse AP fuse is available. Please refer to T-000-CL-DR-005: TSMC AL FUSE (AP FUSE) DESIGN RULE FOR CU PROCESS
 • Electrical fuse The IP of electrical fuse is provided. Please contact your account manager to get the related information. Besides, the IP can’t be shrunk at N55.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 18 of 705
whole or in part without prior written permission of TSMC.


-----

###### 2.2 Devices The technology provides multiple Vt devices, thin and thick gate oxide native devices, MOM, MIM, and inductor Table 2.2.1 Available Vt/ MOM/ MIM/ Inductor in each technology

CLN65 CLN55
Core LPG GP LP

G (1.0V) GP (1.0V) LP (1.2V) ULP (1.0V)
(1.0V) (1.2V)
LP (1.2V) G (1.0V)

High Vt V V V V V V V V
STD Vt V V V V V V V V
Low Vt  - V V V V  - V V
Native V V V V V V V V
m-low Vt  -  - V V  -  -  MOM V V V V V V V V
MIM   -   -   -   -   -   -   -   Inductor  -  -  -  -  -  -  -  
|Table 2.2.1|Available Vt/ MOM/ MIM/ Inductor in each technology|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
|Core|CLN65||||||CLN55||
||G (1.0V)|GP (1.0V)|LP (1.2V)|ULP (1.0V)|LPG||GP (1.0V)|LP (1.2V)|
||||||LP (1.2V)|G (1.0V)|||
|High Vt|V|V|V|V|V|V|V|V|
|STD Vt|V|V|V|V|V|V|V|V|
|Low Vt|-|V|V|V|V|-|V|V|
|S Native|V|T V|V|V|V|V|V|V|
|h m-low Vt|-|S -|V|V|-|-|-||
|a MOM|V|V|V|V|V|V|V|V|
|n MIM|-|M -|-|-|-|-|-|-|
|Inductor|g -|-|C -|-|-|-|-|-|


High Vt V V V V V V
STD Vt V V V V V V
Low Vt V V V V V V
Native V V -* -* V  m-low Vt  - V  -  -  -  MOM V V V V V V
MIM V V V V   -   Inductor  -  - V V  - V

###### * : For RF process, TSMC provides Native device, but don't provide the SPICE model.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 19 of 705
whole or in part without prior written permission of TSMC.

|Shang Native m-low Vt MOM MIM Inductor|TSMC anghai V V - - V V - - - -|Col3|MC Co V V V V V V - - - -|Col5|V V - - V V - - - -|V V -  V V - - - -|
|---|---|---|---|---|---|---|
|Core|a CMN65 for MS||C CMN65 for RF||CMN55 for MS|CMN55 for RF|
||i GP (1.0V)|I LP (1.2V)|o GP (1.0V)|LP (1.2V)|LP (1.2V)|LP (1.2V)|
|High Vt|V|C V|n V|V|V|V|
|STD Vt|V|V|V|f i V|V|V|
|Low Vt|V|T V|V|d V|V|V|
|Native|V|e V|1 -*|e -*|V|-|
|m-low Vt|-|V|c -|n 2 -|-|-|
|MOM|V|V|h V|8 V|t i V|V|
|MIM|V|1 V|. V|5 V|a -|-|
|Inductor|-|0 -|& V|7 V|l I -|V|


-----

###### 2.3 Power Supply and Operation Temperature Ranges Table 2.3.1 Power Supplies

CLN65

G GP LP ULP LPG

Normal *Max Normal Normal Normal Normal *Max

*Max power *Max power *Max power

power power power power power power power

supply supply supply

supply supply supply supply supply supply supply

1.0V(G) 1.1V
Core (thin oxide) 1.0V 1.1V 1.0V 1.1V 1.2V 1.32V 1.0V 1.1V

1.2V (LP) 1.32V

1.8V 1.98V 1.8V 1.98V            -            -            -            -            
I/O (thick oxide) 2.5V 2.75V 2.5V 2.75V 2.5V 2.75V 2.5V 2.75V 2.5V 2.75V

                 -                  -                  -                  - 3.3V 3.63V                  -                  -                  -                  
2.5V overdrive to 3.3V 3.3V 3.63V 3.3V 3.63V 3.3V 3.63V 3.3V 3.63V 3.3V 3.63V

2.5V underdrive to
1.8V 1.98V 1.8V 1.98V 1.8V 1.98V 1.8V 1.98V 1.8V 1.98V
1.8V

*5V HVMOS only for 5V (drain)/ 5.5V (drain)/

                   -                    -                    -                    -                    -                    -                    -                    LP 2.5V IO 2.5V (G/S/B) 2.75V (G/S/B)

CLN55 CMN65 CMN55

GP LP GP LP LP

Normal *Max Normal Normal Normal Normal *Max

*Max power *Max power *Max power

power power power power power power power

supply supply supply

supply supply supply supply supply supply supply

Core (thin oxide) 1.0V 1.1V 1.2V 1.32V 1.0V 1.1V 1.2V 1.32V 1.2V 1.32V

1.8V 1.98V           -           -           -           -           -           -           -           
I/O (thick oxide) 2.5V 2.75V 2.5V 2.75V 2.5V 2.75V 2.5V 2.75V 2.5V 2.75V

3.3V 3.63V           -           -           -           - 3.3V 3.63V           -           
2.5V overdrive to 3.3V 3.3V 3.63V 3.3V 3.63V 3.3V 3.63V 3.3V 3.63V 3.3V 3.63V

2.5V underdrive to

                 -                  - 1.8V 1.98V 1.8V 1.98V 1.8V 1.98V 1.8V 1.98V
1.8V

*5V HVMOS only for 5V (drain)/ 5.5V (drain)/ 5V (drain)/ 5.5V (drain)/

                 -                  -                  -                  -                  -                  LP 2.5V IO 2.5V (G/S/B) 2.75V (G/S/B) 2.5V (G/S/B) 2.75V (G/S/B)

###### * Only drain side can be applied. Other terminal can only be applied to 2.5V. The operation temperature range is -40°C to 125°C (junction temperature). For the detail information of both 2.5V overdrive to 3.3V, and 2.5V underdrive to 1.8V, please refer to section 4.5.9 and 4.5.10. 2.5V underdrive to 1.8V is not offered in 2.5V native device. Maximum power supply voltage means variation upper limit of product operation voltage.

|Table 2.3.1  Po|ower Supplies|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|
|---|---|---|---|---|---|---|---|---|---|---|
||CLN65||||||||||
||G||GP||LP||ULP||LPG||
||Normal power supply|*Max power supply|Normal power supply|*Max power supply|Normal power supply|*Max power supply|Normal power supply|*Max power supply|Normal power supply|*Max power supply|
|S h Core (thin oxide) a|1.0V|T 1.1V|S 1.0V|1.1V|1.2V|1.32V|1.0V|1.1V|1.0V(G)|1.1V|
||||||||||1.2V (LP)|1.32V|
|n g I/O (thick oxide)|1.8V|1.98V|M 1.8V|1.98V|-|-|-|-|-||
||2.5V|2.75V|C 2.5V|2.75V|2.5V|2.75V|2.5V|2.75V|2.5V|2.75V|
||h a -|-|-|C -|3.3V|3.63V|-|-|-|-|
|2.5V overdrive to 3.3V|i 3.3V|3.63V|3.3V|o 3.63V|3.3V|3.63V|3.3V|3.63V|3.3V|3.63V|
|2.5V underdrive to 1.8V|1.8V|I C 1.98V|1.8V|n 1.98V|f 1.8V|1.98V|1.8V|1.98V|1.8V|1.98V|
|*5V HVMOS only for LP 2.5V IO|-|-|T -|-|i d 5V (drain)/ 2.5V (G/S/B)|5.5V (drain)/ 2.75V (G/S/B)|-|-|-|-|
||e 1 CLN55||||e CMN65||||CMN55||
||GP||c LP||n 2 t GP||LP||LP||
||Normal power supply|*Max power supply|Normal 1 power 0 supply|h . *Max power & supply|8 5 Normal power 7 supply|i a *Max power l supply|Normal power supply|*Max power supply|Normal power supply|*Max power supply|
|Core (thin oxide)|1.0V|1.1V|/ 1.2V|I 0 1.32V 9|n d 1.0V|2 3 1.1V|I n f 1.2V o|1.32V|1.2V|1.32V|
|I/O (thick oxide)|1.8V|1.98V|-|/ 2 -|. -|-|-|r -|-|-|
||2.5V|2.75V|2.5V|2.75V|0 2.5V|P r 2.75V|2.5V|m 2.75V|2.5V|2.75V|
||3.3V|3.63V|-|-|1 2 -|o -|3.3V|a t 3.63V|-|-|
|2.5V overdrive to 3.3V|3.3V|3.63V|3.3V|3.63V|3.3V|m 3.63V|3.3V|i 3.63V|o 3.3V|3.63V|
|2.5V underdrive to 1.8V|-|-|1.8V|1.98V|1.8V|1.98V|o t 1.8V|1.98V|n 1.8V|1.98V|
|*5V HVMOS only for LP 2.5V IO|-|-|5V (drain)/ 2.5V (G/S/B)|5.5V (drain)/ 2.75V (G/S/B)|-|-|i o 5V (drain)/ 2.5V (G/S/B)|5.5V (drain)/ 2.75V (G/S/B)|-|-|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 20 of 705
whole or in part without prior written permission of TSMC.


-----

###### operation voltage


###### Nominal power supply voltage


###### operation time

 Beside regular 1.2V core MOS and 2.5V IO MOS in N65LP 1.2/2.5V logic process, there is additional 5V HVMOS including NMOS/PMOS are offered and the bias condition of the four terminals (Gate/ Drain/ Source/ Bulk) are as the following table 2.3.2 HVMOS device list and spec. Table 2.3.2 HVMOS deive list and spec

|g Device|C |Vgs|||Vds|||Vbs||
|---|---|---|---|
|h HV NMOS (5V)|C 0~2.5V|0~5V|0~2.5V|
|a HV PMOS (5V)|i 0~2.5V|o 0~5V|0~2.5V|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 21 of 705
whole or in part without prior written permission of TSMC.


-----

###### 2.4 Cross-section Cross section (1-9M as inter Mx, top My(2XTM))

 Passivation -2


###### Passivation -1

 USG

|Col1|AP|
|---|---|


###### M8(My) W/S= 0.20/0.20 V7 V7(Vy) W/S= 0.20/0.20

 M7(Mx) W/S= 0.10/0.10 M7 (Cu) M7


###### USG

 LK

|Col1|Col2|M8|Col4|
|---|---|---|---|
|||V7||
|M7 (Cu)|i f|M7||


###### M2(Mx) W/S= 0.10/0.10

 M1 W/S= 0.09/0.09


###### M1 (Cu) M1


###### LK

|9 / M1 (Cu)|Col2|. M1|
|---|---|---|


###### PO W/S= 0.06/0.12 OD W/S= 0.08/0.11

 Figure 2.4.1 Cross-section for 1P9M_6x2y


###### Salicide


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 22 of 705
whole or in part without prior written permission of TSMC.


-----

###### Cross section (1P9M as intex Mx, top Mz(4XTM))

 Passivation -2


###### Passivation -1

 USG

|Col1|AP|
|---|---|


###### M7(Mx) W/S= 0.10/0.10 M7 (Cu) M7

 M2(Mx) W/S= 0.10/0.10 M2 (Cu) M2


###### USG

 LK

|c M7 (Cu)|2 1|e n M7|Col4|
|---|---|---|---|


###### M1 W/S= 0.09/0.09


###### M1 (Cu) M1


###### LK

|M1 (Cu)|1|M1|
|---|---|---|


###### PO W/S= 0.06/0.12

 OD W/S= 0.08/0.11

 Figure 2.4.2 Cross-section for 1P9M_6x2z


###### Salicide


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 23 of 705
whole or in part without prior written permission of TSMC.


-----

###### Cross section (1P9M as intex Mx/My, top Mz(4XTM))

 Passivation -2


###### Passivation -1

 USG

|Col1|AP|Col3|Passivation -1|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
|M9 (Cu) M9 S T US h M9(Mz) W/S= 0.40/0.40 S a V8 n M V8(Vz) W/S= 0.36/0.34 g C h C M8 (Cu) M8 a i o I n M8(Mz) W/S= 0.40/0.40 C USG f V7 i V7(Vz) W/S= 0.36/0.34 T d|||||||
|e e 1 c n M7(My) W/S= 0.20/0.20 M7 (Cu) M7 2 LK h t 8 i . a V6 V6(Vy) W/S= 0.20/0.20 1 & 5 l 7 0 I / I n 2 n M6(My) W/S= 0.20/0.20 M6 (Cu) 0 3 M6 d 9 LK / . 2 V5(Vy) W/S= 0.20/0.20 V5 P|||||||
||||||d . V5 P||
|M5(Mx) W/S= 0.10/0.10||M5 (Cu)||1 0|r M5|o|


###### M2(Mx) W/S= 0.10/0.10


###### M1 W/S= 0.09/0.09

 PO W/S= 0.06/0.12 OD W/S= 0.08/0.11


###### M1 (Cu) M1


###### LK

 LK

 LK

|M1 (Cu)|Col2|M1|
|---|---|---|


###### Salicide
 Figure 2.4.3 Cross-section for 1P9M_4x2y2z


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 24 of 705
whole or in part without prior written permission of TSMC.


-----

###### Cross section (1P9M as intex Mx, top Mr)

 AP

 M9 (Cu) M9

 M9(Mr) W/S= 0.50/0.50
 V8
 V8(Vr) W/S= 0.46/0.44

 M8 (Cu) M8

 M8(Mr) W/S= 0.50/0.50


###### Passivation -2

 Passivation -1

|Col1|AP|
|---|---|


###### USG


###### V7(Vr) W/S= 0.46/0.44

 M7(Mx) W/S= 0.10/0.10 M7 (Cu) M7

|Col1|Col2|de|Col4|
|---|---|---|---|
|||n V7 t i a||
|& M7 (Cu) I|7 5|l M7|I|


###### M2(Mx) W/S= 0.10/0.10

 M1 W/S= 0.09/0.09


###### M1 (Cu) M1


###### LK

 LK

 LK

|M1 (Cu)|Col2|M1|
|---|---|---|


###### PO W/S= 0.06/0.12 OD W/S= 0.08/0.11

 Figure 2.4.4 Cross-section for 1P9M_6x2r


###### Salicide


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 25 of 705
whole or in part without prior written permission of TSMC.


-----

###### Cross section for CMN65 (1) 1P9M: MIM between M7 and M8 with Mu (34KÅ) (2) 1P9M: MIM between M7 and M8, without Mu


###### W/S=0.36/0.34W/S=0.36/0.34


###### W/S=0.40/0.40W/S=0.40/0.40M8 8.3KA


###### CBM SiNSiNOX 162AOX 162A500 AAW/S=0.36/0.34W/S=0.36/0.34 =6.7 K


###### M7(Mx)M7M7M7


###### W/S=0.10/0.10W/S=0.10/0.10


###### M6(Mx)M6 M6(Mx)M6

 (3) 1P8M: MIM between M7 and M8 (M8 is Mu)     (4) 1P8M: MIM between M7and M8, without Mu

|UTUMT (MM u) WW//SS==22..0000//22..0000 S V8V(V8 u) WW//SS==00..3366//00..3344|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
||h MM88||MM88 44338888 AA|||S T|M8M(M8 z)|||
|a 55338888 AA n g VV77==66 VV77==66..22KK++00..6666KK ==77 ==66..8866 KK SSSS iiOOiiNN 55 3300 0000 A A NN 00 AA|a 55338888 AA|||..22 ..00|M WW//SS==00 MM..44 880 0/ 880/ ..330.4 KK.04 AA C KK++00..88KK KK V7(VV7z )||0 MM..44 880 0/ 880/ ..330.4 KK.04 AA|||
|||||||||7z )||
|h CC CC TTTT MM MM 550000 AA S OS Oii XXNN 1155 6600 2200 AA W W//SS==00 ==66..33 ..7766 a C OOXX 336622CCAABBMM AA CCBBMM 22KK AA||||||||KK//00 ..|3344|
|i SSiiNN 775500 A A SSiiNN 550000 AA FFSSGG M|||||||o 7(MM7x )|||
|I n MM77 33..77KKAA C WW//SS==00..1100/0/0.1.01 0||||||||||
|M|||||||6(MM6x )|||
|T||||||||||

|M9(MM9z ) WW//SS==00..4400//00..4400|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|VV8(8V z) WW//SS==00..3366//00..3344||||||||||
||MM88||||||M8M(M8z )|||
||||MM88 44338888AA|||||||
|55338888AA VV77 VV77==66..22KK++00..6666 == ==66..8866KK SSSS iiOOiiNN 55 00 0000 00AA NN 33 A A|55338888AA|||==66.. 77..00|WW//SS==00..4400//00..4400 MM88 22KK++00..88 KK V7(VVz7)||..4400//00..4400|||
|||||||||z7)||
|CCCCTTTTMMMM 5500 00AA SSiiNN 550000AA WW //SS==00..3366// OOXX 3366CC22AABBMMOO XX 116622AA ==66..77 CCBBMM 22KKAA||||||||00..33 KK|44|
|SSiiNN77 5500AA SSiiNN55 0000 FFSSGG|||||||AA M7M(M7 MM77||x)|
|WW//SS==00..1100//00..1100||||||||||
||||||||MM6(6M||x)|
|d||||||||||


###### W/S=2.00/2.00 W/S=2.00/2.00

 V7(Vu)V7

A

###### W/S=0.36/0.34W/S=0.36/0.34W/S=0.36/0.34 W/S=0.36/0.3=6.7=6.7=6.7K 4


###### W/S=0.36/0.34 W/S=0.36/0.34=6.7=6.7K


W/S=0.40/0.40W/S=0.40/0.40CBM


###### M7(Mx)M7


W/S=0.10/0.10W/S=0.10/0.10


###### M6(Mx)M6

|128 ch. & 1 (3) 1P8M: MIM between M7 and M8 (M8 is Mu)|Col2|Col3|Col4|Col5|Col6|Col7|Col8|
|---|---|---|---|---|---|---|---|
|||||||||
|1 & 0 I / 0 9 UTMUU(TTMMMu ) /||||||||
||MMM888 555333888888|AAA|MMM888 444333888888 AAA|WW//SS==|2 0 22..0000/2/2.0.00|||
|VVV777===666...222KKK+++000...888KKK VVV777===666...222KKK+++000...666666KKK ===777...000 K K K ===666...888666 KKK V7(VVV77u ) SSSiiiNNN555000000AAA CCCSSSiiiTTTOOOMMMNNN333 000000AAA CCCTTTMMM 555000000AAA||||||||
|||||||VVV|77u )|
|SSSiiiNNN555000000AAA OOOXXX 333666CCC222AAABBBMMMO O O XXX 111666222AAAWWWW////SSSS====0===000.666...3333...6 CCCBBBMMM 222KKK AAA||||||777666/ K K K0///|000. 3...3343|
|SSSiiiNNN777 555000 AAA SSSiiiNNN555 000000 FFFSSSGGG M|||||AAA 7(MMM77x )|||
|||||||||
|||||||||
|WWW///SSS===000...111000///000...111||||||||
|||||||||
|M|||||6(MMM66x )|||
|||||||||

|fidential Inform 285723 nd. P   (4) 1P8M: MIM between M7and M8, without Mu M7 =6.7 K FSG SiN 750 A OX 362A CBM 2KA SiN 500 A OX 162A M7 M6 CBM W/S=0.10/0.10 M7 =6.7 K FSG SiN 750 A OX 362A CBM 2KA SiN 500 A OX 162A M7(Mx M6(M CBM W/S=0.10/0.10|Col2|Col3|Col4|Col5|Col6|Col7|Col8|
|---|---|---|---|---|---|---|---|
|||||||||
||P r MM88||MM88 44338888AA|m||||
|a o 55338888AA M8M(M8 z) 2 t m i WW//SS==00.4CC.04/BB00/.4MM00.4 0 o VV77==66..22KK++00..88KK VV77==66..22KK++00..6666KK== 77..00KK o n ==66..8866KK SSiiNN550000AA SSiiOONN330000AA V7V(V7z )|o 55338888||||M8M(M8 z) 04CC.04/BB00/.4MM00.4 0|||
|||||||V7|z )|
|t CCTTMM i CCTTMM 550000AA SSiiNN550000AA OOXX 3366CC22AABBMMOO XX 116622AAWW//SS==0==0.66.33..6 o CCBBMM 22KK AA||||||776/KK0 /|0. 3.43|
|n SSiiNN77 5500AA SSiiNN55 0000 FFSSGG|||||AA|||
||||||M7M(7M x)|||
|C W/S=0.10/0.10||||||||
|W/S=0.10/0.10||||||||
|e||||||||
||||||M6M(6Mx)|||
|t n||||||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 26 of 705
whole or in part without prior written permission of TSMC.


-----

###### 2.5 Metallization Options
 The general 65 nm and 55nm are offered with a single poly and nine metal layers (1P9M). In addition to 1P9M, please refer to the following tables for the other metallization options. Table 2.5.1 Naming for Different Metal Thicknesses


First InterMx 0.1/0.1 0.1/0.1 0.1/0.1 0.1/0.1 2200 2000 2200 2000 [M2~M7 (380, 381, 384, 385, ]
layer Metal 386, 387), max : six layers

Second M5~M7 (385, 386, 387),
Not
Inter-layer My 0.2/0.2 Not offer Not offer Not offer 5000 Not offer Not offer max : two layers


M3~M9 (381, 384, 385, 386,

Top Metal Not
My 0.2/0.2 0.2/0.2 Not offer Not offer 5000 5000 Not offer 387, 388, 389), max : two
(2XTM) offer

layers

M3~M9 (381, 384, 385, 386,

Top Metal
Mz 0.4/0.4 0.4/0.4 0.4/0.4 0.4/0.4 9000 9000 9000 9000 387, 388, 389), max : two
(4XTM)

layers

Not M6~M9 (386, 387, 388, 389),
Top Metal Mr 0.5/0.5 0.5/0.5 Not offer Not offer 12500 12500 Not offer
offer max: two layers

M4~M9 (384, 385, 386, 387,

Top Metal Not

Mu Not offer Not offer 2/2 2/2 Not offer 34000 34000 388, 389),
(UTM) offer

max : one layer

14500 14500 14500 14500 [AP-MD(307 or 309) ]
AP-MD* AP-MD 3/2 3/2 3/2 3/2 Max: one layer.
28000 28000 28000 28000 14.5K and 28KÅ are offered.

###### Table 2.5.2 Naming for Different Via Types
Via type Code W/S(µm) Mask layers
CLN65 CLN55 CMN65 CMN55
First Inter- VIA1~VIA6 (378, 379, 373, 374, 375,
Vx 0.1/0.1 0.1/0.1 0.1/0.1 0.1/0.1
layer Via 376), max : six layers
Second Inter- VIA4~VIA6 (374, 375, 376),
Vy 0.2/0.2 Not offer Not offer Not offer
layer Via max : two layers
Top Via VIA2~VIA8 (379, 373, 374, 375, 376,
Vy 0.2/0.2 0.2/0.2 Not offer Not offer
(2XTM) 377, 372), max : two layers
Top Via VIA2~VIA8 (379, 373, 374, 375, 376,
Vz 0.36/0.34 0.36/0.34 0.36/0.34 0.36/0.34
(4XTM) 377, 372), max : two layers

|Metal type|Code|W/S (µm)|Col4|Col5|Col6|Thickness (Å).|Col8|Col9|Col10|Mask layers|
|---|---|---|---|---|---|---|---|---|---|---|
|||CLN65|CLN55|CMN65|CMN55|CLN65|CLN55|CMN65|CMN55||
|M1|M1|0.09/0.09|0.09/0.09|0.09/0.09|0.09/0.09|1800|1600|1800|1600|M1 (360) only|
|First Inter- layer Metal|Mx|0.1/0.1|0.1/0.1|0.1/0.1|0.1/0.1|2200|2000|2200|2000|M2~M7 (380, 381, 384, 385, 386, 387), max : six layers|
|S Second h Inter-layer Metal|My|T 0.2/0.2|S Not offer|Not offer|Not offer|5000|Not offer|Not offer|Not offer|M5~M7 (385, 386, 387), max : two layers|
|a Top Metal (2XTM)|n My g|0.2/0.2|M 0.2/0.2|Not offer C|Not offer|5000|5000|Not offer|Not offer|M3~M9 (381, 384, 385, 386, 387, 388, 389), max : two layers|
|Top Metal (4XTM)|h Mz|a 0.4/0.4|0.4/0.4|C 0.4/0.4|0.4/0.4|9000|9000|9000|9000|M3~M9 (381, 384, 385, 386, 387, 388, 389), max : two layers|
|Top Metal|Mr|i I 0.5/0.5|0.5/0.5|Not offer|o n Not offer|12500|12500|Not offer|Not offer|M6~M9 (386, 387, 388, 389), max: two layers|
|Top Metal (UTM)|Mu|C Not offer|T Not offer|2/2|f i 2/2|Not d offer|Not offer|34000|34000|M4~M9 (384, 385, 386, 387, 388, 389), max : one layer|
|AP-MD*|AP-MD|3/2|e 3/2|c 3/2 h|1 2 3/2|e 14500|14500|14500|14500|AP-MD(307 or 309) Max: one layer. 14.5K and 28KÅ are offered.|
|||||||n 28000|t 28000|28000|28000||


RV* RV 3/3 3/3 3/3 3/3 RV (306), max: one layer
###### *: 1. With AP-MD process, CBD (mask 306)/ AP-MD (mask 309)/ CB2 (mask 308) are used. RV is needed to connect AP-MD and Mtop when AP-MD is an additional interconnection layer. 2. Without AP-MD process, CB (CBD) (mask 107)/ AP (mask 307)/ CB(CBD) (mask 107) are used and no RV layer is used. CB layer is for interconnection usage.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 27 of 705
whole or in part without prior written permission of TSMC.

|Table 2.5.2 N|Naming f|tial 2857 h. & 1 for Different Via Types|Col4|Col5|Col6|l|
|---|---|---|---|---|---|---|
|Via type|Code|5 1 & l W/S(µm)||||Mask layers|
|||CLN65|0 CLN55|7 I CMN65|I CMN55||
|First Inter- layer Via|Vx|0.1/0.1|/ 0 0.1/0.1|n 0.1/0.1|2 3 0.1/0.1|n VIA1~VIA6 (378, 379, 373, 374, 375, f 376), max : six layers|
|Second Inter- layer Via|Vy|0.2/0.2|9 / Not offer 2|d . Not offer|Not offer|o VIA4~VIA6 (374, 375, 376), r max : two layers|
|Top Via (2XTM)|Vy|0.2/0.2|0.2/0.2|P 0 Not offer|r Not offer|m VIA2~VIA8 (379, 373, 374, 375, 376, 377, 372), max : two layers|
|Top Via (4XTM)|Vz|0.36/0.34|0.36/0.34|1 2 0.36/0.34|o 0.36/0.34|a t VIA2~VIA8 (379, 373, 374, 375, 376, i 377, 372), max : two layers|
|Top Via|Vr|0.46/0.44|0.46/0.44|Not offer|m Not offer|o VIA5~VIA8 (375, 376, 377, 372), max: o n two layers|
|Top Via (UTM)|Vu|Not offer|Not offer|0.36/0.34|0.36/0.34|t i VIA3~VIA8 (373, 374, 375, 376, 377, 372),max : one layer|
|RV*|RV|3/3|3/3|3/3|3/3|o RV (306), max: one layer|


-----

###### Table 2.5.3 CLN65/CLN55 Metallization Options (My/Vy are used as second inter-layer Metal/Via) Metal Total Number of Metal Layers
 /Via 3 4 5 6 7 8 9 CLN65 V V V V V V V V V V V V V V V V V CLN55 V V V V V V X V V X X V V X X V X M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 VIA1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 M2 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 VIA2 Vz1 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 M3 Mz1 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 VIA3 Vz1 Vx3 Vz1 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3 M4 Mz1 Mx3 Mz1 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3 VIA4 Vz1 Vz2 Vx4 Vz1 Vy1 Vx4 Vx4 Vx4 Vy1 Vx4 Vx4 Vx4 Vx4 Vx4 Vx4 Vx4 M5 Mz1 Mz2 Mx4 Mz1 My1 Mx4 Mx4 Mx4 My1 Mx4 Mx4 Mx4 Mx4 Mx4 Mx4 Mx4 VIA5 Vz1 Vz2 Vz1 Vx5 Vz1 Vy1 Vy2 Vx5 Vx5 Vy1 Vy1 Vx5 Vx5 Vy1 M6 Mz1 Mz2 Mz1 Mx5 Mz1 My1 My2 Mx5 Mx5 My1 My1 Mx5 Mx5 My1 VIA6 Vz1 Vz2 Vz1 Vz1 Vx6 Vz1 Vy2 Vz1 Vx6 Vy1 Vy2 M7 Mz1 Mz2 Mz1 Mz1 Mx6 Mz1 My2 Mz1 Mx6 My1 My2 VIA7 Vz1 Vz2 Vz1 Vz2 Vz1 Vz1 Vz1 M8 Mz1 Mz2 Mz1 Mz2 Mz1 Mz1 Mz1 VIA8 Vz2 Vz2 Vz2 M9 Mz2 Mz2 Mz2 RV V V V V V V V V V V V V V V V V V AP-MD V V V V V V V V V V V V V V V V V

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 28 of 705
whole or in part without prior written permission of TSMC.

|Metal /Via|Total Number of Metal Layers|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Col19|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
||3|4|5||6|||7||||8||||9|||
|CLN65|V|V|V|V|V|V|V|V|V|V|V|V|V|V|V|V|V|V|
|CLN55|V|V|V|V|V|V|X|V|V|X|X|V|V|X|X|V|X|X|
|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|
|VIA1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|
|M2|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|
|VIA2|Vz1|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|
|S M3|Mz1|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|
|h VIA3||Vz1|Vx3|T Vz1|Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|
|M4|a|Mz1|Mx3|Mz1|S Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|
|VIA4|n||Vz1|Vz2|M Vx4|Vz1|Vy1|Vx4|Vx4|Vx4|Vy1|Vx4|Vx4|Vx4|Vx4|Vx4|Vx4|Vx4|
|M5||g|Mz1|Mz2|Mx4|C Mz1|My1|Mx4|Mx4|Mx4|My1|Mx4|Mx4|Mx4|Mx4|Mx4|Mx4|Mx4|
|VIA5||h|||Vz1|Vz2|Vz1|Vx5|Vz1|Vy1|Vy2|Vx5|Vx5|Vy1|Vy1|Vx5|Vx5|Vy1|
|M6|||a||Mz1|Mz2|C Mz1|Mx5|Mz1|My1|My2|Mx5|Mx5|My1|My1|Mx5|Mx5|My1|
|VIA6|||i|I|||o|Vz1|Vz2|Vz1|Vz1|Vx6|Vz1|Vy2|Vz1|Vx6|Vy1|Vy2|
|M7||||C||||n Mz1 f|Mz2|Mz1|Mz1|Mx6|Mz1|My2|Mz1|Mx6|My1|My2|
|VIA7||||||||i||||Vz1|Vz2|Vz1|Vz2|Vz1|Vz1|Vz1|
|M8|||||T||||e d|||Mz1|Mz2|Mz1|Mz2|Mz1|Mz1|Mz1|
|VIA8|||||e|c||1||n||||||Vz2|Vz2|Vz2|
|M9||||||h||2||t||||||Mz2|Mz2|Mz2|
|RV|V|V|V|V|V|V|. V|V|8 V|V|i a V|V|V|V|V|V|V|V|
|AP-MD|V|V|V|V|1 V|V|& V|V|5 7 V|V|l V|V|V|V|V|V|V|V|


-----

###### Table 2.5.4 CLN65/CLN55 Metallization Options (My/Vy are used as 2X top Metal/Via)
 Metal Total Number of Metal Layers
 /Via 3 4 5 6 7 8 9
 CLN65 V V V V V V V V V V V

 CLN55 V V V V V V V V V V V

 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1

 VIA1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1

 M2 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1

 VIA2 Vy1 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2

 M3 My1 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2

 VIA3  Vy1 Vx3 Vy1 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3

 M4  My1 Mx3 My1 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3

 VIA4  Vy1 Vy2 Vx4 Vy1 Vx4 Vx4 Vx4 Vx4 Vx4

 M5  My1 My2 Mx4 My1 Mx4 Mx4 Mx4 Mx4 Mx4

 VIA5  Vy1 Vy2 Vx5 Vy1 Vx5 Vx5 Vx5

 M6  My1 My2 Mx5 My1 Mx5 Mx5 Mx5

 VIA6  Vy1 Vy2 Vx6 Vy1 Vx6

 M7  My1 My2 Mx6 My1 Mx6

 VIA7  Vy1 Vy2 Vy1

 M8  My1 My2 My1

 VIA8  Vy2

 M9  My2

 RV V V V V V V V V V V V

 AP-MD V V V V V V V V V V V

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 29 of 705
whole or in part without prior written permission of TSMC.

|Metal /Via|Total Number of Metal Layers|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|
|---|---|---|---|---|---|---|---|---|---|---|---|
||3|4|5||6||7||8||9|
|CLN65|V|V|V|V|V|V|V|V|V|V|V|
|CLN55|V|V|V|V|V|V|V|V|V|V|V|
|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|
|VIA1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|
|M2|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|
|S VIA2|Vy1|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|
|h M3|My1|Mx2|Mx2|T Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|
|VIA3|a|Vy1|Vx3|Vy1|S Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|
|M4|n|My1|Mx3|My1|M Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|
|VIA4||g|Vy1|Vy2|Vx4|C Vy1|Vx4|Vx4|Vx4|Vx4|Vx4|
|M5||h|a My1|My2|Mx4|My1|C Mx4|Mx4|Mx4|Mx4|Mx4|
|VIA5|||i||Vy1|Vy2|o Vx5|Vy1|Vx5|Vx5|Vx5|
|M6|||I|C|My1|My2|Mx5|n My1|Mx5|Mx5|Mx5|
|VIA6|||||||Vy1|f i Vy2|Vx6|Vy1|Vx6|
|M7|||||e T||My1|My2|d e Mx6|My1|Mx6|
|VIA7||||||c|1||Vy1|n Vy2|Vy1|
|M8||||||h||8 2|My1|t i My2|My1|
|VIA8|||||1||.||5||a l Vy2|
|M9|||||0||&|I|7||My2|
|RV|V|V|V|V|V|/ 0 V|V|n V|V|2 3 V|V|
|AP-MD|V|V|V|V|V|V|9 V /|V|d . V|V|V|


-----

###### Table 2.5.5 CLN65/CLN55 Metallization Options for Mr 
 Metal Total Number of Metal Layers /Via 6 7 8 9
 CLN65 V V V V V V

 CLN55 V V V V V V

 M1 M1 M1 M1 M1 M1 M1

 VIA1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1

 M2 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1

 VIA2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2

 M3 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2

 VIA3 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3

 M4 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3

 VIA4 Vx4 Vx4 Vx4 Vx4 Vx4 Vx4

 M5 Mx4 Mx4 Mx4 Mx4 Mx4 Mx4

 VIA5 Vr1 Vx5 Vr1 Vx5 Vx5 Vx5

 M6 Mr1 Mx5 Mr1 Mx5 Mx5 Mx5

 VIA6  Vr1 Vr2 Vx6 Vr1 Vx6

 M7  Mr1 Mr2 Mx6 Mr1 Mx6

 VIA7  Vr1 Vr2 Vr1

 M8  Mr1 Mr2 Mr1

 VIA8 Vr2

 M9  Mr2

 RV V V V V V V

 AP-MD V V V V V V

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 30 of 705
whole or in part without prior written permission of TSMC.

|Metal /Via|Total Number of Metal Layers|Col3|Col4|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
||6|7||8||9|
|CLN65|V|V|V|V|V|V|
|CLN55|V|V|V|V|V|V|
|M1|M1|M1|M1|M1|M1|M1|
|VIA1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|
|M2|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|
|S VIA2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|
|h M3|Mx2|Mx2|T Mx2|Mx2|Mx2|Mx2|
|a VIA3|Vx3|Vx3|Vx3|S Vx3|Vx3|Vx3|
|M4|n Mx3|Mx3|Mx3|Mx3|M Mx3|Mx3|
|VIA4|g Vx4|Vx4|Vx4|Vx4|C Vx4|Vx4|
|M5|Mx4|h a Mx4|Mx4|Mx4|Mx4|C Mx4|
|VIA5|Vr1|Vx5|i Vr1|Vx5|Vx5|o Vx5|
|M6|Mr1|Mx5|I C Mr1|Mx5|Mx5|Mx5|
|VIA6||Vr1|Vr2|Vx6|Vr1|Vx6|
|M7||Mr1|Mr2|T Mx6|e Mr1|Mx6|
|VIA7||||Vr1|c Vr2|Vr1|
|M8||||Mr1|Mr2|h Mr1|
|VIA8||||1||. Vr2|
|M9|||||0|& Mr2|
|RV|V|V|V|V|/ 0 V|V|
|AP-MD|V|V|V|V|V|9 V /|


-----

###### Table 2.5.6 CM65 metallization options for Mz or Mu (one Mz or Mu layer above MIM, Figure (3) and (4 )of Crossection)
 Metal Total Number of Metal Layers /Via 4 5 6 7 8

 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1

 VIA1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1

 M2 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1

 VIA2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2

 M3 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2

 VIA3 Vz1 Vu1 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3

 M4 Mz1 Mu1 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3

 VIA4 Vz1 Vu1 Vx4 Vx4 Vx4 Vx4 Vx4 Vx4

 M5 Mz1 Mu1 Mx4 Mx4 Mx4 Mx4 Mx4 Mx4

 VIA5 Vz1 Vu1 Vx5 Vx5 Vx5 Vx5

 M6 Mz1 Mu1 Mx5 Mx5 Mx5 Mx5

 VIA6 Vz1 Vu1 Vx6 Vx6

 M7 Mz1 Mu1 Mx6 Mx6

 VIA7 Vz1 Vu1

 M8 Mz1 Mu1

 RV V V V V V V V V V V

 AP-MD V V V V V V V V V V

 MIM location M3~M4 M4~M5 M5~M6 M6~M7 M7~M8 Note: 1. The mark “ ” in the above table stands for MIM layer. 2. MIM must be placed between Mx and Mz, or between Mx and Mu.

|Col1|(4 )of Crossection)|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|
|---|---|---|---|---|---|---|---|---|---|---|
|Metal /Via|Total Number of Metal Layers||||||||||
||4||5||6||7||8||
|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|
|VIA1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|
|M2|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|
|VIA2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|
|M3|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|
|S h VIA3|Vz1 Vu1||T Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|
|a M4|Mz1|Mu1|S Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|
|n VIA4|g||M Vz1 Vu1||C Vx4|Vx4|Vx4|Vx4|Vx4|Vx4|
|M5|h||Mz1|Mu1|Mx4|Mx4|Mx4|Mx4|Mx4|Mx4|
|VIA5||i a|||C o Vz1 Vu1||Vx5|Vx5|Vx5|Vx5|
|M6||I|C||Mz1|n Mu1|Mx5|Mx5|Mx5|Mx5|
|VIA6|||||||f i d Vz1 Vu1||Vx6|Vx6|
|M7||||e T|||Mz1|e Mu1|Mx6|Mx6|
|VIA7||||c||1|2|n|t Vz1 Vu1||
|M8|||||. h||8||i a Mz1|Mu1|
|RV|V|V|V|1 V|V|& V|V|5 7 V|V|l V|
|AP-MD|V|V|V|0 V|/ V|I V|n V|2 V|V|I n V|
|MIM location|M3~M4||M4~M5||0 9 M5~M6||d M6~M7||3 M7~M8||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 31 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 2.5.7 CMN65 metallization options for Mz without Mu (two Mz layers above MIM, Figure (2) of Crossection): Metal Total Number of Metal Layers /Via 5 6 7 8 9 M1 M1 M1 M1 M1 M1 VIA1 Vx1 Vx1 Vx1 Vx1 Vx1 M2 Mx1 Mx1 Mx1 Mx1 Mx1 VIA2 Vx2 Vx2 Vx2 Vx2 Vx2 M3 Mx2 Mx2 Mx2 Mx2 Mx2

 VIA3 Vz1 Vx3 Vx3 Vx3 Vx3 M4 Mz1 Mx3 Mx3 Mx3 Mx3

 VIA4 Vz2 Vz1 Vx4 Vx4 Vx4 M5 Mz2 Mz1 Mx4 Mx4 Mx4

 VIA5 Vz2 Vz1 Vx5 Vx5 M6 Mz2 Mz1 Mx5 Mx5

 VIA6 Vz2 Vz1 Vx6 M7 Mz2 Mz1 Mx6

 VIA7 Vz2 Vz1 M8 Mz2 Mz1 VIA8 Vz2 M9 Mz2 RV V V V V V AP-MD V V V V V MIM M3~M4 M4~M5 M5~M6 M6-M7 M7~M8 location
 Note: 1. The mark “ ” in the above table stands for MIM layer. 2. MIM must be placed between Mx and Mz. MIM can not be located between Mz and Mz.

|Col1|Crossection):|Col3|Col4|Col5|Col6|
|---|---|---|---|---|---|
|Metal /Via|Total Number of Metal Layers|||||
||5|6|7|8|9|
|M1|M1|M1|M1|M1|M1|
|VIA1|Vx1|Vx1|Vx1|Vx1|Vx1|
|M2|Mx1|Mx1|Mx1|Mx1|Mx1|
|VIA2|Vx2|Vx2|Vx2|Vx2|Vx2|
|M3|Mx2|Mx2|Mx2|Mx2|Mx2|
|VIA3|Vz1|Vx3|Vx3|Vx3|Vx3|
|S M4|Mz1|T Mx3|Mx3|Mx3|Mx3|
|h a VIA4|Vz2|S Vz1|Vx4|Vx4|Vx4|
|n M5|Mz2|Mz1|M Mx4|Mx4|Mx4|
|VIA5|g|Vz2|C Vz1|Vx5|Vx5|
|M6|h|Mz2|Mz1|Mx5|Mx5|
|VIA6|a|i|Vz2|C o Vz1|Vx6|
|M7||I|Mz2|n Mz1|Mx6|
|VIA7||C||f Vz2|i Vz1|
|M8|||T|Mz2|d Mz1|
|VIA8|||e|1|e Vz2|
|M9|||c|2|n Mz2|
|RV|V|V|h V|. V|8 V|
|AP-MD|V|V|1 V|V|5 V|
|MIM location|M3~M4|M4~M5|0 M5~M6 /|& I M6-M7|7 2 M7~M8|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 32 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 2.5.8 CMN65 metallization for Mz with Mu (Mz+Mu layers above MIM, Figure (1) of Crossection): Metal Total Number of Metal Layers /Via 5 6 7 8 9 M1 M1 M1 M1 M1 M1 VIA1 Vx1 Vx1 Vx1 Vx1 Vx1 M2 Mx1 Mx1 Mx1 Mx1 Mx1 VIA2 Vx2 Vx2 Vx2 Vx2 Vx2 M3 Mx2 Mx2 Mx2 Mx2 Mx2

 VIA3 Vz1 Vx3 Vx3 Vx3 Vx3 M4 Mz1 Mx3 Mx3 Mx3 Mx3

 VIA4 Vu1 Vz1 Vx4 Vx4 Vx4 M5 Mu1 Mz1 Mx4 Mx4 Mx4

 VIA5 Vu1 Vz1 Vx5 Vx5 M6 Mu1 Mz1 Mx5 Mx5

 VIA6 Vu1 Vz1 Vx6 M7 Mu1 Mz1 Mx6

 VIA7 Vu1 Vz1 M8 Mu1 Mz1 VIA8 Vu1 M9 Mu1 RV V V V V V AP-MD V V V V V MIM M3~M4 M4~M5 M5~M6 M6-M7 M7~M8 location
 Note: 1. The mark “ ” in the above table stands for MIM layer. 2. MIM must be placed between Mx and Mz. MIM can not be located between Mz and Mu.

|Metal /Via|Total Number of Metal Layers|Col3|Col4|Col5|Col6|
|---|---|---|---|---|---|
||5|6|7|8|9|
|M1|M1|M1|M1|M1|M1|
|VIA1|Vx1|Vx1|Vx1|Vx1|Vx1|
|M2|Mx1|Mx1|Mx1|Mx1|Mx1|
|VIA2|Vx2|Vx2|Vx2|Vx2|Vx2|
|M3|Mx2|Mx2|Mx2|Mx2|Mx2|
|VIA3|Vz1|Vx3|Vx3|Vx3|Vx3|
|M4|Mz1|Mx3|Mx3|Mx3|Mx3|
|S h VIA4|Vu1|T Vz1|Vx4|Vx4|Vx4|
|a M5|Mu1|S Mz1|Mx4|Mx4|Mx4|
|n VIA5||Vu1|M Vz1|Vx5|Vx5|
|M6|g|Mu1|C Mz1|Mx5|Mx5|
|VIA6|a h||Vu1|C Vz1|Vx6|
|M7||i|Mu1|o Mz1|Mx6|
|VIA7||C I||n Vu1|Vz1|
|M8||||f Mu1|i Mz1|
|VIA8|||T||d Vu1|
|M9|||e|1|e Mu1|
|RV|V|V|c V|2 V|n V|
|AP-MD|V|V|h V|. V|8 V|
|MIM location|M3~M4|M4~M5|1 M5~M6 0|& M6-M7|5 7 M7~M8|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 33 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 2.5.9 CMN55LP metallization options for Mz or Mu 
 Metal Total Number of Metal Layers /Via 4 5 6 7

 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1

 VIA1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1 Vx1

 M2 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1 Mx1

 VIA2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2 Vx2

 M3 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2 Mx2

 VIA3 Vz1 Vu1 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3 Vx3

 M4 Mz1 Mu1 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3 Mx3

 VIA4 Vz1 Vu1 Vx4 Vx4 Vx4 Vx4 Vx4 Vx4

 M5 Mz1 Mu1 Mx4 Mx4 Mx4 Mx4 Mx4 Mx4

 VIA5 Vz1 Vu1 Vx5 Vx5 Vx5 Vx5

 M6 Mz1 Mu1 Mx5 Mx5 Mx5 Mx5

 VIA6 Vz1 Vu1 Vx6 Vx6

 M7 Mz1 Mu1 Mx6 Mx6

 VIA7

 M8

 RV V V V V V V V V V

 AP-MD V V V V V V V V V

 Table 2.5.10 CMN55LP metallization options for Mz without Mu Metal Total Number of Metal Layers /Via 5 6 7 8 9 M1 M1 M1 M1 M1 M1 VIA1 Vx1 Vx1 Vx1 Vx1 Vx1 M2 Mx1 Mx1 Mx1 Mx1 Mx1 VIA2 Vx2 Vx2 Vx2 Vx2 Vx2 M3 Mx2 Mx2 Mx2 Mx2 Mx2 VIA3 Vz1 Vx3 Vx3 Vx3 Vx3 M4 Mz1 Mx3 Mx3 Mx3 Mx3 VIA4 Vz2 Vz1 Vx4 Vx4 Vx4 M5 Mz2 Mz1 Mx4 Mx4 Mx4 VIA5 Vz2 Vz1 Vx5 Vx5 M6 Mz2 Mz1 Mx5 Mx5 VIA6 Vz2 Vz1 Vx6 M7 Mz2 Mz1 Mx6 VIA7 Vz2 Vz1 M8 Mz2 Mz1 VIA8 Vz2 M9 Mz2 RV V V V V V AP-MD V V V V V

|Table 2.5.9|CMN55LP metallization options for Mz or Mu|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|
|---|---|---|---|---|---|---|---|---|---|---|
|Metal /Via|Total Number of Metal Layers||||||||||
||4||5||6||7||8||
|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|M1|
|VIA1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|Vx1|
|M2|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|Mx1|
|VIA2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|Vx2|
|M3|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|Mx2|
|S VIA3|Vz1|Vu1|Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|Vx3|
|h M4|Mz1|Mu1|T Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|Mx3|
|a VIA4|||S Vz1|Vu1|Vx4|Vx4|Vx4|Vx4|Vx4|Vx4|
|n M5|||Mz1|M Mu1|Mx4|Mx4|Mx4|Mx4|Mx4|Mx4|
|VIA5|h g||||C Vz1|Vu1|Vx5|Vx5|Vx5|Vx5|
|M6||a|||C Mz1|Mu1|Mx5|Mx5|Mx5|Mx5|
|VIA6||I i||||o|Vz1|Vu1|Vx6|Vx6|
|M7|||C|||n|f Mz1|Mu1|Mx6|Mx6|
|VIA7||||T|||d i||Vz1|Vu1|
|M8||||e||||e|Mz1|Mu1|
|RV|V|V|V|c V|V|1 V|2 V|n V|V|V|
|AP-MD|V|V|V|V|h . V|V|8 V|V|t i V|V|

|Metal /Via|2 / n 0 Total Number of Metal Layers|Col3|Col4|Col5|Col6|
|---|---|---|---|---|---|
||5|6|7|9 8|d 9|
|M1|M1|M1|M1|/ 2 M1|. M1|
|VIA1|Vx1|Vx1|Vx1|0 Vx1|P Vx1|
|M2|Mx1|Mx1|Mx1|Mx1|1 Mx1|
|VIA2|Vx2|Vx2|Vx2|Vx2|2 Vx2|
|M3|Mx2|Mx2|Mx2|Mx2|Mx2|
|VIA3|Vz1|Vx3|Vx3|Vx3|Vx3|
|M4|Mz1|Mx3|Mx3|Mx3|Mx3|
|VIA4|Vz2|Vz1|Vx4|Vx4|Vx4|
|M5|Mz2|Mz1|Mx4|Mx4|Mx4|
|VIA5||Vz2|Vz1|Vx5|Vx5|
|M6||Mz2|Mz1|Mx5|Mx5|
|VIA6|||Vz2|Vz1|Vx6|
|M7|||Mz2|Mz1|Mx6|
|VIA7||||Vz2|Vz1|
|M8||||Mz2|Mz1|
|VIA8|||||Vz2|
|M9|||||Mz2|
|RV|V|V|V|V|V|
|AP-MD|V|V|V|V|V|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 34 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 2.5.11 CMN55LP metallization for Mz with Mu: Metal Total Number of Metal Layers /Via 5 6 7 8 9 M1 M1 M1 M1 M1 M1 VIA1 Vx1 Vx1 Vx1 Vx1 Vx1 M2 Mx1 Mx1 Mx1 Mx1 Mx1 VIA2 Vx2 Vx2 Vx2 Vx2 Vx2 M3 Mx2 Mx2 Mx2 Mx2 Mx2 VIA3 Vz1 Vx3 Vx3 Vx3 Vx3 M4 Mz1 Mx3 Mx3 Mx3 Mx3 VIA4 Vu1 Vz1 Vx4 Vx4 Vx4 M5 Mu1 Mz1 Mx4 Mx4 Mx4 VIA5 Vu1 Vz1 Vx5 Vx5 M6 Mu1 Mz1 Mx5 Mx5 VIA6 Vu1 Vz1 Vx6 M7 Mu1 Mz1 Mx6 VIA7 Vu1 Vz1 M8 Mu1 Mz1 VIA8 Vu1 M9 Mu1 RV V V V V V AP-MD V V V V V

 Table 2.5.12 Top metal numbers My, Mz, Mr, or Mu for wire bond and flip chip.
My Mz Mr Mu

|Metal /Via|Total Number of Metal Layers|Col3|Col4|Col5|Col6|
|---|---|---|---|---|---|
||5|6|7|8|9|
|M1|M1|M1|M1|M1|M1|
|VIA1|Vx1|Vx1|Vx1|Vx1|Vx1|
|M2|Mx1|Mx1|Mx1|Mx1|Mx1|
|VIA2|Vx2|Vx2|Vx2|Vx2|Vx2|
|M3|Mx2|Mx2|Mx2|Mx2|Mx2|
|VIA3|Vz1|Vx3|Vx3|Vx3|Vx3|
|M4|Mz1|Mx3|Mx3|Mx3|Mx3|
|S VIA4|Vu1|T Vz1|Vx4|Vx4|Vx4|
|h M5|Mu1|S Mz1|Mx4|Mx4|Mx4|
|a n VIA5||Vu1|M Vz1|Vx5|Vx5|
|M6|g|Mu1|Mz1|Mx5|Mx5|
|VIA6|h||C Vu1|Vz1|Vx6|
|M7|a||Mu1|C Mz1|Mx6|
|VIA7||i||o Vu1|Vz1|
|M8||I||n Mu1|Mz1|
|VIA8||C||f|Vu1|
|M9|||T||i d Mu1|
|RV|V|V|e V|V|e V|
|AP-MD|V|V|c V|1 V|n V|

|Col1|1 0 My|& 7 Mz|l Mr|Mu|
|---|---|---|---|---|
|Wire bond|/ 1 or 2 layers of My|I 2 n 1 or 2 layers of Mz|I n 1or 2 layers of Mr|1 layer of Mu|
|Flip Chip|0 2 layers of My|1 or 2 layers of Mz|3 f 1 or 2 layers of Mr|1 layer of Mu|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 35 of 705
whole or in part without prior written permission of TSMC.


-----

###### 3 General Layout Information

 This chapter provides the following general layout information: 3.1 Mask information, key process sequence, and CAD layers 3.2 Metal/via CAD layer information for metallization options 3.3 Dummy pattern fill CAD Layers 3.4 Special recognition CAD layers summary 3.5 Device truth tables 3.6 Mask requirement for device options (High/STD/Low Vt) 3.7 Design geometry restrictions 3.8 Design hierarchy guidelines


###### 3.1 Mask Information, Key Process Sequence, and CAD Layers
 Tables in the section 3.1 lists masks and corresponding masking steps. 1. The VTC_N/VTC_P mask is a default mask generated from a logic operation (SRM NOT NW) for those you who use certain SRAM cell IP. Please see the “Special Recognition CAD Layer Summary” section in this chapter for information about the SRM layer. 2. TSMC uses NW and OD2 (OD_18, OD_25, OD_33) to generate NW1V, PW1V, and PW2V masks by logical operations. Designers can draw NW only. 3. TSMC uses NP, PP, and other layers to generate N1V, N2V, P1V, and P2V masks by logical operations.  Designers do not need to draw these masks. 4. SEALRING layer (CAD layer: 162) is a must for VIAx if either you add seal ring by themselves or metal fuse is used. SEALRING layer (CAD layer: 162) is only allowed in seal ring and fuse protection ring. 5. An Al pad is a reverse tone of CB with bias. However, in a flip-chip product, Al pad is a drawn layer. The Mask Name column lists names that are reserved for standard mask steps. These names should not be used for another purpose in tape out files without prior authorization from TSMC.  The CAD Layer column lists CAD layer numbers. To obtain all related CAD layer usage information, please refer to TSMC Document, T-N65-CL-LE-001 6. In the tabe of section 3.1, “ * “ means optional mask. “ # “ means non-design level mask which is no need to draw (or design) this layer. This non-design level mask is generated by logical operation from other drawn layers.


###### Warning: A CAD layer number must be less than, or equal to, 255. If the number is greater than 255, the mask making will fail. 


###### Warning:  For N65: 1. Need to re-tapeout 124 mask if 112, 113, 152, or 199 GDS are changed. 2. Need to re-tapeout 14A mask if 112, 113 or 199 GDS are changed. For N55: 1. Need to re-tapeout 124 mask if 112, 113 or 152 GDS are changed. 2. Need to re-tapeout 14A mask if 112 or 113 GDS are changed.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 36 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 3.1.1 Mask Name and ID, Key Process Sequence, and CAD Layer for CLN65LP2.5V

Digitized

Key

Mask Area CAD Reference Layer in

Process Mask ID Description

Name (Dark or Layer Logical Operation

Sequence

Clear)

1 OD 120 D Derived OD, DOD, SRM, NW Thin oxide for device, and
interconnection.
2* DNW 119 C 1  - Deep N-Well.

OD_25, NW, NT_N, Core device P-Well.
3# PW1V 191 D Derived
HVD_P

SRM, SRM_11, It’s a must for std Vt SRAM cell
SRM_12, SRM_13, (0.525 µm²). High Vt SRAM

4*# VTC_N 112 C Derived SRM_14, NW, VTH_N cell and std Vt SRAM cell (0.62

µm², 0.97um², 1.15um²
need VTC_N.

OD_25, NW, NT_N, 2.5V P-Well.
5# PW2V 193 C Derived
HVD_N, OD, PO

OD_25, NW, NT_N, Low Vt NMOS implantation for
6* VTL_N 118 C Derived
VTL_N, HVD_P LP only.
7* VTH_N 128 C 67  - High Vt NMOS implantation.
8# NW1V 192 C Derived NW, NT_N Core device and 2.5V N-Well.

OD_25, NW, NT_N, Low Vt PMOS implantation for
9* VTL_P 117 C Derived
VTL_P, HVD_N LP only.
10* VTH_P 127 C 68  - High Vt PMOS implantation.

                                                    - 2.5V thick oxide for DGO
11 OD2 152 D 18
process.

NP, SRM, POFUSE, Pre-doped N+ poly.
12# NPO 196 C Derived
NW

PO, OD, OD_25, NP, Poly-Si.
13 PO 130 D Derived
PP, SRM, mVTL, DPO

NP, NW, OD_25, RH, 2.5V NLDD implantation.
14# N2V 116 C Derived VAR, NT_N, POFUSE,
PO, OD, RPO, HVD_N

PP, NW, OD_25, RH, 2.5V PLDD implantation.
15# P2V 115 C Derived VAR, PO, OD, RPO,
HVD_P

NP, NW, OD_25, RH, Core device NLDD
16# N1V 114 C Derived VAR, POFUSE, implantation.
BJTDMY, PO, OD, RPO

PP, NW, OD_25, RH, Core device PLDD
17# P1V 113 C Derived VAR, BJTDMY, PO, implantation.
OD, RPO

18 NP 198 C Derived NP, SRM N+ implantation.
19 PP 197 C Derived PP, SRM P+ implantation.

OD, NP, RPO, NW, PO, ESD implantation.
20*# ESD 111 C Derived
ESD3, ESDIMP

21 RPO 155 D 29  - Silicide protection.

CO, CO_11, OD, Contact window from M1 to OD
22 CO 156 C Derived
SRAMDMY_4. or PO.
23 M1 360 C Derived M1, DM1, DM1_O 1st metal for interconnection.
24 VIA1 378 C 51  - Via1 hole between M2 and M1.
25 M2 380 C Derived M2, DM2, DM2_O 2nd metal for interconnection.
26 VIA2 379 C 52  - Via2 hole between M3 and M2.
27 M3 381 C Derived M3, DM3, DM3_O 3rd metal for interconnection.
28 VIA3 373 C 53  - Via3 hole between M4 and M3.
29 M4 384 C Derived M4, DM4, DM4_O 4th metal for interconnection.
30 VIA4 374 C 54  - Via4 hole between M5 and M4.
31 M5 385 C Derived M5, DM5, DM5_O 5th metal for interconnection.
32 VIA5 375 C 55  - Via5 hole between M6 and M5.
33 M6 386 C Derived M6, DM6, DM6_O 6th metal for interconnection.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 37 of 705
whole or in part without prior written permission of TSMC.

|Table 3.1.1|Mask Nam|me and ID,|Key Proces|ss Sequenc|ce, and CAD Layer for|CLN65LP2.5V|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|1|OD|120|D|Derived|OD, DOD, SRM, NW|Thin oxide for device, and interconnection.|
|2*|DNW|119|C|1|-|Deep N-Well.|
|3#|PW1V|191|D|Derived|OD_25, NW, NT_N, HVD_P|Core device P-Well.|
|S 4*# h|VTC_N|T 112 S|C|Derived|SRM, SRM_11, SRM_12, SRM_13, SRM_14, NW, VTH_N|It’s a must for std Vt SRAM cell (0.525 µm²). High Vt SRAM cell and std Vt SRAM cell (0.62 µm², 0.97um², 1.15um²) don’t need VTC_N.|
|a n 5#|PW2V|193|M C|Derived|OD_25, NW, NT_N, HVD_N, OD, PO|2.5V P-Well.|
|6*|g h VTL_N|118|C C|Derived|OD_25, NW, NT_N, VTL_N, HVD_P|Low Vt NMOS implantation for LP only.|
|7*|a VTH_N|128|C C|67|-|High Vt NMOS implantation.|
|8#|i NW1V|192|C|o Derived|NW, NT_N|Core device and 2.5V N-Well.|
|9*|VTL_P|I C 117|C|n Derived f|OD_25, NW, NT_N, VTL_P, HVD_N|Low Vt PMOS implantation for LP only.|
|10*|VTH_P|127|C|i 68|-|High Vt PMOS implantation.|
|11|OD2|T 152|e D|d 18|- e|2.5V thick oxide for DGO process.|
|12#|NPO|196|c h C|1 2 Derived|n NP, SRM, POFUSE, t NW|Pre-doped N+ poly.|
|13|PO|1 130|. D|8 5 Derived|i a PO, OD, OD_25, NP, PP, SRM, mVTL, DPO|Poly-Si.|
|14#|N2V|116|0 / C 0|& I n Derived|l 7 I NP, NW, OD_25, RH, 2 n VAR, NT_N, POFUSE, PO, OD, RPO, HVD_N|2.5V NLDD implantation.|
|15#|P2V|115|9 / C|d . Derived 2|3 f o PP, NW, OD_25, RH, VAR, PO, OD, RPO, HVD_P|2.5V PLDD implantation. r|
|16#|N1V|114|C|0 1 Derived|P r NP, NW, OD_25, RH, o VAR, POFUSE, BJTDMY, PO, OD, RPO|m Core device NLDD a implantation.|
|17#|P1V|113|C|2 Derived|m PP, NW, OD_25, RH, VAR, BJTDMY, PO, o OD, RPO|t i o Core device PLDD implantation. n|
|18|NP|198|C|Derived|t NP, SRM|N+ implantation.|
|19|PP|197|C|Derived|i o PP, SRM|P+ implantation.|
|20*#|ESD|111|C|Derived|OD, NP, RPO, NW, PO, ESD3, ESDIMP|n ESD implantation.|
|21|RPO|155|D|29|-|C Silicide protection.|
|22|CO|156|C|Derived|CO, CO_11, OD, SRAMDMY_4.|e Contact window from M1 to OD or PO.|
|23|M1|360|C|Derived|M1, DM1, DM1_O|n 1st metal for interconnection.|
|24|VIA1|378|C|51|-|t Via1 hole between M2 and M1.|
|25|M2|380|C|Derived|M2, DM2, DM2_O|e r 2nd metal for interconnection.|
|26|VIA2|379|C|52|-|Via2 hole between M3 and M2.|
|27|M3|381|C|Derived|M3, DM3, DM3_O|3rd metal for interconnection.|
|28|VIA3|373|C|53|-|Via3 hole between M4 and M3.|
|29|M4|384|C|Derived|M4, DM4, DM4_O|4th metal for interconnection.|
|30|VIA4|374|C|54|-|Via4 hole between M5 and M4.|
|31|M5|385|C|Derived|M5, DM5, DM5_O|5th metal for interconnection.|
|32|VIA5|375|C|55|-|Via5 hole between M6 and M5.|
|33|M6|386|C|Derived|M6, DM6, DM6_O|6th metal for interconnection.|


-----

|tsm|mc|Confide|ential – D|Do Not Co|opy Version|: 2.1|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|34|VIA6|376|C|56|-|Via6 hole between M7 and M6.|
|35|M7|387|C|Derived|M7, DM7, DM7_O|7th metal for interconnection.|
|36|VIA7|377|C|57|-|Via7 hole between M8 and M7.|
|37|M8|388|C|Derived|M8, DM8|8th metal for interconnection.|
|38|VIA8|372|C|58|-|Via8 hole between M9 and M8.|
|39|M9|389|C|Derived|M9, DM9|9th metal for interconnection.|


###### FBEOL option1 (Wire bond without (AP Fuse or AP RDL))

40 CB 107 C 76

41# AP 307 D Derived

42 CB 107 C 76

###### FBEOL option2 (Flip chip without (AP Fuse or AP RDL))

|S 40|CB|107|C|76|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|41#|AP|T 307|D|Derived|CB|Al pad.|
|h a 42|CB|S 107|C|76|-|Passivation-2 open for bond pad.|

|40|g h CB|107|C C|169|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|41|a AP|307|C D|74|-|Al pad.|
|42|i CB|I 107|C|o n 169|-|Passivation-2 open for bond pad.|


###### FBEOL option3 (Wire bond with (AP Fuse or AP RDL))

40 CB-VD 306 C Derived

41 AP-MD 309 D 74
42* FW_AP 30A C 95;20
43 CB2 308 C 86

###### FBEOL option4 (Flip chip with (AP Fuse or AP RDL))

|40|CB-VD|T 306|e C|d 1 Derived|e CB, RV, FW n|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|41|AP-MD|309|c D|2 74|t -|Al pad, AP RDL, AP fuse.|
|42*|FW_AP|30A|h . C|8 95;20|i -|AP fuse window.|
|43|CB2|1 308|C|5 86|a l -|Passivation-2 open.|

|40|CB-VD|306|/ 0 9 C|n d Derived .|2 n 3 f o CBD, RV, FW|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|41|AP-MD|309|/ D|2 74|-|r Al pad, AP RDL, Al fuse.|
|42*|FW_AP|30A|C|0 95;20|P -|m AP fuse window.|
|43|CB2|308|C|1 86|r -|a Passivation-2 open.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 38 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 3.1.2 Mask Name and ID, Key Process Sequence, and CAD Layer for CLN65LP3.3V

Digitized

Key

Mask Area CAD Reference Layer in

Process Mask ID Description

Name (Dark or Layer Logical Operation

Sequence

Clear)

1 OD 120 D Derived OD, DOD, SRM, NW Thin oxide for device, and
interconnection.
2* DNW 119 C 1  - Deep N-Well.
3# PW1V 191 D Derived OD_33, NW, NT_N Core device P-Well.

SRM, SRM_11, It’s a must for std Vt SRAM cell
SRM_12, SRM_13, (0.525 µm²). High Vt SRAM

4*# VTC_N 112 C Derived SRM_14,NW, VTH_N cell and std Vt SRAM cell (0.62

µm², 0.97um², 1.15um²
need VTC_N.
5# PW2V 193 C Derived OD_33, NW, NT_N 3.3V P-Well.

OD_33, NW, NT_N, Low Vt NMOS implantation for
6* VTL_N 118 C Derived
VTL_N LP only.
7* VTH_N 128 C 67  - High Vt NMOS implantation.
8# NW1V 192 C Derived NW, NT_N Core device and 3.3V N-Well.
9# NW2V 194 C Derived OD_33, NW, NT_N 3.3V N-Well.

OD_33, NW, NT_N, Low Vt PMOS implantation for
10* VTL_P 117 C Derived
VTL_P LP only.
11* VTH_P 127 C 68  - High Vt PMOS implantation.

                                                    - 3.3V thick oxide for DGO
12 OD2 152 D 15
process.

NP, SRM, POFUSE, Pre-doped N+ poly.
13# NPO 196 C Derived
NW

PO, OD, OD_33, NP, Poly-Si.
14 PO 130 D Derived
PP, SRM, mVTL, DPO

NP, NW, OD_33, RH, 3.3V NLDD implantation.
15# N2V 116 C Derived VAR, NT_N, POFUSE,
PO, OD, RPO

PP, NW, OD_33, RH, 3.3V PLDD implantation.
16# P2V 115 C Derived
VAR, PO, OD, RPO

NP, NW, OD_33, RH, Core device NLDD
17# N1V 114 C Derived VAR, POFUSE, implantation.
BJTDMY, PO, OD, RPO

PP, NW, OD_33, RH, Core device PLDD
18# P1V 113 C Derived VAR, BJTDMY, PO, implantation.
OD, RPO

19 NP 198 C Derived NP, SRM N+ implantation.
20 PP 197 C Derived PP, SRM P+ implantation.

OD, NP, RPO, NW, PO, ESD implantation.
21*# ESD 111 C Derived
ESD3

22 RPO 155 D 29  - Silicide protection.

CO, CO_11, OD, Contact window from M1 to OD
23 CO 156 C Derived
SRAMDMY_4. or PO.
24 M1 360 C Derived M1, DM1, DM1_O 1st metal for interconnection.
25 VIA1 378 C 51  - Via1 hole between M2 and M1.
26 M2 380 C Derived M2, DM2, DM2_O 2nd metal for interconnection.
27 VIA2 379 C 52  - Via2 hole between M3 and M2.
28 M3 381 C Derived M3, DM3, DM3_O 3rd metal for interconnection.
29 VIA3 373 C 53  - Via3 hole between M4 and M3.
30 M4 384 C Derived M4, DM4, DM4_O 4th metal for interconnection.
31 VIA4 374 C 54  - Via4 hole between M5 and M4.
32 M5 385 C Derived M5, DM5, DM5_O 5th metal for interconnection.
33 VIA5 375 C 55  - Via5 hole between M6 and M5.
34 M6 386 C Derived M6, DM6, DM6_O 6th metal for interconnection.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 39 of 705
whole or in part without prior written permission of TSMC.

|Table 3.1.2|Mask Nam|me and ID,|Key Proces|ss Sequenc|ce, and CAD Layer for|CLN65LP3.3V|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|1|OD|120|D|Derived|OD, DOD, SRM, NW|Thin oxide for device, and interconnection.|
|2*|DNW|119|C|1|-|Deep N-Well.|
|3#|PW1V|191|D|Derived|OD_33, NW, NT_N|Core device P-Well.|
|S 4*# h|VTC_N|112 T S|C|Derived|SRM, SRM_11, SRM_12, SRM_13, SRM_14,NW, VTH_N|It’s a must for std Vt SRAM cell (0.525 µm²). High Vt SRAM cell and std Vt SRAM cell (0.62 µm², 0.97um², 1.15um²) don’t need VTC_N.|
|a 5#|PW2V|193|C|Derived|OD_33, NW, NT_N|3.3V P-Well.|
|n 6*|g VTL_N|118|M C C|Derived|OD_33, NW, NT_N, VTL_N|Low Vt NMOS implantation for LP only.|
|7*|h VTH_N|128|C|67|-|High Vt NMOS implantation.|
|8#|a NW1V|192|C C|Derived|NW, NT_N|Core device and 3.3V N-Well.|
|9#|i NW2V|194|C|o Derived|OD_33, NW, NT_N|3.3V N-Well.|
|10*|VTL_P|I C 117|C|n Derived|OD_33, NW, NT_N, VTL_P|Low Vt PMOS implantation for LP only.|
|11*|VTH_P|127|C|f i 68|-|High Vt PMOS implantation.|
|12|OD2|T 152|e D|d 15|- e|3.3V thick oxide for DGO process.|
|13#|NPO|196|c C|1 2 Derived|n NP, SRM, POFUSE, t NW|Pre-doped N+ poly.|
|14|PO|130|h . D|8 5 Derived|i a PO, OD, OD_33, NP, PP, SRM, mVTL, DPO|Poly-Si.|
|15#|N2V|1 116|0 / C|& I Derived n|l 7 NP, NW, OD_33, RH, 2 I n VAR, NT_N, POFUSE, PO, OD, RPO|3.3V NLDD implantation.|
|16#|P2V|115|0 9 C|d Derived .|3 f o PP, NW, OD_33, RH, VAR, PO, OD, RPO|3.3V PLDD implantation.|
|17#|N1V|114|/ C|2 0 Derived|P NP, NW, OD_33, RH, VAR, POFUSE, r BJTDMY, PO, OD, RPO|r m Core device NLDD implantation.|
|18#|P1V|113|C|1 2 Derived|o PP, NW, OD_33, RH, m VAR, BJTDMY, PO, OD, RPO|a t Core device PLDD i implantation. o|
|19|NP|198|C|Derived|o NP, SRM|n N+ implantation.|
|20|PP|197|C|Derived|t PP, SRM|P+ implantation.|
|21*#|ESD|111|C|Derived|i o OD, NP, RPO, NW, PO, ESD3|ESD implantation.|
|22|RPO|155|D|29|-|n Silicide protection.|
|23|CO|156|C|Derived|CO, CO_11, OD, SRAMDMY_4.|C Contact window from M1 to OD or PO.|
|24|M1|360|C|Derived|M1, DM1, DM1_O|e 1st metal for interconnection.|
|25|VIA1|378|C|51|-|n Via1 hole between M2 and M1.|
|26|M2|380|C|Derived|M2, DM2, DM2_O|t e 2nd metal for interconnection.|
|27|VIA2|379|C|52|-|r Via2 hole between M3 and M2.|
|28|M3|381|C|Derived|M3, DM3, DM3_O|3rd metal for interconnection.|
|29|VIA3|373|C|53|-|Via3 hole between M4 and M3.|
|30|M4|384|C|Derived|M4, DM4, DM4_O|4th metal for interconnection.|
|31|VIA4|374|C|54|-|Via4 hole between M5 and M4.|
|32|M5|385|C|Derived|M5, DM5, DM5_O|5th metal for interconnection.|
|33|VIA5|375|C|55|-|Via5 hole between M6 and M5.|
|34|M6|386|C|Derived|M6, DM6, DM6_O|6th metal for interconnection.|


-----

|tsm|mc|Confide|ential – D|Do Not Co|opy Version|: 2.1|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|35|VIA6|376|C|56|-|Via6 hole between M7 and M6.|
|36|M7|387|C|Derived|M7, DM7, DM7_O|7th metal for interconnection.|
|37|VIA7|377|C|57|-|Via7 hole between M8 and M7.|
|38|M8|388|C|Derived|M8, DM8|8th metal for interconnection.|
|39|VIA8|372|C|58|-|Via8 hole between M9 and M8.|
|40|M9|389|C|Derived|M9, DM9|9th metal for interconnection.|


###### FBEOL option1 (Wire bond without (AP Fuse or AP RDL))

41 CB 107 C 76

42# AP 307 D Derived

43 CB 107 C 76

###### FBEOL option2 (Flip chip without (AP Fuse or AP RDL))

|S 41|CB|107|C|76|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|42#|AP|T 307|D|Derived|CB|AP pad.|
|h a 43|CB|S 107|C|76|-|Passivation-2 open for bond pad.|

|41|g h CB|107|C C|169|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|42|a AP|307|C D|74|-|Al pad.|
|43|i CB|I 107|C|o n 169|-|Passivation-2 open for bond pad.|


###### FBEOL option3 (Wire bond with (AP Fuse or AP RDL))

41 CB-VD 306 C Derived

42 AP-MD 309 D 74
43* FW_AP 30A C 95;20
44 CB2 308 C 86

###### FBEOL option4 (Flip chip with (AP Fuse or AP RDL))

|41|CB-VD|T 306|e C|d 1 Derived|e CB, RV, FW n|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|42|AP-MD|309|c D|2 74|t -|Al pad, AP RDL, AP fuse.|
|43*|FW_AP|30A|h . C|8 95;20|i -|AP fuse window.|
|44|CB2|1 308|C|5 86|a l -|Passivation-2 open.|

|41|CB-VD|306|/ 0 9 C|n d Derived .|2 n 3 f o CBD, RV, FW|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|42|AP-MD|309|/ D|2 74|-|r Al pad, AP RDL, AP fuse.|
|43*|FW_AP|30A|C|0 95;20|P -|m AP fuse window.|
|44|CB2|308|C|1 86|r -|a Passivation-2 open.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 40 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 3.1.3 Mask Name and ID, Key Process Sequence, and CAD Layer for CLN65G1.8V

Digitized

Key

Mask Area CAD Reference Layer in

Process Mask ID Description

Name (Dark or Layer Logical Operation

Sequence

Clear)

1 OD 120 D Derived OD, DOD, SRM, NW Thin oxide for device, and
interconnection.
2* DNW 119 C 1  - Deep N-Well.
3# PW1V 191 D Derived NW, NT_N Core device and 1.8V P-Well.

4# VTC_N 112 C Derived SRM, NW SRAM cell NMOS Vt.

5* VTH_N 128 C 67  - High Vt NMOS implantation.
6# NW1V 192 C Derived NW, NT_N Core device and 1.8V N-Well.
7# VTC_P 199 C Derived SRM, NW SRAM cell PMOS Vt.
8* VTH_P 127 C 68  - High Vt PMOS implantation.

                                                    - 1.8V thick oxide for DGO
9 OD2 152 D 16
process.

NP, SRM, POFUSE, Pre-doped N+ poly.
10# NPO 196 C Derived
NW

PO, OD, OD_18, NP, Poly-Si.
11 PO 130 D Derived PP, SRM, FUSELINK,
DPO

NP, NW, OD_18, RH, 1.8V NLDD implantation.
12# N2V 116 C Derived VAR, NT_N, POFUSE,
PO, RPO, OD

PP, NW, OD_18, RH, 1.8V PLDD implantation.
13# P2V 115 C Derived
VAR, PO, RPO, OD

NP, NW, OD_18, RH, Core device NLDD
14# N1V 114 C Derived VAR, POFUSE, implantation.
BJTDMY, PO, RPO, OD

PP, NW, OD_18, RH, Core device PLDD
15# P1V 113 C Derived VAR, BJTDMY, PO, implantation.
RPO, OD

16 NP 198 C Derived NP, SRM N+ implantation.
17 PP 197 C Derived PP, SRM P+ implantation.

OD, NP, RPO, NW, PO, ESD implantation.
18*# ESD 111 C Derived
ESD3

19 RPO 155 D 29  - Silicide protection.

CO, CO_11, OD, Contact window from M1 to OD
20 CO 156 C Derived SRAMDMY_5, or PO.
SRAMDMY_5.

21 M1 360 C Derived M1, DM1, DM1_O 1[st] metal for interconnection.
22 VIA1 378 C 51  - Via1 hole between M2 and M1.
23 M2 380 C Derived M2, DM2, DM2_O 2nd metal for interconnection.
24 VIA2 379 C 52  - Via2 hole between M3 and M2.
25 M3 381 C Derived M3, DM3, DM3_O 3rd metal for interconnection.
26 VIA3 373 C 53  - Via3 hole between M4 and M3.
27 M4 384 C Derived M4, DM4, DM4_O 4th metal for interconnection.
28 VIA4 374 C 54  - Via4 hole between M5 and M4.
29 M5 385 C Derived M5, DM5, DM5_O 5th metal for interconnection.
30 VIA5 375 C 55  - Via5 hole between M6 and M5.
31 M6 386 C Derived M6, DM6, DM6_O 6th metal for interconnection.
32 VIA6 376 C 56  - Via6 hole between M7 and M6.
33 M7 387 C Derived M7, DM7, DM7_O 7th metal for interconnection.
34 VIA7 377 C 57  - Via7 hole between M8 and M7.
35 M8 388 C Derived M8, DM8 8th metal for interconnection.
36 VIA8 372 C 58  - Via8 hole between M9 and M8.
37 M9 389 C Derived M9, DM9 9th metal for interconnection.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 41 of 705
whole or in part without prior written permission of TSMC.

|Table 3.1.3|Mask Nam|me and ID,|Key Proces|ss Sequenc|ce, and CAD Layer for|CLN65G1.8V|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|1|OD|120|D|Derived|OD, DOD, SRM, NW|Thin oxide for device, and interconnection.|
|2*|DNW|119|C|1|-|Deep N-Well.|
|3#|PW1V|191|D|Derived|NW, NT_N|Core device and 1.8V P-Well.|
|4#|VTC_N|112|C|Derived|SRM, NW|SRAM cell NMOS Vt.|
|5*|VTH_N|128|C|67|-|High Vt NMOS implantation.|
|S 6#|NW1V|T 192|C|Derived|NW, NT_N|Core device and 1.8V N-Well.|
|h 7#|VTC_P|199|C|Derived|SRM, NW|SRAM cell PMOS Vt.|
|a 8*|VTH_P|S 127|C|68|-|High Vt PMOS implantation.|
|n 9|g OD2|152|M D|16|-|1.8V thick oxide for DGO process.|
|10#|h NPO|196|C C|Derived|NP, SRM, POFUSE, NW|Pre-doped N+ poly.|
|11|a i PO|130 I|C D|o Derived n|PO, OD, OD_18, NP, PP, SRM, FUSELINK, DPO|Poly-Si.|
|12#|N2V|C T 116|C|f i d Derived|NP, NW, OD_18, RH, VAR, NT_N, POFUSE, PO, RPO, OD|1.8V NLDD implantation.|
|13#|P2V|115|e c C|1 Derived|e PP, NW, OD_18, RH, n VAR, PO, RPO, OD|1.8V PLDD implantation.|
|14#|N1V|114|h . C|2 8 Derived 5|t NP, NW, OD_18, RH, i a VAR, POFUSE, BJTDMY, PO, RPO, OD|Core device NLDD implantation.|
|15#|P1V|1 113|0 / C|& I Derived n|l 7 PP, NW, OD_18, RH, 2 I n VAR, BJTDMY, PO, RPO, OD|Core device PLDD implantation.|
|16|NP|198|0 C|d Derived|3 f NP, SRM|N+ implantation.|
|17|PP|197|9 / C|. Derived|o PP, SRM|P+ implantation.|
|18*#|ESD|111|C|2 0 Derived|P OD, NP, RPO, NW, PO, ESD3|r m ESD implantation.|
|19|RPO|155|D|1 29|r -|a Silicide protection.|
|20|CO|156|C|2 Derived|o m CO, CO_11, OD, SRAMDMY_5, SRAMDMY_5.|t i Contact window from M1 to OD o or PO.|
|21|M1|360|C|Derived|o M1, DM1, DM1_O|n 1st metal for interconnection.|
|22|VIA1|378|C|51|t i -|Via1 hole between M2 and M1.|
|23|M2|380|C|Derived|o M2, DM2, DM2_O|2nd metal for interconnection.|
|24|VIA2|379|C|52|-|n Via2 hole between M3 and M2.|
|25|M3|381|C|Derived|M3, DM3, DM3_O|3rd metal for interconnection.|
|26|VIA3|373|C|53|-|C Via3 hole between M4 and M3.|
|27|M4|384|C|Derived|M4, DM4, DM4_O|e 4th metal for interconnection.|
|28|VIA4|374|C|54|-|n Via4 hole between M5 and M4.|
|29|M5|385|C|Derived|M5, DM5, DM5_O|t 5th metal for interconnection.|
|30|VIA5|375|C|55|-|e r Via5 hole between M6 and M5.|
|31|M6|386|C|Derived|M6, DM6, DM6_O|6th metal for interconnection.|
|32|VIA6|376|C|56|-|Via6 hole between M7 and M6.|
|33|M7|387|C|Derived|M7, DM7, DM7_O|7th metal for interconnection.|
|34|VIA7|377|C|57|-|Via7 hole between M8 and M7.|
|35|M8|388|C|Derived|M8, DM8|8th metal for interconnection.|
|36|VIA8|372|C|58|-|Via8 hole between M9 and M8.|
|37|M9|389|C|Derived|M9, DM9|9th metal for interconnection.|


-----

###### FBEOL option1 (Wire bond without (AP Fuse or AP RDL))

38 CB 107 C 76

39# AP 307 D Derived

40 CB 107 C 76

###### FBEOL option2 (Flip chip without (AP Fuse or AP RDL))

|38|CB|107|C|76|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|39#|AP|307|D|Derived|CB|Al pad.|
|40|CB|107|C|76|-|Passivation-2 open for bond pad.|

|38|CB|107|C|169|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|39|AP|307|D|74|-|Al pad.|
|40|CB|107|C|169|-|Passivation-2 open for bond pad.|


###### FBEOL option3 (Wire bond with (AP Fuse or AP RDL))

38 CB-VD 306 C Derived

39 AP-MD 309 D 74
40* FW_AP 30A C 95;20
41 CB2 308 C 86

###### FBEOL option4 (Flip chip with (AP Fuse or AP RDL))

|h a 38 n|CB-VD|S 306|M C|Derived|CB, RV, FW|Passivation-1 open for bond pad, Al RDL via and Al fuse trench.|
|---|---|---|---|---|---|---|
|39|AP-MD|309|D|74|-|Al pad, AP RDL, AP fuse.|
|40*|g FW_AP|30A|C C|95;20|-|AP fuse window.|
|41|h CB2|308|C|86|-|Passivation-2 open.|

|38|CB-VD|I C 306|C|n f Derived i|CBD, RV, FW|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|39|AP-MD|T 309|D|d 74|-|Al pad, AP RDL, AP fuse.|
|40*|FW_AP|30A|e C|95;20|e -|AP fuse window.|
|41|CB2|308|c C|1 86|n -|Passivation-2 open.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 42 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 3.1.4 Mask Name and ID, Key Process Sequence, and CAD Layer for CLN65G2.5V

Digitized

Key

Mask Area CAD Reference Layer in

Process Mask ID Description

Name (Dark or Layer Logical Operation

Sequence

Clear)

1 OD 120 D Derived OD, DOD, SRM, NW Thin oxide for device, and
interconnection.
2* DNW 119 C 1  - Deep N-Well.
3# PW1V 191 D Derived OD_25, NW, NT_N Core device P-Well.

4# VTC_N 112 C Derived SRM, NW SRAM cell NMOS Vt.

5# PW2V 193 C Derived OD_25, NW, NT_N 2.5V P-Well.
6* VTH_N 128 C 67  - High Vt NMOS implantation.
7# NW1V 192 C Derived NW, NT_N Core device and 2.5V N-Well.
8# VTC_P 199 C Derived SRM, NW SRAM cell PMOS Vt.
9* VTH_P 127 C 68  - High Vt PMOS implantation.

                                                    - 2.5V thick oxide for DGO
10 OD2 152 D 18
process.

NP, SRM, POFUSE, Pre-doped N+ poly.
11# NPO 196 C Derived
NW

PO, OD, OD_25, NP, Poly-Si.
12 PO 130 D Derived PP, SRM, FUSELINK,
DPO

NP, NW, OD_25, RH, 2.5V NLDD implantation.
13# N2V 116 C Derived VAR, NT_N, POFUSE,
PO, RPO, OD

PP, NW, OD_25, RH, 2.5V PLDD implantation.
14# P2V 115 C Derived
VAR, PO, RPO, OD

NP, NW, OD_25, RH, Core device NLDD
15# N1V 114 C Derived VAR, POFUSE, implantation.
BJTDMY, PO, RPO, OD

PP, NW, OD_25, RH, Core device PLDD
16# P1V 113 C Derived VAR, BJTDMY, PO, implantation.
RPO, OD

17 NP 198 C Derived NP, SRM N+ implantation.
18 PP 197 C Derived PP, SRM P+ implantation.

OD, NP, RPO, NW, PO, ESD implantation.
19*# ESD 111 C Derived
ESD3

20 RPO 155 D 29  - Silicide protection.

CO, CO_11, OD, Contact window from M1 to OD
21 CO 156 C Derived SRAMDMY_4 or PO.
SRAMDMY_5.

22 M1 360 C Derived M1, DM1, DM1_O 1st metal for interconnection.
23 VIA1 378 C 51  - Via1 hole between M2 and M1.
24 M2 380 C Derived M2, DM2, DM2_O 2nd metal for interconnection.
25 VIA2 379 C 52  - Via2 hole between M3 and M2.
26 M3 381 C Derived M3, DM3, DM3_O 3rd metal for interconnection.
27 VIA3 373 C 53  - Via3 hole between M4 and M3.
28 M4 384 C Derived M4, DM4, DM4_O 4th metal for interconnection.
29 VIA4 374 C 54  - Via4 hole between M5 and M4.
30 M5 385 C Derived M5, DM5, DM5_O 5th metal for interconnection.
31 VIA5 375 C 55  - Via5 hole between M6 and M5.
32 M6 386 C Derived M6, DM6, DM6_O 6th metal for interconnection.
33 VIA6 376 C 56  - Via6 hole between M7 and M6.
34 M7 387 C Derived M7, DM7, DM7_O 7th metal for interconnection.
35 VIA7 377 C 57  - Via7 hole between M8 and M7.
36 M8 388 C Derived M8, DM8 8th metal for interconnection.
37 VIA8 372 C 58  - Via8 hole between M9 and M8.
38 M9 389 C Derived M9, DM9 9th metal for interconnection.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 43 of 705
whole or in part without prior written permission of TSMC.

|Table 3.1.4|Mask Nam|me and ID,|Key Proces|ss Sequenc|ce, and CAD Layer for|CLN65G2.5V|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|1|OD|120|D|Derived|OD, DOD, SRM, NW|Thin oxide for device, and interconnection.|
|2*|DNW|119|C|1|-|Deep N-Well.|
|3#|PW1V|191|D|Derived|OD_25, NW, NT_N|Core device P-Well.|
|4#|VTC_N|112|C|Derived|SRM, NW|SRAM cell NMOS Vt.|
|5#|PW2V|193|C|Derived|OD_25, NW, NT_N|2.5V P-Well.|
|S 6*|VTH_N|T 128|C|67|-|High Vt NMOS implantation.|
|h 7#|NW1V|192|C|Derived|NW, NT_N|Core device and 2.5V N-Well.|
|a 8#|VTC_P|S 199|C|Derived|SRM, NW|SRAM cell PMOS Vt.|
|n 9*|VTH_P|127|M C|68|-|High Vt PMOS implantation.|
|10|g OD2|152|C D|18|-|2.5V thick oxide for DGO process.|
|11#|h a NPO|196|C C|Derived|NP, SRM, POFUSE, NW|Pre-doped N+ poly.|
|12|i PO|I C 130|D|o n Derived f|PO, OD, OD_25, NP, PP, SRM, FUSELINK, DPO|Poly-Si.|
|13#|N2V|T 116|C e|i d Derived|NP, NW, OD_25, RH, e VAR, NT_N, POFUSE, PO, RPO, OD|2.5V NLDD implantation.|
|14#|P2V|115|c h C|1 2 Derived|n PP, NW, OD_25, RH, t VAR, PO, RPO, OD|2.5V PLDD implantation.|
|15#|N1V|1 114|. C|8 5 & Derived|i a NP, NW, OD_25, RH, l VAR, POFUSE, 7 BJTDMY, PO, RPO, OD|Core device NLDD implantation.|
|16#|P1V|113|0 / 0 C|I n Derived d|I 2 n PP, NW, OD_25, RH, 3 f VAR, BJTDMY, PO, RPO, OD|Core device PLDD implantation.|
|17|NP|198|9 / C|. Derived|o NP, SRM|N+ implantation.|
|18|PP|197|C|2 Derived|P PP, SRM|r P+ implantation.|
|19*#|ESD|111|C|0 1 Derived|r OD, NP, RPO, NW, PO, ESD3|m ESD implantation. a|
|20|RPO|155|D|2 29|o -|t Silicide protection.|
|21|CO|156|C|Derived|m CO, CO_11, OD, o SRAMDMY_4 SRAMDMY_5.|i o Contact window from M1 to OD n or PO.|
|22|M1|360|C|Derived|t i M1, DM1, DM1_O|1st metal for interconnection.|
|23|VIA1|378|C|51|o -|Via1 hole between M2 and M1.|
|24|M2|380|C|Derived|M2, DM2, DM2_O|n 2nd metal for interconnection.|
|25|VIA2|379|C|52|-|Via2 hole between M3 and M2.|
|26|M3|381|C|Derived|M3, DM3, DM3_O|C 3rd metal for interconnection.|
|27|VIA3|373|C|53|-|e Via3 hole between M4 and M3.|
|28|M4|384|C|Derived|M4, DM4, DM4_O|n 4th metal for interconnection.|
|29|VIA4|374|C|54|-|t Via4 hole between M5 and M4.|
|30|M5|385|C|Derived|M5, DM5, DM5_O|e r 5th metal for interconnection.|
|31|VIA5|375|C|55|-|Via5 hole between M6 and M5.|
|32|M6|386|C|Derived|M6, DM6, DM6_O|6th metal for interconnection.|
|33|VIA6|376|C|56|-|Via6 hole between M7 and M6.|
|34|M7|387|C|Derived|M7, DM7, DM7_O|7th metal for interconnection.|
|35|VIA7|377|C|57|-|Via7 hole between M8 and M7.|
|36|M8|388|C|Derived|M8, DM8|8th metal for interconnection.|
|37|VIA8|372|C|58|-|Via8 hole between M9 and M8.|
|38|M9|389|C|Derived|M9, DM9|9th metal for interconnection.|


-----

###### FBEOL option1 (Wire bond without (AP Fuse or AP RDL))

39 CB 107 C 76

40# AP 307 D Derived

41 CB 107 C 76

###### FBEOL option2 (Flip chip without (AP Fuse or AP RDL))

|39|CB|107|C|76|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|40#|AP|307|D|Derived|CB|Al pad.|
|41|CB|107|C|76|-|Passivation-2 open for bond pad.|

|39|CB|107|C|169|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|40|AP|307|D|74|-|Al pad.|
|41|CB|107|C|169|-|Passivation-2 open for bond pad.|


###### FBEOL option3 (Wire bond with (AP Fuse or AP RDL))

39 CB-VD 306 C Derived

40 AP-MD 309 D 74
41* FW_AP 30A C 95;20
42 CB2 308 C 86

###### FBEOL option4 (Flip chip with (AP Fuse or AP RDL))

|h a 39 n|CB-VD|S 306|M C|Derived|CB, RV, FW|Passivation-1 open for bond pad, Al RDL via and Al fuse trench.|
|---|---|---|---|---|---|---|
|40|AP-MD|309|D|74|-|Al pad, AP RDL, AP fuse.|
|41*|g FW_AP|30A|C C|95;20|-|AP fuse window.|
|42|h CB2|308|C|86|-|Passivation-2 open.|

|39|CB-VD|I C 306|C|n f Derived i|CBD, RV, FW|Passivation-1 open for bond pad, AP RDL via and Al fuse trench.|
|---|---|---|---|---|---|---|
|40|AP-MD|T 309|D|d 74|-|Al pad, AP RDL, AP fuse.|
|41*|FW_AP|30A|e C|95;20|e -|AP fuse window.|
|42|CB2|308|c C|1 86|n -|Passivation-2 open.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 44 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 3.1.5 Mask Name and ID, Key Process Sequence, and CAD Layer for CLN65GP1.8V

Digitized

Key

Mask Area CAD Reference Layer in

Process Mask ID Description

Name (Dark or Layer Logical Operation

Sequence

Clear)

1 OD 120 D Derived OD, DOD, SRM, NW Thin oxide for device, and
interconnection.
2* DNW 119 C 1  - Deep N-Well.
3# PW1V 191 D Derived OD_18, NW, NT_N Core device and 1.8V P-Well.
4# VTC_N 112 C Derived SRM, NW SRAM cell NMOS Vt.

OD_18, NW, NT_N, Low Vt NMOS implantation
5* VTL_N 118 C Derived
VTL_N

6# PW2V 193 C Derived OD_18, NW, NT_N 1.8V P-Well
7* VTH_N 128 C 67  - High Vt NMOS implantation.
8# NW1V 192 C Derived NW, NT_N Core device and 1.8 N-Well.
9# VTC_P 199 C Derived SRM, NW SRAM cell PMOS Vt.

OD_18, NW, NT_N, Low Vt PMOS implantation
10* VTL_P 117 C Derived
VTL_P

11* VTH_P 127 C 68  - High Vt PMOS implantation.

                                                    - 1.8V thick oxide for DGO
12 OD2 152 D 16
process.

NP, SRM, POFUSE, Pre-doped N+ poly.
13# NPO 196 C Derived
NW

PP, NW, OD_18, RH, NPO2 process
14# NPO2 14A C Derived VAR, SRM, BJTDMY,
PO, RPO, OD

PO, OD, OD_18, NP, Poly-Si.
15 PO 130 D Derived PP, SRM, FUSELINK
DPO

NP, NW, OD_18, RH, 1.8V NLDD implantation.
VAR, NT_N, POFUSE,

16# N2V 116 C Derived

PO, RPO, OD,
BJTDMY

PP, NW, OD_18, RH, 1.8V PLDD implantation.
17# P2V 115 C Derived VAR, PO, RPO, OD,
POFUSE, BJTDMY

NP, NW, OD_18, RH, Core device NLDD
18# N1V 114 C Derived VAR, POFUSE, PO, implantation.
RPO, OD

PP, NW, OD_18, RH, Core device PLDD
19# P1V 113 C Derived VAR, BJTDMY, PO, implantation.
RPO, OD

20 PP 197 C Derived PP, SRM P+ implantation.
21# VTC_N 112 C Derived NW, SRM DSD implantation.
22 NP 198 C Derived NP, SRM N+ implantation.

OD, NP, RPO, NW, PO, ESD implantation.
23*# ESD 111 C Derived
ESD3

PP, SRM, NW, RPO2 process
24# RPO2 124 C Derived OD_18,RH, VAR,
BJTDMY, PP, RPO

25 RPO 155 D 29  - Silicide protection.

CO, CO_11, OD, Contact window from M1 to OD
26 CO 156 C Derived
SRAMDMY_4. or PO.
27 M1 360 C Derived M1, DM1, DM1_O 1st metal for interconnection.
28 VIA1 378 C 51  - Via1 hole between M2 and M1.
29 M2 380 C Derived M2, DM2, DM2_O 2nd metal for interconnection.
30 VIA2 379 C 52  - Via2 hole between M3 and M2.
31 M3 381 C Derived M3, DM3, DM3_O 3rd metal for interconnection.
32 VIA3 373 C 53  - Via3 hole between M4 and M3.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 45 of 705
whole or in part without prior written permission of TSMC.

|Table 3.1.5|Mask Nam|me and ID,|Key Proces|ss Sequenc|ce, and CAD Layer for|CLN65GP1.8V|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|1|OD|120|D|Derived|OD, DOD, SRM, NW|Thin oxide for device, and interconnection.|
|2*|DNW|119|C|1|-|Deep N-Well.|
|3#|PW1V|191|D|Derived|OD_18, NW, NT_N|Core device and 1.8V P-Well.|
|4#|VTC_N|112|C|Derived|SRM, NW|SRAM cell NMOS Vt.|
|S 5*|VTL_N|118|C|Derived|OD_18, NW, NT_N, VTL_N|Low Vt NMOS implantation|
|h 6#|PW2V|T 193|C|Derived|OD_18, NW, NT_N|1.8V P-Well|
|a 7*|VTH_N|S 128|C|67|-|High Vt NMOS implantation.|
|8#|NW1V|192|M C|Derived|NW, NT_N|Core device and 1.8 N-Well.|
|n 9#|VTC_P|199|C|Derived|SRM, NW|SRAM cell PMOS Vt.|
|10*|g h VTL_P|117|C C|Derived|OD_18, NW, NT_N, VTL_P|Low Vt PMOS implantation|
|11*|a VTH_P|127|C C|68|-|High Vt PMOS implantation.|
|12|i OD2|I 152|D|o n 16|-|1.8V thick oxide for DGO process.|
|13#|NPO|C 196|C|f i Derived|NP, SRM, POFUSE, NW|Pre-doped N+ poly.|
|14#|NPO2|T 14A|e C c|d 1 Derived|e PP, NW, OD_18, RH, VAR, SRM, BJTDMY, n PO, RPO, OD|NPO2 process|
|15|PO|130|h . D|2 8 Derived 5|t PO, OD, OD_18, NP, i a PP, SRM, FUSELINK DPO|Poly-Si.|
|16#|N2V|1 116|0 / C 0|& I n Derived d|l 7 NP, NW, OD_18, RH, 2 I n VAR, NT_N, POFUSE, PO, RPO, OD, 3 f BJTDMY|1.8V NLDD implantation.|
|17#|P2V|115|9 / C|. 2 Derived|o PP, NW, OD_18, RH, P VAR, PO, RPO, OD, POFUSE, BJTDMY|r 1.8V PLDD implantation. m|
|18#|N1V|114|C|0 1 Derived 2|r NP, NW, OD_18, RH, o VAR, POFUSE, PO, RPO, OD|a Core device NLDD t implantation. i|
|19#|P1V|113|C|Derived|m PP, NW, OD_18, RH, o VAR, BJTDMY, PO, t RPO, OD|o Core device PLDD n implantation.|
|20|PP|197|C|Derived|i PP, SRM|P+ implantation.|
|21#|VTC_N|112|C|Derived|o NW, SRM|DSD implantation.|
|22|NP|198|C|Derived|NP, SRM|n N+ implantation.|
|23*#|ESD|111|C|Derived|OD, NP, RPO, NW, PO, ESD3|C ESD implantation.|
|24#|RPO2|124|C|Derived|PP, SRM, NW, OD_18,RH, VAR, BJTDMY, PP, RPO|e RPO2 process n t|
|25|RPO|155|D|29|-|e Silicide protection.|
|26|CO|156|C|Derived|CO, CO_11, OD, SRAMDMY_4.|r Contact window from M1 to OD or PO.|
|27|M1|360|C|Derived|M1, DM1, DM1_O|1st metal for interconnection.|
|28|VIA1|378|C|51|-|Via1 hole between M2 and M1.|
|29|M2|380|C|Derived|M2, DM2, DM2_O|2nd metal for interconnection.|
|30|VIA2|379|C|52|-|Via2 hole between M3 and M2.|
|31|M3|381|C|Derived|M3, DM3, DM3_O|3rd metal for interconnection.|
|32|VIA3|373|C|53|-|Via3 hole between M4 and M3.|


-----

|tsm|mc|Confide|ential – D|Do Not Co|opy Version|: 2.1|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|33|M4|384|C|Derived|M4, DM4, DM4_O|4th metal for interconnection.|
|34|VIA4|374|C|54|-|Via4 hole between M5 and M4.|
|35|M5|385|C|Derived|M5, DM5, DM5_O|5th metal for interconnection.|
|36|VIA5|375|C|55|-|Via5 hole between M6 and M5.|
|37|M6|386|C|Derived|M6, DM6, DM6_O|6th metal for interconnection.|
|38|VIA6|376|C|56|-|Via6 hole between M7 and M6.|
|39|M7|387|C|Derived|M7, DM7, DM7_O|7th metal for interconnection.|
|40|VIA7|377|C|57|-|Via7 hole between M8 and M7.|
|41|M8|388|C|Derived|M8, DM8|8th metal for interconnection.|
|S 42|VIA8|T 372|C|58|-|Via8 hole between M9 and M8.|
|h 43|M9|S 389|C|Derived|M9, DM9|9th metal for interconnection.|


###### FBEOL option1 (Wire bond without (AP Fuse or AP RDL))

42 CB 107 C 76

43# AP 307 D Derived

44 CB 107 C 76

###### FBEOL option2 (Flip chip without (AP Fuse or AP RDL))

|42|g CB|107|C C|76|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|43#|h AP|307|D|Derived|CB|Al pad.|
|44|a i CB|107|C C|o 76|-|Passivation-2 open for bond pad.|

|42|CB|T 107|C|f i d 169|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|43|AP|307|e D|74|e -|AP pad.|
|44|CB|107|c C|1 2 169|n - t|Passivation-2 open for bond pad.|


###### FBEOL option3 (Wire bond with (AP Fuse or AP RDL))

42 CB-VD 306 C Derived

43 AP-MD 309 D 74
44* FW_AP 30A C 95;20
45 CB2 308 C 86

###### FBEOL option4 (Flip chip with (AP Fuse or AP RDL))

|42|CB-VD|1 306|0 C /|5 & I Derived|l 7 I CB, RV, FW 2 n|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|43|AP-MD|309|0 D|n 74|3 f -|Al pad, AP RDL, AP fuse.|
|44*|FW_AP|30A|9 C|d . 95;20|o -|AP fuse window.|
|45|CB2|308|/ C|2 86|-|r Passivation-2 open.|

|42|CB-VD|306|C|1 2 Derived|o m CBD, RV, FW|a t Passivation-1 open for bond i pad, AP RDL via and AP fuse o trench.|
|---|---|---|---|---|---|---|
|43|AP-MD|309|D|74|o -|Al pad, AP RDL, AP fuse.|
|44*|FW_AP|30A|C|95;20|t -|n AP fuse window.|
|45|CB2|308|C|86|i -|Passivation-2 open.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 46 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 3.1.6 Mask Name and ID, Key Process Sequence, and CAD Layer for CLN65GP2.5V

Digitized

Key

Mask Area CAD Reference Layer in

Process Mask ID Description

Name (Dark or Layer Logical Operation

Sequence

Clear)

1 OD 120 D Derived OD, DOD, SRM, NW Thin oxide for device, and
interconnection.
2* DNW 119 C 1  - Deep N-Well.
3# PW1V 191 D Derived OD_25, NW, NT_N Core device P-Well.
4# VTC_N 112 C Derived SRM, NW SRAM cell NMOS Vt.

OD_25, NW, NT_N, Low Vt NMOS implantation for
5* VTL_N 118 C Derived
VTL_N LP only.
6# PW2V 193 C Derived OD_25, NW, NT_N 2.5V P-Well.
7* VTH_N 128 C 67  - High Vt NMOS implantation.
8# NW1V 192 C Derived NW, NT_N Core device and 2.5V N-Well.
9# VTC_P 199 C Derived SRM, NW SRAM cell PMOS Vt.

OD_25, NW, NT_N, Low Vt PMOS implantation for
10* VTL_P 117 C Derived
VTL_P LP only.
11* VTH_P 127 C 68  - High Vt PMOS implantation.

                                                    - 2.5V thick oxide for DGO
12 OD2 152 D 18
process.

NP, SRM, POFUSE, Pre-doped N+ poly.
13# NPO 196 C Derived
NW

PP, NW, OD_25, RH, NPO2 process
14# NPO2 14A C Derived VAR, SRM, BJTDMY,
PO, RPO, OD

PO, OD, OD_25, NP, Poly-Si.
15 PO 130 D Derived PP, SRM, FUSELINK,
DPO

NP, NW, OD_25, RH, 2.5V NLDD implantation.
PO, RPO, OD, VAR,

16# N2V 116 C Derived

NT_N, POFUSE,
BJTDMY

PP, NW, OD_25, RH, 2.5V PLDD implantation.
17# P2V 115 C Derived PO, RPO, OD, VAR,
BJTDMY, POFUSE

NP, NW, OD_25, RH, Core device NLDD
18# N1V 114 C Derived PO, RPO, OD, VAR, implantation.
POFUSE, BJTDMY

PP, NW, OD_25, RH, Core device PLDD
19# P1V 113 C Derived PO, RPO, OD, VAR, implantation.
BJTDMY

20 PP 197 C Derived PP, SRM P+ implantation.
21# VTC_N 112 C Derived SRM, NW DSD implantation.
22 NP 198 C Derived NP, SRM N+ implantation.

OD, NP, RPO, NW, PO, ESD implantation.
23*# ESD 111 C Derived
ESD3

PP, SRM, NW, OD_25, RPO2 process
24# RPO2 124 C Derived RH, VAR, BJTDMY,
PO, RPO

25 RPO 155 D 29  - Silicide protection.

CO, CO_11, OD, Contact window from M1 to OD
26 CO 156 C Derived SRAMDMY_4, or PO.
SRAMDMY_5.

27 M1 360 C Derived M1, DM1, DM1_O 1st metal for interconnection.
28 VIA1 378 C 51  - Via1 hole between M2 and M1.
29 M2 380 C Derived M2, DM2, DM2_O 2nd metal for interconnection.
30 VIA2 379 C 52  - Via2 hole between M3 and M2.
31 M3 381 C Derived M3, DM3, DM3_O 3rd metal for interconnection.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 47 of 705
whole or in part without prior written permission of TSMC.

|Table 3.1.6|Mask Nam|me and ID,|Key Proces|ss Sequenc|ce, and CAD Layer for|CLN65GP2.5V|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|1|OD|120|D|Derived|OD, DOD, SRM, NW|Thin oxide for device, and interconnection.|
|2*|DNW|119|C|1|-|Deep N-Well.|
|3#|PW1V|191|D|Derived|OD_25, NW, NT_N|Core device P-Well.|
|4#|VTC_N|112|C|Derived|SRM, NW|SRAM cell NMOS Vt.|
|S 5*|VTL_N|118|C|Derived|OD_25, NW, NT_N, VTL_N|Low Vt NMOS implantation for LP only.|
|h 6#|PW2V|T 193|C|Derived|OD_25, NW, NT_N|2.5V P-Well.|
|a 7*|VTH_N|S 128|C|67|-|High Vt NMOS implantation.|
|8#|NW1V|192|M C|Derived|NW, NT_N|Core device and 2.5V N-Well.|
|n 9#|VTC_P|199|C|Derived|SRM, NW|SRAM cell PMOS Vt.|
|10*|g h VTL_P|117|C C|Derived|OD_25, NW, NT_N, VTL_P|Low Vt PMOS implantation for LP only.|
|11*|a VTH_P|127|C C|68|-|High Vt PMOS implantation.|
|12|i OD2|I 152|D|o n 18|-|2.5V thick oxide for DGO process.|
|13#|NPO|C 196|C|f i Derived|NP, SRM, POFUSE, NW|Pre-doped N+ poly.|
|14#|NPO2|T 14A|e C c|d 1 Derived|e PP, NW, OD_25, RH, VAR, SRM, BJTDMY, n PO, RPO, OD|NPO2 process|
|15|PO|130|h . D|2 8 Derived 5|t PO, OD, OD_25, NP, i a PP, SRM, FUSELINK, DPO|Poly-Si.|
|16#|N2V|1 116|0 / C 0|& I n Derived d|l 7 NP, NW, OD_25, RH, 2 I n PO, RPO, OD, VAR, NT_N, POFUSE, 3 f BJTDMY|2.5V NLDD implantation.|
|17#|P2V|115|9 / C|. 2 Derived|o PP, NW, OD_25, RH, P PO, RPO, OD, VAR, BJTDMY, POFUSE|r 2.5V PLDD implantation. m|
|18#|N1V|114|C|0 1 Derived 2|r NP, NW, OD_25, RH, o PO, RPO, OD, VAR, POFUSE , BJTDMY|a Core device NLDD t implantation. i|
|19#|P1V|113|C|Derived|m PP, NW, OD_25, RH, o PO, RPO, OD, VAR, t BJTDMY|o Core device PLDD n implantation.|
|20|PP|197|C|Derived|i PP, SRM|P+ implantation.|
|21#|VTC_N|112|C|Derived|o SRM, NW|DSD implantation.|
|22|NP|198|C|Derived|NP, SRM|n N+ implantation.|
|23*#|ESD|111|C|Derived|OD, NP, RPO, NW, PO, ESD3|C ESD implantation.|
|24#|RPO2|124|C|Derived|PP, SRM, NW, OD_25, RH, VAR, BJTDMY, PO, RPO|e RPO2 process n t|
|25|RPO|155|D|29|-|e Silicide protection.|
|26|CO|156|C|Derived|CO, CO_11, OD, SRAMDMY_4, SRAMDMY_5.|r Contact window from M1 to OD or PO.|
|27|M1|360|C|Derived|M1, DM1, DM1_O|1st metal for interconnection.|
|28|VIA1|378|C|51|-|Via1 hole between M2 and M1.|
|29|M2|380|C|Derived|M2, DM2, DM2_O|2nd metal for interconnection.|
|30|VIA2|379|C|52|-|Via2 hole between M3 and M2.|
|31|M3|381|C|Derived|M3, DM3, DM3_O|3rd metal for interconnection.|


-----

|tsm|mc|Confide|ential – D|Do Not Co|opy Version|: 2.1|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|32|VIA3|373|C|53|-|Via3 hole between M4 and M3.|
|33|M4|384|C|Derived|M4, DM4, DM4_O|4th metal for interconnection.|
|34|VIA4|374|C|54|-|Via4 hole between M5 and M4.|
|35|M5|385|C|Derived|M5, DM5, DM5_O|5th metal for interconnection.|
|36|VIA5|375|C|55|-|Via5 hole between M6 and M5.|
|37|M6|386|C|Derived|M6, DM6, DM6_O|6th metal for interconnection.|
|38|VIA6|376|C|56|-|Via6 hole between M7 and M6.|
|39|M7|387|C|Derived|M7, DM7, DM7_O|7th metal for interconnection.|
|40|VIA7|377|C|57|-|Via7 hole between M8 and M7.|
|S 41|M8|T 388|C|Derived|M8, DM8|8th metal for interconnection.|
|h 42|VIA8|S 372|C|58|-|Via8 hole between M9 and M8.|
|a 43|M9|389|C|Derived|M9, DM9|9th metal for interconnection.|


###### FBEOL option1 (Wire bond without (AP Fuse or AP RDL))

44 CB 107 C 76

45# AP 307 D Derived

46 CB 107 C 76

###### FBEOL option2 (Flip chip without (AP Fuse or AP RDL))

|44|g h CB|107|C C|76|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|45#|a AP|307|C D|Derived|CB|Al pad.|
|46|i CB|I 107|C|o n 76|-|Passivation-2 open for bond pad.|

|44|CB|T 107|e C|d 169|- e|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|45|AP|307|c D|1 74|n -|Al pad.|
|46|CB|107|h C .|2 8 169|t - i|Passivation-2 open for bond pad.|


###### FBEOL option3 (Wire bond with (AP Fuse or AP RDL))

44 CB-VD 306 C Derived

45 AP-MD 309 D 74
46* FW_AP 30A C 95;20
47 CB2 308 C 86

###### FBEOL option4 (Flip chip with (AP Fuse or AP RDL))

|FBEOL option|n3 (Wire bo|10 ond with (AP|. & 10 P Fuse or A|857 . &I AP RDL))|al In 8572|Col7|
|---|---|---|---|---|---|---|
|44|CB-VD|306|0 / 0 C|I n Derived|7 I 2 n CB, RV, FW 3 f|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|45|AP-MD|309|9 D|d . 74|o -|Al pad, AP RDL, AP fuse.|
|46*|FW_AP|30A|/ C|2 95;20|-|r AP fuse window.|
|47|CB2|308|C|0 86|P -|m Passivation-2 open.|

|44|CB-VD|306|C|2 Derived|m CBD, RV, FW o|t i Passivation-1 open for bond o pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|45|AP-MD|309|D|74|t -|n Al pad, AP RDL, AP fuse.|
|46*|FW_AP|30A|C|95;20|i -|AP fuse window.|
|47|CB2|308|C|86|o -|Passivation-2 open.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 48 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 3.1.7 Mask Name and ID, Key Process Sequence, and CAD Layer for CLN65LPG 2.5V

Digitized

Key
Mask Area CAD Reference Layer in
Process Mask Name Description
ID (Dark or Layer Logical Operation
Sequence

Clear)

Thin oxide for device, and
1 OD 120 D Derived OD, DOD, NW, SRM interconnection.
2* DNW 119 C 1 DNW Deep N-Well.
3# PW1V 191 D Derived OD_25, NW, NT_N, LP cCore device P-Well.
DCO

4# PW1V_DCO 11J C Derived OD_25, NW, NT_N, LP NMOS Vt
DCO

5*# VTC_N 112 C Derived SRM, NW, DCO, LP SRAM cell NMOS Vt.
VTH_N

6# PW2V 193 C Derived OD_25, NW, NT_N, 2.5V P-Well.
DCO

7* VTH_N 128 C Derived VTH_N, NW, SRM, High Vt NMOS and G SRAM
DCO cell NMOS implantation.
8# NW1V 192 C Derived OD_25, NW, NT_N 2.5V and cCore device N-Well..
9* VTH_P 127 C Derived VTH_P, NW, SRM, High Vt PMOS and G SRAM
DCO cell PMOS implantation..
10 OD2 152 D Derived OD_25, DCO 2.5V thick oxide and G core
oxide
11 OD3 153 C 90 DCO G core oxide
12# NPO 196 C Derived NP, SRM, POFUSE Pre-doped N+ poly.
13 PO 130 D Derived PO, OD, OD_25, NP, Poly-Si.
PP, SRM, DCO, DPO,
SRAMDMY;1, MVTL,
FUSELINK

14# N2V 116 C Derived NP, NW, OD_25, RH, 2.5V NLDD implantation.
VAR, NT_N, POFUSE,
DCO, PO, OD, RPO

15# P2V 115 C Derived PP, NW, OD_25, RH, 2.5V PLDD implantation.
VAR, DCO, PO, OD,
RPO

16# N1V 114 C Derived NP, NW, OD_25, RH, LP Core device NLDD
VAR, POFUSE, PO, implantation.
OD, RPO, BJTDMY

17# N1V_DCO 106 C Derived NP, NW, OD_25, RH, G core device NLDD
VAR, DCO, PO, OD, implantation.
RPO, BJTDMY

18# P1V_DCO 105 C Derived PP, NW, OD_25, RH, G core device PLDD
VAR, DCO, PO, OD, implantation.
RPO, BJTDMY

19# P1V 113 C Derived PP, NW, OD_25, RH, LP core device PLDD
VAR, DCO, PO, OD, implantation.
RPO, BJTDMY

20 NP 198 C Derived NP, SRM N+ implantation.
21 PP 197 C Derived PP, SRM P+ implantation.
22*# ESD 111 C Derived OD, NP, RPO, NW, PO, ESD implantation.
ESD3

23 RPO 155 D 29 RPO Silicide protection.
24 CO 156 C Derived CO, CO_;11, Contact window from M1 to OD
SRAMDMY_;4. or PO.
25 M1 360 C Derived M1, DM1, DM1_O 1st metal for interconnection.
26 V1 378 C 51 V1 Via1 hole between M2 and M1.
27 M2 380 C Derived M2, DM2, DM2_O 2nd metal for interconnection.
28 V2 379 C 52 V2 Via2 hole between M3 and M2.
29 M3 381 C Derived M3, DM3, DM3_O 3rd metal for interconnection.
30 V3 373 C 53 V3 Via3 hole between M4 and M3.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 49 of 705
whole or in part without prior written permission of TSMC.

|Table 3.1.7|Mask Name|and ID, K|Key Proces|ss Sequenc|ce, and CAD Layer for C|CLN65LPG 2.5V|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|1|OD|120|D|Derived|OD, DOD, NW, SRM|Thin oxide for device, and interconnection.|
|2*|DNW|119|C|1|DNW|Deep N-Well.|
|3#|PW1V|191|D|Derived|OD_25, NW, NT_N, DCO|LP cCore device P-Well.|
|4#|PW1V_DCO|11J|C|Derived|OD_25, NW, NT_N, DCO|LP NMOS Vt|
|S 5*# h|VTC_N|T 112|C|Derived|SRM, NW, DCO, VTH_N|LP SRAM cell NMOS Vt.|
|a 6#|PW2V|S 193 M|C|Derived|OD_25, NW, NT_N, DCO|2.5V P-Well.|
|n 7*|g VTH_N|128|C C|Derived|VTH_N, NW, SRM, DCO|High Vt NMOS and G SRAM cell NMOS implantation.|
|8#|h NW1V|192|C|Derived|OD_25, NW, NT_N|2.5V and cCore device N-Well..|
|9*|a VTH_P i|127|C C o|Derived|VTH_P, NW, SRM, DCO|High Vt PMOS and G SRAM cell PMOS implantation..|
|10|I OD2|C 152|D|n Derived f|OD_25, DCO|2.5V thick oxide and G core oxide|
|11|OD3|153|C|i 90|DCO|G core oxide|
|12#|NPO|T 196|C|d Derived|NP, SRM, POFUSE|Pre-doped N+ poly.|
|13|PO|e 130|D c h .|1 Derived 2 8|e PO, OD, OD_25, NP, n PP, SRM, DCO, DPO, t SRAMDMY;1, MVTL, i FUSELINK|Poly-Si.|
|14#|N2V|1 116|& C 0|5 Derived I|a l NP, NW, OD_25, RH, 7 VAR, NT_N, POFUSE, I DCO, PO, OD, RPO|2.5V NLDD implantation.|
|15#|P2V|115|/ 0 C 9|n Derived d .|2 n 3 f PP, NW, OD_25, RH, o VAR, DCO, PO, OD, RPO|2.5V PLDD implantation.|
|16#|N1V|114|/ C|2 Derived 0|r P NP, NW, OD_25, RH, VAR, POFUSE, PO, r OD, RPO, BJTDMY|m LP Core device NLDD implantation.|
|17#|N1V_DCO|106|C|1 2 Derived|o NP, NW, OD_25, RH, m VAR, DCO, PO, OD, RPO, BJTDMY|a t G core device NLDD i implantation. o|
|18#|P1V_DCO|105|C|Derived|o PP, NW, OD_25, RH, t VAR, DCO, PO, OD, i RPO, BJTDMY|n G core device PLDD implantation.|
|19#|P1V|113|C|Derived|o PP, NW, OD_25, RH, n VAR, DCO, PO, OD, RPO, BJTDMY|LP core device PLDD implantation.|
|20|NP|198|C|Derived|NP, SRM|C N+ implantation.|
|21|PP|197|C|Derived|PP, SRM|e P+ implantation.|
|22*#|ESD|111|C|Derived|OD, NP, RPO, NW, PO, ESD3|n ESD implantation. t|
|23|RPO|155|D|29|RPO|e Silicide protection.|
|24|CO|156|C|Derived|CO, CO_;11, SRAMDMY_;4.|r Contact window from M1 to OD or PO.|
|25|M1|360|C|Derived|M1, DM1, DM1_O|1st metal for interconnection.|
|26|V1|378|C|51|V1|Via1 hole between M2 and M1.|
|27|M2|380|C|Derived|M2, DM2, DM2_O|2nd metal for interconnection.|
|28|V2|379|C|52|V2|Via2 hole between M3 and M2.|
|29|M3|381|C|Derived|M3, DM3, DM3_O|3rd metal for interconnection.|
|30|V3|373|C|53|V3|Via3 hole between M4 and M3.|


-----

|tsm|mc C|Confide|ential – Do|o Not Cop|py Version|: 2.1|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|31|M4|384|C|Derived|M4, DM4, DM4_O|4th metal for interconnection.|
|32|V4|374|C|54|V4|Via4 hole between M5 and M4.|
|33|M5|385|C|Derived|M5, DM5, DM5_O|5th metal for interconnection.|
|34|V5|375|C|55|V5|Via5 hole between M6 and M5.|
|35|M6|386|C|Derived|M6, DM6, DM6_O|6th metal for interconnection.|
|36|V6|376|C|56|V6|Via6 hole between M7 and M6.|
|37|M7|387|C|Derived|M7, DM7, DM7_O|7th metal for interconnection.|
|38|V7|377|C|57|V7|Via7 hole between M8 and M7.|
|39|M8|388|C|Derived|M8, DM8|8th metal for interconnection.|
|S 40|V8|T 372|C|58|V8|Via8 hole between M9 and M8.|
|h 41|M9|S 389|C|Derived|M9, DM9|9th metal for interconnection.|


###### FBEOL option1 (Wire bond without (AP Fuse or AP RDL))

42 CB 107 C 76

43# AP 307 D Derived

44 CB 107 C 76

###### FBEOL option2 (Flip chip without (AP Fuse or AP RDL))

|42|g CB|107|C C|76|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|43#|h AP|307|D|Derived|CB|AP pad.|
|44|a i CB|107|C o C|76|-|Passivation-2 open for bond pad.|

|42|CB|T 107|C|f i d 169|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|43|AP|e 307|D|74|e -|AP pad.|
|44|CB|107|c C|1 2 169|n - t|Passivation-2 open for bond pad.|


###### FBEOL option3 (Wire bond with (AP Fuse or AP RDL))

42 CB-VD 306 C Derived

43 AP-MD 309 D 74
44* FW_AP 30A C 95;20
45 CB2 308 C 86

###### FBEOL option4 (Flip chip with (AP Fuse or AP RDL))

|42|CB-VD|1 306|& 0 C /|5 I Derived|l 7 I CB, RV, FW 2 n|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|43|AP-MD|309|0 D|n 74|3 f -|Al pad, AP RDL, AP fuse.|
|44*|FW_AP|30A|9 C|d . 95;20|o -|AP fuse window.|
|45|CB2|308|/ C|2 86|r -|Passivation-2 open.|

|42|CB-VD|306|C|1 2 Derived|o m CBD, RV, FW|a t Passivation-1 open for bond i pad, AP RDL via and AP fuse o trench.|
|---|---|---|---|---|---|---|
|43|AP-MD|309|D|74|o -|Al pad, AP RDL, AP fuse.|
|44*|FW_AP|30A|C|95;20|t -|n AP fuse window.|
|45|CB2|308|C|86|i -|Passivation-2 open.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 50 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 3.1.8 Mask Name and ID, Key Process Sequence, and CAD Layer for CLN65ULP2.5V

Digitized

Key

Mask Area CAD Reference Layer in

Process Mask ID Description

Name (Dark or Layer Logical Operation

Sequence

Clear)

1 OD 120 D Derived OD, DOD, SRM, NW Thin oxide for device, and
interconnection.
2* DNW 119 C 1  - Deep N-Well.
3# PW1V 191 D Derived OD_25, NW, NT_N Core device P-Well.
4# PW2V 193 C Derived OD_25, NW, NT_N 2.5V P-Well.

OD_25, NW, NT_N, Low Vt NMOS implantation
5* VTL_N 118 C Derived
VTL_N

6* VTH_N 128 C 67  - High Vt NMOS implantation.
7# NW1V 192 C Derived NW, NT_N Core device and 2.5V N-Well.

OD_25, NW, NT_N, Low Vt PMOS implantation
8* VTL_P 117 C Derived
VTL_P

9* VTH_P 127 C 68  - High Vt PMOS implantation.

                                                    - 2.5V thick oxide for DGO
10 OD2 152 D 18
process.

NP, SRM, POFUSE, Pre-doped N+ poly.
11# NPO 196 C Derived
NW

PO, OD, OD_25, NP, Poly-Si.
12 PO 130 D Derived
PP, SRM, mVTL, DPO

NP, NW, OD_25, RH, 2.5V NLDD implantation.
13# N2V 116 C Derived VAR, NT_N, POFUSE,
PO, OD, RPO

PP, NW, OD_25, RH, 2.5V PLDD implantation.
14# P2V 115 C Derived
VAR, PO, OD, RPO

NP, NW, OD_25, RH, Core device NLDD
VAR, POFUSE, implantation.

15# N1V 114 C Derived

BJTDMY, PO, OD,
RPO, SRM

NP, NW, OD_18, RH, ULP SRAM Device NLDD
VAR, POFUSE, implantation.

16*# VTC_N 112 C Derived

BJTDMY, OD, PO,
RPO, SRM

PP, NW, OD_25, RH, Core device PLDD
17# P1V 113 C Derived VAR, BJTDMY, PO, implantation.
OD, RPO

18 NP 198 C Derived NP, SRM N+ implantation.
19 PP 197 C Derived PP, SRM P+ implantation.

OD, NP, RPO, NW, PO, ESD implantation.
20*# ESD 111 C Derived
ESD3

21 RPO 155 D 29  - Silicide protection.

CO, CO_11, OD, Contact window from M1 to OD
22 CO 156 C Derived
SRAMDMY_4. or PO.
23 M1 360 C Derived M1, DM1, DM1_O 1st metal for interconnection.
24 VIA1 378 C 51  - Via1 hole between M2 and M1.
25 M2 380 C Derived M2, DM2, DM2_O 2nd metal for interconnection.
26 VIA2 379 C 52  - Via2 hole between M3 and M2.
27 M3 381 C Derived M3, DM3, DM3_O 3rd metal for interconnection.
28 VIA3 373 C 53  - Via3 hole between M4 and M3.
29 M4 384 C Derived M4, DM4, DM4_O 4th metal for interconnection.
30 VIA4 374 C 54  - Via4 hole between M5 and M4.
31 M5 385 C Derived M5, DM5, DM5_O 5th metal for interconnection.
32 VIA5 375 C 55  - Via5 hole between M6 and M5.
33 M6 386 C Derived M6, DM6, DM6_O 6th metal for interconnection.
34 VIA6 376 C 56  - Via6 hole between M7 and M6.
35 M7 387 C Derived M7, DM7, DM7_O 7th metal for interconnection.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 51 of 705
whole or in part without prior written permission of TSMC.

|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|---|---|---|---|---|---|---|
|1|OD|120|D|Derived|OD, DOD, SRM, NW|Thin oxide for device, and interconnection.|
|2*|DNW|119|C|1|-|Deep N-Well.|
|3#|PW1V|191|D|Derived|OD_25, NW, NT_N|Core device P-Well.|
|4#|PW2V|193|C|Derived|OD_25, NW, NT_N|2.5V P-Well.|
|5*|VTL_N|118|C|Derived|OD_25, NW, NT_N, VTL_N|Low Vt NMOS implantation|
|S 6*|VTH_N|T 128|C|67|-|High Vt NMOS implantation.|
|h 7#|NW1V|S 192|C|Derived|NW, NT_N|Core device and 2.5V N-Well.|
|a n 8*|VTL_P|117|M C|Derived|OD_25, NW, NT_N, VTL_P|Low Vt PMOS implantation|
|9*|g VTH_P|127|C C|68|-|High Vt PMOS implantation.|
|10|h OD2|152|C D|18|-|2.5V thick oxide for DGO process.|
|11#|a i NPO|196|C|o Derived|NP, SRM, POFUSE, NW|Pre-doped N+ poly.|
|12|PO|I C 130|D|n f Derived|PO, OD, OD_25, NP, PP, SRM, mVTL, DPO|Poly-Si.|
|13#|N2V|T 116|e C|i d Derived 1|NP, NW, OD_25, RH, e VAR, NT_N, POFUSE, PO, OD, RPO|2.5V NLDD implantation.|
|14#|P2V|115|c h C|2 Derived|n PP, NW, OD_25, RH, t VAR, PO, OD, RPO|2.5V PLDD implantation.|
|15#|N1V|1 114|. 0 C /|8 5 & Derived I|i a NP, NW, OD_25, RH, l VAR, POFUSE, 7 I BJTDMY, PO, OD, 2 RPO, SRM|Core device NLDD implantation.|
|16*#|VTC_N|112|0 9 C /|n d . Derived 2|n 3 f NP, NW, OD_18, RH, o VAR, POFUSE, BJTDMY, OD, PO, RPO, SRM|ULP SRAM Device NLDD implantation. r|
|17#|P1V|113|C|0 1 Derived|P r PP, NW, OD_25, RH, o VAR, BJTDMY, PO, OD, RPO|m Core device PLDD a implantation. t|
|18|NP|198|C|2 Derived|m NP, SRM|i N+ implantation.|
|19|PP|197|C|Derived|PP, SRM|o P+ implantation.|
|20*#|ESD|111|C|Derived|o t OD, NP, RPO, NW, PO, i ESD3|n ESD implantation.|
|21|RPO|155|D|29|o -|Silicide protection.|
|22|CO|156|C|Derived|CO, CO_11, OD, SRAMDMY_4.|n Contact window from M1 to OD or PO.|
|23|M1|360|C|Derived|M1, DM1, DM1_O|C 1st metal for interconnection.|
|24|VIA1|378|C|51|-|e Via1 hole between M2 and M1.|
|25|M2|380|C|Derived|M2, DM2, DM2_O|n 2nd metal for interconnection.|
|26|VIA2|379|C|52|-|t Via2 hole between M3 and M2.|
|27|M3|381|C|Derived|M3, DM3, DM3_O|e 3rd metal for interconnection.|
|28|VIA3|373|C|53|-|r Via3 hole between M4 and M3.|
|29|M4|384|C|Derived|M4, DM4, DM4_O|4th metal for interconnection.|
|30|VIA4|374|C|54|-|Via4 hole between M5 and M4.|
|31|M5|385|C|Derived|M5, DM5, DM5_O|5th metal for interconnection.|
|32|VIA5|375|C|55|-|Via5 hole between M6 and M5.|
|33|M6|386|C|Derived|M6, DM6, DM6_O|6th metal for interconnection.|
|34|VIA6|376|C|56|-|Via6 hole between M7 and M6.|
|35|M7|387|C|Derived|M7, DM7, DM7_O|7th metal for interconnection.|


-----

|tsm|mc|Confide|ential – D|Do Not Co|opy Version|: 2.1|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|36|VIA7|377|C|57|-|Via7 hole between M8 and M7.|
|37|M8|388|C|Derived|M8, DM8|8th metal for interconnection.|
|38|VIA8|372|C|58|-|Via8 hole between M9 and M8.|
|39|M9|389|C|Derived|M9, DM9|9th metal for interconnection.|


###### FBEOL option1 (Wire bond without (AP Fuse or AP RDL))

40 CB 107 C 76

41# AP 307 D Derived

42 CB 107 C 76

###### FBEOL option2 (Flip chip without (AP Fuse or AP RDL))

|40|CB|107|C|76|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|41#|AP|307|D|Derived|CB|Al pad.|
|S 42|CB|T 107|C|76|-|Passivation-2 open for bond pad.|

|n 40|CB|107|M C|169|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|41|g AP|307|C D|74|-|Al pad.|
|42|h a CB|107|C C|169|-|Passivation-2 open for bond pad.|


###### FBEOL option3 (Wire bond with (AP Fuse or AP RDL))

40 CB-VD 306 C Derived

41 AP-MD 309 D 74
42* FW_AP 30A C 95;20
43 CB2 308 C 86

###### FBEOL option4 (Flip chip with (AP Fuse or AP RDL))

|40|CB-VD|C 306 T|C|n f i Derived d|CB, RV, FW|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|41|AP-MD|309|D|74|e -|Al pad, AP RDL, AP fuse.|
|42*|FW_AP|30A|e C|1 95;20|n -|AP fuse window.|
|43|CB2|308|c C|2 86|t -|Passivation-2 open.|

|40|CB-VD|1 306|0 C /|5 & I Derived n|l 7 I CBD, RV, FW 2 n|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|41|AP-MD|309|0 D|74|3 f -|Al pad, AP RDL, Al fuse.|
|42*|FW_AP|30A|9 C|d . 95;20|o -|AP fuse window.|
|43|CB2|308|/ C|2 86|-|r Passivation-2 open.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 52 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 3.1.9 Mask Name and ID, Key Process Sequence, and CAD Layer for CLN55GP1.8V

Digitized

Key

Mask Area CAD Reference Layer in

Process Mask ID Description

Name (Dark or Layer Logical Operation

Sequence

Clear)

Thin oxide for device, and
1 OD 120 D Derived OD, DOD, SRM, NW
interconnection.

2* DNW 119 C 1  - Deep N-Well.
3# PW1V 191 D Derived OD_18, NW, NT_N Core device P-Well.
4# VTC_N 112 C Derived SRM, NW SRAM cell NMOS Vt.
5# PW2V 193 C Derived OD_18, NW, NT_N 1.8V P-Well.

OD_18, NW, NT_N,
6* VTL_N 118 C Derived Low Vt NMOS implantation
VTL_N

7* VTH_N 128 C 67  - High Vt NMOS implantation.
8# NW1V 192 C Derived NW, NT_N Core device and 1.8 N-Well.

OD_18, NW, NT_N,
9* VTL_P 117 C Derived Low Vt PMOS implantation
VTL_P

10* VTH_P 127 C 68  - High Vt PMOS implantation.

1.8V thick oxide for DGO
11 OD2 152 D 16  process.

NP, SRM, POFUSE,
12# NPO 196 C Derived Pre-doped N+ poly.
NW

PO, OD, OD_18, NP, PP,
13 PO 130 D Derived Poly-Si.
SRM, DPO SRAMDMY_1

NP, NW, OD_18, RH,
14# N2V 116 C Derived VAR, NT_N, POFUSE, 1.8V NLDD implantation.
BJTDMY

PP, NW, OD_18, RH,
15# P2V 115 C Derived 1.8V PLDD implantation.
VAR, BJTDMY

NP, NW, OD_18, RH,

Core device NLDD

16# N1V 114 C Derived VAR, POFUSE,

implantation.

BJTDMY

PP, NW, OD_18, RH, Core device PLDD
17# P1V 113 C Derived
VAR, BJTDMY implantation.
18 NP 198 C Derived NP, SRM N+ implantation.
19 PP 197 C Derived PP, SRM P+ implantation.

OD, NP, RPO, NW, PO,
20*# ESD 111 C Derived ESD implantation.
ESD3

PP, NW, OD_18, RH,
21# NPO2 14A C Derived Device tuning implantation
VAR, SRM, BJTDMY

SRM, NW, OD_18,RH,
22# RPO2 124 C Derived RPO2 etch
VAR, BJTDMY

23 RPO 155 D Derived PO, RPO, OD Silicide protection.

CO, CO_11, OD, Contact window from M1 to OD
24 CO 156 C Derived
SRAMDMY_4. or PO.
25 M1 360 C Derived M1, DM1, DM1_O 1st metal for interconnection.
26 VIA1 378 C 51  - Via1 hole between M2 and M1.
27 M2 380 C Derived M2, DM2, DM2_O 2nd metal for interconnection.
28 VIA2 379 C 52  - Via2 hole between M3 and M2.
29 M3 381 C Derived M3, DM3, DM3_O 3rd metal for interconnection.
30 VIA3 373 C 53  - Via3 hole between M4 and M3.
31 M4 384 C Derived M4, DM4, DM4_O 4th metal for interconnection.
32 VIA4 374 C 54  - Via4 hole between M5 and M4.
33 M5 385 C Derived M5, DM5, DM5_O 5th metal for interconnection.
34 VIA5 375 C 55  - Via5 hole between M6 and M5.
35 M6 386 C Derived M6, DM6, DM6_O 6th metal for interconnection.
36 VIA6 376 C 56  - Via6 hole between M7 and M6.
37 M7 387 C Derived M7, DM7, DM7_O 7th metal for interconnection.
38 VIA7 377 C 57  - Via7 hole between M8 and M7.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 53 of 705
whole or in part without prior written permission of TSMC.

|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|---|---|---|---|---|---|---|
|1|OD|120|D|Derived|OD, DOD, SRM, NW|Thin oxide for device, and interconnection.|
|2*|DNW|119|C|1|-|Deep N-Well.|
|3#|PW1V|191|D|Derived|OD_18, NW, NT_N|Core device P-Well.|
|4#|VTC_N|112|C|Derived|SRM, NW|SRAM cell NMOS Vt.|
|5#|PW2V|193|C|Derived|OD_18, NW, NT_N|1.8V P-Well.|
|S 6*|VTL_N|T 118|C|Derived|OD_18, NW, NT_N, VTL_N|Low Vt NMOS implantation|
|h 7*|VTH_N|S 128|C|67|-|High Vt NMOS implantation.|
|a 8#|NW1V|192|C|Derived|NW, NT_N|Core device and 1.8 N-Well.|
|n 9*|g VTL_P|117|M C C|Derived|OD_18, NW, NT_N, VTL_P|Low Vt PMOS implantation|
|10*|h VTH_P|127|C|68|-|High Vt PMOS implantation.|
|11|a OD2 i|152|C D|16|-|1.8V thick oxide for DGO process.|
|12#|NPO|I 196|C|o n Derived|NP, SRM, POFUSE, NW|Pre-doped N+ poly.|
|13|PO|C 130|D|f i Derived|PO, OD, OD_18, NP, PP, SRM, DPO SRAMDMY_1|Poly-Si.|
|14#|N2V|T 116|e C c|d 1 Derived|e NP, NW, OD_18, RH, n VAR, NT_N, POFUSE, BJTDMY|1.8V NLDD implantation.|
|15#|P2V|115|h . C|2 8 Derived|t i PP, NW, OD_18, RH, VAR, BJTDMY|1.8V PLDD implantation.|
|16#|N1V|1 114|0 C /|5 & Derived I|a l NP, NW, OD_18, RH, 7 I VAR, POFUSE, 2 BJTDMY|Core device NLDD implantation.|
|17#|P1V|113|0 9 C|n d Derived|n 3 f PP, NW, OD_18, RH, o VAR, BJTDMY|Core device PLDD implantation.|
|18|NP|198|/ C|. Derived|NP, SRM|r N+ implantation.|
|19|PP|197|C|2 Derived|P PP, SRM|P+ implantation.|
|20*#|ESD|111|C|0 1 Derived|r OD, NP, RPO, NW, PO, o ESD3|m a ESD implantation.|
|21#|NPO2|14A|C|2 Derived|m PP, NW, OD_18, RH, VAR, SRM, BJTDMY|t i o Device tuning implantation|
|22#|RPO2|124|C|Derived|o SRM, NW, OD_18,RH, t VAR, BJTDMY|n RPO2 etch|
|23|RPO|155|D|Derived|i PO, RPO, OD|Silicide protection.|
|24|CO|156|C|Derived|o CO, CO_11, OD, SRAMDMY_4.|n Contact window from M1 to OD or PO.|
|25|M1|360|C|Derived|M1, DM1, DM1_O|1st metal for interconnection.|
|26|VIA1|378|C|51|-|C Via1 hole between M2 and M1.|
|27|M2|380|C|Derived|M2, DM2, DM2_O|e 2nd metal for interconnection.|
|28|VIA2|379|C|52|-|n Via2 hole between M3 and M2.|
|29|M3|381|C|Derived|M3, DM3, DM3_O|t 3rd metal for interconnection.|
|30|VIA3|373|C|53|-|e Via3 hole between M4 and M3.|
|31|M4|384|C|Derived|M4, DM4, DM4_O|r 4th metal for interconnection.|
|32|VIA4|374|C|54|-|Via4 hole between M5 and M4.|
|33|M5|385|C|Derived|M5, DM5, DM5_O|5th metal for interconnection.|
|34|VIA5|375|C|55|-|Via5 hole between M6 and M5.|
|35|M6|386|C|Derived|M6, DM6, DM6_O|6th metal for interconnection.|
|36|VIA6|376|C|56|-|Via6 hole between M7 and M6.|
|37|M7|387|C|Derived|M7, DM7, DM7_O|7th metal for interconnection.|
|38|VIA7|377|C|57|-|Via7 hole between M8 and M7.|


-----

|tsm|mc|Confide|ential – D|Do Not Co|opy Version|: 2.1|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|39|M8|388|C|Derived|M8, DM8|8th metal for interconnection.|
|40|VIA8|372|C|58|-|Via8 hole between M9 and M8.|
|41|M9|389|C|Derived|M9, DM9|9th metal for interconnection.|


###### FBEOL option1 (Wire bond without (AP Fuse or AP RDL))

42 CB 107 C 76

43# AP 307 D Derived

44 CB 107 C 76

###### FBEOL option2 (Flip chip without (AP Fuse or AP RDL))

|42|CB|107|C|76|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|43#|AP|307|D|Derived|CB|Al pad.|
|44|CB|107|C|76|-|Passivation-2 open for bond pad.|

|a 42|CB|S 107|M C|169|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|n 43|AP|307|D|74|-|Al pad.|
|44|g h CB|107|C C|169|-|Passivation-2 open for bond pad.|


###### FBEOL option3 (Wire bond with (AP Fuse or AP RDL))

42 CB-VD 306 C Derived

43 AP-MD 309 D 74
44* FW_AP 30A C 95;20
45 CB2 308 C 86

###### FBEOL option4 (Flip chip with (AP Fuse or AP RDL))

|42|CB-VD|I C 306|C|o n Derived f|CB, RV, FW|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|43|AP-MD|T 309|D|i d 74|-|Al pad, AP RDL, AP fuse.|
|44*|FW_AP|30A|C|95;20|e -|AP fuse window.|
|45|CB2|308|e C|1 86|n -|Passivation-2 open.|

|42|CB-VD|1 306|. C 0|8 5 & Derived|a l 7 CBD, RV, FW I|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|43|AP-MD|309|/ D|I n 74|2 n -|Al pad, AP RDL, Al fuse.|
|44*|FW_AP|30A|0 C|95;20|3 f -|AP fuse window.|
|45|CB2|308|9 C|d . 86|o -|Passivation-2 open.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 54 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 3.1.10 Mask Name and ID, Key Process Sequence, and CAD Layer for CLN55GP2.5V

Digitized

Key

Mask Area CAD Reference Layer in

Process Mask ID Description

Name (Dark or Layer Logical Operation

Sequence

Clear)

Thin oxide for device, and
1 OD 120 D Derived OD, DOD, SRM, NW
interconnection.

2* DNW 119 C 1  - Deep N-Well.
3# PW1V 191 D Derived OD_25, NW, NT_N Core device P-Well.
4# VTC_N 112 C Derived SRM, NW SRAM cell NMOS Vt.
5# PW2V 193 C Derived OD_25, NW, NT_N 2.5V P-Well.

OD_25, NW, NT_N,
6* VTL_N 118 C Derived Low Vt NMOS implantation
VTL_N

7* VTH_N 128 C 67  - High Vt NMOS implantation.
8# NW1V 192 C Derived NW, NT_N Core device and 2.5V N-Well.

OD_25, NW, NT_N,
9* VTL_P 117 C Derived Low Vt PMOS implantation
VTL_P

10* VTH_P 127 C 68  - High Vt PMOS implantation.

2.5V thick oxide for DGO
11 OD2 152 D 18  process.

NP, SRM, POFUSE,
12# NPO 196 C Derived Pre-doped N+ poly.
NW

PO, OD, OD_25, NP, PP,
13 PO 130 D Derived SRM, DPO SRAMDMY_1, Poly-Si.
OD25_33

NP, NW, OD_25, RH,
14# N2V 116 C Derived VAR, NT_N, POFUSE, 2.5V NLDD implantation.
BJTDMY

PP, NW, OD_25, RH,
15# P2V 115 C Derived 2.5V PLDD implantation.
VAR, BJTDMY

NP, NW, OD_25, RH,

Core device NLDD

16# N1V 114 C Derived VAR, POFUSE,

implantation.

BJTDMY

PP, NW, OD_25, RH, Core device PLDD
17# P1V 113 C Derived
VAR, BJTDMY implantation.
18 NP 198 C Derived NP, SRM N+ implantation.
19 PP 197 C Derived PP, SRM P+ implantation.

OD, NP, RPO, NW, PO,
20*# ESD 111 C Derived ESD implantation.
ESD3

PP, NW, OD_25, RH,
21# NPO2 14A C Derived Device tuning implantation
VAR, SRM, BJTDMY

SRM, NW, OD_25,RH,
22# RPO2 124 C Derived RPO2 etch
VAR, BJTDMY

23 RPO 155 D Derived RPO, OD, PO Silicide protection.

CO, CO_11, Contact window from M1 to OD
24 CO 156 C Derived
SRAMDMY_4. or PO.
25 M1 360 C Derived M1, DM1, DM1_O 1st metal for interconnection.
26 VIA1 378 C 51  - Via1 hole between M2 and M1.
27 M2 380 C Derived M2, DM2, DM2_O 2nd metal for interconnection.
28 VIA2 379 C 52  - Via2 hole between M3 and M2.
29 M3 381 C Derived M3, DM3, DM3_O 3rd metal for interconnection.
30 VIA3 373 C 53  - Via3 hole between M4 and M3.
31 M4 384 C Derived M4, DM4, DM4_O 4th metal for interconnection.
32 VIA4 374 C 54  - Via4 hole between M5 and M4.
33 M5 385 C Derived M5, DM5, DM5_O 5th metal for interconnection.
34 VIA5 375 C 55  - Via5 hole between M6 and M5.
35 M6 386 C Derived M6, DM6, DM6_O 6th metal for interconnection.
36 VIA6 376 C 56  - Via6 hole between M7 and M6.
37 M7 387 C Derived M7, DM7, DM7_O 7th metal for interconnection.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 55 of 705
whole or in part without prior written permission of TSMC.

|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|---|---|---|---|---|---|---|
|1|OD|120|D|Derived|OD, DOD, SRM, NW|Thin oxide for device, and interconnection.|
|2*|DNW|119|C|1|-|Deep N-Well.|
|3#|PW1V|191|D|Derived|OD_25, NW, NT_N|Core device P-Well.|
|4#|VTC_N|112|C|Derived|SRM, NW|SRAM cell NMOS Vt.|
|5#|PW2V|193|C|Derived|OD_25, NW, NT_N|2.5V P-Well.|
|S 6*|VTL_N|T 118|C|Derived|OD_25, NW, NT_N, VTL_N|Low Vt NMOS implantation|
|h 7*|VTH_N|S 128|C|67|-|High Vt NMOS implantation.|
|a 8#|NW1V|192|C|Derived|NW, NT_N|Core device and 2.5V N-Well.|
|n 9*|g VTL_P|117|M C C|Derived|OD_25, NW, NT_N, VTL_P|Low Vt PMOS implantation|
|10*|h VTH_P|127|C|68|-|High Vt PMOS implantation.|
|11|a OD2 i|152|C D|18|-|2.5V thick oxide for DGO process.|
|12#|NPO|I 196|C|o n Derived|NP, SRM, POFUSE, NW|Pre-doped N+ poly.|
|13|PO|C T 130|D|f i d Derived|PO, OD, OD_25, NP, PP, SRM, DPO SRAMDMY_1, OD25_33|Poly-Si.|
|14#|N2V|116|e c C|1 2 Derived|e NP, NW, OD_25, RH, n VAR, NT_N, POFUSE, t BJTDMY|2.5V NLDD implantation.|
|15#|P2V|115 1|h . C|8 5 Derived|i a PP, NW, OD_25, RH, VAR, BJTDMY|2.5V PLDD implantation.|
|16#|N1V|114|0 / C 0|& I n Derived|l 7 I NP, NW, OD_25, RH, 2 n VAR, POFUSE, BJTDMY|Core device NLDD implantation.|
|17#|P1V|113|9 C /|d . Derived|3 f o PP, NW, OD_25, RH, VAR, BJTDMY|Core device PLDD implantation.|
|18|NP|198|C|2 Derived|NP, SRM|r N+ implantation.|
|19|PP|197|C|0 Derived|P PP, SRM|m P+ implantation.|
|20*#|ESD|111|C|1 2 Derived|r o OD, NP, RPO, NW, PO, ESD3|a t ESD implantation.|
|21#|NPO2|14A|C|Derived|m PP, NW, OD_25, RH, VAR, SRM, BJTDMY|i o Device tuning implantation|
|22#|RPO2|124|C|Derived|o t SRM, NW, OD_25,RH, i VAR, BJTDMY|n RPO2 etch|
|23|RPO|155|D|Derived|o RPO, OD, PO|Silicide protection.|
|24|CO|156|C|Derived|CO, CO_11, SRAMDMY_4.|n Contact window from M1 to OD or PO.|
|25|M1|360|C|Derived|M1, DM1, DM1_O|C 1st metal for interconnection.|
|26|VIA1|378|C|51|-|e Via1 hole between M2 and M1.|
|27|M2|380|C|Derived|M2, DM2, DM2_O|n 2nd metal for interconnection.|
|28|VIA2|379|C|52|-|t Via2 hole between M3 and M2.|
|29|M3|381|C|Derived|M3, DM3, DM3_O|e 3rd metal for interconnection.|
|30|VIA3|373|C|53|-|r Via3 hole between M4 and M3.|
|31|M4|384|C|Derived|M4, DM4, DM4_O|4th metal for interconnection.|
|32|VIA4|374|C|54|-|Via4 hole between M5 and M4.|
|33|M5|385|C|Derived|M5, DM5, DM5_O|5th metal for interconnection.|
|34|VIA5|375|C|55|-|Via5 hole between M6 and M5.|
|35|M6|386|C|Derived|M6, DM6, DM6_O|6th metal for interconnection.|
|36|VIA6|376|C|56|-|Via6 hole between M7 and M6.|
|37|M7|387|C|Derived|M7, DM7, DM7_O|7th metal for interconnection.|


-----

|tsm|mc|Confide|ential – D|Do Not Co|opy Version|: 2.1|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|38|VIA7|377|C|57|-|Via7 hole between M8 and M7.|
|39|M8|388|C|Derived|M8, DM8|8th metal for interconnection.|
|40|VIA8|372|C|58|-|Via8 hole between M9 and M8.|
|41|M9|389|C|Derived|M9, DM9|9th metal for interconnection.|


###### FBEOL option1 (Wire bond without (AP Fuse or AP RDL))

42 CB 107 C 76

43# AP 307 D Derived

44 CB 107 C 76

###### FBEOL option2 (Flip chip without (AP Fuse or AP RDL))

|42|CB|107|C|76|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|43#|AP|307|D|Derived|CB|Al pad.|
|S 44|CB|T 107|C|76|-|Passivation-2 open for bond pad.|

|n 42|CB|107|M C|169|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|43|g AP|307|C D|74|-|Al pad.|
|44|h a CB|107|C C|169|-|Passivation-2 open for bond pad.|


###### FBEOL option3 (Wire bond with (AP Fuse or AP RDL))

42 CB-VD 306 C Derived

43 AP-MD 309 D 74
44* FW_AP 30A C 95;20
45 CB2 308 C 86

###### FBEOL option4 (Flip chip with (AP Fuse or AP RDL))

|42|CB-VD|C 306 T|C|n f i Derived d|CB, RV, FW|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|43|AP-MD|309|D|74|e -|Al pad, AP RDL, AP fuse.|
|44*|FW_AP|30A|e C|1 95;20|n -|AP fuse window.|
|45|CB2|308|c C|2 86|t -|Passivation-2 open.|

|42|CB-VD|1 306|0 C /|5 & I Derived n|l 7 I CBD, RV, FW 2 n|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|43|AP-MD|309|0 D|74|3 f -|Al pad, AP RDL, Al fuse.|
|44*|FW_AP|30A|9 C|d . 95;20|o -|AP fuse window.|
|45|CB2|308|/ C|2 86|-|r Passivation-2 open.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 56 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 3.1.11 Mask Name and ID, Key Process Sequence, and CAD Layer for CLN55GP3.3V

Digitized

Key

Mask Area CAD Reference Layer in

Process Mask ID Description

Name (Dark or Layer Logical Operation

Sequence

Clear)

OD, SRM, NP, NW, PP, Thin oxide for device, and
1 OD 120 D Derived
DOD interconnection.

2* DNW 119 C 1  - Deep N-Well.

NW, SRM, NT_N,
3# PW1V 191 D Derived Core device P-Well.
OD_33,

4# VTC_N 112 C Derived SRM, NW SRAM cell NMOS Vt.

NW, OD_33, NT_N,
5* VTL_N 118 C Derived Low Vt NMOS implantation
VTL_N

6# PW2V 193 C Derived OD_33, NW, NT_N 3.3V P-Well.
7* VTH_N 128 C 67  - High Vt NMOS implantation.

NW, NT_N, OD_33,
8# NW1V 192 C Derived Core device NW
SRM,

OD_33, NW, NT_N,
9* VTL_P 117 C Derived Low Vt PMOS implantation
VTL_P

10# NW2V 194 C Derived NW, OD_33, SRM 3.3V N-Well.
11* VTH_P 127 C 68  - High Vt PMOS implantation.

2.5V thick oxide for DGO
12 OD2 152 D 15  process.

NP, SRM, POFUSE,
13# NPO 196 C Derived Pre-doped N+ poly.
NW

PO, OD, OD_33, NP, PP,
14 PO 130 D Derived SRM, FUSELINK, DPO Poly-Si.
SRAMDMY_1,

NP, NW, OD_33, RH,
PO, RPO, OD, VAR,

15# N2V 116 C Derived 2.5V NLDD implantation.

NT_N, POFUSE,
BJTDMY

PP, NW, OD_33, RH,
PO, RPO, OD, VAR,

16# P2V 115 C Derived 2.5V PLDD implantation.

NT_N, POFUSE,
BJTDMY

NP, NW, OD_33, RH,
PO, RPO, OD, VAR, Core device NLDD

17# N1V 114 C Derived

POFUSE, BJTDMY, implantation.
SRM

PP, NW, OD_33, RH,
PO, RPO, OD, VAR, Core device PLDD

18# P1V 113 C Derived

POFUSE, BJTDMY, implantation.
SRM

19 NP 198 C Derived NP, SRM N+ implantation.
20 PP 197 C Derived PP, SRM P+ implantation.

OD, NP, RPO, NW, PO,
21*# ESD 111 C Derived ESD implantation.
ESD3

NP, NW, OD_33, RH,
22# NPO2 14A C Derived PO, RPO, OD, VAR, Device tuning implantation
BJTDMY, SRM

PP, NW, OD_33, RH,
23# RPO2 124 C Derived PO, RPO, OD, VAR, RPO2 etch
BJTDMY, SRM

24 RPO 155 D Derived PO, RPO, OD Silicide protection.

CO, SRM, CO_11,
SRAMDMY_4, NW, NP, Contact window from M1 to OD

25 CO 156 C Derived

PP, SRM_12, SRM_13, or PO.
SRM_14,

26 M1 360 C Derived M1, DM1, DM1_O 1st metal for interconnection.
27 VIA1 378 C 51  - Via1 hole between M2 and M1.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 57 of 705
whole or in part without prior written permission of TSMC.

|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|---|---|---|---|---|---|---|
|1|OD|120|D|Derived|OD, SRM, NP, NW, PP, DOD|Thin oxide for device, and interconnection.|
|2*|DNW|119|C|1|-|Deep N-Well.|
|3#|PW1V|191|D|Derived|NW, SRM, NT_N, OD_33,|Core device P-Well.|
|4#|VTC_N|112|C|Derived|SRM, NW|SRAM cell NMOS Vt.|
|S 5*|VTL_N|T 118|C|Derived|NW, OD_33, NT_N, VTL_N|Low Vt NMOS implantation|
|h 6#|PW2V|193|C|Derived|OD_33, NW, NT_N|3.3V P-Well.|
|a 7*|VTH_N|S 128|C|67|-|High Vt NMOS implantation.|
|n 8#|g NW1V|192|M C|Derived|NW, NT_N, OD_33, SRM,|Core device NW|
|9*|h VTL_P|117|C C|Derived|OD_33, NW, NT_N, VTL_P|Low Vt PMOS implantation|
|10#|a NW2V|194|C C|Derived|NW, OD_33, SRM|3.3V N-Well.|
|11*|i VTH_P|127|C|o 68|-|High Vt PMOS implantation.|
|12|OD2|I C 152|D|n f 15|-|2.5V thick oxide for DGO process.|
|13#|NPO|T 196|C|i d Derived|NP, SRM, POFUSE, NW|Pre-doped N+ poly.|
|14|PO|130|e c D|1 2 Derived|e n PO, OD, OD_33, NP, PP, SRM, FUSELINK, DPO t SRAMDMY_1,|Poly-Si.|
|15#|N2V|1 116|h . C 0|8 5 & Derived I|i a NP, NW, OD_33, RH, l PO, RPO, OD, VAR, 7 NT_N, POFUSE, I BJTDMY|2.5V NLDD implantation.|
|16#|P2V|115|/ 0 9 C /|n d Derived .|2 n 3 f PP, NW, OD_33, RH, o PO, RPO, OD, VAR, NT_N, POFUSE, BJTDMY|2.5V PLDD implantation. r|
|17#|N1V|114|C|2 0 1 Derived 2|P NP, NW, OD_33, RH, r PO, RPO, OD, VAR, o POFUSE, BJTDMY, SRM|m a Core device NLDD implantation. t|
|18#|P1V|113|C|Derived|m PP, NW, OD_33, RH, o PO, RPO, OD, VAR, t POFUSE, BJTDMY, i SRM|i o n Core device PLDD implantation.|
|19|NP|198|C|Derived|o NP, SRM|N+ implantation.|
|20|PP|197|C|Derived|PP, SRM|n P+ implantation.|
|21*#|ESD|111|C|Derived|OD, NP, RPO, NW, PO, ESD3|C ESD implantation.|
|22#|NPO2|14A|C|Derived|NP, NW, OD_33, RH, PO, RPO, OD, VAR, BJTDMY, SRM|e n Device tuning implantation|
|23#|RPO2|124|C|Derived|PP, NW, OD_33, RH, PO, RPO, OD, VAR, BJTDMY, SRM|t e r RPO2 etch|
|24|RPO|155|D|Derived|PO, RPO, OD|Silicide protection.|
|25|CO|156|C|Derived|CO, SRM, CO_11, SRAMDMY_4, NW, NP, PP, SRM_12, SRM_13, SRM_14,|Contact window from M1 to OD or PO.|
|26|M1|360|C|Derived|M1, DM1, DM1_O|1st metal for interconnection.|
|27|VIA1|378|C|51|-|Via1 hole between M2 and M1.|


-----

|tsm|mc|Confide|ential – D|Do Not Co|opy Version|: 2.1|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|28|M2|380|C|Derived|M2, DM2, DM2_O|2nd metal for interconnection.|
|29|VIA2|379|C|52|-|Via2 hole between M3 and M2.|
|30|M3|381|C|Derived|M3, DM3, DM3_O|3rd metal for interconnection.|
|31|VIA3|373|C|53|-|Via3 hole between M4 and M3.|
|32|M4|384|C|Derived|M4, DM4, DM4_O|4th metal for interconnection.|
|33|VIA4|374|C|54|-|Via4 hole between M5 and M4.|
|34|M5|385|C|Derived|M5, DM5, DM5_O|5th metal for interconnection.|
|35|VIA5|375|C|55|-|Via5 hole between M6 and M5.|
|36|M6|386|C|Derived|M6, DM6, DM6_O|6th metal for interconnection.|
|S 37|VIA6|T 376|C|56|-|Via6 hole between M7 and M6.|
|h 38|M7|S 387|C|Derived|M7, DM7, DM7_O|7th metal for interconnection.|
|a 39|VIA7|377|C|57|-|Via7 hole between M8 and M7.|
|n 40|M8|388|M C|Derived|M8, DM8|8th metal for interconnection.|
|41|g VIA8|372|C C|58|-|Via8 hole between M9 and M8.|
|42|h M9|389|C|Derived|M9, DM9|9th metal for interconnection.|


###### FBEOL option1 (Wire bond without (AP Fuse or AP RDL))

43 CB 107 C 76

44# AP 307 D Derived

45 CB 107 C 76

###### FBEOL option2 (Flip chip without (AP Fuse or AP RDL))

|43|i CB|I 107|C|o n 76|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|44#|AP|C 307|D|f i Derived|CB|Al pad.|
|45|CB|T 107|C|d 76|-|Passivation-2 open for bond pad.|

|43|CB|107|h C .|2 8 169|t i -|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|44|AP|1 307|D|5 74|a l -|Al pad.|
|45|CB|107|0 / C|& I 169|7 I - 2 n|Passivation-2 open for bond pad.|


###### FBEOL option3 (Wire bond with (AP Fuse or AP RDL))

43 CB-VD 306 C Derived

44 AP-MD 309 D 74
45* FW_AP 30A C 95;20
46 CB2 308 C 86

###### FBEOL option4 (Flip chip with (AP Fuse or AP RDL))

|43|CB-VD|306|/ C|. 2 Derived 0|o P CB, RV, FW|r Passivation-1 open for bond m pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|44|AP-MD|309|D|1 74|r -|a Al pad, AP RDL, AP fuse.|
|45*|FW_AP|30A|C|2 95;20|o -|t AP fuse window.|
|46|CB2|308|C|86|m -|i Passivation-2 open.|

|43|CB-VD|306|C|Derived|t i o CBD, RV, FW|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|44|AP-MD|309|D|74|-|n Al pad, AP RDL, Al fuse.|
|45*|FW_AP|30A|C|95;20|-|C AP fuse window.|
|46|CB2|308|C|86|-|Passivation-2 open.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 58 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 3.1.12 Mask Name and ID, Key Process Sequence, and CAD Layer for CLN55LP2.5V

Digitized

Key

Mask Area CAD Reference Layer in

Process Mask ID Description

Name (Dark or Layer Logical Operation

Sequence

Clear)

1 OD 120 D Derived OD, DOD, SRM, NW Thin oxide for device, and
interconnection.
2* DNW 119 C 1  - Deep N-Well.
3# PW1V 191 D Derived OD_25, NW, NT_N Core device P-Well.
4# PW2V 193 C Derived OD_25, NW, NT_N 2.5V P-Well.

OD_25, NW, NT_N, Low Vt NMOS implantation for
5* VTL_N 118 C Derived
VTL_N LP only.
6* VTH_N 128 C 67  - High Vt NMOS implantation.
7# NW1V 192 C Derived NW, NT_N Core device and 2.5V N-Well.

OD_25, NW, NT_N, Low Vt PMOS implantation for
8* VTL_P 117 C Derived
VTL_P LP only.
9* VTH_P 127 C 68  - High Vt PMOS implantation.

                                                    - 2.5V thick oxide for DGO
10 OD2 152 D 18
process.

NP, SRM, POFUSE, Pre-doped N+ poly.
11# NPO 196 C Derived
NW

PO, OD, OD_25, NP, Poly-Si.
12 PO 130 D Derived
PP, SRM, mVTL, DPO

NP, NW, OD_25, RH, 2.5V NLDD implantation.
13# N2V 116 C Derived VAR, NT_N, POFUSE,
PO, OD, RPO

PP, NW, OD_25, RH, 2.5V PLDD implantation.
14# P2V 115 C Derived
VAR, PO, OD, RPO

VTC_N SRM, SRM_11, SRAM NLDD implantation
15*# 112 C Derived

SRM_12, NW, VTH_N

NP, NW, OD_25, RH, Core device NLDD
16# N1V 114 C Derived VAR, POFUSE, implantation.
BJTDMY, PO, OD, RPO

PP, NW, OD_25, RH, Core device PLDD
17# P1V 113 C Derived VAR, BJTDMY, PO, implantation.
OD, RPO

18 NP 198 C Derived NP, SRM N+ implantation.
19 PP 197 C Derived PP, SRM P+ implantation.

OD, NP, RPO, NW, PO, ESD implantation.
20*# ESD 111 C Derived
ESD3

21 RPO 155 D 29  - Silicide protection.

CO, CO_11, OD, Contact window from M1 to OD
22 CO 156 C Derived
SRAMDMY_4. or PO.
23 M1 360 C Derived M1, DM1, DM1_O 1st metal for interconnection.
24 VIA1 378 C 51  - Via1 hole between M2 and M1.
25 M2 380 C Derived M2, DM2, DM2_O 2nd metal for interconnection.
26 VIA2 379 C 52  - Via2 hole between M3 and M2.
27 M3 381 C Derived M3, DM3, DM3_O 3rd metal for interconnection.
28 VIA3 373 C 53  - Via3 hole between M4 and M3.
29 M4 384 C Derived M4, DM4, DM4_O 4th metal for interconnection.
30 VIA4 374 C 54  - Via4 hole between M5 and M4.
31 M5 385 C Derived M5, DM5, DM5_O 5th metal for interconnection.
32 VIA5 375 C 55  - Via5 hole between M6 and M5.
33 M6 386 C Derived M6, DM6, DM6_O 6th metal for interconnection.
34 VIA6 376 C 56  - Via6 hole between M7 and M6.
35 M7 387 C Derived M7, DM7, DM7_O 7th metal for interconnection.
36 VIA7 377 C 57  - Via7 hole between M8 and M7.
37 M8 388 C Derived M8, DM8 8th metal for interconnection.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 59 of 705
whole or in part without prior written permission of TSMC.

|Table 3.1.12|Mask Na|ame and ID|D, Key Proce|ess Sequen|nce, and CAD Layer fo|or CLN55LP2.5V|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|1|OD|120|D|Derived|OD, DOD, SRM, NW|Thin oxide for device, and interconnection.|
|2*|DNW|119|C|1|-|Deep N-Well.|
|3#|PW1V|191|D|Derived|OD_25, NW, NT_N|Core device P-Well.|
|4#|PW2V|193|C|Derived|OD_25, NW, NT_N|2.5V P-Well.|
|5*|VTL_N|118|C|Derived|OD_25, NW, NT_N, VTL_N|Low Vt NMOS implantation for LP only.|
|S 6*|VTH_N|T 128|C|67|-|High Vt NMOS implantation.|
|h 7#|NW1V|S 192|C|Derived|NW, NT_N|Core device and 2.5V N-Well.|
|a n 8*|VTL_P|117|M C|Derived|OD_25, NW, NT_N, VTL_P|Low Vt PMOS implantation for LP only.|
|9*|g VTH_P|127|C C|68|-|High Vt PMOS implantation.|
|10|h OD2|152|C D|18|-|2.5V thick oxide for DGO process.|
|11#|a i NPO|196|C|o Derived|NP, SRM, POFUSE, NW|Pre-doped N+ poly.|
|12|PO|I C 130|D|n f Derived|PO, OD, OD_25, NP, PP, SRM, mVTL, DPO|Poly-Si.|
|13#|N2V|T 116|e C|i d Derived 1|NP, NW, OD_25, RH, e VAR, NT_N, POFUSE, PO, OD, RPO|2.5V NLDD implantation.|
|14#|P2V|115|c h C|2 Derived|n PP, NW, OD_25, RH, t VAR, PO, OD, RPO|2.5V PLDD implantation.|
|15*#|VTC_N|1 112|. C|8 5 Derived|i a SRM, SRM_11, l SRM_12, NW, VTH_N|SRAM NLDD implantation|
|16#|N1V|114|0 / C 0|& I n Derived|7 I NP, NW, OD_25, RH, 2 n VAR, POFUSE, 3 f BJTDMY, PO, OD, RPO|Core device NLDD implantation.|
|17#|P1V|113|9 / C|d . Derived 2|o PP, NW, OD_25, RH, VAR, BJTDMY, PO, OD, RPO|Core device PLDD r implantation.|
|18|NP|198|C|0 Derived|P r NP, SRM|m N+ implantation.|
|19|PP|197|C|1 Derived|o PP, SRM|a P+ implantation.|
|20*#|ESD|111|C|2 Derived|m OD, NP, RPO, NW, PO, ESD3|t i ESD implantation. o|
|21|RPO|155|D|29|o -|Silicide protection.|
|22|CO|156|C|Derived|t CO, CO_11, OD, i SRAMDMY_4.|n Contact window from M1 to OD or PO.|
|23|M1|360|C|Derived|o M1, DM1, DM1_O|1st metal for interconnection.|
|24|VIA1|378|C|51|-|n Via1 hole between M2 and M1.|
|25|M2|380|C|Derived|M2, DM2, DM2_O|2nd metal for interconnection.|
|26|VIA2|379|C|52|-|C Via2 hole between M3 and M2.|
|27|M3|381|C|Derived|M3, DM3, DM3_O|e 3rd metal for interconnection.|
|28|VIA3|373|C|53|-|n Via3 hole between M4 and M3.|
|29|M4|384|C|Derived|M4, DM4, DM4_O|t e 4th metal for interconnection.|
|30|VIA4|374|C|54|-|r Via4 hole between M5 and M4.|
|31|M5|385|C|Derived|M5, DM5, DM5_O|5th metal for interconnection.|
|32|VIA5|375|C|55|-|Via5 hole between M6 and M5.|
|33|M6|386|C|Derived|M6, DM6, DM6_O|6th metal for interconnection.|
|34|VIA6|376|C|56|-|Via6 hole between M7 and M6.|
|35|M7|387|C|Derived|M7, DM7, DM7_O|7th metal for interconnection.|
|36|VIA7|377|C|57|-|Via7 hole between M8 and M7.|
|37|M8|388|C|Derived|M8, DM8|8th metal for interconnection.|


-----

|tsm|mc|Confide|ential – D|Do Not Co|opy Version|: 2.1|
|---|---|---|---|---|---|---|
|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|38|VIA8|372|C|58|-|Via8 hole between M9 and M8.|
|39|M9|389|C|Derived|M9, DM9|9th metal for interconnection.|


###### FBEOL option1 (Wire bond without (AP Fuse or AP RDL))

40 CB 107 C 76

41# AP 307 D Derived

42 CB 107 C 76

###### FBEOL option2 (Flip chip without (AP Fuse or AP RDL))

|40|CB|107|C|76|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|41#|AP|307|D|Derived|CB|Al pad.|
|42|CB|107|C|76|-|Passivation-2 open for bond pad.|

|h 40|CB|T S 107|C|169|-|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|a 41|AP|307|M D|74|-|Al pad.|
|n 42|g CB|107|C C|169|-|Passivation-2 open for bond pad.|


###### FBEOL option3 (Wire bond with (AP Fuse or AP RDL))

40 CB-VD 306 C Derived

41 AP-MD 309 D 74
42* FW_AP 30A C 95;20
43 CB2 308 C 86

###### FBEOL option4 (Flip chip with (AP Fuse or AP RDL))

|40|a i CB-VD|I 306|C|o Derived n|CB, RV, FW|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|41|AP-MD|C 309|D|f 74|-|Al pad, AP RDL, AP fuse.|
|42*|FW_AP|T 30A|C|i d 95;20|-|AP fuse window.|
|43|CB2|308|C|86|e -|Passivation-2 open.|

|40|CB-VD|306 1|h . C|2 8 5 Derived|t i a CBD, RV, FW l|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|41|AP-MD|309|0 D|& 74|7 I -|Al pad, AP RDL, Al fuse.|
|42*|FW_AP|30A|/ C|I n 95;20|2 n -|AP fuse window.|
|43|CB2|308|0 C|86|3 f -|Passivation-2 open.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 60 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 3.1.13 Mask Name and ID, Key Process Sequence, and CAD Layer for CMN65/CMN55: � The following tables provide the N65/N55 backend process mask sequence with additional information  regarding CTM/CBM of N65 or Mu mask of N65/N55. � Mu (UTM: 34KÅ) is only allowed as the most top metal layer. (Only one Mu layer is allowed in a chip.)
Mu cannot co-exist with other different thickness top metal layer(s) (such as Mz, My or Mr) on the same
metal layer.
###### � For the Mu adopted INDDMY inductor design, please refer to the section 4.6.7

Digitized

Key Process Mask Area Reference Layer in
Mask ID CAD Layer Description
Sequence Name (Dark or Logical Operation

Clear)

1 M1 360 C Derived M1, DM1, DM1_O 1st metal for interconnection.
2 VIA1 378 C 51  - Via1 hole between M2 and M1.
3 M2 380 C Derived M2, DM2, DM2_O 2nd metal for interconnection.
4 VIA2 379 C 52  - Via2 hole between M3 and M2.
5 M3 381 C Derived M3, DM3, DM3_O 3rd metal for interconnection.
6 VIA3 373 C 53  - Via3 hole between M4 and M3.
7 M4 384 C Derived M4, DM4, DM4_O 4th metal for interconnection.
8 VIA4 374 C 54  - Via4 hole between M5 and M4.
9 M5 385 C Derived M5, DM5, DM5_O 5th metal for interconnection.
10 VIA5 375 C 55  - Via5 hole between M6 and M5.
11 M6 386 C Derived M6, DM6, DM6_O 6th metal for interconnection.
12 VIA6 376 C 56  - Via6 hole between M7 and M6.
13 M7 387 C Derived M7, DM7, DM7_O 7th metal for interconnection.
14 CTM[@] 182 D 77  - CAPACITOR TOP METAL
15 CBM[@] 183 D 88  - CAPACITOR BOTTOM
METAL
16 VIA7 377 C 57  - Via7 hole between M8 and M7.
17 M8 388 C Derived M8, DM8 8th metal for interconnection.
18 VIA8 372 C 58  - Via8 hole between M9 and M8.
19 M9 389 C Derived M9, DM9 9th metal for interconnection.
Derived Mu, DMu Ultra thick metal for inductor/
interconnection

###### FBEOL option1 (Wire bond without (AP Fuse or AP RDL))

|Key Process Sequence|Mask Name|Mask ID|Digitized Area (Dark or Clear)|CAD Layer|Reference Layer in Logical Operation|Description|
|---|---|---|---|---|---|---|
|1|M1|360|C|Derived|M1, DM1, DM1_O|1st metal for interconnection.|
|S 2|VIA1|T 378|C|51|-|Via1 hole between M2 and M1.|
|h 3|M2|380|C|Derived|M2, DM2, DM2_O|2nd metal for interconnection.|
|a 4|VIA2|S 379|C|52|-|Via2 hole between M3 and M2.|
|n 5|M3|381|M C|Derived|M3, DM3, DM3_O|3rd metal for interconnection.|
|6|g VIA3|373|C C|53|-|Via3 hole between M4 and M3.|
|7|h M4|384|C|Derived|M4, DM4, DM4_O|4th metal for interconnection.|
|8|a VIA4|374|C C|54|-|Via4 hole between M5 and M4.|
|9|i M5|385|C|o Derived|M5, DM5, DM5_O|5th metal for interconnection.|
|10|VIA5|I 375|C|n 55|-|Via5 hole between M6 and M5.|
|11|M6|C 386|C|f Derived|M6, DM6, DM6_O|6th metal for interconnection.|
|12|VIA6|376|C|i 56|-|Via6 hole between M7 and M6.|
|13|M7|T 387|C|d Derived|M7, DM7, DM7_O|7th metal for interconnection.|
|14|CTM@|182|e D|1 77|e -|CAPACITOR TOP METAL|
|15|CBM@|183|c D h|2 88|n - t i|CAPACITOR BOTTOM METAL|
|16|VIA7|377|. C|8 57|a -|Via7 hole between M8 and M7.|
|17|M8|1 388|C|5 & Derived|l M8, DM8|8th metal for interconnection.|
|18|VIA8|372|0 C|I 58|7 I -|Via8 hole between M9 and M8.|
|19|M9|389|/ 0 C 9 /|n Derived|2 n M9, DM9|9th metal for interconnection.|
|||||d Derived .|3 f o Mu, DMu|Ultra thick metal for inductor/ interconnection|

|20|CB|107|C|0 76|r -|Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|21#|AP|307|D|1 Derived|o CB|a t Al pad.|
|22|CB|107|C|2 76|m -|i Passivation-2 open for bond pad.|


###### FBEOL option2 (Flip chip without (AP Fuse or AP RDL))

20 CB 107 C 169
21 AP 307 D 74
22 CB 107 C 169

###### FBEOL option3 (Wire bond with (AP Fuse or AP RDL))

|20|CB|107|C|169|-|t Passivation-1 open for bond pad.|
|---|---|---|---|---|---|---|
|21|AP|307|D|74|-|i o Al pad.|
|22|CB|107|C|169|-|Passivation-2 open for bond pad.|

|20|CB-VD|306|C|Derived|CB, RV, FW|C Passivation-1 open for bond pad, AP e RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|21|AP-MD|309|D|74|-|n Al pad, AP RDL, AP fuse.|
|22*|FW_AP|30A|C|95;20|-|t AP fuse window.|
|23|CB2|308|C|86|-|e Passivation-2 open.|


###### FBEOL option4 (Flip chip with (AP Fuse or AP RDL))

Passivation-1 open for bond pad, AP
20 CB-VD 306 C Derived CBD, RV, FW
RDL via and AP fuse trench.
21 AP-MD 309 D 74  - Al pad, AP RDL, Al fuse.
22* FW_AP 30A C 95;20  - AP fuse window.
23 CB2 308 C 86  - Passivation-2 open.
###### Note: The mark “ [@ ]“ is for CTM/CBM placement of CMN65 and can refer to Table 2.5.6, 2.5.7 and 2.5.8

|20|CB-VD|306|C|Derived|CBD, RV, FW|Passivation-1 open for bond pad, AP RDL via and AP fuse trench.|
|---|---|---|---|---|---|---|
|21|AP-MD|309|D|74|-|Al pad, AP RDL, Al fuse.|
|22*|FW_AP|30A|C|95;20|-|AP fuse window.|
|23|CB2|308|C|86|-|Passivation-2 open.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 61 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 3.1.14  Mask Name/ID/Grade/Type, OPC, and PSM Information.

Non-design
Mask Name Mask ID Mask Grade Mask Type OPC PSM Group
level mask
OD 120 K ASF A C
DNW 119 E DSF B B
PW1V 191 G DSF B B Yes
PW1V_DCO 11J H DSF A B Yes
VTC_N 112 G DSF B B Yes
PW2V 193 G DSF B B Yes
VTL_N 118 H DSF A B
VTH_N 128 H DSF A B
NW1V 192 G DSF B B Yes
NW2V 194 G DSF B B Yes
VTC_P 199 G DSF B B Yes
VTL_P 117 H DSF A B
VTH_P 127 H DSF A B
OD2 152 E DSF B B
OD3 153 E DSF B B
NPO 196 H DSF A B Yes
NPO2 14A H DSF A B Yes
PO 130 L ASF A C
N2V 116 H DSF A B Yes
P2V 115 H DSF A B Yes
VTC_N 112 G DSF B B Yes
N1V 114 H DSF A B Yes
N1V_DCO 106 H DSF A B Yes
P1V_DCO 105 H DSF A B Yes
P1V 113 H DSF A B Yes
NP 198 H DSF A B
PP 197 H DSF A B
ESD 111 E DSF B B Yes
RPO2 124 H DSF A B Yes

E (N65)
RPO 155 DSF B B
F (N55)

CO 156 K ASF A C
M1 360 K ASF A C
VIA1 378 J ASF A C
M2 380 J ASF A B

J ASF A C VIAx
VIA2 379 H DSF B C VIAy
F DSF B B VIAz

J ASF A B Mx
M3 381 H DSF A B My
F DSF B B Mz

J ASF A C VIAx
H DSF B C VIAy

VIA3 373

F DSF B B VIAz
F DSF B B VIAu

J ASF A B Mx
H DSF A B My

M4 384

F DSF B B Mz
F DSF B B Mu

J ASF A C VIAx
H DSF B C VIAy

VIA4 374

F DSF B B VIAz
F DSF B B VIAu
M5 385 J ASF A B Mx

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 62 of 705
whole or in part without prior written permission of TSMC.

|Table 3.1.14   M|Mask Name/ID|D/Grade/Type,|, OPC, and PSM|M Informat|tion.|Col7|Col8|
|---|---|---|---|---|---|---|---|
|Mask Name|Mask ID|Mask Grade|Mask Type|OPC|PSM|Group|Non-design level mask|
|OD|120|K|ASF|A|C|||
|DNW|119|E|DSF|B|B|||
|PW1V|191|G|DSF|B|B||Yes|
|PW1V_DCO|11J|H|DSF|A|B||Yes|
|VTC_N|112|G|DSF|B|B||Yes|
|PW2V|193|G|DSF|B|B||Yes|
|VTL_N|118|H|DSF|A|B|||
|VTH_N|128|H|DSF|A|B|||
|NW1V|192|G|DSF|B|B||Yes|
|S NW2V|T 194|G|DSF|B|B||Yes|
|h VTC_P|199|S G|DSF|B|B||Yes|
|a VTL_P|117|H|DSF|A|B|||
|n VTH_P|127|M H|DSF|A|B|||
|g OD2|152|C E|DSF|B|B|||
|OD3|h 153|E|DSF|B|B|||
|NPO|a 196|C H|DSF|A|B||Yes|
|NPO2|i 14A|H|DSF|A|B||Yes|
|PO|I 130|L|o ASF|A|C|||
|N2V|C 116|H|n DSF|A|B||Yes|
|P2V|115|H|f i DSF|A|B||Yes|
|VTC_N|112|T G|d DSF|B|B||Yes|
|N1V|114|e H|e DSF|A|B||Yes|
|N1V_DCO|106|c H|1 DSF|n A|B||Yes|
|P1V_DCO|105|h H|2 DSF|t A|B||Yes|
|P1V|113|. H|8 DSF|i a A|B||Yes|
|NP|198|1 H|5 DSF|l A|B|||
|PP|197|0 H|& 7 DSF|A|I B|||
|ESD|111|/ E|I n DSF|2 B|n B||Yes|
|RPO2|124|0 H|DSF|3 A|f B||Yes|
|RPO|155|9 E (N65) F (N55)|d / . DSF|B|o B|r||
|CO|156|K|2 ASF|P A|C|m||
|M1|360|K|0 ASF|r A|C|||
|VIA1|378|J|1 ASF|o A|C|t a||
|M2|380|J|2 ASF|m A|B|i||
|VIA2|379|J|ASF|A|C|VIAx|o|
|||H|DSF|B|o C|VIAy|n|
|||F|DSF|B|t i B|VIAz||
|M3|381|J|ASF|A|o B|Mx||
|||H|DSF|A|B|n My||
|||F|DSF|B|B|Mz||
|VIA3|373|J|ASF|A|C|C VIAx||
|||H|DSF|B|C|e VIAy||
|||F|DSF|B|B|n VIAz||
|||F|DSF|B|B|VIAu|t|
|M4|384|J|ASF|A|B|Mx|e|
|||H|DSF|A|B|My|r|
|||F|DSF|B|B|Mz||
|||F|DSF|B|B|Mu||
|VIA4|374|J|ASF|A|C|VIAx||
|||H|DSF|B|C|VIAy||
|||F|DSF|B|B|VIAz||
|||F|DSF|B|B|VIAu||
|M5|385|J|ASF|A|B|Mx||


-----

|Mask Name|Mask ID|Mask Grade|Mask Type|OPC|PSM|Group|Non-design level mask|
|---|---|---|---|---|---|---|---|
|||H|DSF|A|B|My||
|||F|DSF|B|B|Mz||
|||F|DSF|B|B|Mu||
|VIA5|375|J|ASF|A|C|VIAx||
|||H|DSF|B|C|VIAy||
|||F|DSF|B|B|VIAz||
|||F|DSF|B|B|VIAr||
|||F|DSF|B|B|VIAu||
|S M6 h|386 T|J|ASF|A|B|Mx||
|||H|DSF|A|B|My||
|||F|DSF|B|B|Mz||
|||F|DSF|B|B|Mr||
|||S F|DSF|B|B|Mu||
|a n g VIA6|376 h a|J|ASF|A|C|VIAx||
|||M H|DSF|B|C|VIAy||
|||C F|DSF|B|B|VIAz||
|||F|DSF|B|B|VIAr||
|||C F|DSF|B|B|VIAu||
|M7|i I C 387|J|o ASF|A|B|Mx||
|||H|n DSF|A|B|My||
|||F|f DSF|B|B|Mz||
|||F|i DSF|B|B|Mr||
|||T F|d DSF|B|B|Mu||
|VIA7|377|e F|e 1 DSF|B|B|VIAz||
|||c H|2 DSF|n t B|C|VIAy||
|||h . F|8 DSF|i B|B|VIAr||
|||1 F|5 DSF|a l B|B|VIAu||
|CTM|182|0 G|& 7 DSF|B|I B|||
|CBM|183|/ E|I DSF|2 B|n B|||
|M8|388|0 F|n DSF|3 B|f B|Mz||
|||9 H|d . DSF|A|o B|My||
|||F|/ 2 DSF|B|B|r Mr||
|||F|0 DSF|P B|B|m Mu||
|VIA8|372|F|1 DSF|r o B|B|a VIAz||
|||H|2 DSF|B|C|t i VIAy||
|||F|DSF|m B|B|VIAr|o|
|||F|DSF|B|o B|VIAu|n|
|M9|389|F|DSF|B|t i B|Mz||
|||H|DSF|A|o B|My||
|||F|DSF|B|B|n Mr||
|||F|DSF|B|B|Mu||
|CB|107|A|DSF|B|B|C||
|CB-VD|306|D|DSF|B|B|e||
|AP|307|A|DSF|B|B|n|Yes|
|AP-MD|309|D|DSF|B|B||t|
|CB2|308|A|DSF|B|B||e|
|FW_AP|30A|A|DSF|B|B||r|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 63 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 3.1.15 Category Abbreviation Description
 DSF DUV scanner Mask type: ASF 193nm scanner
 B Non-OPC (Binary) OPC: A OPC
 B Non-PSM (Binary) PSM: C PSM

|Table 3.1.15|Col2|Col3|
|---|---|---|
|Category|Abbreviation|Description|
|Mask type:|DSF|DUV scanner|
||ASF|193nm scanner|
|OPC:|B|Non-OPC (Binary)|
||A|OPC|
|PSM:|B|Non-PSM (Binary)|
||C|PSM|


###### 3.2 Metal/Via CAD Layer Information for Metallization Options

 • Due to the complexity of metallization schemes, Table 3.2.1 is the summary of TSMC metal/via CAD layer number, name, and datatype. The labels “x”, "y", “z”, “r” denote different metal schemes and minimum pitches. “x” using datatype “0” is first inter-layer metal (Mx) with minimum pitch 0.2 µm. “y” using datatype “20” is second inter-layer metal (My) or 2x top layer metal (My) with minimum pitch 0.4 µm. “z” using datatype “40” is top layer metal (Mz) with minimum pitch 0.8 µm. “r” using datatype “80” is top layer metal (Mr) with minimum pitch 1.0 µm. The via datatype is the same as the metal right upon the via.
 • For any metal combination, a marker (1+A+B+C) M_AxByCz or (1+A+D)M_AxDr can be used to represent the metal combination of Mx, My, Mz, and Mr. The marker is interpreted as one layer of M1, A layers of Mx, B layers of My, C layers of Mz and D layers of Mr. The total metal layer number is 1+A+B+C or 1+A+D. For example, a 7 metal layer process with one M1 layer, three Mx layers, one My layer and two Mz layers, can be denoted as 7M_3x1y2z.
 Table 3.2.1 Metal CAD Layer Number, Name, and Datatype
Layer CAD Datatype
Name Layer # x y z r u

M1 31 0   -   -   VIA1 51 0   -   -   M2 32 0   -   -   VIA2 52 0 20 40   M3 33 0 20 40   VIA3 53 0 20 40   - 40
M4 34 0 20 40   - 60
VIA4 54 0 20 40   - 40
M5 35 0 20 40   - 60
VIA5 55 0 20 40 80 40
M6 36 0 20 40 80 60
VIA6 56 0 20 40 80 40
M7 37 0 20 40 80 60
VIA7 57   - 20 40 80 40
M8 38   - 20 40 80 60
VIA8 58   - 20 40 80 40
M9 39   - 20 40 80 60
###### The following is the CAD layer/datatype example of a 7 metal layer process with one M1 layer, three Mx layers, one My layer and two Mz layers, which can be denoted as 7M_3x1y2z. The CAD layer designators are specified according to the format of GDS layer #; datatype.

|Layer Name|CAD Layer #|0 3 f Datatype|Col4|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
|||x|9 y|d z|. r|u|
|M1|31|0|-|/ -|-||
|VIA1|51|0|-|2 -|P -||
|M2|32|0|-|0 -|r -||
|VIA2|52|0|20|1 40|o -||
|M3|33|0|20|2 40|-|m|
|VIA3|53|0|20|40|-|40|
|M4|34|0|20|40|-|o 60|
|VIA4|54|0|20|40|-|t i 40|
|M5|35|0|20|40|-|60|
|VIA5|55|0|20|40|80|40|
|M6|36|0|20|40|80|60|
|VIA6|56|0|20|40|80|40|
|M7|37|0|20|40|80|60|
|VIA7|57|-|20|40|80|40|
|M8|38|-|20|40|80|60|
|VIA8|58|-|20|40|80|40|
|M9|39|-|20|40|80|60|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 64 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 3.2.2 CAD Layer/Datatype Example for 7M_3x1y2z

Process Sequence CAD Layer #/Datatype

Metal-1 31; 0
Via-1 51; 0

Metal-2 32; 0
Via-2 52; 0
Metal-3 33; 0
Via-3 53; 0
Metal-4 34; 0
Via-4 54; 20
Metal-5 35; 20
Via-5 55; 40
Metal-6 36; 40
Via-6 56; 40
Metal-7 37; 40

###### 3.3 Dummy Pattern Fill CAD Layers

|Process Sequence|CAD Layer #/Datatype|
|---|---|
|Metal-1|31; 0|
|Via-1|51; 0|
|Metal-2|32; 0|
|Via-2|52; 0|
|Metal-3|33; 0|
|Via-3|53; 0|
|Metal-4|34; 0|
|S Via-4|T 54; 20|
|h Metal-5|S 35; 20|
|a Via-5|M 55; 40|
|n Metal-6|36; 40|
|g Via-6|C 56; 40|
|h Metal-7|C 37; 40|


###### The layers in Table 3.3.1 are for planarization (dummy fill) geometry, referring to Table 3.2.1 Table 3.3.1 Dummy Pattern CAD Layer Number, Name, and Datatype
Layer CAD Dummy Datatype
Name Layer # x y z r u

DOD 6 1  -  -  -  DPO 17 1  -  -  -  DM1 31 1, 7  -  -  -  DM2 32 1, 7 21  -  -  DM3 33 1, 7 21 41  -  DM4 34 1, 7 21 41  - 61
DM5 35 1, 7 21 41  - 61
DM6 36 1, 7 21 41 81 61
DM7 37 1, 7 21 41 81 61
DM8 38  - 21 41 81 61
DM9 39  - 21 41 81 61

Table notes:
Metal datatypes 1 (DMx) & 41 (DMz) are the dummy metals without receiving OPC. Datatypes 7 (DMx_O), which will
be generated from TSMC metal dummy utility, will receive OPC same as main metal pattern. Please refer to the
section 8.3 Dummy Metal Rules.

|Layer Name|CAD Layer #|c n 2 t Dummy Datatype|Col4|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
|||x|h . y|8 z|i r|u|
|DOD|6|1 1|-|5 -|a l -|-|
|DPO|17|1|& 0 -|7 I -|I -|-|
|DM1|31|1, 7|/ -|n -|2 -|n -|
|DM2|32|1, 7|0 21|d -|3 -|f -|
|DM3|33|1, 7|9 / 21|. 41|-|o r -|
|DM4|34|1, 7|2 21|41|P -|61|
|DM5|35|1, 7|21|0 41|r -|61|
|DM6|36|1, 7|21|1 41|o 81|61|
|DM7|37|1, 7|21|2 41|m 81|61|
|DM8|38|-|21|41|81|61|
|DM9|39|-|21|41|81|o t 61|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 65 of 705
whole or in part without prior written permission of TSMC.


-----

###### 3.4 Special Recognition CAD Layer Summary
 Table 3.4.1 lists special layers used in CLN65 design rules and in DRC command files. These layers are used for CAD device recognition, and DRC waivers. Some CAD layer designators include a GDS datatype according to the GDS layer;datatype format. The column "Tape out required layer" indicates that this layer must be noted on the mask tapeout to provide information for mask making.
 Table 3.4.1 Special Layer Summary

|S Table 3.4.1 Special|l Layer Sum|mmary|Col4|Col5|Col6|
|---|---|---|---|---|---|
|S h Special Layer Name a|TSMC T Default S CAD Layer|Description|Associated With|DRC|Tape out required layer|
|M n General||||||
|g h NWDMY|a i 114 I C|C NW resistor dummy layer for DRC and LVS. C The NW region covered by both NWDMY o and RPO layers is the "NW within OD n resistor.” The NW region covered by only NWDMY is the "NW under STI f i resistor."|NWROD and NWRSTI rules|ü||
|Ncap_NTN|11;20|T d DRC needs NCap_NTN to waive the e e NMOS capacitors with same potential. 1 c n|NT_N rules|ü||
|OD25_33|18;3|2 h t DRC dummy layer for 2.5V thick oxide 8 i . (second gate oxide) overdrive to 3.3V|OD25_33 rules|ü||
|OD25_18|18;4|a 5 1 & l DRC dummy layer for 2.5V thick oxide 7 0 I (second gate oxide) underdrive to 1.8V|OD25_18 rules|ü||
|RH|117|I 2 / n 0 3 d For OD, PO resistors 9|n OD and PO f resistor o guidelines|ü|ü|
|VAR|143|/ . 2 P This layer is for MOS type varactors.|r MOS varactor m rules|ü|ü|
|RPDMY|115|0 r Poly/OD resistors dummy layer for LVS 1 o 2 and DRC|a OD and Poly t Resistor Layout Rules|ü i||
|SEALRING|162|m o Covers the seal ring region and metal fuse protection ring region.|Seal ring rules|o ü n|ü ( For N55 use)|
|CSRDMY|166|For stress relief pattern rule check.|t i Chip corner o rules|ü||
|CDUDMY|165|DRC dummy layer to recognize CDU pattern|n Seal ring rules|ü||
|LOGO|158|LOGO and product labels layer for DRC|C Logo rules|ü||
|BJTDMY|110;0|Cover BJT device|e Analog layout rule|ü n|ü|
|BJTDMY (drawing 1)|110;1|LVS dummy layer for small BJT|Analog layout rule|e t||
|HVD_N|91;3|Define HV NMOS drain side where sustains high voltage|HVD_N rules|r ü|ü|
|HVD_P|91;2|Define HV PMOS drain side where sustains high voltage|HVD_P rules|ü|ü|
|MOM||||||
|MOMDMY_1|155;1|Dummy layer for M1 MOM region|MOM rules|ü||
|MOMDMY_2|155;2|Dummy layer for M2 MOM region|MOM rules|ü||
|MOMDMY_3|155;3|Dummy layer for M3 MOM region|MOM rules|ü||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 66 of 705
whole or in part without prior written permission of TSMC.


-----

|Special Layer Name|TSMC Default CAD Layer|Description|Associated With|DRC|Tape out required layer|
|---|---|---|---|---|---|
|MOMDMY_4|155;4|Dummy layer for M4 MOM region|MOM rules|ü||
|MOMDMY_5|155;5|Dummy layer for M5 MOM region|MOM rules|ü||
|MOMDMY_6|155;6|Dummy layer for M6 MOM region|MOM rules|ü||
|MOMDMY_7|155;7|Dummy layer for M7 MOM region|MOM rules|ü||
|MOMDMY_8|155;8|Dummy layer for M8 MOM region|MOM rules|ü||
|MOMDMY_9|155;9|Dummy layer for M9 MOM region|MOM rules|ü||
|MOMDMY_AP|155;20|Dummy layer for AP MOM region|MOM rules|ü||
|S RTMOMDMY|155;21|Dummy layer for RTMOM|PO.R.4/ PO.L.1|ü||
|T h MS RF||||||
|a n CTMDMY g|S 148;0|M Dummy marker layer for MIM capacitor. Use for DRC. Its size is equal to CBM layer sizes up +10 µm per side.|CTM and CBM rules|ü||
|h CTMDMY (drawing 1)|148;10|C LVS dummy layer for putting BB/RF C devices under 2T BB MIMCAPs.||||
|CTMDMY|a i I 148;110 C|o Dummy marker layer for MIM capacitor 1.0fF/um2. Use for DRC. Its size is equal n to CBM layer sizes up +10 µm per side.|CTM and CBM rules|ü||
|CTMDMY|148;115|f i Dummy marker layer for MIM capacitor T d 1.5fF/um2. Use for DRC. Its size is equal e e to CBM layer sizes up +10 µm per side.|CTM and CBM rules|ü||
|CTMDMY|148;120|1 c n Dummy marker layer for MIM capacitor 2 h t 2.0fF/um2. Use for DRC. Its size is equal 8 i . to CBM layer sizes up+10 µm per side.|CTM and CBM rules|ü||
|INDDMY_MD|144;37|a 5 1 & l Dummy layer for medium metal density 7 inductor|INDDMY_MD rules|ü||
|INDDMY_COIL|144;36|0 I I 2 / n This dummy layer is drawn over metal 0 3 coil region within INDDMY_MD.|n INDDMY_MD f rules|ü||
|INDDMY_HD|144;38|d 9 Dummy layer for high metal density / . (logic) inductor|o INDDMY_HD r rules|ü||
|INDDMY|144;0 ~ 144;14|2 P 0 r Dummy layer for low metal density 1 o inductor 2|m IND rules and a Dummy t OD/PO/metal rules|ü i||
|RFDMY|161|m RFDMY is a required dummy layer for o LVS/DRC device recognition and SPICE simulation. RFDMY should completely cover the RF devices that require a TSMC RF model.|t i VAR rules o|o ü n||
|RFDMY (drawing 1)|161;10|LVS dummy layer for putting BB/RF devices under RF MIMCAPs with shielding.|C n|||
|e SRAM||||||
|SRM|50;0|SRM is used to generate the VTC_N/VT_P masks for all SRAM cell sizes. Covers the SRAM cell array. The edge of the SRM layer should be aligned to the boundary of the SRAM cell array, which may include storage, strapping, and dummy edge cells. If you have SRAM in your chip, and then you have OPC mask to tape out, you need to include the 50;0 in your GDS.|SRAM rules|n ü t e r|ü|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 67 of 705
whole or in part without prior written permission of TSMC.


-----

|Special Layer Name|TSMC Default CAD Layer|Description|Associated With|DRC|Tape out required layer|
|---|---|---|---|---|---|
|SRM_11|50;11|SRM_11 is used to cover 0.62 µm² SRAM cell array.|SRAM rules|ü|ü|
|SRM_12|50;12|SRM_12 is used to cover 0.974 µm² SRAM cell array.|SRAM rules|ü|ü|
|SRM_13|50;13|SRM_13 is used to cover 8T 1.158 µm² SRAM cell array.|SRAM rules|ü|ü|
|SRM_14|50;14|SRM_14 is used to cover 10T 1.158 µm² SRAM cell array.|SRAM rules|ü|ü|
|S h a n g SRAMDMY_0 h|T S 186;0 a i I C|SRAM DRC violation waiver layer. It can waive SRAM DRC violations under VIA1 as well as the rules, M2.S.5, M2.A.1, M VIA2.EN.2, and M3.EN.2. If you have SRAM in your chip, and then C you have OPC masks to tape out, you need to include the 186;0 in your GDS. C Before using SRAMDMY, please make sure that TSMC has reviewed the SRAM o library to avoid real violations that are n automatically waived by the SRAMDMY f marker layer.|SRAM rules|ü|ü|
|SRAMDMY_1|186;1|i T d Cover the pass-gate transistor of SRAM e e cells. If N55 SRAM cell is used, 186;1 is 1 a must for tape-out.|SRAM rules|ü|ü|
|SRAMDMY_4|186;4|c n 2 SRAM periphery DRC layer can only be h t 8 i used in the word decoder of TSMC . a 5 SRAM (0.525 µm², 0.62 µm², 0.974µm², 1 & l 7 1.158µm²). This layer is only to waive 0 I CO.S.3 and G.1. And the SRAM must be / I n 2 reviewed by TSMC’s R&D and PE even if 0 3 d you uses TSMC cell. 9 In addition, 186;4 will be referred for CO / . 2 mask tape-out. It is a must for any SRAM P 0 decoder with rule pushed layout. r SRAMDMY_4 (186;4) overlap of 1 o SRAMDMY_0 (186;0) is not allowed.|n f SRAM rules o r m a|ü|ü|
|SRAMDMY_5|186;5|2 m Same usage as 186;4 but is used for 0.499 µm²|t SRAM rules|i ü o|ü|
|CO_11|30;11|o It is a must layer for CO mask tape-out. The CO_11 is square CO in bit cell except butted CO.|t i SRAM rules o|n ü|ü|
|n Latch up and ESD||||||
|LUPWDMY|255;1|Some design structure may fail the DRC check in LUP.1, LUP.2, LUP.3.1, LUP.3.2, LUP.3.3, LUP.3.4, LUP.3.5, LUP.4, LUP.5.1, LUP.5.2, LUP.5.3, LUP.5.4, LUP.5.5. You can use LUPWDMY to waive these violations as they are silicon proven at package level. Don’t use this layer before silicon proven, and consult tsmc if you have any DRC violation.|C e Latch up rules|ü n t e r||
|SDI|122|SDI is a required DRC dummy (marker) layer to check I/O ESD and latch-up guidelines. The SDI layer must cover all I/O MOS (OD) regions that are connected to pads.|Latch up rules and ESD guidelines|ü||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 68 of 705
whole or in part without prior written permission of TSMC.


-----

|Special Layer Name|TSMC Default CAD Layer|Description|Associated With|DRC|Tape out required layer|
|---|---|---|---|---|---|
|AP (pin)|126;0|AP pin for text layer|Latch up rules|ü||
|ESDIMP|189;0|A drawing layer for ESD implant|ESDIMP rules|ü|ü|
|ESD3|147|This layer is required for ESD implant mask generation.|ESD guidelines||ü|
|VDDDMY|255;4|Dummy Layer for Power(Vdd) PAD|Latch up rules|ü||
|VSSDMY|255;5|Dummy Layer for Ground(Vss) PAD|Latch up rules|ü||
|HIA_DUMMY|168;0|Dummy Layer for high current diode|HIA_DIO guideline|ü||
|S M1(pin)|131;0|Metal1 pin for text layer|Latch up rules|ü||
|h M2(pin)|T 132;0|Metal2 pin for text layer|Latch up rules|ü||
|a M3(pin)|S 133;0|Metal3 pin for text layer|Latch up rules|ü||
|n M4(pin)|134;0|M Metal4 pin for text layer|Latch up rules|ü||
|g M5(pin)|135;0|C Metal5 pin for text layer|Latch up rules|ü||
|h M6(pin)|136;0|Metal6 pin for text layer|Latch up rules|ü||
|M7(pin)|a 137;0|C Metal7 pin for text layer|Latch up rules|ü||
|M8(pin)|i 138;0|o Metal8 pin for text layer|Latch up rules|ü||
|M9(pin)|I 139;0|n Metal9 pin for text layer|Latch up rules|ü||
|C f Dummy utility||||||
|ODBLK|150;20|i T d Dummy OD exclusion marker layer|DOD rules|ü||
|POBLK|150;21|e e Dummy PO exclusion marker layer|DPO rules|ü||
|DMxEXCL|150;x|1 c n 2 Dummy Mx exclusion marker layer and h t redundant via|DMx rules|ü||
|TCDDMY|165;1|8 i . a Dummy TCD layer|DTCD Rules|ü||
|5 1 & l DFM||||||
|RRuleRequire|182;1|7 0 I I 2 Dummy layer for DFM Action-Required / n recommendation|n DFM Action- Required|ü||
|RRuleRecommend|182;2|0 3 d 9 Dummy layer for DFM Recommended / . recommendation|f o DFM Recommended|ü||
|RRuleAnalog|182;3|2 P 0 Dummy layer for Rules, r Recommendations, and Guidelines. for 1 o Analog Designs|r m Rules and Recommendati a ons for Analog t Designs|ü||
|RRuleGuideline|182;4|2 m Dummy layer for DFM guideline check|DFM guideline|i o ü||
|excludeRRuleRequi re|182;11|o DRC dummy layer for excluding DFM Action-Required recommendation check.|DFM Action- t Required|n ü||
|excludeRRuleReco mmended|182;12|DRC dummy layer for excluding DFM DFM Recommended recommendation check|i o DFM n Recommended|ü||
|excludeRRuleAnalog|182;13|DRC dummy layer for excluding DFM Recommended Dimension check for Analog Designs|C Rules and e Recommendati ons for Analog Designs|ü n||
|excludeRRuleGuide lines|182;14|DRC dummy layer for excluding DFM guideline check|DFM guideline|t ü e||
|r Fuse||||||
|PMDMY|106|Dummy layer to cover metal fuse protection ring structure for DRC. For details, please refer to Doc.: T-00-CL-DR-005 (Al Fuse Rule).|Fuse rules|ü||
|POFUSE|156;0|Poly fuse implant layer, cover all poly fuse regions.|PO rule|ü|ü|
|FUSELINK|156;1|A layer to cover poly fuse neck region|PO rule|ü|ü|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 69 of 705
whole or in part without prior written permission of TSMC.


-----

|Special Layer Name|TSMC Default CAD Layer|Description|Associated With|DRC|Tape out required layer|
|---|---|---|---|---|---|
|LMARK|109|This layer is for laser repair alignment mark opening. For details, please refer to Doc.: T-00-CL-DR-005 (Al Fuse Rule).|Fuse rules|ü|ü|
|Pad||||||
|WBDMY|157;0|CUP pad region marker layer for N65 CUP relative rule check|CUP rules|ü||


###### 3.5 Device Truth Tables This section contains the device truth tables for.
 • CLN65 Logic General Purpose (G) technology
 • CLN65 Logic General Purpose Plus (GP) technology
 • CLN65 Logic Low Power (LP) technology
 • CLN65 Logic LP-based Triple Gate Oxide (LPG) technology
 • CLN65 Logic Ultra Low Power (ULP) technology
 • CLN55 Logic General Purpose Plus (GP) technology
 • CLN55 Logic Low Power (LP) technology
 • CMN65 MIM
 • CLN65/LCN55/CMN65/CMN55 MOM
 • CMN65 Inductor
 • CMN65 LP High Current Diode (HIA_DIO)
 The following provides a legend for the following device truth tables.
 Table 3.5.1 Table Legend for Device Truth Tables 0 Does not cover the structures 1 Covers or matches the structures
 * Don’t care

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 70 of 705
whole or in part without prior written permission of TSMC.


-----

###### 3.5.1 CLN65 General Purpose (G):  Table 3.5.2

Design Levels Special Layer

Device SPICE Name

NMOS (1.0V) nch  - 1 0 0 0 0 1 0 0 1 0 0 0 0 0 0
PMOS (1.0V) pch  - 1 1 0 0 0 1 0 0 0 1 0 0 0 0 0
High Vt NMOS (1.0V) nch_hvt  - 1 0 0 0 0 1 1 0 1 0 0 0 0 0 0
High Vt PMOS (1.0V) pch_hvt  - 1 1 0 0 0 1 0 1 0 1 0 0 0 0 0
I/O NMOS (2.5V) nch_25  - 1 0 0 1 0 1 0 0 1 0 0 0 0 0 0
I/O PMOS (2.5V) pch_25  - 1 1 0 1 0 1 0 0 0 1 0 0 0 0 0
I/O NMOS (1.8V) nch_18  - 1 0 0 0 1 1 0 0 1 0 0 0 0 0 0
I/O PMOS (1.8V) pch_18  - 1 1 0 0 1 1 0 0 0 1 0 0 0 0 0

Native NMOS (1.0V) nch_na 0 1 0 1 0 0 1 0 0 1 0 0 0 0 0 0
Native I/O NMOS (2.5V) nch_na25 0 1 0 1 1 0 1 0 0 1 0 0 0 0 0 0
Native I/O NMOS (1.8V) nch_na18 0 1 0 1 0 1 1 0 0 1 0 0 0 0 0 0
N+/PW Junction Diode NDIO  - 1 0 0  -  - 0 0 0 1 0 0 0 0 0 0
P+/NW Junction Diode PDIO  - 1 1 0  -  - 0 0 0 0 1 0 0 0 0 0
High Vt N+/PW Junction NDIO_hvt  - 1 0 0 0 0 0 1 0 1 0 0 0 0 0 0
Diode (1.0V)

High Vt P+/NW Junction PDIO_hvt  - 1 1 0 0 0 0 0 1 0 1 0 0 0 0 0
Diode (1.0V)

I/O N+/PW Junction NDIO_18  - 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0
Diode (1.8V)

I/O P+/NW Junction PDIO_18  - 1 1 0 0 1 0 0 0 0 1 0 0 0 0 0
Diode (1.8V)

I/O N+/PW Junction NDIO_25  - 1 0 0 1 0 0 0 0 1 0 0 0 0 0 0
Diode (2.5V)

I/O P+/NW Junction PDIO_25  - 1 1 0 1 0 0 0 0 0 1 0 0 0 0 0
Diode (2.5V)

Native N+/PW Junction NDIO_na 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0
Diode (1.0V)

Native I/O N+/PW NDIO_na25 0 1 0 1 1 0 0 0 0 1 0 0 0 0 0 0
Junction Diode (2.5V)

Native I/O N+/PW NDIO_na18 0 1 0 1 0 1 0 0 0 1 0 0 0 0 0 0
Junction Diode (1.8V)

PW/DNW Junction Diode PWDNW 1 1 1 0 0 0 0 0 0 0 1 0 0 0 0 0
DNW/PSUB Junction DNWPSUB 1 1 1 0 0 0 0 0 0 1 0 0 0 0 0 0
Diode

ESD Junction Diode NDIO_ESD  - 1 0 0 1 0 0 0 0 1 0 1 0 0 0 0
NW/PSUB Junction NWDIO  - 1 1 0 0 0 0 0 0 1 0 0 0 0 0 0
Diode

P-Well Contact  - 1 0 0  -  - 0 0 0 0 1 0 0 0 0 0
N-Well Contact  - 1 1 0  -  - 0 0 0 1 0 0 0 0 0 0
Silicided N+ PO Resistor rnpoly  - 0  - 0 0 0 1 0 0 1 0 0 0 0 0 0
Silicided P+ PO Resistor rppoly  - 0  - 0 0 0 1 0 0 0 1 0 0 0 0 0
Silicided N+ OD Resistor rnod  - 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0
Silicided P+ OD Resistor rpod  - 1 1 0 0 0 0 0 0 0 1 0 0 0 0 0
Unsilicided N+ PO rnpolywo  - 0  - 0 0 0 1 0 0 1 0 1 1 0 0 0
Resistor

Unsilicided P+ PO rppolywo  - 0  - 0 0 0 1 0 0 0 1 1 1 0 0 0
Resistor

Unsilicided N+ OD rnodwo  - 1 0 0 0 0 0 0 0 1 0 1 1 0 0 0
Resistor

Unsilicided P+ OD rpodwo  - 1 1 0 0 0 0 0 0 0 1 1 1 0 0 0
Resistor

NW Resistor (under STI) rnwsti 0 1 1 0 0 0 0 0 0 1 0 0 0 1 0 0

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 71 of 705
whole or in part without prior written permission of TSMC.

|Device|SPICE Name|Design Levels|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Special Layer|Col16|Col17|Col18|Col19|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|||DNW|OD|NW|NT_N|OD_25|OD_18|POLY|VTH_N|VTH_P|N+|P+|RPO|RH|NWDMY|VAR|BJTDMY|ESD3|
|S NMOS (1.0V)|nch|*|1|0|0|0|0|1|0|0|1|0|0|0|0|0|0|0|
|h PMOS (1.0V)|T pch|*|1|1|0|0|0|1|0|0|0|1|0|0|0|0|0|0|
|High Vt NMOS (1.0V)|S nch_hvt|*|1|0|0|0|0|1|1|0|1|0|0|0|0|0|0|0|
|a High Vt PMOS (1.0V)|pch_hvt|*|1|1|0|0|0|1|0|1|0|1|0|0|0|0|0|0|
|n I/O NMOS (2.5V)|M nch_25|*|1|0|0|1|0|1|0|0|1|0|0|0|0|0|0|0|
|g I/O PMOS (2.5V)|C pch_25|*|1|1|0|1|0|1|0|0|0|1|0|0|0|0|0|0|
|h I/O NMOS (1.8V)|nch_18|*|1|0|0|0|1|1|0|0|1|0|0|0|0|0|0|0|
|a I/O PMOS (1.8V)|pch_18|C *|1|1|0|0|1|1|0|0|0|1|0|0|0|0|0|0|
|Native NMOS (1.0V)|i nch_na|0|o 1|0|1|0|0|1|0|0|1|0|0|0|0|0|0|0|
|Native I/O NMOS (2.5V)|I nch_na25|0|1|0|1|1|0|1|0|0|1|0|0|0|0|0|0|0|
|Native I/O NMOS (1.8V)|C nch_na18|0|1|n 0|1|0|1|1|0|0|1|0|0|0|0|0|0|0|
|N+/PW Junction Diode|NDIO|*|1|f 0|i 0|*|*|0|0|0|1|0|0|0|0|0|0|0|
|P+/NW Junction Diode|T PDIO|*|1|1|d 0|*|*|0|0|0|0|1|0|0|0|0|0|0|
|High Vt N+/PW Junction Diode (1.0V)|e NDIO_hvt|*|1|0 1|0|e 0|0|0|1|0|1|0|0|0|0|0|0|0|
|High Vt P+/NW Junction Diode (1.0V)|c PDIO_hvt|h *|1|2 1|0|0|n t 0|0|0|1|0|1|0|0|0|0|0|0|
|I/O N+/PW Junction Diode (1.8V)|NDIO_18 1|. *|1|0|8 0|5 0|1|i a 0|0|0|1|0|0|0|0|0|0|0|
|I/O P+/NW Junction Diode (1.8V)|0 PDIO_18|*|& 1|1 I|0|7 0|1|0|l I 0|0|0|1|0|0|0|0|0|0|
|I/O N+/PW Junction Diode (2.5V)|/ NDIO_25|0 *|1|n 0|0|1|2 0|3 0|0|n f 0|1|0|0|0|0|0|0|0|
|I/O P+/NW Junction Diode (2.5V)|PDIO_25|9 *|/ 1|1|d 0|. 1|0|0|0|0|o 0|1 r|0|0|0|0|0|0|
|Native N+/PW Junction Diode (1.0V)|NDIO_na|0|2 1|0 0|1|P 0|0 r|0|0|0|1|m 0|0|0|0|0|0|0|
|Native I/O N+/PW Junction Diode (2.5V)|NDIO_na25|0|1|0|1 1|1|0|o 0|0|0|1|0|a 0|0 t|0|0|0|0|
|Native I/O N+/PW Junction Diode (1.8V)|NDIO_na18|0|1|0|2 1|0|1|0|m 0|0|1|0|0|i 0|o 0|0|0|0|
|PW/DNW Junction Diode|PWDNW|1|1|1|0|0|0|0|o 0|0|0|1|0|0|n 0|0|0|0|
|DNW/PSUB Junction Diode|DNWPSUB|1|1|1|0|0|0|0|0|t i 0|1|0|0|0|0|0|0|0|
|ESD Junction Diode|NDIO_ESD|*|1|0|0|1|0|0|0|0|o 1|0|1|0|0|0|0|1|
|NW/PSUB Junction Diode|NWDIO|*|1|1|0|0|0|0|0|0|1|n 0|0|0|0|0|0|0|
|P-Well Contact||*|1|0|0|*|*|0|0|0|0|1|C 0|0|0|0|0|0|
|N-Well Contact||*|1|1|0|*|*|0|0|0|1|0|0|e 0|0|0|0|0|
|Silicided N+ PO Resistor|rnpoly|*|0|*|0|0|0|1|0|0|1|0|0|0|0|0|0|0|
|Silicided P+ PO Resistor|rppoly|*|0|*|0|0|0|1|0|0|0|1|0|n 0|t 0|0|0|0|
|Silicided N+ OD Resistor|rnod|*|1|0|0|0|0|0|0|0|1|0|0|0|e 0|0|0|0|
|Silicided P+ OD Resistor|rpod|*|1|1|0|0|0|0|0|0|0|1|0|0|0|r 0|0|0|
|Unsilicided N+ PO Resistor|rnpolywo|*|0|*|0|0|0|1|0|0|1|0|1|1|0|0|0|0|
|Unsilicided P+ PO Resistor|rppolywo|*|0|*|0|0|0|1|0|0|0|1|1|1|0|0|0|0|
|Unsilicided N+ OD Resistor|rnodwo|*|1|0|0|0|0|0|0|0|1|0|1|1|0|0|0|0|
|Unsilicided P+ OD Resistor|rpodwo|*|1|1|0|0|0|0|0|0|0|1|1|1|0|0|0|0|
|NW Resistor (under STI)|rnwsti|0|1|1|0|0|0|0|0|0|1|0|0|0|1|0|0|0|


-----

|Device|SPICE Name|Design Levels|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Special Layer|Col16|Col17|Col18|Col19|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|||DNW|OD|NW|NT_N|OD_25|OD_18|POLY|VTH_N|VTH_P|N+|P+|RPO|RH|NWDMY|VAR|BJTDMY|ESD3|
|NW Resistor (under OD)|rnwod|0|1|1|0|0|0|0|0|0|1|0|1|0|1|0|0|0|
|Vertical PNP (P+/NW/Psub) (constant emitter size)|pnp2 (2x2 µm2) pnp5 (5x5 µm2) pnp10 (10x10 µm2)|0|1|1|0|0|0|0|0|0|1|1|1|*|0|0|1|0|
|Vertical NPN S (N+/PW/DNW) (constant emitter size)|npn2 (2x2 µm2) npn5 (5x5 µm2) npn10 (10x10 µm2)|1|1|1|0|0|0|0|0|0|1|1|1|*|0|0|1|0|
|h 1.0V Varactor (NMOS Capacitor)|T S nmoscap|0|1|1|0|0|0|1|0|0|1|0|0|0|0|1|0|0|
|a n 1.8V Varactor (NMOS Capacitor)|M nmoscap18|0|1|1|0|0|1|1|0|0|1|0|0|0|0|1|0|0|
|g 2.5V Varactor (NMOS Capacitor)|C nmoscap25|0|1|1|0|1|0|1|0|0|1|0|0|0|0|1|0|0|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 72 of 705
whole or in part without prior written permission of TSMC.


-----

###### 3.5.2 CLN65 General Purpose Plus (GP):  Table 3.5.3

Design Levels Special Layer

Device SPICE Name

NMOS (1.0V) nch  - 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0
PMOS (1.0V) pch  - 1 1 0 0 0 1 0 0 0 0 0 1 0 0 0 0
High Vt NMOS (1.0V) nch_hvt  - 1 0 0 0 0 1 1 0 0 0 1 0 0 0 0 0
High Vt PMOS (1.0V) pch_hvt  - 1 1 0 0 0 1 0 1 0 0 0 1 0 0 0 0
Low Vt NMOS (1.0V) nch_lvt  - 1 0 0 0 0 1 0 0 1 0 1 0 0 0 0 0
Low Vt PMOS (1.0V) pch_lvt  - 1 1 0 0 0 1 0 0 0 1 0 1 0 0 0 0
I/O NMOS (2.5V) nch_25  - 1 0 0 1 0 1 0 0 0 0 1 0 0 0 0 0
I/O PMOS (2.5V) pch_25  - 1 1 0 1 0 1 0 0 0 0 0 1 0 0 0 0
I/O NMOS (1.8V) nch_18  - 1 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0
I/O PMOS (1.8V) pch_18  - 1 1 0 0 1 1 0 0 0 0 0 1 0 0 0 0

Native NMOS (1.0V) nch_na 0 1 0 1 0 0 1 0 0 0 0 1 0 0 0 0 0
Native I/O NMOS (2.5V) nch_na25 0 1 0 1 1 0 1 0 0 0 0 1 0 0 0 0 0
Native I/O NMOS (1.8V) nch_na18 0 1 0 1 0 1 1 0 0 0 0 1 0 0 0 0 0
N+/PW Junction Diode NDIO  - 1 0 0  -  - 0 0 0 0 0 1 0 0 0 0 0
P+/NW Junction Diode PDIO  - 1 1 0  -  - 0 0 0 0 0 0 1 0 0 0 0
High Vt N+/PW Junction NDIO_hvt  - 1 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0
Diode (1.0V)

High Vt P+/NW Junction PDIO_hvt  - 1 1 0 0 0 0 0 1 0 0 0 1 0 0 0 0
Diode (1.0V)

Low Vt N+/PW Junction NDIO_lvt  - 1 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0
Diode (1.0V)

Low Vt P+/NW Junction PDIO_lvt  - 1 1 0 0 0 0 0 0 0 1 0 1 0 0 0 0
Diode (1.0V)

I/O N+/PW Junction NDIO_18  - 1 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0
Diode (1.8V)

I/O P+/NW Junction PDIO_18  - 1 1 0 0 1 0 0 0 0 0 0 1 0 0 0 0
Diode (1.8V)

I/O N+/PW Junction NDIO_25  - 1 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0
Diode (2.5V)

I/O P+/NW Junction PDIO_25  - 1 1 0 1 0 0 0 0 0 0 0 1 0 0 0 0
Diode (2.5V)

Native N+/PW Junction NDIO_na 0 1 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0
Diode (1.0V)

Native I/O N+/PW NDIO_na25 0 1 0 1 1 0 0 0 0 0 0 1 0 0 0 0 0
Junction Diode (2.5V)

Native I/O N+/PW NDIO_na18 0 1 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0
Junction Diode (1.8V)

PW/DNW Junction Diode PWDNW 1 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0
DNW/PSUB Junction DNWPSUB 1 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0
Diode

ESD Junction Diode NDIO_ESD  - 1 0 0 1 0 0 0 0 0 0 1 0 1 0 0 0
NW/PSUB Junction NWDIO  - 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0
Diode

P-Well Contact  - 1 0 0  -  - 0 0 0 0 0 0 1 0 0 0 0
N-Well Contact  - 1 1 0  -  - 0 0 0 0 0 1 0 0 0 0 0
Silicided N+ PO Resistor rnpoly  - 0  - 0 0 0 1 0 0 0 0 1 0 0 0 0 0
Silicided P+ PO Resistor rppoly  - 0  - 0 0 0 1 0 0 0 0 0 1 0 0 0 0
Silicided N+ OD Resistor rnod  - 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0
Silicided P+ OD Resistor rpod  - 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0
Unsilicided N+ PO rnpolywo  - 0  - 0 0 0 1 0 0 0 0 1 0 1 1 0 0
Resistor

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 73 of 705
whole or in part without prior written permission of TSMC.

|Device|SPICE Name|Design Levels|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Special Layer|Col18|Col19|Col20|Col21|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|||DNW|OD|NW|NT_N|OD_25|OD_18|POLY|VTH_N|VTH_P|VTL_N|VTL_P|N+|P+|RPO|RH|NWDMY|VAR|BJTDMY|ESD3|
|S NMOS (1.0V)|nch|*|1|0|0|0|0|1|0|0|0|0|1|0|0|0|0|0|0|0|
|h PMOS (1.0V)|T pch|*|1|1|0|0|0|1|0|0|0|0|0|1|0|0|0|0|0|0|
|High Vt NMOS (1.0V)|S nch_hvt|*|1|0|0|0|0|1|1|0|0|0|1|0|0|0|0|0|0|0|
|a High Vt PMOS (1.0V)|pch_hvt|*|1|1|0|0|0|1|0|1|0|0|0|1|0|0|0|0|0|0|
|n Low Vt NMOS (1.0V)|M nch_lvt|*|1|0|0|0|0|1|0|0|1|0|1|0|0|0|0|0|0|0|
|g Low Vt PMOS (1.0V)|C pch_lvt|*|1|1|0|0|0|1|0|0|0|1|0|1|0|0|0|0|0|0|
|h I/O NMOS (2.5V)|nch_25|*|1|0|0|1|0|1|0|0|0|0|1|0|0|0|0|0|0|0|
|a I/O PMOS (2.5V)|pch_25|C *|1|1|0|1|0|1|0|0|0|0|0|1|0|0|0|0|0|0|
|I/O NMOS (1.8V)|i nch_18|*|1|0|0|0|1|1|0|0|0|0|1|0|0|0|0|0|0|0|
|I/O PMOS (1.8V)|I pch_18|*|o 1|1|0|0|1|1|0|0|0|0|0|1|0|0|0|0|0|0|
|Native NMOS (1.0V)|C nch_na|0|1|n 0|1|0|0|1|0|0|0|0|1|0|0|0|0|0|0|0|
|Native I/O NMOS (2.5V)|nch_na25|0|1|0|f i 1|1|0|1|0|0|0|0|1|0|0|0|0|0|0|0|
|Native I/O NMOS (1.8V)|T nch_na18|0|1|0|1|d 0|1|1|0|0|0|0|1|0|0|0|0|0|0|0|
|N+/PW Junction Diode|e NDIO|*|1|0|0|e *|*|0|0|0|0|0|1|0|0|0|0|0|0|0|
|P+/NW Junction Diode|PDIO|*|1|1 1|0|*|*|0|0|0|0|0|0|1|0|0|0|0|0|0|
|High Vt N+/PW Junction Diode (1.0V)|c NDIO_hvt|h *|1|2 0|0|0|n 0|t 0 i|1|0|0|0|1|0|0|0|0|0|0|0|
|High Vt P+/NW Junction Diode (1.0V)|1 PDIO_hvt|. *|1|1|8 0|5 0|0|0|a 0 l|1|0|0|0|1|0|0|0|0|0|0|
|Low Vt N+/PW Junction Diode (1.0V)|0 NDIO_lvt /|*|& 1|I 0|0|0|7 0 2|0|0|I 0|1|0|1|0|0|0|0|0|0|0|
|Low Vt P+/NW Junction Diode (1.0V)|PDIO_lvt|0 *|1|1|n 0 d|0|0|3 0|0|0|n f 0|1|0|1|0|0|0|0|0|0|
|I/O N+/PW Junction Diode (1.8V)|NDIO_18|9 *|/ 1|0|0|. 0|1|0|0|0|0|o 0|r 1|0|0|0|0|0|0|0|
|I/O P+/NW Junction Diode (1.8V)|PDIO_18|*|2 1|0 1|0|0|P 1|0 r|0|0|0|0|0|m 1|0|0|0|0|0|0|
|I/O N+/PW Junction Diode (2.5V)|NDIO_25|*|1|0|1 0|1 2|0|o 0|0|0|0|0|1|a 0|0 t|0|0|0|0|0|
|I/O P+/NW Junction Diode (2.5V)|PDIO_25|*|1|1|0|1|0|0|m 0|0|0|0|0|1|i 0|o 0|0|0|0|0|
|Native N+/PW Junction Diode (1.0V)|NDIO_na|0|1|0|1|0|0|0|0|o 0|t 0|0|1|0|0|0|n 0|0|0|0|
|Native I/O N+/PW Junction Diode (2.5V)|NDIO_na25|0|1|0|1|1|0|0|0|0|i 0|o 0|1|0|0|0|0|0|0|0|
|Native I/O N+/PW Junction Diode (1.8V)|NDIO_na18|0|1|0|1|0|1|0|0|0|0|0|n 1|0|0|0|0|0|0|0|
|PW/DNW Junction Diode|PWDNW|1|1|1|0|0|0|0|0|0|0|0|0|C 1|0|0|0|0|0|0|
|DNW/PSUB Junction Diode|DNWPSUB|1|1|1|0|0|0|0|0|0|0|0|1|0|e 0|0|0|0|0|0|
|ESD Junction Diode|NDIO_ESD|*|1|0|0|1|0|0|0|0|0|0|1|0|n 1|0|0|0|0|1|
|NW/PSUB Junction Diode|NWDIO|*|1|1|0|0|0|0|0|0|0|0|1|0|0|t 0|e 0|0|0|0|
|P-Well Contact||*|1|0|0|*|*|0|0|0|0|0|0|1|0|0|r 0|0|0|0|
|N-Well Contact||*|1|1|0|*|*|0|0|0|0|0|1|0|0|0|0|0|0|0|
|Silicided N+ PO Resistor|rnpoly|*|0|*|0|0|0|1|0|0|0|0|1|0|0|0|0|0|0|0|
|Silicided P+ PO Resistor|rppoly|*|0|*|0|0|0|1|0|0|0|0|0|1|0|0|0|0|0|0|
|Silicided N+ OD Resistor|rnod|*|1|0|0|0|0|0|0|0|0|0|1|0|0|0|0|0|0|0|
|Silicided P+ OD Resistor|rpod|*|1|1|0|0|0|0|0|0|0|0|0|1|0|0|0|0|0|0|
|Unsilicided N+ PO Resistor|rnpolywo|*|0|*|0|0|0|1|0|0|0|0|1|0|1|1|0|0|0|0|


-----

|tsmc|Confidentia|al – Do Not Copy Version  : 2.1|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Col19|Col20|Col21|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Device|SPICE Name|Design Levels||||||||||||||Special Layer|||||
|||DNW|OD|NW|NT_N|OD_25|OD_18|POLY|VTH_N|VTH_P|VTL_N|VTL_P|N+|P+|RPO|RH|NWDMY|VAR|BJTDMY|ESD3|
|Unsilicided P+ PO Resistor|rppolywo|*|0|*|0|0|0|1|0|0|0|0|0|1|1|1|0|0|0|0|
|Unsilicided N+ OD Resistor|rnodwo|*|1|0|0|0|0|0|0|0|0|0|1|0|1|1|0|0|0|0|
|Unsilicided P+ OD Resistor|rpodwo|*|1|1|0|0|0|0|0|0|0|0|0|1|1|1|0|0|0|0|
|S NW Resistor (under STI)|rnwsti|0|1|1|0|0|0|0|0|0|0|0|1|0|0|0|1|0|0|0|
|h NW Resistor (under OD)|T rnwod|0|1|1|0|0|0|0|0|0|0|0|1|0|1|0|1|0|0|0|
|a Vertical PNP n (P+/NW/Psub) (constant emitter size)|S pnp2 (2x2 µm2) M pnp5 (5x5 µm2) pnp10 (10x10 µm2)|0|1|1|0|0|0|0|0|0|0|0|1|1|1|*|0|0|1|0|
|g Vertical NPN h (N+/PW/DNW) (constant emitter size)|C npn2 (2x2 µm2) npn5 (5x5 µm2) npn10 (10x10 µm2)|1|1|1|0|0|0|0|0|0|0|0|1|1|1|*|0|0|1|0|
|a 1.0V Varactor (NMOS Capacitor)|nmoscap i|C 0|1 o|1|0|0|0|1|0|0|0|0|1|0|0|0|0|1|0|0|
|1.8V Varactor (NMOS Capacitor)|I nmoscap18 C|0|1|n 1|0|0|1|1|0|0|0|0|1|0|0|0|0|1|0|0|
|2.5V Varactor (NMOS Capacitor)|nmoscap25|0|1|1|f i 0|1 d|0|1|0|0|0|0|1|0|0|0|0|1|0|0|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 74 of 705
whole or in part without prior written permission of TSMC.


-----

###### 3.5.3 CLN65 Low Power (LP):  Table 3.5.4

Design Levels Special Layer

Device SPICE Name

NMOS (1.2V) nch  - 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0
PMOS (1.2V) pch  - 1 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0
High Vt NMOS (1.2V) nch_hvt  - 1 0 0 0 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0
High Vt PMOS (1.2V) pch_hvt  - 1 1 0 0 0 0 1 0 1 0 0 0 1 0 0 0 0 0 0
Low Vt NMOS (1.2V) nch_lvt  - 1 0 0 0 0 0 1 0 0 1 0 1 0 0 0 0 0 0 0
Low Vt PMOS (1.2V) pch_lvt  - 1 1 0 0 0 0 1 0 0 0 1 0 1 0 0 0 0 0 0
m Low Vt NMOS (1.2V) nch_mlvt  - 1 0 0 0 0 0 1 0 0 0 0 1 0 0 1 0 0 0 0
m Low Vt PMOS (1.2V) pch_mlvt  - 1 1 0 0 0 0 1 0 0 0 0 0 1 0 1 0 0 0 0
HV NMOS (5V) nch_hv25_snw 0 1 0 0 0 1 0 1 0 0 0 0 1 0 0 0 0 0 0 0
HV PMOS (5V) pch_hv25_spw 0 1 1 0 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0
I/O NMOS (2.5V) nch_25  - 1 0 0 0 1 0 1 0 0 0 0 1 0 0 0 0 0 0 0
I/O PMOS (2.5V) pch_25  - 1 1 0 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0
I/O NMOS (3.3V) nch_33  - 1 0 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0
I/O PMOS (3.3V) pch_33  - 1 1 0 0 0 1 1 0 0 0 0 0 1 0 0 0 0 0 0
Native NMOS (1.2V) nch_na 0 1 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0
Native I/O NMOS (2.5V) nch_na25 0 1 0 1 0 1 0 1 0 0 0 0 1 0 0 0 0 0 0 0
Native I/O NMOS (3.3V) nch_na33 0 1 0 1 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0
N+/PW Junction Diode NDIO  - 1 0 0  -  -  - 0 0 0 0 0 1 0 0 0 0 0 0 0
P+/NW Junction Diode PDIO  - 1 1 0  -  -  - 0 0 0 0 0 0 1 0 0 0 0 0 0
High Vt N+/PW Junction NDIO_hvt  - 1 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0
Diode (1.2V)

High Vt P+/NW Junction PDIO_hvt  - 1 1 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0
Diode (1.2V)

Low Vt N+/PW Junction NDIO_lvt  - 1 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0
Diode (1.2V)

Low Vt P+/NW Junction PDIO_lvt  - 1 1 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0
Diode (1.2V)

m Low Vt N+/PW Junction NDIO_mlvt  - 1 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0
Diode (1.2V)

m Low Vt P+/NW Junction PDIO_mlvt  - 1 1 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0
Diode (1.2V)

I/O N+/PW Junction Diode NDIO_25  - 1 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0
(2.5V)

I/O P+/NW Junction Diode PDIO_25  - 1 1 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0
(2.5V)

I/O N+/PW Junction Diode NDIO_33  - 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0
(3.3V)

I/O P+/NW Junction Diode PDIO_33  - 1 1 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0
(3.3V)

Native N+/PW Junction NDIO_na 0 1 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
Diode (1.2V)

Native I/O N+/PW Junction NDIO_na25 0 1 0 1 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0
Diode (2.5V)

Native I/O N+/PW Junction NDIO_na33 0 1 0 1 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0
Diode (3.3V)

PW/DNW Junction Diode PWDNW 1 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0
DNW/PSUB Junction Diode DNWPSUB 1 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
ESD Junction Diode NDIO_ESD  - 1 0 0 0 1 0 0 0 0 0 0 1 0 1 0 0 0 0 0
NW/PSUB Junction Diode NWDIO  - 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
P-Well Contact  - 1 0 0  -  -  - 0 0 0 0 0 0 1 0 0 0 0 0 0
N-Well Contact  - 1 1 0  -  -  - 0 0 0 0 0 1 0 0 0 0 0 0 0
Silicided N+ PO Resistor Rnpoly  - 0  - 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0
Silicided P+ PO Resistor Rppoly  - 0  - 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 75 of 705
whole or in part without prior written permission of TSMC.

|Device|SPICE Name|Design Levels|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Special Layer|Col20|Col21|Col22|Col23|Col24|Col25|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|||DNW|OD|NW|NT_N|OD_18|OD_25|OD_33|POLY|VTH_N|VTH_P|VTL_N|VTL_P|N+|P+|RPO|mVTL|RH|NWDMY|VAR|BJTDMY|ESD3|HVD_N|HVD_P|
|NMOS (1.2V)|nch|*|1|0|0|0|0|0|1|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|S PMOS (1.2V)|pch|*|1|1|0|0|0|0|1|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|
|h High Vt NMOS (1.2V)|T nch_hvt|*|1|0|0|0|0|0|1|1|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|a High Vt PMOS (1.2V)|S pch_hvt|*|1|1|0|0|0|0|1|0|1|0|0|0|1|0|0|0|0|0|0|0|0|0|
|Low Vt NMOS (1.2V)|M nch_lvt|*|1|0|0|0|0|0|1|0|0|1|0|1|0|0|0|0|0|0|0|0|0|0|
|n Low Vt PMOS (1.2V)|pch_lvt|*|1|1|0|0|0|0|1|0|0|0|1|0|1|0|0|0|0|0|0|0|0|0|
|g m Low Vt NMOS (1.2V)|C nch_mlvt|*|1|0|0|0|0|0|1|0|0|0|0|1|0|0|1|0|0|0|0|0|0|0|
|h m Low Vt PMOS (1.2V)|pch_mlvt|*|1|1|0|0|0|0|1|0|0|0|0|0|1|0|1|0|0|0|0|0|0|0|
|a HV NMOS (5V)|nch_hv25_snw|C 0|1|0|0|0|1|0|1|0|0|0|0|1|0|0|0|0|0|0|0|0|1|0|
|i HV PMOS (5V)|pch_hv25_spw|0|o 1|1|0|0|1|0|1|0|0|0|0|0|1|0|0|0|0|0|0|0|0|1|
|I/O NMOS (2.5V)|I nch_25|*|1|0|0|0|1|0|1|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|I/O PMOS (2.5V)|C pch_25|*|1|n 1|0|0|1|0|1|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|
|I/O NMOS (3.3V)|nch_33|*|1|0|f i 0|0|0|1|1|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|I/O PMOS (3.3V)|T pch_33|*|1|1|0|d 0|0|1|1|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|
|Native NMOS (1.2V)|e nch_na|0|1|0|1|0|e 0|0|1|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|Native I/O NMOS (2.5V)|nch_na25|0|1 1|0|1|0|1|n 0|1|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|Native I/O NMOS (3.3V)|c nch_na33|0|1|2 0|1|0|0|t 1|1|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|N+/PW Junction Diode|h NDIO|*|1|0|8 0|*|*|*|i 0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|P+/NW Junction Diode|PDIO|. *|1|1|0|5 *|*|*|a 0|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|
|High Vt N+/PW Junction Diode (1.2V)|1 0 NDIO_hvt|*|& 1|0 I|0|0|7 0|0|0|l 1|0 I|0|0|1|0|0|0|0|0|0|0|0|0|0|
|High Vt P+/NW Junction Diode (1.2V)|/ 0 PDIO_hvt|*|1|n 1|0|0|0|2 0|3 0|0|n 1|0 f|0|0|1|0|0|0|0|0|0|0|0|0|
|Low Vt N+/PW Junction Diode (1.2V)|NDIO_lvt|9 * /|1|0|d 0|. 0|0|0|0|0|0|1|o 0|1 r|0|0|0|0|0|0|0|0|0|0|
|Low Vt P+/NW Junction Diode (1.2V)|PDIO_lvt|*|2 1|1 0|0|0|P 0|0|0|0|0|0|1|0|m 1|0|0|0|0|0|0|0|0|0|
|m Low Vt N+/PW Junction Diode (1.2V)|NDIO_mlvt|*|1|0|1 0|0|0|r 0|o 0|0|0|0|0|1|0|a 0|1 t|0|0|0|0|0|0|0|
|m Low Vt P+/NW Junction Diode (1.2V)|PDIO_mlvt|*|1|1|0|2 0|0|0|0|m 0|0|0|0|0|1|0|i 1|o 0|0|0|0|0|0|0|
|I/O N+/PW Junction Diode (2.5V)|NDIO_25|*|1|0|0|0|1|0|0|0|o 0|0 t|0|1|0|0|0|0|n 0|0|0|0|0|0|
|I/O P+/NW Junction Diode (2.5V)|PDIO_25|*|1|1|0|0|1|0|0|0|0|i 0|o 0|0|1|0|0|0|0|0|0|0|0|0|
|I/O N+/PW Junction Diode (3.3V)|NDIO_33|*|1|0|0|0|0|1|0|0|0|0|0|n 1|0|0|0|0|0|0|0|0|0|0|
|I/O P+/NW Junction Diode (3.3V)|PDIO_33|*|1|1|0|0|0|1|0|0|0|0|0|0|1|C 0|0|0|0|0|0|0|0|0|
|Native N+/PW Junction Diode (1.2V)|NDIO_na|0|1|0|1|0|0|0|0|0|0|0|0|1|0|0|e 0 n|0|0|0|0|0|0|0|
|Native I/O N+/PW Junction Diode (2.5V)|NDIO_na25|0|1|0|1|0|1|0|0|0|0|0|0|1|0|0|0|t 0|0|0|0|0|0|0|
|Native I/O N+/PW Junction Diode (3.3V)|NDIO_na33|0|1|0|1|0|0|1|0|0|0|0|0|1|0|0|0|0|e 0|r 0|0|0|0|0|
|PW/DNW Junction Diode|PWDNW|1|1|1|0|0|0|0|0|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|
|DNW/PSUB Junction Diode|DNWPSUB|1|1|1|0|0|0|0|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|ESD Junction Diode|NDIO_ESD|*|1|0|0|0|1|0|0|0|0|0|0|1|0|1|0|0|0|0|0|1|0|0|
|NW/PSUB Junction Diode|NWDIO|*|1|1|0|0|0|0|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|P-Well Contact||*|1|0|0|*|*|*|0|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|
|N-Well Contact||*|1|1|0|*|*|*|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|Silicided N+ PO Resistor|Rnpoly|*|0|*|0|0|0|0|1|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|Silicided P+ PO Resistor|Rppoly|*|0|*|0|0|0|0|1|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|


-----

|tsmc|Confidential –|– Do Not Copy Version  : 2.1|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Col19|Col20|Col21|Col22|Col23|Col24|Col25|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Device|SPICE Name|Design Levels||||||||||||||||Special Layer|||||||
|||DNW|OD|NW|NT_N|OD_18|OD_25|OD_33|POLY|VTH_N|VTH_P|VTL_N|VTL_P|N+|P+|RPO|mVTL|RH|NWDMY|VAR|BJTDMY|ESD3|HVD_N|HVD_P|
|Silicided N+ OD Resistor|Rnod|*|1|0|0|0|0|0|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|Silicided P+ OD Resistor|Rpod|*|1|1|0|0|0|0|0|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|
|Unsilicided N+ PO Resistor|Rnpolywo|*|0|*|0|0|0|0|1|0|0|0|0|1|0|1|0|1|0|0|0|0|0|0|
|Unsilicided P+ PO Resistor|Rppolywo|*|0|*|0|0|0|0|1|0|0|0|0|0|1|1|0|1|0|0|0|0|0|0|
|Unsilicided N+ OD Resistor|Rnodwo|*|1|0|0|0|0|0|0|0|0|0|0|1|0|1|0|1|0|0|0|0|0|0|
|Unsilicided P+ OD Resistor|Rpodwo|*|1|1|0|0|0|0|0|0|0|0|0|0|1|1|0|1|0|0|0|0|0|0|
|S NW Resistor (under STI)|Rnwsti|0|1|1|0|0|0|0|0|0|0|0|0|1|0|0|0|0|1|0|0|0|0|0|
|h NW Resistor (under OD)|T Rnwod|0|1|1|0|0|0|0|0|0|0|0|0|1|0|1|0|0|1|0|0|0|0|0|
|a Vertical PNP (P+/NW/Psub) n (constant emitter size)|S pnp2 (2x2 um2) M pnp5 (5x5 um2) pnp10 (10x10 um2)|0|1|1|0|0|0|0|0|0|0|0|0|1|1|1|0|*|0|0|1|0|0|0|
|g Vertical NPN (N+/PW/DNW) h (constant emitter size)|C npn2 (2x2 um2) npn5 (5x5 um2) npn10 (10x10 um2)|1|1|1|0|0|0|0|0|0|0|0|0|1|1|1|0|*|0|0|1|0|0|0|
|a 1.2V Varactor (NMOS i Capacitor)|nmoscap|C 0|o 1|1|0|0|0|0|1|0|0|0|0|1|0|0|0|0|0|1|0|0|0|0|
|2.5V Varactor (NMOS Capacitor)|I C nmoscap25|0|1|n 1|0|0|1|0|1|0|0|0|0|1|0|0|0|0|0|1|0|0|0|0|
|3.3V Varactor (NMOS Capacitor)|nmoscap33|0|1|1|f i 0|0 d|0|1|1|0|0|0|0|1|0|0|0|0|0|1|0|0|0|0|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 76 of 705
whole or in part without prior written permission of TSMC.


-----

###### 3.5.4 CLN65 LP-based Triple Gate Oxide (LPG) Design Table 3.5.5

Design Levels Special Layer

Device SPICE Name

NMOS (1.0V) nch_lpg - 1 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0

PMOS (1.0V) pch_lpg - 1 1 0 0 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0

NMOS (1.2V) nch - 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0

PMOS (1.2V) pch - 1 1 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0

High Vt NMOS (1.0V) nch_lpghvt - 1 0 0 0 1 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0

High Vt PMOS (1.0V) pch_lpghvt - 1 1 0 0 1 1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0

High Vt NMOS (1.2V) nch_hvt - 1 0 0 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0

High Vt PMOS (1.2V) pch_hvt - 1 1 0 0 0 1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0

I/O NMOS (2.5V) nch_25 - 1 0 0 1 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0
I/O NMOS (2.5V under- nch_25ud18 - 1 0 0 1 0 1 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0
drive 1.8V)

I/O PMOS (2.5V under- pch_25ud18 - 1 1 0 1 0 1 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0
drive 1.8V)

I/O NMOS (2.5V over- nch_25od33 - 1 0 0 1 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0
drive 3.3V)

I/O PMOS (2.5V over- pch_25od33 - 1 1 0 1 0 1 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0
drive 3.3V)

I/O PMOS (2.5V) pch_25 - 1 1 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0

Native NMOS (1.0V) nch_lpgna 0 1 0 1 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0

Native NMOS (1.2V) nch_na 0 1 0 1 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0

Native I/O NMOS (2.5V) nch_na25 0 1 0 1 1 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0

SRAM PD MOS (1.0V) nchpd_lpgsr - 1 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0

SRAM PG MOS (1.0V) nchpg_lpgsr - 1 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0

SRAM PU MOS (1.0V) nchpu_lpgsr - 1 1 0 0 1 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0

SRAM PD MOS (1.2V) nchpd_sr - 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0

SRAM PG MOS (1.2V) nchpg_sr - 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0

SRAM PU MOS (1.2V) nchpu_sr - 1 1 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0

High Vt SRAM PD MOS nchpd_hvtsr - 1 0 0 0 0 1 1 1 0 0 1 0 0 0 0 0 1 0 0 0 0
(1.2V)

High Vt SRAM PG MOS nchpg_hvtsr - 1 0 0 0 0 1 1 1 0 0 1 0 0 0 0 0 1 0 0 0 0
(1.2V)

High Vt SRAM PU MOS nchpu_hvtsr - 1 1 0 0 0 1 1 1 0 0 0 1 0 0 0 0 1 0 0 0 0
(1.2V)

DP SRAM PD MOS (1.2V) nchpd_dpsr - 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0

DP SRAM PG MOS (1.2V) nchpg_dpsr - 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0

DP SRAM PU MOS (1.2V) nchpu_dpsr - 1 1 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0

DP High Vt SRAM PD nchpd_dphvtsr - 1 0 0 0 0 1 1 1 0 0 1 0 0 0 0 0 1 0 0 0 0
MOS (1.2V)

DP High Vt SRAM PG nchpg_dphvtsr - 1 0 0 0 0 1 1 1 0 0 1 0 0 0 0 0 1 0 0 0 0
MOS (1.2V)

DP High Vt SRAM PU nchpu_dphvtsr - 1 1 0 0 0 1 1 1 0 0 0 1 0 0 0 0 1 0 0 0 0
MOS (1.2V)

N+/PW Junction Diode ndio_lpg - 1 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0
(1.0V)

P+/NW Junction Diode pdio_lpg - 1 1 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
(1.0V)

N+/PW Junction Diode ndio - 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0
(1.2V)

P+/NW Junction Diode pdio - 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
(1.2V)

High Vt N+/PW Junction ndio_lpghvt - 1 0 0 0 1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0
Diode (1.0V)

High Vt P+/NW Junction pdio_lpghvt - 1 1 0 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0
Diode (1.0V)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 77 of 705
whole or in part without prior written permission of TSMC.

|Table 3.5.5|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Col19|Col20|Col21|Col22|Col23|Col24|Col25|Col26|Col27|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Device|SPICE Name|Design Levels|||||||||||||||||Special Layer||||||||
|||DNW|OD|NW|NT_N||OD_25||DCO|POLY|VTH_N|VTH_P|VTL_N|VTL_P|N+|P+|RPO|MVTL|OD25_18|OD25_33|SRAM|RH|NWDMY|VAR|BJTDMY|ESD3|
|NMOS (1.0V)|nch_lpg|*|1|0|0||0||1|1|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|0|
|PMOS (1.0V)|pch_lpg|*|1|1|0||0||1|1|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|S NMOS (1.2V)|T nch|*|1|0|0||0||0|1|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|0|
|h PMOS (1.2V)|pch|*|1|1|0||0||0|1|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|a High Vt NMOS (1.0V)|S nch_lpghvt|*|1|0|0||0||1|1|1|0|0|0|1|0|0|0|0|0|0|0|0|0|0|0|
|n High Vt PMOS (1.0V)|pch_lpghvt|M *|1|1|0||0||1|1|0|1|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|g High Vt NMOS (1.2V)|nch_hvt|*|1|0|0||0||0|1|1|0|0|0|1|0|0|0|0|0|0|0|0|0|0|0|
|High Vt PMOS (1.2V)|pch_hvt|*|C 1|1|0||0||0|1|0|1|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|h I/O NMOS (2.5V)|nch_25|*|1|0|0||1||0|1|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|0|
|I/O NMOS (2.5V under- drive 1.8V)|a nch_25ud18 i|*|1|0|C 0|o|1||0|1|0|0|0|0|1|0|0|0|1|0|0|0|0|0|0|0|
|I/O PMOS (2.5V under- drive 1.8V)|I C pch_25ud18|*|1|1|0||n 1||0|1|0|0|0|0|0|1|0|0|1|0|0|0|0|0|0|0|
|I/O NMOS (2.5V over- drive 3.3V)|nch_25od33 T|*|1|0|0||1|i f|0 d|1|0|0|0|0|1|0|0|0|0|1|0|0|0|0|0|0|
|I/O PMOS (2.5V over- drive 3.3V)|pch_25od33|e *|1|1|0|1|1||0|e 1|0|0|0|0|0|1|0|0|0|1|0|0|0|0|0|0|
|I/O PMOS (2.5V)|pch_25|*|c 1|1|0||1||0|1|n 0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|Native NMOS (1.0V)|nch_lpgna|0|1|h 0|1||2 0||1|1|0|t 0|0|0|1|0|0|0|0|0|0|0|0|0|0|0|
|Native NMOS (1.2V)|nch_na|0|1|. 0|1||0|8|0|1|0|i 0|a 0|0|1|0|0|0|0|0|0|0|0|0|0|0|
|Native I/O NMOS (2.5V)|1 nch_na25|0|1|0|1||1||5 0|1|0|0|l 0|0|1|0|0|0|0|0|0|0|0|0|0|0|
|SRAM PD MOS (1.0V)|nchpd_lpgsr|0 *|1|0|0|&|0||1|7 1|0|0|0|I 0|1|0|0|0|0|0|1|0|0|0|0|0|
|SRAM PG MOS (1.0V)|nchpg_lpgsr|*|/ 1|0|0||I 0||1|1|2 0|0|0|0|n 1|0|0|0|0|0|1|0|0|0|0|0|
|SRAM PU MOS (1.0V)|nchpu_lpgsr|*|1|0 1|0||n 0||1|1|0|3 0|0|0|0|f 1|0|0|0|0|1|0|0|0|0|0|
|SRAM PD MOS (1.2V)|nchpd_sr|*|1|0|9 0||0|d|0|1|0|0|0|0|1|0|o 0|0|0|0|1|0|0|0|0|0|
|SRAM PG MOS (1.2V)|nchpg_sr|*|1|0|/ 0||0||. 0|1|0|0|0|0|1|0|0|r 0|0|0|1|0|0|0|0|0|
|SRAM PU MOS (1.2V)|nchpu_sr|*|1|1|0|2|0||0|P 1|0|0|0|0|0|1|0|0|0|0|1|0|0|0|0|0|
|High Vt SRAM PD MOS (1.2V)|nchpd_hvtsr|*|1|0|0||0 0|1|0|1|r 1|1|0|0|1|0|0|0|m 0|a 0|1|0|0|0|0|0|
|High Vt SRAM PG MOS (1.2V)|nchpg_hvtsr|*|1|0|0||0||2 0|1|1|o 1|m 0|0|1|0|0|0|0|t 0|i 1|0|0|0|0|0|
|High Vt SRAM PU MOS (1.2V)|nchpu_hvtsr|*|1|1|0||0||0|1|1|1|0|0|o 0|1|0|0|0|0|o 1|0 n|0|0|0|0|
|DP SRAM PD MOS (1.2V)|nchpd_dpsr|*|1|0|0||0||0|1|0|0|0|0|t 1|0|0|0|0|0|1|0|0|0|0|0|
|DP SRAM PG MOS (1.2V)|nchpg_dpsr|*|1|0|0||0||0|1|0|0|0|0|1|i 0|0|0|0|0|1|0|0|0|0|0|
|DP SRAM PU MOS (1.2V)|nchpu_dpsr|*|1|1|0||0||0|1|0|0|0|0|0|1|o 0|0|0|0|1|0|0|0|0|0|
|DP High Vt SRAM PD MOS (1.2V)|nchpd_dphvtsr|*|1|0|0||0||0|1|1|1|0|0|1|0|0|n 0|0|0|1|0|0|0|0|0|
|DP High Vt SRAM PG MOS (1.2V)|nchpg_dphvtsr|*|1|0|0||0||0|1|1|1|0|0|1|0|0|0|C 0|0 e|1|0|0|0|0|0|
|DP High Vt SRAM PU MOS (1.2V)|nchpu_dphvtsr|*|1|1|0||0||0|1|1|1|0|0|0|1|0|0|0|0|n 1|0|0|0|0|0|
|N+/PW Junction Diode (1.0V)|ndio_lpg|*|1|0|0||0||1|0|0|0|0|0|1|0|0|0|0|0|t 0|e 0|0|0|0|0|
|P+/NW Junction Diode (1.0V)|pdio_lpg|*|1|1|0||0||1|0|0|0|0|0|0|1|0|0|0|0|0|0|r 0|0|0|0|
|N+/PW Junction Diode (1.2V)|ndio|*|1|0|0||0||0|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|0|
|P+/NW Junction Diode (1.2V)|pdio|*|1|1|0||0||0|0|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|High Vt N+/PW Junction Diode (1.0V)|ndio_lpghvt|*|1|0|0||0||1|0|1|0|0|0|1|0|0|0|0|0|0|0|0|0|0|0|
|High Vt P+/NW Junction Diode (1.0V)|pdio_lpghvt|*|1|1|0||0||1|0|0|1|0|0|0|1|0|0|0|0|0|0|0|0|0|0|


-----

|tsmc|Confide|ential – Do Not Copy Version|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Col19|: 2.1|Col21|Col22|Col23|Col24|Col25|Col26|Col27|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Device|SPICE Name|Design Levels|||||||||||||||||Special Layer||||||||
|||DNW|OD|NW|NT_N||OD_25||DCO|POLY|VTH_N|VTH_P|VTL_N|VTL_P|N+|P+|RPO|MVTL|OD25_18|OD25_33|SRAM|RH|NWDMY|VAR|BJTDMY|ESD3|
|High Vt N+/PW Junction Diode (1.2V)|ndio_hvt|*|1|0|0||0||0|0|1|0|0|0|1|0|0|0|0|0|0|0|0|0|0|0|
|High Vt P+/NW Junction Diode (1.2V)|pdio_hvt|*|1|1|0||0||0|0|0|1|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|I/O N+/PW Junction Diode (2.5V)|ndio_25|*|1|0|0||1||0|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|0|
|I/O P+/NW Junction Diode (2.5V)|pdio_25|*|1|1|0||1||0|0|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|
|S I/O N+/PW Junction h Diode (2.5V under-drive 1.8V)|T ndio_25ud18 S|*|1|0|0||1||0|0|0|0|0|0|1|0|0|0|1|0|0|0|0|0|0|0|
|a n I/O P+/NW Junction Diode (2.5V under-drive 1.8V)|pdio_25ud18|M *|1|1|0||1||0|0|0|0|0|0|0|1|0|0|1|0|0|0|0|0|0|0|
|g h I/O N+/PW Junction Diode (2.5V over-drive 3.3V)|ndio_25od33 a|*|C 1|0|0 C||1||0|0|0|0|0|0|1|0|0|0|0|1|0|0|0|0|0|0|
|I/O P+/NW Junction Diode (2.5V over-drive 3.3V)|i pdio_25od33 I|*|1|1|0|o|1 n||0|0|0|0|0|0|0|1|0|0|0|1|0|0|0|0|0|0|
|Native N+/PW Junction Diode (1.2V)|C NDIO_na|0|1|0|1||0|i f|0|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|0|
|Native N+/PW Junction Diode (1.0V)|T NDIO_lpgna|0 e|1|0|1||0||d 1|0 e|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|0|
|Native I/O N+/PW Junction Diode (2.5V)|NDIO_na25|0|c 1|0|1|1|1 2||0|0|n 0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|0|
|PW/DNW Junction Diode|PWDNW|1|1|h 1 .|0||0|8|0|0|0|t i 0|0 a|0|0|1|0|0|0|0|0|0|0|0|0|0|
|DNW/PSUB Junction Diode|1 DNWPSUB|1|1|1|0|&|0||5 0|7 0|0|0|l 0|0|1|0|0|0|0|0|0|0|0|0|0|0|
|ESD Junction Diode|NDIO_ESD|0 *|/ 1|0|0||I 1||0|0|2 0|0|0|I 0|n 1|0|1|0|0|0|0|0|0|0|0|1|
|NW/PSUB Junction Diode|NWDIO|*|1|0 1|0||n 0|d|0|0|0|3 0|0|0|1|f 0|0|0|0|0|0|0|0|0|0|0|
|P-Well Contact||*|1|0|9 / 0||*||. *|0|0|0|0|0|0|1|o 0|0|*|*|0|0|0|0|0|0|
|N-Well Contact||*|1|1|0|2|*||*|0|0|0|0|0|1|0|0|r 0|*|*|0|0|0|0|0|0|
|Unsilicided N+ PO Resistor|rnpolywo|*|0|*|0||0 0||0|P 1|0|0|0|0|1|0|1|0|m 0|0|0|1|0|0|0|0|
|Unsilicided P+ PO Resistor|rppolywo|*|0|*|0||0||0|1|r 0|0|0|0|0|1|1|0|0|a 0|0|1|0|0|0|0|
|Unsilicided N+ OD Resistor|rnodwo|*|1|0|0||0|1|0|0|0|o 0|0|0|1|0|1|0|0|t 0|0|1|0|0|0|0|
|Unsilicided P+ OD Resistor|rpodwo|*|1|1|0||0||2 0|0|0|0|m 0|0|0|1|1|0|0|0|i 0|1|0|0|0|0|
|NW Resistor (under OD)|rnwod|0|1|1|0||0||*|0|0|0|0|0|1|0|1|0|0|0|o 0|0|1|0|0|0|
|Vertical PNP (P+/NW/Psub) (constant emitter size)|pnp2 (2x2 um2) pnp5 (5x5 um2) pnp10 (10x10 um2)|0|1|1|0||0||0|0|0|0|0|0|o t 1|1 i|1 o|0|0|0|0|n 1|0|0|1|0|
|Vertical NPN (N+/PW/DNW) (constant emitter size)|npn2 (2x2 um2) npn5 (5x5 um2) npn10 (10x10 um2)|1|1|1|0||0||0|0|0|0|0|0|1|1|1|n 0|0 C|0|0|1|0|0|1|0|
|1.0V Varactor (NMOS Capacitor)|nmoscap_lpg|0|1|1|0||0||1|1|0|0|0|0|1|0|0|0|0|e 0|n 0|0|0|1|0|0|
|1.2V Varactor (NMOS Capacitor)|nmoscap|0|1|1|0||0||0|1|0|0|0|0|1|0|0|0|0|0|t 0|e 0|0|1|0|0|
|2.5V Varactor (NMOS Capacitor)|nmoscap_25|0|1|1|0||1||0|1|0|0|0|0|1|0|0|0|0|0|0|0|r 0|1|0|0|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 78 of 705
whole or in part without prior written permission of TSMC.


-----

###### 3.5.5 CLN65 Ultar Low Power (ULP) Design Table 3.5.6

Design Levels Special Layer

Device SPICE Name

NMOS (1.0V) nch - 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0
PMOS (1.0V) pch - 1 1 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0
High Vt NMOS (1.0V) nch_hvt - 1 0 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0
High Vt PMOS (1.0V) pch_hvt - 1 1 0 0 1 0 1 0 0 0 1 0 0 0 0 0 0 0
Low Vt NMOS (1.0V) nch_lvt - 1 0 0 0 1 0 0 1 0 1 0 0 0 0 0 0 0 0
Low Vt PMOS (1.0V) pch_lvt - 1 1 0 0 1 0 0 0 1 0 1 0 0 0 0 0 0 0
m Low Vt NMOS (1.0V) nch_mlvt - 1 0 0 0 1 0 0 0 0 1 0 0 1 0 0 0 0 0
m Low Vt PMOS (1.0V) pch_mlvt - 1 1 0 0 1 0 0 0 0 0 1 0 1 0 0 0 0 0
I/O NMOS (2.5V) nch_25 - 1 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0
I/O PMOS (2.5V) pch_25 - 1 1 0 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0
Native NMOS (1.0V) nch_na 0 1 0 1 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0
Native I/O NMOS (2.5V) nch_na25 0 1 0 1 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0
N+/PW Junction Diode (1.0V) NDIO - 1 0 0 - 0 0 0 0 0 1 0 0 0 0 0 0 0 0
P+/NW Junction Diode (1.0V) PDIO - 1 1 0 - 0 0 0 0 0 0 1 0 0 0 0 0 0 0
High Vt N+/PW Junction NDIO_hvt - 1 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0
Diode (1.0V)

High Vt P+/NW Junction PDIO_hvt - 1 1 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0
Diode (1.0V)

Low Vt N+/PW Junction Diode NDIO_lvt - 1 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0
(1.0V)

Low Vt P+/NW Junction Diode PDIO_lvt - 1 1 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0
(1.0V)

I/O N+/PW Junction Diode NDIO_25 - 1 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0
(2.5V)

I/O P+/NW Junction Diode PDIO_25 - 1 1 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0
(2.5V)

Native N+/PW Junction Diode NDIO_na 0 1 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
(1.0V)

Native I/O N+/PW Junction NDIO_na25 0 1 0 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0
Diode (2.5V)

PW/DNW Junction Diode PWDNW 1 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0

DNW/PSUB Junction Diode DNWPSUB 1 1 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
ESD Junction Diode NDIO_ESD - 1 0 0 1 0 0 0 0 0 1 0 1 0 0 0 0 0 1
NW/PSUB Junction Diode NWDIO - 1 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
P-Well Contact - 1 0 0 - 0 0 0 0 0 0 1 0 0 0 0 0 0 0

N-Well Contact - 1 1 0 - 0 0 0 0 0 1 0 0 0 0 0 0 0 0

Silicided N+ PO Resistor Rnpoly - 0 - 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0
Silicided P+ PO Resistor Rppoly - 0 - 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0
Silicided N+ OD Resistor Rnod - 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
Silicided P+ OD Resistor Rpod - 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
Unsilicided N+ PO Resistor Rnpolywo - 0 - 0 0 1 0 0 0 0 1 0 1 0 1 0 0 0 0
Unsilicided P+ PO Resistor Rppolywo - 0 - 0 0 1 0 0 0 0 0 1 1 0 1 0 0 0 0
Unsilicided N+ OD Resistor Rnodwo - 1 0 0 0 0 0 0 0 0 1 0 1 0 1 0 0 0 0
Unsilicided P+ OD Resistor Rpodwo - 1 1 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0
NW Resistor (under STI) Rnwsti 0 1 1 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0
NW Resistor (under OD) Rnwod 0 1 1 0 0 0 0 0 0 0 1 0 1 0 0 1 0 0 0
Vertical PNP (P+/NW/Psub) pnp2 (2x2 um[2]) 0 1 1 0 0 0 0 0 0 0 1 1 1 0 - 0 0 1 0
(constant emitter size) pnp5 (5x5 um2)

pnp10 (10x10 um2)

Vertical NPN (N+/PW/DNW) npn2 (2x2 um[2]) 1 1 1 0 0 0 0 0 0 0 1 1 1 0 - 0 0 1 0
(constant emitter size) npn5 (5x5 um[2])

npn10 (10x10 um[2])

1.0V Varactor (NMOS nmoscap 0 1 1 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0
Capacitor)

2.5V Varactor (NMOS nmoscap25 0 1 1 0 1 1 0 0 0 0 1 0 0 0 0 0 1 0 0
Capacitor)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 79 of 705
whole or in part without prior written permission of TSMC.

|Device|SPICE Name|Design Levels|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Special Layer|Col18|Col19|Col20|Col21|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|||DNW|OD|NW|NT_N|OD_25|POLY|VTH_N|VTH_P|VTL_N|VTL_P|N+|P+|RPO|mVTL|RH|NWDMY|VAR|BJTDMY|ESD3|
|NMOS (1.0V)|nch|*|1|0|0|0|1|0|0|0|0|1|0|0|0|0|0|0|0|0|
|S PMOS (1.0V)|pch|*|1|1|0|0|1|0|0|0|0|0|1|0|0|0|0|0|0|0|
|h High Vt NMOS (1.0V)|T nch_hvt|*|1|0|0|0|1|1|0|0|0|1|0|0|0|0|0|0|0|0|
|High Vt PMOS (1.0V)|S pch_hvt|*|1|1|0|0|1|0|1|0|0|0|1|0|0|0|0|0|0|0|
|a Low Vt NMOS (1.0V)|nch_lvt|*|1|0|0|0|1|0|0|1|0|1|0|0|0|0|0|0|0|0|
|n Low Vt PMOS (1.0V)|M pch_lvt|*|1|1|0|0|1|0|0|0|1|0|1|0|0|0|0|0|0|0|
|m Low Vt NMOS (1.0V)|nch_mlvt|*|1|0|0|0|1|0|0|0|0|1|0|0|1|0|0|0|0|0|
|g m Low Vt PMOS (1.0V)|pch_mlvt|C *|1|1|0|0|1|0|0|0|0|0|1|0|1|0|0|0|0|0|
|h I/O NMOS (2.5V)|nch_25|*|1|0|0|1|1|0|0|0|0|1|0|0|0|0|0|0|0|0|
|I/O PMOS (2.5V)|pch_25|*|C 1|1|0|1|1|0|0|0|0|0|1|0|0|0|0|0|0|0|
|a Native NMOS (1.0V)|nch_na|0|1|0|1|0|1|0|0|0|0|1|0|0|0|0|0|0|0|0|
|Native I/O NMOS (2.5V)|i nch_na25|0|1|o 0|1|1|1|0|0|0|0|1|0|0|0|0|0|0|0|0|
|N+/PW Junction Diode (1.0V)|I NDIO|*|1|0|n 0|*|0|0|0|0|0|1|0|0|0|0|0|0|0|0|
|P+/NW Junction Diode (1.0V)|C PDIO|*|1|1|0|f *|0|0|0|0|0|0|1|0|0|0|0|0|0|0|
|High Vt N+/PW Junction Diode (1.0V)|NDIO_hvt T|*|1|0|0|i 0|d 0|1|0|0|0|1|0|0|0|0|0|0|0|0|
|High Vt P+/NW Junction Diode (1.0V)|e PDIO_hvt|*|1|1|0|0|0|e 0|1|0|0|0|1|0|0|0|0|0|0|0|
|Low Vt N+/PW Junction Diode (1.0V)|NDIO_lvt|c *|1|0|1 2 0|0|0|0|n 0 t|1|0|1|0|0|0|0|0|0|0|0|
|Low Vt P+/NW Junction Diode (1.0V)|PDIO_lvt|h *|. 1|1|0|8 0|0|0|0|i a 0|1|0|1|0|0|0|0|0|0|0|
|I/O N+/PW Junction Diode (2.5V)|1 NDIO_25 0|*|1|& 0|0|1|5 0|7 0|0|0|l 0|1|0|0|0|0|0|0|0|0|
|I/O P+/NW Junction Diode (2.5V)|PDIO_25|/ *|1|1|I 0|n 1|0|0|2 0|0|0|I n 0|1|0|0|0|0|0|0|0|
|Native N+/PW Junction Diode (1.0V)|NDIO_na|0 0|9 1|0|1|d 0|0|0|3 0|0|0|1|f 0|o 0|0|0|0|0|0|0|
|Native I/O N+/PW Junction Diode (2.5V)|NDIO_na25|0|1|/ 2 0|1|1|. 0|0 P|0|0|0|1|0|r 0|0|0|0|0|0|0|
|PW/DNW Junction Diode|PWDNW|1|1|1|0 0|0|0|0|r 0|0|0|0|1|0|m 0|0|0|0|0|0|
|DNW/PSUB Junction Diode|DNWPSUB|1|1|1|0|1 0|0|0|0|0|0|1|0|0|0|a 0|0|0|0|0|
|ESD Junction Diode|NDIO_ESD|*|1|0|0|1|0|0|0|o 0|0|1|0|1|0|0|t 0|0|0|1|
|NW/PSUB Junction Diode|NWDIO|*|1|1|0|0|2 0|0|0|0|m 0|1|0|0|0|0|i 0|0|0|0|
|P-Well Contact||*|1|0|0|*|0|0|0|0|0|0|1|0|0|0|0|o 0|0|0|
|N-Well Contact||*|1|1|0|*|0|0|0|0|0|o 1|0|0|0|0|0|0|n 0|0|
|Silicided N+ PO Resistor|Rnpoly|*|0|*|0|0|1|0|0|0|0|1|t 0|0|0|0|0|0|0|0|
|Silicided P+ PO Resistor|Rppoly|*|0|*|0|0|1|0|0|0|0|0|i 1|0|0|0|0|0|0|0|
|Silicided N+ OD Resistor|Rnod|*|1|0|0|0|0|0|0|0|0|1|0|o 0|0|0|0|0|0|0|
|Silicided P+ OD Resistor|Rpod|*|1|1|0|0|0|0|0|0|0|0|1|0|n 0|0|0|0|0|0|
|Unsilicided N+ PO Resistor|Rnpolywo|*|0|*|0|0|1|0|0|0|0|1|0|1|0|1|0|0|0|0|
|Unsilicided P+ PO Resistor|Rppolywo|*|0|*|0|0|1|0|0|0|0|0|1|1|0|C 1|0|0|0|0|
|Unsilicided N+ OD Resistor|Rnodwo|*|1|0|0|0|0|0|0|0|0|1|0|1|0|1|0|0|0|0|
|Unsilicided P+ OD Resistor|Rpodwo|*|1|1|0|0|0|0|0|0|0|0|1|1|0|1|e 0|0|0|0|
|NW Resistor (under STI)|Rnwsti|0|1|1|0|0|0|0|0|0|0|1|0|0|0|0|1|n 0|0|0|
|NW Resistor (under OD)|Rnwod|0|1|1|0|0|0|0|0|0|0|1|0|1|0|0|1|t 0|0|0|
|Vertical PNP (P+/NW/Psub) (constant emitter size)|pnp2 (2x2 um2) pnp5 (5x5 um2) pnp10 (10x10 um2)|0|1|1|0|0|0|0|0|0|0|1|1|1|0|*|0|0|e 1|0 r|
|Vertical NPN (N+/PW/DNW) (constant emitter size)|npn2 (2x2 um2) npn5 (5x5 um2) npn10 (10x10 um2)|1|1|1|0|0|0|0|0|0|0|1|1|1|0|*|0|0|1|0|
|1.0V Varactor (NMOS Capacitor)|nmoscap|0|1|1|0|0|1|0|0|0|0|1|0|0|0|0|0|1|0|0|
|2.5V Varactor (NMOS Capacitor)|nmoscap25|0|1|1|0|1|1|0|0|0|0|1|0|0|0|0|0|1|0|0|


-----

###### 3.5.6 CLN55 General Purpose Plus (GP):  Table 3.5.7

Design Levels Special Layer

Device SPICE Name

NMOS (1.0V) nch  - 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0
PMOS (1.0V) pch  - 1 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0
High Vt NMOS (1.0V) nch_hvt  - 1 0 0 0 0 0 1 1 0 0 0 1 0 0 0 0 0
High Vt PMOS (1.0V) pch_hvt  - 1 1 0 0 0 0 1 0 1 0 0 0 1 0 0 0 0
Low Vt NMOS (1.0V) nch_lvt  - 1 0 0 0 0 0 1 0 0 1 0 1 0 0 0 0 0
Low Vt PMOS (1.0V) pch_lvt  - 1 1 0 0 0 0 1 0 0 0 1 0 1 0 0 0 0
I/O NMOS (3.3V) nch_33  -  - 0 0 1 0 0 1 0 0 0 0 1 0 0 0 0 0
I/O PMOS (3.3V) pch_33  -  - 1 0 1 0 0 1 0 0 0 0 0 1 0 0 0 0
I/O NMOS (2.5V) nch_25  - 1 0 0 0 1 0 1 0 0 0 0 1 0 0 0 0 0
I/O PMOS (2.5V) pch_25  - 1 1 0 0 1 0 1 0 0 0 0 0 1 0 0 0 0
I/O NMOS (1.8V) nch_18  - 1 0 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0
I/O PMOS (1.8V) pch_18  - 1 1 0 0 0 1 1 0 0 0 0 0 1 0 0 0 0

Native NMOS (1.0V) nch_na 0 1 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0
Native I/O NMOS (3.3V) nch_na33 0 1 0 1 1 0 0 1 0 0 0 0 1 0 0 0 0 0
Native I/O NMOS (2.5V) nch_na25 0 1 0 1 0 1 0 1 0 0 0 0 1 0 0 0 0 0
Native I/O NMOS (1.8V) nch_na18 0 1 0 1 0 0 1 1 0 0 0 0 1 0 0 0 0 0
N+/PW Junction Diode NDIO  - 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0
P+/NW Junction Diode PDIO  - 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0
High Vt N+/PW Junction NDIO_hvt  - 1 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0
Diode (1.0V)

High Vt P+/NW Junction PDIO_hvt  - 1 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0
Diode (1.0V)

Low Vt N+/PW Junction NDIO_lvt  - 1 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0
Diode (1.0V)

Low Vt P+/NW Junction PDIO_lvt  - 1 1 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0
Diode (1.0V)

I/O N+/PW Junction Diode NDIO_18  - 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0
(1.8V)

I/O P+/NW Junction Diode PDIO_18  - 1 1 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0
(1.8V)

I/O N+/PW Junction Diode NDIO_25  - 1 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0
(2.5V)

I/O P+/NW Junction Diode PDIO_25  - 1 1 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0
(2.5V)

I/O N+/PW Junction Diode NDIO_33  - 1 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0
(3.3V)

I/O P+/NW Junction Diode PDIO_33  - 1 1 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0
(3.3V)

Native N+/PW Junction Diode NDIO_na 0 1 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0
(1.0V)

Native I/O N+/PW Junction NDIO_na33 0 1 0 1 1 0 0 0 0 0 0 0 1 0 0 0 0 0
Diode (3.3V)

Native I/O N+/PW Junction NDIO_na25 0 1 0 1 0 1 0 0 0 0 0 0 1 0 0 0 0 0
Diode (2.5V)

Native I/O N+/PW Junction NDIO_na18 0 1 0 1 0 0 1 0 0 0 0 0 1 0 0 0 0 0
Diode (1.8V)

PW/DNW Junction Diode PWDNW 1 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0
DNW/PSUB Junction Diode DNWPSUB 1 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0
ESD Junction Diode NDIO_ESD  - 1 0 0 0 1 0 0 0 0 0 0 1 0 1 0 0 0
NW/PSUB Junction Diode NWDIO  - 1 0 0  -  -  - 0 0 0 0 0 1 0 0 0 0 0
P-Well Contact  - 1 0 0  -  -  - 0 0 0 0 0 0 1 0 0 0 0
N-Well Contact  - 1 1 0  -  -  - 0 0 0 0 0 1 0 0 0 0 0

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 80 of 705
whole or in part without prior written permission of TSMC.

|Device|SPICE Name|Design Levels|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Special Layer|Col19|Col20|Col21|Col22|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|||DNW|OD|NW|NT_N|OD_33|OD_25|OD_18|POLY|VTH_N|VTH_P|VTL_N|VTL_P|N+|P+|RPO|RH|NWDMY|VAR|BJTDMY|ESD3|
|S NMOS (1.0V)|nch|*|1|0|0|0|0|0|1|0|0|0|0|1|0|0|0|0|0|0|0|
|PMOS (1.0V)|T pch|*|1|1|0|0|0|0|1|0|0|0|0|0|1|0|0|0|0|0|0|
|h High Vt NMOS (1.0V)|S nch_hvt|*|1|0|0|0|0|0|1|1|0|0|0|1|0|0|0|0|0|0|0|
|a High Vt PMOS (1.0V)|pch_hvt|*|1|1|0|0|0|0|1|0|1|0|0|0|1|0|0|0|0|0|0|
|n Low Vt NMOS (1.0V)|M nch_lvt|*|1|0|0|0|0|0|1|0|0|1|0|1|0|0|0|0|0|0|0|
|g Low Vt PMOS (1.0V)|C pch_lvt|*|1|1|0|0|0|0|1|0|0|0|1|0|1|0|0|0|0|0|0|
|I/O NMOS (3.3V)|nch_33|*|*|0|0|1|0|0|1|0|0|0|0|1|0|0|0|0|0|0|0|
|h I/O PMOS (3.3V)|pch_33|C *|*|1|0|1|0|0|1|0|0|0|0|0|1|0|0|0|0|0|0|
|a I/O NMOS (2.5V)|nch_25|*|1|0|0|0|1|0|1|0|0|0|0|1|0|0|0|0|0|0|0|
|i I/O PMOS (2.5V)|pch_25|*|o 1|1|0|0|1|0|1|0|0|0|0|0|1|0|0|0|0|0|0|
|I/O NMOS (1.8V)|I nch_18|*|n 1|0|0|0|0|1|1|0|0|0|0|1|0|0|0|0|0|0|0|
|I/O PMOS (1.8V)|C pch_18|*|1|f 1|0|0|0|1|1|0|0|0|0|0|1|0|0|0|0|0|0|
|Native NMOS (1.0V)|nch_na|0|1|0|i d 1|0|0|0|1|0|0|0|0|1|0|0|0|0|0|0|0|
|Native I/O NMOS (3.3V)|T nch_na33|0|1|0|1|1|0|0|1|0|0|0|0|1|0|0|0|0|0|0|0|
|Native I/O NMOS (2.5V)|e nch_na25|0|1 1|0|1|e 0|1|0|1|0|0|0|0|1|0|0|0|0|0|0|0|
|Native I/O NMOS (1.8V)|c nch_na18|0|1|2 0|1|0|n 0|1|1|0|0|0|0|1|0|0|0|0|0|0|0|
|N+/PW Junction Diode|h NDIO|*|1|0|0|0|0|t i 0|0|0|0|0|0|1|0|0|0|0|0|0|0|
|P+/NW Junction Diode|PDIO|. *|1|1|8 0|0|0|0|a 0|0|0|0|0|0|1|0|0|0|0|0|0|
|High Vt N+/PW Junction Diode (1.0V)|1 NDIO_hvt 0|*|& 1|0|0|5 7 0|0|0|l 0|1 I|0|0|0|1|0|0|0|0|0|0|0|
|High Vt P+/NW Junction Diode (1.0V)|/ PDIO_hvt 0|*|I 1|n 1|0|0|2 0|0|0|1|n 0|0|0|0|1|0|0|0|0|0|0|
|Low Vt N+/PW Junction Diode (1.0V)|NDIO_lvt|9 *|1|0|d 0|0 .|0|3 0|0|0|f 0|o 1|0|1|0|0|0|0|0|0|0|
|Low Vt P+/NW Junction Diode (1.0V)|PDIO_lvt|/ *|2 1|1|0|0|P 0|0|0|0|0|0|r 1|m 0|1|0|0|0|0|0|0|
|I/O N+/PW Junction Diode (1.8V)|NDIO_18|*|1|0 1 0|0|0|r 0|1 o|0|0|0|0|0|1|a 0|0|0|0|0|0|0|
|I/O P+/NW Junction Diode (1.8V)|PDIO_18|*|1|1|2 0|0|0|1|m 0|0|0|0|0|0|t 1|i 0|0|0|0|0|0|
|I/O N+/PW Junction Diode (2.5V)|NDIO_25|*|1|0|0|0|1|0|0|o 0|0|0|0|1|0|0|o n 0|0|0|0|0|
|I/O P+/NW Junction Diode (2.5V)|PDIO_25|*|1|1|0|0|1|0|0|0|t i 0|0|0|0|1|0|0|0|0|0|0|
|I/O N+/PW Junction Diode (3.3V)|NDIO_33|*|1|0|0|1|0|0|0|0|0|o 0|n 0|1|0|0|0|0|0|0|0|
|I/O P+/NW Junction Diode (3.3V)|PDIO_33|*|1|1|0|1|0|0|0|0|0|0|0|C 0|1|0|0|0|0|0|0|
|Native N+/PW Junction Diode (1.0V)|NDIO_na|0|1|0|1|0|0|0|0|0|0|0|0|1|e 0|0|0|0|0|0|0|
|Native I/O N+/PW Junction Diode (3.3V)|NDIO_na33|0|1|0|1|1|0|0|0|0|0|0|0|1|0|n 0|t 0|0|0|0|0|
|Native I/O N+/PW Junction Diode (2.5V)|NDIO_na25|0|1|0|1|0|1|0|0|0|0|0|0|1|0|0|e 0|r 0|0|0|0|
|Native I/O N+/PW Junction Diode (1.8V)|NDIO_na18|0|1|0|1|0|0|1|0|0|0|0|0|1|0|0|0|0|0|0|0|
|PW/DNW Junction Diode|PWDNW|1|1|1|0|0|0|0|0|0|0|0|0|0|1|0|0|0|0|0|0|
|DNW/PSUB Junction Diode|DNWPSUB|1|1|1|0|0|0|0|0|0|0|0|0|1|0|0|0|0|0|0|0|
|ESD Junction Diode|NDIO_ESD|*|1|0|0|0|1|0|0|0|0|0|0|1|0|1|0|0|0|0|1|
|NW/PSUB Junction Diode|NWDIO|*|1|0|0|*|*|*|0|0|0|0|0|1|0|0|0|0|0|0|0|
|P-Well Contact||*|1|0|0|*|*|*|0|0|0|0|0|0|1|0|0|0|0|0|0|
|N-Well Contact||*|1|1|0|*|*|*|0|0|0|0|0|1|0|0|0|0|0|0|0|


-----

|tsmc|Confidential –|– Do Not Copy Version  : 2.1|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Col19|Col20|Col21|Col22|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Device|SPICE Name|Design Levels|||||||||||||||Special Layer|||||
|||DNW|OD|NW|NT_N|OD_33|OD_25|OD_18|POLY|VTH_N|VTH_P|VTL_N|VTL_P|N+|P+|RPO|RH|NWDMY|VAR|BJTDMY|ESD3|
|Silicided N+ PO Resistor|rnpoly|*|0|*|0|0|0|0|1|0|0|0|0|1|0|0|0|0|0|0|0|
|Silicided P+ PO Resistor|rppoly|*|0|*|0|0|0|0|1|0|0|0|0|0|1|0|0|0|0|0|0|
|Silicided N+ OD Resistor|rnod|*|1|0|0|0|0|0|0|0|0|0|0|1|0|0|0|0|0|0|0|
|Silicided P+ OD Resistor|rpod|*|1|1|0|0|0|0|0|0|0|0|0|0|1|0|0|0|0|0|0|
|Unsilicided N+ PO Resistor|rnpolywo|*|0|*|0|0|0|0|1|0|0|0|0|1|0|1|1|0|0|0|0|
|Unsilicided P+ PO Resistor|rppolywo|*|0|*|0|0|0|0|1|0|0|0|0|0|1|1|1|0|0|0|0|
|S Unsilicided N+ OD Resistor|T rnodwo|*|1|0|0|0|0|0|0|0|0|0|0|1|0|1|1|0|0|0|0|
|h Unsilicided P+ OD Resistor|rpodwo|*|1|1|0|0|0|0|0|0|0|0|0|0|1|1|1|0|0|0|0|
|a NW Resistor (under STI)|S rnwsti|0|1|1|0|0|0|0|0|0|0|0|0|1|0|0|0|1|0|0|0|
|n NW Resistor (under OD)|M rnwod|0|1|1|0|0|0|0|0|0|0|0|0|1|0|1|0|1|0|0|0|
|g Vertical PNP (P+/NW/Psub) h (constant emitter size)|C pnp2 (2x2 µm2) pnp5 (5x5 µm2) pnp10 (10x10 µm2)|0|1|1|0|0|0|0|0|0|0|0|0|1|1|1|*|0|0|1|0|
|a Vertical NPN (N+/PW/DNW) i (constant emitter size)|npn2 (2x2 µm2) npn5 (5x5 µm2) npn10 (10x10 µm2)|C 1|1 o|1|0|0|0|0|0|0|0|0|0|1|1|1|*|0|0|1|0|
|1.0V Varactor (NMOS Capacitor)|I C nmoscap|0|n 1|1 f|0|0|0|0|1|0|0|0|0|1|0|0|0|0|1|0|0|
|1.8V Varactor (NMOS Capacitor)|T nmoscap18|0|1|1|i d 0|0|0|1|1|0|0|0|0|1|0|0|0|0|1|0|0|
|2.5V Varactor (NMOS Capacitor)|e nmoscap25|0|1 1|1|0|e 0|1 n|0|1|0|0|0|0|1|0|0|0|0|1|0|0|
|3.3V Varactor (NMOS Capacitor)|c h nmoscap33|0|1|2 1|0 8|1|0|t 0 i|1|0|0|0|0|1|0|0|0|0|1|0|0|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 81 of 705
whole or in part without prior written permission of TSMC.


-----

###### 3.5.7 CLN55 Low Power (LP):  Table 3.5.8

Design Levels Special Layer

Device SPICE Name

NMOS (1.2V) nch

                                    - 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0

PMOS (1.2V) pch

                                    - 1 1 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0

High Vt NMOS (1.2V) nch_hvt

                                    - 1 0 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0

High Vt PMOS (1.2V) pch_hvt

                                    - 1 1 0 0 1 0 1 0 0 0 1 0 0 0 0 0 0

Low Vt NMOS (1.2V) nch_lvt

                                    - 1 0 0 0 1 0 0 1 0 1 0 0 0 0 0 0 0

Low Vt PMOS (1.2V) pch_lvt

                                    - 1 1 0 0 1 0 0 0 1 0 1 0 0 0 0 0 0

I/O NMOS (2.5V) nch_25

                                    - 1 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0

HV NMOS(5V) nch_hv25_snw
0 1 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0

HV PMOS(5V) pch_hv25_spw
1 1 1 0 1 1 0 0 0 0 0 1 0 0 0 0 0 0

I/O PMOS (2.5V) pch_25

                                    - 1 1 0 1 1 0 0 0 0 0 1 0 0 0 0 0 0

Native NMOS (1.2V) nch_na
0 1 0 1 0 1 0 0 0 0 1 0 0 0 0 0 0 0

Native I/O NMOS (2.5V) nch_na25
0 1 0 1 1 1 0 0 0 0 1 0 0 0 0 0 0 0

N+/PW Junction Diode NDIO

                                    - 1 0 0                                    - 0 0 0 0 0 1 0 0 0 0 0 0 0

P+/NW Junction Diode PDIO

                                    - 1 1 0                                    - 0 0 0 0 0 0 1 0 0 0 0 0 0

High Vt N+/PW Junction NDIO_hvt
Diode (1.2V) - 1 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0

High Vt P+/NW Junction PDIO_hvt
Diode (1.2V) - 1 1 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0

Low Vt N+/PW Junction NDIO_lvt
Diode (1.2V) - 1 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0

Low Vt P+/NW Junction PDIO_lvt
Diode (1.2V) - 1 1 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0

I/O N+/PW Junction Diode NDIO_25
(2.5V) - 1 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0

I/O P+/NW Junction Diode PDIO_25
(2.5V) - 1 1 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0

Native N+/PW Junction Diode NDIO_na
(1.2V) 0 1 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0

Native I/O N+/PW Junction NDIO_na25
Diode (2.5V) 0 1 0 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0

PW/DNW Junction Diode PWDNW
1 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0

DNW/PSUB Junction Diode DNWPSUB
1 1 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0

ESD Junction Diode NDIO_ESD

                                    - 1 0 0 1 0 0 0 0 0 1 0 1 0 0 0 0 1

NW/PSUB Junction Diode NWDIO

                                    - 1 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0

P-Well Contact

                                    - 1 0 0                                    - 0 0 0 0 0 0 1 0 0 0 0 0 0

N-Well Contact

                                    - 1 1 0                                    - 0 0 0 0 0 1 0 0 0 0 0 0 0

Silicided N+ PO Resistor rnpoly

                                    - 0                                    - 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0

Silicided P+ PO Resistor rppoly

                                    - 0                                    - 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0

Silicided N+ OD Resistor rnod

                                    - 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0

Silicided P+ OD Resistor rpod

                                    - 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 82 of 705
whole or in part without prior written permission of TSMC.

|Table 3.5.8|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Col19|Col20|Col21|Col22|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Device|SPICE Name|Design Levels|||||||||||||Special Layer|||||||
|||DNW|OD|NW|NT_N|OD_25|POLY|VTH_N|VTH_P|VTL_N|VTL_P|N+|P+|RPO|RH|NWDMY|VAR|BJTDMY|ESD3|HVD_N|HVD_P|
|NMOS (1.2V)|nch|*|1|0|0|0|1|0|0|0|0|1|0|0|0|0|0|0|0|0|0|
|PMOS (1.2V)|pch|*|1|1|0|0|1|0|0|0|0|0|1|0|0|0|0|0|0|0|0|
|S h High Vt NMOS (1.2V)|T nch_hvt|*|1|0|0|0|1|1|0|0|0|1|0|0|0|0|0|0|0|0|0|
|a High Vt PMOS (1.2V)|S pch_hvt|*|1|1|0|0|1|0|1|0|0|0|1|0|0|0|0|0|0|0|0|
|n Low Vt NMOS (1.2V)|M nch_lvt|*|1|0|0|0|1|0|0|1|0|1|0|0|0|0|0|0|0|0|0|
|g Low Vt PMOS (1.2V)|pch_lvt|C *|1|1|0|0|1|0|0|0|1|0|1|0|0|0|0|0|0|0|0|
|h I/O NMOS (2.5V)|nch_25|*|C 1|0|0|1|1|0|0|0|0|1|0|0|0|0|0|0|0|0|0|
|a HV NMOS(5V)|i nch_hv25_snw|0|1|o 0|0|1|1|0|0|0|0|1|0|0|0|0|0|0|0|1|0|
|HV PMOS(5V)|I pch_hv25_spw|1|1|1|n 0|1|1|0|0|0|0|0|1|0|0|0|0|0|0|0|1|
|I/O PMOS (2.5V)|C pch_25|*|1|1|f 0|i 1|1|0|0|0|0|0|1|0|0|0|0|0|0|0|0|
|Native NMOS (1.2V)|T nch_na|0|1|0|1|d 0|1|0|0|0|0|1|0|0|0|0|0|0|0|0|0|
|Native I/O NMOS (2.5V)|e nch_na25|0|1|1 0|1|1|e 1|0|0|0|0|1|0|0|0|0|0|0|0|0|0|
|N+/PW Junction Diode|NDIO|c h *|1|0|2 0|*|0|n t 0|0|0|0|1|0|0|0|0|0|0|0|0|0|
|P+/NW Junction Diode|PDIO|*|. 1|1|0|8 *|5 0|0|i a 0|0|0|0|1|0|0|0|0|0|0|0|0|
|High Vt N+/PW Junction Diode (1.2V)|1 0 NDIO_hvt|*|1|& 0|0 I|0|7 0|1|0|l 0|I 0|1|0|0|0|0|0|0|0|0|0|
|High Vt P+/NW Junction Diode (1.2V)|PDIO_hvt|/ 0 *|1|1|n 0|d 0|0|2 0|3 1|0|n 0|f 0|1|0|0|0|0|0|0|0|0|
|Low Vt N+/PW Junction Diode (1.2V)|NDIO_lvt|*|9 1|/ 2 0|0|0|. 0|0|0|1|0|1|o r 0|0|0|0|0|0|0|0|0|
|Low Vt P+/NW Junction Diode (1.2V)|PDIO_lvt|*|1|1|0 0|0|0|P r 0|0|0|1|0|1|m 0|0|0|0|0|0|0|0|
|I/O N+/PW Junction Diode (2.5V)|NDIO_25|*|1|0|0|1 2 1|0|0|o 0|0|0|1|0|0|a 0|t i 0|0|0|0|0|0|
|I/O P+/NW Junction Diode (2.5V)|PDIO_25|*|1|1|0|1|0|0|0|m 0|o 0|0|1|0|0|0|o n 0|0|0|0|0|
|Native N+/PW Junction Diode (1.2V)|NDIO_na|0|1|0|1|0|0|0|0|0|0|t i 1|0|0|0|0|0|0|0|0|0|
|Native I/O N+/PW Junction Diode (2.5V)|NDIO_na25|0|1|0|1|1|0|0|0|0|0|1|o n 0|0|0|0|0|0|0|0|0|
|PW/DNW Junction Diode|PWDNW|1|1|1|0|0|0|0|0|0|0|0|1|0|C 0|0|0|0|0|0|0|
|DNW/PSUB Junction Diode|DNWPSUB|1|1|1|0|0|0|0|0|0|0|1|0|0|e 0|0|0|0|0|0|0|
|ESD Junction Diode|NDIO_ESD|*|1|0|0|1|0|0|0|0|0|1|0|1|0|n 0|0|0|1|0|0|
|NW/PSUB Junction Diode|NWDIO|*|1|1|0|0|0|0|0|0|0|1|0|0|0|0|t e 0|0|0|0|0|
|P-Well Contact||*|1|0|0|*|0|0|0|0|0|0|1|0|0|0|0|r 0|0|0|0|
|N-Well Contact||*|1|1|0|*|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|
|Silicided N+ PO Resistor|rnpoly|*|0|*|0|0|1|0|0|0|0|1|0|0|0|0|0|0|0|0|0|
|Silicided P+ PO Resistor|rppoly|*|0|*|0|0|1|0|0|0|0|0|1|0|0|0|0|0|0|0|0|
|Silicided N+ OD Resistor|rnod|*|1|0|0|0|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|
|Silicided P+ OD Resistor|rpod|*|1|1|0|0|0|0|0|0|0|0|1|0|0|0|0|0|0|0|0|


-----

|tsmc|Confiden|ntial – Do Not Copy Version  :|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|2.1|Col17|Col18|Col19|Col20|Col21|Col22|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Device|SPICE Name|Design Levels|||||||||||||Special Layer|||||||
|||DNW|OD|NW|NT_N|OD_25|POLY|VTH_N|VTH_P|VTL_N|VTL_P|N+|P+|RPO|RH|NWDMY|VAR|BJTDMY|ESD3|HVD_N|HVD_P|
|Unsilicided N+ PO Resistor|rnpolywo|*|0|*|0|0|1|0|0|0|0|1|0|1|1|0|0|0|0|0|0|
|Unsilicided P+ PO Resistor|rppolywo|*|0|*|0|0|1|0|0|0|0|0|1|1|1|0|0|0|0|0|0|
|Unsilicided N+ OD Resistor|rnodwo|*|1|0|0|0|0|0|0|0|0|1|0|1|1|0|0|0|0|0|0|
|Unsilicided P+ OD Resistor|rpodwo|*|1|1|0|0|0|0|0|0|0|0|1|1|1|0|0|0|0|0|0|
|NW Resistor (under STI)|rnwsti|0|1|1|0|0|0|0|0|0|0|1|0|0|0|1|0|0|0|0|0|
|S NW Resistor (under OD)|rnwod|0|1|1|0|0|0|0|0|0|0|1|0|1|0|1|0|0|0|0|0|
|h Vertical PNP (P+/NW/Psub) a (constant emitter size)|T pnp2 (2x2 µm2) S pnp5 (5x5 µm2) pnp10 (10x10 µm2)|0|1|1|0|0|0|0|0|0|0|1|1|1|*|0|0|1|0|0|0|
|n Vertical NPN (N+/PW/DNW) g (constant emitter size)|M npn2 (2x2 µm2) npn5 (5x5 µm2) npn10 (10x10 µm2)|C 1|1|1|0|0|0|0|0|0|0|1|1|1|*|0|0|1|0|0|0|
|h a 1.2V Varactor (NMOS Capacitor)|nmoscap|0|C 1|1|0|0|1|0|0|0|0|1|0|0|0|0|1|0|0|0|0|
|2.5V Varactor (NMOS Capacitor)|i nmoscap25 I|0|1|o 1|n 0|1|1|0|0|0|0|1|0|0|0|0|1|0|0|0|0|


###### 3.5.8 CMN65 MIM Table 3.5.9

Design Levels Special Layer

Device SPICE Name

MIM(Type-a) mimcap_um_sin_rf 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 1 1 1 * - - 0 0 0 0 0 0 1 1 1 1 1

MIM(Type-b) NA 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 1 1 0 * - - 0 0 0 0 0 0 1 1 1 0 0

MIM(Type-c) mimcap_woum_sin_rf - - 1 * 1 1 0 0 1 0 1 1 1 1 1 0 1 1 * - - 1 1 1 1 1 1 1 1 1 1 1

MIM(Type-d) mimcap_sin_3t - - 1 * 1 1 0 0 1 0 1 1 1 1 1 0 1 0 * - - 1 1 1 1 1 1 1 1 1 0 0

MIM(Type-e) mimcap_sin 0 0 0 0 0 0 0 0 1 0 1 1 1 1 0 0 1 0 * - - 0 0 0 0 0 0 0 0 1 0 0

|Table 3.5.9|Col2|enti 128 ech|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|nti|Col17|Col18|Col19|Col20|Col21|Col22|Col23|Col24|Col25|Col26|Col27|Col28|Col29|Col30|Col31|Col32|Col33|Col34|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Device|SPICE Name|h 8 Design Levels|||||||||||||t i Special Layer|||||||||||||||||||
|||DNW|1 NP/PP|0 OD|/ NW/PW|. 0 CO|9 M1|2 & / M5|0 I M6|n M8|d 1 VIA5|5 . VIA7|P 7 CTM|r 2 CBM|3 CTMDMY|a M1(pin)|l M6(pin)|I M8(pin)|n RFDMY|f CTMDMY(148;110)|o CTMDMY(148;115)|r CTMDMY(148;120)|m POBLK|a ODBLK|DMEXCL(d1)|DMEXCL(d2)|DMEXCL(d3)|DMEXCL(d4)|DMEXCL(d5)|DMEXCL(d6)|DMEXCL(d7)|DMEXCL(d8)|DMEXCL(d9)|
|MIM(Type-a)|mimcap_um_sin_rf|0|0|0|0|0|0|1|1|1|1|1|1|1|o 1|0|1|1|1|*|*|*|0|0|t 0|0|0|0|1|1|1|1|1|
|MIM(Type-b)|NA|0|0|0|0|0|0|1|1|1|2 1|1|1|1|1|0|m 1|1|0|*|*|*|0|0|0|i 0|0|0|1|1|1|0|0|
|MIM(Type-c)|mimcap_woum_sin_rf|*|*|1|*|1|1|0|0|1|0|1|1|1|1|1|0|o 1|1|*|*|*|1|1|1|1|o 1|1|1|1|1|1|1|
|MIM(Type-d)|mimcap_sin_3t|*|*|1|*|1|1|0|0|1|0|1|1|1|1|1|0|1|t 0|*|*|*|1|1|1|1|1|n 1|1|1|1|0|0|
|MIM(Type-e)|mimcap_sin|0|0|0|0|0|0|0|0|1|0|1|1|1|1|0|0|1|0|i *|*|*|0|0|0|0|0|0|0|0|1|0|0|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 83 of 705
whole or in part without prior written permission of TSMC.


-----

###### 3.5.9 CLN65/CLN55/CMN65/CMN55 MOM Table 3.5.10

Design Levels

Node SPICE Name

N65/N55 crtmom 0 1 0 1 0 0 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0

N65/N55 crtmom_rf 0 1 0 1 0 0 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0

N65/N55 crtmom_mx 0 1 0 1 0 0 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0

|Table 3.5.10|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Col19|Col20|Col21|Col22|Col23|Col24|Col25|Col26|Col27|Col28|Col29|Col30|Col31|Col32|Col33|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Node|SPICE Name|Design Levels|||||||||||||||||||||||||||||||
|||DNW|NW|NT_N|OD|OD_18|OD_25|OD_33|POLY|N+|P+|RPO|CO|M1|VIA1|M2|VIA2|M3|VIA3|M4|VIA4|M5|VIA5|M6|VIA6|M7|VIA7|M8|VIA8|M9|RV|AP|
|N65/N55|crtmom|0|1|0|1|0|0|0|1|1|0|0|1|1|1|1|1|1|1|1|1|1|1|1|1|1|0|0|0|0|0|0|
|S N65/N55|crtmom_rf|0|1|0|1|0|0|0|1|1|0|0|1|1|1|1|1|1|1|1|1|1|1|1|1|1|0|0|0|0|0|0|
|h N65/N55|crtmom_mx|T 0|1|0|1|0|0|0|1|1|0|0|1|1|1|1|1|1|1|1|1|1|1|1|1|1|0|0|0|0|0|0|


N65/N55 crtmom_mx 0 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1
###### Note: 1. MOMDMY(155;0) dummy layer RTMOM device 2. MOMDMY(155;21) dummy layer to waive violations in MOM region 3. MOMDMY(155;22) denotes MX MOM recogition. 4. MOMDMY(155;23) to recognize pin plus 1, minus 1 for MX MOM. 5. MOMDMY(155;24) to recognize pin plus 2, minus 2 for MX MOM. 6. MOMDMY(155;25) to recognize for cross-coupled mom pin. 7. RFDMY(161;0) dummy layer for RF devices.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 84 of 705
whole or in part without prior written permission of TSMC.

|Shan N65/N55 N65/N55|T n crtmom_rf crtmom_mx|TSM 0 1 0 1 0 0 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 1 0 1 0 0 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Col19|Col20|Col21|Col22|Col23|Col24|Col25|Col26|Col27|Col28|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|a n Node|g h a SPICE Name i I|M Special Layers||||||||||||||||||||||||||
|||C RFDMY(161;0)|MOMDMY(155;0)|T MOMDMY(155;1)|MOMDMY(155;2)|C MOMDMY(155;3)|MOMDMY(155;4)|C MOMDMY(155;5)|MOMDMY(155;6)|o MOMDMY(155;7)|n MOMDMY(155;21)|i f MOMDMY(155;22)|d MOMDMY(155;23)|MOMDMY(155;24)|MOMDMY(155;25)|MOMDMY(155;27)|ODBLK(150;20)|POBLK(150;21)|DM1EXCL(150;1)|DM2EXCL(150;2)|DM3EXCL(150;3)|DM4EXCL(150;4)|DM5EXCL(150;5)|DM6EXCL(150;6)|DM7EXCL(150;7)|DM8EXCL(150;8)|DM9EXCL(150;9)|
|N65/N55|crtmom|0|1|1|e 1|1|1|1|1|1|1|0|0|e 0|0|0|1|1|1|1|1|1|1|1|1|1|1|
|N65/N55|crtmom_rf|1|1|1|1|c 1|1|1|1|1 1|1|0|0|0|0|n 0|1|1|1|1|1|1|1|1|1|1|1|
|N65/N55|crtmom_mx|0|1|1|1|1|h 1|1|1|1|2 1|8 1|1|1|1|t 0|i 1|1|1|1|1|1|1|1|1|1|1|


-----

###### 3.5.10 CMN65/CMN55 Inductor Table 3.5.11

Design Levels

PDK Inductor
Scheme Inductor type

[Mtop-2+Mtop- Device / SPICE
1+Mtop+(AP-RDL)]

standard spiral_std_mu_z 0 0 1 1 1 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 0 0

Mx+Mz+Mu

symmetric [spiral_sym_mu_z ] 0 0 1 1 1 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 0 0

(Top Metal: M5 ~ M9)

center-tap [spiral_ct_mu_z ] 0 0 1 1 1 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 1 1 0 0

standard spiral_std_mu_a 0 0 1 1 1 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1

Mx+Mu+AP-RDL

symmetric [spiral_sym_mu_a ] 0 0 1 1 1 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1

(Top Metal: M5 ~ M8)

center-tap [spiral_ct_mu_a ] 0 0 1 1 1 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1

standard spiral_std_mza_a 0 0 1 1 1 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1

Mx+Mz+AP-RDL

symmetric [spiral_sym_mza_a 0 0 1 1 1 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 ]

(Top Metal: M5 ~ M8)

center-tap [spiral_ct_mza_a ] 0 0 1 1 1 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1

Special Layer

PDK Inductor
Scheme Inductor type

[Mtop-2+Mtop- Device / SPICE
1+Mtop+(AP-RDL)]

standard spiral_std_mu_z 1 0 0 0 0 0 0 0 0 0 0 0 1 1 1

Mx+Mz+Mu

symmetric [spiral_sym_mu_z ] 0 1 0 0 0 0 0 0 0 0 0 0 1 1 1

(Top Metal: M5 ~ M9)

center-tap [spiral_ct_mu_z ] 0 0 1 0 0 0 0 0 0 0 0 0 1 1 1

standard spiral_std_mu_a 0 0 0 0 0 0 1 0 0 0 0 0 1 1 1

Mx+Mu+AP-RDL

symmetric [spiral_sym_mu_a ] 0 0 0 0 0 0 0 1 0 0 0 0 1 1 1

(Top Metal: M5 ~ M8)

center-tap [spiral_ct_mu_a ] 0 0 0 0 0 0 0 0 1 0 0 0 1 1 1

standard spiral_std_mza_a 0 0 0 0 0 0 0 0 0 1 0 0 1 1 1

Mx+Mz+AP-RDL

symmetric [spiral_sym_mza_a 0 ] 0 0 0 0 0 0 0 0 0 1 0 1 1 1

(Top Metal: M5 ~ M8)

center-tap [spiral_ct_mza_a ] 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1

###### 1. The inductor with most metal layers scheme (1P9M for two top metal layers scheme & 1P8M for one top metal layer scheme) is illustrated for the truth table. 2. INDDMY(144;30) denotes the inductor inner radius. 3. DMYDIS(144;31) denotes the distance from INDDMY to spiral outer edge. 4. INDDMY(144;32) denotes the inductor turn numbers.

|Table 3.5.11|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Col19|Col20|Col21|Col22|Col23|Col24|Col25|Col26|Col27|Col28|Col29|Col30|Col31|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|PDK Inductor Scheme [Mtop-2+Mtop- 1+Mtop+(AP-RDL)]|Inductor type Device / SPICE||Design Levels||||||||||||||||||||||||||||
||||DNW|NW|NT_N|OD|POLY|N+|P+|RPO|CO|M1|VIA1|M2|VIA2|M3|VIA3|M4|VIA4|M5|VIA5|M6|VIA6|M7|VIA7|M8|VIA8|M9|RV|AP|
|Mx+Mz+Mu S (Top Metal: M5 ~ M9)|standard|spiral_std_mu_z|0|0|1|1|1|1|1|1|1|1|0|1|0|1|0|1|0|1|0|1|0|1|0|1|1|1|0|0|
||symmetric|spiral_sym_mu_z|0|0|1|1|1|1|1|1|1|1|0|1|0|1|0|1|0|1|0|1|0|1|0|1|1|1|0|0|
||center-tap|spiral_ct_mu_z|0|0|1|1|1|1|1|1|1|1|0|1|0|1|0|1|0|1|0|1|0|1|1|1|1|1|0|0|
|h a Mx+Mu+AP-RDL n (Top Metal: M5 ~ M8)|T standard|spiral_std_mu_a|0|0|1|1|1|1|1|1|1|1|0|1|0|1|0|1|0|1|0|1|0|1|0|1|||1|1|
||symmetric|S spiral_sym_mu_a|0|0|1|1|1|1|1|1|1|1|0|1|0|1|0|1|0|1|0|1|0|1|0|1|||1|1|
||center-tap|M spiral_ct_mu_a|0|0|1|1|1|1|1|1|1|1|0|1|0|1|0|1|0|1|0|1|0|1|1|1|||1|1|
|g h Mx+Mz+AP-RDL (Top Metal: M5 ~ M8)|standard|C spiral_std_mza_a|0|0|1|1|1|1|1|1|1|1|0|1|0|1|0|1|0|1|0|1|0|1|0|1|||1|1|
||a symmetric|C spiral_sym_mza_a|0|0|1|1|1|1|1|1|1|1|0|1|0|1|0|1|0|1|0|1|0|1|0|1|||1|1|
||i center-tap|spiral_ct_mza_a|o 0|0|1|1|1|1|1|1|1|1|0|1|0|1|0|1|0|1|0|1|0|1|1|1|||1|1|

|gha Mx+Mz+AP-RDL (Top Metal: M5 ~ M8)|C Co hai IC symmetric spiral_sym_mza_a center-tap spiral_ct_mza_a|Col3|Confid 0 0 1 1 1 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 1 1 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|PDK Inductor Scheme [Mtop-2+Mtop- 1+Mtop+(AP-RDL)]|T e c h Inductor type . Device / SPICE 1 0 / 0||f i Special Layer|||||||||||||||
||||1 & INDDMY(144;0)|n 2 I INDDMY(144;1)|8 INDDMY(144;2)|5 d INDDMY(144;3)|7 e INDDMY(144;4)|2 n INDDMY(144;5)|i t INDDMY(144;6)|l a Y(144;7) INDDM|n I INDDMY(144;8)|INDDMY(144;9)|INDDMY(144;10)|INDDMY(144;11)|INDDMY(144;30)|DMYDIS(144;31)|INDDMY(144;32)|
|Mx+Mz+Mu (Top Metal: M5 ~ M9)|standard|9 spiral_std_mu_z|1|0|d 0|0|0|0|3 0|0|0|f o 0|0|0|1|1|1|
||symmetric|spiral_sym_mu_z|/ 2 0|1|0|. 0|0|0|0|0|0|0|r 0|0|1|1|1|
||center-tap|spiral_ct_mu_z|0|0 0|1|0|P 0|0|0|0|0|0|0|m 0|1|1|1|
|Mx+Mu+AP-RDL (Top Metal: M5 ~ M8)|standard|spiral_std_mu_a|0|0|1 0|0|0|r 0|o 1|0|0|0|0|a 0|1|1|1|
||symmetric|spiral_sym_mu_a|0|0|0|2 0|0|0|0|m 1|0|0|0|0|t i 1|1|1|
||center-tap|spiral_ct_mu_a|0|0|0|0|0|0|0|0|1|0|0|0|1|o 1|1|
|Mx+Mz+AP-RDL (Top Metal: M5 ~ M8)|standard|spiral_std_mza_a|0|0|0|0|0|0|0|0|o t 0|1|0|0|1|n 1|1|
||symmetric|spiral_sym_mza_a|0|0|0|0|0|0|0|0|0|i o 0|1|0|1|1|1|
||center-tap|spiral_ct_mza_a|0|0|0|0|0|0|0|0|0|0|n 0|1|1|1|1|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 85 of 705
whole or in part without prior written permission of TSMC.


-----

###### 3.5.11 CMN65 LP High Current Diode (HIA_DIO):  Table 3.5.12

Design Levels Special Layer

Device SPICE Name

N+/PW Junction Diode NDIO_HIA_rf  - 1 0 0  -  -  - 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
for ESD protection#

P+/NW Junction Diode PDIO_HIA_rf  - 1 1 0  -  -  - 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
for ESD protection#

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 86 of 705
whole or in part without prior written permission of TSMC.

|Device|SPICE Name|Design Levels|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Special Layer|Col20|Col21|Col22|Col23|Col24|Col25|Col26|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|||DNW|OD|NW|NT_N|OD_18|OD_25|OD_33|POLY|VTH_N|VTH_P|VTL_N|VTL_P|N+|P+|RPO|mVTL|RH|NWDMY|VAR|BJTDMY|ESD3|HVD_N|HVD_P|HIA_DUMMY|
|S h N+/PW Junction Diode for ESD protection#|T NDIO_HIA_rf|*|1|0|0|*|*|*|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|0|1|
|a P+/NW Junction Diode for ESD protection#|S PDIO_HIA_rf|*|1|1|0|*|*|*|0|0|0|0|0|0|1|0|0|0|0|0|0|0|0|0|1|


-----

###### 3.6 Mask Requirements for Device Options (High/STD/Low VT) Table 3.6.1
Mask Requirements

Well
Device
CLN65LP CLN65G CLN65GP CLN65ULP

2 masks 3 masks
STD Vt+ I/O (1.8V) - PW1V/ NW1V PW1V/ NW1V/ PW2V

4 masks 5 masks
STD Vt+ High Vt+ I/O

                               - PW1V/ NW1V/ PW1V/ NW1V/ PW2V/                                (1.8V)
VTH_N/ VTH_P VTH_N/ VTH_P

4 masks 5 masks
STD Vt+ Low Vt+ I/O (1.8V) - PW1V/ NW1V/ PW1V/ NW1V/ PW2V/ VTL_N/ VTL_P VTL_N/ VTL_P

6 masks 7 masks

STD Vt+ High Vt+ Low Vt+ PW1V/ NW1V/ PW1V/ PW2V/ NW1V/

                               -                                I/O (1.8V) VTH_N/ VTH_P/ VTH_N/ VTH_P/

VTL_N/ VTL_P VTL_N/ VTL_P

3 masks
STD Vt+ I/O (2.5V)
PW1V/ PW2V/ NW1V
STD Vt+ High Vt+ I/O 5 masks
(2.5V) PW1V/ PW2V/ NW1V/ VTH_N/ VTH_P

5 masks
STD Vt+ Low Vt+ I/O (2.5V)
PW1V/ PW2V/ NW1V/ VTL_N/ VTL_P
STD Vt+ High Vt+ Low Vt+ 7 masks
I/O (2.5V) PW1V/ PW2V/ NW1V/ VTH_N/ VTH_P / VTL_N/ VTL_P

4 masks
STD Vt+ I/O (3.3V) PW1V/ PW2V/ NW1V/ - - NW2V

6 masks

STD Vt+ High Vt+ I/O

PW1V/ PW2V/ NW1V/             -             -             
(3.3V)

NW2V/ VTH_N/ VTH_P

6 masks

STD Vt+ Low Vt+ I/O (3.3V) PW1V/ PW2V/ NW1V/ - - 
NW2V/ VTL_N/ VTL_P

8 masks

STD Vt+ High Vt+ Low Vt+ PW1V/ PW2V/ NW1V/

                                                 -                                                  -                                                  
I/O (3.3V) NW2V/ VTH_N/

VTH_P/ VTL_N/ VTL_P

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 87 of 705
whole or in part without prior written permission of TSMC.

|Table 3.6.1|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
||Mask Requirements||||
|Device|Well||||
||CLN65LP|CLN65G|CLN65GP|CLN65ULP|
|STD Vt+ I/O (1.8V)|-|2 masks PW1V/ NW1V|3 masks PW1V/ NW1V/ PW2V|-|
|S h STD Vt+ High Vt+ I/O a (1.8V)|T S -|4 masks PW1V/ NW1V/ VTH_N/ VTH_P|5 masks PW1V/ NW1V/ PW2V/ VTH_N/ VTH_P|-|
|n g STD Vt+ Low Vt+ I/O (1.8V)|M C -|4 masks PW1V/ NW1V/ VTL_N/ VTL_P|5 masks PW1V/ NW1V/ PW2V/ VTL_N/ VTL_P|-|
|h a i STD Vt+ High Vt+ Low Vt+ I/O (1.8V) I|C o - n|6 masks PW1V/ NW1V/ VTH_N/ VTH_P/ VTL_N/ VTL_P|7 masks PW1V/ PW2V/ NW1V/ VTH_N/ VTH_P/ VTL_N/ VTL_P|-|
|STD Vt+ I/O (2.5V)|C f i 3 masks T d PW1V/ PW2V/ NW1V||||
|STD Vt+ High Vt+ I/O (2.5V)|e e 1 5 masks c n PW1V/ PW2V/ NW1V/ VTH_N/ VTH_P||||
|STD Vt+ Low Vt+ I/O (2.5V)|2 h t 5 masks 8 i . a PW1V/ PW2V/ NW1V/ VTL_N/ VTL_P||||
|STD Vt+ High Vt+ Low Vt+ I/O (2.5V)|5 1 & l 7 7 masks 0 I I PW1V/ PW2V/ NW1V/ VTH_N/ VTH_P / VTL_N/ VTL_P||||
|STD Vt+ I/O (3.3V)|/ 0 4 masks 9 PW1V/ PW2V/ NW1V/ NW2V|2 n 3 d - .|n f o -|-|
|STD Vt+ High Vt+ I/O (3.3V)|/ 2 6 masks PW1V/ PW2V/ NW1V/ NW2V/ VTH_N/ VTH_P|P 0 r - 1|r m - a|-|
|STD Vt+ Low Vt+ I/O (3.3V)|6 masks PW1V/ PW2V/ NW1V/ NW2V/ VTL_N/ VTL_P|o 2 m -|t i o - o|-|
|STD Vt+ High Vt+ Low Vt+ I/O (3.3V)|8 masks PW1V/ PW2V/ NW1V/ NW2V/ VTH_N/ VTH_P/ VTL_N/ VTL_P|-|t i o - n|n -|


-----

|tsmc Confiden|ntial – Do Not Copy Version  : 2.1|
|---|---|
|CLN65LPG|Mask Requirements|
|Device|Well|
|LP STD Vt + G STD Vt + LP High Vt + G High Vt + I/O (2.5V)|6 masks PW1V/ PW1V_DCO/ PW2V/ NW1V/ VTH_N/ VTH_P|
|LP STD Vt + G STD Vt + I/O (2.5V)|4 masks PW1V/ PW1V_DCO/ PW2V/ NW1V|

|CLN55GP|Mask Requirements|
|---|---|
|Device|Well|
|S STD Vt+ I/O (1.8V or 2.5V) T|3 masks PW1V/PW2V/NW1V|
|h S a STD Vt+ High Vt+ I/O (1.8V or 2.5V)|5 masks PW1V/PW2V/NW1V/VTH_N/VTH_P|
|M n g STD Vt+ Low Vt+ I/O (1.8V or 2.5V)|5 masks C PW1V/PW2V/NW1V/VTL_N/VTL_P|
|h a STD Vt+ High Vt+ Low Vt+ I/O (1.8V or 2.5V ) i|7 masks C PW1V/PW2V/NW1V/ VTH_N/ o VTH_P /VTL_N/VTL_P|
|I C STD Vt+ I/O (3.3V)|n 4 masks f PW1V/ PW2V/ NW1V/ NW2V|
|T STD Vt+ High Vt+ I/O (3.3V)|i d 6 masks PW1V/ PW2V/ NW1V/ NW2V/ VTH_N/ VTH_P|
|e STD Vt+ Low Vt+ I/O (3.3V)|e 1 c n 6 masks 2 PW1V/ PW2V/ NW1V/ NW2V/ VTL_N/ VTL_P|
|STD Vt+ High Vt+ Low Vt+ I/O (3.3V)|h t 8 i 8 masks . 5 a PW1V/ PW2V/ NW1V/ NW2V/ VTH_N/ VTH_P/ VTL_N/ VTL_P|

|10/ STD Vt+ High Vt+ Low Vt+ I/O (3.3V)|tial In 285723 h. &In 10/0 PW1V/ PW2V/ NW1V/ NW2V/ VTH_N/ VTH_P/ VTL_N/ VTL_P|
|---|---|
|CLN55LP/CMN55LP|/ I n 2 n Mask Requirements|
|Device|0 3 f d Well|
|STD Vt+ I/O (2.5V)|9 o / . r 3 masks 2 P PW1V/PW2V/NW1V|
|STD Vt+ High Vt+ I/O (2.5V)|m 0 r 5 masks 1 o a PW1V/PW2V/NW1V/VTH_N/VTH_P|
|STD Vt+ Low Vt+ I/O (2.5V)|2 t m i 5 masks o PW1V/PW2V/NW1V/VTL_N/VTL_P|
|STD Vt+ High Vt+ Low Vt+ I/O (2.5V )|o n 7 masks t i PW1V/PW2V/NW1V/ VTH_N/ o VTH_P /VTL_N/VTL_P|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 88 of 705
whole or in part without prior written permission of TSMC.


-----

|tsmc Confiden|ntial – Do Not Copy Version  : 2.1|Col3|
|---|---|---|
|CMN65|Mask Requirements||
|Device|Well||
||CMN65LP|CMN65GP|
|STD Vt+ I/O (2.5V)|3 masks PW1V/ PW2V/ NW1V||
|STD Vt+ High Vt+ I/O (2.5V)|5 masks PW1V/ PW2V/ NW1V/ VTH_N/ VTH_P||
|STD Vt+ Low Vt+ I/O (2.5V)|5 masks PW1V/ PW2V/ NW1V/ VTL_N/ VTL_P||
|S STD Vt+ High Vt+ Low Vt+ I/O (2.5V)|7 masks PW1V/ PW2V/ NW1V/ VTH_N/ VTH_P / VTL_N/ VTL_P||
|T h S STD Vt+ I/O (3.3V)|4 masks PW1V/ PW2V/ NW1V/ NW2V|-|
|a M n g STD Vt+ High Vt+ I/O (3.3V)|6 masks C PW1V/ PW2V/ NW1V/ NW2V/ VTH_N/ VTH_P|-|
|h a STD Vt+ Low Vt+ I/O (3.3V) i|C 6 masks PW1V/ PW2V/ NW1V/ NW2V/ VTL_N/ o VTL_P|-|
|I C STD Vt+ High Vt+ Low Vt+ I/O (3.3V)|n 8 masks f PW1V/ PW2V/ NW1V/ NW2V/ VTH_N/ i VTH_P/ VTL_N/ VTL_P|-|


###### For the related CAD layer, please refer to section 3.1 and T-N65-CL-LE-001.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 89 of 705
whole or in part without prior written permission of TSMC.


-----

###### 3.7 Design Geometry Restrictions

 3.7.1 Design Geometry Rules Table 3.7.1
Rule
Description
No.

|Layer|Datatype|Example|
|---|---|---|
|6|T 161~165|6;161|
|17|e 161~165|1 17;161|
|31~40|c 161~165|2 31;161|

|Rule No.|Description|
|---|---|
|G.1 S|The design grid must be an integer multiple of 0.005 µm except PO & CO layers inside the layer 186;5. 0.005 µm deviation is allowed for 45-degree polygon dimensions. T DRC will not flag UBM/ CBD/PM/PM1/CB2/PM2/PPI layers|
|h G.2|S Shapes with acute angles between line segments are not allowed.|
|a G.3|Only shapes that are orthogonal or on a 45-degree angle are allowed.|
|G.4|M n For the OPC layers, any edge of length < 1.0 x minimum width cannot g C have another adjacent edge of length < 1.0 x minimum width (Figure h 3.7.1). C a The OPC layers: OD, PO, VTL_N, VTL_P, VTH_N, VTH_P, NP, PP, CO, i M1, VIAx, Mx, My|
|G.5|o I n Don’t use the following GDS layer;datatype. They are reserved for tsmc C f internal mask making. i Layer Datatype Example T d 6 161~165 6;161 e e 1 17 161~165 17;161 c n 2 31~40 161~165 31;161|
|G.6gU|h t 8 i For OD, PO, VTL_N, VTL_P, VTH_N, VTH_P, NP, PP, M1, Mx, My, all . 5 a 1 vertices and intersections of 45-degree polygon must be on an integer & l 7 multiple of 0.005 µm except PO inside the layer 186;5.|


< 1.0 X min width


###### or


< 1.0 X min width

- 1.0X min width

< 1.0 X min width


< 1.0 X min width

< 1.0 X min width or


< 1.0 X min width

###### Figure 3.7.1 Illustration for G.4.


###### or



- 1.0 X min width

< 1.0X min width


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 90 of 705
whole or in part without prior written permission of TSMC.


-----

###### Figure 3.7.2 Illustration for G.6g.
 3.7.1.1 DBU guideline
Recommend to use 1nm as layout database unit (DBU) when streaming out GDS. TSMC's technology files adopt 1nm
DBU by default. If further DBU setting is considered, please consult it with TSMC for guidelines to modify default setting
of TSMC's technology files.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 91 of 705
whole or in part without prior written permission of TSMC.


-----

###### 3.7.2 OPC Recommendations and Guidelines
 The following OPC recommendations are very important tips to reduce OPC and mask-making cycle time (or physical verification) and ensure the best silicon performance:
 • Make certain that the design is DRC clean (free of all DRC violations).

 • Do not use circles, oval shapes, or logos of arbitrary geometry (Figure 3.7.3). Use rectangular or 45- degree polygons to write words, logos, and other marks that are not part of the circuit.
 • Verify that all line ends are rectangular.
 • Limit cell names to 64 or fewer characters.
 • Use a well-organized, hierarchical layout structure. Avoid redundant or excessive overlaps of polygons from two, or more than two, different cells or cell placements. For example, avoid forming a straight line from numerous cell placements, with each one contributing a little piece. Refer to the “Design Hierarchy Guidelines” section in this chapter.
 • Worse performance in the simulation of contour for the layout with small jog/zigzag (Figure 3.7.5).



###### • Using the commercial LPC tools or tsmc DFM LPC service, to identify the potential patterening marginalities (such as pinch or bridge) with process window, and then modify the layout.

Rule No. Description Rule

Recommended 45-degree edge length (Figure A ≥ 0.27
OPC.R.1®
3.7.4) for OPC friendly layout..

Avoid small jogs (Figure 3.7.5).
It is recommended to use greater than, or equal

OPC.R.2g

to, half of the minimum width of each layer for
each segment of a jog.

###### Figure 3.7.3 Logo Geometry Example

|Col1|Con ai IC|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|I n C Description|||Rule|
|OPC.R.1®|f i Recommended 45-degree edge length (Figure T d 3.7.4) for OPC friendly layout..|A|≥|0.27|
|OPC.R.2g|e e 1 Avoid small jogs (Figure 3.7.5). c n 2 It is recommended to use greater than, or equal h to, half of the minimum width of each layer for 8 . each segment of a jog.|i t|||

|28 ch. &In 10/ each segment of a jog.|ntia 28572 n|
|---|---|
|n I 2 / 9 0 / 0|3 r 2 P . 2 d 1|
|0||
|||
|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 92 of 705
whole or in part without prior written permission of TSMC.


-----

###### A

 Figure 3.7.4 Illustration for OPC.R.1®


###### Original layout

 Viax Viax

 Simulation of contour
 Mx Mx


###### Figure 3.7.5 Simulation contour for the layout with and without small jog/zigzag. The simulation is Mx line and not well treated due to small jog/zigzag, and cause smaller Viax overlap.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 93 of 705
whole or in part without prior written permission of TSMC.


-----

###### 3.8 Design Hierarchy Guidelines
 The style of the cell hierarchy in a design can significantly affect the following:
 • OPC and mask-making cycle time
 • Run time and memory usage of physical verification.  Following are the recommended practices:
 • Re-use design blocks as much as possible.  Do not create two different cells for the same device.
 • Whenever possible, avoid using L, U, or ring shapes. For inevitable ring structures such as seal rings and power rings, use cells for holding each ring segment instead of drawing the whole ring at once. The same method applies to the L and U shapes.



###### • Put everything as low in the cell hierarchy as possible. Here are some examples:

 • Put all shapes required for defining a device or circuit into the same cell. An inverter cell, for example, should include NW, OD, PO, NP, and PP, as well as CO and M1 (for pins).
 • Avoid drawing a large shape to cover a whole circuit.
 • Place texts at the lowermost cell where devices can be formed.



###### • For layout patches/revisions/ECOs, avoid changing device properties or metal connections at upper cells in the design hierarchy.
 • Draw within the cell the shapes required in TSMC’s logic operations. Please consider all independent layers used in each rule logic operations and derived layer logic operations. For example, LDN.EX.1 applies to NP and OD2; therefore, NP should reside in the same cell as OD2.
 • Make certain each cell is DRC clean in a bottom-up construction of the cell hierarchy. For example, when placing a contact in a cell, place M1 in that cell as well, with the required amount of M1.
 • Keep dummy fill geometry in a separate hierarchy from the main patterns and reduce the count of flattened dummy fill geometry as much as possible.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 94 of 705
whole or in part without prior written permission of TSMC.


-----

###### 3.9 Chip Implementation and Tape Out Checklist The following checklist is required to be completed prior to the tape out: � IP are correctly utilized in the design � Pay attentions to the special orientation/direction (e.g. SRAM), guard ring or space keep-out requirements of placement. � Pay attentions to routing constrains in resistance matching, power net spacing, layers available for over block routing, layers allowed for dummy fill, and power connection/width. � To avoid using non-silicon proven library and IP, please pay attentions to the available library/IP validation status from TSMC Online (Design Portal � Library/IP). � It is highly recommended that do not modify or remove the IP (CAD 63;63) in the design. � The design passes signal/power/IR/ESD integrity analysis � Simulations of all CKTs in setup time, hold time, and noise analysis under design operating corners or sign-off corners. � Analyses in leakage with considering statistical factor, total power consumption, power network robustness, static/dynamic IR, IO SSO meet design specifics over all operating corners. � Ensure all COs/Vias and metal lines meet EM lifetime requirement. � ESD/latch-up layout and design requirements have been met. � The design passes DRC � Use the most update DRC command file version corresponding to the design rule document. � Need to choose the DRC options carefully & correctly. � Need to cover all the DRC, including latch-up, ESD, antenna, assembly check. � It is recommended to run full chip DRC if there is any layout change in cell level. � Any DRC violation needs to be reviewed by TSMC, to make sure no production concern. � The design passes LVS/ERC checks � Use the most update LVS/ERC command file version corresponding to the SPICE document. � DFM services & requirements are recommended � Utilize TSMC DFM layout enhancement utility to insert double vias and enlarge via enclosure. � Utilize TSMC dummy OD/PO/metal generation utilities to insert dummy patterns to meet pattern density requirements. � RC extraction by DFM-LPE to have accurate SPICE simulations in IP design. � The section 3.8 Design Hierarchy Guidelines have been considered. � Tape out information � Make sure to have every “tape out required CAD layer” filled correctly in the TSMC i-tapeout system. Additionally, to correctly fill DRC-only CAD layers of the design is welcome. � It is highly recommended that the GDSII file taped out to TSMC contains IP information (CAD 63;63).

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 95 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4 Layout Rules and Recommendations

 This chapter provides the following general layout information: 4.1 Layout Rule Conventions 4.2 Special Geometries Used in Physical Design Rules 4.3 Definition of Layout Geometrical Terminology 4.4 Minimum Pitches 4.5 CLN65 (Logic) Layout Rules and Guidelines


###### 4.1 Layout Rule Conventions
 Layout rules follow these conventions:
 • Unless otherwise specified, all rules are of minimum dimension.
 • The basic unit of measure is µm; the basic unit of area is µm[2].



###### • Process, product, and reliability yields are expected to be improved when designs are relaxed from minimum dimensions. Minimum dimensions showed only to be used to shrink the chip size or to improve the circuit performance.
 • Design rules requiring exact dimensions (“=” in the rule tables) are not to be relaxed.
 • Guideline is grouped by a separate table.
 • DFM recommendations and guidelines are designated by a registered symbol ® or “g” after the rule number.
 • A registered symbol “[U]“ is marked after the rule number as the rule is not checked by DRC.
 • Bracket usage in the rules should be noted carefully:
 • Parentheses ( ) are used for explanation.
 • Square brackets [ ] are used for certain conditions.
 • Curved brackets { } are used to indicate that an operation is performed.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 96 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.2 Special Geometries Used in Physical Design Rules

 4.2.1 Derived Geometries


ACTIVE N+ACTIVE OR P+ACTIVE
ALLOD OD OR DOD
Butted_STRAP STRAP TOUCH ACTIVE
FIELD NOT OD
FIELD PO PO NOT OD
GATE PO AND OD
N+ACTIVE (NP AND OD) NOT NW
N+OD NP AND OD
NW STRAP (NP AND OD) AND NW
NW1V NW NOT OD2
NW2V NW AND OD2
NWROD (NW INTERACT NWDMY) INTERACT RPO
NWRSTI (NW INTERACT NWDMY) NOT INTERACT RPO
PW NOT NW
OD2 OD_18, OD_25, OD_33
P+ACTIVE (PP AND OD) AND NW
P+OD PP AND OD
PW STRAP (PP AND OD) NOT NW
STRAP NW STRAP OR PW STRAP

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 97 of 705
whole or in part without prior written permission of TSMC.

|Term|Definition|
|---|---|
|ACTIVE|N+ACTIVE OR P+ACTIVE|
|ALLOD|OD OR DOD|
|S Butted_STRAP|STRAP TOUCH ACTIVE|
|h FIELD|T NOT OD|
|a FIELD PO|S PO NOT OD|
|n GATE|M PO AND OD|
|g N+ACTIVE|C (NP AND OD) NOT NW|
|h N+OD|NP AND OD|
|NW STRAP|C a (NP AND OD) AND NW|
|NW1V|i o NW NOT OD2|
|NW2V|I n NW AND OD2|
|NWROD|C f (NW INTERACT NWDMY) INTERACT RPO|
|NWRSTI|i T d (NW INTERACT NWDMY) NOT INTERACT RPO|
|PW|e e NOT NW|
|OD2|1 c n OD_18, OD_25, OD_33|
|P+ACTIVE|2 h t (PP AND OD) AND NW|
|P+OD|8 i . a PP AND OD|
|PW STRAP|5 1 & l (PP AND OD) NOT NW|
|STRAP|7 0 I I NW STRAP OR PW STRAP|


-----

###### 4.2.2 Special Definition

Term Definition

|Term|Definition|
|---|---|
|NW|N-WELL|
|RW|PW inside DNW|
|MOS|Transistor structure consisting of a source, a drain, and a gate.|
|NMOS|N type MOS|
|PMOS|P type MOS|
|HV NMOS|N type HVMOS|
|HV PMOS|P type HVMOS|
|S DOD|T Dummy OD|
|h DPO|S Dummy PO|
|a DMx|Dummy Metal|
|n DMx_O|M OPC dummy metal. The rules of DMx_O are the same as real metal, Mx.|
|g Chip edge|C “Chip” doesn’t include seal ring and assembly isolation.|
|h Assembly isolation|C a The region between the seal ring and chip edge|
|End-cap|i o The PO extension of a transistor gate in the width direction onto the field.|
|CUP|I n Wire bond pad design for Circuit Under Pad|
|Guard ring|C f i Complete un-broken ring-type OD and M1 with CO as many as possible, T d connected to Vdd or Vss.|
|N+ guard-ring|e e Complete un-broken ring-type (NP AND OD) and M1 with CO as many as 1 possible, connected to Vdd.|
|P+ guard-ring|c n 2 h t Complete un-broken ring-type (PP AND OD) and M1 with CO as many as 8 i . possible, connected to Vss.|
|HV NMOS cluster|a 5 1 l A group of HV NMOSs|
|HV PMOS cluster|& 7 0 I A group of HV PMOSs|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 98 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.3 Definition of Layout Geometrical Terminology
 Width: Distance of interior-facing edge for single layer. (W)


###### Space: Distance of exterior-facing edge for one or two layer (S)
```
                        SSSS
   SSSS SSSS

```

###### Overlap: Distance of interior-facing edge for two layers (O)

 Enclosure: Distance of inside edge to outside edge (Fully inside) (EN)

|&|l a 3 2 7 5 . d n I|
|---|---|
|9 0|2 7 d n I|
|/||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 99 of 705
whole or in part without prior written permission of TSMC.


-----

###### Extension: Distance of inside edge to outside edge (EX)

 Interact with:

|h|h g n a|
|---|---|
|||

|S|Col2|
|---|---|
|M||
|||


###### Inside:

 Outside:


###### AREA (A):

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 100 of 705
whole or in part without prior written permission of TSMC.


-----

###### ENCLOSED Area (A):

 3-Neighboring:


###### Projection: Individual projection (L1, L2) Union projection (L1 + L2)

 L2
 L1

 Parallel run length:

|C Tec Union projection (L1 + L2)|C Tec ction (L1 + L2)|
|---|---|
|e 1|e|
|L1|L2|
|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 101 of 705
whole or in part without prior written permission of TSMC.


-----

###### Size up a  Size down b

 a b original


###### Butted

 Guardring

|S Butted|Col2|
|---|---|
|S|h g|
|n a h||
|||


###### Cut

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 102 of 705
whole or in part without prior written permission of TSMC.

|10|2 h. &In 10/09/20|
|---|---|
|||
|||
|||

|Inf 723 Prom|Col2|Inform m|
|---|---|---|
|o m||i t|
||||
||||


-----

###### Channel width

 PO

 OD

 Channel length

|Col1|dth|Col3|
|---|---|---|
||PO||
|OD|||
||||

|Col1|an ngth|Col3|
|---|---|---|
||n PO||
|OD|h g|I i a|
||||


###### Vertex: Polygon whose edge form an angle

Vertex

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 103 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.4 Minimum Pitches

CLN65G/LP/HS
Layer
(Unit: µm)

OD interconnect pitch 0.19 (W/S=0.08/0.11)
OD interconnect width 0.08
OD transistor pitch 0.23 (W/S=0.12/0.11)
PO interconnect pitch (on STI) 0.18 (W/S=0.06/0.12)
PO interconnect width 0.06
PO transistor pitch (on OD) 0.19 (W/S=0.06/0.13)
Minimum length of a transistor 0.06
Minimum width of a transistor 0.12
N+/P+ spacing 0.32
M1 pitch 0.18 (W/S=0.09/0.09)
Mx pitch 0.20 (W/S=0.10/0.10)
My pitch 0.40 (W/S=0.20/0.20)
Mz pitch 0.80 (W/S=0.40/0.40)
Mr pitch 1.0 (W/S=0.5/0.5)
Mu pitch 4.0 (W/S=2.0/2.0)
CTM pitch 2.8 (W/S=2.0/0.8)
CBM pitch 4.8 (W/S=2.8/2.0)
CO pitch 0.20 (W/S=0.09/0.11)
CO pitch in different net 0.21 (W/S=0.09/0.12)
CO pitch in different net & parallel 0.23 (W/S=0.09/0.14)
CO ≥ 3 neighboring pitch 0.23 (W/S=0.09/0.14)
VIAx pitch 0.20 (W/S=0.10/0.10)
VIAx pitch in different net 0.23 (W/S=0.10/0.13)

VIAx ≥ 3 neighboring pitch 0.23 (W/S=0.10/0.13)
VIAy pitch 0.40 (W/S=0.20/0.20)
VIAy ≥ 3 neighboring pitch 0.45 (W/S=0.20/0.25)
VIAz pitch 0.70 (W/S=0.36/0.34)

VIAz ≥ 3 neighboring Pitch 0.90 (W/S=0.36/0.54)
VIAr pitch 0.90 (W/S=0.46/0.44)

VIAr ≥ 3 neighboring pitch 1.12 (W/S=0.46/0.66)
VIAu pitch 0.70 (W/S=0.36/0.34)

VIAu ≥ 3 neighboring Pitch 0.90 (W/S=0.36/0.54)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 104 of 705
whole or in part without prior written permission of TSMC.

|Layer|CLN65G/LP/HS (Unit: µm)|
|---|---|
|OD interconnect pitch|0.19 (W/S=0.08/0.11)|
|OD interconnect width|0.08|
|OD transistor pitch|0.23 (W/S=0.12/0.11)|
|PO interconnect pitch (on STI)|0.18 (W/S=0.06/0.12)|
|PO interconnect width|0.06|
|S PO transistor pitch (on OD)|0.19 (W/S=0.06/0.13)|
|T h Minimum length of a transistor|0.06|
|S a Minimum width of a transistor|0.12|
|M n N+/P+ spacing|0.32|
|g M1 pitch|0.18 (W/S=0.09/0.09)|
|h Mx pitch|C 0.20 (W/S=0.10/0.10)|
|a My pitch|C 0.40 (W/S=0.20/0.20)|
|i Mz pitch|o 0.80 (W/S=0.40/0.40)|
|I Mr pitch|n 1.0 (W/S=0.5/0.5)|
|C Mu pitch|f 4.0 (W/S=2.0/2.0)|
|T CTM pitch|i d 2.8 (W/S=2.0/0.8)|
|CBM pitch|e e 4.8 (W/S=2.8/2.0)|
|CO pitch|1 c 0.20 (W/S=0.09/0.11)|
|CO pitch in different net|2 h 0.21 (W/S=0.09/0.12)|
|CO pitch in different net & parallel|8 . 0.23 (W/S=0.09/0.14)|
|1 CO ≥ 3 neighboring pitch|5 & 0.23 (W/S=0.09/0.14)|
|VIAx pitch|7 0 I 0.20 (W/S=0.10/0.10)|
|VIAx pitch in different net|/ n 0 0.23 (W/S=0.10/0.13)|
|VIAx ≥ 3 neighboring pitch|d 9 0.23 (W/S=0.10/0.13)|
|VIAy pitch|/ . 0.40 (W/S=0.20/0.20)|
|VIAy ≥ 3 neighboring pitch|2 0 0.45 (W/S=0.20/0.25)|
|VIAz pitch|1 0.70 (W/S=0.36/0.34)|
|VIAz ≥ 3 neighboring Pitch|2 0.90 (W/S=0.36/0.54)|
|VIAr pitch|0.90 (W/S=0.46/0.44)|
|VIAr ≥ 3 neighboring pitch|1.12 (W/S=0.46/0.66)|
|VIAu pitch|0.70 (W/S=0.36/0.34)|
|VIAu ≥ 3 neighboring Pitch|0.90 (W/S=0.36/0.54)|


-----

###### 4.5 CLN65(Logic) Layout Rules and Guidelines

 4.5.1 Deep N-Well (DNW) Layout Rules (Mask ID: 119)
 [Optional] The purpose of DNW is to get PW isolated from substrate. DNW should also be drawn under NW for better latch-up immunity.
Rule No. Description Label Rule

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|S DNW.W.1|Width|A|≥|3.0|
|h DNW.S.1|T Space|B|≥|3.5|
|a DNW.S.2|S Space to NW with different potential|C|≥|2.5|
|n DNW.S.3|M Space to {N+ACTIVE outside DNW} except dummy TCD region (TCDDMY)|D|≥|1.65|
|g DNW.S.4|C RW space to {RW OR PW} with different potential|E|≥|1.0|
|DNW.S.5|h C a {RW OR PW} space to {RW INTERACT OD2} with different potential|F|≥|1.2|
|DNW.EN.1®|i o Recommended enclosure by NW for better noise isolation|G|≥|1.0|
|DNW.EN.3|I n Enclosure of N+ACTIVE|K|≥|0.56|
|DNW.O.1|C f Overlap of NW|H|≥|0.4|
|DNW.R.2|i T d RW is the PW in DNW||||
|DNW.R.3 U|e e Keep {NW INTERACT DNW} and PW in reverse bias||||
|DNW.R.4U|1 c n {NW INTERACT DNW} must be at the same potential||||
|DNW.R.5|2 h t i DNW cut N+ACTIVE is not allowed||||
|DNW.R.6g|8 . a 5 Recommend not using floating RW unless necessary, to avoid unstable 1 & l 7 device performance. 0 I DRC can flag RW is not with CO in PPOD, but DRC can not flag STRAP / I n 2 n is not connected to Vdd/Vss.||||


###### DNW


X RW X'

|Col1|E|2 RW|
|---|---|---|

|In 723 &Ind. Pro 0/09/201 nnected to Vdd/Vss.|Col2|In 723 &Ind. Pro /09/201 ss.|Col4|orma|Col6|
|---|---|---|---|---|---|
|0 r 1 o G N H DNW RRWW RW||0 r N||NW||
||1 o H DNW RRWW RW||H PW|||
||2 m E RW (F) E (F)|||||
|||||||


N[+] ACTIVE


RW (PW inside DNW)

NW


C
B

NW
DNW
A


DNW

|DNW A|Col2|DNW A|Col4|
|---|---|---|---|


Cross Section (X-X') for NW, RW, and DNW


X


X'


PW

|NW|RW|NW|RW|NW|
|---|---|---|---|---|


DNW


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 105 of 705
whole or in part without prior written permission of TSMC.


-----

X X'

###### E RW (F)

 D

C
B

RW (P-well in DNW) NW

|Col1|Col2|
|---|---|
||C B|


NW


DNW

Cross Section (X-X') for NW, RW, and DNW

X'
X

|Col1|Col2|
|---|---|
|G NW H DNW RRWW RW RW||
|E RW (F) D||
|C B NW W (P-well in DNW) N+ OD DNW NW A NW||

|NW|M RW|NW|RW|NW|RW|NW|
|---|---|---|---|---|---|---|


DNW


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 106 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.2 Gate Oxide and Diffusion (OD) Layout Rules (Mask ID: 120)

Rule No. Description Label Rule

OD.W.1 Width A ≥ 0.08

OD.W.2 Width of MOS (≤ 1.2V) [for core device] B ≥ 0.12
OD.W.2® Recommended width of MOS (≤ 1.2V) [for core device] B ≥ 0.15

OD.W.3 Width of MOS (> 1.2V to ≤ 3.3V) [for I/O device] C ≥ 0.4

OD.W.4 Width of 45-degree bent OD D ≥ 0.18
Please make sure the vertex of 45-degree pattern is on 5nm grid (refer
to the guideline, G.6g[U], in section 3.7)

OD.S.1 Space E ≥ 0.11
OD.S.1® Recommended minimum OD space to reduce the short possibility E ≥ 0.14
caused by particle

OD.S.2 Space (inside OD2) F ≥ 0.18

OD.S.3 Space of two ODs (width (W) > 0.15 µm), if the parallel run length (L) ≥ G ≥ 0.13
0.2 µm

OD.S.3.1 Space to OD (width (W) > 0.15 µm), if the parallel run length (L) ≥ 0.2 G1 ≥ 0.125
µm

OD.S.4 Space to 45-degree bent OD H ≥ 0.18
OD.S.5 Space between two segments of a U-shape or an O-shape OD (notch I ≥ 0.18
only)

OD.S.6® Recommended space to OD [OD area > 4,000,000 µm²]. N ≥ 0.35
OD.A.1 Area J ≥ 0.054

OD.A.2 Enclosed area K ≥ 0.085

OD.L.1 Maximum length of {ACTIVE (source) [width < 0.15 µm] interacts with O ≤ 0.5
butted_STRAP}

OD.L.2 Maximum OD length [OD width is < 0.15 µm] between two contacts as M ≤ 25
well as between one contact and the OD line end

OD.DN.1 {OD OR DOD} density across full chip ≥ 25%

≤ 75%

OD.DN.2 {OD OR DOD} local density ≥ 20%

≤ 80%
(outside OD2)
≤ 90%

OD.DN.3 {OD OR DOD} local density inside ODBLK ≥ 20%

≤ 80%
(outside OD2)

≤ 90%

1. OD.DN.2 and OD.DN.3 are checked over any 150 µm x 150 µm
window (stepping in 75 µm increments).
######  2. (outside OD2) means the overlapped width between the checking window and OD2 layer is smaller than 37.5 µm.
3. For OD.DN.2/OD.DN.3, the following regions can be excluded:
o (CB sizing 2) for high speed/RF products for 20% rule
o NWDMY/FW/LMARK/LOGO/INDDMY for 20% rule
o Chip corner stress relief and seal ring for 20%/80%/90% rule
4. OD.DN.2 is applied while the width of ((checking window NOT the
item 3) ≥ 37.5 µm.
5. OD.DN.3 must be followed for every defined ODBLK region. This

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 107 of 705
whole or in part without prior written permission of TSMC.

|Col1|(Mask ID: 120)|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
|OD.W.1|Width|A|≥|0.08|
|OD.W.2|Width of MOS (≤ 1.2V) [for core device]|B|≥|0.12|
|OD.W.2®|Recommended width of MOS (≤ 1.2V) [for core device]|B|≥|0.15|
|OD.W.3|Width of MOS (> 1.2V to ≤ 3.3V) [for I/O device]|C|≥|0.4|
|S h OD.W.4 a|T Width of 45-degree bent OD S Please make sure the vertex of 45-degree pattern is on 5nm grid (refer to the guideline, G.6gU, in section 3.7)|D|≥|0.18|
|n OD.S.1|M Space|E|≥|0.11|
|OD.S.1®|g C Recommended minimum OD space to reduce the short possibility h caused by particle|E|≥|0.14|
|OD.S.2|C a Space (inside OD2)|F|≥|0.18|
|OD.S.3|i o Space of two ODs (width (W) > 0.15 µm), if the parallel run length (L) ≥ I n 0.2 µm|G|≥|0.13|
|OD.S.3.1|C f i Space to OD (width (W) > 0.15 µm), if the parallel run length (L) ≥ 0.2 d µm|G1|≥|0.125|
|OD.S.4|T e e Space to 45-degree bent OD|H|≥|0.18|
|OD.S.5|1 c n Space between two segments of a U-shape or an O-shape OD (notch 2 t only)|I|≥|0.18|
|OD.S.6®|h 8 i . Recommended space to OD [OD area > 4,000,000 µm²].|N|≥|0.35|
|OD.A.1|a 5 1 l Area|J|≥|0.054|
|OD.A.2|& 7 0 I I Enclosed area|K|≥|0.085|
|OD.L.1|/ n 2 n Maximum length of {ACTIVE (source) [width < 0.15 µm] interacts with 0 d 3 f butted_STRAP}|O|≤|0.5|
|OD.L.2|9 o / . Maximum OD length [OD width is < 0.15 µm] between two contacts as 2 well as between one contact and the OD line end|r M|≤|25|
|OD.DN.1|P 0 r {OD OR DOD} density across full chip 1 o|a m|≥|25%|
||||≤|75%|
|OD.DN.2|2 m {OD OR DOD} local density o t i||t i ≥|20%|
||||o ≤|80% n (outside OD2)|
||||≤|90%|
|OD.DN.3|o {OD OR DOD} local density inside ODBLK|e C n|≥|20%|
||||≤|80% (outside OD2)|
||||≤|90%|
||1. OD.DN.2 and OD.DN.3 are checked over any 150 µm x 150 µm window (stepping in 75 µm increments). 2. (outside OD2) means the overlapped width between the checking window and OD2 layer is smaller than 37.5 µm. 3. For OD.DN.2/OD.DN.3, the following regions can be excluded: o (CB sizing 2) for high speed/RF products for 20% rule o NWDMY/FW/LMARK/LOGO/INDDMY for 20% rule o Chip corner stress relief and seal ring for 20%/80%/90% rule 4. OD.DN.2 is applied while the width of ((checking window NOT the item 3) ≥ 37.5 µm. 5. OD.DN.3 must be followed for every defined ODBLK region. This||n|r e t|


-----

|tsm|mc Confidential – Do Not Copy Document N Version|No. : T-N : 2.1|N65-C|CL-DR-001|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
||rule is only applied while the width of ((checking window AND ODBLK) NOT item 3) ≥ 37.5 µm.||||
|OD.R.1|OD must be fully covered by {NP OR PP} except for {DOD OR NWDMY}||||
|DOD.R.1*|DOD is a must. DOD CAD layer (TSMC default, 6;1) must be different from OD’s.||||
|OD.L.2gU|It is strongly suggested to limit the max interconnect length (M) to be as short as possible to avoid high Rs variation by salicidation.||||


Table Notes:

- In order to meet the extremely tight requirement in terms of process control for STI etch, polish as well as channel length
definition (inter-level dielectric (ILD) planarization), you must fill the DOD globally and uniformly even if the originally
drawn OD already satisfies the required OD density rule (OD.DN.1~OD.DN.3). It is recommended to manually add DOD
uniformly inside regions covered by the ODBLK layer, to gain better process window and electrical performance.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 108 of 705
whole or in part without prior written permission of TSMC.


-----

###### OD

  - 0.15

|W|Col2|Col3|<=0.1|L 5|
|---|---|---|---|---|
|h S||||L T|
|a n W > 0.15|||||

|Col1|Col2|Col3|
|---|---|---|
||||
|W > 0.15|||

|Col1|TSM gh .15|
|---|---|
||OD a B i|
|PO|C I|
|||

|Col1|C|Col3|
|---|---|---|
|i d PO|||
||e||


O

BUTTED
BUTTED


G1


G

W > 0.15 W > 0.15


###### OD


###### OD2


OD
OD K

###### J

O < 0.15


K


###### OD ( >4,000,000 µµµµm^2)

 N


BUTTED

No need to follow
OD.L.1
< 0.15

|10|10/ K|&In 10/09/20 K OD|&Ind /201|
|---|---|---|---|
||PO|||
||||BUT|
|OD||< 0.15||
|||O||
|||||

|BUTTED|Col2|Col3|
|---|---|---|
|O < 15 PO O D||O|

|Col1|Col2|Col3|
|---|---|---|
||PO|OD|
||||


H

###### I H
OD

|3 Prom|3 romot OD (|moti > N|
|---|---|---|
||||
||I||



- 0.15



- 0.15

|Col1|Col2|Col3|
|---|---|---|
||PO|OD|
||||

|BUT < 0.15 O < 0.15 PO OD|Col2|Col3|
|---|---|---|
||||
||PO|OD|
||||


M ≤≤≤≤ 25 µm

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 109 of 705
whole or in part without prior written permission of TSMC.

|OD.L.1 < 0.15 W < 0.15 µm|Col2|Col3|Col4|n Cente|Col6|Col7|
|---|---|---|---|---|---|---|
||||||||
|||||||e|
|||||||r|


-----

###### 4.5.3 N-Well (NW) Layout Rules

Rule No. Description

NW.W.1 Width

NW.S.1 Space
NW.S.2 Space of two NW1V with different potentials (*)

NW.S.3 NW1V space to NW2V with different potentials (*)

NW.S.4 Space of two NW2V with different potentials (*)

NW.S.5 Space to PW STRAP
NW.S.6 Space to N+ACTIVE except dummy TCD region (TCDDMY)

NW.S.7 Space to {N+ACTIVE INTERACT OD2}

NW.EN.1 Enclosure of NW STRAP

NW.EN.2 Enclosure of P+ACTIVE
NW.EN.3 Enclosure of {P+ACTIVE INTERACT OD2}

NW.A.1 Area

NW.A.3 Area [one of the edge length < 0.8µm]

NW.A.2 Enclosed area
NW.A.4 Enclosed area [one of the enclosed edge length < 0.8µm]

NW.R.1g Recommend not using floating well unless necessary, to avoid unstable
device performance.
DRC can flag both NW is not with CO in NPOD and PW is not with CO in
PPOD, but DRC can not flag STRAP is not connected to Vdd/Vss.

###### (*) DRC implementation is on different nets.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|NW.W.1|Width|A|≥|0.47|
|NW.S.1|Space|C|≥|0.47|
|NW.S.2|Space of two NW1V with different potentials (*)|D|≥|1.00|
|NW.S.3|NW1V space to NW2V with different potentials (*)|E|≥|1.20|
|NW.S.4|Space of two NW2V with different potentials (*)|F|≥|1.20|
|NW.S.5|Space to PW STRAP|G|≥|0.16|
|S NW.S.6|Space to N+ACTIVE except dummy TCD region (TCDDMY)|H|≥|0.16|
|h NW.S.7|T Space to {N+ACTIVE INTERACT OD2}|I|≥|0.31|
|a NW.EN.1|S Enclosure of NW STRAP|K|≥|0.16|
|n NW.EN.2|M Enclosure of P+ACTIVE|L|≥|0.16|
|NW.EN.3|g C Enclosure of {P+ACTIVE INTERACT OD2}|M|≥|0.31|
|NW.A.1|h Area|O|≥|0.64|
|NW.A.3|C a Area [one of the edge length < 0.8µm]|Q|≥|1|
|NW.A.2|i o Enclosed area|P|≥|0.64|
|NW.A.4|I n C Enclosed area [one of the enclosed edge length < 0.8µm]|R|≥|1|
|NW.R.1g|f i Recommend not using floating well unless necessary, to avoid unstable T d device performance. e e 1 DRC can flag both NW is not with CO in NPOD and PW is not with CO in c n PPOD, but DRC can not flag STRAP is not connected to Vdd/Vss.||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 110 of 705
whole or in part without prior written permission of TSMC.


-----

###### NW


###### <0.8


###### <0.8

 <0.8

|Col1|D|Col3|
|---|---|---|


###### NW NW
 NW NW
 NW

 L H

 L H
 P[+] OD N[+] OD

 N[+] OD P[+] OD
 K G

 OD2
 M
 P[+] OD N[+] OD I

 NW

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 111 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.4 N-Well Resistor Within OD (NWROD) Layout Rules

Rule No. Description Label Rule

NWROD.W.1 Width A ≥ 1.8

NWROD.S.1 Space to NWROD or to NW B ≥ 1.2

NWROD.S.2 Space to RPO C ≥ 0.3

NWROD.S.3® Recommended RPO space to CO in NW resistor within OD for SPICE G = 0.3
simulation accuracy

NWROD.EN.1 Enclosure by OD D ≥ 1.0

NWROD.EN.2 Enclosure of CO E ≥ 0.3

NWROD.O.1 RPO overlap of NP. Use exact value (0.4um) on sides touching F = 0.4
NWDMY.

NWROD.O.2 {OD AND NWDMY} overlap of {NP, PP, VTH_N, VTH_P, VTL_N, or
VTL_P} (all implant layers except NW) is not allowed.

NWROD.R.1® Recommended length/width ≥ 5, length ≥ 20 in NW resistor within OD
for SPICE simulation accuracy (length/width is un-checkable).

NWROD.R.3g Recommended to use rectangle shape resistor for the SPICE
simulation accuracy.
DRC can flag {NWDMY AND NW} is not a rectangle.

NWROD.R.4 Only one NW in NWROD is allowed in one OD.
NWROD.R.5 Only two NPs in NWROD is allowed in one OD.
NWROD.R.6 Only two RPO holes (Sailcide) in NWROD are allowed in same OD
NWROD.R.7 For U-shape or S-shape NWROD, both OD and NW must be Ushape or S-shape and the OD edge must be parallel to the NW edge.
DRC can only flag the pattern without OD space while 2 edges of NW

[NW space or notch <= 5 um] parallel run length > 0 um.

Table Notes:
The mean value and deviation of an N-Well resistor will depend on the layout and dimension.
Dummy layer NWDMY is needed for DRC and LVS.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|NWROD.W.1|Width|A|≥|1.8|
|NWROD.S.1|Space to NWROD or to NW|B|≥|1.2|
|NWROD.S.2|Space to RPO|C|≥|0.3|
|NWROD.S.3®|Recommended RPO space to CO in NW resistor within OD for SPICE simulation accuracy|G|=|0.3|
|NWROD.EN.1|Enclosure by OD|D|≥|1.0|
|S NWROD.EN.2|Enclosure of CO|E|≥|0.3|
|h NWROD.O.1|T RPO overlap of NP. Use exact value (0.4um) on sides touching S NWDMY.|F|=|0.4|
|a n NWROD.O.2|M {OD AND NWDMY} overlap of {NP, PP, VTH_N, VTH_P, VTL_N, or VTL_P} (all implant layers except NW) is not allowed.||||
|g NWROD.R.1®|C h Recommended length/width ≥ 5, length ≥ 20 in NW resistor within OD for SPICE simulation accuracy (length/width is un-checkable).||||
|NWROD.R.3g|C a Recommended to use rectangle shape resistor for the SPICE i o simulation accuracy. I n DRC can flag {NWDMY AND NW} is not a rectangle.||||
|NWROD.R.4|C f Only one NW in NWROD is allowed in one OD.||||
|NWROD.R.5|i T d Only two NPs in NWROD is allowed in one OD.||||
|NWROD.R.6|e e Only two RPO holes (Sailcide) in NWROD are allowed in same OD||||
|NWROD.R.7|1 c n 2 For U-shape or S-shape NWROD, both OD and NW must be U- h t shape or S-shape and the OD edge must be parallel to the NW edge. 8 i . a DRC can only flag the pattern without OD space while 2 edges of NW 1 5 l [NW space or notch <= 5 um] parallel run length > 0 um.||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 112 of 705
whole or in part without prior written permission of TSMC.


-----

###### NWROD


###### C 0.3

 D 1.0


NWROD.R.4 NWROD.R.5

NP NP

NW NW

NWDMY

NW

OD


OD

|Col1|1|den 12 NWROD.R.5|n|Col5|
|---|---|---|---|---|
|||1|||
||NP .|n 2 NP|t NP i|a|
|||8 5 NW|||
|||7 &|||
||I 2 O n 3 NWDMY d 9 .|2 I|||


NWDMY

OD [NWROD.R.7]

|Col1|Col2|T NWROD.R.4|Col4|
|---|---|---|---|
|||||
||||O|
|||NW||
|||||
|||NW||
|||||
|||NWDMY||

|Col1|Col2|NWROD.R.6|Col4|Col5|Col6|
|---|---|---|---|---|---|
|||||||
|f n||RPO||||
||||RPO|||
|||NW||||
|||||||
||f|||||
|||o NW||||
|||r||||


NWDMY


NWDMY

The layout is uncheckable

|Col1|Col2|om 12 NWROD.R.7|Col4|Col5|
|---|---|---|---|---|
||||||
|||OD NW|||
||||||
||||||
||||||
||||||

|Col1|Col2|ormation NWROD.R.7 NWDMY|Col4|
|---|---|---|---|
|||o||
|i t o||n OD NW o n C e n||
|||||
|||||
|||t NWDMY||

|Col1|OD NWROD.R.7|Col3|Col4|Col5|
|---|---|---|---|---|
||NW||||
|||NW|||
||||||
||||||
||||||
||NWDMY||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 113 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.5 N-Well Resistor Under STI (NWRSTI) Layout Rules

Rule No. Description Label Rule

NWRSTI.W.1 Width A ≥ 1.8

NWRSTI.S.1 Space to NWRSTI or to NW B ≥ 1.2

NWRSTI.EN.1 NP enclosure of OD C ≥ 0.4

NWRSTI.EN.2 OD enclosure of CO D ≥ 0.3

NWRSTI.EN.2® Recommended OD enclosure of CO in NW resistor under STI for D = 0.3
SPICE simulation accuracy

NWRSTI.EN.3 Enclosure of CO E ≥ 0.3

NWRSTI.EX.1 OD extension on NWRSTI F ≥ 0.3

NWRSTI.O.1 {NP INTERACT NWDMY} overlap of {PP, VTH_P, or VTL_P} (all ptype implant layers) is not allowed

NWRSTI.R.1® Recommended length/width ≥ 5, length ≥ 20 in NW resistor within
OD for SPICE simulation accuracy (length/width is un-checkable).

NWRSTI.R.3g Recommended to use rectangle shape resistor for the SPICE
simulation accuracy.
DRC can flag {NWDMY AND NW} is not a rectangle.

###### NWRSTI

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|NWRSTI.W.1|Width|A|≥|1.8|
|NWRSTI.S.1|Space to NWRSTI or to NW|B|≥|1.2|
|NWRSTI.EN.1|NP enclosure of OD|C|≥|0.4|
|NWRSTI.EN.2|OD enclosure of CO|D|≥|0.3|
|NWRSTI.EN.2®|Recommended OD enclosure of CO in NW resistor under STI for SPICE simulation accuracy|D|=|0.3|
|NWRSTI.EN.3|Enclosure of CO|E|≥|0.3|
|S NWRSTI.EX.1|T OD extension on NWRSTI|F|≥|0.3|
|h a NWRSTI.O.1|S {NP INTERACT NWDMY} overlap of {PP, VTH_P, or VTL_P} (all p- type implant layers) is not allowed||||
|n g NWRSTI.R.1®|M C Recommended length/width ≥ 5, length ≥ 20 in NW resistor within OD for SPICE simulation accuracy (length/width is un-checkable).||||
|NWRSTI.R.3g|h C Recommended to use rectangle shape resistor for the SPICE a simulation accuracy. i o DRC can flag {NWDMY AND NW} is not a rectangle.||||


F
0.3


NP NP

NWDMY

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 114 of 705
whole or in part without prior written permission of TSMC.

|Col1|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|OD||||OD 0. E 0.3|
|||C 0.4 D 0.3|||
|||NW|||
||||||


-----

###### 4.5.6 Native Device (NT_N) Layout Rules NT_N, Native NMOS Blocked Implant Definition
 This layer is used to block NW and PW implant. If you use native NMOS devices in a circuit design, use this drawn layer with NW to generate PW. 

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|NT_N.W.1|Width|A|≥|0.47|
|NT_N.W.2|Channel length of core native device [for G/GP/(G in LPG process)]|B|≥|0.20|
|NT_N.W.2.1|Channel length of core native device [for LP/ULP/(LP in LPG process)]|B|≥|0.30|
|S NT_N.W.2.2 h|T Channel length of core native device [for LP/ULP/(LP in LPG process) with limited E and M (E<=1um, M<=0.5um)]|B|≥|0.20|
|a NT_N.W.2.3|S Channel length of core native device [Only for N55LP]|B|≥|0.20|
|n NT_N.W.3|M Channel length of 2.5V or 3.3V native device|C|≥|1.20|
|NT_N.W.4|g C Channel length of 1.8V native device|D|≥|0.8|
|NT_N.W.5|h Channel width|E|≥|0.5|
|NT_N.S.1|C a i Space|F|≥|0.47|
|NT_N.S.2|o I Space to [Active outside NT_N]|G|≥|0.38|
|NT_N.S.3|n C f Space to NW|H|≥|1.20|
|NT_N.EN.1|i T d Enclosure of N+OD. e|I|≥|0.26|
||||≤|0.285|
|NT_N.EX.1|e 1 c n PO extension on {OD inside NT_N} (PO endcap)|J|≥|0.35|
|NT_N.A.1|2 h t Area|K|≥|0.64|
|NT_N.A.3|8 i . a Area [one of the edge length < 0.8µm]|N|≥|1.0|
|NT_N.A.2|5 1 & l Enclosed area|L|≥|0.64|
|NT_N.A.4|7 0 I I 2 / Enclosed area [one of the enclosed edge length < 0.8µm]|O|≥|1.0|
|NT_N.R.1|n n 0 3 f Overlap of {NW OR DNW} is not allowed||||
|NT_N.R.2|d 9 o P+ Gate is not allowed in NT_N||||
|NT_N.R.3|/ . r 2 P m Only one OD region is allowed in NT_N 0 l except NMOS capacitors with the same potential. r l You have to draw a NCap_NTN layer to cover the NMOS capacitors. 1 o 2 The NCap_NTN enclosure of OD have to be ≥ 0um. m l DRC also flags NCap_NTN and OD, which is outside of the NCap_NTN, in the same NT_N.|o i t a|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 115 of 705
whole or in part without prior written permission of TSMC.


-----

###### NT_N


<0.8

<0.8


L


O

|Col1|Col2|Col3|Col4|
|---|---|---|---|
|||||
|C a i OD I M C|||I M n f i d|
||OD M|o E|M n f|
|||||
||||i|
|||||

|<0.8 L O <0.8 ACTIVE T S OD A B,C,D M G C POLY h F C a i o OD M I H I n M C E f i T d J e e PW 1|NW|
|---|---|


###### NT_N.R.3


###### NT_N


###### NT_N


###### Prohibited Allowed

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 116 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.7 Thick Oxide (OD2) Layout Rules (Mask ID: 152)
 Define thick oxide area of 1.8V or 2.5V or 3.3V I/O transistors.  The OD_33 layer (CAD layer: 15) is used for 3.3V gate oxide area. The OD_25 layer (CAD layer: 18) is used for 2.5V gate oxide area. The OD_18 layer (CAD layer: 16) is used for 1.8V gate oxide area. OD2 refers to any thick oxide device, for example, OD2 = OD_18, OD_25, OD_33.

|S|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
|S OD2.W.1|T Width|A|≥|0.47|
|h OD2.W.2|S Width of {OD2 OR (NW OR NT_N)}|L|≥|0.47|
|a OD2.S.1|M Space|B|≥|0.47|
|OD2.S.2|n g Space to {ACTIVE OR GATE}|C|≥|0.27|
|OD2.S.3|C h Space to 1.0V or 1.2V GATE in S/D direction.|D|≥|0.34|
|OD2.S.4|C a Space to NW. Space = 0 is allowed.|E|≥|0.47|
|OD2.S.5|i o Space of {NW NOT OD2}|M|≥|0.47|
|OD2.S.6|I n Space of {NW AND OD2}|O|≥|0.47|
|OD2.S.7|C f i Space of {OD2 NOT (NW OR NT_N)}|N|≥|0.47|
|OD2.EN.1|T d Enclosure of 1.8V or 2.5V or 3.3V Gate in S/D direction.|G|≥|0.34|
|OD2.EX.1|e e NW extension on OD2. Extension = 0 is allowed.|H|≥|0.47|
|OD2.EX.2|1 c n 2 Extension on NW. Extension = 0 is allowed.|I|≥|0.47|
|OD2.EX.3|h t 8 i Extension on {ACTIVE OR GATE}|J|≥|0.27|
|OD2.O.1|. a 5 Overlap of NW. Overlap = 0 is allowed.|K|≥|0.47|
|OD2.R.1|1 & l 7 0 OD_18, OD_25 and OD_33 cannot be used on same die.||||
|OD2.R.2U|I / I 2 n If the OD is shared by core and IO, the OD must be same potential||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 117 of 705
whole or in part without prior written permission of TSMC.


-----

###### OD2


###### E

|Col1|Col2|Col3|C|Col5|Col6|
|---|---|---|---|---|---|
|||J||||
|g|PO|S M D G C|PO||G OD|
|h C J a i o||||||


###### OD2.R.2[U]


###### NW


###### OD2


###### OD2 NW

 O


###### NW M

|8 5 N & 7 NW M I|O 2|
|---|---|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 118 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.8 Dual Core Oxide (DCO) Rules Layout Rules (MASK ID:153)
 DCO is a layer to cover G core device in N65LPG process.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|DCO.W.1|Width|A|≥|0.4|
|DCO.S.1|Space|B|≥|0.4|
|DCO.S.2|Space to ACTIVE|C|≥|0.055|
|S DCO.S.3|Space to LP (core 1.2V) Gate in S/D direction.|D|≥|0.185|
|h DCO.S.4|T Space to LP (core 1.2V) Gate in end-cap direction.|D1|≥|0.16|
|a DCO.S.5|S Space to NW. Space = 0 is allowed.|E|≥|0.18|
|DCO.S.6|M n Space to OD2. Space = 0 is allowed.|F|≥|0.4|
|DCO.EN.1|g C Enclosure of G (core 1.0V) Gate in S/D direction.|G|≥|0.185|
|DCO.EN.2|h Enclosure of G (core 1.0V) Gate in end-cap direction.|G1|≥|0.16|
|DCO.EX.1|C a NW extension on DCO. Extension = 0 is allowed.|H|≥|0.18|
|DCO.EX.2|i o Extension on NW. Extension = 0 is allowed.|I|≥|0.18|
|DCO.EX.3|I n C Extension on ACTIVE [without Gate]|J|≥|0.055|
|DCO.A.1|f i Area|M|≥|1.2|
|DCO.A.2|T d Enclosed area|N|≥|1.2|
|DCO.O.1|e e 1 Overlap of NW. Overlap = 0 is allowed.|K|≥|0.18|
|DCO.R.1U|c n 2 If the OD is shared by G and LP, the OD must be the same potential.||||
|DCO.R.2|h t 8 i . Overlap of OD2 is not allowed||||
|DCO.R.3|a 5 1 l RH cut DCO is not allowed||||
|DCO.R.4|& 7 0 I Point touch of corners is allowed [width ≥ 0.4µm].||||
|DCO.R.5|/ I n 2 n One-track (0.2µm) overlap / space are allowed [width ≥ 0.4µm].||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 119 of 705
whole or in part without prior written permission of TSMC.


-----

###### DCO


###### DCO

|Col1|Col2|
|---|---|
|DCO K I||


###### NW


###### DCO.R2


###### OD2


###### DCO


###### DCO G G

|DCO K|H NW|
|---|---|


###### F

|DCO|OD2|
|---|---|
|||


###### DCO DCO


###### RH

|Col1|Col2|Col3|Col4|Col5|TSM DCO|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
||||||S DCO G1||||
|||a||||1|||
|||n PO||D g h|G|PO|M G|C|
||||||a OD i G1|1|||
||DCO||||||||


###### E

|Col1|Col2|T|Col4|Col5|
|---|---|---|---|---|
|DCO|||e|c|
||||||


###### DCO.R3


###### DCO.R.4/DCO.R.5

 One-track overlap is


###### allowed

 0.2um0.2um0.2um0.2um 0.2um


###### One-track space
 is allowed


###### XXXX

|Point touch|P /201|Col3|Pro 1 One-tra|
|---|---|---|---|
|Point touch is allowed|0 1 2 DCO std cell||r o overlap allowe|
|DCO std cell|XXXX|0.2um DCO std cell||


###### Not allowed if space<0.4um

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 120 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.9 OD25_33 Layout Rules
 OD25_33 (CAD layer: 18;3) is used for 2.5V overdrive to 3.3V in N65G/GP/LP/LPG/ULP process and N55 GP/LP process.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|OD25_33.W.1|Channel length of 2.5V NMOS overdrive to 3.3V (NMOS Gate AND OD25_33) except gate without PO CO in RFDMY|A|≥|0.5|
|OD25_33.W.2|Channel length of 2.5V PMOS overdrive to 3.3V (PMOS Gate AND OD25_33) except gate without PO CO in RFDMY|B|≥|0.4|
|S h OD25_33.R.1 a|T (Gate AND OD25_33) can’t overlap OD_18 or OD_33 or OD25_18. S (Gate AND OD25_33) must be covered by OD_25. OD25_33 can’t cut GATE.||||


###### OD_25


###### OD25_33


###### NMOS Gate PMOS Gate
 PO PO OD A B

|Col1|PO|Col3|
|---|---|---|
||A|OD|
||||

|Col1|PO|Col3|
|---|---|---|
||B 1|d OD 2|
||||


###### OD25_33.R.1


###### OD25_33

 PO
 OD

 Gate

 OD_18 or OD_33 or OD25_18

|Col1|PO|Col3|
|---|---|---|
||Gat|OD e|
||||

|Col1|d 201 O|Col3|
|---|---|---|
||0 1 PO||
||Gat|2 OD e|
||||

|ntial 285723 h. &Ind. P 10/09/20 OD25_33|Col2|Col3|
|---|---|---|
|2 P 0 r 1 o PO 2 OD Gate|||
||P 0 1 PO 2 OD Gate||
||||


###### OD_25


###### OD25_33

|Col1|Col2|PO|a t OD i|
|---|---|---|---|
||||t OD i|
|o Gate t i o n||Gat|o e|
|||||
|C OD25_33 e||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 121 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.10 OD25_18 Layout Rules
 OD25_18 (CAD layer: 18;4) is only used for 2.5V underdrive to 1.8V in N65 G/GP/LP/LPG/ULP process and N55LP, not in N55 GP process . 2.5V underdrive to 1.8V is not offered in 2.5V native device.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|OD25_18.W.1|Channel length of 2.5V MOS underdrive to 1.8V (Gate AND OD25_18)|A|≥|0.26|
|OD25_18.R.1|(Gate AND OD25_18) can’t overlap OD_18 or OD_33 or OD25_33. (Gate AND OD25_18) must be covered by OD_25. OD25_18 can’t cut GATE.||||


###### OD_25


###### OD25_18


###### NMOS Gate PMOS Gate
 PO PO OD A A

|Col1|PO|Col3|
|---|---|---|
||A|C OD|
||||

|Col1|PO|Col3|
|---|---|---|
||A|f OD i d|
||1||


###### OD25_18.R.1


###### OD25_18

 PO
 OD

 Gate

 OD_18 or OD_33 or OD25_33

|Col1|PO|Col3|
|---|---|---|
||Gat|OD e|
||||

|Col1|d 201 O|Col3|
|---|---|---|
||1 PO||
||Gat|2 OD e|
||||

|ntial 285723 h. &Ind. P 10/09/20 OD25_18|Col2|Col3|
|---|---|---|
|2 P 0 r 1 o PO 2 OD Gate|||
||0 1 PO 2 OD Gate||
||||


###### OD_25

|Col1|Col2|PO|a t i OD|
|---|---|---|---|
||||t i OD|
|o Gate t i o n||Gat|o e|
|||||
|C OD25_18 e||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 122 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.11 Poly (PO) Layout Rules (Mask ID: 130)

 Rule No. Description Label
PO.W.1 Width A ≥ 0.06
PO.W.2 Channel length of 2.5V MOS B ≥ 0.28
PO.W.3 Channel length of 3.3V MOS except gate without PO CO in RFDMY (for C ≥ 0.38
2.5V overdrive to 3.3V, please refer to section 4.5.9)

PO.W.4 Channel length of 1.8 V MOS (for 2.5V underdrive to 1.8V, please refer to D ≥ 0.20
section 4.5.10)

PO.W.5 Width of 45-degree FIELD PO (except PO fuse element, POFUSE, E ≥ 0.19
156;0). DRC will also flag the width <0.08um in the POFUSE.
Please make sure the vertex of 45-degree pattern is on 5nm grid (refer to
the guideline, G.6g[U], in section 3.7)

PO.S.1 Space F ≥ 0.12
PO.S.1® Recommended minimum interconnect PO space to reduce the short F ≥ 0.15
possibility caused by particle

PO.S.2 GATE space in the same OD G ≥ 0.13
PO.S.2® Recommended GATE space in the same OD in LP/GP/LPG/ULP process G ≥ 0.2
to avoid Isat degradation

PO.S.2.1 Gate space [either one channel length > 0.09 µm] G1 ≥ 0.15
PO.S.3 {GATE inside OD2} space in the same OD H ≥ 0.25
PO.S.4 FIELD PO space to OD I ≥ 0.05
PO.S.4.1 Gate space when the area enclosed by L-shape OD and L-shape PO< I1 ≥ 0.15
0.0121 µm2

PO.S.4.1® Recommended gate space when the area enclosed by L-shape OD and I2 ≥ 0.20
L-shape PO< 0.0196 µm² for PO/OD rounding effect

PO.S.5 Space to L-shape OD when PO and OD are in the same MOS [channel J ≥ 0.10
width (W) < 0.15 µm]

PO.S.5® Recommended space to L-shape OD when PO and OD are in the same J ≥ 0.10
MOS [channel width (W) ≥ 0.15 µm] for stable Isat (avoid corner rounding
effect)

Recommended max. L-leg length when PO and OD are in the same MOS J1 ≤ 0.21

[channel width (W) ≥ 0.15 µm], if J<0.1. The recommendation is for stable
Isat (avoid corner rounding effect)

PO.S.6 L-shape PO space to OD when PO and OD are in the same MOS K ≥ 0.10

[channel width (W) < 0.15 µm]

PO.S.7 Space if at least one PO width is > 0.13 µm, and the PO parallel run L ≥ 0.18
length is > 0.18 µm (individual projection).

PO.S.9 Space of {PO AND RPO} N ≥ 0.25

Space at PO line-end (W<Q1=0.090) in a dense-line-end configuration: If
PO has parallel run length with opposite PO (measured with T1=0.035
extension) along 2 adjacent edges of PO [any one edge <Q1 distance

PO.S.10 S1/S2 ≥ 0.14

from the corner of the two edges], then one of the space (S1 or S2) needs
to be at least this value (except for small jog with edge length < 0.06
um(R))

Recommended space of gate poly [channel length ≤ 0.08um] to Z < 1.0
PO.S.11®
neighboring poly for PO gate CDU control.

PO.S.13® Recommended using the space ranges of gate poly to neighboring poly Z2 = 0.19~0.27/
for sensitive circuit with minimum PO width = 0.06 µm.

0.455~0.94

For space < 0.19 µm, extend the space whenever possible. The
recommendation is for PO gate CDU control.

PO.S.15 Large PO to gate [channel length <=0.08um] space.
The large PO is defined as PO area >=630um² and interact with regions

≥ 1.0

of density > 70% flagged by 30um x 30um (stepping 15um) window
density check. DPO will be excluded from density check.

PO.S.16 Space to 45-degree FIELD PO M ≥ 0.19
For sensitive circuit which needs precisely device parameter control, e.g.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 123 of 705
whole or in part without prior written permission of TSMC.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|PO.W.1|Width|A|≥|0.06|
|PO.W.2|Channel length of 2.5V MOS|B|≥|0.28|
|PO.W.3|Channel length of 3.3V MOS except gate without PO CO in RFDMY (for 2.5V overdrive to 3.3V, please refer to section 4.5.9)|C|≥|0.38|
|PO.W.4|Channel length of 1.8 V MOS (for 2.5V underdrive to 1.8V, please refer to section 4.5.10)|D|≥|0.20|
|S PO.W.5 h a|Width of 45-degree FIELD PO (except PO fuse element, POFUSE, T 156;0). DRC will also flag the width <0.08um in the POFUSE. S Please make sure the vertex of 45-degree pattern is on 5nm grid (refer to the guideline, G.6gU, in section 3.7)|E|≥|0.19|
|n PO.S.1|M Space|F|≥|0.12|
|PO.S.1®|g C Recommended minimum interconnect PO space to reduce the short possibility caused by particle|F|≥|0.15|
|PO.S.2|h C GATE space in the same OD|G|≥|0.13|
|PO.S.2®|a i o Recommended GATE space in the same OD in LP/GP/LPG/ULP process to avoid Isat degradation|G|≥|0.2|
|PO.S.2.1|I n Gate space [either one channel length > 0.09 µm]|G1|≥|0.15|
|PO.S.3|C f i {GATE inside OD2} space in the same OD|H|≥|0.25|
|PO.S.4|T d FIELD PO space to OD|I|≥|0.05|
|PO.S.4.1|e e 1 Gate space when the area enclosed by L-shape OD and L-shape PO< 0.0121 µm2|I1|≥|0.15|
|PO.S.4.1®|c n 2 h t Recommended gate space when the area enclosed by L-shape OD and 8 i . L-shape PO< 0.0196 µm² for PO/OD rounding effect|I2|≥|0.20|
|PO.S.5|a 5 1 & l Space to L-shape OD when PO and OD are in the same MOS [channel 7 width (W) < 0.15 µm]|J|≥|0.10|
|PO.S.5®|0 I / I n 2 n Recommended space to L-shape OD when PO and OD are in the same 0 3 f MOS [channel width (W) ≥ 0.15 µm] for stable Isat (avoid corner rounding 9 d o effect)|J|≥|0.10|
||/ . r Recommended max. L-leg length when PO and OD are in the same MOS 2 P [channel width (W) ≥ 0.15 µm] , if J<0.1. The recommendation is for stable 0 r Isat (avoid corner rounding effect)|J1 m|≤|0.21|
|PO.S.6|1 o L-shape PO space to OD when PO and OD are in the same MOS 2 [channel width (W) < 0.15 µm]|a K t|≥|0.10|
|PO.S.7|m Space if at least one PO width is > 0.13 µm, and the PO parallel run o length is > 0.18 µm (individual projection).|i L|o ≥|0.18|
|PO.S.9|t Space of {PO AND RPO}|N|n ≥|0.25|
|PO.S.10|i o Space at PO line-end (W<Q1=0.090) in a dense-line-end configuration: If PO has parallel run length with opposite PO (measured with T1=0.035 n extension) along 2 adjacent edges of PO [any one edge <Q1 distance from the corner of the two edges], then one of the space (S1 or S2) needs to be at least this value (except for small jog with edge length < 0.06 um(R))|S1/S2 C e|≥|0.14|
|PO.S.11®|Recommended space of gate poly [channel length ≤ 0.08um] to neighboring poly for PO gate CDU control.|n Z|< t|1.0|
|PO.S.13®|Recommended using the space ranges of gate poly to neighboring poly for sensitive circuit with minimum PO width = 0.06 µm. For space < 0.19 µm, extend the space whenever possible. The recommendation is for PO gate CDU control.|Z2|e =|0.19~0.27/ r 0.295~0.39/ 0.455~0.94|
|PO.S.15|Large PO to gate [channel length <=0.08um] space. The large PO is defined as PO area >=630um² and interact with regions of density > 70% flagged by 30um x 30um (stepping 15um) window density check. DPO will be excluded from density check.||≥|1.0|
|PO.S.16|Space to 45-degree FIELD PO|M|≥|0.19|
||For sensitive circuit which needs precisely device parameter control, e.g.||||


-----

|tsm|mc Confidential – Do Not Copy Document No. Version|. : T-N65 : 2.1|5-CL-D|DR-001|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
||constant current source or differential input pair, please follow the subsequent four recommendations, PO.S.14®, PO.EN.1®, PO.EN.2®, and PO.EN.3®. Please refer to the section 5.2.||||
|PO.S.14®|Recommended 1.0V or 1.2V NMOS gate space to {OD2 OR (NW OR NT_N)}, to reduce the impact by well proximity effect.|a|≥|1.0|
|PO.EN.1®|Recommended 1.0V or 1.2V PMOS gate enclosure by {(NW NOT OD2) NOT NT_N} for 3.3V IO process, to reduce the impact by well proximity effect.|b|≥|1.0|
||Recommended 1.0V or 1.2V PMOS gate enclosure by (NW NOT NT_N) for1.8V or 2.5V IO process, to reduce the impact by well proximity effect.|b|≥|1.0|
|PO.EN.2®|Recommended 1.8V or 2.5V or 3.3V NMOS gate enclosure by {OD2 NOT (NW OR NT_N)}, to reduce the impact by well proximity effect.|c|≥|2.0|
|S PO.EN.3® h a|T Recommended 3.3V PMOS gate enclosure by {(NW AND OD2) NOT NT_N}, to reduce the impact by well proximity effect.|d|≥|1.5|
||S Recommended 1.8V or 2.5V PMOS gate enclosure by (NW NOT NT_N), M to reduce the impact by well proximity effect.|d|≥|1.5|
|n PO.EX.1|Extension on OD (end-cap)|O|≥|0.14|
|PO.EX.2|g C OD extension on PO|P|≥|0.115|
|PO.EX.2®|h C Recommended OD extension on PO (full and symmetrical contact a placement are recommended at both source and drain side) to avoid Isat i o degradation, especially for channel width>1µm.|P|≥|0.18|
|PO.EX.3|I n C Extension on OD (end-cap) when the PO space to L-shape OD (in the f same MOS) is < 0.1 µm, and the channel width (W) is ≥ 0.15 µm.|Q|≥|0.16|
|PO.L.1|i T d Maximum PO length between two contacts without gate, as well as the e e length from any point inside PO gate to nearest CO, when the PO width is 1 < 0.13 µm. (except RTMOM region (RTMOMDMY, CAD layer: 155;21))|R|≤|25|
|PO.A.1|c n 2 Area|S|≥|0.042|
|PO.A.1.1|h t 8 i Area {PO not interacting with Gate}|S3|≥|0.051|
|PO.A.2|. a 5 Enclosed area|T|≥|0.094|
|PO.DN.1|1 & l 7 0 {PO OR DPO} density across full chip / I 2 I n||≥|14 %|
||||≤|40%|
|PO.DN.2|n 0 3 f {OD OR DOD OR PO OR DPO} local density||≥|0.1%|
||d 9 o 1. PO.DN.2 rules are checked over any 20 µm x 20 µm area. (stepping / . r 2 in 10 µm increments). P 2. For PO.DN.2 rules, the following regions can be excluded: 0 r o (CB sizing 2) for high speed/RF products 1 o o ODBLK/POBLK/NWDMY/FW/LMARK/LOGO/INDDMY as default 2 m o Chip corner stress relief area if seal ring and stress relief pattern added by TSMC. o 3. Even in areas covered by {ODBLK OR POBLK}, this pattern density t that follows the PO.DN.2 rules is recommended. i 4. The rule is applied while width of (checking window NOT item 2) ≥ 5 o µm.|i t a m|n o||
|PO.DN.3|n PO density within POBLK except {TCDDMY OR RFDMY}||≥|14 %|
|PO.R.1|GATE must be a rectangle orthogonal to grid. (Both bent GATE and Gate to have jog are not allowed).|C|||
|PO.R.2U|PO line-end must be rectangular. Other shapes are not allowed.|e|||
|PO.R.4|PO intersecting OD must form two or more diffusions except RTMOM region (RTMOMDMY, CAD layer: 155;21).|n|t||
|PO.R.6|H-gate forbidden with channel length (V) < 0.11 µm, PO center bar length (U) < 0.425 µm, all four H-legs length (X) > 0.065 µm, and all four H-legs width (Y) < 0.255 µm.||e|r|
|DPO.R.1|DPO is a must. DPO CAD layer (TSMC default, 17;1) must be a different layer from the PO CAD layer.||||
|PO.R.8|It is prohibited for floating gate if the effective source/drain is not connected together. Floating gate in the DRC:||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 124 of 705
whole or in part without prior written permission of TSMC.


-----

|tsm|mc Confidential – Do Not Copy Document No. Version|. : T-N65 : 2.1|5-CL-D|DR-001|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
||(1) Gate without Poly CO (2) Gate with Poly CO but not connect to MOS OD, STRAP or PAD. (3) It is not a floating gate if the Gate is connected to OD by Butted CO in SRAM bit cell. The effective source/drain in DRC: Source/drain is connected to different {MOSOD NOT PO}, STRAP, Gate, or PAD. This rule is only checked in whole chip, not in IP level.||||
|PO.FU.R.8|FUSELINK layer must exist and be inside POFUSE if POFUSE exists (only for N65GP/ N55GP/ N55LP)||||
|S PO.L.1gU h|T Recommend to limit the max interconnect PO length (R) as short as possible to avoid high Rs variation by salicidation.||||


###### Table Notes: Good poly uniformity is the key to meet the PO CD as well as circuit performance requirement. You must fill the DPO globally and uniformly even if the original drawn poly already satisfies the required poly density rule (PO.DN.1). The designer may wish to add dummy poly to improve the stability of the poly line dimension on silicon. It is recommended to manually add DPO uniformly inside regions covered by the dummy fill blocking layer POBLK, to gain better process window and electrical performance.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 125 of 705
whole or in part without prior written permission of TSMC.


-----

###### PO


PO.R.4

OD
OD

|Col1|Col2|Col3|
|---|---|---|
||||


PO PO

OD OD PO

|Col1|Col2|
|---|---|
||O|
|||

|Col1|P|
|---|---|
|||
|||


PO.S.14( R ), PO.EN.1( R ),
PO.EN.2( R ), PO.EN.3( R )


X

|C|T|
|---|---|


bbbb aaaa NT_N

NT_N

|Col1|U|Col3|Col4|Col5|
|---|---|---|---|---|
||V||||
|||OD|||


PO


OD


PO

|Col1|Col2|Con|Col4|
|---|---|---|---|
|||o||
|||||
||||f a|
|||||
|||||


OD

|Col1|1 . cccc|12|Col4|
|---|---|---|---|
||cc|||
|.|&|||
|||||

|Col1|l O|
|---|---|


###### NW

|h PO.EN.2( R ), PO.EN.3 a NT_N i I bbbb C b b T e bbbb NT_N dddd d d 1 0 dddd OD2 NW|C ( R ) o n aaaa f a a i d e 1 aaaa NT_N c 2 h 8 cccc . 5 c c & 7 I / n cccc 0 d|
|---|---|


S S3


R <= 25 µµµµm


R <= 25 µµµµm

|Col1|Col2|Col3|Col4|3 d. P S|3 S|form S3|Col8|
|---|---|---|---|---|---|---|---|
|||||OD||OD||
|||||P|||m|
|||0||r||||
||||o 1|||||


W < 0.13 µm


R <= 25 µµµµm


R <= 25 µµµµm

R <= 25 µµµµm R <= 25 µµµµm R > 25 µµµµm

|0.13 µm|OD|Col3|OD|Col5|Col6|Col7|Col8|Col9|OD|Col11|Col12|Col13|o|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
||||||||||||||||
|R <= 25 µµµµm R <= 2||||R 5 µµµµm|||<= 25 µµµµm R <= 2||||5 µµµµm||o i t||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 126 of 705
whole or in part without prior written permission of TSMC.


-----

I


Z, Z1, Z2

|Col1|I|
|---|---|
|||


P

|A/B/C/D F Q < 0.1 PO O K P I W N+/P+ Z1, Z2 OD O O G, G1, H P F T F F S A|Col2|Col3|Col4|Col5|Col6|Col7|Col8|
|---|---|---|---|---|---|---|---|
|||||||||
|||||||||
|||I W N+/P+ OD|||||O|
||T|||||||

|TSMC hang A|Col2|Col3|Col4|
|---|---|---|---|
|M n g C h a J i J1 I C W < 0.15||||
|g||||
|||C I|W < 0.15|
||||c e T|

|Col1|Col2|Col3|PO I1/I2|Col5|Col6|
|---|---|---|---|---|---|
||||P|||
|I1/I2 OD|D||I1/I2|||
|||||||
|||||||

|Col1|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|||<|0.|15|
||K||||

|Col1|d 1285 .|de 285|den 85|Col5|
|---|---|---|---|---|
||&|5|7||
||n I|> d .|=0.|2 3 15|
||2 I 0 1 2||||


###### It is not preferred OD width < 0.15 µm and with dogbone.


RPORPORPORPO
###### I

 It is preferred OD width >= 0.15 µm and without dogbone.

|n PPPPOOOO|r o f|m N|i t a|n o|
|---|---|---|---|---|
||||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 127 of 705
whole or in part without prior written permission of TSMC.


-----

###### PO.S.10


< Q1
S2


T1 T1

S1

T1

W<Q1 <Q1

|Col1|< Q1|Col3|Col4|
|---|---|---|---|
||S2|||


###### Region1 or 2 can not have other poly patterns at the same time. One of them with other poly patterns is allowed.


###### Region1 Region2

T1 T1

|Col1|S1|S|Col4|
|---|---|---|---|
|||||
|||T|1|
||W<Q1 i I C|S2||


F
R

S2

F W<Q1

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 128 of 705
whole or in part without prior written permission of TSMC.

|2|8 S1 5|n|
|---|---|---|
||||

|1|h. 1 R|h. & F|
|---|---|---|
|0 1|R||
||F /||
||||


-----

###### PO.R.8

 Floating Gate Floating Gate Floating Gate


###### Non-floating Gate

 Floating Gate Floating Gate


###### PO OD


###### Metal


###### OD OD
 PO

 Metal Metal Metal

|Col1|PO|Col3|
|---|---|---|
|||OD|
||||

|Col1|Col2|Col3|PO|Col5|
|---|---|---|---|---|
|||||OD|
||||||
||||||

|Col1|Col2|Col3|PO|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
||||||OD||
||||||||
||||||||
||||||||
||||||||
||||||||

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|
|---|---|---|---|---|---|---|---|---|---|---|
||||||||||||
||||||PO|||||O|
||||||||||||
||||||||||||


###### Allowed Allowed Allowed


###### Allowed Allowed Allowed


###### Floating Gate


###### Floating Gate


###### Butted_

 STRAP.


###### Floating Gate

 PO OD

 Metal


###### Metal Metal Metal

 Prohibited

|Col1|Col2|Col3|n PO|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
||||||g OD|h|
||||||||
||||||||

|Col1|Col2|PO|Col4|Col5|Col6|
|---|---|---|---|---|---|
|||||OD||
|||||||
|||||||


###### Metal Metal
 Prohibited

|Col1|Col2|Col3|M PO|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
|||||C OD|||
|C Metal T Meta e Prohibited c|||||||
||||||||


###### Source/drain is connected to different {MOS OD NOT PO}, STRAP, Gate, or PAD.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 129 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.12 High Vt NMOS (VTH_N) Layout Rules (Mask ID: 128) VTH_N, 1.0V or 1.2V high Vt NMOS Implant Definition VTH_N is only used for core devices (1.0V, 1.2V). It is not allowed in I/O devices (1.8V, 2.5V, and 3.3V). Rule No. Description Label Rule

VTH_N.W.1 Width A ≥ 0.18

VTH_N.S.1 Space B ≥ 0.18
VTH_N.S.2 Space to gate in PO endcap direction C ≥ 0.16

VTH_N.S.2.1 Space to gate in S/D direction D ≥ 0.185

VTH_N.S.3 Space to unsilicided OD E ≥ 0.22

VTH_N.EN.1 Enclosure of gate in S/D direction F ≥ 0.185
VTH_N.EN.2 Enclosure of gate in PO endcap direction G ≥ 0.16

VTH_N.A.1 Area H ≥ 0.27

VTH_N.A.2 Enclosed area I ≥ 0.27

VTH_N.R.1 Overlap of P+ACTIVE, VTL_N, NT_N, or OD2 is not allowed.
VTH_N.R.2 Point touch of corners are allowed. [width ≥ 0.4 µm]
###### VTH_N

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|VTH_N.W.1|Width|A|≥|0.18|
|VTH_N.S.1|Space|B|≥|0.18|
|S VTH_N.S.2|Space to gate in PO endcap direction|C|≥|0.16|
|h VTH_N.S.2.1|T Space to gate in S/D direction|D|≥|0.185|
|a VTH_N.S.3|S Space to unsilicided OD|E|≥|0.22|
|n VTH_N.EN.1|M Enclosure of gate in S/D direction|F|≥|0.185|
|VTH_N.EN.2|g C Enclosure of gate in PO endcap direction|G|≥|0.16|
|VTH_N.A.1|h Area|H|≥|0.27|
|VTH_N.A.2|C a Enclosed area|I|≥|0.27|
|VTH_N.R.1|i o Overlap of P+ACTIVE, VTL_N, NT_N, or OD2 is not allowed.||||
|VTH_N.R.2|I n C Point touch of corners are allowed. [width ≥ 0.4 µm]||||


###### VTH_N
POLY


OD

|Col1|&Ind. 2|Col3|
|---|---|---|
||POL||
|0|1||
||||

|C Te TH_N VTH_N|Col2|Col3|Col4|Col5|Col6|Col7|Te|Col9|
|---|---|---|---|---|---|---|---|---|
|e TH_N c POL A OD 1 0 / B POLY POLY G|||||||c POL||
|||||||||h . NP OD|
||||||||||
||POL||||POL||||
||||||G||||
|OD||D|F||||||
|||||||F|||
||||||||||


H


VTH_N.R.2

|Col1|VTH_N std cell|
|---|---|
|VTH_N std cell||
||<0.4|

|.R.2 V|TH_N std cell|Col3|Col4|
|---|---|---|---|
||>=0.4|||
|VTH_N std cell|||VTH_N std cell|
|||Cell gap >=0.18||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 130 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.13 High Vt PMOS (VTH_P) Layout Rules (Mask ID: 127) VTH_P, 1.0V or 1.2V High Vt PMOS Implant Definition VTH_P is only used for core devices (1.0V, 1.2V). It is not allowed in I/O devices (1.8V, 2.5V, and 3.3V).

 Rule No. Description Label Rule

VTH_P.W.1 Width A ≥ 0.18
VTH_P.S.1 Space B ≥ 0.18

VTH_P.S.2 Space to gate in PO endcap direction C ≥ 0.16

VTH_P.S.2.1 Space to gate in S/D direction D ≥ 0.185

VTH_P.S.3 Space to unsilicided OD E ≥ 0.22
VTH_P.EN.1 Enclosure of gate in S/D direction F ≥ 0.185

VTH_P.EN.2 Enclosure of gate in PO endcap direction G ≥ 0.16

VTH_P.A.1 Area H ≥ 0.27

VTH_P.A.2 Enclosed area I ≥ 0.27
VTH_P.R.1 Overlap of N+ACTIVE (including varactor gate), VTL_P, NT_N, or OD2 is
not allowed.

VTH_P.R.2 Point touch of corners are allowed. [width ≥ 0.4 µm]
###### VTH_P

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|VTH_P.W.1|Width|A|≥|0.18|
|VTH_P.S.1|Space|B|≥|0.18|
|S VTH_P.S.2|Space to gate in PO endcap direction|C|≥|0.16|
|h VTH_P.S.2.1|T Space to gate in S/D direction|D|≥|0.185|
|a VTH_P.S.3|S Space to unsilicided OD|E|≥|0.22|
|n VTH_P.EN.1|M Enclosure of gate in S/D direction|F|≥|0.185|
|g VTH_P.EN.2|C Enclosure of gate in PO endcap direction|G|≥|0.16|
|VTH_P.A.1|h Area|H|≥|0.27|
|VTH_P.A.2|C a i Enclosed area|I|≥|0.27|
|VTH_P.R.1|o I n Overlap of N+ACTIVE (including varactor gate), VTL_P, NT_N, or OD2 is C not allowed.||||
|VTH_P.R.2|f i Point touch of corners are allowed. [width ≥ 0.4 µm]||||


###### VTH_P
POLY

A

PP OD
OD

|Col1|c POLY|Col3|
|---|---|---|
|1||h . PP OD|
||0||


OD


POLY NW

G

D F F D

|Col1|285 &Ind 20|Col3|
|---|---|---|
||POL||
||0|1|
||||

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
||POL|||POL|||
|||||G|||
|OD||D|F||||
||||||F||
||||||||


H


VTH_P.R.2

|Col1|VTH_P std cell|Col3|
|---|---|---|
|VTH_P std cell|||
||<0.4||

|P.R.2 V|TH_P std cell|Col3|Col4|
|---|---|---|---|
||>=0.4|||
|VTH_P std cell|||VTH_P std cell|
|||Cell gap >=0.18||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 131 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.14 Low Vt NMOS (VTL_N) Layout Rules (Mask ID: 118) VTL_N, 1.0V(GP) or 1.2V Low Vt NMOS Implant Definition VTL_N is only used for core devices (1.0V(GP), 1.2V). It is not allowed in core devices (1.0V(G)) or I/O devices (1.8V, 2.5V, and 3.3V).

 Rule No. Description Label

VTL_N.W.1 Width A ≥

VTL_N.S.1 Space B ≥
VTL_N.S.2 Space to gate in PO endcap direction C ≥

VTL_N.S.2.1 Space to gate in S/D direction D ≥

VTL_N.S.3 Space to unsilicided OD E ≥

VTL_N.EN.1 Enclosure of gate in S/D direction F ≥
VTL_N.EN.2 Enclosure of gate in PO endcap direction G ≥

VTL_N.A.1 Area H ≥

VTL_N.A.2 Enclosed area I ≥

VTL_N.R.1 Overlap of P+ACTIVE, VTH_N, NT_N, or OD2 is not allowed.
VTL_N.R.2 Point touch of corners are allowed. [width ≥ 0.4 µm]
###### VTL_N

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|VTL_N.W.1|Width|A|≥|0.18|
|S VTL_N.S.1|Space|B|≥|0.18|
|h VTL_N.S.2|T Space to gate in PO endcap direction|C|≥|0.16|
|a VTL_N.S.2.1|S Space to gate in S/D direction|D|≥|0.185|
|n VTL_N.S.3|M Space to unsilicided OD|E|≥|0.22|
|VTL_N.EN.1|g C Enclosure of gate in S/D direction|F|≥|0.185|
|VTL_N.EN.2|h Enclosure of gate in PO endcap direction|G|≥|0.16|
|VTL_N.A.1|C a Area|H|≥|0.27|
|VTL_N.A.2|i o Enclosed area|I|≥|0.27|
|VTL_N.R.1|I n Overlap of P+ACTIVE, VTH_N, NT_N, or OD2 is not allowed.||||
|VTL_N.R.2|C f i Point touch of corners are allowed. [width ≥ 0.4 µm]||||


###### VTL_N
POLY


OD

|nd /20|Col2|
|---|---|
|POL||
|0|1|

|C Tec TL_N VTL_N|Col2|Col3|Col4|Col5|Col6|Col7|Tec|Col9|
|---|---|---|---|---|---|---|---|---|
|TL_N POL A 1 OD 0 B POLY POLY G|||||||POL||
|||||1||||. NP OD|
||||||||0||
||POL||||POL||||
||||||G||||
|OD||D|F||||||
|||||||F|||
||||||||||


H


VTL_N.R.2

|Col1|VTL_N std cell|Col3|
|---|---|---|
|VTL_N std cell|||
||<0.4||

|.R.2 V|TL_N std cell|Col3|Col4|
|---|---|---|---|
||>=0.4|||
|VTL_N std cell|||VTL_N std cell|
|||Cell gap >=0.18||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 132 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.15 Low Vt PMOS (VTL_P) Layout Rules (Mask ID: 117) VTL_P, 1.0V(GP) or 1.2V Low Vt PMOS Implant Definition VTL_P is only used for core devices (1.0V(GP), 1.2V). It is not allowed in core devices (1.0V(G)) or I/O devices (1.8V, 2.5V, and 3.3V)

 Rule No. Description Label

VTL_P.W.1 Width A ≥

VTL_P.S.1 Space B ≥

VTL_P.S.2 Space to gate in PO endcap direction C ≥

VTL_P.S.2.1 Space to gate in S/D direction D ≥

VTL_P.S.3 Space to unsilicided OD E ≥

VTL_P.EN.1 Enclosure of gate in S/D direction F ≥

VTL_P.EN.2 Enclosure of gate in PO endcap direction G ≥

VTL_P.A.1 Area H ≥

VTL_P.A.2 Enclosed area I ≥

Overlap of N+ACTIVE (including varactor gate), VTH_P, NT_N, or OD2 is
VTL_P.R.1
not allowed.

VTL_P.R.2 Point touch of corners are allowed. [width ≥ 0.4 µm]
###### VTL_P

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|VTL_P.W.1|Width|A|≥|0.18|
|VTL_P.S.1|Space|B|≥|0.18|
|S VTL_P.S.2|T Space to gate in PO endcap direction|C|≥|0.16|
|h VTL_P.S.2.1|S Space to gate in S/D direction|D|≥|0.185|
|a n VTL_P.S.3|M Space to unsilicided OD|E|≥|0.22|
|VTL_P.EN.1|g Enclosure of gate in S/D direction|F|≥|0.185|
|VTL_P.EN.2|C h Enclosure of gate in PO endcap direction|G|≥|0.16|
|VTL_P.A.1|C a Area|H|≥|0.27|
|VTL_P.A.2|i o Enclosed area|I|≥|0.27|
|VTL_P.R.1|I n C Overlap of N+ACTIVE (including varactor gate), VTH_P, NT_N, or OD2 is f not allowed.||||
|VTL_P.R.2|i T d Point touch of corners are allowed. [width ≥ 0.4 µm]||||


###### VTL_P
POLY

A

PP OD
OD

|Col1|Tec ners|Col3|Col4|
|---|---|---|---|
||POL|||
||1||PP OD|
|||||


OD


POLY NW

G

D F F D

|Col1|9/20|Col3|
|---|---|---|
||2 POL||
|||1 0|
||||

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
||POL|||POL|||
|||||G|||
|OD||D|F||||
||||||F||
||||||||


H


VTL_P.R.2

VTL_P VTL_P std cell
std cell

>=0.4

VTL_P std cell VTL_P std cell
<0.4 VTL_P std cell

Cell gap
>=0.18

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 133 of 705
whole or in part without prior written permission of TSMC.

|Col1|VTL_P std cell|Col3|
|---|---|---|
|VTL_P std cell|||
||<0.4||

|P.R.2|VTL_P std cell >=0.4|Col3|Col4|
|---|---|---|---|
|VTL_P std cell||Cell gap >=0.18|VTL_P std cell|


-----

###### 4.5.16 m-Low Vt (mVTL) Layout Rules mVTL is only used for core LP/ULP devices (LP, ULP). It is not allowed in core G/GP/LPG devices or I/O devices (1.8V, 2.5V, and 3.3V). mVTL: You must provide this layer (CAD layer: 17;51) to generate poly logical operation in LP/ULP process with standard Vt implant so that there is no additional mask requirement.

 Rule No. Description Label Rule

mVTL.EN.1 Enclosure of gate A ≥ 0.05
mVTL.S.1 Space to gate B ≥ 0.05
mVTL.R.1 Overlap of VTH_N, VTH_P, VTL_N, VTL_P, NT_N, or OD2 is not allowed.

###### mmVTLVTL

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|mVTL.EN.1|Enclosure of gate|A|≥|0.05|
|mVTL.S.1|Space to gate|B|≥|0.05|
|S mVTL.R.1|Overlap of VTH_N, VTH_P, VTL_N, VTL_P, NT_N, or OD2 is not allowed.||||

|Col1|Col2|Col3|AA|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
||o C|PPOO n|AA|BB|PPOO|OODD|
||||f i AA||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 134 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.17 HVD_N Layout Rules  HVD_N (CAD layer 91;3) is only used for 5V HV NMOS to define drain side where high voltage will be sustained. Rule No. Description Label Rule

HVD_N.L.1 Channel length of {gate INTERACT HVD_N} M ≥ 0.85

HVD_N.W.2 Channel width of {gate INTERACT HVD_N} N ≥ 0.6
HVD_N.W.1 Width A ≥ 0.47

HVD_N.S.1 Space B ≥ 0.47

HVD_N.S.2 Space of two HVD_N with different potentials (*) C ≥ 1.37

HVD_N.S.3 Space to NW D ≥ 1.6
HVD_N.S.4 Space to PW STRAP (overlap is not allowed) E ≥ 0.3

HVD_N.S.5 Space to N+ ACTIVE F ≥ 0.6

HVD_N.S.6 Space to DNW (overlap is not allowed) G ≥ 3.0

HVD_N.EX.1 Extension on N+ ACTIVE (Drian side must be fully inside I ≥ 0.24
HVD_N)

HVD_N.O.1 Overlap of {I/O NMOS GATE} J = 0.30
HVD_N.A.1 Area K ≥ 0.64

HVD_N.A.2 Enclosed area L ≥ 0.64

HVD_N.R.1 Overlap of NW is not allowed.
HVD_N.R.2 HVD_N edge landing on OD without landing on GATE is not
allowed.

HVD_N.R.3 HVD_N must be fully inside OD_25.
HVD_N.R.4 {(OD NOT PO) inside one HVD_N} must be same potential
(**)

HVD_N.R.5®[U] For better Idsat uniformity with single finger gate, HVD_N is
recommended to be located at the same side of the gate.

HVD_N.R.6 {(HVD_N interact OD) AND PO} must be a rectangle. A
concave {(HVD_N interact OD) AND PO} is not allowed.

###### (*) DRC implementation is on different nets (**) DRC implementation is on same nets

|sustained.|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
|HVD_N.L.1|Channel length of {gate INTERACT HVD_N}|M|≥|0.85|
|HVD_N.W.2|Channel width of {gate INTERACT HVD_N}|N|≥|0.6|
|HVD_N.W.1|Width|A|≥|0.47|
|HVD_N.S.1|Space|B|≥|0.47|
|S HVD_N.S.2|Space of two HVD_N with different potentials (*)|C|≥|1.37|
|h HVD_N.S.3|T Space to NW|D|≥|1.6|
|a HVD_N.S.4|S Space to PW STRAP (overlap is not allowed)|E|≥|0.3|
|n HVD_N.S.5|M Space to N+ ACTIVE|F|≥|0.6|
|g HVD_N.S.6|C Space to DNW (overlap is not allowed)|G|≥|3.0|
|HVD_N.EX.1|h Extension on N+ ACTIVE (Drian side must be fully inside C a HVD_N)|I|≥|0.24|
|HVD_N.O.1|i o Overlap of {I/O NMOS GATE}|J|=|0.30|
|HVD_N.A.1|I n Area|K|≥|0.64|
|HVD_N.A.2|C f Enclosed area|L|≥|0.64|
|HVD_N.R.1|i T d Overlap of NW is not allowed.||||
|HVD_N.R.2|e e HVD_N edge landing on OD without landing on GATE is not c 1 n allowed.||||
|HVD_N.R.3|2 h t HVD_N must be fully inside OD_25.||||
|HVD_N.R.4|8 i . a {(OD NOT PO) inside one HVD_N} must be same potential 1 5 l (**)||||
|HVD_N.R.5®U|& 7 0 I For better Idsat uniformity with single finger gate, HVD_N is / I n 2 n recommended to be located at the same side of the gate.||||
|HVD_N.R.6|0 3 d 9 {(HVD_N interact OD) AND PO} must be a rectangle. A . concave {(HVD_N interact OD) AND PO} is not allowed.|o f|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 135 of 705
whole or in part without prior written permission of TSMC.


-----

###### HVD_N

|Col1|Col2|Col3|
|---|---|---|
||MM|NN JJ|
||PPOO||


PO PO


###### HVD_N.R.4 Must be same potential

|Col1|OODD|m r o|Col4|OODD|Col6|
|---|---|---|---|---|---|
|PPOO|||||PPOO|
|||||a||
|||||o i t||


###### HVD_N


PO


###### HVD_N

|Col1|PPOO|Col3|Col4|
|---|---|---|---|
|||||
|OODD||||
|||||
|||||
|OODD||||
||PPOO|||


PO


###### HVD_N.R.4 Must be same potential

 HVD_N.EX.1


OD

|OODD|Col2|
|---|---|


###### HVD_N

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 136 of 705
whole or in part without prior written permission of TSMC.


-----

###### HVD_N.R.5®

 Not Recommended Recommended PO PO

OD OD

HVD_N HVD_N

PO PO

OD OD

HVD_N HVD_N

###### Recommended Not Recommended

HVD_N

OD OD OD

PO PO PO
PO

OD

HVD_N HVD_N HVD_N

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 137 of 705
whole or in part without prior written permission of TSMC.

|Col1|PPOO|Col3|Col4|
|---|---|---|---|
||||HHVVDD__NN|
|OODD||||
|||||
|||||

|Col1|PPOO|Col3|Col4|
|---|---|---|---|
||||HHVVDD__NN|
|OODD||||
|||||
|||||

|Col1|PPOO|Col3|Col4|
|---|---|---|---|
||||HHVVDD__NN|
|OODD||||
|S||||
|||||

|Col1|Col2|PPOO|Col4|Col5|
|---|---|---|---|---|
|HHVVDD__NN|||||
|||||OODD|
||||||
||||||

|Col1|HHVVDD__NN|Col3|Col4|
|---|---|---|---|
|||||
|PPOO||||
|||||
|||OODD||

|RReeccoommmmeennddeedd PPOO OODD HHVVDD__NN PPOO T S OODD M n HHVVDD__NN g|NNoott RReeccoommmmeennddeedd PPOO OODD HHVVDD__NN PPOO OODD HHVVDD__NN|
|---|---|
|C h RReeccoommmmeennddeedd NNoott RReeccoommmmeennddeedd C a HHVVDD__NN i o OODD OODD OODD I n C f i PPOO PPOO PPOO T d PPOO e e 1 c n 2 OODD h t i HHVVDD__NN HHVVDD__NN HHVVDD__NN||

|Col1|Col2|TS hai mended mended|Col4|
|---|---|---|---|
|||i OODD I C||
|PPOO||||
|||||
||HHVVDD__NN|||

|Col1|Col2|o OODD|Col4|
|---|---|---|---|
||||PPOO|
|||||
||1 c h HHVVDD__NN|||

|Col1|Col2|OODD|Col4|
|---|---|---|---|
||||PPOO|
|||||
||HHVVDD__NN|||


-----

###### 4.5.18 HVD_P Layout Rules HVD_P (CAD layer 91;2) is only used for 5V HV PMOS to define drain side where high voltage will be sustained. Rule No. Description Label Rule

HVD_P.L.1 Channel length of {gate INTERACT HVD_P} M ≥ 0.6

HVD_P.W.2 Channel width of {gate INTERACT HVD_P} N ≥ 0.6

HVD_P.W.1 Width A ≥ 0.47
HVD_P.S.1 Space B ≥ 0.47

HVD_P.S.2 Space of two HVD_P with different potentials(*) C ≥ 1.2

HVD_P.S.4 Space to NW STRAP (overlap is not allowed) E ≥ 0.24

HVD_P.S.5 Space to P+ ACTIVE F ≥ 0.48
HVD_P.EX.1 Extension on P+ ACTIVE (Drian side must be fully inside I ≥ 0.24
HVD_P)

HVD_P.EN.1 Enclosure by NW D ≥ 1.6

HVD_P.O.1 Overlap of {I/O PMOS GATE} J = 0.25
HVD_P.A.1 Area K ≥ 0.64

HVD_P.A.2 Enclosed area L ≥ 0.64
HVD_P.R.1 HVD_P must be inside {NW NOT INTERACT DNW}
HVD_P.R.2 HVD_P edge landing on OD without landing on GATE is not
allowed.

HVD_P.R.3 HVD_P must be fully inside OD_25.
HVD_P.R.4 {(OD NOT PO) inside same HVD_P} must be same potential (**)
HVD_P.R.5®[U] For better Idsat uniformity with single gate, HVD_P is
recommended to be located at the same side of the gate.

HVD_P.R.6 {(HVD_P interact OD) AND PO} must be a rectangle. A concave
{(HVD_P interact OD) AND PO} is not allowed.

###### (*) DRC implementation is on different nets (**) DRC implementation is on same nets

|sustained.|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
|HVD_P.L.1|Channel length of {gate INTERACT HVD_P}|M|≥|0.6|
|HVD_P.W.2|Channel width of {gate INTERACT HVD_P}|N|≥|0.6|
|HVD_P.W.1|Width|A|≥|0.47|
|HVD_P.S.1|Space|B|≥|0.47|
|HVD_P.S.2|Space of two HVD_P with different potentials(*)|C|≥|1.2|
|S HVD_P.S.4|T Space to NW STRAP (overlap is not allowed)|E|≥|0.24|
|h HVD_P.S.5|S Space to P+ ACTIVE|F|≥|0.48|
|a n HVD_P.EX.1|M Extension on P+ ACTIVE (Drian side must be fully inside HVD_P)|I|≥|0.24|
|g HVD_P.EN.1|C Enclosure by NW|D|≥|1.6|
|HVD_P.O.1|h Overlap of {I/O PMOS GATE}|J|=|0.25|
|HVD_P.A.1|C a i Area|K|≥|0.64|
|HVD_P.A.2|o I Enclosed area|L|≥|0.64|
|HVD_P.R.1|n C f HVD_P must be inside {NW NOT INTERACT DNW}||||
|HVD_P.R.2|i T d HVD_P edge landing on OD without landing on GATE is not allowed.||||
|HVD_P.R.3|e e 1 HVD_P must be fully inside OD_25.||||
|HVD_P.R.4|c n 2 {(OD NOT PO) inside same HVD_P} must be same potential (**)||||
|HVD_P.R.5®U|h t 8 i . a For better Idsat uniformity with single gate, HVD_P is 5 recommended to be located at the same side of the gate.||||
|HVD_P.R.6|1 & l 7 0 I {(HVD_P interact OD) AND PO} must be a rectangle. A concave / I 2 n {(HVD_P interact OD) AND PO} is not allowed.||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 138 of 705
whole or in part without prior written permission of TSMC.


-----

###### HVD_P


###### PWPW

 NW

 M

 J

 PO

 K

 HVD_P.R.4 Must be same potential

|Col1|Col2|
|---|---|
|S OODD|MM JJ|
||OO|


PO PO

###### HVD_P

 HVD_P.R.4 Must be same potential

|OODD|Col2|
|---|---|
||PPOO|
|||


PO


###### HVD_P

|Col1|ai|Col3|Col4|
|---|---|---|---|
||PPOO|||
|||||
|OODD||||
|||||
|||||
|OODD||||
||PPOO|||


###### HVD_P.EX.1


###### HVD_P

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 139 of 705
whole or in part without prior written permission of TSMC.


-----

###### HVD_P.R.5 ®
 Not Recommended Recommended PO PO

|Col1|PPOO|Col3|Col4|
|---|---|---|---|
||||HHVVDD__PP|
|OODD||||
|||||
|||||

|Col1|PPOO|Col3|Col4|
|---|---|---|---|
||||HHVVDD__PP|
|OODD||||
|||||
|||||

|Col1|PPOO|Col3|Col4|
|---|---|---|---|
||||HHVVDD__PP|
|S OODD||||
|||||
|||||

|Col1|Col2|PPOO|Col4|Col5|
|---|---|---|---|---|
|HHVVDD__PP|||||
|||||OODD|
||||||
||||||


###### Recommended Not Recommended

HVD_P

OD OD OD

PO PO PO
PO

OD

HVD_P HVD_P HVD_P

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 140 of 705
whole or in part without prior written permission of TSMC.

|Col1|HHVVDD__PP|Col3|Col4|
|---|---|---|---|
|||||
|PPOO||||
|||||
|||n t OODD||

|RReeccoommmmeennddeedd PPOO OODD HHVVDD__PP PPOO T S OODD M HHVVDD__PP g C|NNoott RReeccoommmmeenndd PPOO OODD HHVVDD__PP PPOO OODD HHVVDD__PP|
|---|---|
|h C RReeccoommmmeennddeedd NNoott RReeccoommmmeennddee a HHVVDD__PP i o OODD OODD OODD I n C f i T d PPOO PPOO PPOO PPOO e e 1 c n 2 h t OODD 8 i . HHVVDD__PP HHVVDD__PP HHVVDD__PP||

|Col1|Col2|T hai I mmende mmende|Col4|
|---|---|---|---|
|||i I OODD||
|PPOO||||
|||||
||HHVVDD__PP|||

|Col1|Col2|OODD|Col4|
|---|---|---|---|
||||PPOO|
|||||
||1 c h . HHVVDD__PP|||

|Col1|Col2|OODD|Col4|
|---|---|---|---|
||||PPOO|
|||||
||HHVVDD__PP|||


-----

###### 4.5.19 5V HVMOS Layout Rules and Guidelines The following rules and guidelines are particularly for 5V HVMOS with multi-finger gate.
 4.5.19.1 Guard Ring Rules and Guidelines Rule No. Description Label Rule
GR.R.1 It is not allowed to place HV NMOS and HV PMOS inside the same guard
ring (Either P+ or N+ OD guard ring)
GR.R.2[U] HV NMOS must be surrounded by the P+ guard ring as PW strap, the P+
guard ring must to be connected to Vss (*).

GR.R.3[U] HV PMOS must be surrounded by the N+ guard ring as NW strap, the N+
guard ring must to be connected to Vdd (*).

GR.R.4®[U] If there is a set of cluster 5V HVMOS, it is highly recommended that please
use the guard ring at the outer edge of the cluster and to partition each of
the HVMOS.
� Every HV NMOS cluster has to be surrended by P+ guard ring (PW
strap). (please refer to Fig.4.5.19.1.1(a))
� Every HV PMOS cluster has to be surrended by N+ guard ring (NW
strap). (please refer to Fig.4.5.19.1.1(b))

GR.R.5[U] Please put Contact (CO) as many as possible in the P+ or N+ guard ring
(PW strap or NW strap).

GR.R.6[U] For the design of cluster HV PMOS in the same N+ guard-ring(NW strap),
only one row or two rows of multi-OD (in the S/D direction) are allowed
(Fig.4.5.19.1.2).

GR.R.7 For one row and two rows of multi-OD in the same guard-ring
The outer edge of OD in the poly endcap direction of each HV PMOS space A ≤ 2
to the N+ guard-ring(NW strap) (Fig.4.5.19.1.3)

GR.R.8 The OD space in the poly endcap direction between two adjacent rows of
B ≤ 4
each HV PMOS in the same N+ guard-ring(NW strap) (Fig.4.5.19.1.3)

GR.R.9[ U] The space of inner OD edge of the nearest N+ guard-ring(NW strap) in the
C ≤ 28
poly endcap direction of HV PMOS (Fig.4.5.19.1.3)

GR.R.10 For one row and two rows multi-OD in the same guard-ring
The outer edge of OD in the S/D direction for HV PMOS space to the N+ D ≤ 2
guard-ring(NW strap) (Fig.4.5.19.1.4)

GR.R.11 The OD space in the S/D direction between two adjacent HV PMOS in the
E ≤ 2
same N+ guard-ring(NW strap) (Fig.4.5.19.1.4)

GR.R.12[ U] The space of inner OD edge of the nearest N+ guard-ring(NW strap) in the
F ≤ 65
S/D direction of HV PMOS (Fig.4.5.19.1.4)

GR.R.13 The OD width of two-rows multi-OD HV PMOS within the same N+ guardG, G1 ≤ 10
ring(NW strap)

GR.R.14 HV N/PMOS enclosed by P+ guard-ring(PW strap) or N+ guard-ring(NW
strap) with RPO is not allowed.

GR.R.15®[U] Recommend to reduce the breach region of M1 on P+ guard-ring(PW strap)
or N+ guard-ring(NW strap) if using M1 to connect HV N/PMOS to outside
circuit.

###### Table Notes: (*)Regarding the other Guard-ring rules of HVMOS, please follow Section 10.1.2 Layout Rules and Guidelines for Latch-up prevention”.

|4.5.19.1|Guard Ring Rules and Guidelines|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
|GR.R.1|It is not allowed to place HV NMOS and HV PMOS inside the same guard ring (Either P+ or N+ OD guard ring)||||
|GR.R.2U S|HV NMOS must be surrounded by the P+ guard ring as PW strap, the P+ guard ring must to be connected to Vss (*).||||
|h GR.R.3U a|T S HV PMOS must be surrounded by the N+ guard ring as NW strap, the N+ guard ring must to be connected to Vdd (*). M||||
|n GR.R.4®U|g C If there is a set of cluster 5V HVMOS, it is highly recommended that please use the guard ring at the outer edge of the cluster and to partition each of h C the HVMOS. a l Every HV NMOS cluster has to be surrended by P+ guard ring (PW i o strap). (please refer to Fig.4.5.19.1.1(a)) I n l Every HV PMOS cluster has to be surrended by N+ guard ring (NW C f strap). (please refer to Fig.4.5.19.1.1(b))||||
|GR.R.5U|i T d Please put Contact (CO) as many as possible in the P+ or N+ guard ring (PW strap or NW strap).||||
|GR.R.6U|e e 1 For the design of cluster HV PMOS in the same N+ guard-ring(NW strap), c n 2 only one row or two rows of multi-OD (in the S/D direction) are allowed h t (Fig.4.5.19.1.2).||||
|GR.R.7|8 i . a 5 For one row and two rows of multi-OD in the same guard-ring 1 & l 7 The outer edge of OD in the poly endcap direction of each HV PMOS space 0 I to the N+ guard-ring(NW strap) (Fig.4.5.19.1.3)|A|≤|2|
|GR.R.8|/ I n 2 n The OD space in the poly endcap direction between two adjacent rows of 0 3 f each HV PMOS in the same N+ guard-ring(NW strap) (Fig.4.5.19.1.3)|B|≤|4|
|GR.R.9 U|d 9 o The space of inner OD edge of the nearest N+ guard-ring(NW strap) in the / 2 . r poly endcap direction of HV PMOS (Fig.4.5.19.1.3)|C|≤|28|
|GR.R.10|P m 0 r For one row and two rows multi-OD in the same guard-ring 1 o The outer edge of OD in the S/D direction for HV PMOS space to the N+ guard-ring(NW strap) (Fig.4.5.19.1.4)|a D t|≤|2|
|GR.R.11|2 m The OD space in the S/D direction between two adjacent HV PMOS in the same N+ guard-ring(NW strap) (Fig.4.5.19.1.4)|i o E|≤|2|
|GR.R.12 U|o t The space of inner OD edge of the nearest N+ guard-ring(NW strap) in the i S/D direction of HV PMOS (Fig.4.5.19.1.4)|F|n ≤|65|
|GR.R.13|o The OD width of two-rows multi-OD HV PMOS within the same N+ guard- n ring(NW strap)|G, G1|≤|10|
|GR.R.14|HV N/PMOS enclosed by P+ guard-ring(PW strap) or N+ guard-ring(NW strap) with RPO is not allowed.|C|||
|GR.R.15®U|Recommend to reduce the breach region of M1 on P+ guard-ring(PW strap) or N+ guard-ring(NW strap) if using M1 to connect HV N/PMOS to outside circuit.|t n e|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 141 of 705
whole or in part without prior written permission of TSMC.


-----

###### Fig.4.5.19.1.1(a)


###### Fig.4.5.19.1.1(b)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 142 of 705
whole or in part without prior written permission of TSMC.


-----

###### One-Row HV PMOS

GGGGuard Ring (OD)uard Ring (OD)

～～～～～～～～～～～～～
Guard Ring (OD) ～～～～～～～～～～～～～

S/D Direction ～～～～～～～～～～～～～～～～～～～～～～～～～～～～～

～～～～～～～～～～～～～～～～～～～～～～～～～～～～～ ～～～～～～～～～～～～～～～～～～～～～～～～～～～～～ Poly Endcap Direction

###### Two-Row HV PMOS

GGGGGuard Ring (OD)uard Ring (OD) ～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～ GGGGGuard Ring (OD)uard Ring (OD)

………. ………. …….. ……..

…….. ……..

………. ……….

S/D Direction ～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～ ～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～ ～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～

～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～

～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～ ～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～

Poly Endcap Direction

～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～～

###### Figure 4.5.19.1.2

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 143 of 705
whole or in part without prior written permission of TSMC.

|Col1|Col2|
|---|---|

|Col1|Col2|
|---|---|

|0 ………………………………………..... ………………………………………..... 9|Col2|
|---|---|


-----

GuGuard Ring (OD)GuGuard Ring (OD)GuGuard Ring (OD)GuGuard Ring (OD)ard Ring (OD)ard Ring (OD)ard Ring (OD)ard Ring (OD) ～～～～～～～～～～
～～～～～～～～～～

###### A

 C

 A

～～～～～～～～～～
～～～～～～～～～～

```
～～～～～～～～～～
～～～～～～～～～～

###### C

```
```
～～～～～～～～～～
～～～～～～～～～～

```

###### Figure 4.5.19.1.3

 ～～～～～～～～～～ ～～～～～～～～～～


###### ～～～～～～～～～～ ～～～～～～～～～～

 ～～～～～～～～～～ ～～～～～～～～～～


###### FF


###### ～～～～～～～～～～ ～～～～～～～～～～

 ～～～～～～～～～～ ～～～～～～～～～～


###### ～～～～～～～～～～ ～～～～～～～～～～


###### ～～～～～～～～～～ ～～～～～～～～～～

 ～～～～～～～～～～ ～～～～～～～～～～


###### Figure 4.5.19.1.4

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 144 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.19.2 Breakdown Characterization Guidelines The breakdown characterization of HVMOS is checked by Id-Vd with different active OD width and finger number of PO gate. The rules defined here are based on 2um OD to OD spacing between active region and well pick-up ring (Fig.4.5.19.2.2), and the finger number of PO gate is ranged from 1 to 64.  Rule No. Description Label Rule
BV.W.1g Recommended Maxium HV NMOS channel width A ≤ 10
BV.W.2g Recommended Maxium HV PMOS channel width B ≤ 50
BV.R.1g Recommended Maximum finger number of PO gate in the same OD. C ≤ 64

###### C

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|BV.W.1g|Recommended Maxium HV NMOS channel width|A|≤|10|
|BV.W.2g|Recommended Maxium HV PMOS channel width|B|≤|50|
|BV.R.1g|Recommended Maximum finger number of PO gate in the same OD.|C|≤|64|


###### A, B

|Col1|S|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|
|---|---|---|---|---|---|---|---|---|---|---|---|---|
||S||||||||||||
|OODD|||M||C|C|||||||
|||||||o PPOO ggaattee n|||||||


###### Fig.4.5.19.2.1

 OD-OD spacing

 2 um

 2 um
 Well pick-up ring

 0.0.31um31um

 S D S D S

 Fig.4.5.19.2.2

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 145 of 705
whole or in part without prior written permission of TSMC.


###### OD-OD spacing

 2 um

 2 um
 Well pick-up ring


-----

###### 4.5.20 P+ Source/Drain Ion Implantation (PP) Layout Rules (Mask ID: 197)
 Rule No. Description Label Rule

PP.W.1 Width A ≥ 0.18

PP.S.1 Space B ≥ 0.18
PP.S.2 Space to N+ACTIVE (non-butted) C ≥ 0.13

PP.S.3 Space to {N+ACTIVE OR NW STRAP} (butted) D = 0.00
PP.S.4 Space to NW STRAP (non-butted) E ≥ 0.02

PP.S.5 {PP edge on OD} space to NMOS GATE F ≥ 0.32

PP.S.6 Butted PW STRAP space to PO in the same OD [the butted G ≥ 0.32
N+ACTIVE extending 0 < J1 < 0.16 µm]

PP.S.7 Space to N-type unsilicided OD/PO H ≥ 0.20

PP.EN.1 {NP OR PP} enclosure of PO (except DPO) I ≥ 0.15

PP.EX.1 Extension on P+ACTIVE J ≥ 0.13

PP.EX.2 Extension on PW STRAP K ≥ 0.02
PP.EX.3 Extension on P-type unsilicided OD/PO L ≥ 0.20

PP.EX.4 {PP edge on OD} extension on PMOS GATE M ≥ 0.32

PP.O.1 Overlap of OD N ≥ 0.13

PP.A.1 Area O ≥ 0.122
PP.A.2 Enclosed area P ≥ 0.122

PP.A.3 Area of butted PW STRAP Q ≥ 0.04

PP.R.1 PP must fully cover {PMOS GATE SIZING 0.16 µm} R ≥ 0.16

PP.R.2 Overlap of NP is not allowed
PP.R.3 OD must be fully covered by {NP OR PP} (except DOD)
PP.R.4 PO must be fully covered by {NP OR PP} (except DPO)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 146 of 705
whole or in part without prior written permission of TSMC.

|Col1|Rules (Mask ID: 197)|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
|PP.W.1|Width|A|≥|0.18|
|PP.S.1|Space|B|≥|0.18|
|PP.S.2|Space to N+ACTIVE (non-butted)|C|≥|0.13|
|PP.S.3|Space to {N+ACTIVE OR NW STRAP} (butted)|D|=|0.00|
|PP.S.4|Space to NW STRAP (non-butted)|E|≥|0.02|
|S PP.S.5|T {PP edge on OD} space to NMOS GATE|F|≥|0.32|
|h PP.S.6 a|S Butted PW STRAP space to PO in the same OD [the butted N+ACTIVE extending 0 < J1 < 0.16 µm]|G|≥|0.32|
|PP.S.7|M n Space to N-type unsilicided OD/PO|H|≥|0.20|
|PP.EN.1|g C {NP OR PP} enclosure of PO (except DPO)|I|≥|0.15|
|PP.EX.1|h Extension on P+ACTIVE|J|≥|0.13|
|PP.EX.2|C a i Extension on PW STRAP|K|≥|0.02|
|PP.EX.3|o I Extension on P-type unsilicided OD/PO|L|≥|0.20|
|PP.EX.4|n C f {PP edge on OD} extension on PMOS GATE|M|≥|0.32|
|PP.O.1|i Overlap of OD|N|≥|0.13|
|PP.A.1|T d Area|O|≥|0.122|
|PP.A.2|e e 1 c n Enclosed area|P|≥|0.122|
|PP.A.3|2 h t Area of butted PW STRAP|Q|≥|0.04|
|PP.R.1|8 i . a PP must fully cover {PMOS GATE SIZING 0.16 µm}|R|≥|0.16|
|PP.R.2|5 1 & l Overlap of NP is not allowed||||
|PP.R.3|7 0 I I OD must be fully covered by {NP OR PP} (except DOD)||||
|PP.R.4|/ n 2 n 0 3 f PO must be fully covered by {NP OR PP} (except DPO)||||


-----

###### PP


PP


PP


K


###### PW

|Col1|Col2|PP P+ OD|
|---|---|---|


P [+] OD


I I I I


I


PO PO PO

|P|I O|Col3|
|---|---|---|
||||

|Col1|I|
|---|---|
|I||
||PO|

|Col1|PO|Col3|
|---|---|---|
||PO||
||||
||||
|a M D||T|
|a|||
||||


###### NW PW


N type Poly resistor

|Col1|Col2|L H l|Col4|
|---|---|---|---|
|i t n|a|||
|||||


P type Poly resistor

|Col1|Col2|Col3|Col4|Col5|IC K Q|
|---|---|---|---|---|---|
||||||C P+ OD|
|||||||
||||||T|
|||F|PO|N+ OD||
|D||||||
||D|||||
|||||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 147 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.21 N+ Source/Drain Ion Implantation (NP) Rules (Mask ID: 198)
 Rule No. Description Label Rule

NP.W.1 Width A ≥ 0.18

NP.S.1 Space B ≥ 0.18
NP.S.2 Space to P+ACTIVE (non-butted) C ≥ 0.13

NP.S.3 Space to {P+ACTIVE OR PW STRAP} (butted) D = 0.00
NP.S.4 Space to PW STRAP (non-butted) E ≥ 0.02

NP.S.5 {NP edge on OD} space to PMOS GATE F ≥ 0.32

NP.S.6 Butted NW STRAP space to PO in the same OD [the butted G ≥ 0.32
P+ACTIVE extending 0 < J1 < 0.16 µm]

NP.S.7 Space to P-type unsilicided OD/PO H ≥ 0.20

NP.EN.1 {NP OR PP} enclosure of PO (except DPO) I ≥ 0.15

NP.EX.1 Extension on N+ACTIVE J ≥ 0.13

NP.EX.2 Extension on NW STRAP K ≥ 0.02
NP.EX.3 Extension on N-type unsilicided OD/PO L ≥ 0.20

NP.EX.4 {NP edge on OD} extension on NMOS GATE M ≥ 0.32

NP.O.1 Overlap of OD N ≥ 0.13

NP.A.1 Area O ≥ 0.122
NP.A.2 Enclosed area P ≥ 0.122

NP.A.3 Area of butted NW STRAP Q ≥ 0.04

NP.R.1 NP must fully cover {NMOS GATE SIZING 0.16 µm} R ≥ 0.16

NP.R.2 Overlap of PP is not allowed
NP.R.3 OD must be fully covered by {NP OR PP} (except DOD)
NP.R.4 PO must be fully covered by {NP OR PP} (except DPO)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 148 of 705
whole or in part without prior written permission of TSMC.

|Col1|(Mask ID: 198)|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
|NP.W.1|Width|A|≥|0.18|
|NP.S.1|Space|B|≥|0.18|
|NP.S.2|Space to P+ACTIVE (non-butted)|C|≥|0.13|
|NP.S.3|Space to {P+ACTIVE OR PW STRAP} (butted)|D|=|0.00|
|NP.S.4|Space to PW STRAP (non-butted)|E|≥|0.02|
|S NP.S.5|T {NP edge on OD} space to PMOS GATE|F|≥|0.32|
|h NP.S.6 a|S Butted NW STRAP space to PO in the same OD [the butted P+ACTIVE extending 0 < J1 < 0.16 µm]|G|≥|0.32|
|NP.S.7|M n Space to P-type unsilicided OD/PO|H|≥|0.20|
|NP.EN.1|g C {NP OR PP} enclosure of PO (except DPO)|I|≥|0.15|
|NP.EX.1|h Extension on N+ACTIVE|J|≥|0.13|
|NP.EX.2|C a Extension on NW STRAP|K|≥|0.02|
|NP.EX.3|i o I Extension on N-type unsilicided OD/PO|L|≥|0.20|
|NP.EX.4|n C f {NP edge on OD} extension on NMOS GATE|M|≥|0.32|
|NP.O.1|i Overlap of OD|N|≥|0.13|
|NP.A.1|T d Area|O|≥|0.122|
|NP.A.2|e e 1 n Enclosed area|P|≥|0.122|
|NP.A.3|c 2 h t Area of butted NW STRAP|Q|≥|0.04|
|NP.R.1|8 i . a NP must fully cover {NMOS GATE SIZING 0.16 µm}|R|≥|0.16|
|NP.R.2|5 1 & l Overlap of PP is not allowed||||
|NP.R.3|7 0 I I OD must be fully covered by {NP OR PP} (except DOD)||||
|NP.R.4|/ n 2 n 0 3 PO must be fully covered by {NP OR PP} (except DPO)||||


-----

###### NP

A

K


NP


NP


K


###### NW

|Col1|Col2|NP N+ OD|
|---|---|---|


N [+] OD


I I I I


I


PO PO PO

|Col1|I|
|---|---|
|||

|P|I O|Col3|
|---|---|---|
|||I|

|I I PO|Col2|Col3|
|---|---|---|
||I||
|I|||
||PO||

|Col1|PO|Col3|
|---|---|---|
||PO||
||||
||||
|a M n D P+ OD||T|
|a n P+ OD|||
||||


###### PW NW


P type Poly resistor

|Col1|Col2|Col3|Col4|IC K|
|---|---|---|---|---|
|||||C Q N+ OD|
||||||
||||||
||F|PO|+||
||||||
||||||

|d|Col2|P typ|pe Poly re|
|---|---|---|---|
|||L H l I||
|t n e|a i|L l||
|7||||


N type Poly resistor


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 149 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.22 Layout Rules for LDD Mask Logical Operations N1V/N2V/P1V/P2V and VTC_N/VTC_P/VTL_N/VTL_P As a default, TSMC generates some masking layers from drawn layers by logical operations. By default, these include N1V/N2V/P1V/P2V and VTC_N/VTC_P/VTL_N/VTL_P masks. The following rules and recommendations (Fig. 1 - Fig. 6) are defined to avoid small patterns during mask making.

 Warning:

If the rules is not followed, the mask
making cycle time will be seriously
impacted.

|TSMC C Shangha   If the rules is not followed, the mask making cycle time will be seriously impacted.  The following are special requirements.|Col2|
|---|---|
|C a d ≥≥≥≥ 0.18 µm i o|The minimum extension/clearance between two corners of two layers|
|I C X/Y (the extension/space between two edges of two layers in an X/Y)|n If either dimension X or Y < 0.18 µm (including 0, 2 f edges aligned), the other dimension must be ≥ 0.18 µm.|

|of two laye|nfide 1 C Te ers in an X/Y) edges aligned), the other dimension m|must be ≥|≥ 0.18|8 µm.|
|---|---|---|---|---|
|Rule No.|e e Description|||Rule|
|LDN.EX.1|1 c n 2 NP extension on NW|Fig.1|≥|0.18|
|LDN.EX.2|h t 8 i NP extension on {OD2 OR DCO}|Fig.2|≥|0.18|
|LDN.EX.3|. a 5 NP extension on {RH OR BJTDMY}|Fig.1|≥|0.18|
|LDN.EX.4|1 & l 7 0 NP extension on VAR|Fig.1|≥|0.18|
|LDN.O.1|I / I n 2 n NP overlap of {OD2 OR DCO}|Fig.3|≥|0.18|
|LDP.EX.1|0 3 f d PP extension on {OD2 OR DCO}|Fig.2|≥|0.18|
|LDP.EX.2|9 o / . PP extension on {RH OR BJTDMY}|Fig.1|≥|0.18|
|LDP.EX.3|r 2 P PP extension on VAR|Fig.1|≥|0.18|
|LDP.O.1|0 r PP overlap of NW|m Fig.3|≥|0.18|
|LDP.O.2|1 o PP overlap of {OD2 OR DCO}|a t Fig.3|≥|0.18|
|VT.S.1|2 m VTL_N space to {(OD2 OR NW) OR DCO }|i Fig.5|≥|0.18|
|VT.EX.2|o NW extension on {(OD2 OR VTL_P) OR DCO }|Fig.6|o ≥|0.18|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 150 of 705
whole or in part without prior written permission of TSMC.


-----

###### (Fig. 1)


###### NP/PP


###### NP/ PP


###### (Fig. 2)


###### NW/RH/BJTDMY/VAR

 (Fig. 3) NP/ PP


###### (OD2 OR DCO)


###### NW


###### (Fig. 5) VTL_N

 Y


###### NW/ (OD2 OR DCO)

 (Fig. 6)


###### d

|Col1|Col2|
|---|---|
|X||


###### ((OD2 OR NW) OR DCO)


###### ((OD2 OR VTL_P) OR DCO)


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 151 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.23 Resist Protection Oxide (RPO) Layout Rules (Mask ID: 155)
 Rule No. Description Label

RPO.W.1 Width A ≥

RPO.S.1 Space B ≥
RPO.S.2 Space to OD C ≥

RPO.S.3 Space to CO (overlap of CO is not allowed.) D ≥

RPO.S.4 Space to GATE (overlap of GATE is not allowed except ESD circuit.) E ≥

RPO.S.5 Space to PO F ≥
RPO.EX.1 Extension on unsilicided OD/PO G ≥

RPO.EX.1.1 Extension on unsilicided OD/PO [RPO width >10 µm] G1 ≥

RPO.EX.2 OD extension on RPO H ≥

RPO.A.1 Area I ≥

RPO.A.2 Enclosed area J ≥
RPO.R.1 Butted NP/PP on unsilicided OD/PO is not allowed.

###### RPO

|Col1|(Mask ID: 155)|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
|RPO.W.1|Width|A|≥|0.43|
|RPO.S.1|Space|B|≥|0.43|
|RPO.S.2|Space to OD|C|≥|0.22|
|RPO.S.3|Space to CO (overlap of CO is not allowed.)|D|≥|0.22|
|RPO.S.4|Space to GATE (overlap of GATE is not allowed except ESD circuit.)|E|≥|0.38|
|S RPO.S.5|T Space to PO|F|≥|0.30|
|h RPO.EX.1|S Extension on unsilicided OD/PO|G|≥|0.22|
|a RPO.EX.1.1|Extension on unsilicided OD/PO [RPO width >10 µm]|G1|≥|0.30|
|n RPO.EX.2|M OD extension on RPO|H|≥|0.22|
|RPO.A.1|g C Area|I|≥|1.00|
|RPO.A.2|h C Enclosed area|J|≥|1.00|
|RPO.R.1|a i o Butted NP/PP on unsilicided OD/PO is not allowed.||||


PO

|Col1|IC|Col3|
|---|---|---|
||H D||
|G, G1|RPO||
||E||
|||P|
||||


OD

|Col1|Col2|Col3|RPO|Col5|Col6|
|---|---|---|---|---|---|
||||RPO|||
||||PO or OD|||
|||||||

|Col1|Col2|85 h. &Ind. 0/09/2012 A C OD RPO F RPO|Col4|Col5|
|---|---|---|---|---|
|||RPO G, G1|||
|D||PO|||
||||||
||||||


RPO.R.1


N+/P+


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 152 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.24 OD and Poly Resistor Recommendations and Guidelines
 RH layer is required for OD and poly resistors. RH layer is a dummy layer that blocks NLDD or PLDD implants in the logic operations that generate N1V, N2V, P1V, and P2V. Unsilicided OD resistor: {RH AND (RPO AND OD)} Unsilicided PO resistor: {RH AND (RPO AND PO)}

|S|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
|S h RES.2® a n|T Recommended minimum width(W), length(L) and square number (L/W) S for unsilicided OD/PO resistor for SPICE simulation accuracy. M Square number can not be checked by DRC Width ≥ 0.4 µm (Checked by DRC) g C Length ≥ 0.4 µm (Checked by DRC) h Square number ≥ 1 (Not checked by DRC)||≥|0.4(width) 0.4(length) 1 (L/W)|
|RES.8®|C a For unsilicided OD resistor in the source or drain of MOS i o Recommended RH space to Gate of unsilicided OD resistor in the I n source or drain of MOS for SPICE simulation accuracy.||≥|0.185|
|RES.9®|C f For unsilicided OD/PO resistor i T d Recommended RH enclosure of unsilicided OD/PO resistor for SPICE simulation accuracy.||≥|0.13|
|RES.8|e e 1 c n For unsilicided OD/PO resistor 2 RH space to Gate ≥ 0.16. (Overlap is not allowed)||||
|RES.10|h t 8 i . a For unsilicided PO resistor 5 1 RPO intersecting (PO AND RH) must form two or more POs (except & 7 l BJT or ESD circuits)||||
|RES.11|0 I / I n 2 n For unsilicided OD resistor 0 3 f RPO intersecting (OD AND RH) must form two or more ODs (except 9 d o BJT or ESD circuits)||||
|RES.21|/ . 2 For unsilicided OD resistors P 0 NP OD resistor is not allowed interacting with NW. r DRC will flag {(((OD AND NP) AND RH) AND RPDMY) INTERACT 1 o NW}|a m r|||
|RES.22|2 m For unsilicided OD resistors o PP OD resistor is only allowed inside NW. DRC will flag {(((OD AND PP) AND RH) AND RPDMY) NOT INSIDE t i NW}|t|o i|n|
|RES.12g|o For unsilicided PO resistor {RPO AND PO} must be fully covered by RH (except BJT or ESD circuits)|n|||
|RES.13g|For unsilicided OD resistor {RPO AND OD} must be fully covered by RH (except BJT or ESD circuits)|e C|n||
|RES.15gU|Recommended to use rectangle shape resistor for the SPICE simulation accuracy||t|e|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 153 of 705
whole or in part without prior written permission of TSMC.


-----

|RH|Col2|Col3|Col4|
|---|---|---|---|
|RH||||
|||||
||RPO|||
||0.13 0.185|||
||PO|||
||T OD|||

|a i I C OD or Poly T e|C o 0.13 n f i d Width e 1 c n 2|
|---|---|

|OD or Poly|2 0.13 Width|
|---|---|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 154 of 705
whole or in part without prior written permission of TSMC.


-----

###### • The Following table describes the resistance performance and variation with sampled width/legnth: The data is an example based on CLN65LP SPICE model: T-N65-CL-SP-009 (V1.2) with the bias condition of 0.01V. It contains one typical case (TT) and two corner cases, slow (SS) and fast (FF). Make sure to refer to the most updated SPICE model version of each different technology to design your resistor.

SQ TT SS FF
Resistor W(um) L(um) TT/SS Diff TT/FF Diff
(L/W) (ohm) (ohm) (ohm)

2.00 4.00 2.0 245.8 298.4 193.5 21.41% -21.26%
1.00 2.00 2.0 251.4 310.3 192.7 23.44% -23.33%
0.70 1.40 2.0 256.2 320.6 192.1 25.13% -24.99%

Unsilicided N+OD 0.40 0.80 2.0 267.9 346.3 190.9 29.23% -28.74%
resistor 2.00 10.00 5.0 605.8 733.2 479.4 21.02% -20.86%

1.00 5.00 5.0 611.6 750.6 473.2 22.74% -22.63%
0.70 3.50 5.0 616.4 765.7 468.1 24.21% -24.06%
0.40 2.00 5.0 628.4 803.9 456.3 27.91% -27.39%

2.00 4.00 2.0 493.7 595.1 392.1 20.54% -20.58%
1.00 2.00 2.0 496.9 617.3 374.3 24.24% -24.67%
0.70 1.40 2.0 499.5 637.1 360.4 27.55% -27.85%

Unsilicided P+OD 0.40 0.80 2.0 506.1 690.8 330.5 36.49% -34.69%
resistor 2.00 10.00 5.0 1230.0 1481.4 978.1 20.44% -20.48%

1.00 5.00 5.0 1233.9 1530.9 931.5 24.07% -24.51%
0.70 3.50 5.0 1237.1 1575.5 895.1 27.35% -27.65%
0.40 2.00 5.0 1245.3 1697.2 816.2 36.29% -34.45%

2.00 4.00 2.0 320.3 386.7 252.6 20.75% -21.12%
1.00 2.00 2.0 333.9 413.0 253.4 23.68% -24.12%
0.70 1.40 2.0 345.9 437.3 253.8 26.41% -26.63%

Unsilicided N+PO 0.40 0.80 2.0 378.1 507.9 254.6 34.34% -32.66%
resistor 2.00 10.00 5.0 795.2 958.9 628.5 20.59% -20.97%

1.00 5.00 5.0 824.6 1017.9 627.8 23.44% -23.87%
0.70 3.50 5.0 851.1 1073.3 627.1 26.11% -26.32%
0.40 2.00 5.0 923.3 1237.5 625.1 34.02% -32.30%

2.00 4.00 2.0 1406.9 1606.0 1202.1 14.15% -14.56%
1.00 2.00 2.0 1434.7 1704.4 1141.5 18.80% -20.44%
0.70 1.40 2.0 1459.4 1798.5 1094.2 23.24% -25.02%

Unsilicided P+PO 0.40 0.80 2.0 1524.5 2085.2 991.9 36.77% -34.94%
resistor 2.00 10.00 5.0 3515.8 4012.9 3004.6 14.14% -14.54%

1.00 5.00 5.0 3584.0 4256.8 2852.4 18.77% -20.41%
0.70 3.50 5.0 3644.5 4490.4 2733.7 23.21% -24.99%
0.40 2.00 5.0 3804.8 5203.1 2476.5 36.75% -34.91%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 155 of 705
whole or in part without prior written permission of TSMC.

|Resistor|W(um)|L(um)|SQ (L/W)|TT (ohm)|SS (ohm)|FF (ohm)|TT/SS Diff|TT/FF Diff|
|---|---|---|---|---|---|---|---|---|
|S Unsilicided N+OD resistor h a n|2.00|4.00|2.0|245.8|298.4|193.5|21.41%|-21.26%|
||1.00|2.00|2.0|251.4|310.3|192.7|23.44%|-23.33%|
||0.70|1.40|2.0|256.2|320.6|192.1|25.13%|-24.99%|
||0.40|0.80|2.0|267.9|346.3|190.9|29.23%|-28.74%|
||T 2.00|10.00|5.0|605.8|733.2|479.4|21.02%|-20.86%|
||1.00|S 5.00|5.0|611.6|750.6|473.2|22.74%|-22.63%|
||0.70|3.50|5.0|616.4|765.7|468.1|24.21%|-24.06%|
||0.40|M 2.00|5.0|628.4|803.9|456.3|27.91%|-27.39%|
|g h Unsilicided P+OD resistor|2.00|4.00|C 2.0|493.7|595.1|392.1|20.54%|-20.58%|
||1.00|2.00|2.0|496.9|617.3|374.3|24.24%|-24.67%|
||a 0.70|1.40|C 2.0|499.5|637.1|360.4|27.55%|-27.85%|
||i 0.40|0.80|2.0|o 506.1|690.8|330.5|36.49%|-34.69%|
||I 2.00|10.00|5.0|n 1230.0|1481.4|978.1|20.44%|-20.48%|
||C 1.00|5.00|5.0|f 1233.9|1530.9|931.5|24.07%|-24.51%|
||0.70|3.50|5.0|i 1237.1|d 1575.5|895.1|27.35%|-27.65%|
||0.40|T 2.00|5.0|1245.3|1697.2|816.2|36.29%|-34.45%|
|Unsilicided N+PO resistor|2.00|e 4.00|2.0|1 320.3|e 386.7|252.6|20.75%|-21.12%|
||1.00|2.00|c 2.0|2 333.9|n t 413.0|253.4|23.68%|-24.12%|
||0.70|1.40|h . 2.0|8 345.9|437.3|i 253.8|26.41%|-26.63%|
||0.40|1 0.80|2.0|378.1|5 507.9|a l 254.6|34.34%|-32.66%|
||2.00|0 10.00|5.0|& 795.2|7 958.9|I 628.5|20.59%|-20.97%|
||1.00|5.00|/ 5.0|I 824.6|2 1017.9|n 627.8|23.44%|-23.87%|
||0.70|3.50|0 5.0|n 851.1|3 1073.3|627.1|f 26.11%|-26.32%|
||0.40|2.00|9 5.0|d 923.3|. 1237.5|625.1|o 34.02%|-32.30%|
|Unsilicided P+PO resistor|2.00|4.00|/ 2.0|2 1406.9|1606.0|1202.1|r 14.15%|-14.56%|
||1.00|2.00|2.0|0 1434.7|P 1704.4|1141.5|m 18.80%|-20.44%|
||0.70|1.40|2.0|1 1459.4|r 1798.5|1094.2|23.24%|a -25.02%|
||0.40|0.80|2.0|1524.5|2 2085.2|o 991.9|36.77%|t -34.94%|
||2.00|10.00|5.0|3515.8|4012.9|m 3004.6|14.14%|i o -14.54%|
||1.00|5.00|5.0|3584.0|4256.8|o 2852.4|18.77%|-20.41%|
||0.70|3.50|5.0|3644.5|4490.4|2733.7|t 23.21%|n -24.99%|
||0.40|2.00|5.0|3804.8|5203.1|2476.5|i 36.75%|-34.91%|


-----

###### 4.5.25 MOS Varactor Layout Rules (VAR) MOS varactor provides NMOS in NW capacitor structure for core and IO region VAR: You must provide this layer (CAD layer: 143) to generate LDD logical operation, if the MOS varactor is used.

 Rule No. Description Label Rule

VAR.W.1 Length of {gate AND VAR} Please follow table 4.5.25.1 for SPICE model valid A ≥ 0.2
range.

VAR.W.4 Channel width of {gate AND VAR} Please follow table 4.5.25.1 for SPICE G ≥ 0.4
model valid range.

VAR.S.1 Space to ACTIVE B ≥ 0.13

VAR.EN.1 Enclosure of OD D ≥ 0.16

VAR.R.1 VAR layer must be drawn to fully cover the varactor devices.
VAR.R.2 Overlap of VTL_N, VTL_P, VTH_N, VTH_P, NT_N, mVTL, PW, or RPO is not
allowed.

VAR.R.3 PP overlap of {gate AND VAR} is not allowed.
VAR.R.4 Overlap to {(PO AND ACTIVE) SIZING 0.16 µm} is not allowed
VAR.R.5 NP must fully cover {(((VAR AND GATE) sizing 0.19) AND OD) sizing 0.13}

###### Table note: 
Due to the intrinsic gate leakage, you need to do SPICE simulation carefully while large area of MOS varactor is
designed in the thin oxide area.
The follow table is the width/length of baseband and RF model in SPCIE model. Please refer the below table with W/L
for varactor application.
Table 4.5.25.1 minimum W/L of baseband and RF model for SPICE valid range

|used.|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
|VAR.W.1|Length of {gate AND VAR} Please follow table 4.5.25.1 for SPICE model valid range.|A|≥|0.2|
|VAR.W.4|Channel width of {gate AND VAR} Please follow table 4.5.25.1 for SPICE model valid range.|G|≥|0.4|
|S VAR.S.1|T Space to ACTIVE|B|≥|0.13|
|h VAR.EN.1|S Enclosure of OD|D|≥|0.16|
|a VAR.R.1|VAR layer must be drawn to fully cover the varactor devices.||||
|n VAR.R.2|M g C Overlap of VTL_N, VTL_P, VTH_N, VTH_P, NT_N, mVTL, PW, or RPO is not allowed.||||
|VAR.R.3|h PP overlap of {gate AND VAR} is not allowed.||||
|VAR.R.4|C a Overlap to {(PO AND ACTIVE) SIZING 0.16 µm} is not allowed||||
|VAR.R.5|i o NP must fully cover {(((VAR AND GATE) sizing 0.19) AND OD) sizing 0.13}||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 156 of 705
whole or in part without prior written permission of TSMC.


-----

###### VAR


NP

NW


X OD X’

PO

NW


NP

|Col1|Col2|Col3|
|---|---|---|
|OD|G PO A||

|VAR F NP|Col2|Col3|Col4|Col5|Col6|
|---|---|---|---|---|---|
|||||VAR N||
||||F|||
||OD PO|OD|PO|||


X-X’ cross-section

PO
NP NP

|Col1|PO|
|---|---|


NW


VAR.R.4

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 157 of 705
whole or in part without prior written permission of TSMC.

|D, E VAR G PO NP OD A|Col2|Col3|Col4|Col5|Col6|Col7|Col8|
|---|---|---|---|---|---|---|---|
|B T 0.16 S 0.16 0.16 OD M PO C MOS C VAR VA||||||||
|||0.16||||||
||||6|||||
||T|S 0.1|6 M PO|0.1||6 OD C MOS||
||||||||VA|


-----

###### 4.5.26 Contact (CO) Layout Rules (Mask ID: 156)
 Rule No. Description Label

CO.W.1 Width (maximum = minimum except for seal-ring and fuse protection ring) A =
CO.W.2 Width of CO bar. CO bar is only allowed in seal ring. =
CO bar is only allowed in seal ring and fuse protection ring.
SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring) is
a Must to cover CO bar if CO bar is used.

CO.S.1 Space B ≥

CO.S.2 Space to 3-neighboring CO (< 0.15 µm distance) C ≥

CO.S.2.1 Space to neighboring CO [different net and common parallel run length > 0] B1 ≥

CO.S.2.2 Space to neighboring CO [different net] B3 ≥
CO.S.3 Space to GATE (Overlap of GATE is not allowed) [space can be ≥ 0.05 µm D ≥
inside SRAM word line decoder covered by layer 186;4, and space ≥ 0.043 µm
covered by 186;5]

CO.S.3® Recommended CO space to GATE to reduce the short possibility caused by D ≥
particle

CO.S.4 {CO inside PO} space to OD E ≥

CO.S.5 {CO inside OD} space to 1.8V or 2.5V or 3.3V GATE F ≥

CO.S.6 Space to butted PP/NP edge on OD (overlap of NP/PP boundary on OD is not G ≥
allowed.)

CO.EN.0 Enclosure by PO is defined by either {CO.EN.2 and CO.EN.3} or CO.EN.4.
CO.EN.1 Enclosure by OD H ≥

CO.EN.1® Recommended CO enclosure by OD to avoid high Rc. H ≥

CO.EN.1.1 Enclosure by OD [at least two opposite sides] H1 ≥
CO.EN.2 Enclosure by PO J ≥

CO.EN.3 Enclosure by PO [at least two opposite sides] K ≥

CO.EN.3® Recommended CO enclosure by PO [at least two opposite sides] to avoid high K ≥
Rc.

CO.EN.4 Enclosure by PO [all sides]. L ≥

CO.R.2 Overlap of RPO is not allowed.
CO.R.3 45-degree rotated CO is not allowed.
CO.R.4 CO must be fully covered by M1 and {OD OR PO}.
CO.S.6g Recommended to put contacts at both source side and butted well pickup side
to avoid high Rs.
DRC can flag if the STRAP is butted on source, one of STRAP and source is
without CO.

CO.R.1g[U] Recommended to put {CO inside PO} space to GATE as close as possible to
avoid high Rs.

CO.R.5g Recommend using redundant CO to avoid high Rc wherever layout allows
1. Recommended to use double CO or more on the resistor connection.
2. Double CO on Poly gate to reduce the probability of high Rc
3. Recommend putting multiple and symmetrical source/drain CO for SPICE
simulation accuracy.
4. If it is hard to increase the CO to gate spacing (CO.S.3®) for the large
transitor, limit the number of source/drain CO: to have the necessary CO
number for the current, and then distribute the CO evenly on the
Source/Drain area. If possible, also increase the CO to gate spacing (to
reduce the short possibility by particle)
5. DRC can flag single CO.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 158 of 705
whole or in part without prior written permission of TSMC.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|CO.W.1|Width (maximum = minimum except for seal-ring and fuse protection ring)|A|=|0.09|
|CO.W.2|Width of CO bar. CO bar is only allowed in seal ring. CO bar is only allowed in seal ring and fuse protection ring. SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring) is a Must to cover CO bar if CO bar is used.||=|0.09|
|CO.S.1|Space|B|≥|0.11|
|CO.S.2|Space to 3-neighboring CO (< 0.15 µm distance)|C|≥|0.14|
|S CO.S.2.1|T Space to neighboring CO [different net and common parallel run length > 0]|B1|≥|0.14|
|h CO.S.2.2|Space to neighboring CO [different net]|B3|≥|0.12|
|a CO.S.3 n|S M Space to GATE (Overlap of GATE is not allowed) [space can be ≥ 0.05 µm inside SRAM word line decoder covered by layer 186;4, and space ≥ 0.043 µm g C covered by 186;5]|D|≥|0.055|
|CO.S.3®|h Recommended CO space to GATE to reduce the short possibility caused by a C particle|D|≥|0.065|
|CO.S.4|i o {CO inside PO} space to OD|E|≥|0.07|
|CO.S.5|I n {CO inside OD} space to 1.8V or 2.5V or 3.3V GATE|F|≥|0.09|
|CO.S.6|C f i Space to butted PP/NP edge on OD (overlap of NP/PP boundary on OD is not d allowed.)|G|≥|0.06|
|CO.EN.0|T e Enclosure by PO is defined by either {CO.EN.2 and CO.EN.3} or CO.EN.4.||||
|CO.EN.1|e 1 c n Enclosure by OD|H|≥|0.015|
|CO.EN.1®|2 h t Recommended CO enclosure by OD to avoid high Rc.|H|≥|0.04|
|CO.EN.1.1|8 i . a Enclosure by OD [at least two opposite sides]|H1|≥|0.03|
|CO.EN.2|5 1 & l 7 Enclosure by PO|J|≥|0.01|
|CO.EN.3|0 I I 2 / Enclosure by PO [at least two opposite sides]|K|≥|0.04|
|CO.EN.3®|n n 0 3 f d Recommended CO enclosure by PO [at least two opposite sides] to avoid high 9 o Rc.|K|≥|0.06|
|CO.EN.4|/ . r Enclosure by PO [all sides].|L|≥|0.03|
|CO.R.2|2 P m Overlap of RPO is not allowed.||||
|CO.R.3|0 r 1 a 45-degree rotated CO is not allowed.||||
|CO.R.4|o 2 CO must be fully covered by M1 and {OD OR PO}.|t|||
|CO.S.6g|m Recommended to put contacts at both source side and butted well pickup side o to avoid high Rs. t DRC can flag if the STRAP is butted on source, one of STRAP and source is i without CO.|n o i|||
|CO.R.1gU|o n Recommended to put {CO inside PO} space to GATE as close as possible to avoid high Rs.||||
|CO.R.5g|C Recommend using redundant CO to avoid high Rc wherever layout allows 1. Recommended to use double CO or more on the resistor connection. 2. Double CO on Poly gate to reduce the probability of high Rc 3. Recommend putting multiple and symmetrical source/drain CO for SPICE simulation accuracy. 4. If it is hard to increase the CO to gate spacing (CO.S.3®) for the large transitor, limit the number of source/drain CO: to have the necessary CO number for the current, and then distribute the CO evenly on the Source/Drain area. If possible, also increase the CO to gate spacing (to reduce the short possibility by particle) 5. DRC can flag single CO.|e t n e|r||


-----

###### CO

|Col1|Col2|Col3|Col4|
|---|---|---|---|
|||PRO||
|||||
|||||


###### PO

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
||||||||||
||||||||DDDD,,,, FFFF G T|G|
|B|||||||||
||||||||||
|S A|||||||||
|a h|||||||||
||||||||||
||||E||||||
|||n|||||||
|||g|||||||


###### H1H1H1H1


###### H1H1H1H1 HHHH

 KKKK

 JJJJ

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 159 of 705
whole or in part without prior written permission of TSMC.

|Col1|Col2|Col3|
|---|---|---|
||l a||
|3 2 . d||r o f n I|
||||

|1 HHHH|Col2|10/|2 h. &In 10/|
|---|---|---|---|
||||/ 9 0 /|
|||||
|||||

|Inf 23 Pro|Col2|Col3|
|---|---|---|
|o m o|||
||m||
||||
||JJJJ||


-----

|tsmc|Col2|Col3|Col4|
|---|---|---|---|
|B3||||
|||||
|||||
|||||
||n a h|||


###### CO space to neighboring CO in the same net or in the different net


###### A

|Col1|Col2|
|---|---|
|||


###### B AAAA
 B

 2-neighboring CO

|n C T BBBB|Col2|Col3|
|---|---|---|
|T e c h . AAAA 1 0|||
||0 1||
||||


###### 2-neighboring CO


###### C C C

 C

 A

 C C


###### A

 C

|A|Col2|
|---|---|

|Col1|Col2|
|---|---|
|B||
|||

|In 723 Prom C|Info m|nforma|Col4|
|---|---|---|---|
|o m A C||||
||o|||
||t i o C|||
|C||||


###### C


###### 2-neighboring COs

 C A

|A|Col2|C|Col4|Col5|
|---|---|---|---|---|
||||||
||||||
||||||

|C|o|otio|otion C|on|
|---|---|---|---|---|
|||||n|
|C|||||
||||||
||||||


###### 3-neighboring CO 4-neighboring CO


###### 3X3 CO array


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 160 of 705
whole or in part without prior written permission of TSMC.


-----

###### Item 3 in CO.R.5g


###### unsymmetrical unsymmetrical symmetrical

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 161 of 705
whole or in part without prior written permission of TSMC.

|Col1|Col2|Col3|
|---|---|---|
||||
||||

|Col1|Col2|Col3|
|---|---|---|
||||
||||


-----

###### 4.5.27 Metal-1 (M1) Layout Rules (Mask ID: 360)
 Rule No. Description Label

M1.W.1 Width A ≥ 0.09
M1.W.2 Width of 45-degree bent M1 B ≥ 0.19
Please make sure the vertex of 45-degree pattern is on 5nm grid (refer to
the guideline, G.6g[U], in section 3.7)

M1.W.3 Maximum width C ≤ 12.00

M1.S.1 Space D ≥ 0.09

M1.S.1® Recommended M1 space to reduce the short possibility caused by particle D ≥ 0.12
M1.S.2 Space [at least one metal line width > 0.20 µm (W1) and the parallel metal E ≥ 0.11
run length > 0.38 µm (L1)] (union projection)

M1.S.2.1 Space [at least one metal line width > 0.42 µm (W2) and the parallel metal E1 ≥ 0.16
run length > 0.42 µm (L2)] (union projection)

M1.S.3 Space [at least one metal line width > 1.5 µm (W3) and the parallel metal F ≥ 0.50
run length > 1.5 µm (L3)] (union projection)

M1.S.4 Space [at least one metal line width > 4.5 µm (W4) and the parallel metal G ≥ 1.50
run length > 4.5 µm (L4)] (union projection)

Note: When M1 width > 9um is used, please take care of the M1.DN.2 rule
by using larger space.
For example, if two M1 with width 12um and space 1.5um, it will get 94%
density violation on M1.DN.2; either enlarger the M1 space (like 2um) or
reduce the M1 width (like 9um) to meet M1.DN.2.

Space at M1 line-end (W<Q=0.110) in a dense-line-end configuration: If
M1 has parallel run length with opposite M1 (measured with T=0.035

M1.S.5 extension) along 2 adjacent edges of M1 [any one edge <Q distance from S1/S2 ≥ 0.11

the corner of the two edges], then one of the space (S1 or S2) needs to be
at least this value (except for small jog with edge length < 0.09um (R))

M1.S.6 Space to 45-degree bent M1 H ≥ 0.19
M1.S.7® Recommended space between two non-M1 regions [one of the non-M1 N ≥ 0.35
area > 4,000,000µm²] for mask ESD concern. Non-M1 region is defined as
{NOT (M1 OR DM1)} e.g. enlarge the metal width ≥ 0.35 for the guard-ring
design.

M1.EN.0 Enclosure of CO is defined by either {M1.EN.1 and M1.EN.2} or M1.EN.3.
M1.EN.0® Recommended enclosure of CO is defined by either M1.EN.1® or
M1.EN.2®.

M1.EN.1 Enclosure of CO I ≥ 0.00

M1.EN.1® Recommended M1 enclosure of CO to avoid high Rc I ≥ 0.04
M1.EN.2 Enclosure of CO [at least two opposite sides] J ≥ 0.04

M1.EN.2® Recommended M1 enclosure of CO [at least two opposite sides] to avoid J ≥ 0.06
high Rc.

M1.EN.3 Enclosure of CO K ≥ 0.025

M1.EN.4 Enclosure of CO [M1 width > 1µm] K ≥ 0.04
M1.A.1 Area L ≥ 0.042

M1.A.2 Enclosed area M ≥ 0.2

For the following M1.DN.1, M1.DN.1.1, M1.DN.2, M1.DN.4, and DM1.R.1,
please refer to the "Dummy Metal Rules" section in Chapter 8 for the
details.

M1.DN.1 Minimum metal density in window 75 µm x 75 µm, stepping 37.5 µm ≥ 10%

M1.DN.1.1 Maximum metal density in window 100 µm x 100 µm, stepping 50 µm ≤ 80%
M1.DN.2 Maximum metal density over any 20 µm x 20 µm area (checked by ≤ 90%
stepping in 10 µm increments).
The rule is applied while width of (checking window NOT Bond pad) ≥ 5

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 162 of 705
whole or in part without prior written permission of TSMC.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|M1.W.1|Width|A|≥|0.09|
|M1.W.2|Width of 45-degree bent M1 Please make sure the vertex of 45-degree pattern is on 5nm grid (refer to the guideline, G.6gU, in section 3.7)|B|≥|0.19|
|M1.W.3|Maximum width|C|≤|12.00|
|M1.S.1|Space|D|≥|0.09|
|M1.S.1®|Recommended M1 space to reduce the short possibility caused by particle|D|≥|0.12|
|S h M1.S.2|T Space [at least one metal line width > 0.20 µm (W1) and the parallel metal S run length > 0.38 µm (L1)] (union projection)|E|≥|0.11|
|a n M1.S.2.1|M Space [at least one metal line width > 0.42 µm (W2) and the parallel metal run length > 0.42 µm (L2)] (union projection)|E1|≥|0.16|
|M1.S.3|g C Space [at least one metal line width > 1.5 µm (W3) and the parallel metal h run length > 1.5 µm (L3)] (union projection)|F|≥|0.50|
|M1.S.4|C a Space [at least one metal line width > 4.5 µm (W4) and the parallel metal i o run length > 4.5 µm (L4)] (union projection)|G|≥|1.50|
||I n C Note: When M1 width > 9um is used, please take care of the M1.DN.2 rule f by using larger space. i T d For example, if two M1 with width 12um and space 1.5um, it will get 94% density violation on M1.DN.2; either enlarger the M1 space (like 2um) or e e reduce the M1 width (like 9um) to meet M1.DN.2.||||
|M1.S.5|1 c n 2 Space at M1 line-end (W<Q=0.110) in a dense-line-end configuration: If h t 8 i M1 has parallel run length with opposite M1 (measured with T=0.035 . a 5 extension) along 2 adjacent edges of M1 [any one edge <Q distance from 1 & l the corner of the two edges], then one of the space (S1 or S2) needs to be 0 7 I at least this value (except for small jog with edge length < 0.09um (R))|S1/S2|≥|0.11|
|M1.S.6|/ I n 2 n Space to 45-degree bent M1|H|≥|0.19|
|M1.S.7®|0 3 f d 9 o Recommended space between two non-M1 regions [one of the non-M1 area > 4,000,000µm²] for mask ESD concern. Non-M1 region is defined as / 2 . r P m {NOT (M1 OR DM1)} e.g. enlarge the metal width ≥ 0.35 for the guard-ring 0 design.|N|≥|0.35|
|M1.EN.0|r 1 Enclosure of CO is defined by either {M1.EN.1 and M1.EN.2} or M1.EN.3.|a|||
|M1.EN.0®|o 2 m Recommended enclosure of CO is defined by either M1.EN.1® or M1.EN.2®.|i t|||
|M1.EN.1|o Enclosure of CO|o I|n ≥|0.00|
|M1.EN.1®|t Recommended M1 enclosure of CO to avoid high Rc|I|≥|0.04|
|M1.EN.2|i o Enclosure of CO [at least two opposite sides]|J|≥|0.04|
|M1.EN.2®|n Recommended M1 enclosure of CO [at least two opposite sides] to avoid high Rc.|J|≥|0.06|
|M1.EN.3|Enclosure of CO|C K|≥|0.025|
|M1.EN.4|Enclosure of CO [M1 width > 1µm]|e K|≥|0.04|
|M1.A.1|Area|n L|≥|0.042|
|M1.A.2|Enclosed area|M|t e ≥|0.2|
||For the following M1.DN.1, M1.DN.1.1, M1.DN.2, M1.DN.4, and DM1.R.1, please refer to the "Dummy Metal Rules" section in Chapter 8 for the details.||r||
|M1.DN.1|Minimum metal density in window 75 µm x 75 µm, stepping 37.5 µm||≥|10%|
|M1.DN.1.1|Maximum metal density in window 100 µm x 100 µm, stepping 50 µm||≤|80%|
|M1.DN.2|Maximum metal density over any 20 µm x 20 µm area (checked by stepping in 10 µm increments). The rule is applied while width of (checking window NOT Bond pad) ≥ 5||≤|90%|


-----

|tsm|mc Confidential – Do Not Copy Document No.  Version|: T-N65-C : 2.1|CL-D|DR-001|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
||µm. M1.DN.2 would exclude the following regions: 1. Both wire bond pad and flip chip bump pad 2. Mz in {INDDMY SIZING 18 µm} 3. LMARK||||
|M1.DN.4|The metal density difference between any two 250 µm x 250 µm neighboring checking windows including DMxEXCL (stepping in 250 µm increments) Anticipate metal density gradient from layout of small cell by targeting density ~40% (this way, it will limit the risk of low density and of high gradient)||≤|40%|
|S DM1.R.1|DM1 is a must. The DM1 CAD layer (TSMC default, 31;1 for DM1) must be T different from the M1 CAD layer.||||
|h M1.R.1U|S M1 line-end must be rectangular. Other shapes are not allowed.||||


###### Table Notes:

- To improve the metal CMP process window, you must fill the DMx globally and uniformly even if the originally drawn
M1 has already met the density rule (M1.DN.1/M1.DN.2). For sensitive areas with auto-fill operations blocked by the
DM1EXCL layer, it is recommended filling dummy pattern evenly by manual operations to gain a better process
window and electrical performance.

###### • During IP/macro design, it is important to put certain density margin to avoid the possibility of high density violations
(M1.DN.1, M1.DN.2) during placement. It may have unexpected violation during the IP/macro placement due to the
environment, even if the IP/macro already pass the high density rule check. Therefore, you need to carefully design
the dimension of the width/space for wide metal (eg, power/ground bus), under the proper high density limit.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 163 of 705
whole or in part without prior written permission of TSMC.


-----

#### M1


###### D

|Col1|Col2|
|---|---|
|D||


###### M M1

|Col1|M|Col3|
|---|---|---|

|M1 E/E1/F/G|>L1,L|M1 2,L3,L4 4|
|---|---|---|
|>W1,W2,W3,W|||


###### >=J


###### M1


###### M1


###### M1

|I|>|
|---|---|
|||

|K|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|K K M1||||K|
||||||
||||||
||||K||


###### M1


###### M1

|Shang L M1|angh|
|---|---|
|C1 I|J|
|||

|a i I I C J|I|Col3|
|---|---|---|

|Col1|Col2|I|Col4|
|---|---|---|---|
|o n I 1|f i > d e 2|||
||||> e|


###### Fig. a Fig. b

 A

 D

 H
 B
 H B
 H


###### {NOT (M1 OR DM1)} > 4,000,000 µµµµm^2

|0 M1 1 2|P r o {NOT (M m|
|---|---|
|||


###### N

|h. & 10/09/ g. b|h. & /09/|
|---|---|
|H H B||
|||

|A D B H D|Col2|
|---|---|
|||
|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 164 of 705
whole or in part without prior written permission of TSMC.


-----

###### M1.S.5


###### S1 [S1] S1
 S1 S1
 S2 S2

|Col1|< Q S2|
|---|---|


###### W<Q <Q S2


###### Region1 or 2 can not have other M1 patterns at the same time. One of them with other M1 patterns is allowed.


###### Region1 Region2
 T T

|Col1|a n S1|Col3|Col4|
|---|---|---|---|
|||g T||
||W<Q|h a i S2||


###### <Q

|Col1|8 & S1 I|5|
|---|---|---|

|Col1|R|e 10 D|
|---|---|---|
||R||
||D||
||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 165 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.28 VIAx Layout Rules (Mask ID: 378, 378, 373, 374, 375, 376)
 For the specification of metals/vias stacking sequence and associated mask id, please refer to section 2.5.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|VIAx.W.1|Width (maximum = minimum except for seal-ring and fuse protection ring)|A|=|0.10|
|VIAx.W.2 S|Width of VIAx bar. VIAx bar is only allowed in seal ring and fuse protection ring. SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring) is a Must to cover VIAx bar if VIAx bar is used.||=|0.10|
|h VIAx.S.1|T Space|B|≥|0.10|
|a VIAx.S.2|S Space to 3-neighboring VIAx (< 0.14 µm distance)|C|≥|0.13|
|n VIAx.S.3|M Space to neighboring VIAx [different net and common parallel run length > 0]|B1|≥|0.13|
|VIAx.EN.0|g C Enclosure by Mx or M1 is defined by either {VIAx.EN.1 and VIAx.EN.2} or h VIAx.EN.3.||||
|VIAx.EN.0®|C a Recommended enclosure by Mx or M1 is defined by either VIAx.EN.1® or i o VIAx.EN.2®.||||
|VIAx.EN.1|I n Enclosure by Mx or M1|D|≥|0.00|
|VIAx.EN.1®|C f Recommended VIAx enclosure by Mx or M1 to avoid high Rc. Please refer to the i “Via Layout Recommendations” in the section 4.5.37.|D|≥|0.04|
|VIAx.EN.2|T d Enclosure by Mx or M1 [at least two opposite sides]|E|≥|0.04|
|VIAx.EN.2®|e e 1 c n Recommended VIAx enclosure by Mx or M1 [at least two opposite sides] to avoid 2 high Rc. Please refer to the “Via Layout Recommendations” in the section 4.5.37.|E|≥|0.07|
|VIAx.EN.3|h t 8 i Enclosure by Mx or M1 [all sides]|D|≥|0.03|
|VIAx.R.1|. a 5 1 45-degree rotated VIAx is not allowed. l||||
|VIAx.R.2|& 7 0 I At least two VIAx with space ≤ 0.20 µm (S1), or at least four VIAx with space / I n 2 n ≤ 0.25 µm (S1’) are required to connect Mx and Mx+1 when one of these two 0 3 f metals has width and length (W1) > 0.30 µm.||||
|VIAx.R.3|d 9 o At least four VIAx with space ≤ 0.20 µm (S2), or at least nine VIAx with space ≤ / . r 2 0.35 µm (S2’) are required to connect Mx and Mx+1 when one of these two metals P has width and length (W2) > 0.70 µm.||||
|VIAx.R.4|m 0 r At least two VIAx must be used for a connection that is ≤ 0.8 µm (D) away from a 1 o a metal plate (either Mx or Mx+1) with length > 0.3 µm (L) and width > 0.3 µm (W). (It 2 m is allowed to use one VIAx for a connection that is > 0.8 µm (D) away from a metal plate (either Mx or Mx+1) with length > 0.3 µm (L) and width > 0.3 µm (W).)|o i t|||
|VIAx.R.5|o At least two VIAx must be used for a connection that is ≤ 2 µm (D) away from a t metal plate (either Mx or Mx+1) with length > 2 µm (L) and width > 2 µm (W). i o (It is allowed to use one VIAx for a connection that is > 2 µm (D) away from a metal plate (either Mx or Mx+1) with length > 2 µm (L) and width > 2 µm (W).)|n|||
|VIAx.R.6|n At least two VIAx must be used for a connection that is ≤ 5 µm (D) away from a C metal plate (either Mx or Mx+1) with length > 10 µm (L) and width > 3 µm (W). (It is allowed to use one VIAx for a connection that is > 5 µm (D) away from a metal plate (either Mx or Mx+1) with length > 10 µm (L) and width > 3 µm (W)).|e|||
|VIAx.R.7|VIAx must be fully covered by Mx and Mx+1.|n|||
|VIAx.R.8®|Recommended maximum consecutive stacked VIAx layer, which has only one via for each VIAx layer to avoid high Rc. (Example: VIA1~VIA4, VIA2~VIA5, VIA3~VIA6. This rule does not apply to top via. It is allowed to stack from VIA3 to VIA8 because VIA7 and VIA8 are top via. It is allowed to stack more than four VIAx layers if two or more vias in each VIAx layer are on the same metal.)|e t|≤ r|4|
|VIAx.R.11|Single VIAx is not allowed in “H-shape" Mx+1 when all of the following conditions come into existence: (1) The Mx+1 has “H-shape" metal interact with two metal holes: both two metal hole length(L2) ≤ 5um and two metal hole area ≤ 5um² (2) The VIAx overlaps on the center metal bar of this “H-shape” Mx+1 (3) The length (L) of the center metal bar ≤1um and the width of metal bar is ≤||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 166 of 705
whole or in part without prior written permission of TSMC.


-----

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
||0.3um.||||
|VIAx.R.9g|Recommend using redundant vias to avoid high Rc wherever layout allows. Please refer to the “Via Layout Recommendations” in the section 4.5.37. DRC can flag single via.||||


###### B B B

 2-neighboring Via

|Col1|E|
|---|---|
|D||


###### E


###### A

|A|Col2|Col3|
|---|---|---|

|Col1|Col2|
|---|---|
|B||
|||


###### 3-neighboring Via

|Col1|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
||||||
|~7|h B|h||a A|
|||||i I D|

|.|Col2|
|---|---|

|Col1|Col2|Col3|Col4|
|---|---|---|---|
|||||
||a i|||


###### 3X3 Via array


###### M2~7 B


###### 2-neighboring Via

 A C

 C

 4-neighboring Via


###### C

|Col1|Col2|Col3|Col4|D|Col6|
|---|---|---|---|---|---|
|E||||D||
|||||||
||||||A|
|||||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 167 of 705
whole or in part without prior written permission of TSMC.


-----

###### Mx/Mx+1

|Col1|Col2|Col3|
|---|---|---|
||>=|0|
||||
||||


###### Mx/Mx+1

 Via space to neighboring via in the same net or in the different net

|Col1|Col2|
|---|---|
|B||
|||
|||


###### Illustration of VIAx.R.8(R)

|MC  in the|Col2|Col3|
|---|---|---|
|M9|||
|V|8||
|M8|||
|T e V|7||
|M7|||

|M9|Col2|Col3|
|---|---|---|
||V8||
|M8|||
||V7||
|M7|||

|R.8(R)|Col2|
|---|---|
|M9||
|V|8|
|M8||
|V|7|
|M7||
|n V|t 6|
|i M6||

|M9|Col2|Col3|
|---|---|---|
||V8||
|M8|||
||V7||
|M7|||
||V6||
|M6|||
||V5||
|M5|||
||V4||
|M4|||
|o|V3||
|M3|||


M2

|ai I V o|Col2|Col3|Col4|
|---|---|---|---|
|I M9||||
||C V8|||
|M8||||
||V7|||
|M7||||
||V6|||
|M6||||
||V5|||
|M5||||
||V4|||
|M4||||
||V3|||
|M3||||
||V2|||
|M2||||

|M6|Col2|Col3|
|---|---|---|
|l|V5||
|M5|||
||I V4|n|
|M4|||
||V3||
|M3|||
||V2||
|M2|||


M1


M1


M1


M1


M1


M1


M1

|Tech M7 M8 V7|Col2|
|---|---|
|M6||
|1 V|5|
|M5||
|V|0 / 4|
|M4||
|V|3|
|M3||
|V|2|
|M2||
|V|1|
|M1||

|M9|Col2|Col3|Col4|
|---|---|---|---|
||V8|||
|M8||||
||V7|||
|1 M7||||
|||V6||
|M6||||
|.||V5||
|& M5||||
|||V4||
|M4||||
|9||V3||
|/ M3||||
|||V2|2|
|M2||||
|||V1||
|M1||||

|M9|Col2|Col3|Col4|
|---|---|---|---|
|f|V8|||
|i d M8||||
||V7|||
|M7||||
|2 V|6|V6||
|8 M6||||
|V|5|5 V5||
|M5||||
|V|4|V4||
|n M4||||
|V|d 3|V3||
|. M3||||
|V|2|V2||
|M2||||
|V|1 1|V1||
|M1||||

|dential 57 M7 V6 M6 M8 V7|Col2|
|---|---|
|M5||
|2 V|4|
|M4||
|V|3 3|
|M3||
|P V|2|
|M2||
|r V|o 1|
|M1||


Stack > 4 VIAx is not
allowed.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 168 of 705
whole or in part without prior written permission of TSMC.


-----

###### Illustration of VIAx.R.2, VIAx.R.3 Rules

|Col1|Col2|S1|Col4|
|---|---|---|---|
|||Mx+1||
|||||

|Col1|W1|
|---|---|


Fig. c net with
< 9 Vias


Fig. d net with
>= 9 Vias


W1


>S2' allowed

###### Rule VIAx.R.2 Rule VIAx.R.3 0.30 µm < W1 ≤≤≤≤ 0.70 µm W2 µm > 0.70 µm

Fig. a Fig. b Fig. c Fig. d
< 4 vias ≥ 4 vias <9 vias ≥ 9 vias
S1 = 0.20 µm S1’ = 0.25 µm S2 = 0.20 µm S2’ = 0.35 µm

###### Fig a. At least two vias with spacing ≤ S1 µm inside the same overlapped metal region (Mx AND Mx+1).

|Col1|MC C < 9 Vias|C C|C >= 9 Vias|Col5|Col6|
|---|---|---|---|---|---|
|I|<=S2 C T|C W2|o <=S2' n >=9 Vias f i d e|Fig. e3 W Follow VIAx.R.4,5,6 Follow VIAx.R.7|W|
||e|||||

|285 h. & 1|Col2|ntial 85|Col4|
|---|---|---|---|
|. 1 & Rule VIAx.R.2 0 0.30 µm < W1 ≤≤≤≤ 0.70 µm||a 5 l Rule VIAx.R.3 7 I W2 µm > 0.70 µm||
|Fig. a < 4 vias|I / n 0 Fig. b ≥ 4 vias|2 Fig. c 3 <9 vias|n Fig. d f ≥ 9 vias|
|S1 = 0.20 µm|d 9 / S1’ = 0.25 µm|. S2 = 0.20 µm|o S2’ = 0.35 µm r|


###### Fig. b At least four vias with spacing ≤ S1’ µm.

 Fig. c. At least four vias with spacing ≤ S2 µm inside the same overlapped metal region (Mx AND Mx+1).


###### Fig. d At least nine vias with spacing ≤ S2’ µm.

 Fig. e1 A single via is allowed inside metal of width ≤ W1 µm. However, it is a violation if the via is located on the
boundary between metal segments of width ≤ W1 µm and width > W1 µm as shown in fig f1.


###### Fig. e2 A via or vias located on ≤ W1 (W2) metal but near > W1 (W2) metal can be counted in for the rule.

 Fig. e3 A via or vias located on ≤ W1 (W2) metal but near > W1 (W2) metal can be counted in for the rule. Fig. e3 Indicates the rules that the areas within the vias should follow.

Layout violation examples:
###### Fig. f2. Two vias with spacing > S1 µm.

 Fig. f3. Two vias with spacing ≤ S1 µm but belonging to different nets.


###### Fig. f4. Two vias with spacing ≤ S1 µm on the same net but not inside the same overlapped metal region (Mx AND
Mx+1).

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 169 of 705
whole or in part without prior written permission of TSMC.


-----

###### Illustration of VIAx.R.4/VIAx.R.5/VIAx.R.6 Rules

 Rule No VIAx.R.4 VIAx.R.5 VIAx.R.6 Wide Metal  Mx or Mx+1 Mx or Mx+1 Mx or Mx+1 Metal connection Mx+1 or Mx Mx+1 or Mx Mx+1 or Mx W > 0.3 µm > 2 µm > 3 µm L > 0.3 µm > 2 µm > 10 µm D > 0.8 µm > 2 µm > 5 µm

 (a) ~ (f) is ok but (g) ~ (j) is not allowed

|Rule No|VIAx.R.4|VIAx.R.5|VIAx.R.6|
|---|---|---|---|
|Wide Metal|Mx or Mx+1|Mx or Mx+1|Mx or Mx+1|
|Metal connection|Mx+1 or Mx|Mx+1 or Mx|Mx+1 or Mx|
|W|> 0.3 µm|> 2 µm|> 3 µm|
|L|> 0.3 µm|> 2 µm|> 10 µm|
|D|> 0.8 µm|> 2 µm|> 5 µm|


(b ) (e )


(f)


###### M e ta l C o n n e c tio n

D

|an|n (a )|TS|TSM (b )|SM|Col6|Col7|(e )|Col9|(f)|Col11|
|---|---|---|---|---|---|---|---|---|---|---|
|n g C o|n n e c|tio n i I||M (c ) (d ) C C o n f i d e e 0 .2 0|||||||
||||||||||||
||||||||||||
||a h||||||||||
||||||d i f||||||
||||C T < =||||||||
||||||||||||
||||||||||||
||||||||||||
|1 c 2 h < = 0 .2 0 . W 1|||||8 < = 5|n t i a 0 .2 0 l WWWW iiiidddd eeee MMMM eeee ttttaaaa llll|||||
|&||||||7|||||


###### Metal ConncetionMetal ConncetionMetal ConncetionMetal Conncetion

(g)

###### D

|Col1|/201 (i)|Col3|
|---|---|---|
||||
||||
||||
||||
||||

|Col1|d. Pro 2|Col3|om|Col5|
|---|---|---|---|---|
||||m||
|||||t o|
||||||

|1|h 10/0 (h)|tial Inform 285723 h. &Ind. P 10/09/2 L W id e M e W id e M e W id e M e W id e M e  < = 0 .2 0|
|---|---|---|
|llll CCCCoooonnnnnnnncccceeeettttiiii (g) D|oooonnnn|r 2 P 0 (i) r 1 o (j) 2 m o t i o n|
||||
||||
|W Wide Metal|||


###### L

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 170 of 705
whole or in part without prior written permission of TSMC.


-----

###### Illustration of VIAx.R.11 Rules

 Mx+1 with mesh-shap
 e
 Mx+1 hole area ≤≤≤≤ 5um²


###### Allowed due to metal

 center bar interact with only one metal hole


###### Allowed because VIAx

|Col1|Col2|Col3|
|---|---|---|
|A|x||


###### L ≤≤≤≤ 1um Metal center bar 
 width ≤≤≤≤ 0.3um

 Not allowed


###### Not allowed


###### does not overlap metal center bar.

 Allowed


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 171 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.29 Mx Layout Rules (Mask ID:380, 381, 384, 385, 386, 387)
 For the specification of metals/vias stacking sequence and associated mask id, please refer to section 2.5.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|Mx.W.1|Width|A|≥|0.10|
|Mx.W.2 S|Width of 45-degree bent Mx Please make sure the vertex of 45-degree pattern is on 5nm grid T (refer to the guideline, G.6gU, in section 3.7)|B|≥|0.19|
|h Mx.W.3|S Maximum width|C|≤|12.00|
|a Mx.S.1|M Space|D|≥|0.10|
|n Mx.S.1®|g C Recommended Mx space to reduce the short possibility caused by particle|D|≥|0.13|
|Mx.S.2|h C Space [at least one metal line width > 0.20 µm (W1) and the a parallel metal run length > 0.38 µm (L1)] (union projection)|E|≥|0.12|
|Mx.S.2.1|i o Space [at least one metal line width > 0.4 µm (W2) and the I n parallel metal run length > 0.4 µm (L2)] (union projection)|E1|≥|0.16|
|Mx.S.3|C f i Space [at least one metal line width > 1.5 µm (W3) and the T d parallel metal run length > 1.5 µm (L3)] (union projection)|F|≥|0.50|
|Mx.S.4|e e Space [at least one metal line width > 4.5 µm (W4) and the 1 parallel metal run length > 4.5 µm (L4)] (union projection)|G|≥|1.50|
||c n 2 h t Note: When Mx width > 9um is used, please take care of the Mx.DN.2 rule by using larger space. 8 i . a For example, if two Mx with width 12um and space 1.5um, it will get 94% density violation on 5 1 Mx.DN.2; either enlarger the Mx space (like 2um) or reduce the Mx width (like 9um) to meet Mx.DN.2.||||
|Mx.S.5|& l 7 0 I Space at Mx line-end (W<Q=0.120) in a dense-line-end / I n 2 n configuration: If Mx has parallel run length with opposite Mx 0 3 (measured with T=0.035 extension) along 2 adjacent edges of 9 d Mx [any one edge <Q distance from the corner of the two / . edges], then one of the space (S1 or S2) needs to be at least 2 P this value (except for small jog with edge length < 0.10um (R))|f o S1/S2 r|≥|0.12|
|Mx.S.6|0 r Space to 45-degree bent Mx|m H|≥|0.19|
|Mx.S.7®|1 o Recommended space between two non-Mx regions [one of the 2 m non-Mx area > 4,000,000µm²]. Non-Mx region is defined as {NOT (Mx OR DMx)} e.g. enlarge the metal width ≥ 0.35 for o guard-ring design.|N|a t ≥|0.35 i o n|
|Mx.EN.0|t Enclosure of VIAx-1 is defined by either {Mx.EN.1 and Mx.EN.2} or Mx.EN.3.|o i|||
|Mx.EN.0®|Recommended enclosure of VIAx-1 is defined by either Mx.EN.1® or Mx.EN.2®.|n|||
|Mx.EN.1|Enclosure of VIAx-1|I|C ≥|0.00|
|Mx.EN.1®|Recommended Mx enclosure of VIAx-1 to avoid high Rc. Please refer to the “Via Layout Recommendations” in the section 4.5.37.|I|e ≥|0.04 n|
|Mx.EN.2|Enclosure of VIAx-1 [at least two opposite sides]|J|≥|t 0.04|
|Mx.EN.2®|Recommended Mx enclosure of VIAx-1 [at least two opposite sides] to avoid high Rc. Please refer to the “Via Layout Recommendations” in the section 4.5.37.|J|≥|e r 0.07|
|Mx.EN.3|Enclosure of VIAx-1 [all sides].|I|≥|0.03|
|Mx.A.1|Area|K|≥|0.052|
|Mx.A.2|Enclosed area|L|≥|0.20|
||For the following Mx.DN.1/ Mx.DN.1.1, Mx.DN.2, Mx.DN.4, Mx.R.3, and DMx.R.1, please refer to the "Dummy Metal Rules" in Chapter 8 for the details.||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 172 of 705
whole or in part without prior written permission of TSMC.


-----

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|Mx.DN.1|Minimum metal density in window 75 µm x 75 µm, stepping 37.5 µm||≥|10%|
||||||
|Mx.DN.1.1|Maximum metal density in window 100 µm x 100 µm, stepping 50 µm||≤|80%|
|Mx.DN.2 S|Maximum metal density over any 20 µm x 20 µm area (checked by stepping in 10 µm increments). The rule is applied while width of (checking window NOT Bond pad) ≥ 5 µm. Mx.DN.2 would exclude the following regions: 1. Both wire bond pad and flip chip bump pad 2. Mz in {INDDMY SIZING 18 µm} 3. LMARK||≤|90%|
|h Mx.DN.4 a n|T S The metal density difference between any two 250 µm x 250 µm neighboring checking windows including DMxEXCL (stepping in M 250 µm increments) g C Anticipate metal density gradient from layout of small cell by targeting density ~40% (this way, it will limit the risk of low h density and of high gradient.)||≤|40%|
|Mx.DN.5|C a It is not allowed to have local density > 80% of all 3 consecutive i o metal (Mx, Mx+1 and Mx+2) over any 50um x 50um (stepping I n C 25), i.e. it is allowed for either one of Mx, Mx+1, or Mx+2 to have f a local density ≤ 80%. i T d 1. The metal layers include M1/Mx and dummy metals. 2. The check does not include chip corner stress relief e e 1 pattern,seal ring and top2 metals at CUP area.||||
|DMx.R.1|c n 2 DMx is a must. The DMx CAD layer (TSMC default, 32;1 for h t i DM2) must be different from the Mx CAD layer.||||
|Mx.R.1U|8 . a 5 Mx line-end must be rectangular. Other shapes are not allowed.||||
|Mx.R.2gU|1 & l 7 0 For the small space, recommended to enlarge the metal space by I using Wire Spreading function of EDA tool to reduce the wire / I n 2 n 0 3 capacitance and the possibility of metal short. Please refer to d section 9.1.1 and TSMC Reference Flow.|f|||


###### Table Notes:

- To improve the metal CMP process window, you must fill the DMx globally and uniformly even if the originally drawn
Mx has already met the density rule (Mx.DN.1/ Mx.DN.1.1/Mx.DN.2). For sensitive areas with auto-fill operations
blocked by the DMxEXCL layer, it is recommended filling dummy pattern evenly by manual operations to gain a better
process window and electrical performance.

###### • During IP/macro design, it is important to put certain density margin to avoid the possibility of high density violations
(Mx.DN.1/ Mx.DN.1.1, Mx.DN.2, Mx.DN.5) during placement. It may have unexpected violation during the IP/macro
placement due to the environment, even if the IP/macro already pass the high density rule check. Therefore, you
need to carefully design the dimension of the width/space for wide metal (eg, power/ground bus), under the proper
high density limit.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 173 of 705
whole or in part without prior written permission of TSMC.


-----

#### Mx

###### K


###### DDDD


###### Mx.R.1


###### L L


###### Mx Mx

|Mx E/E1/F/G|>L1,L|Mx 2,L3,L4 4|
|---|---|---|
|>W1,W2,W3,W|||


###### >=J


###### Mx


###### Mx

|I|>=J >=J|=J|
|---|---|---|


###### Mx


###### Mx

|C1 I|I J|
|---|---|
|||

|TSMC|Col2|
|---|---|
|||
|I T e c J 1||

|Col1|Col2|I|
|---|---|---|
||||
|I e n|||


###### Fig. a Fig. b


###### {NOT (Mx OR DMx)} > 4,000,000 µµµµm^2

|P r Mx 2|o {NOT (M m o|
|---|---|
|||


###### N

|10/09 Fig.|0/09 Fig.|
|---|---|
|H H B||
|||

|A D B H D|Col2|
|---|---|
|||
|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 174 of 705
whole or in part without prior written permission of TSMC.


-----

###### Mx.S.5

S1 S1 S1

S1
S2 S2


T T

S1

T

W<Q <Q
S2

|Col1|< Q|Col3|Col4|
|---|---|---|---|
||S2|||

|Col1|S1|Col3|Col4|
|---|---|---|---|
|S||||
||||T|
||h a W<Q|S2||

|Col1|S1|Col3|
|---|---|---|

|angha S2|ghai <Q R|T hai IC Q D|
|---|---|---|
||D||
||||


###### Illustration of Mx.EN.1®

BetterBetterBetterBetter

0.040.040.040.04 0.040.040.040.04 0.040.040.040.04


0.040.040.040.04


0.000.000.000.00


BetterBetterBetterBetter

0.040.040.040.04
0.040.040.040.04


0.040.040.040.04


0.000.000.000.00

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 175 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.30 VIAy Layout Rules (Mask ID: 379, 373, 374, 375, 376, 377, 372)
 For a specification of the stacking sequence of metals and vias see section 2.5.  Table 2.5.3 is for second inter-layer via. Table 2.5.4 is for 2X top via.

|Table 2.5.3 is Table 2.5.4 is|for second inter-layer via.  for 2X top via.|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
|VIAy.W.1|Width (maximum = minimum except for seal-ring and fuse protection ring)|A|=|0.20|
|S VIAy.W.2 h a|Width of VIAy bar. T VIAy bar is only allowed in seal ring and fuse protection ring. S SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring) is a Must to cover VIAy bar if VIAy bar is used.||=|0.20|
|n VIAy.S.1|M Space|B|≥|0.20|
|VIAy.S.2|g C Space to 3-neighboring VIAy (< 0.28 µm distance)|C|≥|0.25|
|VIAy.EN.0®|h C a Recommended enclosure by Mx or My is defined by either VIAy.EN.1® or VIAy.EN.2®.||||
|VIAy.EN.1|i o I Enclosure by Mx or My|D|≥|0.00|
|VIAy.EN.1®|n C f Recommended enclosure by Mx or My to avoid high Rc. Please refer to the i “Via Layout Recommendations” in the section 4.5.37.|D|≥|0.05|
|VIAy.EN.2|T d Enclosure by Mx or My [at least two opposite sides]|E|≥|0.05|
|VIAy.EN.2®|e e 1 Recommended enclosure by Mx or My [at least two opposite sides] to avoid c n 2 high Rc. Please refer to the “Via Layout Recommendations” in the section h t 4.5.37.|E|≥|0.08|
|VIAy.R.1|8 i . a 45-degree rotated VIAy is not allowed.||||
|VIAy.R.2|5 1 & l 7 At least two VIAy with space ≤ 0.40 µm (S1), or at least four VIAy with 0 I space ≤ 0.50 µm (S1’) are required to connect My and My+1 when one of / I n 2 n these two metals has width and length (W1) > 0.60 µm.||||
|VIAy.R.3|0 3 f d 9 o At least four VIAy with space ≤ 0.40 µm (S2) are required to connect My and / . My+1 when one of these two metals has width and length (W2) > 1.40 µm.||||
|VIAy.R.4|r 2 P m At least two VIAy must be used for a connection that is ≤ 1.6 µm (D) away 0 r from a metal plate (either My or My+1) with length > 0.6 µm (L) and width > 1 o 0.6 µm (W). (It is allowed to use one VIAy for a connection that is > 1.6 µm 2 m (D) away from a metal plate (either My or My+1) with length > 0.6 µm (L) and width > 0.6 µm (W).)|i t a|||
|VIAy.R.5|o At least two VIAy must be used for a connection that is ≤ 2 µm (D) away t from a metal plate (either My or My+1) with length > 2 µm (L) and width > 2 i o µm (W). n (It is allowed to use one VIAy for a connection that is > 2 µm (D) away from a metal plate (either My or My+1) with length > 2 µm (L) and width > 2 µm (W).)|o|n||
|VIAy.R.6|At least two VIAy must be used for a connection that is ≤ 5 µm (D) away from a metal plate (either My or My+1) with length > 10 µm (L) and width > 3 µm (W). (It is allowed to use one VIAy for a connection that is > 5 µm (D) away from a metal plate (either My or My+1) with length > 10 µm (L) and width > 3 µm (W)).|t n e C|r e||
|VIAy.R.7|VIAy must be fully covered by {Mx AND My+1} or {My AND My+1}.||||
|VIAy.R.9g|Recommend using redundant vias to avoid high Rc wherever layout allows. Please refer to the “Via Layout Recommendations” in the section 4.5.37. DRC can flag single via.||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 176 of 705
whole or in part without prior written permission of TSMC.


-----

###### VIAy


#### VIAy


###### B B B

 2-neighboring Via

|DD|EE|
|---|---|


###### E


###### A

|Col1|Col2|Col3|
|---|---|---|
||||
|AA|||

|Col1|eigh eigh|
|---|---|
|||
|||
|BB||
|||


###### 3-neighboring Via


###### My B


###### 2-neighboring Via

 A C


###### C

|a|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|n|||||
|yy|g h a BB|h||AA|
|||||i I DD C|

|Col1|Col2|Col3|
|---|---|---|
|CC|||
||||

|CC CC CC i a|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
||||||
||||||
||||||


###### 4-neighboring Via


###### C C

 C

 3X3 Via array

|Col1|Col2|Col3|D D|Col5|
|---|---|---|---|---|
|EE|||DD||
|||||AA|
||||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 177 of 705
whole or in part without prior written permission of TSMC.


-----

###### Illustration of VIAy.R.2, VIAy.R.3 Rules


<= W1
Fig. a net with
< 4 Vias

<=S1

<=S1

Fig. e2

       - S1
allowed

Fig. c net with
>=4 Vias



 - also the case with
exchanged My / My+ 1

S1 <= S1

Fig. f4

W1


Fig. b net with
>= 4 Vias


<= W1

|Col1|W1|
|---|---|

|ai Fig|Col2|C Co g. c net with >=4 Vias|Col4|Col5|o|Col7|Col8|
|---|---|---|---|---|---|---|---|
|||C||||||
|I|C <=S2 T e c||W2|o n f <=S2 i d e 1 2||Fig. e3 W Follow VIAy.R.4,5,6 Follow n VIAy.R.7 t|W|
|||||1||||
||||h|||||


###### Rule VIAy.R.2 Rule VIAy.R.3 0.60 µm < W1 ≤≤≤≤ 1.4 µm W2 µm > 1.4 µm

Fig. a Fig. b Fig. c
< 4 vias ≥ 4 vias ≥ 4 vias
S1 = 0.40 µm S1’ = 0.50 µm S2 = 0.40 µm

###### Fig a. At least two vias with spacing ≤ S1 µm inside the same overlapped metal region (My AND My+1).

|dent 128572 Tech. &I 10 >S2 allowed|Col2|ential I 72 Follow VIAy.R.7|
|---|---|---|
|& 7 0 I Rule VIAy.R.2 / n 0.60 µm < W1 ≤≤≤≤ 1.4 µm||I Rule VIAy.R.3 2 n W2 µm > 1.4 µm|
|0 9 Fig. a < 4 vias|d Fig. b / . ≥ 4 vias|3 f o Fig. c ≥ 4 vias|
|S1 = 0.40 µm|2 P S1’ = 0.50 µm|S2 = 0.40 µm|


###### Fig. b At least four vias with spacing ≤ S1’ µm.

 Fig. c. At least four vias with spacing ≤ S2 µm inside the same overlapped metal region (My AND My+1).


###### Fig. d At least nine vias with spacing ≤ S2’ µm.

 Fig. e1 A single via is allowed inside metal of width ≤ W1 µm. However, it is a violation if the via is located on the
boundary between metal segments of width ≤ W1 µm and width > W1 µm as shown in fig f1.


###### Fig. e2 A via or vias located on ≤ W1 (W2) metal but near > W1 (W2) metal can be counted in for the rule.

 Fig. e3 A via or vias located on ≤ W1 (W2) metal but near > W1 (W2) metal can be counted in for the rule. Fig. e3 Indicates the rules that the areas within the vias should follow.

Layout violation examples:
###### Fig. f2. Two vias with spacing > S1 µm.


###### Fig. f3. Two vias with spacing ≤ S1 µm but belonging to different nets.

 Fig. f4. Two vias with spacing ≤ S1 µm on the same net but not inside the same overlapped metal region (My AND
My+1).


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 178 of 705
whole or in part without prior written permission of TSMC.


-----

###### Illustration of VIAy.R.4/VIAy.R.5/VIAy.R.6 Rules Rule No VIAy.R.4 VIAy.R.5 VIAy.R.6 Wide Metal  My or My+1 My or My+1 My or My+1 Metal connection My+1 or My My+1 or My My+1 or My W > 0.6 µm > 2 µm > 3 µm L > 0.6 µm > 2 µm > 10 µm D > 1.6 µm > 2 µm > 5 µm

 (a) ~ (f) is ok but (g) ~ (j) is not allowed

|Rule No|VIAy.R.4|VIAy.R.5|VIAy.R.6|
|---|---|---|---|
|Wide Metal|My or My+1|My or My+1|My or My+1|
|Metal connection|My+1 or My|My+1 or My|My+1 or My|
|W|> 0.6 µm|> 2 µm|> 3 µm|
|L|> 0.6 µm|> 2 µm|> 10 µm|
|D|> 1.6 µm|> 2 µm|> 5 µm|


(b ) (e )


(f)


###### M e ta l C o n n e c tio n

D

|Col1|(a )|TS|TS (b )|S|Col6|Col7|(e )|Col9|(f)|Col11|
|---|---|---|---|---|---|---|---|---|---|---|
|C o n g|n n e c|tio n i I|S T|(c ) (d ) M C C o n f i 0 .4 0|||||||
||||||||||||
||||||||||||
||a h||||||||||
||||||i f||||||
||||C < =||||||||
||||||||||||
||||||||||||
||||||||||||
|T e 1 < = 0 .4 0 c 2 W h|||T||d < = 8|e n t 0 .4 0 i WWWW iiiidddd eeee MMMM eeee ttttaaaa llll|||||
|.||||||a|||||


###### Metal ConncetionMetal ConncetionMetal ConncetionMetal Conncetion

(g)

###### D

|Col1|nd 9/2 (i)|Col3|
|---|---|---|
||0 2||
||||
||||
||||
||||

|Col1|r|Col3|Col4|Col5|
|---|---|---|---|---|
||||m|o|
||||||

|1|h 10/0 (h)|tial Info 285723 h. &Ind 10/09 L W id e M e W id e M e W id e M e W id e M e|
|---|---|---|
|llll CCCCoooonnnnnnnncccceeeettttiiii (g) D|oooonnnn|0 3 f d 9 o (i) / . r 2 P (j) 0 r 1 o 2 m o t i|
||||
||||
|o n W Wide Metal|||


###### L

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 179 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.31 My Layout Rules (Mask ID: 381, 384, 385, 386, 387, 388, 389)
 For the specification of metals/vias stacking sequence and associated mask id, please refer to section 2.5. Table 2.5.3 is for second inter-layer metal. Table 2.5.4 is for 2X top metal.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|My.W.1|Width|A|≥|0.20|
|S My.W.2 h|Width of 45-degree bent My. T Please make sure the vertex of 45-degree pattern is on 5nm grid S (refer to the guideline, G.6gU, in section 3.7)|B|≥|0.39|
|a My.W.3|M Maximum width|C|≤|12.00|
|n My.S.1|Space|D|≥|0.20|
|My.S.2|g C h Space [at least one metal line width > 0.39 µm (W1) and the parallel metal run length > 1.0 µm (L1)] (union projection)|E|≥|0.24|
|My.S.3|C a i o Space [at least one metal line width > 1.5 µm (W2) and the parallel metal run length > 1.5 µm (L2)] (union projection)|F|≥|0.50|
|My.S.4|I n C Space [at least one metal line width > 4.5 µm (W3) and the parallel f i metal run length > 4.5 µm (L3)] (union projection)|G|≥|1.50|
||T d Note: When My width > 9um is used, please take care of the My.DN.2 rule by using larger space. e e 1 For example, if two My with width 12um and space 1.5um, it will get 94% density violation on c n My.DN.2; either enlarger the My space (like 2um) or reduce the My width (like 9um) to meet My.DN.2.||||
|My.S.5|2 h t Space to 45-degree bent My|H|≥|0.39|
|My.S.6®|8 i . a 5 Recommended space between two non-My regions [one of the non- 1 & l 7 My area > 4,000,000µm²]. Non-My region is defined as {NOT (My OR 0 I DMy)}. e.g. enlarge the metal width ≥ 0.35 for the guard-ring design.|M|≥|0.35|
|My.EN.0®|/ I n 2 n Recommended enclosure of VIAy-1 is defined by either My.EN.1® or 0 3 f d My.EN.2®.||||
|My.EN.1|9 o / . Enclosure of VIAy-1|I|≥|0.00|
|My.EN.1®|2 P Recommended enclosure of VIAy-1 to avoid high Rc. Please refer to 0 r the “Via Layout Recommendations” in the section 4.5.37.|r m I|≥|0.05|
|My.EN.2|1 o Enclosure of VIAy-1 [at least two opposite sides]|J|a ≥|0.05|
|My.EN.2®|2 m Recommended enclosure of VIAy-1 [at least two opposite sides] to avoid high Rc. Please refer to the “Via Layout Recommendations” in o the section 4.5.37.|J|t ≥|i 0.08 o n|
|My.A.1|t i Area|K|≥|0.144|
|My.A.2|o Enclosed area|L|≥|0.265|
||For the following My.DN.1, My.DN.1.1, My.DN.2, My.DN.3, My.DN.4, and DMy.R.1, please refer to the "Dummy Metal Rules" in Chapter 8 for the details.|C n|||
|My.DN.1|Minimum metal density in window 75 µm x 75 µm, stepping 37.5 µm||e ≥|10%|
|My.DN.1.1|Maximum metal density in window 100 µm x 100 µm, stepping 50 µm||≤|n 80% t|
|My.DN.2|Maximum metal density over any 20 µm x 20 µm area (checked by stepping in 10 µm increments).||≤|e 90% r|
|My.DN.4|The metal density difference between any two 250 µm x 250 µm neighboring checking windows (stepping in 250 µm increments) Anticipate metal density gradient from layout of small cell by targeting density ~40% (this way, it will limit the risk of low density and of high gradient).||≤|40%|
|DMy.R.1|DMy is a must. The DMy CAD layer (TSMC default, 36;21 for DM6) must be different from the My CAD layer.||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 180 of 705
whole or in part without prior written permission of TSMC.


-----

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|My.R.1U|My line-end must be rectangular. Other shapes are not allowed.||||
|My.R.2gU|For the small space, recommended to enlarge the metal space, by using Wire Spreading function of EDA tool, to reduce the wire capacitance. Please refer to section 9.1.1 and TSMC Reference Flow.||||


###### Table Notes:

- To improve the metal CMP process window, you must fill the DMy globally and uniformly even if the originally drawn
My has already met the density rule (My.DN.1/ My.DN.1.1/My.DN.2). For sensitive areas with auto-fill operations
blocked by the DMxEXCL layer, it is recommended filling dummy pattern evenly by manual operations to gain a better
process window and electrical performance.



- During IP/macro design, it is important to put certain density margin to avoid the possibility of high density violations
(My.DN.1/ My.DN.1.1/My.DN.2) during placement. It may have unexpected violation during the IP/macro placement
due to the environment, even if the IP/macro already pass the high density rule check. Therefore, you need to
carefully design the dimension of the width/space for wide metal (eg, power/ground bus), under the proper high
density limit.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 181 of 705
whole or in part without prior written permission of TSMC.


-----

#### My

###### K


###### DDDD


###### My.R.1


###### L L


###### My My

|My E/E1/F/G|>L1,L|My 2,L3,L4 4|
|---|---|---|

|Col1|Col2|
|---|---|
|||


###### My


###### My

|Shangh K y|ngha M|
|---|---|
|C1 I|h J|
|||

|Col1|Col2|Col3|
|---|---|---|
|i I I C J|||
||T e My||
|||J c|


###### Fig. b


###### {NOT (My OR DMy)} > 4,000,000 µµµµm^2

|en 128572 &Ind My|ential I 5723|
|---|---|
|n d My . 0 1|3 P {NOT (M r o|
|||


###### N

|A D B H D|Col2|
|---|---|
|||
|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 182 of 705
whole or in part without prior written permission of TSMC.


-----

###### Illustration of My.EN.1®

 BetterBetterBetterBetter
 0.050.050.050.05 0.050.050.050.05 0.050.050.050.05


###### 0.050.050.050.05


###### 0.000.000.000.00


###### BetterBetterBetterBetter


###### 0.050.050.050.05


###### 0.050.050.050.05 0.050.050.050.05

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 183 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.32 Top VIAz Layout Rules (Mask ID: 379, 373, 374, 375, 376, 377, 372)
 For the specification of metals/vias stacking sequence and associated mask id, please refer to section 2.5.

|Rule No.|Description|Label|Col4|Rul e|
|---|---|---|---|---|
|VIAz.W.1|Width (maximum = minimum except for seal-ring and fuse protection ring)|A|=|0.36|
|VIAz.W.2 S h|Width of VIAz bar. VIAz bar is only allowed in seal ring and fuse protection ring. T SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring) is a Must to cover VIAz bar if VIAz bar is used.||=|0.36|
|a VIAz.S.1|S Space|B|≥|0.34|
|n VIAz.S.2|M Space to 3-neighboring VIAz (<0.56 µm distance)|C|≥|0.54|
|VIAz.EN.1|g C Enclosure by Mx or My or Mz|D|≥|0.02|
|VIAz.EN.2|h Enclosure by Mx or My or Mz [at least two opposite sides]|E|≥|0.08|
|VIAz.R.1|C a 45-degree rotated VIAz is not allowed.||||
|VIAz.R.2|i o At least two VIAz with spacing ≤ 1.7 µm are required to connect Mz and Mz+1 I n when one of these metals has a width and length > 1.8 µm.||||
|VIAz.R.3|C f i At least two VIAz must be used for a connection that is ≤ 5 µm (D) away from a T d metal plate (either Mz or Mz+1) with length > 10 µm (L) and width > 3 µm (W). e e (It is allowed to use one VIAz for a connection that is > 5 µm (D) away from a 1 metal plate (either Mz or Mz+1) with length > 10 µm (L) and width > 3 µm (W)).||||
|VIAz.R.4|c n 2 t VIAz must be fully covered by Mz and Mz+1.||||
|VIAz.R.5g|h 8 i . a Recommend using redundant vias to avoid high Rc wherever layout allows. 1 5 l DRC can flag single via.||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 184 of 705
whole or in part without prior written permission of TSMC.


-----

###### VIAz


###### E


###### B B B

 2-neighboring Via


###### A


###### E


###### A

|Col1|Col2|
|---|---|
|||

|Col1|Col2|Col3|
|---|---|---|
||||
|A|||


###### C

|Col1|Col2|Col3|
|---|---|---|
||C||
||||


###### 3-neighboring Via

 A C


###### 3-neighboring Via

|E VIAZ Mz D T S a n A VIAz g h Mz B a D i I C VIAz|Col2|VIAZ|
|---|---|---|
||||
|a n VI g Mz|Az h B a i VIAz|z|


###### D

|C|Col2|Col3|
|---|---|---|
||||
||||

|C|Col2|
|---|---|
|||
|C||
|||


###### 4-neighboring Via


###### C C

 C

 3X3 Via array

|E VIAz|Col2|Col3|D|Col5|
|---|---|---|---|---|
||IA|z||A|
||||||

|Col1|Col2|Col3|
|---|---|---|
||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 185 of 705
whole or in part without prior written permission of TSMC.


-----

###### Illustration of VIAz.R.2 Rule


Fig. a net with              - also the case with
< 4 Vias exchanged M8 / M9, M7/M8

Fig. f3

<=1.7

Fig. f1

<=1.7

Fig. e2 Fig. f2 1.7 <= 1.7

1.8

Fig. e1 M9

M8 Fig. f4

<= 1.8

               - 1.7
allowed

Not allowed Vias

###### Fig. a At least two vias with spacing ≤ 1.7 µm inside the same overlapped metal region (M7 AND M8) or (M8 AND M9).
 Fig. e1 A single via is allowed inside metal of width ≤ 1.8 µm. However, it is a violation if the via is located on the boundary between a metal segment of width ≤ 1.8 µm and a segment of width > 1.8 µm as in Fig. f1.


###### Fig. e2 A via or vias that are located on ≤ 1.8 metal but near >1.8 metal can be counted in for the rule.
 Violated layout examples: Fig. f2 Two vias with spacing > 1.7 µm.
 Fig. f3 Two vias with spacing ≤ 1.7 µm but belonging to different nets. Fig. f4 Two vias with spacing ≤ 1.7 µm on the same net but not inside the same overlapped metal region  (M7 AND M8) or (M8 AND M9).


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 186 of 705
whole or in part without prior written permission of TSMC.


-----

###### Illustration of VIAz.R.3 Rule (a) ~ (f) is ok but (g) ~ (j) is not allowed


(f)


(a )

###### M e ta l C o n n e c tio n


(b ) (e )


D = 5

< = 1 .7

W > 3

###### Metal ConncetionMetal ConncetionMetal ConncetionMetal Conncetion

|C o 5|n n e c|tio n|Col4|(c ) (d ) M 1 .7|Col6|Col7|Col8|Col9|Col10|Col11|
|---|---|---|---|---|---|---|---|---|---|---|
||||||||||||
||||||||||||
||||||||||||
||||||||||||
||||T S < =||||||||
||||||||||||
||||||||||||
||||||||||||
|n g C < = 1 .7 h C W > 3 a|||||<|= 1 .7 WWWW iiiidddd eeee MMMM eeee ttttaaaa llll|||||
|o i|||||||||||


L


###### D = 5

|Col1|12 (i)|Col3|
|---|---|---|
||2||
||&||
||I||
|9||n|
||||

|Col1|denti|Col3|ia|Col5|
|---|---|---|---|---|
||||l||
||2 7||I|n|
|||3|||

|C Te|C Te (h)|nfide e|
|---|---|---|
|llll CCCCoooonnnnnnnncccceeeettttiiii (g)|T e oooonnnn|d e 1 (i) c n 2 h t (j) 8 i . a 5 & l 7 I / I n 2 n 0 3 f d 9 o / .|
||1||
||0||
|r 2 P 0 r W > 3 1 o Wide Metal 2|||


###### L

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 187 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.33 Top Mz Layout Rules (Mask ID: 381, 384, 385, 386, 387, 388, 389)
 For the specification of metals/vias stacking sequence and associated mask id, please refer to section 2.5.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|Mz.W.1|Width|A|≥|0.40|
|Mz.W.2|Maximum width [except bond pad]|B|≤|12.00|
|Mz.S.1|Space|C|≥|0.40|
|S Mz.S.2|Space [at least one metal line width > 1.5 µm (W1) and the T parallel metal run length > 1.5 µm (L1)]|D|≥|0.50|
|h a Mz.S.3 n|S Space [at least one metal line width > 4.5 µm (W2) and the parallel metal run length > 4.5 µm (L2)]|E|≥|1.50|
||M Note: When Mz width > 9um is used, please take care of the Mz.DN.2 rule by using larger space. For g C example, if two Mz with width 12um and space 1.5um, it will get 94% density violation on Mz.DN.2; h either enlarger the Mz space (like 2um) or reduce the Mz width (like 9um) to meet Mz.DN.2.||||
|Mz.EN.1|C a Enclosure of VIAz-1|F|≥|0.02|
|Mz.EN.2|i o Enclosure of VIAz-1 [at least two opposite sides]|G|≥|0.08|
|Mz.A.1|I n Area|H|≥|0.565|
|Mz.A.2|C f i Enclosed area|I|≥|0.565|
||T d For the following Mz.DN.1, Mz.DN.1.1, Mz.DN.2, Mz.DN.3, e e 1 Mz.DN.4, and DMz.R.1, please refer to the "Dummy Metal Rules" c n in Chapter 8 for the details.||||
|Mz.DN.1|2 h t Minimum metal density in window 75 µm x 75 µm, stepping 37.5 8 i . a µm. Both wire bond pad and flip chup bump are excluded from 5 1 80% density check.||≥|10%|
|Mz.DN.1.1|& l 7 0 I Maximum metal density in window 100 µm x 100 µm, stepping 50 / I n 2 n µm. Both wire bond pad and flip chup bump are excluded from 0 3 80% density check.|f|≤|80%|
|Mz.DN.2|d 9 Maximum metal density over any 20um x 20um area (checked by / . 2 stepping in 10um increments). Both wire bond pad and flip chup P bump are excluded from 90% density check.|m r o|≤|90%|
|Mz.DN.4|0 r The metal density difference between any two 250 µm x 250 µm 1 o neighboring checking windows including DMxEXCL (stepping in 2 m 250 µm increments) Anticipate metal density gradient from layout of small cell by o targeting density ~40% (this way, it will limit the risk of low t density and of high gradient).||a ≤ t|40% i o n|
|DMz.R.1|DMz is a must. The DMz CAD layer (TSMC default, 38;41 for DM8) must be different from the Mz CAD layer.|o i|||
|Mz.R.1U|Mz line-end must be rectangular. Other shapes are not allowed.|n|||


Table Notes:

- For RF/Mixed-signal applications, some metal rules are different from Logic rules. Please refer to RF/Mixed-signal
design rules for details.



- To improve the metal CMP process window, you must fill the DMz globally and uniformly even if the originally drawn
Mn has already met the density rule (Mz.DN.1/Mz.DN.2). For sensitive areas with auto-fill operations blocked by the
DMxEXCL layer, it is recommended filling dummy pattern evenly by manual operations to gain a better process
window and electrical performance.

###### • During IP/macro design, it is important to put certain density margin to avoid the possibility of high density violations
(Mz.DN.1, Mz.DN.2) during placement. It may have unexpected violation during the IP/macro placement due to the
environment, even if the IP/macro already pass the high density rule check. Therefore, you need to carefully design
the dimension of the width/space for wide metal (eg, power/ground bus), under the proper high density limit.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 188 of 705
whole or in part without prior written permission of TSMC.


-----

##### Mz

###### A /B Mz


###### DDDD


###### H Mz I

|Mz D/E|>L|Mz 1,L2|
|---|---|---|
|>W1,W2|||


###### Mz.R.1


###### Mz
 Fig. b Fig. a

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 189 of 705
whole or in part without prior written permission of TSMC.

|angh|Col2|ghai G I Mz|
|---|---|---|
|C1 F||G|
||||


-----

###### 4.5.34 Top VIAr Layout Rules (Mask ID: 375, 356, 377, 372)
 For the specification of metals/vias stacking sequence and associated mask id, please refer to section 2.5.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|VIAr.0U|VIAr is only allowed to start from VIA5 and the maximum layer count is two.||||
|VIAr.W.1|Width (square)(maximum = minimum)|A|=|0.46|
|VIAr.W.2 S h|Width of VIAr bar. VIAr bar is only allowed in seal ring and fuse protection ring. T SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring) is a Must to cover VIAr bar if VIAr bar is used.||=|0.29|
|a VIAr.S.1|S Space|B|≥|0.44|
|n VIAr.S.2|M Space to 3-neighboring VIAr (≤0.66 µm distance)|C|≥|0.66|
||g C [Space of 2*2 array on same net]|C1|≥|0.54|
|VIAr.EN.1|h Enclosure by Mx or Mr|D|≥|0.02|
|VIAr.EN.2|C a Enclosure by Mx or Mr [at least two opposite sides]|E|≥|0.08|
|VIAr.R.1|i o 45-degree rotated VIAr is not allowed.||||
|VIAr.R.2|I n C f At least two VIAr with spacing ≤ 1.7 µm are required to connect Mr and i Mr+1 when one of these metals has a width and length > 1.8 µm.||||
|VIAr.R.3|T d At least two VIAr must be used for a connection that is ≤ 5 µm (D) away e e 1 from a metal plate (either Mr or Mr+1) with length > 10 µm (L) and width > 3 c n 2 µm (W). h t (It is allowed to use one VIAr for a connection that is > 5 µm (D) away from 8 i . a a metal plate (either Mr or Mr+1) with length > 10 µm (L) and width > 3 µm 5 1 (W)).||||
|VIAr.R.4|& l 7 0 I VIAr must be fully covered by Mx and Mr.||||
|VIAr.R.5g|/ I n 2 n Recommend using redundant vias to avoid high Rc wherever layout allows. 0 3 f DRC can flag single via.||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 190 of 705
whole or in part without prior written permission of TSMC.


-----

E


B B B

2-neighboring Via


E


C /C 1


C /C 1

|Col1|2-nei|
|---|---|
|||
|C||
||1 C /C|
|||

|ring Via|Col2|Col3|Col4|
|---|---|---|---|
|A C C||||
|||||


3-neighboring V ia

A
C

C

4-neighboring V ia


3-neighboring V ia

|E V IA r M r D VIA r, B A M r B D V IA r,9|Col2|V IA r|
|---|---|---|
||||
|VIA r M r|, B B V IA r,9|B|


C

|Col1|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|C|||||
||||||


3X3 V ia array


M x or M r

|TS D V IA r,9|Col2|Col3|Col4|S D|
|---|---|---|---|---|
|T D S E M VIA r|||||
||||||
||V|IA|M r|A|
|||||C|
|||VIA r|||
|||||E D|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 191 of 705
whole or in part without prior written permission of TSMC.


-----

###### Illustration of VIAr.R.2 Rule


Fig. a net with              - also the case with
< 4 Vias exchanged M8/M9, M7/M8

Fig. f3

<=1.7

Fig. f1

<=1.7

Fig. e2 Fig. f2 1.7 <= 1.7

1.8

Fig. e1 M9

M8 Fig. f4

<= 1.8

               - 1.7
allowed

Not allowed Vias

###### Fig. a At least two vias with spacing ≤ 1.7 µm inside the same overlapped metal region (M7 AND M8) or (M8 AND M9).


###### Fig. e1 A single via is allowed inside metal of width ≤ 1.8 µm. However, it is a violation if the via is located on the boundary between a metal segment of width ≤ 1.8 µm and a segment of width > 1.8 µm as in Fig. f1.
 Fig. e2 A via or vias that are located on ≤ 1.8 metal but near >1.8 metal can be counted in for the rule.
 Violated layout examples: Fig. f2 Two vias with spacing > 1.7 µm.


###### Fig. f3/f4 Two vias with spacing ≤ 1.7 µm on the same net but not inside the same overlapped metal region  (M7 AND M8) or (M8 AND M9).

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 192 of 705
whole or in part without prior written permission of TSMC.


-----

###### Illustration of VIAr.R.3 Rule
 (a) ~ (f) is ok but (g) ~ (j) is not allowed


(f)


(a )

###### M e ta l C o n n e c tio n


(b ) (e )


D = 5

< = 1 .7

W > 3

###### Metal ConncetionMetal ConncetionMetal ConncetionMetal Conncetion

|C o 5|n n e c|tio n|Col4|(c ) (d ) M 1 .7|Col6|Col7|Col8|Col9|Col10|Col11|
|---|---|---|---|---|---|---|---|---|---|---|
||||||||||||
||||||||||||
||||||||||||
||||||||||||
||||T S < =||||||||
||||||||||||
||||||||||||
||||||||||||
|n g C < = 1 .7 h C W > 3 a|||||<|= 1 .7 WWWW iiiidddd eeee MMMM eeee ttttaaaa llll|||||
|o i|||||||||||


L


###### D = 5

|Col1|12 (i)|Col3|
|---|---|---|
||2 1||
||&||
||I||
|||n|
||||

|Col1|denti|Col3|ia|Col5|
|---|---|---|---|---|
||||l||
||2 7||I|n|
|||3|||

|C Te|C Te (h)|nfide e|
|---|---|---|
|llll CCCCoooonnnnnnnncccceeeettttiiii (g)|T e oooonnnn|d e 1 (i) c n 2 h t (j) 8 i . a 5 & l 7 I / I n 2 n 0 3 f d 9 o .|
||1||
||0||
|/ r 2 P 0 r W > 3 1 o Wide Metal 2|||


###### L

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 193 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.35 Top Mr Layout Rules (Mask ID:386, 387, 388, 389)
 For the specification of metals/vias stacking sequence and associated mask id, please refer to section 2.5.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|Mr.0U|Mr is only allowed to start from M6 and the maximum layer count is two.||||
|Mr.W.1|Width|A|≥|0.50|
|Mr.W.2|Maximum width [except bond pad]|B|≤|12.00|
|Mr.S.1|Space|C|≥|0.50|
|S Mr.S.2 h|T Space [at least one metal line width > 1.5 µm (W1) and the parallel metal run length > 1.5 µm (L1)]|D|≥|0.65|
|a Mr.S.3 n|S Space [at least one metal line width > 4.5 µm (W2) and the parallel M metal run length > 4.5 µm (L2)]|E|≥|1.50|
||g C Note: When Mr width > 9um is used, please take care of the Mr.DN.2 rule by using larger space. h For example, if two Mr with width 12um and space 1.5um, it will get 94% density violation on Mr.DN.2; either enlarger the Mr space (like 2um) or reduce the Mr width (like 9um) to meet Mr.DN.2.||||
|Mr.EN.1|C a Enclosure of VIAr-1|F|≥|0.02|
|Mr.EN.2|i o I Enclosure of VIAr-1 [at least two opposite sides]|G|≥|0.08|
|Mr.A.1|n C f Area|H|≥|1.0|
|Mr.A.2|i Enclosed area|I|≥|1.0|
||T d e e For the following Mr.DN.1, Mr.DN.1.1, Mr.DN.2, Mr.DN.3, Mr.DN.4, 1 and DMr.R.1, please refer to the "Dummy Metal Rules" in Chapter 8 c n for the details.||||
|Mr.DN.1|2 h t 8 i Minimum metal density in window 75 µm x 75 µm, stepping 37.5 . a 5 µm. Both wire bond pad and flip chup bump are excluded from 80% 1 & l density check.||≥|10%|
|Mr.DN.1.1|7 0 I Maximum metal density in window 100 µm x 100 µm, stepping 50 / I n 2 n µm. Both wire bond pad and flip chup bump are excluded from 80% 0 d 3 f density check.||≤|80%|
|Mr.DN.2|9 o / . Maximum metal density over any 20um x 20um area (checked by 2 P stepping in 10um increments). Both wire bond pad and flip chip 0 bump pad are excluded from 90% density check.|m r|≤|90%|
|Mr.DN.4|r 1 o The metal density difference between any two 250 µm x 250 µm 2 m neighboring checking windows including DMrEXCL (stepping in 250 µm increments) o Anticipate metal density gradient from layout of small cell by t targeting density ~40% (this way, it will limit the risk of low density i and of high gradient).|a|≤ t i|40% o n|
|Mr.R.1U|o Mr line-end must be rectangular. Other shapes are not allowed.||||
|DMr.R.1|DMr is a must. The DMr CAD layer (TSMC default, 38;81 for DM8) must be different from the Mr CAD layer.|n|||


Table Notes:

- To improve the metal CMP process window, you must fill the DMr globally and uniformly even if the originally drawn
Mr has already met the density rule (Mr.DN.1/Mr.DN.2). For sensitive areas with auto-fill operations blocked by the
DMrEXCL layer, it is recommended filling dummy pattern evenly by manual operations to gain a better process
window and electrical performance.

###### • During IP/macro design, it is important to put certain density margin to avoid the possibility of high density violations
(Mr.DN.1, Mr.DN.2) during placement. It may have unexpected violation during the IP/macro placement due to the
environment, even if the IP/macro already pass the high density rule check. Therefore, you need to carefully design
the dimension of the width/space for wide metal (eg, power/ground bus), under the proper high density limit.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 194 of 705
whole or in part without prior written permission of TSMC.


-----

H
I Mr
###### Mr

 Mr

G

Mr.R.1
C1 F

|Col1|Col2|
|---|---|


Mr

Fig. a Fig. b

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 195 of 705
whole or in part without prior written permission of TSMC.

|g h C1 F|G|
|---|---|


-----

###### 4.5.36 MOM Layout Rules

 • MOM is a fringe Metal-Oxide-Metal capacitor. It is based on the capacitance between parallel metal lines separated by the inter-level dielectric. The device does not require any additional masks.

 • Although any kind of metal combination, M1/Mx/My/Mz/Mr/Mu/AP, is allowed to build a MOM element in terms of process, TSMC only provides a specific MOM SPICE model and the associated PDK cell named RTMOM which is covered by RTMOMDMY (CAD layer: 155;21) (see section 4.5.36.1)


###### Non-RTMOM structure  RTMOM structure
SPICE PDK Process SPICE PDK Process
M1 X X O O O O
Mx X X O O O O
My/Mz/Mr/Mu/AP X X O X X O
O: available X: not available
###### *Mu is the ultra thick metal (34K Å) for the interconnection and inductor in the MS/RF process.
 • MOMDMY_n (n=1~9/AP) is a dummy layer for DRC/LVS to recognize the MOM region.

 Layer name CAD layer Description Non-RTMOM structure  RTMOM structure
MOMDMY_1 155;1 M1 MOM region O O
MOMDMY_2 155;2 M2 MOM region O O for Mx
MOMDMY_3 155;3 M3 MOM region O O for Mx
MOMDMY_4 155;4 M4 MOM region O O for Mx
MOMDMY_5 155;5 M5 MOM region O O for Mx
MOMDMY_6 155;6 M6 MOM region O O for Mx
MOMDMY_7 155;7 M7 MOM region O O for Mx
MOMDMY_8 155;8 M8 MOM region O
MOMDMY_9 155;9 M9 MOM region O
MOMDMY_AP 155;20 AP MOM region O

###### • In order to have a good DRC check, you need to draw the MOMDMY_n carefully. The following examples are for your reference.

|Col1|Non-RTMOM structure|Col3|Col4|RTMOM structure|Col6|Col7|
|---|---|---|---|---|---|---|
||SPICE|PDK|Process|SPICE|PDK|Process|
|M1|X|X|O|O|O|O|
|h Mx|T X|X|O|O|O|O|
|a My/Mz/Mr/Mu/AP|S X|X|O|X|X|O|
|M O: available X: not available|||||||

|gha MOMDMY_n (n=1~|C a ~9/AP) is a dum|C C mmy layer for DRC/LV|VS to recognize the MOM|M region.|
|---|---|---|---|---|
|a Layer name|CAD layer|C Description|Non-RTMOM structure|RTMOM structure|
|MOMDMY_1|i 155;1|o M1 MOM region|O|O|
|MOMDMY_2|I 155;2|n M2 MOM region|O|O for Mx|
|MOMDMY_3|C 155;3|f i M3 MOM region|O|O for Mx|
|MOMDMY_4|T 155;4|d M4 MOM region|O|O for Mx|
|MOMDMY_5|e 155;5|M5 MOM region|e O|O for Mx|
|MOMDMY_6|155;6|1 c M6 MOM region|n O|O for Mx|
|MOMDMY_7|155;7|2 h M7 MOM region|t O|O for Mx|
|MOMDMY_8|155;8|8 . M8 MOM region|i a O||
|MOMDMY_9|1 155;9|5 & M9 MOM region|l O||
|MOMDMY_AP|0 155;20|I AP MOM region|7 I 2 O||


###### MOMDMY_n

 (Good)


###### MOMDMY_n

 (OK)


###### MOMDMY_n

 (Not allowed)


###### MOMDMY_n

 (Not allowed)

|Col1|Col2|1|
|---|---|---|
||||
||||
||||

|o|Col2|Col3|
|---|---|---|
||||
|i t o m|||
||||

|t|Col2|i|
|---|---|---|
||t||
|n o|||
|C|||



###### • You need to pay attention to meet the metal local density rule above/under the MOM element. Therefore, if you want to design a RF MOM circuit with a large area, it is recommended to connect several smaller MOM elements. And each element should be surrounded with dummy metals.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 196 of 705
whole or in part without prior written permission of TSMC.


-----

###### • The Multi-X Couple layout is recommended for large pair capacitors design to improve the matching performance (see section 4.5.36.1).

 • Use symmetrical dummy metals around the matched pairs instead of automatically generated dummy metals.



###### • Carefully design wire access to capacitor terminals, and consider acess to external metal lines to ensure an optimal symmetry of the device environment.
 • MOM can be used for N55.
 • TSMC RTMOM PDK cell is without Via.

 Rule No. Description Label Rule

MOM.S.1 Space of M1 in MOMDMY_1 A ≥ 0.1
MOM.S.2 Space of metal (M1/Mx) line-end in MOMDMY_n B ≥ 0.12

###### Definition of MOM without Via
Count of {VIAn inside (Mn AND MOMDMY_n) AND (Mn+1 AND
MOMDMY_n+1)} ≤ 4, (n=1~9/AP)

MOM.A.1** Maximum sidewall area of total metals in MOM without Via. C ≤ 7.01E7
For the definition of the sidewall area of total metals, please refer to the
figure 4.5.36.1.

###### Definition of MOM with Via ≥
Count of {VIAn inside (Mn AND MOMDMY_n) AND (Mn+1 AND
MOMDMY_n+1)} > 4, (n=1~9/AP)

MOM.S.3 Space of Metal (M1/Mx) in MOM with Via [excluding the region of metal D ≥ 0.13
line end]

MOM.S.4 Space of VIAx in MOM with Via in different net E ≥ 0.13

MOM.A.2** Maximum sidewall area of {total metals+ total Vias} in MOM with Via. F ≤ 1.72E5
For the definition of the sidewall area of {total metals+ total Vias}, please
refer to the figure 4.5.36.2.

###### **The rule value of MOM.A.1 and MOM.A.2 is based on the 3.3V operation voltage. If your layout violates these two rules and you don’t apply 3.3V on the MOM application, please refer to the following table to waive the rules.

|S|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|S Rule No.|Description|Label||Rule|
|h MOM.S.1|T Space of M1 in MOMDMY_1|A|≥|0.1|
|a MOM.S.2|S Space of metal (M1/Mx) line-end in MOMDMY_n|B|≥|0.12|
|n|M Definition of MOM without Via g C Count of {VIAn inside (Mn AND MOMDMY_n) AND (Mn+1 AND MOMDMY_n+1)} ≤ 4, (n=1~9/AP)||||
|MOM.A.1**|h C a Maximum sidewall area of total metals in MOM without Via. i o For the definition of the sidewall area of total metals, please refer to the figure 4.5.36.1.|C|≤|7.01E7|
||I n C Definition of MOM with Via f i Count of {VIAn inside (Mn AND MOMDMY_n) AND (Mn+1 AND T d MOMDMY_n+1)} > 4, (n=1~9/AP)||≥||
|MOM.S.3|e e 1 Space of Metal (M1/Mx) in MOM with Via [excluding the region of metal c n line end]|D|≥|0.13|
|MOM.S.4|2 h t Space of VIAx in MOM with Via in different net|E|≥|0.13|
|MOM.A.2**|8 i . a 5 Maximum sidewall area of {total metals+ total Vias} in MOM with Via. 1 & l 7 For the definition of the sidewall area of {total metals+ total Vias}, please 0 I I refer to the figure 4.5.36.2.|F|≤|1.72E5|

|Col1|0 r a Applied voltage|Col3|Col4|Col5|Col6|
|---|---|---|---|---|---|
|Maximum sidewall area|3.3V|1 2 2.5V|o 1.8V|1.2V|t 1.0V|
|MOM without Via|7.01E7|1.82E8|m 4.27E8|8.94E8|i o 1.14E9|
|MOM with Via|1.72E5|4.45E5|1.05E6|o 2.19E6|n 2.80E6|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 197 of 705
whole or in part without prior written permission of TSMC.


-----

###### MOM without Via

 B
 Z’

 A

 Z

 MOM with Via

|B Z’ A S T h MO S a Z M n g C h|Col2|
|---|---|
||h|
|h g||


###### Figure 4.5.36.1

 MOMDMY_n


###### MOM.A.1


###### Li


###### Z[’ ]


###### Z


###### Hi

 C= Total metal sidewall area


###### MOMDMY_n


n

###### =  Σ Hi x Li
i=1

###### Li= finger length  


###### Hi= metal thickness       

 n=total metal finger number-1

|nt|Col2|V M|Vwi MO|i OM.A.|.2|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
|t|||||||||
|l a i|||||||||


###### Li

 F= Via total sidewall area + Metal total sidewall area


###### Z Z’
 Vwi

 Vhi


###### Z’


###### Hi


n n
###### =ΣΣΣΣ Vwi x Vhi x m + ΣΣΣΣ Hi x Li

i=1 i=1

###### Vwi= via width

 Vhi= via height


###### Hi= metal thickness

 Li= metal length


###### m= total via number per finger n= total metal finger number-1


###### Figure 4.5.36.2

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 198 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.36.1 RTMOM (Rotated Metal Oxide Metal) Capacitor Guidelines This section lists the guidelines for TSMC offered RTMOM. The offered RTMOM is a fringe Metal-Oxide-Metal capacitor. It is based on the capacitor between parallel metal lines separated by the inter-level dielectric. The device does not require any additional mask.  1. Although any kind of metal combination, M1/Mx/My/Mz/Mr/Mu/AP, is allowed to build a MOM element in terms of process, TSMC only provides a specific MOM SPICE model and the associated PDK cell named RTMOM which is covered by MOMDMY (CAD layer: 155;21). (The TSMC offered PDK RTMOM is implemented by “Mx” or “Mx/M1”, at least three layers are required).

 RTMOM structure Metal Layer
 SPICE PDK Process M1 O O O Mx O O O My/Mz/Mr/Mu/AP(Al-RDL) X X O
 O: available  X: not available

 2. The poly-shielded layer is adopted to avoid RF performance degradation. 3. In order to avoid the OD density violation, RTMOM PDK provides an option of floating OD in OD2 under the poly-shielded pattern. 4. The Multi-X Couple layout is recommended for large-pair capacitor design, which can improve the matching performance. The Parallel and Multi-X Couple layout for match pairs is illustrated in Figure 4.5.36.1.1 and Figure 4.5.36.1.2.

|T|Col2|Col3|Col4|
|---|---|---|---|
|T Metal Layer|RTMOM structure|||
||SPICE|PDK|Process|
|S M1|O|O|O|
|M Mx|O|O|O|
|C My/Mz/Mr/Mu/AP(Al-RDL)|X|X|O|
|O: available X: not available||||



###### • The unit cell C1 and the unit cell C2 of the Multi-X Couple RTMOM are placed in an array with alternate pattern placement in each row and each column.

 • If the total capacitance C>400fF is required, it is recommended to use Multi-X Couple layout type with unit cell <200fF, to improve the matching performance. It is not recommended to use 2x200fF Parallel RTMOM design. 5. TSMC RTMOM PDK cell meets all required OD/Poly density rules. If your design your own RTMOM cell, you have to take care the OD/Poly density rules carefully.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 199 of 705
whole or in part without prior written permission of TSMC.


-----

###### Multi-X


###### Parallel
 C1 (+) (+) C2

 (-)


C1 C2 C1 C2
unit cell of C1 unit cell of C2

(+) (+) (+) (+)

(-) (-)


###### Figure 4.5.36.1.1 Figure 4.5.36.1.2

 6. In order to make sure the SPICE simulation accuracy, and avoid the density rule violation, the following guidelines are recommended.



###### • The dummy metal exclusive layers (DMxEXCL) are adopted under RTMOM to avoid dummy pattern insertion. It is not recommended to place below/above the RTMOM any dummy metal patterns or routing. If dummy metal or routing (not generated by PDK itself) are added into the region below/above the RTMOM generated by PDK, the resulting extra parasitic and model inaccuracy must be taken into consideration by designers.

 • If the metal density rule is violated due to the large area of RTMOM, parallel connected small  RTMOMs array with dummy metals between individual RTMOM is recommended, as shown in Figure 4.5.36.1.3.


###### Figure 4.5.36.1.3

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 200 of 705
whole or in part without prior written permission of TSMC.


-----

###### 7. Figure 4.5.36.1.4 shows the mismatching (one sigma of delta capacitance) versus 1/C[0.5] of parallel RTMOM pair with 2um fixed distance. SPICE model shot on median value of lots and will be optimistic compared to process variation, it is recommended to reserve enough design margin to cover process variation. Figure 4.5.36.1.4 is for reference only, please refer to the SPICE document, “T-N65-CM-SP- 007” for most updated figure.
 8. The parallel RTMOM mismatching will increase dramatically as the distance between RTMOM pair larger than 200um, as shown in Figure 4.5.36.1.5. It is recommended to use the RTMOM pair with distance less than 200um for optimized mismatching performance.


0.15

0.10


0.30

0.25


0.20

0.15


0.05

0.00


0.00


0.10

0.05

|NNVV//NNHH==4488//4488 NNVV//NNHH==7722//7722 NNVV//NNHH==9966//9966|Col2|
|---|---|
|NNVV//NNHH==114444//114444||
|||
|||
|||
|||


0.00 0.05 0.10 0.15

1/(Cmom_mean)1/(Cmom_mean)[0.5][0.5](fF [-0.5][-0.5])


1 10 100 1000 10000
Distance (um)


###### Figure 4.5.33.1.5Figure 4.5.33.1.5Figure 4.5.36.1.4 Figure 4.5.36.1.5 Figure 4.5.33.1.6

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 201 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.37 Via Layout Recommendations
 For better yield and reliability, use of a commercial auto router or TSMC utility is recommended to add redundant vias and bigger metal enclosures wherever the layout allows. Please refer to the most updated “T- N65-CL-DR-001-X4, TSMC 65NM CMOS LOGIC DFM LAYOUT ENHANCEMENT UTILITY”. You can also download the document from TSMC Online (Design Portal—Reference Flow) for the reference of redundant vias insertion at auto router.  Annotation:
x: value of minimum extension rule (0 nm) (VIAx.EN.1 and Mx.EN.1) or (0 nm)(VIAy.EN.1 and My.EN.1)
y: value of recommended extension (40 nm) (VIAx.EN.1® and Mx.EN.1®) or (50 nm) (VIAy.EN.1® and My.EN.1®),
same as line-end extension rule (VIAx.EN.2 and Mx.EN.2) or (VIAy.EN.2 and My.EN.2)
z: value of recommended line-end extension value (70 nm) (VIAx.EN.2® and Mx.EN.2®) or (80 nm) (VIAy.EN.2® and
My.EN.2®)


y


Mx+1 Mx VVViaxiaiax

y

z
z


y

z


x


x


x

y

|Col1|Col2|zzz|Col4|
|---|---|---|---|
|||r o f||
|||||
|||||


x


x

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 202 of 705
whole or in part without prior written permission of TSMC.

|o|o y y y|Col3|
|---|---|---|
||||
||n o i||
||||


-----

###### 4.5.38 Product Labels and Logo Rules
 1. Use any of the following product labels:
 • Copyright and year
 • Company logo
 • Part number
 • Mask level names
 • Other similar labels 2. Make sure there is a dummy layer LOGO (CAD layer no. 158) to do DRC for product labels. Product labels must be fully covered by LOGO dummy layer. 3. Form the product labels for the CO/Via layer by using squares with minimum width. A big CO/Via polygon for a character (or a numeral) is not allowed. 4. Don’t use minimum rules for the product labels, except for CO/Vias. It is best to have greater than, or equal to, 1 µm of width and space. If the minimum width and space is greater than 1 µm in the rule (for example, 30K thick metal) please use at least the minimum width and space. 5. To protect the product labels, do not use a dummy OD/Poly/Metal in the LOGO demarcated regions. For process uniformity, keep the LOGO layer and the corresponding product labels at least 10 µm distant from the OD/PO/Metal geometry. Add dummy fill in this 10 µm border region. (The TSMC dummy pattern utility will insert dummy pattern geometry in the 10 µm LOGO border region to minimize the process impact on the circuit OD/PO/Metal geometry that is near the LOGO.)

|Col1|ntial 2857 h. & 10|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|5 1 & l 7 Description|Label||Rule|
|LOGO.S.1|0 I / I n 2 n Space to OD, PO, or Metals (non-dummy patterns, and non-dummy 0 3 TCD)|A|≥|10|
|LOGO.O.1|f d 9 o Overlap of CB, CBD, FW, PM, UBM, DOD, DPO, or DMx is not allowed.||||
|LOGO.R.1 U|/ . r A circuit in the LOGO is not allowed.||||
|LOGO.R.2|2 P m 0 The rules of PO.EX.1, PO.EX.2, PO.EX.2®, PO.EX.3, PO.R.1, and r PO.R.4 can be exempted from DRC in LOGO area.||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 203 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.39 SRAM Rules

Rule No. Description
SRAM.W.1 SRM width (interact with OD). The SRM edge should be aligned to the A ≥
boundary of the cell array, which may include storage, strapping, and
dummy edge cells.

SRAM.S.1 SRM space (interact with OD) B ≥
SRAM.S.2 SRM space to {GATE NOT INTERACT SRM} C ≥
SRAM.EN.1 SRM enclosure of GATE. E ≥
SRAM.EX.1 SRM extension on NW (interact with OD). Extension = 0 is allowed. D ≥
SRAM.O.1 SRM Overlap of NW (interact with OD) (for VTC_N, VTC_P). Extension = F ≥
0 is allowed.

SRAM.A.1 Enclosed area of donut-type OD (Enclosed area of OD > 0) interact with G ≥
poly is not allowed in SRM region.

SRAM.R.1[U] Customer-designed SRAM bit cell: Review by TSMC’s R&D and PE before use a customerdesigned SRAM bit cell. It is recommended to use the standard TSMC SRAM cells including core,
edge, and strap cells. If non-standard cells are used, TSMC requires customers to submit a layout
at least one month before tape-out for TSMC to review and approve the use of SRAM cells.

###### Logic SPICE model: Don’t use TSMC logic SPICE model to design SRAM unless the layout
SRAM.R.2[U] strictly follows the logic design rule for designing SRAM. TSMC’s R&D and PE must review the
SRAM layout.

###### Redundancy: If the accumulated SRAM density is greater than 8.0M bits, redundancy is needed. 
The accumulated SRAM density is normalized density of 0.525um^2 cell size. Please refer to the

SRAM.R.3[U]

most current version of the TSMC Embedded SRAM Redundancy Implementation Rule (T-000-CLRP-002).

###### SRAM cell implant: TSMC provides the following Vt implants in SRAM cells (see the table
4.5.39.1):

SRAM.R.4[U] Cell implant for NMOS (VTC_N), PMOS (VTC_P):

You must provide a special layer SRM. The VTC_N, VTC_P layers are derived from logical
operations using “SRM” marker layer.

###### Array delay-tracking bit cells: This kind of bit cell should be embedded inside an array. If a delaySRAM.R.5[U]
tracking cell is to be placed outside an array, it should be fully surrounded by dummy bit cells.

###### Dummy layouts for embedded SRAM: To minimize proximity and loading effects during
processing, you must add dummy layouts to provide a similar surrounding for every cell.

SRAM.R.6[U] To add dummy layouts, please refer to SRAM cell layout documents for guidelines and GDS

examples. These documents provide instructions for adding dummy layouts in both columns and
rows, at array edges, and at the connection/tap in-between arrays.

###### SRAMDMY (186;4 & 186;5): Can only use in the word-line decoder of TSMC SRAM. This layer is
only to waive CO.S.3 and G.1. And it must be reviewed by TSMC’s R&D and PE even if you uses

SRAM.R.7[U]

TSMC cell. SRAMDMY (186;4 & 186;5) is a must for CO mask tape-out if SRAM decoder is rule
pushed.
SRAM.R.12 SRAMDMY (186;4 & 186;5) overlap of SRAMDMY_0 (186;0) is not allowed.
SRAM.R.13 SRM must fully cover GATE.

SRAMDMY_0 (186;0) is a must for any SRAM cell with rule pushed layout. It can waive SRAM DRC
SRAM.R.14
violations under VIA1 as well as the rules, M2.S.5, M2.A.1, VIA2.EN.2, and M3.EN.2.

###### CO_11 (30;11) is a must for CO mask tape-out in SRAM.
1. If CO_11 exists, it must cover CO

SRAM.R.15 2. CO_11 must be 0.09um x 0.09um

3. CO_11 must be exactly the same as CO
4. CO_11 must be fully covered by SRM (50;0) and SRAMDMY_0 (186;0)
SRAM.R.17 SRAMDMY_0 (186;0) must fully cover OD, CO, VIA1.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 204 of 705
whole or in part without prior written permission of TSMC.

|Rule No.|Description|Col3|Col4|Col5|
|---|---|---|---|---|
|SRAM.W.1|SRM width (interact with OD). The SRM edge should be aligned to the boundary of the cell array, which may include storage, strapping, and dummy edge cells.|A|≥|0.28|
|SRAM.S.1|SRM space (interact with OD)|B|≥|0.28|
|SRAM.S.2|SRM space to {GATE NOT INTERACT SRM}|C|≥|0.12|
|S SRAM.EN.1|SRM enclosure of GATE.|E|≥|0.12|
|h SRAM.EX.1|T SRM extension on NW (interact with OD). Extension = 0 is allowed.|D|≥|0.28|
|a SRAM.O.1 n|S SRM Overlap of NW (interact with OD) (for VTC_N, VTC_P). Extension = M 0 is allowed.|F|≥|0.28|
|g SRAM.A.1|C Enclosed area of donut-type OD (Enclosed area of OD > 0) interact with poly is not allowed in SRM region.|G|≥|0.6|
|SRAM.R.1U|h C a Customer-designed SRAM bit cell: Review by TSMC’s R&D and PE before use a customer- designed SRAM bit cell. It is recommended to use the standard TSMC SRAM cells including core, i o edge, and strap cells. If non-standard cells are used, TSMC requires customers to submit a layout I n at least one month before tape-out for TSMC to review and approve the use of SRAM cells.||||
|SRAM.R.2U|C f Logic SPICE model: Don’t use TSMC logic SPICE model to design SRAM unless the layout i T d strictly follows the logic design rule for designing SRAM. TSMC’s R&D and PE must review the SRAM layout.||||
|SRAM.R.3U|e e 1 c n Redundancy: If the accumulated SRAM density is greater than 8.0M bits, redundancy is needed. 2 The accumulated SRAM density is normalized density of 0.525um^2 cell size. Please refer to the h t 8 i most current version of the TSMC Embedded SRAM Redundancy Implementation Rule (T-000-CL- . a RP-002).||||
|SRAM.R.4U|5 1 & l 7 SRAM cell implant: TSMC provides the following V implants in SRAM cells (see the table t 4.5.39.1): 0 / I n 2 I n Cell implant for NMOS (VTC_N), PMOS (VTC_P): 0 3 f d 9 o You must provide a special layer SRM. The VTC_N, VTC_P layers are derived from logical . operations using “SRM” marker layer.||||
|SRAM.R.5U|/ r 2 P m Array delay-tracking bit cells: This kind of bit cell should be embedded inside an array. If a delay- 0 tracking cell is to be placed outside an array, it should be fully surrounded by dummy bit cells.||||
|SRAM.R.6U|r 1 o a Dummy layouts for embedded SRAM: To minimize proximity and loading effects during 2 t processing, you must add dummy layouts to provide a similar surrounding for every cell. m i o To add dummy layouts, please refer to SRAM cell layout documents for guidelines and GDS o n examples. These documents provide instructions for adding dummy layouts in both columns and rows, at array edges, and at the connection/tap in-between arrays.||||
|SRAM.R.7U|t i SRAMDMY (186;4 & 186;5): Can only use in the word-line decoder of TSMC SRAM. This layer is o only to waive CO.S.3 and G.1. And it must be reviewed by TSMC’s R&D and PE even if you uses n TSMC cell. SRAMDMY (186;4 & 186;5) is a must for CO mask tape-out if SRAM decoder is rule pushed.||||
|SRAM.R.12|C SRAMDMY (186;4 & 186;5) overlap of SRAMDMY_0 (186;0) is not allowed.||||
|SRAM.R.13|e SRM must fully cover GATE.||||
|SRAM.R.14|n SRAMDMY_0 (186;0) is a must for any SRAM cell with rule pushed layout. It can waive SRAM DRC t violations under VIA1 as well as the rules, M2.S.5, M2.A.1, VIA2.EN.2, and M3.EN.2.||||
|SRAM.R.15|e CO_11 (30;11) is a must for CO mask tape-out in SRAM. r 1. If CO_11 exists, it must cover CO 2. CO_11 must be 0.09um x 0.09um 3. CO_11 must be exactly the same as CO 4. CO_11 must be fully covered by SRM (50;0) and SRAMDMY_0 (186;0)||||
|SRAM.R.17|SRAMDMY_0 (186;0) must fully cover OD, CO, VIA1.||||


-----

###### Guardring: It is recommended to have an additional VSS (PW) guardring around the memory
SRAM.R.11g[U]
circuit block.
SRAM.R.20g[U] Avoid placing SRAM at the chip corner and chip edge. (Please refer Figure 7.5.7 in Chapter 7)

###### Table 4.5.39.1 65 nm/ 55nm TSMC SRAM Cells Mask Requirement Summary

|Rule No.|Description|Col3|Col4|Col5|
|---|---|---|---|---|
|SRAM.R.8gU|SRAM device length/width: To avoid Pass Gate (PG) leakage impact on SRAM cell electrical performance, the PG channel length should be ≥ 0.07 µm. The PG channel width should be ≥ 0.08 µm. Consult with TSMC regarding the SRAM cell’s electrical performance and the suppression of accumulated pass-gate leakage on a bit line.||||
|SRAM.R.9gU|Sense-amp and decoder redundancy: In addition to bit-row and/or bit-column redundancy design, redundancy in peripheral array elements, such as sense amplifiers and decoders, is recommended. Architectural efficiency can minimize the added overhead area entailed by this additional redundancy. Peripheral element redundancy is especially important for high-density memory blocks.||||
|SRAM.R.10gU|Bit cell orientation: It is recommended to place the bit cells of related SRAM blocks in the same orientation.||||
|S h SRAM.R.11gU|T Guardring: It is recommended to have an additional VSS (PW) guardring around the memory circuit block.||||
|a SRAM.R.20gU|S Avoid placing SRAM at the chip corner and chip edge. (Please refer Figure 7.5.7 in Chapter 7)||||


###### high VT NMOS NA PW1V+ VTH_N PW1V+ VTH_N + VTC_N

PMOS NA NW1V+ VTH_P NW1V+ VTH_P

###### Process Type N65LPG N55GP

 G LP

 SRAM Cells Type Cell Size 0.62 um²/  0.525 um² 0.62 um²/  0.525 um²/ 0.62 um²/ 
0.974 um²/ 0.974 um²/ 0.974 um²/
8T 1.158 um²/

###### std VT NMOS PW1V+VTH_N(LP) PW1V+ VTC_N PW1V PW1V+ VTC_N

PMOS NW1V+VTH_P(LP) NW1V NW1V

###### high VT NMOS NA PW1V+ VTH_N NA

PMOS NA NW1V+ VTH_P NA

###### Process Type N55LP

 SRAM Cells Type Cell Siz 0.62 um²/  0.525 um²

0.974 um²/

###### std VT NMOS PW1V+ VTC_N NA

PMOS NW1V NA

###### high VT NMOS PW1V+ VTH_N+ VTC_N

PMOS NW1V+ VTH_P

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 205 of 705
whole or in part without prior written permission of TSMC.

|Col1|h Process Type|N65G/N65GP|N65LP|Col5|N65ULP|
|---|---|---|---|---|---|
|SRAM Cells Type|a Cell Size i I C|C 0.499 um²/ 0.525 um²/ o 0.62 um²/ 0.974 um²/ n 8T 1.158 um²/ f 10T 1.158 um²(G only) i T|0.525 um² d|0.62 um²/ 0.974 um²/ 8T 1.158 um²/|0.525 um²/ 0.62 um² 0.974 um²|
|std VT|NMOS|e 1 PW1V+ VTC_N|e PW1V+ VTC_N|PW1V|NA|
||PMOS|c 2 NW1V+ VTC_P|n NW1V t||NA|
|high VT|NMOS|h 8 . NA|i a PW1V+ VTH_N||PW1V+ VTH_N + VTC_N|
||PMOS|1 & NA 0|5 l 7 NW1V+ VTH_P||NW1V+ VTH_P|
||Process Type|I / I n 2 n N65LPG 0|||N55GP|
|||d 9 G|3 f o LP|||
|SRAM Cells Type|Cell Size|/ 2 0.62 um²/ 0 0.974 um²/ 1|. 0.525 um² P r o|r 0.62 um²/ 0.974 um²/ 8T 1.158 um²/|0.525 um²/ 0.62 um²/ m 0.974 um²/ a t|
|std VT|NMOS|PW1V+VTH_N(LP)|2 m PW1V+ VTC_N|PW1V|i o PW1V+ VTC_N|
||PMOS|NW1V+VTH_P(LP)|o NW1V||n NW1V|
|high VT|NMOS|NA|t i PW1V+ VTH_N||NA|
||PMOS|NA|o NW1V+ VTH_P||NA|
||Process Type|n N55LP|||r e t n e C|
|SRAM Cells Type|Cell Siz|0.62 um²/ 0.974 um²/|0.525 um²|||
|std VT|NMOS|PW1V+ VTC_N|NA|||
||PMOS|NW1V|NA|||
|high VT|NMOS|PW1V+ VTH_N+ VTC_N||||
||PMOS|NW1V+ VTH_P||||


-----

###### SRM
 D SRM
 NW F B NW
 A NW
 D D <D
 OD

|Col1|SRM F A|
|---|---|
|NW||
|||

|SRM NW <D|Col2|Col3|
|---|---|---|
||NW||
||||


###### C


###### SRM
 PO

 G OD

|Col1|Col2|Col3|
|---|---|---|
|||T|
||||


###### OD

|SRM <A|Col2|
|---|---|
|||

|Col1|Col2|O|Col4|
|---|---|---|---|
|D|||G|
|||||
|||||
|||||


###### E

|SRM E E E|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
||||||
||||E||
||||||


###### Dummy layouts


###### SRAM cell array

|Col1|TSMC C a|
|---|---|
||Dummy layouts|
|Dummy layouts i|I C T SRAM cell array e c h|


###### Dummy layouts Dummy layouts


###### Dummy layouts


###### Dummy layouts


###### SRAM cell array SRAM cell array

|Dummy layouts|SRAM cell array|
|---|---|


###### Dummy layouts Dummy layouts

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 206 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.40 SRAM Periphery (Word Line Decoder) Rules
 The following rules only apply to word line decoder covered by SRAMDMY (186;4 & 186;5). 186;5 is used for 0.499µm² cell and 186;4 is used for 0.525 µm², 0.62 µm², 0.974µm², 1.158µm² cell.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|WLD.R.1|{CO AND SRAMDMY_4 (186;4)} space to PO .|A|≥|0.05|
|WLD.R.2|{CO SRAMDMY_5 (186;5)} space to PO|B|≥|0.043|
|WLD.R.3|CO space on the same OD [inside SRAMDMY (186;4 & 186;5)]|C|≥|0.14|
|WLD.R.6|SRAMDMY (186;4 & 186;5) edge cut CO is not allowed.||||
|S WLD.R.7|SRAMDMY_0 (186;0) upsized 200µm must cover SRAMDMY_4 T (186;4) or SRAMDMY_5 (186;5)||||


###### CO array 1 x n

 CO array 1 x n


###### CO array 1 x n

|TSMC Con Shanghai I LD.R.6 SRAMDMY (186;4 & 186;5) edge cut CO is not allowed.  LD.R.7 SRAMDMY_0 (186;0) upsized 200µm must cover SRAMDMY_4 (186;4) or SRAMDMY_5 (186;5)  Word Line Decoder Word Line Decoder Word Line Decoder Word Line Decoder OD SRAMDMY (186;4/186;5) CO array m x n|Col2|
|---|---|
|o I n C f C C i T d|O arra|
|e 1 e||
|c n 2 h t C 8 i A, B . a 5 1 & l C 7 C 0 I A, B O / I n 2 n|O arra|
|0 3 f d 9 o PO||
|/ . r C 2 P m 0 r C C CO arra 1 o a 2 t m i o||


###### WLD.R.6


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 207 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.41 Fuse Rules

 • Laser fuse AP fuse is available. Please refer to T-000-CL-DR-005: TSMC AL FUSE (AP FUSE) DESIGN RULE FOR CU PROCESS
 • Electrical fuse The IP of electrical fuse is provided. Please contact your account manager to get the related information. Besides, the IP can’t be shrunk at N55.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 208 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.42 Guidelines for Placing Chip Corner Stress Relief (CSR) Patterns

 • The seal ring and chip corner stress relief (CSR) pattern can reduce the impact of damage induced by thermal stress during packaging and field applications.
 • There are two ways to mount the seal ring and CSR structures in your design: 1. Added by TSMC: You can request that the seal ring and CSR pattern add by TSMC during post tape out data preparation. Please follow CSR.R.1 in the following table if this option is selected. 2. Added by You: You can choose to add the seal ring and CSR patterns before tape out. Two sample GDS files (archived along with this document) are prepared for this purpose. Please select the proper gds layers matching with the metal scheme of your design by following the seal ring and CSR rules in this section (except CSR.R.1). � 1P9M sample Gds file for using Mz as top metal : N65_SR_topMz.gds � 1P9M sample Gds file for using My as top metal: N65_SR_topMy.gds � 1P9M sample Gds file for using Mr as top metal: N65_SR_1P9M6X2R_20061120_C.gds � The following CAD layers are required for seal ring and CSR structure, please keep these layers in the sample gds file: OD (6), PP (25), CO (30), CB (76), CB2 (86), LMARK (109), SEALRING (162), and CSRDMY (166). In addition, please keep CDU (165), PO (17), and NP (26) for CD uniformity patterns for TSMC process monitor purpose. � An alignment mark (L-mark) is drawn at seal ring corner. You can use this L-mark for the laser alignment of ID number verification or the metal fuse cutting purpose.
 • TSMC offers new sealring structures can be used in WLCSP/Flip chip/Wire bond packages.  � 1P9M sample Gds file for using Mz as top metal : N65_SR_topMz_09282009_WLCSP.gds � 1P9M sample Gds file for using My as top metal: N65_SR_topMy_09282009_WLCSP.gds � 1P9M sample Gds file for using Mr as top metal: N65_SR_1P9M6X2R_09282009_WLCSP.gds



###### • Mask combination CB (mask ID:107)/ AP (mask ID: 307)/ CB (mask ID:107) is not allowed for WLCSP process.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 209 of 705
whole or in part without prior written permission of TSMC.


-----

###### The Reference coordinates of L-mark: You can calculate the coordinates of L-mark by yourself, or follow the
coordinates of the below table.

(Chip_X, Chip_Y) are the dimensions of the chip (without sealring and assembly isolation)

L-Mark

Coordinate A Coordinate B Coordinate C
Coordinates (µm)

Seal ring+Assembly Seal ring+Assembly

Seal ring+Assembly

L2 L3 L2 L3 L2 L3

###### a (x, y)

Chip_Y (0,0) Chip_Y Chip_Y

Chip_X Chip_X Chip_X

1/2 a a L1 L4 L1 L1 L4 L4 L1 L1 L1

1/2 a

(0,0)

(0,0)

(0, 0) is at the center of the chip (0, 0) is at bottem-left of the (0, 0) is at bottem-left of the chip

chip with sealring (10um) and without sealring (10um) and

assembly isolation (10um) assembly isolation (10um)

L1 (-0.5X+14.25, -0.5Y+14.25) (34.25, 34.25) (14.25, 14.25)

L2 (-0.5X+14.25, 0.5Y-14.25) (34.25, Y+5.75) (14.25, Y-14.25)

L3 (0.5X-14.25, 0.5Y-14.25) (X+5.75, Y+5.75) (X-14.25, Y-14.25)

L4 (0.5X-14.25, -0.5Y+14.25) (X+5.75, 34.25) (X-14.25, 14.25)

###### • L-mark metal: a solid metal (top Cu metal) with an L shaped slot in LMARK.
 • L-mark metal in CSR: L-mark metal in a CSR pattern.
 • L-slot: L shaped hole in the L-mark metal

|Col1|Sha|Sha a|Col4|
|---|---|---|---|
||h|||
|a n 1/2 a 1/2 a||||
|||||
|||||

|L2 T Chip_|Col2|L3 Y (0,0)|
|---|---|---|
|S M L1|S|Chip_X L4|

|he Reference coordinates of L-mark: You can calculate the coordinates of L-mark by yourself, or follow the oordinates of the below table.|Col2|Col3|Col4|
|---|---|---|---|
|(Chip_X, Chip_Y) are the dimensions of the chip (without sealring and assembly isolation)||||
|L-Mark Coordinates (µm)|Coordinate A|Coordinate B|Coordinate C|
|S a h (x, y) a n 1/2 a a g 1/2 a h a i|Seal ring+Assembly L2 L3 T S Chip_Y (0,0) M Chip_X L1 L4 C|Seal ring+Assembly L2 L3 Chip_Y Chip_X LLL1 11 LLL4 44 (0,0)|Seal ring+Assembly L2 L3 Chip_Y Chip_X LLL111 LLL444 (0,0)|
||C (0, 0) is at the center of the chip o I n C|(0, 0) is at bottem-left of the chip with sealring (10um) and assembly isolation (10um)|(0, 0) is at bottem-left of the chip without sealring (10um) and assembly isolation (10um)|
|L1|f T (-0.5X+14.25, -0.5Y+14.25)|i d (34.25, 34.25)|(14.25, 14.25)|
|L2|e 1 (-0.5X+14.25, 0.5Y-14.25)|e (34.25, Y+5.75)|(14.25, Y-14.25)|
|L3|c 2 h (0.5X-14.25, 0.5Y-14.25)|n t (X+5.75, Y+5.75)|(X-14.25, Y-14.25)|
|L4|. 1 (0.5X-14.25, -0.5Y+14.25)|8 i a 5 (X+5.75, 34.25) l|(X-14.25, 14.25)|



###### • L-mark metal layer: Only top Cu metal is required for L-mark metal, and AP for L-mark metal is not allowed.


###### L-mark metal


###### L-slot


###### L-mark metal


###### L-slot

|Col1|n o i t o m|
|---|---|
|l||

|Col1|Col2|
|---|---|
|l||


###### WLCSP L-mark

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 210 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.42.1 Metallization Options
 The general 65 nm logic process is offered with a single poly and nine metal layers (1P9M). In addition to 1P9M, please refer to the following tables for the other metallization options. For any metal combination, a marker (1+A+B+C)M_AxByCz or (1+A+D)M_AxDr can be used to represent the metal combination of Mx, My, Mz, and Mr. The marker is interpreted as one layer of M1, A layers of Mx, B layers of My, C layers of Mz, and D layers of Mr. The total metal layer number is 1+A+B+C or 1+A+D. Naming for Different Metal Thicknesses Metal type Code W/S (µm) Thickness (Å). Mask layers


M6~M9 (386, 387, 388, 389), max: two
Top Metal Mr 0.5/0.5 12500
layers
###### Naming for Different Via Types Via type Code W/S(µm) Mask layers
First Inter-layer Via Vx 0.1/0.1 VIA1~VIA6 (378, 379, 373, 374, 375, 376), max : six layers
Second Inter-layer Via Vy 0.2/0.2 VIA4~VIA6 (374, 375, 376), max : two layers

VIA2~VIA8 (379, 373, 374, 375, 376, 377, 372), max : two
Top Via (2XTM) Vy 0.2/0.2
layers

VIA2~VIA8 (379, 373, 374, 375, 376, 377, 372), max : two
Top Via (4XTM) Vz 0.36/0.34
layers
Top Via Vr 0.46/0.44 VIA5~VIA8 (375, 376, 377, 372), max: two layers
###### Metallization CAD Layers

|Metal type|Code|W/S (µm)|Thickness (Å).|Mask layers|
|---|---|---|---|---|
|S M1|M1|0.09/0.09|1800|M1 (360) only|
|h First Inter-layer Metal a|T S Mx|0.1/0.1|2200|M2~M7 (380, 381, 384, 385, 386, 387), max : six layers|
|n Second Inter-layer Metal|M My|0.2/0.2|5000|M5~M7 (385, 386, 387), max : two layers|
|g Top Metal (2XTM)|My|C 0.2/0.2|5000|M3~M9 (381, 384, 385, 386, 387, 388, 389), max : two layers|
|h a Top Metal (4XTM)|Mz|C 0.4/0.4|9000|M3~M9 (381, 384, 385, 386, 387, 388, 389), max : two layers|
|i I Top Metal|Mr|o 0.5/0.5|n 12500|M6~M9 (386, 387, 388, 389), max: two layers|

|Via type|T Code|W/S(µm)|d Mask layers|
|---|---|---|---|
|First Inter-layer Via|e Vx|0.1/0.1|e VIA1~VIA6 (378, 379, 373, 374, 375, 376), max : six layers|
|Second Inter-layer Via|Vy|1 c 0.2/0.2|n VIA4~VIA6 (374, 375, 376), max : two layers|
|Top Via (2XTM)|Vy|h . 0.2/0.2|2 t 8 i VIA2~VIA8 (379, 373, 374, 375, 376, 377, 372), max : two a layers|
|Top Via (4XTM)|1 Vz|& 0 0.36/0.34 I|5 l 7 VIA2~VIA8 (379, 373, 374, 375, 376, 377, 372), max : two I layers|
|Top Via|Vr|/ 0 0.46/0.44|2 n n VIA5~VIA8 (375, 376, 377, 372), max: two layers|

|Layer|CAD Layer ID|
|---|---|
|Metal-1|31|
|Via-1|51|
|Metal-2|32|
|Via-2|52|
|Metal-3|33|
|Via-3|53|
|Metal-4|34|
|Via-4|54|
|Metal-5|35|
|Via-5|55|
|Metal-6|36|
|Via-6|56|
|Metal-7|37|
|Via-7|57|
|Metal-8|38|
|Via-8|58|
|Metal-9|39|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 211 of 705
whole or in part without prior written permission of TSMC.


-----

###### For example, in a 9M_4x2y2z scheme, the Via-5, Metal-6, Via-6, and Metal-7 should use layer (55;20), (36;20), (56;20), and (37;20), respectively, for My and Vy layers. The Via-7, Metal-8, Via-8, and Metal-9 should use layer (57;40), (38;40), (58;40), and (39;40), respectively for Mz and Vz layers. The Metal-1 through Metal-5 should follow their respective CAD layer ID with data type 0. If you want to add the CSR patterns and the seal ring before tape out (option 2), please use TSMC sample GDS file for seal ring and CSR as a starting file, and follow the descriptions below to select the related metal and via layers for your design.

 4.5.42.1.1 Metallization Options Using Mz as the Top Metal


###### 1. Start with “N65_SR_topMz .gds” sample gds file. Select the metallization layers from the table below based on the target metallization scheme. Delete from the sample gds any metal and via layers that are not listed in the column.

Metallization Options using Mz as Top Metal

1P3M 1P4M 1P5M 1P6M 1P7M 1P8M 1P9M

Metal
Scheme

1x1z 2x1z 3x1z 2x2z 4x1z 3x2z 3x1y1z 5x1z 4x2z 4x1y1z 3x2y1z 6x1z 5x2z 4x2y1z 4x1y2z 6x2z 5x1y2z 4x2y2z

|Col1|n g C Metallization Options using Mz as Top Metal|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Col19|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Metal Scheme|1P3M|1P4M|h 1P5M||1P6M|||1P7M||||1P8M||||1P9M|||
||1x1z|2x1z|a i 3x1z|2x2z|4x1z|3x2z|C 3x1y1z|5x1z|4x2z|4x1y1z|3x2y1z|6x1z|5x2z|4x2y1z|4x1y2z|6x2z|5x1y2z|4x2y2z|
|M1|31:0|31:0|31:0|I 31:0|31:0|31:0|31:0|o n 31:0|31:0|31:0|31:0|31:0|31:0|31:0|31:0|31:0|31:0|31:0|
|VIA1|51:0|51:0|51:0|C 51:0|51:0|51:0|51:0|f 51:0|i 51:0|51:0|51:0|51:0|51:0|51:0|51:0|51:0|51:0|51:0|
|M2|32:0|32:0|32:0|32:0|T 32:0|32:0|32:0|32:0|d 32:0|32:0|32:0|32:0|32:0|32:0|32:0|32:0|32:0|32:0|
|VIA2|58:40*|52:0|52:0|52:0|52:0|e 52:0|52:0|1 52:0|52:0|e 52:0|52:0|52:0|52:0|52:0|52:0|52:0|52:0|52:0|
|M3|39:40*|33:0|33:0|33:0|33:0|c 33:0|h 33:0|2 33:0|33:0|n t 33:0|33:0|33:0|33:0|33:0|33:0|33:0|33:0|33:0|
|VIA3||58:40*|53:0|57:40*|53:0|53:0|. 53:0|53:0|8 5 53:0|53:0|i a 53:0|53:0|53:0|53:0|53:0|53:0|53:0|53:0|
|M4||39:40*|34:0|38:40*|1 34:0|0 34:0|34:0|& 34:0|34:0|7 34:0|l 34:0|I 34:0|34:0|34:0|34:0|34:0|34:0|34:0|
|VIA4|||58:40*|58:40*|54:0|/ 57:40*|56:20*|I n 54:0|54:0|2 54:0|55:20*|n 54:0|54:0|54:0|54:0|54:0|54:0|54:0|
|M5|||39:40*|39:40*|35:0|38:40*|0 9 37:20*|35:0|d 35:0|35:0|3 36:20*|35:0|f o 35:0|35:0|35:0|35:0|35:0|35:0|
|VIA5|||||58:40*|58:40*|/ 58:40*|2 55:0|. 57:40*|56:20*|56:20*|55:0|r 55:0|55:20|56:20*|55:0|55:0|55:20|
|M6|||||39:40*|39:40*|39:40*|0 36:0|38:40*|P r 37:20*|37:20*|36:0|36:0|m 36:20|37:20*|36:0|36:0|36:20|
|VIA6||||||||58:40*|1 58:40*|58:40*|o 58:40*|56:0|57:40*|a 56:20|t 57:40*|56:0|56:20|56:20|
|M7||||||||39:40*|2 39:40*|39:40*|m 39:40*|37:0|38:40*|37:20|i o 38:40*|37:0|37:20|37:20|
|VIA7||||||||||||o 58:40*|58:40*|58:40*|58:40*|n 57:40|57:40|57:40|
|M8||||||||||||t i 39:40*|39:40*|39:40*|39:40*|38:40|38:40|38:40|
|VIA8|||||||||||||n o|||58:40|58:40|58:40|
|M9||||||||||||||||39:40|39:40|39:40|


###### 2. Re-assign the layers marked with “*” by the appropriate CAD layers to match with the CAD ID for that layer.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 212 of 705
whole or in part without prior written permission of TSMC.


-----

###### Example: For a design with 6M_3x1y1z.  Step 1: Locate the “3x1y1z” column under “1P6M” in the metallization options table above. Delete unused metal and via layers: (54;0), (35; 0), (55;0),(36;0),(56;0),(37;0), (55;20) (36;20), (57;40) and (38;40) . Step 2: Re-assign CAD ID for the layers denoted with “*”, from (56;20), (37;20), (58;40) and (39;40), respectively, to (54;20), (35:20), (55:40) and (36:40) to match with your metallization scheme.

 4.5.42.1.2 Metallization Options Using My as the Top Metal


###### 1. Start with “N65_SR_topMy .gds” sample gds file. Select the metallization layers from the table below based on the target metallization scheme. Delete from the sample gds any metal and via layers that are not listed in the column.

 Metallization Options using My as Top Metal Meta 1P3M 1P4M 1P5M 1P6M 1P7M 1P8M 1P9M lSchem 1x1y 2x1y 3x1y 2x2y 4x1y 3x2y 5x1y 4x2y 6x1y 5x2y 6x2y

M1 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0 31:0
VIA1 51:0 51:0 51:0 51:0 51:0 51:0 51:0 51:0 51:0 51:0 51:0
M2 32:0 32:0 32:0 32:0 32:0 32:0 32:0 32:0 32:0 32:0 32:0
VIA2 58:20* 52:0 52:0 52:0 52:0 52:0 52:0 52:0 52:0 52:0 52:0
M3 39:20* 33:0 33:0 33:0 33:0 33:0 33:0 33:0 33:0 33:0 33:0
VIA3 58:20* 53:0 57:20* 53:0 53:0 53:0 53:0 53:0 53:0 53:0
M4 39:20* 34:0 38:20* 34:0 34:0 34:0 34:0 34:0 34:0 34:0
VIA4 58:20* 58:20* 54:0 57:20* 54:0 54:0 54:0 54:0 54:0
M5 39:20* 39:20* 35:0 38:20* 35:0 35:0 35:0 35:0 35:0
VIA5 58:20* 58:20* 55:0 57:20* 55:0 55:0 55:0
M6 39:20* 39:20* 36:0 38:20* 36:0 36:0 36:0
VIA6 58:20* 58:20* 56:0 57:20* 56:0
M7 39:20* 39:20* 37:0 38:20* 37:0
VIA7 58:20* 58:20* 57:20
M8 39:20* 39:20* 38:20
VIA8 58:20
M9 39:20

###### 2. Re-assign the layers marked with “*” by the appropriate CAD layers to match with the CAD ID for that layer.
 Example: For a design with 6M_3x2y.  Step 1: Locate the “3x2y” column under “1P6M” in the metallization options table above. Delete unused metal and via layers: (54;0), (35; 0), (55;0) (36;0), (56;0) and (37;0). Step 2: Re-assign CAD ID for the layers denoted with “*”, from (57;20), (38;20), (58;20) and (39;20), respectively, to (54;20), (35;20), (55;20) and (36;20) to match with your metallization scheme.

|h|T Metallization Options using My as Top Metal|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|
|---|---|---|---|---|---|---|---|---|---|---|---|
|Meta lSchem|a 1P3M|1P4M|S 1P5M||1P6M||1P7M||1P8M||1P9M|
||n 1x1y|2x1y|3x1y|M 2x2y|4x1y|3x2y|5x1y|4x2y|6x1y|5x2y|6x2y|
|M1|g 31:0|31:0|31:0|31:0|C 31:0|31:0|31:0|31:0|31:0|31:0|31:0|
|VIA1|51:0|h 51:0|51:0|51:0|51:0|51:0|51:0|51:0|51:0|51:0|51:0|
|M2|32:0|a 32:0|32:0|32:0|C 32:0|32:0|32:0|32:0|32:0|32:0|32:0|
|VIA2|58:20*|i 52:0|52:0|52:0|52:0|o 52:0|52:0|52:0|52:0|52:0|52:0|
|M3|39:20*|33:0|I 33:0|33:0|33:0|n 33:0|33:0|33:0|33:0|33:0|33:0|
|VIA3||58:20*|C 53:0|57:20*|53:0|f 53:0|53:0|53:0|53:0|53:0|53:0|
|M4||39:20*|34:0|T 38:20*|34:0|34:0|i d 34:0|34:0|34:0|34:0|34:0|
|VIA4|||58:20*|e 58:20*|54:0|57:20*|e 54:0|54:0|54:0|54:0|54:0|
|M5|||39:20*|39:20*|c 35:0|1 38:20*|35:0|n 35:0|35:0|35:0|35:0|
|VIA5|||||h 58:20*|2 58:20*|55:0|t 57:20*|55:0|55:0|55:0|
|M6|||||. 39:20*|39:20*|8 36:0|i a 38:20*|36:0|36:0|36:0|
|VIA6||||1||&|5 7 58:20*|58:20*|l 56:0|57:20*|56:0|
|M7||||0|/|I|39:20*|2 39:20*|I 37:0|38:20*|37:0|
|VIA7|||||0|n||3|n 58:20*|f 58:20*|57:20|
|M8|||||9||d||39:20*|o 39:20*|38:20|
|VIA8||||||/|.|||r|58:20|
|M9||||||0 2||P|||m 39:20|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 213 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.42.1.3 Metallization Options Using Mr as the Top Metal

 1. Start with “N65_SR_1P9M6X2R_20061120_C.gds” sample gds file. Select the metallization layers from the table below based on the target metallization scheme. Delete from the sample gds any metal and via layers that are not listed in the column.

|Col1|Metallization Options using Mr as Top Metal|Col3|Col4|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
|Metal Scheme|1P6M|1P7M||1P8M||1P9M|
||4x1r|5x1r|4x2r|6x1r|5x2r|6x2r|
|S M1|31:0|31:0|T 31:0|31:0|31:0|31:0|
|h VIA1|51:0|51:0|51:0|S 51:0|51:0|51:0|
|M2|a n 32:0|32:0|32:0|M 32:0|32:0|32:0|
|VIA2|g 52:0|52:0|52:0|52:0|C 52:0|52:0|
|M3|33:0|h 33:0|33:0|33:0|33:0|33:0|
|VIA3|53:0|a i 53:0|53:0|53:0|C 53:0|53:0|
|M4|34:0|34:0|I 34:0|34:0|34:0|o n 34:0|
|VIA4|54:0|54:0|C 54:0|54:0|54:0|f 54:0|
|M5|35:0|35:0|35:0|T 35:0|35:0|35:0|
|VIA5|58:80*|55:0|57:80*|e 55:0|55:0|1 55:0|
|M6|39:80*|36:0|38:80*|c 36:0|h 36:0|2 36:0|
|VIA6||58:80*|58:80*|56:0|. 57:80*|56:0|
|M7||39:80*|39:80*|1 37:0|38:80*|& 37:0|
|VIA7||||0 58:80*|/ 58:80*|I n 57:80|
|M8||||39:80*|0 9 39:80*|38:80|
|VIA8|||||/|58:80|
|M9||||||2 0 39:80|


###### 2. Re-assign the layers marked with “*” by the appropriate CAD layers to match with the CAD ID for that layer.
 Example: For a design with 7M_4x2r.  Step 1: Locate the “4x2r” column under “1P7M” in the metallization options table above. Delete unused metal and via layers: (55;0) (36;0), (56;0) and (37;0). Step 2: Re-assign CAD ID for the layers denoted with “*”, from (57;80), (38;80), (58;80) and (39;80), respectively, to (55;80), (36;80), (56;80) and (37;80) to match with your metallization scheme.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 214 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.43 Chip Corner Stress Relief Pattern (CSR)

Layout Rule
Rule No. Description
(um)
CSR.R.1 If the you requests TSMC to add CSR and seal ring, triangle empty
areas (74 um) at 4 chip corners must be reserved and no layout is
allowed inside, as shown in Fig.1a

###### Warning: Violation of this rule may result in serious layout mistake thus the 
 corrections of many masks may be required! Please jobview the mask data after adding CSR and seal ring by tsmc.

|Rule No.|Description|Col3|Col4|Col5|Layout Rule (um)|Col7|
|---|---|---|---|---|---|---|
|CSR.R.1|If the you requests TSMC to add CSR and seal ring, triangle empty areas (74 um) at 4 chip corners must be reserved and no layout is allowed inside, as shown in Fig.1a||||||
|Warning: Violation of this rule may result in serious layout mistake thus the corrections of many masks may be required! Please jobview S the mask data after adding CSR and seal ring by tsmc. T h S a M 7744 uumm n eemmppttyy aarreeaa CChhiipp ccoorrnneerr g C h C a CCSSRR iinn 44 cchhiipp i o 7744 uumm I n ccoorrnneerrss C eemmppttyy aarreeaa f i T d e e 1 FFiigg..11aa c n 2 h t 8 i . a 5 Warning: A “L-Slot” is an alignment mark structure for the purpose of laser 1 & l 7 0 repair alignment. L-slot is an L-shape opening at the top metal level . / I n 2 I n|||||||
|CSR.R.2||0 3 f d 9 The CSR structure must include M9/M8 (top metal), VIA8/VIA7 (top / . via), M7, VIA6…VIA1, M1, CO, PP, OD layers. 2 P CSR is a fence type formed by crossed 2.5 µm metals with CO/Via 0 located at the metal crossing, except M9. The CSR patterns are fully r covered by a solid M9, as shown in Fig.2b. Therefore, fully 1 o overlapped vias and metals of all levels (except top vias) are formed.|m r o|a|||
|CSR.S.1||2 CO space|A1|t i ≥||0.36|
|CSR.EN.1||m CO enclosure by metal [crossing area]|B1|≥||o 0.53|
|CSR.S.2||o VIAx space|A2|≥||n 0.35|
|CSR.EN.2||t i VIAx enclosure by metal [crossing area]|B2|≥||0.525|
|CSR.S.3||VIAy space|o A4|≥||0.34|
|CSR.EN.3||VIAy enclosure by metal [crossing area]|n B4|≥||0.61|
|CSR.S.4||VIAz space|A3|≥||0.56|
|CSR.EN.4||VIAz enclosure by metal [crossing area]|B3|C ≥||0.61|
|CSR.S.5||VIAr space|A5|e ≥||0.89|
|CSR.EN.9||VIAr enclosure by metal [crossing area]|B5|≥||n 0.345|
|CSR.R.3||(CO/VIAx, VIAy, VIAz/Viar) number at metal crossing area|D|=||t (16, 9,4)|
|CSR.W.1||Width of L-slot|a|=||e r 10|
|CSR.L.1||Minimum length of L-slot|b|≥||20|
|||Maximum length of L-slot||≤||25|
|CSR.EN.5||Top metal enclosure of L-slot [in the direction of the L-slot length] (Except WLCSP sealring region)|c|≥||4|
|||||≤||8|
|CSR.EN.5.1||Top metal enclosure of L-slot [in the direction of the L-slot length] for WLCSP|c|≥||5|
|||||≤||9|
|CSR.EN.6||Top metal enclosure of L-slot [perpendicular to the direction of the|c’|≥||28|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 215 of 705
whole or in part without prior written permission of TSMC.


-----

0.52/0.47/0.58/0.3
CSR.EN.7 Metal enclosure of (VIAx/VIAy/VIAz/VIAr) around L-slot f ≥
45
CSR.EN.8 Mx/inter My enclosure by MT around the L-slot g ≥ 0.25

###### Remark: Chip corner stress relief pattern and seal ring structures are based on 1P9M process: 
 *CSRDMY is a dummy layer aligned to the boundary of stress relief pattern in region I for DRC. Please refer to Fig. 1.b in the next page. *Square CO/Via must follow each layer’s width rule. *For more than 2 top metal layers (My/Mz/Mr) with generic top metal thickness, the Via (Vy-1/Vz-1/Vr-1) below the thick metal (My/Mz/Mr) must follow CSR.S.3/4/5, CSR.EN.3/4/5, and other VIA7/VIA8 rules. *Please be careful with the non-generic logical operation, CAD bias, and shrinkage effects on the drawn dimensions of stress relief pattern and seal ring.
 For flip-chip product, CBD (mask code 107) layout is same as CB.
 * Do not draw UBM (mask code 020) layout on chip corner stress relief pattern, seal ring and assembly isolation. No UBM metal is left on these regions.
 * Please draw AP (mask 307) on seal ring as shown in next 3 pages.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 216 of 705
whole or in part without prior written permission of TSMC.

|tsmc|c Confidential – Do Not Copy Docume Version|ent No. :   :|T-N65 2.1|5-CL-DR-001|
|---|---|---|---|---|
||L-slot length] (Except WLCSP sealring region)||≤|29|
|CSR.EN.6.1|Metal layers of sealring corners can only exist isosceles triangle for WLCSP sealring region. An empty isosceles triangle area must exist butted to the WLCSP sealring outside corner.||||
||Minimum length of isosceles triangle|c’|≥|19|
||Maximum length of isosceles triangle||≤|20|
|CSR.W.2|Width of 45-degree corner of L-slot|d|≥|6|
||||≤|10|
|CSR.W.3|Width of Via ring (VIAx/VIAy/VIAz/VIAr) around CSR pattern and L- slot|e|=|0.1/0.2/0.36/0.29|
|CSR.EN.7|Metal enclosure of (VIAx/VIAy/VIAz/VIAr) around L-slot|f|≥|0.52/0.47/0.58/0.3 45|
|S CSR.EN.8|Mx/inter My enclosure by MT around the L-slot|g|≥|0.25|


-----

###### Chip Corner Stress Relief pattern
 Chip corner stress relief pattern can reduce the impact of damage induced by thermal stress during packaging and field application. Please refer to region I in Fig. 1 as an example.


10

###### Chip edge

 B1, B2


triangle empty area
74 um

ⅠⅠⅠⅠⅠⅠⅠⅠⅠⅠⅠⅠⅠ

10

10

Assembly Isolation
10 um


###### Chip corner

 CSRDMY


80.8


2 um seal ring extend on
CSR region


Fig. 1.b, the shape of seal ring and CSR

Within the region I, user must add dummy pattern for Chip CornerWithin the region I, user must add dummy pattern for Chip CornerWithin the region I, user must add dummy pattern for Chip CornerWithin the region I, user must add dummy pattern for Chip CornerStress Relief


###### A1, A2


###### A4


###### A3, A5

 2.5 um
 B3, B5

 D=4 forVIAz/VIAr


###### D=16 for CO/VIAx


###### D=9 forVIAy


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 217 of 705
whole or in part without prior written permission of TSMC.


-----

###### Chip Corner Stress Relief Pattern (Fig. 2) Top View Fig. 2a M9 Layout Fig. 2b

 M9M9M9

 bbb
 ccc
 aaa

d

###### d

b

###### b

c’

###### c’

 CO/Viax/Viay/Viaz/Viar layout in L-Mark area Fig.2c.

|Col1|Col2|Col3|Col4|Col5|M|Col7|
|---|---|---|---|---|---|---|
||h||||||

|cccc aaaa dd dd bb bb cc’’ cc’’ n f|Col2|
|---|---|
|f n||


###### M9M9M9

 bbb
 ccc
 aaa

d

###### d

b

###### b

c’

###### c’


###### Viaz/Viar

 g f

 Mx/My


###### CO/Viax

 g f

 Mx/My MT


###### Viay


###### e
 f e

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 218 of 705
whole or in part without prior written permission of TSMC.


###### g

 MxMy MT
 g
 f

 e

 f e


###### g f

 Mx/My MT g

 e

 f e


-----

###### Chip Corner Stress Relief Pattern for WLCSP:

 M9M9M9M9M9

 bbbbb
 ccccc
 aaaaa

d

###### bbb d
 b

cccc

###### cc

 cc’ 

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 219 of 705
whole or in part without prior written permission of TSMC.


###### M9M9M9M9M9

 bbbbb
 ccccc
 aaaaa

d

###### bbb d
 b

cccc

###### cc


-----

###### 4.5.44 Seal Ring Layout Rules Please follow exactly the schematic diagram below (as in the GDS example) for seal-ring layout. Now, DRC cannot fully check these dimensions. If you do not use these dimensions as below, please consult with TSMC. In the following Figure, the 10 µm measure for assembly isolation is for reference only. Assembly isolation depends on the capability of assembly house. If seal ring is added by TSMC, TSMC will add assembly isolation and seal-ring structure at the same time. Al pad (AP)/Polyimide (PM) can be generated by logic operation only for non-flip-chip product.
 Rule No. Description Rule

Width of Assembly isolation
Only M1~Mtop and CDU allowed in assembly isolation region.

[For non-WLCSP seal ring]
(1) Connect circuit to seal ring through M1~Mtop if needed.
(2) Connect circuit to seal ring through AP is not allowed.

SR.S.1 ≥ 10

[For WLCSP seal ring]
(1) Connect circuit to seal ring through M1~Mtop if needed.
(2) For connecting circuit to seal ring through AP, it is only allowed
connecting to the most inner seal ring (AP overlaps with CB2 is not allowed).

SR.R.1 SEALRING layer is a must if either you add sealring by themselves, or metal
fuse is used.

SR.EN.1 (OD interact seal ring) enclosure of metal with the outer edge of seal ring. ≥≥≥≥ 0.5

CO.W.2 Width of CO bar. CO bar is only allowed in seal ring. = 0.09
CO bar is only allowed in seal ring and fuse protection ring.
SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring)
is a Must to cover CO bar if CO bar is used.

VIAx.W.2 Width of VIAx bar. = 0.1
VIAx bar is only allowed in seal ring and fuse protection ring.
SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring)
is a Must to cover VIAx bar if VIAx bar is used.

VIAy.W.2 Width of VIAy bar. = 0.2
VIAy bar is only allowed in seal ring and fuse protection ring.
SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring)
is a Must to cover VIAy bar if VIAy bar is used.

VIAz.W.2 Width of VIAz bar. = 0.36
VIAz bar is only allowed in seal ring and fuse protection ring.
SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring)
is a Must to cover VIAz bar if VIAz bar is used.

VIAr.W.2 Width of VIAr bar. = 0.29
VIAr bar is only allowed in seal ring and fuse protection ring.
SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring)
is a Must to cover VIAr bar if VIAr bar is used.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 220 of 705
whole or in part without prior written permission of TSMC.

|Rule No.|Description|Col3|Rule|
|---|---|---|---|
|S h a SR.S.1|Width of Assembly isolation T Only M1~Mtop and CDU allowed in assembly isolation region. S [For non-WLCSP seal ring] M n (1) Connect circuit to seal ring through M1~Mtop if needed. (2) Connect circuit to seal ring through AP is not allowed. g C h [For WLCSP seal ring] C a (1) Connect circuit to seal ring through M1~Mtop if needed. i o (2) For connecting circuit to seal ring through AP, it is only allowed I connecting to the most inner seal ring (AP overlaps with CB2 is not allowed).|≥|10|
|SR.R.1|n C f SEALRING layer is a must if either you add sealring by themselves, or metal i fuse is used.|||
|SR.EN.1|T d (OD interact seal ring) enclosure of metal with the outer edge of seal ring.|≥≥≥≥|0.5|
|CO.W.2|e e 1 Width of CO bar. CO bar is only allowed in seal ring. c n 2 CO bar is only allowed in seal ring and fuse protection ring. h t 8 i SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring) . a is a Must to cover CO bar if CO bar is used.|=|0.09|
|VIAx.W.2|5 1 & l 7 Width of VIAx bar. 0 I VIAx bar is only allowed in seal ring and fuse protection ring. / I n 2 n SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring) 0 d 3 f is a Must to cover VIAx bar if VIAx bar is used.|=|0.1|
|VIAy.W.2|9 o / . r Width of VIAy bar. 2 P m VIAy bar is only allowed in seal ring and fuse protection ring. 0 r SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring) 1 o is a Must to cover VIAy bar if VIAy bar is used.|= a|0.2|
|VIAz.W.2|2 m Width of VIAz bar. VIAz bar is only allowed in seal ring and fuse protection ring. o SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring) t is a Must to cover VIAz bar if VIAz bar is used.|t =|i 0.36 o n|
|VIAr.W.2|i o Width of VIAr bar. n VIAr bar is only allowed in seal ring and fuse protection ring. SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring) is a Must to cover VIAr bar if VIAr bar is used.|=|0.29|


-----

###### Cross-sectional view of seal ring

|Col1|Col2|Col3|
|---|---|---|

|Col1|o|Col3|
|---|---|---|

|Col1|Col2|Col3|
|---|---|---|

|CCBB CCBB ooppeenniinngg aatt 44 ccoorrnneerrss rruunn 9900ºº,, tthhee SSeeaall RRiinngg ((ttoo oouutteerr eeddggee T AAPP S CCBB22 11 µµµµµµµµmm 22 µµµµµµµµmm DDuuaall PPaassssiivvaattiioonn M CCBB11 22 µµµµµµµµmm|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Col19|Col20|Col21|Col22|Col23|Col24|Col25|Col26|Col27|Col28|Col29|Col30|Col31|Col32|Col33|Col34|Col35|Col36|Col37|Col38|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
||||||||DDuuaall PPaassssiivvaattiioonn CCBB11|||||||||||||||||||||||||||||||
|h MM99||||||C||||||||||||||||||||||||||||||||
|a VV88|||||C SSqquuaarree VVIIAA|||||||||||||||||||||||||||||||||
|MM88|I i|||||n o||||||||||||||||||||||||||||||||
|VV77|||C||f LLiinnee VVIIAA i|||||||||||||||||||||||||||||||||
|MM77|T VV66|||||||d||||||||||||||||||||||||||||||
|VV66|||||e|||||e||||||||||||||||||||||||||||
|MM66||||||1 c||n||||||||||||||||||||||||||||||
|VV55|||||2 h||||||||||t|||||||||||||||||||||||
|8 i . a 5 MM55VV44 1 l VV44||||||||a i||||||||||||||||||||||||||||||
||||||||||5||||||||||l|||||||||||||||||||
|MM44|VV33|||||& 0||I 7||||||||||||||||||||||||||||||
|VV33|||||n I /||||||||2||||||||||n|||||||||||||||
|MM33|VV22|||||0||f 3||||||||||||||||||||||||||||||
|VV22|||||d 9||||.|||||||||||||||||||o||||||||||
|MM22||||||2 /||r||||||||||||||||||||||||||||||
|VV11|||||0||||||P||||||||||||||||||||||m|||||
|MM11||||||1||a r||||||||||||||||||||||||||||||
|o 2 t m CCOO o||||||||||||||||||||||||||||||||||||||


###### 0.5 0.5 µµµµµµµµm


###### CB
 CB opening at 4 chip corners run 90º, not along the Seal Ring (top view)

 outer edge

 CB2
 2 2 µµµµµµµµm
 Dual Passivation CB1
 22 µµµµ µµµµm

 Square VIA

 Line VIA

 2 2 µµµµµµµµm 2.5 2.5 µµµµµµµµm 5 5 µµµµµµµµm


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 221 of 705
whole or in part without prior written permission of TSMC.


-----

###### Cross-sectional view of WLCSP seal ring 

 outer edge

 outer edge AP & CB


###### AP & CB


###### 0.5um


###### 2um 2.5um 5um

|oouutteerr eeddggee rr ee AAPP && CCBB T S M n CCBB22 g C h AAAAAAAAPPPPPPPP C a 11uumm 22uumm 22uumm 11111111 mmmmmmuumm 11uumm|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Col19|Col20|Col21|Col22|Col23|Col24|Col25|Col26|Col27|Col28|Col29|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|g h 11uumm|||||||||||||||||||||||||||||
|i o DDDDuuuuaaaallll I n DDDDuuuuaaaallll PPaassssiivvaattiioonn CCBB//CCBBDD C 22uumm|||||||||||||||||||||||||||||
|f i T d MM99 e e 1 VV88 SSSSqqqquuuuaaaarrrreeee VVVVIIIIAAAA c 2 n h t 8 i MM88 . a 5 1 & l LLiinnee VVIIAA 7 VV77 0 I MM77 / I n 2 n 0 3 f d VV66 9 o MM66 / . r 2 P VVVV5555 0 MM55 r 1 o VV44 2 m MM44 VV33 o MM33 t i VV22 o MMMMMMMM22222222 n VVVVVV111111 MMMM1111 CCCCCCCCOOOOOOOO 55uumm|d i f||||||||||||||||||||||||||||
||||e||||||||||||||||||||||||||
||i t n 8 2||||||||||||||||||||||||||||
||||5||||||||||||l a||||||||||||||
||I 7 I||||||||||||||||||||||||||||
||||n|||||||2|||3|||||||||n|||||||
||o f d||||||||||||||||||||||||||||
|||||||.|||||||||||||||||||||r||
||P||||||||||||||||||||||||||||
|||0|||||||||r||||||||||||||||||
||o 1||||||||||||||||||||||||||||
||||||2|||||||||||m|||||||||||||
||o||||||||||||||||||||||||||||
|||||||||||||||||||||||t|||||||
||o i||||||||||||||||||||||||||||
||||||||||||||||||||||||||||n||
||||||||||||||||||||||||||||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 222 of 705
whole or in part without prior written permission of TSMC.


-----

###### Top view of seal ring

 2 um 2.5 um 5 um


###### Assembly isolation


###### CO/VIAx

 Cad Layer 162 (Seal Ring)


###### C C
 D (Adjacent via array)

|Col1|Col2|Col3|
|---|---|---|


###### C


###### Cad Layer 162 (Seal Ring)


###### A A E


###### D
 (Seal Ring)
 (Adjacent via
 A A
 array) F


###### VIAz


###### B

 C


###### D
Adjacent via array)


###### C


###### C

 C

|TSM ghai A A 62 g) A A 62 g)|Col2|
|---|---|
|i EE I C||
||C|

|1|a i t n e 5 d 8 i f 2|Col3|
|---|---|---|


###### Cad Layer 162 (Seal Ring)


###### Cad Layer 162
 D           D           C (Seal Ring) (Adjacent via array)
 A A A BBB A
 F
 E


###### B


###### C


###### VIAy

 Cad Layer 162 (Seal Ring)


###### B B

 C


###### B


###### B


###### D (Adjacent via array)

 D Cad Layer 162
 C
 (Adjacent via array) (Seal Ring)

|A A A A|Col2|
|---|---|
|EE||
|||

|0|o i t o m o r 2 1|Col3|
|---|---|---|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 223 of 705
whole or in part without prior written permission of TSMC.


-----

###### A A A A
 F
 E

 B B


###### VIAy

 Cad Layer 162 (Seal Ring)


###### C C

 B


###### D (Adjacent via array)

 C Cad Layer 162 (Seal Ring)

|A A A A|Col2|
|---|---|
|EE||
|||

|Shang (Seal Ring) (Seal Ring)|TSMC|Col3|C|C C|Col6|(Seal Ring (Seal Ring|g) g)|Col9|
|---|---|---|---|---|---|---|---|---|
|g h Layer|C Width||A|B|C|D|E|F|
||Bar|square|||||||
|a CO|i 0.09|0.09|C 0.275|0.18|0.36|0.135|1.27|4.27|
|VIAx (VIA1~VIA6)|I 0.1|0.1|o n 0.27|0.175|0.35|0.125|1.26|4.26|
|VIAy (VIA2~VIA8)|C 0.2|0.2|f 0.22|0.17|0.34|0.34|1.16|4.16|
|VIAz (VIA2~VIA8)|0.36|T 0.36|0.14|i d 0.27|0.54|0.54|1|4|
|VIAr (VIA5~VIA8)|0.29|e 0.46|1 0.21|e 0.445|0.89|0.89|0.83|4|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 224 of 705
whole or in part without prior written permission of TSMC.


-----

###### For other layers:
 : Digitized area is clear on mask. : Digitized area is dark on mask.

 Assembly isolation Seal
Ring

Layer Scribe line tone

###### 10μm 10μm

DNW (119) D
OD (120) D
PW1V (191) D
NW1V (192) D
PW2V(193) D
NW2V (194) D
VTC_N(112) D
OD2 (152) C
Poly (130) C
N1V (114) D
P1V (113) D
N2V (116) D
P2V (115) D
NP (198) D
PP (197) D
ESD (111) D
RPO (155) D
CO (156) D
M1 (360) D
VIA1 (378) D

###### From CO to CB, VIA2 (379)M2 (380) DD

M3 (381) D
VIA3 (373) D

###### please follow above M4 (384) D

VIA4 (374) D

###### rules M5 (385) D

VIA5 (375) D

###### . M6 (386) D

VIA6 (376) D
M7 (387) D
VIA7 (377) D
M8 (388) D
VIA8 (372) D
M9(389) D
CB (107) (306) D

###### 5μ m AP (307) (309) C

FUSE (30A) D
PM (009) D
VTH_P(127) D
VTH_N(128) D
VTL_P(117) D
VTL_N(118) D
PW1V_DCO (195) D
NW1V_DCO (19E) D

OD3 (153) C
N1V_DCO (106) D
P1V_DCO (105) D

Window edge
Chip edge

|ssembly isola|Seal  ation|
|---|---|
|10μm|Ring 10μm|
|g|T S M C C o n C f i T d From CO to CB, e e 1 c n please follow above 2 h t 8 i . a rules 5 1 & 7 . 0 I 2 / n 0 3 d 9 / . 2 P 0 r 1 o 5μ m 2|
|I i a h||
|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 225 of 705
whole or in part without prior written permission of TSMC.


-----

###### For WLCSP layers:

 : Digitized area is clear on mask. : Digitized area is dark on mask.


###### Assembly isolation Seal
 10μm 10μm Ring


Layer Scribeline tone
Cu_PPI (064) D

PM1 (074) D
PM2 (075) D
PBO1 (077) C
PBO2 (083) C
UBM-CSP (033) D
UBM (020) C

|1100μμmm|1100μμmm RRiinngg T S|
|---|---|


Chip edge Window edge

###### Remark: Please refer the layout of PM to draw PM1.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 226 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.45 Sealring CDU (Critical Dimension Uniformity) Rules
 1. CD uniformity: It is required that you add a CDU pattern in a 10 µm assembly isolation beside a seal ring. The CDU must include OD/Poly/CO/M1/NP with isolated/dense pitches for different proximity monitoring. If you request that TSMC add a chip corner stress relief pattern and seal ring, TSMC will add CDU. 2. Customer-added CDU: If you add the stress relief pattern, seal ring, and CDU by yourself, you need to know the following:
 • GDS example: same as seal-ring GDS



###### • You need a dummy layer CDUDMY (CAD layer:165) to align to the CDU cell edge.
 • The DRC will only check the CDU rules in the 2 following rules.

|hang • Th|SMC ang he DRC will only check the CDU rules in the 2 following rules.|
|---|---|
|Rule No.|n Description|
|CDU.R.1|g C CDUDMY must be inside the assembly isolation, beside the seal ring.|
|CDU.R.2|h C OD/Poly/CO/M1/NP must be inside the CDUDMY.|


###### 3. CDU Clearance: The assembly isolation must be equal to, or greater than, 10 µm. If the assembly isolation is less than 10 µm, the space is not enough for CDU. Example: A CDU cell that is 5.6 µm wide is placed in a chip from the left to the right and from the bottom to the top. This occurs every 2000 µm. The space from the left-bottom edge to the short edge of the first CDU cell is 200 µm. The space from the short edge of the last CDU cell to the top-right edge is greater than, or equal to 200 µm and less than 2200 µm. The space from the CDU long edge to the seal ring inner edge is 2.2 µm. 

≥≥≥≥ 200 & <2200 ≥≥≥≥≥≥≥≥ 200 & <2200


2.2

|CCDDUU|Col2|
|---|---|


2.2

|Col1|o|
|---|---|


200


≥≥≥≥ 200 & <2200


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 227 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.46 Antenna Effect Prevention (A) Layout Rules
 A protection OD means diode, STRAP, source, drain and so on.


A.R.7 Drawn ratio of cumulative via area (from Via1 to Via8) to the active poly ≤ OD area x 210 + 900, for cumulative
gate area with a protection OD layers

A.R.8 Drawn ratio of the cumulative metal top area (from M1 to Last Matal-1) ≤ OD area x 456 + 43000, for
to the active poly gate area with a protection OD cumulative layers

≤ OD area x 8000 + 50000, for last
metal alone

Drawn ratio of RV area to the active poly gate area, when a protection
A.R.12 OD with an area larger than, or equal to, 0.06 µm2 (0.2 µm X 0.3 µm) is ≤ OD area x 83 + 400
used

Drawn ratio of AP-MD sidewall area to the active poly gate area, when
A.R.13 a protection OD with an area larger than, or equal to, 0.06 µm2 (0.2 µm ≤ OD area x 8000 + 30000
X 0.3 µm) is used

Table Notes:
###### 1. It is recommended to have OD connection to the poly gate through metal lines for all devices. 2. All N+ OD and P+ OD areas connected to metal or via do contribute to the OD area. (Including source or drain diffusion of MOSFET and Strap areas) 3. If a large OD is needed, it is recommended to have one big diffusion area with multiple contacts. Avoid covering the entire diode area with metal. 4. Gate poly thickness is 1000 angstrom (Å) for both core and I/O gates. 5. For all of the protection ODs in the same net, if the summation of their areas is larger than 0.06 µm[2], they can be treated as effective protection ODs against plasma charging. 6. In order to avoid the antenna ratio mismatch between the paired devices, metal lines need to be as symmetry as possible. 7. The transistors in mismatch sensitive configurations shall be tied to an active region by M1 to prevent process- induced damage.

|Rule No.|Description|Col3|Ratio|Col5|
|---|---|---|---|---|
||Prevention without protection OD (A.R.1~6, 10,11)||In OD2 (GATE AND OD2)|Not in OD2 (GATE NOT OD2)|
|A.R.1|Drawn ratio of the poly top area to the active poly gate area that is connected directly to it|≤|250|250|
|A.R.2 S|Drawn ratio of the poly sidewall area to the active poly gate area that is connected directly to it|≤|500|500|
|h A.R.3|T S Drawn ratio of the poly contact area to the active poly gate area that is a connected directly to it|≤|10|10|
|A.R.4|M n Single-layer drawn ratio of a via area to the active poly gate area that is g C connected directly to it|≤|20|20|
|A.R.6|h C Ratio of cumulative metal top area (from M1 to M9) to an active poly a gate area i o|≤|1000 (1.8V IO) 5000(except 1.8V IO)|5000|
|A.R.9|I n C Ratio of cumulative via area (from V1 to V8) to an active poly gate area f|≤|50||
|A.R.10|i T d Drawn ratio of RV area to the active poly gate area that is connected directly to it|≤|20|200|
|A.R.11|e e 1 c n Drawn ratio of AP-MD sidewall area to the active poly gate area that is 2 t connected directly to it|≤|1000|2000|
||h 8 i . Prevention with protection OD (A.R.7~8, 12, 13)||||
|A.R.7|a 5 1 & l Drawn ratio of cumulative via area (from Via1 to Via8) to the active poly 0 7 I gate area with a protection OD I|≤|OD area x 210 + 900, for cumulative layers||
|A.R.8|2 / n 0 3 Drawn ratio of the cumulative metal top area (from M1 to Last Matal-1) d 9 to the active poly gate area with a protection OD / . 2 P|n ≤|OD area x 456 + 43000, for f cumulative layers||
|||≤|o r OD area x 8000 + 50000, for last m metal alone||
|A.R.12|0 r 1 o Drawn ratio of RV area to the active poly gate area, when a protection 2 OD with an area larger than, or equal to, 0.06 µm2 (0.2 µm X 0.3 µm) is m used|≤|a t OD area x 83 + 400 i||
|A.R.13|o Drawn ratio of AP-MD sidewall area to the active poly gate area, when a protection OD with an area larger than, or equal to, 0.06 µm2 (0.2 µm X 0.3 µm) is used|t ≤|o n OD area x 8000 + 30000 i||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 228 of 705
whole or in part without prior written permission of TSMC.


-----

###### 8. When an error is detected at DRC, antenna ratio can be reduced by the following suggestion; connect the node to a protection OD, connect the gate to the highest metal level as close to the gate as possible, or connect the node to the output of the driver with a lower metal level. 9. DRC implementation for calculations of metal to gate area ratio in cumulative antenna rules,
 • “Cumulated Ratio” of A.R.4 and A.R.6 rules is defined as: Area(Mx(n))/Area(GATE(n)) + Area(Mx-1(n-1))/Area(GATE(n-1)) + ... + Area(M1(1))/Area(GATE(1)) � Where GATE(n) is the total GATE area in a particular net constructed by the increment connections up to current n[th ]stage. � Mx(n) is the whole area of metal x (x = 1~ top) in the same net.
 • Definition of the protection OD for antenna rules: Total area of (OD NOT POLY) INTERACT CONTACT on the same net 10. Failure Criterion

 • Tailing percentage of 20% changes in gate current in Log-normal distribution (which is expressed with the following equation) is less than 5%.


###### Ig(n) − Ig(n − 1) ∆Ig (%) ≡ ×100% Ig(n −1)

 4.5.46.1 Poly Antenna Ratio


###### The definition of the poly top area antenna ratio for each layer is: ratio = (Lp x Ld + Lpe x Wpe) / (Wd x Ld) The definition of the poly sidewall area antenna ratio for each layer is: ratio = 2 x [(Lpe +Wpe + Lp ) x t ] / (Wd x Ld) Lp: length of field poly connected to gate Wp: width of field poly connected to gate Lpe: length of field poly extension connected to gate Wpe: width of field poly extension connected to gate t: poly thickness Wd: transistor channel width Ld:  transistor channel length
 4.5.46.2 M1-M9 Antenn Ratio
 The definition of the M1-M9 antenna ratio for each layer is: ratio = (Wm x Lm ) / (Wd x Ld) Lm: length of metal line connected to gate Wm: width of metal line connected to gate Wd: transistor channel width Ld: transistor channel length


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 229 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.46.3 CO Via1 – Via8 Antenna Ratio
 The definition of CO, VIA1-VIA7 antenna ratio is: ratio = {total contact (via) area}/ Wd x Ld Wd:  transistor channel width Ld:  transistor channel length


###### Wm

 Wpe

 t

 Wd

 STI

 4.5.46.4 AP-MD Antenna Ratio


###### Ld


###### The definition of the AP-MD antenna ratio is: ratio = 2 x [(Wm + Lm ) x t1] / (Wd x Ld) Lm: length of metal line connected to gate Wm: width of metal line connected to gate t1:  thickness of metal line connected to gate Wd: transistor channel width Ld: transistor channel length

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 230 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.5.46.5 RV (Passivation-1 VIA Hole) Antenna Ratio
 The definition of RV antenna ratio is: ratio = {total RV area}/ Wd x Ld Wd:  transistor channel width Ld:  transistor channel length


t1

Wm


Ld

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 231 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.6 CMN65 (Mixed Signal, RF) Layout Rules and Guidelines

 4.6.1 Capacitor Top Metal (CTM) Layout Rules (Mask ID: 182)


###### The MiM capacitance is defined by the CTM and CBM area. Individual CTM or CBM (i.e, dummy CTM or CBM) is not allowed. It is important to define the correct CAD layer name for the different capacitor application in the following table.

CTMDMY 148;0 Dummy marker layer for MIM capacitor. Use for DRC. Its size is equal to CBM layer sizes up +10
µm per side.
CTMDMY 148;110 Dummy marker layer for MIM capacitor 1.0fF/um[2]. Use for DRC. Its size is equal to CBM layer
sizes up +10 µm per side.
CTMDMY 148;115 Dummy marker layer for MIM capacitor 1.5fF/um[2]. Use for DRC. Its size is equal to CBM layer
sizes up +10 µm per side.
CTMDMY 148;120 Dummy marker layer for MIM capacitor 2.0fF/um[2]. Use for DRC. Its size is equal to CBM layer
sizes up+10 µm per side.

Rule No. Description Label Rule

CTM.W.1 Width A ≥ 2
CTM.W.2 Maximum length and width A1 ≤ 100
For example, 10 µm x 101 µm CTM is not allowed.

CTM.S.1 Space B ≥ 0.8
CTM.EN.1 Enclosure by CBM (CTM must be fully inside CBM). E ≥ 0.4
CTM.R.1 The different unit capacitance can’t co-exist on same product.
CTM.R.2 It is prohibitive to have My, VIAy, Mr, and VIAr in your MIM design.
CTM.R.3* CTM/ CBM are not allowed in N55 technology. DRC will flag CTM layer.

###### *: The MIM capacitance is not offered N55 generation.

|h a CTMDMY|148;0|S Dummy marker layer for MIM capacitor. Use for DRC. Its size is equal to CBM layer sizes up +10 µm per side.|
|---|---|---|
|CTMDMY|n 148;110 g|M Dummy marker layer for MIM capacitor 1.0fF/um2. Use for DRC. Its size is equal to CBM layer sizes up +10 µm per side.|
|CTMDMY|h 148;115|C Dummy marker layer for MIM capacitor 1.5fF/um2. Use for DRC. Its size is equal to CBM layer sizes up +10 µm per side.|
|CTMDMY|148;120|C a Dummy marker layer for MIM capacitor 2.0fF/um2. Use for DRC. Its size is equal to CBM layer i o sizes up+10 µm per side.|

|CTMDMY 148|Confid hai IC T 8;120 Dummy marker layer for MIM capacitor 2.0fF/um2. Use for DRC. Its sizes up+10 µm per side.|size is equ|ual to|CBM layer|
|---|---|---|---|---|
|Rule No.|i Description|Label||Rule|
|CTM.W.1|T d e Width|A|≥|2|
|CTM.W.2|e 1 c n Maximum length and width 2 t For example, 10 µm x 101 µm CTM is not allowed.|A1|≤|100|
|CTM.S.1|h 8 i . Space|B|≥|0.8|
|CTM.EN.1|a 5 1 l Enclosure by CBM (CTM must be fully inside CBM).|E|≥|0.4|
|CTM.R.1|& 7 0 I The different unit capacitance can’t co-exist on same product.||||
|CTM.R.2|/ I n 2 n It is prohibitive to have My, VIAy, Mr, and VIAr in your MIM design.||||
|CTM.R.3*|0 3 f d CTM/ CBM are not allowed in N55 technology. DRC will flag CTM layer.||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 232 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.6.2 Capacitor Bottom Metal (CBM) Layout Rules (Mask ID: 183)
Rule No. Description Label Rule

CBM.W.1 Width C ≥ 2.8
CBM.W.2 Maximum length and width C1 ≤ 210
For example, 10 µm x 211 µm CBM is not allowed.

CBM.S.1 Space (For CTMDMY area ≤ 40,000 µm[2]) D ≥ 2.0
CBM.S.2 Space (For CTMDMY area > 40,000 µm[2]) D1 ≥ 2.6
CBM.S.3 Space to the top Mx F ≥ 0.5
CBM.EN.2 CTMDMY is equal to CBM layer sizing up 10 µm for each side. G = 10
DRC checking layer (CTMDMY, GDS layer 148) is needed to specify the
MIM capacitor region; special Mz or Mu and VIAz/VIAu design rules will
be defined inside this area

CBM.R.1 The top Mx layer (including the top dummy Mx) interacting with CBM is
not allowed.
(Mx pattern density rule check will exclude CTMDMY region; the other
density rules for metal layers must still comply with the Logic Design Rule
Manual)

CBM.R.2g[U] Circuits under MIM are allowed from process point of view. But the
parasitic and signal coupling effects should be considered by designers. It
is recommended to add metal shielding between MIM capacitor and
underneath routing or circuits. One can refer to section 4.6.3 for circuit
under MIM layout options.

Mx.DN.6 It is not allowed to have local density < 15% of all 3 consecutive metal (Mx,
Mx+1 and Mx+2) under ((CBM SIZEING 25) SIZING -25) whose size is >=
200um X 200um

Mx.R.3g[U] It’s recommended to use 1) PDK cell with metal shielding option, 2) Don’t put
a lot of MIM together, 3) To design small MIM region to meet Mx.DN.1 and
Mx.DN.4.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|CBM.W.1|Width|C|≥|2.8|
|CBM.W.2|Maximum length and width For example, 10 µm x 211 µm CBM is not allowed.|C 1|≤|210|
|CBM.S.1|Space (For CTMDMY area ≤ 40,000 µm2)|D|≥|2.0|
|CBM.S.2|Space (For CTMDMY area > 40,000 µm2)|D1|≥|2.6|
|S CBM.S.3|Space to the top Mx|F|≥|0.5|
|h CBM.EN.2 a n|T S CTMDMY is equal to CBM layer sizing up 10 µm for each side. DRC checking layer (CTMDMY, GDS layer 148) is needed to specify the M MIM capacitor region; special Mz or Mu and VIAz/VIAu design rules will be defined inside this area|G|=|10|
|CBM.R.1|g C h The top Mx layer (including the top dummy Mx) interacting with CBM is C not allowed. a (Mx pattern density rule check will exclude CTMDMY region; the other i o density rules for metal layers must still comply with the Logic Design Rule I n Manual)||||
|CBM.R.2gU|C f Circuits under MIM are allowed from process point of view. But the i T d parasitic and signal coupling effects should be considered by designers. It is recommended to add metal shielding between MIM capacitor and e e 1 underneath routing or circuits. One can refer to section 4.6.3 for circuit c n under MIM layout options.||||
|Mx.DN.6|2 h t It is not allowed to have local density < 15% of all 3 consecutive metal (Mx, 8 i . a Mx+1 and Mx+2) under ((CBM SIZEING 25) SIZING -25) whose size is >= 1 5 l 200um X 200um||||
|Mx.R.3gU|& 7 0 I It’s recommended to use 1) PDK cell with metal shielding option, 2) Don’t put / I n 2 n a lot of MIM together, 3) To design small MIM region to meet Mx.DN.1 and 0 3 f Mx.DN.4.||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 233 of 705
whole or in part without prior written permission of TSMC.


-----

###### CTM and CBM

C, CC, CC, CC, C1

CTM

CBM

Top plate metal


F Mx

CBM

CTMDMY layer


CTM


Bottom plate metal

CBM


VIAz


(Mx or DMx) interact
CBM is not allowed

|C Co|Con CTM CTM CTM CTM CTM CTM CTM|Col3|Col4|
|---|---|---|---|
||f n o|||
|i d e 1 c n 2 h t 8 i . CCCCCCCBBBBBBBMMMMMMM|n e d i 1|||
|||||
||||((((MMMMxxxx CCCCBBBB|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 234 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.6.3 MIM Capacitor PDK Guidelines
 The TSMC offered MIM spice model includes both RF and BB (base band) model, the user guideline of the model are shown as following for better product yield, performance to achieve mixed-signal and RF circuit design:  � The offered MIM model has 3T (three terminals) and 2T types. In the 3T case, the terminals are CTM, CBM and ground terminal. In the 2T case, the terminals are CTM and CBM only. � In the 3T case, it offers MIM with metal shielding layers and without metal shielding layers. � The with shield MIM and without shield MIM both include RF and BB models respectively. � In order to keep the offered model accuracy, the model type of MIM device is defined by “start” and “end” layers. Users cannot draw/generate any metal routing or dummy metal into the region between the start and end layer region. The dummy exclusion layers (EXCL) are used in the MIM layout to ensure this region dummy patterns clean. The size of used exclusion layers is equal to the size of CBM region.  The following table is the coverage of tsmc CMN65 for RF SPICE model and PDK offerings


###### MIM combination/ MIM Inductor Coverage Function Spice PDK Process Spice PDK Process 1 Mx+MIM+Mz+Mu (A) O O O O O O 2 Mx+MIM+Mz+Mz (B) O O O O O O 3 Mx+MIM+Mu (C) O O  O O O O 4 Mx+MIM+Mz (D) O O O O O O O : available X : not available (Mx:2.2 KÅ, Mz:9KÅ, Mu:34KÅ) The following is the illustration of model covering range for different MIM type.

|gha The following table is the co|Col2|C C overage of tsmc CMN65 for RF SPIC|Col4|Col5|CE model and PDK offerings|Col7|Col8|
|---|---|---|---|---|---|---|---|
|h a MIM combination/ i Coverage Function||C MIM|||Inductor|||
|||Spice|PDK|Process|Spice|PDK|Process|
|1|I Mx+MIM+Mz+Mu (A)|O|o O|O|O|O|O|
|2|C Mx+MIM+Mz+Mz (B)|O|n f O|O|O|O|O|
|3|Mx+MIM+Mu (C)|O|i O|O|O|O|O|
|4|Mx+MIM+Mz (D)|T O|O|d O|O|O|O|
|e e 1 c n O : available X : not available (Mx:2.2 KÅ, Mz:9KÅ, Mu:34KÅ)||||||||


###### 2T Type-e mimcap_sin CBM CTM
 Mx layer (including dummy Mx) interacting with CBM are not allowed (CBM.R.2). The special attention below are needed for the five MIM model types to enable MS/RF circuit design:  1. Type-a and Type-b allow metal routing under the shielding metal layers.  2. Type-c and type-d do not allow metal routing under Mx region. In the without shield MIM type (type-c and type-d), the substrate can be flexible such as: NW, PW, DNW or NTN. 3. Type-e allows metal routing under the Mx layer. 
 Type-a. In the RF 3T with shield MIM type, the model constructs from shield metal layer (Mx,top-2) to end layer at Mz (1P8M) or Mz (1P9M) or Mu (if Mu used). Under the shield metal layers of MIM, metal routing is allowed, but metal routing above the end layer is not allowed. Type-b. In the BB 3T with shield MIM type, the model constructs from shield inter metal layer (Mx,top-2) to end at CTM layer. Metal routing under the shield metal layers or above the CTM layer is allowed. Type-c. In the RF 3T without shield MIM type, the model constructs from substrate to end layer at Mz (1P9M) or Mz (1P9M) or Mu (if Mu used). Between the start and end layer region, user cannot draw any metal routing or dummy metal to keep model accuracy.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 235 of 705
whole or in part without prior written permission of TSMC.

|1 Model type|Col2|Col3|Col4|. a 5 Spice name l|Model start layer|Model end layer|
|---|---|---|---|---|---|---|
|3T|w/i shield|RF|0 Type-a|& 7 I mimcap_um_sin_rf|I Mx,top-2|Mz or Mu|
|||BB|/ 0 Type-b|2 n 3 NA|n f Mx,top-2|CTM|
||w/o shield|RF|Type-c|d 9 / . mimcap_woum_sin_rf|o Substrate r|Mz or Mu|
|||BB|Type-d|2 P mimcap_sin_3t|m Substrate|CTM|
|2T|||Type-e|0 r 1 o mimcap_sin|a CBM|CTM|


-----

###### Type-d. In the BB 3T without shield MIM type, the model constructs from substrate to end at CTM layer. Between the start and end layer region, user cannot draw any metal routing or dummy metal. Above the CTM layer, the metal routing is allowed. Type-e. In the 2T MIM type, the model constructs from CBM to end at CTM layer. Metal routing under the Mcap-1 layer or above the CTM layer is allowed.

Type-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-aType-a Type-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-bType-b Type-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-cType-c Type-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-dType-d Type-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-eType-e

MIM model typeMIM model type EXCL EXCL EXCL EXCL EXCL EXCL EXCL EXCL EXCL EXCL EXCL EXCL EXCL EXCL EXCL EXCL EXCL EXCL


a b c d e


Mz or UTM

Mz

CTMCTMCTMCTMCTMCTMCTMCTMCTM
CBMCBMCBMCBMCBMCBMCBMCBMCBM

|MMMMMMMMMMMMMMMMzzzzzzzzzzzzzzzz|Col2|Col3|
|---|---|---|
||CCCCCCCCCCCCCCCCTTTTTTTTTTTTTTTTMMMMMMMMMMMMMMMM||
|CCCCCCCCCCCCCCCCBBBBBBBBBBBBBBBBMMMMMMMMMMMMMMMM|||


Mx,top

Shielding
layers


TopMx-2TopMx-2TopMx-2TopMx-2TopMx-2TopMx-2TopMx-2TopMx-2TopMx-2TopMx-2TopMx-2TopMx-2Mx,top-2


Substrate

|Col1|Col2|Col3|
|---|---|---|
||SSSSSSSSSSSSSSSSSTTTTTTTTTTTTTTTTTIIIIIIIIIIIIIIIII||
||RRRRRRRRRRRRRRRRWWWWWWWWWWWWWWWW||


DNWDNW

Psub

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 236 of 705
whole or in part without prior written permission of TSMC.

|trate trate trate trate trate trate trate trate trate trate trate trate trate trate trate trate trate|Col2|Col3|
|---|---|---|
|SSSSSSSSSSSSSSSSSTTTTTTTTTTTTTTTTTIIIIIIIIIIIIIIIII NNNNNNNNNNNNNNNNNWWWWWWWWWWWWWWWWW RRRRRRRRRRRRRRRRWWWWWWWWWWWWWWWW NNNNNNNNNNNNNNNNNWWWWWWWWWWWWWWWWW DDDDDDDDDDDDDDDDDNNNNNNNNNNNNNNNNNWWWWWWWWWWWWWWWWW|||
||DDDDDDDDDDDDDDDDDNNNNNNNNNNNNNNNNNWWWWWWWWWWWWWWWWW||

|LLLLLLLLLLLLLLLLaaaaaaaaaaaaaaaayyyyyyyyyyyyyyyyeeeeeeeeeeeeeeeerrrrrrrrrrrrrrrr MMMMMMMMMMMMMMMM9999999999999999 MMMMMMMMMMMMMMMM8888888888888888 MMMMMMMMMMMMMMMM7777777777777777 C MMMMMMMMMMMMMMMM6666666666666666 C MMMMMMMMMMMMMMMM5555555555555555 MMMMMMMMMMMMMMMM4444444444444444 MMMMMMMMMMMMMMMM3333333333333333 MMMMMMMMMMMMMMMMMM222222222222222222 MMMMMMMMMMMMMMMMMM111111111111111111 c h PPPPPPPPPPPPPPPPPPoooooooooooooooooollllllllllllllllllyyyyyyyyyyyyyyyyyy . OOOOOOOOOOOOOOOOOODDDDDDDDDDDDDDDDDD|EEEEEEEEEEEEEEEEEEXXXXXXXXXXXXXXXXXXCCCCCCCCCCCCCCCCCCLLLLLLLLLLLLLLLLLL llllllllllllllllllaaaaaaaaaaaaaaaaaayyyyyyyyyyyyyyyyyyeeeeeeeeeeeeeeeeeerrrrrrrrrrrrrrrrrr ((((((((((((((((((111111111111111111555555555555555555000000000000000000;;;;;;;;;;;;;;;;;;999999999999999999)))))))))))))))))) ((((((((((((((((((111111111111111111555555555555555555000000000000000000;;;;;;;;;;;;;;;;;;888888888888888888)))))))))))))))))) ((((((((((((((((((111111111111111111555555555555555555000000000000000000;;;;;;;;;;;;;;;;;;777777777777777777)))))))))))))))))) ((((((((((((((((((111111111111111111555555555555555555000000000000000000;;;;;;;;;;;;;;;;;;666666666666666666)))))))))))))))))) ((((((((((((((((((111111111111111111555555555555555555000000000000000000;;;;;;;;;;;;;;;;;;555555555555555555)))))))))))))))))) o (((((((((((((((((((((111111111111111111111555555555555555555555000000000000000000000;;;;;;;;;;;;;;;;;;;;;444444444444444444444))))))))))))))))))))) n (((((((((((((((((((((111111111111111111111555555555555555555555000000000000000000000;;;;;;;;;;;;;;;;;;;;;333333333333333333333))))))))))))))))))))) f (((((((((((((((((((((111111111111111111111555555555555555555555000000000000000000000;;;;;;;;;;;;;;;;;;;;;222222222222222222222))))))))))))))))))))) 1 (((((((((((((((((((((111111111111111111111555555555555555555555000000000000000000000;;;;;;;;;;;;;;;;;;;;;111111111111111111111))))))))))))))))))))) 2 (((((((((((((((((((((111111111111111111111555555555555555555555000000000000000000000;;;;;;;;;;;;;;;;;;;;;222222222222222222222111111111111111111111))))))))))))))))))))) (((((((((((((((((((((111111111111111111111555555555555555555555000000000000000000000;;;;;;;;;;;;;;;;;;;;;222222222222222222222000000000000000000000)))))))))))))))))))))|TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyypppppppppppppppppppppppppppppppppppeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeee-----------------------------------aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa RRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF-----------------------------------33333333333333333333333333333333333TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT----------------------------------- wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww///////////////////////////////////iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii-----------------------------------ssssssssssssssssssssssssssssssssssshhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiieeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeelllllllllllllllllllllllllllllllllllddddddddddddddddddddddddddddddddddd OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO i d e n t 8|TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyypppppppppppppppppppppppppppppppppppeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeee-----------------------------------bbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB-----------------------------------33333333333333333333333333333333333TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT----------------------------------- wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww///////////////////////////////////iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii-----------------------------------ssssssssssssssssssssssssssssssssssshhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiieeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeelllllllllllllllllllllllllllllllllllddddddddddddddddddddddddddddddddddd OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO i a|TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyypppppppppppppppppppppppppppppppppppeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeee-----------------------------------ccccccccccccccccccccccccccccccccccc RRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF------------------------------------333333333333333333333333333333333333TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT--------------------------------- wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww/////////////////////////////////ooooooooooooooooooooooooooooooooo---------------------------------ssssssssssssssssssssssssssssssssshhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiieeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeelllllllllllllllllllllllllllllllllddddddddddddddddddddddddddddddddd OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO|TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyypppppppppppppppppppppppppppppppppppeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeee-----------------------------------ddddddddddddddddddddddddddddddddddd BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB---------------------------------333333333333333333333333333333333TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT--------------------------------- wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww/////////////////////////////////ooooooooooooooooooooooooooooooooo---------------------------------ssssssssssssssssssssssssssssssssshhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhhiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiieeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeelllllllllllllllllllllllllllllllllddddddddddddddddddddddddddddddddd OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO|TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyypppppppppppppppppppppppppppppppppppeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeee-----------------------------------eeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeee BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB---------------------222222222222222222222TTTTTTTTTTTTTTTTTTTTT OOOOOOOOOOOOOOOOOOOOO|
|---|---|---|---|---|---|---|


-----

###### 4.6.4 VIAz and VIAu Layout Rule for MIM Capacitor and Mu In this section, VIAz/VIAu layer is the top VIA (size=0.36um) above CTM or CBM capacitors. Except to follow the VIAz rules in the section 4.5, you also need to meet the following specific rules are related to the MIM or Mu connection. 4.6.4.1 VIAz(u) Layout Rule (Mask ID: 373, 374, 375, 376, 377, 372) for CTM/CBM
Rule No. Description Label Rule

VIAz(u).EN.3 Enclosure by CTM (cut is not allowed) D ≥ 0.24
VIAz(u).EN.4 Enclosure by CBM (cut is not allowed) E ≥ 0.20
VIAz(u).S.3 [VIAz(u) inside CBM but outside CTM] space to CTM A ≥ 0.30
VIAz(u).S.4 Space of VIAz(u) inside CTM. C ≥ 0.54
VIAz(u).S.5 Space of VIAz(u) inside CBM B ≥ 0.54
VIAz(u).R.6g[U] For MIM application, please put as many VIAz(u) as possible for both
CTM and CBM connections.

VIAz(u).R.7 Single VIAz(u) for in a CTM or [CBM NOT CTM] or connect to (the
top Mx layer inside CTMDMY*) is not allowed.

###### 4.6.4.2  VIAu Layout (Mask ID: 373, 374, 375, 376, 377, 372) Rule for Mu 
Rule No. Description Label Rule

|S 3|372) for CTM/CBM|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
|S VIAz(u).EN.3|T Enclosure by CTM (cut is not allowed)|D|≥|0.24|
|h VIAz(u).EN.4|S Enclosure by CBM (cut is not allowed)|E|≥|0.20|
|a n VIAz(u).S.3|M [VIAz(u) inside CBM but outside CTM] space to CTM|A|≥|0.30|
|g VIAz(u).S.4|Space of VIAz(u) inside CTM.|C|≥|0.54|
|VIAz(u).S.5|C h Space of VIAz(u) inside CBM|B|≥|0.54|
|VIAz(u).R.6gU|C a For MIM application, please put as many VIAz(u) as possible for both i CTM and CBM connections.||||
|VIAz(u).R.7|o I n Single VIAz(u) for in a CTM or [CBM NOT CTM] or connect to (the C top Mx layer inside CTMDMY*) is not allowed.||||

|Shangh Rule No. VIAz(u).EN.3 VIAz(u).EN.4 VIAz(u).S.3 VIAz(u).S.4 VIAz(u).S.5 VIAz(u).R.6gU VIAz(u).R.7 4.6.4.2|TSMC Confiden 12 nghai IC Tec Description Enclosure by CTM (cut is not allowed) Enclosure by CBM (cut is not allowed) [VIAz(u) inside CBM but outside CTM] space to CTM Space of VIAz(u) inside CTM. Space of VIAz(u) inside CBM  For MIM application, please put as many VIAz(u) as possible for both CTM and CBM connections. Single VIAz(u) for in a CTM or [CBM NOT CTM] or connect to (the top Mx layer inside CTMDMY*) is not allowed.   VIAu Layout (Mask ID: 373, 374, 375, 3 Rule for Mu|Label D E A C B h   376, 3|≥ ≥ ≥ ≥ ≥   377|Rule ≥ 0.24 ≥ 0.20 ≥ 0.30 ≥ 0.54 ≥ 0.54     7, 372|
|---|---|---|---|---|
|Rule No.|c n 2 Description|Label||Rule|
|VIAu.EN.5|h t 8 i [VIAu inside Mu] enclosure by [Mz or Mx] .|F|≥|0.08|
|VIAu.R.8|. a 5 1 & l At least two [VIAu under Mu], with space (G) ≤ 1.7 µm, are required 7 0 to connect [Mx or Mz] and Mu. / I n 2 I n One via for Mu or connect to (the top Mx layer inside CTMDMY) is 0 3 f not allowed.|G|≤|1.7|


###### VIAu.R.1 illustrVIAu.R.1 illustrationillustrillustraaatttionionion


VIAz/Vu

E F

D C MzMz/Mx G F

B Vu

UTM

|Col1|20|201|
|---|---|---|
||||
|MM|FFFF xx GGGG FFFF VVuu||
||UUUUTTTTMMMM||

|a t MMzz i o n MMzz|Col2|
|---|---|


CBM

Top plate metalTop plate metalTop plate metal


Bottom plate metal


Ultra thick metal


CTM


CBM VIAz/Vu


UTM


I II III
Not allowed isolated single VIAzNot allowed isolated single Not allowed isolated single VIAzNot allowed isolated single

I:  Two VIAz space > 1.7 I:  Two VIAz space > 1.7 I:  Two space > 1.7 space > 1.7 μμμμm m m
II: Two VIAz space < 1.7 II: Two VIAz space < 1.7 II: Two space < 1.7 space < 1.7 μμμμm but belong to different netsm but belong to different netsm but belong to different nets
III: Two VIAz on the same net but not inside the same overlapped metalIII: Two VIAz on the same net but not inside the same overlapped metalIII: Two
region (Mz/Mx AND Mu ) region (Mz/Mx AND Mu ) region


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 237 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.6.5 Mz Layout Rule (Mask ID: 384, 385, 386, 387, 388, 389) for MIM Capacitor
 Mz layer means the first metal layer above the MIM capacitor and connect to CTM or CBM. Except to follow the Mz (4XTM) rules in the section 4.5, you also need to meet the following specific rules which are related to the MIM.

|the MIM.|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
|Mz.EN.3|Mz [1st metal above MIM capacitor connect to CTM or CBM] enclosure of [VIAz inside CTMDMY] inside CTMDMY*.|C|≥|0.10|
|S Mz.DN.5 h a n|T Mz [1st metal above MIM capacitor connect to CTM or CBM] density S range inside a CTMDMY* [the overlapped area of {checking window AND CTMDMY}≥ 2500µm2] M Note: TSMC PDK cells have taken this rule into layout consideration. If g C you do not use TSMC PDK cells, please pay attention on the Mz layout while you design the MM_RF device.||≥|50% by 200x200|
||||≤|80% by 100x100|
|Mz.W.4|h C Width of Mz [1st metal above MIM capacitor connect to CTM or CBM] a inside CTMDMY|A|≥|0.84|
|Mz.S.4|i o Space of Mz [1st metal above MIM capacitor connect to CTM or CBM] I n inside CTMDMY|B|≥|0.84|


###### Rules for Rules for Mz and and VIAz inside a CTMDMYinside a CTMDMY


###### CTMDMY

 Mz
 A

 MMz
 B
 B
 MzM

 Mz Mz

 VIAz VIAzVIAn VIAnVIAz
 C

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 238 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.6.6 Antenna Effect Prevention Design Rules for MIM Capacitor 4.6.6.1 MIM structures with the Antenna Effect
 The antenna effect should be taken into consideration for the MIM capacitor design. The layout style of the MIM capacitor routing will impact its immunity to antenna effect during fab process. Antenna rules are defined separately for the following metallization options: Table 4.6.6.1 Metallization Options for Metal Layers above MIM


Metallization Options Metal Layers above MIM
1[st] Mz 2[nd] Mz Mu AP-MD
A V
B V
C V V
D V V
E V V
F V V
G V V V
H V V V

###### 4.6.6.1.1 Terminology

|S Table 4.6.6.1 Metalli|ization Options for Metal Layers above MIM|Col3|Col4|Col5|
|---|---|---|---|---|
|S Metallization Options|Metal Layers above MIM||||
||T 1st Mz|2nd Mz|Mu|AP-MD|
|h A|S V||||
|a B|M||V||
|n C|V|V|||
|g D|V|C|V||
|h E|V|C||V|
|a F|i|o|V|V|
|G|I V|n V||V|
|H|C V|f|V|V|



- “Floating” defines as below:
###### CTM or CBM node is not connected to any OD or poly gate region.

- “Grounded” defines as below:


###### CTM or CBM node is connected to OD region. 

- “Balanced structures” defines as below:


###### Both CTM and CBM nodes are floating or connected to ground (including protection OD) through the same metal path (i.e. Mz, Mu or AP-MD) after MIM structure is formed. Please refer to Fig 4.6.6.1.1.
 (a)Floating           (b)Grounded


Mz/UTMMz/UTM/UTM


Mz/UTMMz/UTM/UTM


VIAz VIAz

CTM CTM

CBM CBM

|Col1|VVIIAAzz CCCCCCCCCCCCTTTTTTTTTTTTMMMMMMMMMMMM|
|---|---|


###### Fig.4.6.6.1.1 Examples of balanced structures

- “Unbalanced structures” defines as below:


###### � If one node of the MIM capacitor is connected to OD or poly gate, but the other node is not connected to OD at the same metal layer. Please refer to Fig 4.6.6.1.2.
 � If any node of the MIM capacitor is connected to gate but without protection OD.


###### � Unbalanced structures are not allowed.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 239 of 705
whole or in part without prior written permission of TSMC.


-----

###### (c) (d)              (e)           (f)           (g)


Mz/UTM


Mz/UTM

CTCTCTCTMM

Gate


UTM/MUTM/Mz


UTM/MUTM/Mzz


VIAz CTCTM VIAz CCTM

CBM CBM

OD OD


Mz/UTM

CTCTCTCTMM

Gate

|Col1|VVVVIIIIAAAAzzzz CCCCTTTTMMMM CCCCBBBBMMMM|
|---|---|

|VVVVIIIIAAAAzzzz CCCCTTTTMMMM CCCCBBBBMMMM|Col2|
|---|---|

|VVVVIIIIAAAAzzzz CCCCTTTTMMMM CCCCBBBBMMMM|Col2|Col3|
|---|---|---|
||||


Gate


Gate


###### Fig. 4.6.6.1.2 Examples of unbalanced structures

 4.6.6.1.2 MIM Structure Recognition Methodology


###### Below tables are for clear definition of balanced & unbalanced MIM structure. A, B: Two terminals of MIM All structure = balanced (float) + balanced (OD) + unbalanced
Unbalanced (A-OD): Unbalanced structure. Terminal A connected to OD and terminal B not connected to OD.
Unbalanced (B-OD): Unbalanced structure. Terminal B connected to OD and terminal A not connected to OD.

###### Table 4.6.6.1.2.1 One metal layer above MIM
 1[st] metal 1st A, B In TSMC Structure
 Both A, B floating Balanced (float) Allowed Both A, B connect to OD Balanced (OD) Allowed Other combinations Not allowed
 Table 4.6.6.1.2.2 Two metal layers above MIM

|1st A, B|e 1st metal Structure|e 1 In TSMC n|
|---|---|---|
|Both A, B floating|c h Balanced (float)|2 Allowed|
|Both A, B connect to OD|. Balanced (OD)|8 Allowed|
|1 Other combinations||5 & 7 Not allowed|


###### Balanced (float) Balanced (float) Balanced Allowed Balanced (float) Balanced (OD) Balanced Allowed Balanced (OD) All structures Balanced Allowed Other combinations Not allowed
 Table 4.6.6.1.2.3 Three metal layers above MIM
 3[rd] metal 1st A,B 2nd A,B 3rd A,B In TSMC Structure
 Balanced(OD) All structure All structure Balanced Allowed Balanced(float) Balanced(float) Balanced(float) Balanced Allowed Balanced(float) Balanced(float) Balanced(OD) Balanced Allowed Balanced(float) Balanced(OD) All structure Balanced Allowed Other combinations Not allowed

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 240 of 705
whole or in part without prior written permission of TSMC.

|Other combinations  Table 4.6.6.1.2.2 Two metal|8 . &Ind 10/09 Not a layers above MIM|al 85723 &Ind allowed|al Info 3|
|---|---|---|---|
|1st A,B|9 / 2nd A,B|d 2nd metal . Structure|f o In TSMC r|
|Balanced (float)|2 Balanced (float)|P Balanced|m Allowed|
|Balanced (float)|0 Balanced (OD)|r 1 Balanced|Allowed|
|Balanced (OD)|All structures|o 2 Balanced|Allowed|
|Other combinations|||m Not allowed|

|1st A,B|2nd A,B|3rd A,B|i o 3rd metal n Structure|In TSMC|
|---|---|---|---|---|
|Balanced(OD)|All structure|All structure|Balanced|Allowed|
|Balanced(float)|Balanced(float)|Balanced(float)|C Balanced|Allowed|
|Balanced(float)|Balanced(float)|Balanced(OD)|Balanced|e Allowed|
|Balanced(float)|Balanced(OD)|All structure|Balanced|n t Allowed|
|Other combinations||||e Not allowed|


-----

###### 4.6.6.1.3 Check Methods:

  - If there is only one Metal (Mz or Mu) above the MIM capacitor:


###### Refer to Fig. 4.6.6.1.1 and Fig. 4.6.6.1.2 to check MIM structure is balanced or unbalanced.



- If there are at least two Metal layers (Table 4.6.6.1 option C~H) above the MIM capacitor:

###### 1. Each metal layers above MIM capacitor must follow the antenna rule. (Please refer to section 4.6.6.2).


###### 2. DRC first check the 1[st] metal layer right above the MIM capacitor. It is the same as only one Metal above the MIM capacitor.
 3. Then DRC following check the 2[nd] metal layer above the MIM capacitor (for two or more metal layers above MIM capacitor use):


###### 3-1. If the 1[st] metal layer above the MIM capacitor is balanced, then to check the 2[nd] metal scheme.
 3-2. If the 1[st] metal layer above the MIM capacitor is unbalanced, it needs to check the all metal schemes above MIM capacitor as below, then to judge whether the 2[nd] metal layer is balanced or unbalanced. But unbalanced structures are not allowed.


###### (h)Unbalanced             (i)Unbalanced
 UTM/Mz

 VIAz Mz


###### UTM/Mz

 Mz

|Col1|Col2|
|---|---|


###### (j)Unbalanced            (k) Unbalanced                       


###### (But 1[st] Mz above MIM capacitor is unbalanced structure. It is not allowed to use unbalanced structure.)
 UTM/Mz

 VIAz Mz


###### VIAz


###### UTM/Mz

 Mz


###### OD OD OD

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 241 of 705
whole or in part without prior written permission of TSMC.


-----

###### (l)Unbalanced            (m)Unbalanced

 UTM/Mz UTM/Mz

 VIAz Mz VIAz Mz

 VIAz CTM VIAz CTM CBM CBM

 OD OD

 (n)Unbalanced           (o)Unbalanced

 UTM/Mz UTM/Mz

 VIAz Mz VIAz Mz


###### OD


###### (p)Unbalanced                 (q)Unbalanced


###### (But 1[st] Mz above MIM capacitor is unbalanced structure. It is not allowed to use unbalanced structure for picture p and q.)

 UTM/Mz UTM/Mz
 VIAz Mz VIAz Mz VIAz VIAz
 CTM CTM
 CBM CBM

 OD OD OD OD OD

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 242 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.6.6.2 Antenna Effect Prevention Layout Rules
 The rules are for the metal layers and VIA layers above the CTM and CBM as in Table 4.6.6.1. Take 1P9M where M9 is Mu as an example, the antenna effect of VIA7 / M8 / VIA8 / M9 to the MIM capacitors needs to be considered.

|nsidered.|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|Description||Antenna Ratio||
||||CTM Node|CBM Node|
|A.R.MIM.1|Unbalanced structure is not allowed.||||
|A.R.MIM.2 S|Maximum ratio of the cumulative metal area and AP-MD sidewall area to the MIM capacitor for balanced structure when both CTM and CBM are floating.|≦|1000|1000|
|h A.R.MIM.3 a|T Maximum ratio of the cumulative metal area and AP-MD S sidewall area to the MIM capacitor for balanced structure when both CTM and CBM are connected to OD.|≦|OD area x 8000 + 1000||
|n g A.R.MIM.4 h|M C Maximum ratio of the cumulative VIA and RV area to the MIM capacitor for balanced structure when both CTM and CBM are floating.|≦|20|20|
|A.R.MIM.5|C a Maximum ratio of the cumulative VIA and RV area to the i o MIM capacitor for balanced structure when both CTM and I n CBM are connected to OD.|≦|OD area x 210 + 20||


###### Definition of Antenna Ratio
 Different antenna ratio formulas are defined for Cu and AP-MD due to the process differences. Metal Layer MIM node Drawn Ratio Formula Definition

|Metal Layer|MIM node|c n 2 t Drawn Ratio Formula|Definition|
|---|---|---|---|
|Cu Antenna (Mz, Mu, MD)|CTM node|h 8 i . a (L1 x W1) / (W2 x L2) 5 1 & 7 0 I 2 / n|L1: metal length connected to CTM l W1: metal width connected to CTM I W2: connected CTM width n L2: connected CTM length|
||CBM node|0 3 d 9 (L1 x W1) / (W2 x L2) / . 2 P 0 r|f o L1: metal length connected to CBM r W1 : metal width connected to CBM m W2 : connected CTM width L2 : connected CTM length|
|VIA Antenna|CTM node|1 o { total VIA area } / (W2 x L2) 2|a t total VIA area connected to CTM m i W2: connected CTM width o L2 : connected CTM length|
||CBM node|{ total VIA area } / (W2 x L2)|o n t total VIA area connected to CBM i o W2 : connected CTM width L2 : connected CTM length|
|AP-MD Antenna|CTM node|2 [(L1 +W1) x t ] / (W2 x L2)|n L1: metal length connected to CTM C W1 : metal width connected to CTM e t : metal thickness of AP-MD n W2: connected CTM width t L2 : connected CTM length|
||CBM node|2 [(L1 +W1) x t ] / (W2 x L2)|e L1: metal length connected to CBM r W1 : metal width connected to CBM t : metal thickness of AP-MD W2: connected CTM width L2 : connected CTM length|
|RV Antenna|CTM node|{ total RV area } / (W2 x L2)|total RV area connected to CTM W2 : connected CTM width L2 : connected CTM length|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 243 of 705
whole or in part without prior written permission of TSMC.


-----

|Col1|CBM node|{ total RV area } / (W2 x L2)|total RV area connected to CBM W2 : connected CTM width L2 : connected CTM length|
|---|---|---|---|


######               CTM Node                       CBM Node

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 244 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.6.7 Ultra Thick Metal (Mu) Layout Rules (Mask ID: 384, 385, 386, 387, 388, 389)
 Mu (34KÅ) and Mz (9 KÅ) can not co-exist on the same metal layer.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|Mu.W.1|Width|A|≥|2|
|Mu.W.2|Maximum width [outside (INDDMY SIZING 18 µm) and (except bond pad)]|B|≤|12|
|S Mu.W.3|Maximum width [inside (INDDMY SIZING 18 µm)] for inductor T application only.|C|≤|30|
|h Mu.S.1|S Space|E|≥|2|
|a Mu.EN.1|M n Enclosure of VIAu|G|≥|0.3|
|Mu.A.1|g C Area|H|≥|9|
|Mu.A.2|h Enclosed area|I|≥|9|
|Mu.R.2U|C a Mu line-end must be rectangular. Other shapes are not allowed. i o||||
|Mu.DN.1|I n C Mu metal density over the whole chip (include INDDMY) f i||≥|20%|
||||≤|70%|
|Mu.DN.2|T d Mu density range in whole chip. e e 1 c n||≥|10% in 75x75|
||||≤|80% in 100x100|
|Mu.DN.3|2 h t Mu [1st metal above MIM capacitor connect to CTM or CBM] 8 i . a density range inside a CTMDMY* [the overlapped area of 1 5 {checking window AND CTMDMY}≥ 2500µm2] & 7 l 0 I Note: TSMC PDK cells have taken this rule into layout I 2 / n consideration. If you do not use TSMC PDK cells, please pay 0 3 attention on the Mu layout while you design the MM_RF device.||≥|50% by 200x200|
|||f n|≤|80% by 100x100|


###### INDDMY SIZING 18


###### CTMDMY


###### G H I

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 245 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.6.8 INDDMY Rule Overview
 TSMC offered 3 kinds of INDDMY rule options according to different device/circuit applications. But TSMC only provided a specific inductor device SPICE model /PDK for Low-density INDDMY design.  Different INDDMY dummy layers are defined to recognize the three types inductors: Low-density, Medium-density and High-density. In order to have a correct DRC check, you need to draw the corresponding INDDMY (144;x) carefully. Please refer section 3.4 for detailed INDDMY layer definitions.
 1. Low-density INDDMY (INDDMY): INDDMY is offered to allow very low metal density within an inductor to achieve better inductor performance. Except the Mx layer directly below [Mz or Mu], any other inter-metal layer (Mx), inter-via (Vx) and DOD/DPO/DMx are not allowed to be inserted inside INDDMY (INDDMY).  2. Medium-density INDDMY (INDDMY_MD): Conditioned inter-via/inter-metal are allowed within INDDMY_MD region on the premise that INDDMY_MD rules has been followed. The inductor performance impact by the extra-added dummy pattern must be taken care by designers. When other devices, patterns or metal routing are put within IMDDMY_MD, the extra parasitic, device coupling and model accuracy issue also must be taken into consideration by designers.  3. High-density INDDMY (INDDMY_HD): All the inter-vias/inter-metals are allowed within INDDMY_HD region on the premise that all the related logic design rules has been followed well, especially for the inter-layer metal density rules. The inductor performance impact by the extra-added dummy pattern must be taken care by designers. When other devices, patterns, metal routing are put within IMDDMY_HD, the extra parasitic, device coupling and model accuracy issue also must be taken into consideration by designers.


###### Rule Type SPICE PDK LVS Process

|c Rule Type|1 2 SPICE|PDK|n LVS|Process|
|---|---|---|---|---|
|h . Low-density INDDMY (INDDMY)|○|8 ○|○|t i ○ a|
|1 Medium-density INDDMY (INDDMY_MD) 0|& ╳|5 ╳|7 ╳|l ○|
|/ 0 High-density INDDMY (INDDMY_HD)|I n ╳|╳|2 ╳|○|
|3 d 9 ○: available ╳: not available .|||||


###### Table 4.6.8.1 INDDMY Rule Summary

Rule Type INDDMY INDDMY_MD INDDMY_HD

Allowed inside
(INDDMY_MD NOT

DMx Not Allowed Allowed

(INDDMY_COIL AND
INDDMY_MD))

DOD/DPO Not Allowed Allowed Allowed

Not Allowed except the
Inter-Metal (Mx) Mx layer directly below Allowed Allowed

[Mz or Mu]

Inter-Via (Vx) Not Allowed Allowed Allowed

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 246 of 705
whole or in part without prior written permission of TSMC.

|Rule Type|INDDMY|1 o INDDMY_MD|a t INDDMY_HD|
|---|---|---|---|
|DMx|Not Allowed|2 m Allowed inside o (INDDMY_MD NOT t (INDDMY_COIL AND i INDDMY_MD))|i o n Allowed|
|DOD/DPO|Not Allowed|Allowed|o Allowed|
|Inter-Metal (Mx)|Not Allowed except the Mx layer directly below [Mz or Mu]|Allowed|n C Allowed|
|Inter-Via (Vx)|Not Allowed|Allowed|e Allowed|


-----

###### 4.6.8.1 Layout Rules for Inductors with INDDMY Layer
 For eddy current reduction, a special metal (and OD/PO) dummy block layer called “INDDMY” (CAD layer:144,) is offered to allow very low metal density within the inductor, provided a proper surrounding (dummy) metal scheme requirement is satisfied. Inductors could be implemented by either 9KA thick top metal layer(s) (Mz) or 34KA ultra thick top metal layer (Mu). Please be noted that “INDDMY” can only be used for inductor devices, TSMC does not support for non-inductor devices constructed with “INDDMY”.Inductor devices offered in TSMC PDK can fit the design rule listed below.


IND.R.8 In the 4um wide ring region “b” defined as {INDDMY NOT (INDDMY SIZING –4
µm)}, empty (no pattern) area larger than either (4 µm x 12 µm) or (12 µm x 4
µm) is not allowed for all metal layers. This rule check is excluded for all metal
layers within the 20um extension region next to the so called “metal port

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 247 of 705
whole or in part without prior written permission of TSMC.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|IND.W.1|M1 width in (INDDMY SIZING 12 µm)|A1|≥|0.40|
|IND.W.2|Mx width in (INDDMY SIZING 12 µm)|A2|≥|0.60|
|S IND.W.3|Mz width in (INDDMY SIZING 12 µm)|A3|≥|0.80|
|h IND.W.4|T M1/Mx maximum width|B1|≤|12.00|
|a IND.W.5|S Mz/Mu maximum width [outside (INDDMY SIZING 18 µm) and except bond pad]|B2|≤|12.00|
|IND.W.6|M n Mz/Mu maximum width for inductor application only [inside (INDDMY SIZING 18 g C µm)]|B3|≤|30.00|
|IND.W.7|h Maximum dimension (either width or length) of an INDDMY region|C|≤|600.00|
|IND.S.1|C a M1 space in (INDDMY SIZING 12 µm)|D1|≥|0.40|
|IND.S.2|i o Mx space in (INDDMY SIZING 12 µm)|D2|≥|0.60|
|IND.S.3|I n Mz space in (INDDMY SIZING 12 µm)|D3|≥|0.80|
|IND.S.4|C f i M1/Mx/Mz space in (INDDMY SIZING 12 µm) [at least one metal line width > 1.5 T d µm (W1) and the parallel metal run length > 1.5 µm (L1)]|E|≥|1.00|
|IND.S.5|e e M1/Mx/Mz space in (INDDMY SIZING 12 µm) [at least one metal line width > 4.5 1 µm (W2) and the parallel metal run length > 4.5 µm (L2)]|F|≥|2.00|
|IND.R.1|c n 2 t In the region of (INDDMY SIZING 12 µm), inter-via (Vx) is not allowed.||||
|IND.R.2|h 8 i . a At least 4 VIAz with space <= 1.7 µm are required to connect [two Mz layers] or 1 5 & l [Mz to Mx] in (INDDMY SIZING 12 µm), (Please put as many vias as possible 7 for reliability and RF applications).|I1|≤|1.70|
|IND.R.3|0 I / I n 2 n At least 4 VIAu with space <= 1.7 µm are required to connect [Mu to Mz] or [Mu 0 3 f d to Mx] in (INDDMY SIZING 12 µm), (Please put as many vias as possible for 9 o reliability and RF applications).|I2|≤|1.70|
|/ . r 2 The following inductor rule description is based on the concept of different regions (“a”, ”b”, ”c” and “d”) from center to P m edge to achieve the flexibility of design easiness and maintaining density for uniformity.|||||
|IND.R.4|0 r In the region “a” of (INDDMY SIZING -4 µm), except the Mx layer directly below 1 o [Mz or Mu], any other inter-metal layer (Mx) is not allowed. (E.g. for a 1P6M 2 m process with 9KA of M6 (Mz), then Mx of M5 is allowed, but other lower Mx metal layers are not allowed for the inductor.)|o i t a|||
|IND.R.5U|o In the region “a” of (INDDMY SIZING -4 µm), except the needed patterns for t inductor structure itself (such as OD, PO, PP, CO, M1, Vz, Mz,…), any active i o device, active OD/PO, interconnection OD/PO or metal routing is not allowed. (This rule cannot be checked by DRC.)||n||
|IND.R.6|n In the ring region “b” of {INDDMY NOT (INDDMY SIZING -4 µm)} with 4 µm in C width, 3 µm x 3 µm dummy metal islands with 3 µm space for metal layers from metal 2 to the top metal layer (Mz or Mu) are required to maintain CMP uniformity. Metal 1 in the ring region “b” can be designed for guard-ring, but its corresponding metal density must be followed (IND.DN.1).|t n e|||
|IND.R.7U|In the ring region “b” of {INDDMY NOT (INDDMY SIZING -4 µm)} with 4 µm in width, except the 3 µm x 3 µm metal islands (IND.R.6), the straight metal line that connects the inductor to the circuits outside INDDMY region and the needed patterns for inductor structure itself (such as OD, PP, CO & M1 for guard- ring…), any active device, active OD/PO, interconnection OD/PO or metal routing is not allowed in this region. (This rule cannot be checked by DRC.)||r e||
|IND.R.8|In the 4um wide ring region “b” defined as {INDDMY NOT (INDDMY SIZING –4 µm)}, empty (no pattern) area larger than either (4 µm x 12 µm) or (12 µm x 4 µm) is not allowed for all metal layers. This rule check is excluded for all metal layers within the 20um extension region next to the so called “metal port||||


-----

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
||leading”. “Metal port leading” is defined as a metal line that goes through the 16 um wide ring regions “b”, ”c” and “d” for interconnect.||||
|IND.DN.1|Metal density within ring region “b” of {INDDMY NOT (INDDMY SIZING -4 µm)} with 4 µm in width. This rule check is excluded for all metal layers within the 20um extension region next to the so called “metal port leading”. “Metal port leading” is defined as a metal line that goes through the 16 um wide ring regions “b”, ”c” and “d” for interconnect.||≥|10%|
||||≤|80%|
|IND.R.13 S h|INDDMY enclosure of inductor metal spirals. 1. The larger distance (such as 50 µm) from inductor metal spirals to guarding- ring would make better inductor electrical performance and reduce the coupling on/between components nearby. Please take the impact of the INDDMY enclosure of inductor metal spirals into consideration. T 2. Keep the INDDMY regions of separate inductors located as uniform as possible over the whole chip area to maintain CMP uniformity.|G|≥|4.00|
|a IND.R.14|S It is prohibitive to have My, VIAy, Mr, and VIAr in your Inductor design.||||
|IND.DN.6|M n Maximum density of INDDMY in whole chip||≤|5%|
|IND.DN.7|g C Maximum M1/Mx/Mz density within (INDDMY SIZING 12 µm) over any 50 µm x h 50 µm area (stepping in 25 µm increments) except Mz which is used as top metal layer||≤|90%|
|IND.DN.8|C a i o Maximum M1/Mx/Mz density within (INDDMY SIZING 12 µm) over any 100 µm x 100 µm area (stepping in 50 µm increments) except Mz which is used as top I n metal layer.||≤|80%|
|IND.DN.9|C f i M1/Mx/Mz metal density over the whole chip (include INDDMY) if you have T d INDDMY.||≥|20%|
|IND.R.15|e e A 0.01um checking tolerance is allowed for the rules: IND.W.1, IND.W.2, c 1 n IND.W.3, IND.W.4, IND.W.6, IND.W.7, IND.S.1, IND.S.2, IND.S.3, IND.S.4, and 2 t IND.S.5.||||
|IND.R.16|h 8 i . a A 0.01 µm checking tolerance in the region of [(INDDMY) SIZING 18 µm] is 5 1 & l allowed for the listed regular logic rules in “T-N65-CL-DR-001”: RV.S.1, 7 0 RV.EN.1, AP.W.1, AP.W.2, AP.S.1 and AP.EN.1. Note: DRC implement 0.01µm I 2 I tolerance on Vertical, Horizontal and 45-degree bent.||||
|IND.R.17 gU|/ n n 0 3 f Recommend putting NT_N to fully cover the inductor (metal) to achieve high 9 d o quality factor.||||
|Waive items|/ . r 2 Tsmc waive following items for inductor by INDDMY layer: OD.DN.2, OD.DN.3, P m PO.DN.2, Mu.W.2, Mz.W.2, Mu.DN.2, Mx.DN.1, Mx.DN.1.1, Mx.DN.2, Mz.DN.1, 0 r Mz.DN.2, M1.DN.1 and M1.DN.2||||


Notes:
###### 1. The INDDMY blocks the automated dummy generation. 2. The dummy generation utility inserts floating dummy OD/PO/metal patterns into the region outside (INDDMY SIZING 2.5 µm). 3. Due to the layout on-grid requirement, a 0.005µm rule check tolerance is applied to the 45-degree patterns within the region of (INDDMY SIZING 12 µm). 4. For TSMC PDK offered inductor, a native substrate region is created under the inductor coil to minimize eddy currents. This region is specified/implemented by the implant blocking NT_N layer (CAD layer:11). The NT_N drawn layer adds no process cost and no extra mask. 5. TSMC offered PDK Inductor does not support the inductors implemented by 5KA (My) or 12.5KA (Mr) thick top metal layer(s). If designers want to design the inductors with inter-layer metal and/or inter-layer via, users need to implement the dummy layers INDDMY_MD, INDDMY_COIL, or INDDMY_HD to define the inductor region with inter-layer metal and/or inter-layer via and follow the design rules in section 4.6.8.1 or 4.6.8.2. Besides, users need to take care the potential Inductor performance deviation (e.g.: Q-factor) introduced by the additional inter-layer metal using the qualified EM simulator. For an inductor to be with dummy OD/PO/Metal patterns inserted into, the INDDMY dummy layer should be removed to allow dummy deck’s dummy pattern generation. 6. TSMC offered PDK inductor is octagonal type, the square type inductor in the following picture is only for rule illustrations.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 248 of 705
whole or in part without prior written permission of TSMC.


-----

###### IND.S.4/IND.S.5


INDDMY

>L1/L2

E/F

|Col1|Col2|
|---|---|
||>>>>>>>>>>>LLLLLLLLLLL11111111111 EEEEEEEEEEE///////////FFFFFFFFFFF|


>W1/W2


4um (region 4um (region 4um (region 4um (region 4um (region 4um (region 4um (region bbbbbbb)

6um (region 6um (region 6um (region 6um (region 6um (region 6um (region 6um (region ccccccc)

|Col1|IIIIIIInnnnnnnddddddduuuuuuuccccccctttttttooooooorrrrrrr (((((((mmmmmmmeeeeeeetttttttaaaaaaalllllll)))))))|
|---|---|


Metal connects the inductor
to circuits outside INDDMY.

INDDMY


6um (region 6um (region 6um (region 6um (region 6um (region 6um (region 6um (region ddddddd)

INDDMY

|Col1|Col2|Col3|Col4|
|---|---|---|---|
|||||

|Col1|Col2|
|---|---|
|||
|||
|||
|||
|||
|||


This region is excluded for
rules check of IND.R.8

Region Region Region Region Region Region Region dddddddwith 6um in width
Region Region Region Region Region Region Region cccccccwith 6um in width

20um 20um 20um 20um Region Region Region Region Region Region Region bbbbbbbwith 4um in width

|09/2|09/2 g g g g g g g|/2|3 d. P g g g g g g g|
|---|---|---|---|
||2 aaaaaaadddddddiiiiiiinnnnnnnggggggg||aaaaaaadddddddiiiiiiinnnnnnnggggggg P|
|||||
||2222222 LLLLLLLeeeeeee PPPPPPPooooooorrrrrrrttttttt|0 1 0000000uuuuuuummmmmmm 22222220000000uuuuuuu||


INDDMY

###### Figure 4.4.7

 Inductor Spirals

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 249 of 705
whole or in part without prior written permission of TSMC.


-----

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 250 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.6.8.2 Layout Rules for Inductors with INDDMY_MD Layer
 For better process uniformity, a special dummy layer called “INDDMY_MD” (CAD layer: 144;37) is offered to allow conditioned inter-metal/inter-via within the inductor under the condition of proper dummy metal scheme requirement is satisfied. Please be noted that “INDDMY_MD and INDDMY_COIL” can only be used for inductor devices, and TSMC does not support for non-inductor devices constructed with “INDDMY_MD and INDDMY_COIL”. (1) INDDMY_MD layer (144;37): This layer is only drawn over inductor region for medium metal density inductor.  (2) INDDMY_COIL layer (144;36): This layer is drawn over metal coil within INDDMY_MD for DRC checking purpose. Please take care the SPICE model /LVS flow by yourselves when using INDDMY_MD layer to design inductor.

Rule No. Description Label Rule

|a Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|n g h IND_MD.DN.11|M C Metal density in the region of (INDDMY_MD NOT (INDDMY_COIL C AND INDDMY_MD)) a||≥|15% in 75x75|
||||≤|80% in 100x100|
|IND_MD.DN.10|i o For the region of (INDDMY_MD SIZING 12 µm) with VIAx adopted, I n C minimum metal density over any 15 µm x 15 µm area for all lower f metal layers that below VIAx in the region of {[(((Inter-VIA AND i T d (INDDMY_MD SIZING 12µm)) SIZING 5 µm) SIZING -5 µm) SIZING 5 µm] AND (INDDMY_MD SIZING 12µm)}. e e 1 E.g. If V3 and V4 as Vx are the adopted inter via within c n 2 (INDDMY_MD SIZING 12 µm) region, then the metal density within h t the check region for the M4, M3, M2 and M1 must be followed.||≥|15%|
|IND_MD.R.17|8 i . a 5 At least 100 VIAx with space ≤ 0.20 µm are required to connect [two 1 l Mx layers] or [Mx to M1] in (INDDMY_MD SIZING 12 µm)|I3|≤|0.20|
|IND_MD.R.18®U|& 7 0 I VIAx counts in metal line need to follow item (A) and (B): (See figure / I n 2 n 1.6.2) 0 3 f d 9 o (A) At least 6 column or row array are required in non-45 degree metal line / . r 2 P m (B) At least 4 column or row array are required in 45-degree metal line.||||
|IND_MD.W.1|0 r M1, DM1, DM1_O width in (INDDMY_COIL SIZING 16 µm)|a A1|≥|0.40|
|IND_MD.W.2|1 o 2 Mx, DMx, DMx_O width in (INDDMY_COIL SIZING 16 µm)|t A2|≥|0.60|
|IND_MD.W.3|m Mz, DMz width in (INDDMY_COIL SIZING 16 µm)|i o A3|≥|0.80|
|IND_MD.W.4|o M1, DM1, DM1_O/Mx, DMx, DMx_O maximum width|B1|n ≤|12.00|
|IND_MD.W.7|t i Maximum dimension (either width or length) of an INDDMY_MD o region|C|≤|600.00|
|IND_MD.S.1|n M1, DM1,DM1_O space in (INDDMY_COIL SIZING 16 µm)|D1|≥|0.40|
|IND_MD.S.2|Mx, DMx, DMx_O space in (INDDMY_COIL SIZING 16 µm)|D2|≥|0.60|
|IND_MD.S.3|Mz, DMz space in (INDDMY_COIL SIZING 16 µm)|C D3|≥|0.80|
|IND_MD.S.4|M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 µm) [at least one metal line width > 1.5 µm (W1) and the parallel metal run length > 1.5 µm (L1)]|e n E t|≥|1.00|
|IND_MD.S.5|M1, DM1, DM1_O/Mx, DMx, DMx_O/Mz, DMz space in (INDDMY_COIL SIZING 16 µm) [at least one metal line width > 4.5 µm (W2) and the parallel metal run length > 4.5 µm (L2)]|F|e r ≥|2.00|
|IND_MD.R.2|At least 4 VIAz with space ≤ 1.7 µm are required to connect [two Mz layers] or [Mz to Mx] in (INDDMY_MD SIZING 12 µm), (Please put as many vias as possible for reliability and RF applications).|I1|≤|1.70|
|IND_MD.R.3|At least 4 VIAu with space ≤ 1.7 µm are required to connect [Mu to Mz] or [Mu to Mx] in (INDDMY_MD SIZING 12 µm), (Please put as many vias as possible for reliability and RF applications).|I2|≤|1.70|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 251 of 705
whole or in part without prior written permission of TSMC.


-----

|tsmc|Confidential – Do Not Copy Document No. : Version  :|T-N65-CL 2.1|L-D|DR-001|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
|IND_MD.R.13|INDDMY_MD enclosure of {inductor metal spirals AND INDDMY_COIL}. Keep the INDDMY_MD regions of separate inductors located as uniform as possible over the whole chip area to maintain CMP uniformity.|G|≥|4.00|
|IND_MD.R.20 U|INDDMY_COIL enclosure of inductor metal spirals. INDDMY_COIL must fully cover and fully abutted the region of {inductor metal spiral OR {metal port leading AND INDDMY_MD}}. INDDMY_COIL must be fully inside INDDMY_MD. (See figure 1.6.4) Keep the area of INDDMY_COIL as smaller as possible over the whole INDDMY_MD area to maintain CMP uniformity.||=|0|
|S IND_MD.R.14|It is prohibitive to have My, VIAy, Mr, and VIAr in your Inductor T design.||||
|h IND_MD.DN.6|S Maximum density of INDDMY_MD in whole chip||≤|5%|
|a n IND_MD.DN.7 g|M Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12µm) over any 50 µm x 50 µm area (stepping in 25 µm increments) except C Mz which is used as top metal layer||≤|90%|
|h IND_MD.DN.8|Maximum M1/Mx/Mz density within (INDDMY_MD SIZING 12µm) C a over any 100 µm x 100 µm area (stepping in 50 µm increments) i except Mz which is used as top metal layer.||≤|80%|
|IND_MD.DN.9|o I n M1/Mx/Mz metal density over the whole chip (include INDDMY_MD) C if you have INDDMY_MD.||≥|20%|
|IND_MD.R.15|f i A 0.01um checking tolerance is allowed for the rules: IND_MD.W.1, T d IND_MD.W.2, IND_MD.W.3, IND_MD.W.4, IND_MD.W.7, e e IND_MD.S.1, IND_MD.S.2, IND_MD.S.3, IND_MD.S.4, IND_MD.S.5 1 and IND_MD.R.20||||
|IND_MD.R.16|c n 2 h t A 0.01 µm checking tolerance in the region of [(INDDMY_MD) 8 i . a SIZING 18µm] is allowed for the listed regular logic rules in “T-N65- 5 1 CL-DR-001”:, RV.S.1, RV.EN.1, AP.W.1, AP.W.2, AP.S.1 and & 7 l 0 AP.EN.1. Note: DRC implement 0.01µm tolerance on Vertical, I I Horizontal and 45-degree bent.||||
|IND_MD.R.21®U|/ n 2 n 0 3 f The inductor performance impact by the extra-added dummy pattern 9 d o must be taken care by designers. When other devices, patterns or / . r metal routing are put within IMDDMY_MD, the extra parasitic, device 2 P m couplings and model accuracy issue also must be taken into 0 consideration by designers.||||
|Waive items|r 1 o Tsmc waive following items for inductor by INDDMY_MD layer:, 2 Mu.DN.2L, Mx.DN.1L, Mz.DN.1L and M1.DN.1L|t a|||


Notes:
###### 1. Logic rules are applied in the region of (INDDMY_MD NOT (INDDMY_COIL SIZING16um)) 2. Special inductor dummy utility provides an option to auto-generate specific dummy metal within (INDDMY_MD NOT INDDMY_COIL) to lower the inductor performance degradation caused by dummy fill. But the real inductor performance impact by these extra-added dummy metal patterns still must be taken care by designer.  3. The dummy generation utility inserts floating dummy metal patterns into the region outside (INDDMY_MD SIZING 2.5 µm) and dummy OD/PO inside and outside INDDMY_MD 4. Due to the layout on-grid requirement, a 0.005µm rule check tolerance is applied to the 45-degree patterns within the region of (INDDMY_MD SIZING 12 µm).

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 252 of 705
whole or in part without prior written permission of TSMC.


-----

###### Figure 4.6.8.2.1

 Figure 4.6.8.2.2


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 253 of 705
whole or in part without prior written permission of TSMC.


-----

###### Figure 4.6.8.2.3

 Figure 4.6.8.2.4


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 254 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.6.8.3 Layout Rules for Inductors with INDDMY_HD Layer
 For better process uniformity, a special dummy layer called “INDDMY_HD” (CAD layer: 144;38) is offered to define logic inductor region.  All the inter-vias/inter-metals are allowed within INDDMY_HD region on the premise that all the related logic design rules has been followed well, especially for the inter-layer metal density rules. All the rules within INDDMY_HD follow general logical rules. Please be noted “INDDMY_HD” can only be used for inductor devices,
Notes:
###### 1. Special inductor dummy utility provides an option to auto-generate specific dummy metal within INDDMY_HD to lower the inductor performance degradation caused by dummy fill. But the real inductor performance impact by these extra-added dummy metal patterns still must be taken care by designer. 2. The dummy generation utility inserts floating dummy metal patterns into the region outside (INDDMY_HD SIZING 2.5 µm) and dummy OD/PO inside and outside INDDMY_HD. 3. INDDMY_HD rules are allowed to build an inductor element in terms of process, customers need to take care the SPICE model /LVS flow by themselves when using INDDMY_HD layer to design inductor. 4. The inductor performance impact by the extra-added dummy pattern must be taken care by designer. When other device, patterns or metal routing are put within IMDDMY_HD, the extra parasitic, device couplings and model accuracy issue also must be taken into consideration by designers.
 Figure 4.6.8.3.1


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 255 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.6.8.4 Inductor Guidelines
 TSMC offered a variety of ways to construct inductor devices for MS/RF circuit design need:  1. To achieve lower inductor series resistance, a >3um ultra thick Cu metal (Mu) process is offered and its associated process design rule is listed in section 4.6.8.  2. In section 4.6.9.1 below, we used the inductor offered in TSMC PDK as examples to briefly illustrate the basic guidelines and elements for constructing various inductors such as standard (simple spiral), symmetric and central-tap inductors.  
 4.6.8.5 Introduction to PDK Inductor


###### 1. TSMC PDK offered octagonal inductors in the 65nm technology node apply to the top metal scheme of regular thick metal layer(s) (Mz) or ultra thick metal layer (Mu). As summarized in the Table 4.6.9.1, four kinds of top metal scheme inductors are provided, and the offerings for each top metal scheme option include three different layout configurations: standard (STD), symmetric (SYM) and center-tap (CT). 2. The symmetric type inductor can be used both as single-ended mode or differential mode. 3. Inductors implemented by 5KA (My) and 12.5KA (Mr) thick metal layer(s) are not supported by the TSMC PDK. 4. The offered inductors are fabricated on top of P-substrate that specified/implemented by an NT_N implantation-blocking layer (CAD layer:11, that adds no extra mask/process cost). The offered inductor is 3-Terminal including two signal terminals and the third terminal for grounded guard-ring (CT type inductor has the fourth terminal for center-tap connection). 5. The INDDMY dummy layer(s) (CAD layer:144) is needed to identify the inductor with very low metal density within the inductor, the DRC (design rule check) deck will check the INDDMY identified region by inductor related/specific rules. The INDDMY layer cannot be used for other applications (for inductor only), and allowed maximum density of INDDMY in whole chip is 5% (rule IND.DN.6). The inductor with different kinds of metal scheme and configuration type has its corresponding INDDMY dummy layer for LVS purpose (Table 4.6.9.1). 6. The INDDMY dummy layer blocks the automated generation of dummy OD/PO/Metal patterns (dummy Al-RDL patterns will not be generated). 7. The dummy OD/PO/Metal patterns make better pattern uniformity and better metal CMP uniformity over the silicon wafer. 8. Table 3.5.11 shows the PDK inductor truth table (where the inductor with most metal layers scheme is illustrated). 9. From the inductor model accuracy point of view, other devices or metal patterns is not allowed to be placed below/above the offered inductors, as the magnetic flux and the resulted inductor performance will be affected by the extra-added parts. If other devices, patterns or metal routing (not generated by PDK itself) are added into the region below/above the PDK inductor, the resulted extra parasitic and model inaccuracy must be taken into consideration by designers. 10. The PDK inductor layout parameters in 65nm node are listed in Table 4.6.9.2. The corresponding temperature effect and corner cases are also included; please refer to the model documents for model scope and other details.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 256 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 4.6.8.5.1 Summary of inductor metal scheme option and corresponding INDDMY layer

INDDMY Layer Usage

PDK Inductor Scheme
Inductor Type (CAD

[Mtop-2+Mtop-1+Mtop+(AP-RDL)] layer;datatype) Mtop-2 Mtop-1 Mtop AP-RDL

standard spiral_std_mu_z INDDMY (144;0) v v

Mx+Mz+Mu

symmetric spiral_sym_mu_z INDDMY (144;1) v v

(Top Metal: M5 ~ M9)

center-tap spiral_ct_mu_z INDDMY (144;2) v v v

standard spiral_std_mu_a INDDMY (144;6) v v

Mx+Mu+Al-RDL

symmetric spiral_sym_mu_a INDDMY (144;7) v v

(Top Metal: M5 ~ M8)

center-tap spiral_ct_mu_a INDDMY (144;8) v v v

standard spiral_std_mza_a INDDMY (144;9) v v

Mx+Mz+Al-RDL

symmetric spiral_sym_mza_a INDDMY (144;10) v v

(Top Metal: M5 ~ M8)

center-tap spiral_ct_mza_a INDDMY (144;11) v v v

###### 1. Thickness of Mx/Mz/Mu/Al-RDL=0.22um/0.9um/3.4um/1.45um. 2. When Al-RDL adopted, allowed min width in 45-degree is around 7.5um {>[3*(2^0.5)+1.5*2]} due to  3umx3um RV size. 3. The naming in "Inductor Type" column illustrates the individual inductor structures, e.g. "spiral_std_mu_z" means "inductor", "standard type", "Mu layer spiral" and "Mz layer underpass", respectively.
 Table 4.6.8.5.2 PDK inductor layout parameters

|PDK Inductor Scheme [M +M +M +(AP-RDL)] top-2 top-1 top|Inductor Type|Col3|INDDMY (CAD layer;datatype)|Layer Usage|Col6|Col7|Col8|
|---|---|---|---|---|---|---|---|
|||||M top-2|M top-1|M top|AP-RDL|
|Mx+Mz+Mu (Top Metal: M5 ~ M9)|standard|spiral_std_mu_z|INDDMY (144;0)||v|v||
||symmetric|spiral_sym_mu_z|INDDMY (144;1)||v|v||
||center-tap|spiral_ct_mu_z|INDDMY (144;2)|v|v|v||
|||||||||
|||||||||
|||||||||
|S Mx+Mu+Al-RDL (Top Metal: M5 ~ M8)|standard|spiral_std_mu_a|INDDMY (144;6)|||v|v|
||symmetric|spiral_sym_mu_a|INDDMY (144;7)|||v|v|
||T center-tap|spiral_ct_mu_a|INDDMY (144;8)||v|v|v|
|h a Mx+Mz+Al-RDL n (Top Metal: M5 ~ M8)|S standard|spiral_std_mza_a|INDDMY (144;9)|||v|v|
||symmetric|spiral_sym_mza_a|INDDMY (144;10)|||v|v|
||M center-tap|spiral_ct_mza_a|INDDMY (144;11)||v|v|v|


GDIS(gdis)(um) distance from guard-ring to spiral
1PxM(lay) top metal layer

|W(w)(um)|1 c spiral track width|
|---|---|
|N(nr)|2 h 8 number of turns|
|R(rad)(um)|. inner radius|
|GDIS(gdis)(um)|1 & distance from guard-ring to spiral|
|1PxM(lay)|0 I / top metal layer|


Standard


Symmetric


Center-Tap


GND GND GND

###### Figure 4.6.8.5.1 PDK inductor top-view illustration

|2 P 0 r PPoorrtt11 PPoorrtt22 1 o NN==33 2 22RR GGNNDD|m PPoorrtt11 PPoorrtt22 a NN==33 t m i o o n 22RR t i o n CCTT GGNNDD|
|---|---|


Port1 Port2

N=3

2R

GND


N=2.5

GDIS

Port1 2R Port2
W s

INDDMY edge

GND


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 257 of 705
whole or in part without prior written permission of TSMC.


Port1 Port2

N=3

2R

CT

GND


-----

###### 4.6.9 Guidelines for Placing Chip Corner Stress Relief (CSR) Patterns Please follow most updated logic rule in the section 4.5 for CSR placing guidelines and rules for non-Mu design.  For Mu design, some CSR design rules need to be revised as the following.

Rule No. Description Label Rule
TSMC provide some sample gds files for different metal options.
For non-Mu process, please refer to most updated logic rule in the section 4.5 archived sample gds files.
For Mu process, two gds examples are archived along with this document: “N65_Mu_SR_02132007.gds” and
“N65_Mu_SR_09282009_WLCSP.gds”.
All of rules and guidelines defined in most updated logic rule in the section 4.5 are still valid except below rules:
CSR.EN.10 Top metal enclosure of L-slot [perpendicular to the direction of the L- ≥ 27
C’
slot length] (Except WLCSP sealring region). (This is for Mu design) ≤ 29

Metal layers of sealring corners can only exist isosceles triangle for
WLCSP sealring region.
An empty isosceles triangle area must exist butted to the WLCSP

CSR.EN.10.1

sealring outside corner.

Minimum length of isosceles triangle ≥ 17
C’
Maximum length of isosceles triangle ≤ 18

###### Example: For a design with 6M: 3x1z1u.   Step 1: Locate the “3x1z1u” column under “1P6M” in the metallization options table above. Delete unused metal and via layers: (54;0), (35;0), (55;0),(36;0),(56;0),(37;0) . Step 2: Re-assign CAD ID for the layers denoted with “*”, from VIA7(57;40), (38;40), (58;40) and (39;60), respectively, to VIA4(z)(54;40), (35:40), (55:40) and (36:60) to match with your metallization scheme.

|Rule No.|Description|Col3|Label|Col5|Rule|
|---|---|---|---|---|---|
|TSMC provide some sample gds files for different metal options. S T For non-Mu process, please refer to most updated logic rule in the section 4.5 archived sample gds files. h For Mu process, two gds examples are archived along with this document: “N65_Mu_SR_02132007.gds” and S “N65_Mu_SR_09282009_WLCSP.gds”.||||||
|a M All of rules and guidelines defined in most updated logic rule in the section 4.5 are still valid except below rules:||||||
|n g CSR.EN.10||C Top metal enclosure of L-slot [perpendicular to the direction of the L- slot length] (Except WLCSP sealring region). (This is for Mu design)|C’|≥|27|
|||||≤|29|
|h CSR.EN.10.1||C a Metal layers of sealring corners can only exist isosceles triangle for i o WLCSP sealring region. I n An empty isosceles triangle area must exist butted to the WLCSP sealring outside corner.||||
|||C f i Minimum length of isosceles triangle|C’|≥|17|
|||T d Maximum length of isosceles triangle||≤|18|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 258 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.6.10 Seal-Ring Rule
 Please follow exactly the schematic diagram below for seal-ring layout (as in the GDS example “N65_Mu_SR_02132007.gds” and “N65_Mu_SR_09282009_WLCSP.gds” ). Now, DRC cannot fully check these pattern dimensions in the Mu seal-ring sample layout. If you do not use these dimensions as the schematic diagram below, please consult with TSMC. In the following figure, the 10 µm region for assembly isolation is for reference only. The mentioned assembly isolation region depends on the capability of assembly house. If seal ring is added by TSMC, TSMC will add assembly isolation and seal-ring structure at the same time. AlCu pad (AP)/Polyimide (PM) can be generated by logic operation only for non-flip-chip product.

Rule No. Description Rule

|Sh AlCu pad (A|TS AP)/Polyimide (PM) can be generated by logic operation only for non-flip-ch|hip pro|oduct.|
|---|---|---|---|
|h Rule No.|Description||Rule|
|a VIAu.W.2|S M Width of VIAu connect to Mu bar. n VIAu bar is only allowed in seal ring and fuse protection ring. g C SEALRING layer (CAD layer: 162 for both seal-ring and fuse protection ring) h is a Must to cover VIAu bar if VIAu bar is used.|=|0.36|
|SR.EN.2|C a (OD interact seal ring) enclosure of metal with the outer edge of seal ring. i o (Only for Mu seal-ring)|≥≥≥≥|2.0|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 259 of 705
whole or in part without prior written permission of TSMC.


-----

###### Cross-sectional view of seal ring

 outer CB edge


###### CB opening at 4 chip corners run 90º, not along the Seal Ring (top view)


###### Seal Ring 10 µm
 view)

 outer edge

 CB2


###### Seal Ring 10 µm
 view)

 outer edge


###### Seal Ring 10 µm
 view)

 outer edge

 CB2
 Dual Passivation


###### 2 µµµµm 2 µµµµm 2.5 µµµµm 3.5 µµµµm

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 260 of 705
whole or in part without prior written permission of TSMC.

|ter CB CB opening ge corners run Seal Ring along the Se 10 µm view) outer edge AP T CB2 S 1 µµµµm 2 µµµµm Dual Passivation M CB1 C 2 µµµµm h M9 (Mu) 2.5 µµµµm|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Col19|Col20|Col21|Col22|Col23|Col24|Col25|Col26|Col27|Col28|Col29|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|||||Dual Passivation CB1|||||||||||||||||||||||||
||C||||||2.5 µµµµm||||||||||||||||||||||
|a i V8|||||C|o|||||||||||||||||||||||
|I C M8 (Mz)|||||||n||||||||||||||||||||||
|T Line VIA V7||||||f i d Square VIA|||||||||||||||||||||||
|M7 (Mx)|e||||||e||||||||||||||||||||||
|V6|||c|||n 1|||||||||||||||||||||||
|M6 (Mx)|h||||||8 2|i t|||||||||||||||||||||
|V5|||.|||5||||a|||||||||||||||||||
|M5 (Mx)|1||||||7 &|l|||||||||||||||||||||
|V4|||/ 0|||2 I||||||I|n||||||||||||||||
|M4 (Mx)|0||||||n|f 3|||||||||||||||||||||
|V3|||||9|. d||||||||||||o|||||||||||
|M3 (Mx)|/||||||2|r|||||||||||||||||||||
|V2||||||P 0|||||||||||||||||m||||||
|M2 (Mx)|||||||1|a o r|||||||||||||||||||||
|V1||||||2|||||||||||||||||||||t|i|
|M1||||||||m|||||||||||||||||||||
|CO||||||||o i t o|||||||||||||||||||||


###### Seal Ring 10 µm
 view)

 outer edge


-----

###### Cross-sectional view of seal ring for WLCSP

 outer edge


###### outer edge


###### AP & CB


###### 2um 2 um 2.5 um 3.5um

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 261 of 705
whole or in part without prior written permission of TSMC.

|oouutteerr eeddggee uutteerr ddggee AAPP && CCBB T CCBB22 S AAPP M 11uumm 22uumm 22uumm 11uumm 11uumm|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Col19|Col20|Col21|Col22|Col23|Col24|Col25|Col26|Col27|Col28|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|11uumm||||||||||||||||||||||||||||
|C h DDuuaall PPaassssiivvaattiioonn CCBB//CCBBDD 22uumm||||||||||||||||||||||||||||
|a MM99 ((MMuu)) i|C|||||22..55 uumm||||||||||||||||||||||
|I C VV88|||||n o|||||||||||||||||||||||
|MM88 ((MMzz))||||||d i f||||||||||||||||||||||
|VV77 LLiinnee VVIIAA||T|e||e SSqquuaarree VVIIAA 1|||||||||||||||||||||||
|MM77 ((MMxx))|c|||||2|n|||||||||||||||||||||
|VV66|||h||8||||i t|||||||||||||||||||
|MM66((MMxx))|. 1|||||5|a|||||||||||||||||||||
|VV55|||0||7 &||||||l||I|||||||||||||||
|MM55 ((MMxx))|/|||||n I|n 2|||||||||||||||||||||
|VV44|||0||||||3||||||||f|||||||||||
|MM44 ((MMxx))|9|||||. d /|o|||||||||||||||||||||
|VV33|||||2|||||||||||||||||r||||||
|MM33 ((MMxx))||||||0|m r P|||||||||||||||||||||
|VV22|||||1||||o||||||||||||||||||a|
|MM22 ((MMxx))||||||2||||||||||||||||||||||
|VV11|||||||||||m|||||||||||||||||
|MM11|||||||o|||||||||||||||||||||
|t i o CCOO n||||||||||||||||||||||||||||


-----

###### Top view of seal ring

 Scribe 2 µµµµm 2 µµµµm 2.5 µµµµm 3.5 µµµµm Assembly
 isolation
 line
 A A A A


###### B


###### B


###### CO/VIAx C

 D
 C
 (Adjacent via array)

 CAD Layer 162 B B CAD Layer 162 (Seal Ring) D C (Seal Ring)
 (Adjacent via array)

 Scribe line 2 µµµµm 2 µµµµm 2.5 µµµµm 3.5 µµµµm

 A1 A A A
 E F

 B

 VIAz C
 C C 

 C
 C

 B C
 CAD Layer 162 D
 CAD Layer 162
 (Seal Ring)
 (Seal Ring)
 (Adjacent via array)

 Top view for Seal-Ring structure

|2 µµµµm|Col2|Col3|
|---|---|---|
|2 µµµµm A A E|||
||||
|S T|M||
||||
||||
||||
||||

|Col1|3.5 µµµµm|Col3|Col4|Col5|Col6|
|---|---|---|---|---|---|
||3.5 µµµµm A A F|||||
|||||||
|||||||
|||||||
|||||||
|||||||
|||||||
|||||||

|C C IC Te ) A1 A 1 2 µµµµm|Col2|C Co A 1|
|---|---|---|
|T E e|||
||||
||0 c / 0 1||
|||h|
|||.|
||||
||||
||||
|||9|

|3.5 µµµµm A A d e F n t i a 5 l 7 I 2 n 3 f o . r C|Col2|Col3|Col4|Col5|Col6|A|
|---|---|---|---|---|---|---|
||n|o f n I l a 3 i|||||
|5|t||||||
||||||||
||||||||
|7|2||||||
||||||||
|3 .||3|||||
|||||C|||

|Layer|Width|A/A1|B|C/C1|t i D|E|n F|
|---|---|---|---|---|---|---|---|
|CO|0.09|0.275/NA|0.185|0.37/NA|o 0.14|1.27|2.77|
|VIAx (VIA1~VIA6)|0.1|0.27/NA|0.18|0.36/NA|n 0.13|1.26|2.76|
|VIAz/VIAu (VIA7, VIA8)|0.36|0.38/0.30|0.28|0.56/0.54|0.38|C 0.68|2.02|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 262 of 705
whole or in part without prior written permission of TSMC.


-----

###### For other layers:
 : Digitized area is clear on mask.        : Digitized area is dark on mask.


###### Assembly isolation Seal Ring

|ssembly isolat|Seal Ring tion|
|---|---|
|10 µµµµm|Seal Ring 10 µµµµm|
|||
|n a|M S T|
|g|C|
|h||
|a|C|
|i|o|
||I|
||f n C|
|||


###### 5 µµµµm


DNW (119) D
OD (120) D
PW1V (191) D
NW1V (192) D
PW2V(193) D
NW2V (194) D
VTC N(112 D
OD2 (132) C
Poly (130) C
N1V (114) D
P1V (113) D
N2V (116) D
P2V (115) D
NP (198) D
PP (197) D
ESD (111) D
RPO (155) D
CO (156) D
M1 (360) D
VIA1 (378) D
M2 (380) D
VIA2 (379) D
M3 (381) D
VIA3 (373) D
M4 (384) D
VIA4 (374) D
M5 (385) D
VIA5 (375) D
M6 (386) D
VIA6 (376) D
M7 (387) D
VIA7 (377) D
M8 (388) D
VIA8 (372) D
M9(389) D
CB (107) D
AP (307) C
FUSE (395) D
PM (009) D
VTH P(127) D
VTH N(128 D
VTL P(117) D
VTL N(118) D

|Layer|Scribe line|
|---|---|
|DNW (119)|D|
|OD (120)|D|
|PW1V (191)|D|
|NW1V (192)|D|
|PW2V(193)|D|
|NW2V (194)|D|
|VTC N(112|D|
|OD2 (132)|C|
|Poly (130)|C|
|N1V (114)|D|
|P1V (113)|D|
|N2V (116)|D|
|P2V (115)|D|
|NP (198)|D|
|PP (197)|D|
|ESD (111)|D|
|RPO (155)|D|
|CO (156)|D|
|M1 (360)|D|
|VIA1 (378)|D|
|M2 (380)|D|
|VIA2 (379)|D|
|l M3 (381)|D|
|I VIA3 (373)|D|
|n M4 (384)|D|
|f VIA4 (374)|D|
|o M5 (385)|D|
|r VIA5 (375)|D|
|M6 (386)|m D|
|VIA6 (376)|D|
|M7 (387)|a D|
|VIA7 (377)|t i D|
|M8 (388)|o D|
|o VIA8 (372)|D|
|t i M9(389)|D|
|o CB (107)|D|
|AP (307)|C|
|n FUSE (395)|D|
|PM (009)|C D|
|VTH P(127)|D|
|VTH N(128|e D|
|VTL P(117)|n D|
|VTL N(118)|t D|


Chip edge Window edge

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 263 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.7 RV Layout Rules (CB VIA hole)

 4.7.1 RV Layout Rules (CB VIA hole) for Wire Bond
 • CB-VD mask (306) is generated by the logical operation of CB (CAD layer: 76) and RV (CAD layer: 85). 
 • You must consider the RV counts to provide enough current for ESD requirements. Therefore, it’s recommended to make as many RV holes as possible.

|S recommen|T nded to make as many RV holes as possible.|Col3|Col4|Col5|
|---|---|---|---|---|
|S Rule No.|T Description|Label||Rule|
|h RV.W.1.WB|S Width (Square) (maximum =minimum) {Not inside seal ring}|A|=|3|
|a RV.S.1.WB|Space|B|≥|3|
|n RV.S.3.WB|M Space to CB/CB2/FW/FW(AP) [Overlap is prohibited]|D|≥|6|
|RV.EN.1.WB|g C Enclosure by Mtop {Not inside seal ring}|C|≥|1.5|
|RV.R.1.WB|h C a A 45-degree rotated RV is prohibited. (Except WLCSP seal ring region)||||
|RV.R.2.WB|i o {CB inside CB2} enclosure by CB2 (CB and CB2 must draw same I n size and identical shape)|E|=|0|


###### RV:

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 264 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.7.2 RV Layout Rules (Passivation-1 VIA Hole) for Flip Chip
 • CB-VD mask (306) is generated by the logical operation of CBD (CAD layer: 169) or RV (CAD layer: 85).
 • You must consider that RV counts can provide enough current for ESD requirements. Therefore, it is recommended to make as many RV holes as possible.

Rule No. Description Label Rule

Width (Square) (maximum =minimum) {NOT INSIDE FW(AP) or seal
RV.W.1.FC A = 3
ring}

RV.S.1.FC Space B ≥ 3

RV.S.2.FC Space to UBM [Overlap is prohibited] D ≥ 0

RV.EN.1.FC Enclosure by Mtop {Not inside seal ring} C ≥ 1.5

A 45-degree rotated RV is prohibited. (Except WLCSP seal ring
RV.R.1.FC
region)

{CBD inside CB2} enclosure by CB2 (For ground-up design, CBD
RV.R.3.FC E = 0
and CB2 must draw same size, and identical shape.)

###### RV:

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|RV.W.1.FC|Width (Square) (maximum =minimum) {NOT INSIDE FW(AP) or seal ring}|A|=|3|
|S RV.S.1.FC|Space|B|≥|3|
|h RV.S.2.FC|T Space to UBM [Overlap is prohibited]|D|≥|0|
|a RV.EN.1.FC|S Enclosure by Mtop {Not inside seal ring}|C|≥|1.5|
|n RV.R.1.FC|M A 45-degree rotated RV is prohibited. (Except WLCSP seal ring g C region)||||
|RV.R.3.FC|h {CBD inside CB2} enclosure by CB2 (For ground-up design, CBD a C and CB2 must draw same size, and identical shape.)|E|=|0|


C


A

UBM C C

D C

A, AA, AA, AA, A

RVRVRV CBD/CB2 E

Mtop

Mtop

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 265 of 705
whole or in part without prior written permission of TSMC.

|fide al shape.)|Col2|)|
|---|---|---|
|d e CCCC n RRRRVVVV AAAA t CCCC CCCC CCCC 5 7 BBBB 2 MMMMttttoooopppp 3 d CCCC . RRRRVVVV AAAA CCCC CCCC P CCCC AAAA,,,, AAAA r|||
||RRRRVVVV||
||P AAAA,,,,|AAAA r|


-----

###### 4.8 AP-MD Layout Rules

 4.8.1 AP-MD Layout Rules for Wire Bond

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|AP.W.1.WB|Width {Interconnection only} {NOT INSIDE FW(AP) or seal ring}|A|≥|3|
|AP.W.2.WB|Maximum width {Interconnection only} {NOT INSIDE CB OR CB2}|A1|≤|35|
|S AP.W.2.WBU|T Recommended total width of BUS line [Connect with bond pad]|A’|≥|10|
|h a AP.W.3.WB n|S AP hole width for 28KÅ AP, except < 100 inner 90-degrees vertex of M AP holes [width < 3µm] within window 100µm x 100µm, stepping 50µm.|H|≥|3|
|g AP.S.1.WB|C Space (except space in the same polygon and in {CB2 SIZING 5um} h region)|B|≥|2|
|AP.S.1.1.WB|C a {AP AND [CB2 sizing 3]} space to {AP AND [CB2 sizing 3]}, or space i o to AP routing (Except spacing in the same polygon)|B1|≥|2.5|
|AP.S.2.WB|I n Space to FW_CU/FW_AP [(Overlap FW_CU)/ (Cut FW_AP) is C f prohibited]|D|≥|5|
|AP.S.3.WB|i Space to LMARK [Overlap is prohibited, except seal-ring]|E|≥|5|
|AP.S.4.WB|T d e e Space to CB2/PM [Overlap is prohibited, except bond pad region 1 and seal ring]|F|≥|3.5|
|AP.EN.1.WB|c n 2 Enclosure of RV {NOT INSIDE seal ring}|C|≥|1.5|
|AP.EN.2.WB|h t 8 i . Enclosure of CB/CB2|C1|≥|1.5|
|AP.DN.1.WB|a 5 1 & l 7 0 AP density across full chip I I||≥|10%|
||||≤|70%|
|AP.R.1.WB U|/ n 2 n Maximum chip size for wire bond using AP-MD routing. Need to add 0 d 3 f 9 o polyimide layer for wirebond using AP-MD routing for die size >= . 100mm2.||≤|100 mm2|


###### AP-MD:

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 266 of 705
whole or in part without prior written permission of TSMC.


-----

###### 4.8.2 AP-MD Layout Rules for Flip Chip

Rule No. Description Label Rule

AP.W.1.FC Width {Interconnection only} {NOT INSIDE FW(AP) or seal ring} A ≥ 3

Maximum width {Interconnection only} {NOT INSIDE UBM, CBD or
AP.W.2.FC A1 ≤ 35
CB2}

AP.W.2.FC[U] Recommended total width of BUS line [Connect with bump pad] A’ ≥ 10

AP hole width for 28KÅ AP, except < 100 inner 90-degrees vertex of
AP.W.3.FC AP holes [width < 3µm] within window 100µm x 100µm, stepping H ≥ 3
50µm.

Space (except space in the same polygon and in {UBM SIZING 5um}
AP.S.1.FC B ≥ 2
region)

Space to FW_CU/FW_AP [(Overlap FW_CU)/ (Cut FW_AP) is
AP.S.2.FC D ≥ 5
prohibited]

AP.S.3.FC Space to LMARK [Overlap is prohibited, except seal-ring] E ≥ 5

Space to CB2/PM [Overlap is prohibited, except UBM region and
AP.S.4.FC F ≥ 3.5
seal ring]

AP.EN.1.FC Enclosure of RV {Not inside seal ring} C ≥ 1.5

≥ 10%
AP.DN.1.FC AP density across full chip

≤ 70%

###### AP-MD:

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|AP.W.1.FC|Width {Interconnection only} {NOT INSIDE FW(AP) or seal ring}|A|≥|3|
|AP.W.2.FC|Maximum width {Interconnection only} {NOT INSIDE UBM, CBD or CB2}|A1|≤|35|
|AP.W.2.FCU|Recommended total width of BUS line [Connect with bump pad]|A’|≥|10|
|AP.W.3.FC|AP hole width for 28KÅ AP, except < 100 inner 90-degrees vertex of AP holes [width < 3µm] within window 100µm x 100µm, stepping 50µm.|H|≥|3|
|S h AP.S.1.FC|T Space (except space in the same polygon and in {UBM SIZING 5um} region)|B|≥|2|
|a AP.S.2.FC|S Space to FW_CU/FW_AP [(Overlap FW_CU)/ (Cut FW_AP) is M prohibited]|D|≥|5|
|n AP.S.3.FC|Space to LMARK [Overlap is prohibited, except seal-ring]|E|≥|5|
|g AP.S.4.FC|C h Space to CB2/PM [Overlap is prohibited, except UBM region and seal ring]|F|≥|3.5|
|AP.EN.1.FC|C a i Enclosure of RV {Not inside seal ring}|C|≥|1.5|
|AP.DN.1.FC|o I n C AP density across full chip f||≥|10%|
||||≤|70%|


###### AP-MD


###### C

 C


###### AP-MD

|Col1|Col2|Col3|Col4|
|---|---|---|---|
|||RRVV||
|||||


###### C
 F

 C CB2 (or PM) RV A, A1, AA, A1, A
 AP-MD

 C
 D E

 FW
 LMARK

 Mtop

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 267 of 705
whole or in part without prior written permission of TSMC.

|1 C RV C C RV C|tial I 285723 h. &Ind. Promo 10/09/2012 C A, A1, A     CBD/CB2 B C     B|
|---|---|
|RRVV|AA,, AA11,, AA AP-MD|
|CC DD EE FW LMARK Mtop||


-----

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 268 of 705
whole or in part without prior written permission of TSMC.


-----

###### 5 Wire Bond, Flip Chip and Interconnectio n Design Rules 

 Please refer to T-000-CL-DR-017.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 269 of 705
whole or in part without prior written permission of TSMC.


-----

###### 6 N55 Design Information


###### 6.1 Overview
 This chapter provides all the rules and reference information for the design and layout of integration circuits using TSMC 55 nm CMOS LOGIC 1P9M (single poly, 9 metal layers), salicide, Cu technology. 



###### • TSMC offers N55 process –90% linear shrinkage from N65 layout dimension.

 • CLN55GP: Provides N65G/GP products with 90% linear shrinkage for the die area saving purpose. N55GP offers dual-gate oxide process for 1.0V core and, 1.8V, 2.5V, 3.3V I/O devices.

 • CLN55LP: Provides CLN65LP products with 90% linear shrinkage for the die area saving purpose. CLN55LP offers dual-gate oxide process for 1.2V core and 2.5V I/O devices.



###### • CMN55LP: Based on CLN55LP process with extra process steps for mixed signal/ RF application. It includeds metal-oxide-metal (MOM) capacitor and ultra thick metal (Mu=UTM; 34KA) for inductor. CMN55LP is a low-power product for RF and mixed signal applications with a 1.2V core design, and with 2.5V I/O option. 
 • TSMC offers one kind of inter-layer metal (Mx) and four kinds of top-layer metal (Mz/ My/ Mr/ Mu):
 • Mx: Inter-layer Metal, W/S=0.1µm/0.1µm.
 • Mz (4XTM): top metal pitch is four times of Mx pitch (W/S=0.4µm/0.4µm).
 • My (2XTM): top metal pitch is two times of Mx pitch (W/S=0.2µm/0.2µm) for CLN55, not for CMN55.
 • Mr: top metal pitch is five times of Mx pitch (W/S=0.5µm/0.5µm) for CLN55, not for CMN55. 
 • Mu: top metal for inductor metal of CMN55.
 • X-metal and second Inter-layer Metal (My) are not offered.
 • TSMC N55 generation does not support MIM capacitor.
 • You must complete all GDS and DRC related efforts in N65 level, i.e. follow N65 design rules and N55 non-shrinkable rules to tape out. TSMC will shrink the GDS to N55 while mask making.


###### 6.1.1 General Logic Design Specifications 

 • The drawn dimension in N55 tape-out needs to follow N65 rules and the non-shrinkable rules of this chapter, then TSMC will have a 90% linear shrinkage during mask making.
 • Designers must assess the shrinkage impact on critical circuits, such as PLL, analog and IO circuits.
 • Seal ring and chip corner stress relief pattern (CSR) are shrinkable. If you want to draw your own seal ring and CSR, you need to follow the CLN65 seal ring and CSR rules in chapter 4.
 • Designers may consider a direct 110% size-up at the CLN65 level to maintain the circuit performance (for example: matching circuits, current-driving at IO circuits).
 • It’s recommended to use 1 nm design grid on 110% size-up IP layout to minimize the device layout mismatch due to data truncation or grid snapping. It may occur 5nm layout mismatch when snapping the design grid to 5nm on 110% size-up circuit. You should pay attention on the performance impact on the size-up circuits, especially on OD and PO layout. Please refer to the “ 110% Size-up” section 6.5.3 for details. You could also consult with the TSMC Design Support Department about the size-up procedure.
 • For newly developed IP, a compatible design for N65 and N55 is recommended. Please consider the following guidelines besides non-shrinkable rules
 • 10nm design grid for critical device layout for both device parameters and device coordinates. Thus, avoid the device mismatch caused by grid snapping (no matter for 110% size-up or direct shrink flow).
 • Avoid using 45∘lines. If 45∘shape is necessary, use 10nm grid for both endpoints of 45∘lines. Thus, avoid skewed lines no matter for size-up or direct shrink flow.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 270 of 705
whole or in part without prior written permission of TSMC.


-----

###### 6.1.2 SRAM Design Specifications

 • You can prepare SRAM by 1. Consult with 3[rd] party venders; or  2. Use TSMC’s silicon proven SRAM bit cells (N55) to build the configuration; or 3. Use self-own SRAM cell. Please contact TSMC to perform a mandatory bit cell review.
 • The following SRAM cells are silicon proven in TSMC.

|Process Type|N55|Col3|Col4|
|---|---|---|---|
|Cell Size (before shrunk) T (N65 drawn dimension)|0.525um2|0.62um2|0.974um2|



###### • Please follow SRAM rules and recommendations in the chapter 4.

 6.2 Non-shrinkable Layout Rules


###### 6.2.1 Purpose:
 A set of non-shrinkable rules are defined to meet the below requirements: 1. The limitation of the silicon process step, testing probing, laser repair and assembly. 2. Prevent DRC false errors from 110% size up steps. 3. Except the non-shrinkable rules in the following section, other rules (please refer to chapter 4) are shrinkable.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 271 of 705
whole or in part without prior written permission of TSMC.


-----

###### 6.2.2 Stress Migration and Wide Metal Spacing Rules Adjustment

 • The rules listed in the below table are adjusted to avoid DRC false alarm on 110% size-up circuits.



###### • Except 110% size-up circuits, other circuits have to follow the stress migration and wide metal spacing rules in chapter 4. However, the following rules will be met automatically as long as rules in Chpater 4 are met.

Rule No Description Label Rule

Space [at least one metal line width > 0.22 µm (W1) and the parallel ≥ 0.11
M1.S.2.S
metal run length > 0.42 µm (L1)] (union projection)

Space [at least one metal line width > 0.465 µm (W2) and the parallel ≥ 0.16
M1.S.2.1.S
metal run length > 0.465 µm (L2)] (union projection)

Space [at least one metal line width > 0.20 µm (W1) and the parallel ≥ 0.10
M1.S.2.2.S
metal run length > 0.42 µm (L1)] (union projection)

Space [at least one metal line width > 0.42 µm (W2) and the parallel ≥ 0.12
M1.S.2.3.S
metal run length > 0.465 µm (L2)] (union projection)

Space [at least one metal line width > 1.65 µm (W3) and the parallel ≥ 0.5
M1.S.3.S
metal run length > 1.65 µm (L3)] (union projection)

Space [at least one metal line width > 4.95 µm (W4) and the parallel ≥ 1.5
M1.S.4.S
metal run length > 4.95 µm (L4)] (union projection)

At least two VIAx with space ≤ 0.22 µm (S1), or at least four VIAx with
VIAx.R.2.S space ≤ 0.275 µm (S1’) are required to connect Mx and Mx+1 when
one of these two metals has width and length (W1) > 0.33 µm.

At least four VIAx with space ≤0.22 µm (S2), or at least nine VIAx with
VIAx.R.3.S space ≤ 0.385 µm (S2’) are required to connect Mx and Mx+1 when
one of these two metals has width and length (W2) > 0.77 µm.

At least two VIAx must be used for a connection that is ≤ 0.8 µm (D)
away from a metal plate (either Mx or Mx+1) with length > 0.33 µm (L)

VIAx.R.4.S and width > 0.33 µm (W). (It is allowed to use one VIAx for a

connection that is > 0.8 µm (D) away from a metal plate (either Mx or
Mx+1) with length > 0.33 µm (L) and width > 0.33 µm (W).)

At least two VIAx must be used for a connection that is ≤ 2 µm (D)
away from a metal plate (either Mx or Mx+1) with length > 2.2 µm (L)
and width > 2.2 µm (W).

VIAx.R.5.S

(It is allowed to use one VIAx for a connection that is > 2 µm (D) away
from a metal plate (either Mx or Mx+1) with length > 2.2 µm (L) and
width > 2.2 µm (W).)

At least two VIAx must be used for a connection that is ≤ 5 µm (D)
away from a metal plate (either Mx or Mx+1) with length > 11 µm (L)
and width > 3.3 µm (W).

VIAx.R.6.S

(It is allowed to use one VIAx for a connection that is > 5 µm (D) away
from a metal plate (either Mx or Mx+1) with length > 11 µm (L) and
width > 3.3 µm (W)).

Space [at least one metal line width > 0.22 µm (W1) and the parallel ≥ 0.12
Mx.S.2.S
metal run length > 0.42 µm (L1)] (union projection)

Space [at least one metal line width > 0.44 µm (W2) and the parallel 0.16
Mx.S.2.1.S ≥
metal run length > 0.44 µm (L2)] (union projection)

Space [at least one metal line width > 0.2 µm (W1) and the parallel ≥ 0.11
Mx.S.2.2.S
metal run length > 0.42 µm (L1)] (union projection)

Space [at least one metal line width > 0.4 µm (W2) and the parallel 0.13
Mx.S.2.3.S ≥
metal run length > 0.44 µm (L2)] (union projection)

Space [at least one metal line width > 1.65 µm (W3) and the parallel ≥ 0.5
Mx.S.3.S
metal run length > 1.65 µm (L3)] (union projection)

Space [at least one metal line width > 4.95 µm (W4) and the parallel ≥ 1.5
Mx.S.4.S
metal run length > 4.95 µm (L4)] (union projection)

VIAy.R.2.S At least two VIAy with space ≤ 0.44 µm (S1), or at least four VIAy with
space ≤ 0.55 µm (S1’) are required to connect My and My+1 when one
of these two metals has width and length (W1) > 0.66 µm.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 272 of 705
whole or in part without prior written permission of TSMC.

|met.|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No|Description|Label||Rule|
|S M1.S.2.S|Space [at least one metal line width > 0.22 µm (W1) and the parallel metal run length > 0.42 µm (L1)] (union projection)||≥|0.11|
|h M1.S.2.1.S|T Space [at least one metal line width > 0.465 µm (W2) and the parallel S metal run length > 0.465 µm (L2)] (union projection)||≥|0.16|
|a n M1.S.2.2.S|M Space [at least one metal line width > 0.20 µm (W1) and the parallel metal run length > 0.42 µm (L1)] (union projection)||≥|0.10|
|g M1.S.2.3.S|C Space [at least one metal line width > 0.42 µm (W2) and the parallel h metal run length > 0.465 µm (L2)] (union projection)||≥|0.12|
|M1.S.3.S|C a Space [at least one metal line width > 1.65 µm (W3) and the parallel i metal run length > 1.65 µm (L3)] (union projection)||≥|0.5|
|M1.S.4.S|o I n Space [at least one metal line width > 4.95 µm (W4) and the parallel metal run length > 4.95 µm (L4)] (union projection)||≥|1.5|
|VIAx.R.2.S|C f i At least two VIAx with space ≤ 0.22 µm (S1), or at least four VIAx with T d space ≤ 0.275 µm (S1’) are required to connect Mx and Mx+1 when one of these two metals has width and length (W1) > 0.33 µm.||||
|VIAx.R.3.S|e e 1 c n At least four VIAx with space ≤0.22 µm (S2), or at least nine VIAx with 2 h t space ≤ 0.385 µm (S2’) are required to connect Mx and Mx+1 when 8 i one of these two metals has width and length (W2) > 0.77 µm.||||
|VIAx.R.4.S|. a 5 1 At least two VIAx must be used for a connection that is ≤ 0.8 µm (D) & 7 l 0 away from a metal plate (either Mx or Mx+1) with length > 0.33 µm (L) I and width > 0.33 µm (W). (It is allowed to use one VIAx for a / I n 2 n connection that is > 0.8 µm (D) away from a metal plate (either Mx or 0 d 3 f Mx+1) with length > 0.33 µm (L) and width > 0.33 µm (W).)||||
|VIAx.R.5.S|9 o / . r At least two VIAx must be used for a connection that is ≤ 2 µm (D) 2 P m away from a metal plate (either Mx or Mx+1) with length > 2.2 µm (L) 0 and width > 2.2 µm (W). r 1 o (It is allowed to use one VIAx for a connection that is > 2 µm (D) away 2 from a metal plate (either Mx or Mx+1) with length > 2.2 µm (L) and m width > 2.2 µm (W).)|i t a|||
|VIAx.R.6.S|o At least two VIAx must be used for a connection that is ≤ 5 µm (D) away from a metal plate (either Mx or Mx+1) with length > 11 µm (L) t i and width > 3.3 µm (W). o (It is allowed to use one VIAx for a connection that is > 5 µm (D) away n from a metal plate (either Mx or Mx+1) with length > 11 µm (L) and width > 3.3 µm (W)).|o|n||
|Mx.S.2.S|Space [at least one metal line width > 0.22 µm (W1) and the parallel metal run length > 0.42 µm (L1)] (union projection)|C|≥|0.12|
|Mx.S.2.1.S|Space [at least one metal line width > 0.44 µm (W2) and the parallel metal run length > 0.44 µm (L2)] (union projection)|n e|≥|0.16|
|Mx.S.2.2.S|Space [at least one metal line width > 0.2 µm (W1) and the parallel metal run length > 0.42 µm (L1)] (union projection)||t e ≥|0.11|
|Mx.S.2.3.S|Space [at least one metal line width > 0.4 µm (W2) and the parallel metal run length > 0.44 µm (L2)] (union projection)||r ≥|0.13|
|Mx.S.3.S|Space [at least one metal line width > 1.65 µm (W3) and the parallel metal run length > 1.65 µm (L3)] (union projection)||≥|0.5|
|Mx.S.4.S|Space [at least one metal line width > 4.95 µm (W4) and the parallel metal run length > 4.95 µm (L4)] (union projection)||≥|1.5|
|VIAy.R.2.S|At least two VIAy with space ≤ 0.44 µm (S1), or at least four VIAy with space ≤ 0.55 µm (S1’) are required to connect My and My+1 when one of these two metals has width and length (W1) > 0.66 µm.||||


-----

|Rule No|Description|Label|Col4|Rule|
|---|---|---|---|---|
|VIAy.R.3.S|At least four VIAy with space ≤ 0.44 µm (S2) are required to connect My and My+1 when one of these two metals has width and length (W2) > 1.54 µm.||||
|VIAy.R.4.S|At least two VIAy must be used for a connection that is ≤ 1.6 µm (D) away from a metal plate (either My or My+1) with length > 0.66 µm (L) and width > 0.66 µm (W). (It is allowed to use one VIAy for a connection that is > 1.6 µm (D) away from a metal plate (either My or My+1) with length > 0.66 µm (L) and width > 0.66 µm (W).)||||
|VIAy.R.5.S S|At least two VIAy must be used for a connection that is ≤ 2 µm (D) away from a metal plate (either My or My+1) with length > 2.2 µm (L) and width > 2.2 µm (W). (It is allowed to use one VIAy for a connection that is > 2 µm (D) away from a metal plate (either My or My+1) with length > 2.2 µm (L) and T width > 2.2 µm (W).)||||
|h VIAy.R.6.S a n g|S At least two VIAy must be used for a connection that is ≤ 5 µm (D) M away from a metal plate (either My or My+1) with length > 11 µm (L) and width > 3.3 µm (W). C (It is allowed to use one VIAy for a connection that is > 5 µm (D) away h from a metal plate (either My or My+1) with length > 11 µm (L) and width > 3.3 µm (W)).||||
|My.S.2.S|C a Space [at least one metal line width > 0.43 µm (W1) and the parallel i o metal run length > 1.1 µm (L1)] (union projection)||≥|0.24|
|My.S.3.S|I n C Space [at least one metal line width > 1.65 µm (W2) and the parallel f metal run length > 1.65 µm (L2)] (union projection)||≥|0.50|
|My.S.4.S|i T d Space [at least one metal line width > 4.95 µm (W3) and the parallel metal run length > 4.95 µm (L3)] (union projection)||≥|1.50|
|VIAz.R.2.S|e e 1 At least two VIAz with spacing ≤ 1.87 µm are required to connect Mz c n 2 and Mz+1 when one of these metals has a width and length > 1.98 h t µm.||||
|VIAz.R.3.S|8 i . a 5 At least two VIAz must be used for a connection that is ≤ 5 µm (D) 1 & l 7 away from a metal plate (either Mz or Mz+1) with length > 11 µm (L) 0 I and width > 3.3 µm (W). (It is allowed to use one VIAz for a connection / I n 2 n that is > 5 µm (D) away from a metal plate (either Mz or Mz+1) with 0 3 f length > 11 µm (L) and width > 3.3 µm (W)).||||
|Mz.S.2.S|d 9 o Space [at least one metal line width > 1.65 µm (W1) and the parallel / . r metal run length > 1.65 µm (L1)]||≥|0.5|
|Mz.S.3.S|2 P m 0 Space [at least one metal line width > 4.95 µm (W2) and the parallel r metal run length > 4.95 µm (L2)]||≥|1.5|
|VIAr.R.2.S|1 o At least two VIAr with spacing ≤ 1.87 µm are required to connect Mr 2 and Mr+1 when one of these metals has a width and length > 1.98 µm.|i t a|||
|VIAr.R.3.S|m At least two VIAr must be used for a connection that is ≤ 5 µm (D) o away from a metal plate (either Mr or Mr+1) with length > 11 µm (L) t and width > 3.3 µm (W). i o (It is allowed to use one VIAr for a connection that is > 5 µm (D) away from a metal plate (either Mr or Mr+1) with length > 11 µm (L) and n width > 3.3 µm (W)).|o|n||
|Mr.S.2.S|Space [at least one metal line width > 1.65 µm (W1) and the parallel metal run length > 1.65 µm (L1)]|C|≥|0.65|
|Mr.S.3.S|Space [at least one metal line width > 4.95 µm (W2) and the parallel metal run length > 4.95 µm (L2)]|n e|≥|1.50|
|DMx.S.3.S|Space to Mx (Overlap is not allowed) [Mx width > 4.95 µm and the parallel metal run length > 4.95 µm]||t ≥ e|1.5|
|DMx.S.3.1.S|Space to Mx (Overlap is not allowed) [Mx width > 1.65 µm and the parallel metal run length > 1.65 µm]||r ≥|0.5|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 273 of 705
whole or in part without prior written permission of TSMC.


-----

###### 6.2.3 SRAM Rules
 � Please refer to all the SRAM rules in the section “SRAM Rules” in chapter 4, except the rule listing in the following table.

|Rule No|Description|
|---|---|
|SRAM.R.15|CO_11 (30;11) is a must for CO mask tape-out in SRAM. 1. If CO_11 exists, it must cover CO 2. CO_11 must be 0.09um x 0.09um 3. CO_11 must be exactly the same as CO 4. CO_11 must be fully covered by SRM (50;0) and SRAMDMY_0 (186;0)|
|SRAM.R.18|SRAMDMY_0 (186;0) must fully cover SRAMDMY_1(186;1).|


###### 6.2.4 Pad Rule for Wire Bond
 • Since the pad rule is limited by testing and assembly capability, you has to check the layout dimension before 90% linear shrink.
 • Single in-line and Staggered pad rule is non-shrinkable. The design rules Tri-tiers pad structure are shrinkable.
 • Please refer to T-000-CL-DR-017.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 274 of 705
whole or in part without prior written permission of TSMC.


-----

###### 6.2.5 Flip Chip Bump Rules
 •
 • The bumping rules for flip-chip design are critical on the bumping ball formation. You must meet the non- shrinkable rules before 90% linear shrink.
 • The bump height and diameter would decrease due to UBM shrinking. You must evaluate this bump height change carefully.
 • Please refer to T-000-CL-DR-017.

 * Warning: For the design with a bump pitch 150~175um (after shrink), please consult with your assembly house in advance. Make sure that your assembly house is able to provide such substrates and the associated service for your smaller bump pitch design.


###### 6.2.6 AP Metal Fuse Rules 
 • Reference document: T-000-CL-DR-005”TSMC AL FUSE (AP FUSE) DESIGN RULE FOR CU PROCESS”
 • “Long-length AP fuse” can allow 90% shrinking.
 • “Short-length AP fuse” is non-shrinkable. Please follow the rule in the following table.
 • L-mark is non-shrinkable. Please follow the rule in the following table.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 275 of 705
whole or in part without prior written permission of TSMC.


-----

###### 6.2.6.1 Non-shrinkable Rules:

Rule No Description Rule
FU.L.1.1 Length of AP fuse between dog bone (Short-length AP fuse only) ≥ 6.6
FU.S.1 Space of AP fuse (Short-length AP fuse only) ≥ 4.18

Minimum width of L-slot (11 um is recommended) ≥ 11
LW.W.1
Maximum width of L-slot ≤ 22

Minimum length of L-slot (33 um is recommended) ≥ 33
LW.L.1
Maximum length of L-slot ≤ 55
LW.EN.1 LMARK enclosure of L-slot [in the direction of the L-slot length] ≥ 13.2

LMARK enclosure of L-slot [perpendicular to the direction of the L-slot
LW.EN.2 ≥ 33
length]

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 276 of 705
whole or in part without prior written permission of TSMC.

|Rule No|Description|Col3|Rule|
|---|---|---|---|
|FU.L.1.1|Length of AP fuse between dog bone (Short-length AP fuse only)|≥|6.6|
|FU.S.1|Space of AP fuse (Short-length AP fuse only)|≥|4.18|
|LW.W.1|Minimum width of L-slot (11 um is recommended)|≥|11|
||Maximum width of L-slot|≤|22|
|LW.L.1|Minimum length of L-slot (33 um is recommended)|≥|33|
||Maximum length of L-slot|≤|55|
|S LW.EN.1|T LMARK enclosure of L-slot [in the direction of the L-slot length]|≥|13.2|
|h a LW.EN.2|S LMARK enclosure of L-slot [perpendicular to the direction of the L-slot length]|≥|33|


-----

###### 6.3 Antenna Effect Prevention Layout Rules
 Please refer to Antenna Effect Prevention Layout Rules in chapter 4.


###### 6.4 Layout Guideline for Latch-up and I/O ESD
 Please refer to chapter 10.


###### 6.5 Design Flow For Tape-Out

 6.5.1 How to shrink the existing N65 design
 • Designers must evaluate the following items when applying 90% linear shrinkage from an existing N65 design:  o All IP libraries require timing simulation and characterization with N55 spice models. o Perform full-chip timing, leakage simulation and characterization to ensure chip functionality and robustness (with enough design margin). o Assess the BEOL RC delay impact (by sec. 6.5.4.2 “RC Extraction Guidelines”), because the resistance of via-hole and sheet resistance (Rs) of metal line is higher in N55 as compared to N65.
 • SRAM replacement: Designers must replace the N65 SRAM cell to N55 one. The following SRAM cells are proven by TSMC. Process Type N55 Cell Size (Before shrunk) 0.525um[2] 0.62um[2] 0.974um[2] (N65 drawn dimension)

|IC Te M replacement: Designers must r roven by TSMC.|nfide 1 replace the N65 SRAM cell to N55 one. The|Col3|Col4|
|---|---|---|---|
|e Process Type|e N55|||
|c Cell Size (Before shrunk) h (N65 drawn dimension)|1 2 0.525um2 8|n t 0.62um2 i|0.974um2|


###### It is reminding to replace theSRAM cells with the N55 unit-cells, which also includes the dummy, strapping, boundary and twist cells. Please refer to the section 6.1.2 for the detail.
 • 110% size-up: For some analog circuits (for example: matching circuits, current-driving at I/O circuits), designers may consider 110% size-up at the N65 level in order to keep the circuit performance when shrink to N55.
 • It’s recommended to use 1 nm design grid on 110% size-up IP layout to minimize the device layout mismatch due to the data truncation or grid snapping. It may occur 5nm layout mismatch when snapping to 5nm design grid on the 110% size-up circuit. You should pay attention on the performance impact on the size-up circuits, especially on OD and PO layout. Please refer to the “ 110% Size-up” section 6.5.3 for the details. You could also consult with the TSMC Design Methodology about the size-up procedure.
 • The layouts for N55 must follow non-shrinkable rules. (Please refer to section 6.2 “Non-shrinkable Layout Rules”.)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 277 of 705
whole or in part without prior written permission of TSMC.


-----

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 278 of 705
whole or in part without prior written permission of TSMC.


-----

###### 6.5.2 How to prepare a new design of N55
 To start a whole new N55 design (that is, there is no existing N65 product to shrink from), please follow the design flow in Figure 6.5.2.
 • TSMC provides SPICE models, standard cell libraries, I/Os, and SRAM models in N55. 
 • Chip designers should follow the same timing sign-off flow as N65. Circuit designers should simulate their IP as described in section 6.5.4, paying attention critical circuits.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 279 of 705
whole or in part without prior written permission of TSMC.


-----

###### 6.5.3 110% size-up

 • If you have difficult to solve the data truncation or grid snapping problem by 5nm grid at the design stage, you can snap the design grid size to 1nm to minimize the device layout mismatch risk. 



###### • Snap to 1nm grid size is only especially for the matching device.You still have to use 5nm grid for the 110% size-up on other circuit.

 • If you snap the design grid size to 5nm in the size-up circuits, the device layout may occur 5nm mismatch. You should pay attention to the performance impact on the size-up circuits, especially on OD and PO layout. Please refer to the mismatch impact ratio in the following table.

|S nd PO layout.|. Please refer to t|the mismatch imp|pact ratio in the following table.|Col5|Col6|Col7|Col8|
|---|---|---|---|---|---|---|---|
|Design grid h size|T Mismatch after S grid snapping|Mismatch after mask making|OD/PO layout dimension|||||
||||0.06um|0.08um|0.1um|0.5um|1.0um|
|a n 10nm|0 nm|M 0.5 nm|0.83%|0.63%|0.5%|0.1%|0.05%|
|g 5nm|1 nm|C 1 nm|1.67%|1.25%|1.00%|0.2%|0.1%|



###### • 110% size-up procedure:
 • Prepare N65 IP: Given N65 layout GDSII, which is clean on N65 DRC/LVS check.

 • Stream-in: Stream into layout editor database with precision 0.1nm (adding 1 more digit for database precision)
 • Size-up 110%: Size up layout by 110% in layout database
 • Size-down CO/VIA: Size down all CO/VIA layers to make CO/VIA size to be the same as before size-up. Thus, CO/VIA sizes comply with DRC.

 • Flatten and merge polygons: Flatten and merge polygons for avoiding gaps or jogs happening after grid snapping.



###### • Stream-out: If you have the critical devices in the size-up circuits, please stream out and snap all co- ordinates to 1nm design grid.
 • Fill dummy pattern manually or by using tsmc’s utility.

 • Run N55 DRC/LVS check: Check the size-up circuits by 1nm grid size in DRC command file[†]. If there are any DRC violations, modify layout to fix these violations.
†
Fill the cell name of size-up circuits behind the 1nm grid check variable in DRC command file. (Don’t
need to fill the cell name, if you snap to 5nm design grid). The variable of cell selection for 1nm grid
check is listed below:
CellsFor1nmGrid “cell1 name” “cell2 name” “cell3 name”…

###### • Chip integration for size-up and direct-shrink circuits:
 • Direct-shrink part: Circuits of direct-shrink part keeps 5nm design grid, same as N65 requirement. 
 • 110% Size-up part: Circuits of 110% size-up part use 1nm design grid.



###### • Run N55 DRC/LVS check: Please fill the cell name of 110% size-up circuits behind the 1nm grid check variable in DRC command file (Don’t need to fill the cell name, if you use 5nm design grid in 110% size- up circuits). Then, 110% size-up circuits will be checked by 1nm grid size and the other direct shrink circuits will be checked by 5nm grid size. If there are any DRC violations, modify the layout to fix these violations.
 • Please refer to Figure 6.5.3 for the 110% size-up flow chart 

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 280 of 705
whole or in part without prior written permission of TSMC.


-----

###### Figure 6.5.3  Flow Chart of Size-up Procedure

N65

Prepare N65 IP SPICE

(N65 DRC/LVS clean)

110% All
devices
Scaled Up N55 IP GDSII

Stream-In DB (with 1nm grid)

(with 0.1nm grid)

N55
SPICE

###### For LVS

110% Size Up

(with same (0,0) in DB)

Size down CO/VIA Run

Chip integration

(with same center in DB) CLN55

DRC/LVS

Flatten and merge

polygons

Custom Layout

Effort

Stream Out DB

(Snap to 1nm grid)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 281 of 705
whole or in part without prior written permission of TSMC.


-----

###### 6.5.4 Layout check and post simulation
 When the layout is ready, the designer should look for possible DRC violation and do an LVS check. Figure 6.5.4 shows the sequence. 
 • If it passes DRC & LVS, perform the RC extraction by the commands given. Perform full- chip simulation on the extracted net-list (with parasitic).
 • If timing closure is achieved, it is ready for tape-out. Otherwise, re-design, re-layout or make other adjustments as needed to meet the timing goals. By enabling the option of the scale factor (0.9) in RC extractor, the output of the N55 RC extractor will be N55 parasitics. Please refer 6.5.4.2 for RC extraction setting of IP-level and chip-level extraction. 


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 282 of 705
whole or in part without prior written permission of TSMC.


-----

###### 6.5.4.1 SPICE Guidelines for Library IP Development

 • TSMC provides N55 logic and SRAM models, which designers can use to do pre-sim and post-sim for the circuits.   
 • Outline for both existing N65 design migration and new N55 design 1. At pre-sim stage, scale=0.9 must be added in the net-list if the device size is in N65 dimension.


###### 2. At post-sim stage, LPE will extract device size based on layout dimension and RC extractor will take care of parasitic extraction scaling. The device size is still in N65 dimension but  parasitics is extracted based on 90% shrunk layout. As a result, scale=0.9 should be added in net-list for N55 simulation since it only impacts MOS, DIO geometry but not on parasitics  With this extraction flow, pre-sim and post-sim environments are the same. Thus, it’s easier for design integration and LVS back-annotation for debugging. .

 • Simulation Syntax for scaling (HSPICE only): 1. The Following is an example for MOS and DIODE lib.


###### .option post tnom=25 ingold=2 numdgt=6 scale=0.9


###### 2. For the part of resistors and varactors, scale factor is put in spice model header. It’s suitable for both pre-layout and post-layout simulation. Please refer to the example below. 

 ***** Macro Model Resistor & Capacitor (or Varactor) ***** .LIB scale_option_res .param scale_res= 0.9 .ENDL scale_option_res
 .LIB scale_option_cap .param scale_cap=0.9  .ENDL scale_option_cap
 .LIB scale_option_cap25 .param scale_cap25=0.9 .ENDL scale_option_cap25


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 283 of 705
whole or in part without prior written permission of TSMC.


-----

###### 3. There are also flags in SPICE model header for contact to poly gate resistance estimation in pre- layout stage.

 ***** Contact-to-poly parasitics ***** .LIB CCO_pre_simu .param ccoflag=1 .ENDL CCO_pre_simu
 .LIB CCO_pre_simu_hvt .param ccoflag_hvt=1 .ENDL CCO_pre_simu_hvt
 .LIB CCO_pre_simu_25 .param ccoflag_25=1 .ENDL CCO_pre_simu_25
 .LIB CCO_pre_simu_na .param ccoflag_na=1 .ENDL CCO_pre_simu_na
 .LIB CCO_pre_simu_na25 .param ccoflag_na25=1 .ENDL CCO_pre_simu_na25


###### 4. BJT model is not a scalable model, so users can’t specify “area” in the net-list. The model is not affected by value of scale and has already been extracted from a shrunk size.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 284 of 705
whole or in part without prior written permission of TSMC.


-----

###### 6.5.4.2 RC Extraction Guidelines
 • Designers must assess RC delay impact (by N55 RC layout extraction) since the via resistance and metal Rs are higher than N65.
 • For IP libraries extraction, there are WPE, DFM switches on transistors parameters for more accurate circuit simulation
 • Full-chip timing and leakage simulation/characterization are required to ensure chip functionality and robust yields.

 - Layout extraction procedure (Figure 6.5.5):

###### Figure 6.5.5 Layout Extraction N55 LPE/RCX TSMC Online
 Techfile

 N55 SPICE
 Model
 Star-RCXT Magnification_factor:0.9 Magnify_device_params: NO

 Calibre-XRC PEX MAGNIFY 0.9

 IP level Device & RC  Characterize Delay IP Library GDSII Extraction by SPICE simulation Timing

 Full-chip RC  Full-chip DEF or Extraction Timing, Power,  Milkyway IR-drop, SI analysis

 Star-RCXT Magnification_factor:0.9

 Fire&Ice Setvar layout_scale 0.9 

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 285 of 705
whole or in part without prior written permission of TSMC.

|IP level GDSII Full-chip DEF or Milkyway|de 12857 Tech. &Ind. 10/09/2012 Device & RC  Extraction RC  Extraction|
|---|---|
|Star-RCXT|Magnification_factor:0.9|
|Fire&Ice|Setvar layout_scale 0.9|


###### Extraction


###### by SPICE simulation


###### IP Library


###### Timing


###### Full-chip


###### Timing, Power, 


###### N55 SPICE


###### Model


###### PEX MAGNIFY 0.9


###### Magnification_factor:0.9


###### Magnify_device_params: NO


###### Full-chip


###### DEF or


###### Star-RCXT


-----

###### 7 Layout Rules and Recommendation for Analog Circuits

 This chapter provides information about the following topics:


###### 7.1 User guides

 7.2 Layout rules for the WPE (well proximity effect)


###### 7.3 Layout guidelines or LOD (length of the OD region) effect

 7.4 Layout rules, recommendations and guidelines for the analog design


###### 7.5 Layout rules and guidelines for device placement 7.6 Burn-in guidelines for analog circuits

 7.1 User Guides


###### 1. Use these rules, recommendations, and guidelines to achieve better analog device performance and matching. In analog circuits, good device matching provides good performance margin and production yield.

 2. The examples of analog circuits:



###### • Operational Amplifier: includes differential input pair, bias circuit and current mirror.

 • DAC: includes constant current source, amplifier using external Rset to adjust full range current and bias circuit.



###### • ADC: includes comparator, amplifier, sample/hold switches, switching capacitor, and reference voltage resistor ladder.

 • PLL: includes VCO (delay stage) and charge pump (current mirror, buffer/opamp)



###### • Bandgap: BJT, current mirror, bias circuit, differential amplifier and ratioed resistor.

 • LNA and mixer



###### • Sense amplifiers in memories.

 • Matching pair includes active and passive devices.


###### 3. If your circuit has concern about the rules, recommendations, and guidelines, TSMC DRC deck can help you to flag the violations. Analog DRC deck is bundled in the TSMC logic DRC deck. The following two methods can specify the region to run analog part. Please also refer to the user guide in the DRC deck.

 • Dummy layer:


###### � RRuleAnalog (CAD layer: 182;3): for the layout rules, recommendations, and guidelines of the analog designs.



###### • Cell selection based on the following variable:
 � CellsForRRuleAnalog: only check the cells in the variable


###### � ExclCellsForRRuleAnalog: don’t check the cells in the variable
 4. A registered symbol “[U]“ is marked after the rule number as the rule is not checked by DRC.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 286 of 705
whole or in part without prior written permission of TSMC.


-----

###### 7.2 Layout Rules for the WPE (Well Proximity Effect) NMOS or PMOS very close to well edge will exhibit a difference in threshold and Id from that of the device located remotely from well edge. For the sensitive circuit, e.g. constant current source or differential input pair, which needs precise device parameter control like ΔVt <5mV and ΔId<2%, please follow the subsequent four layout rules for WPE.
Rule No. Device Dimension

PO.S.14m Gate space to (OD2 OR (NW OR NT_N)) in Core NMOS ≥ 1.0
PO.EN.1m Gate enclosure by ((NW NOT OD2) NOT NT_N ) in Core PMOS for ≥ 1.0
3.3V IO process.

Gate enclosure by (NW NOT NT_N ) in Core PMOS for 1.8V/2.5V IO ≥ 1.0
process.

PO.EN.2m Gate enclosure by (OD2 NOT (NW OR NT_N)) in IO NMOS. ≥ 2
PO.EN.3m Gate enclosure by ((NW AND OD2) NOT NT_N) in IO PMOS for 3.3V ≥ 1.5
IO process.

Gate enclosure by (NW NOT NT_N ) in IO PMOS for 1.8V/2.5V IO ≥ 1.5
process.

###### 1. For the dimension smaller than the above rules, the Vt of MOS device is raised as well as the Id is degraded. This effect increases with the reduction of the space or enclosure dimension. 2. The WPE phenomenon occurs to every MOS: standard Vt, high Vt, low Vt, thin oxide MOS and thick oxide MOS. 3. If the above dimension is impossible to comply in the critical circuit requiring tight matching in threshold voltage or Id, identical layouts with identical well enclosure dimension should be kept. (Figure 7.2.1) 4. If the distance between gate and well is the same, the WPE impact from the poly end cap direction is smaller than that from the source/drain direction. 5. SPICE model has included the WPE effect. Users need to input SC in the netlist to activate these new features during pre-simulation. During post-simulation LPE will automatically extract the SC from layout, and add the extracted SC to the netlist, then activate the model properly. (SC is the distance between gate and Well edge, please refer to the Appendix in the SPICE document). 6. The detailed information regarding the device parameter impact by one side neighboring Well, or two sides or four sides is as the following.
Core N/PMOS IO N/PMOS

|Rule No.|Device|Col3|Dimension|
|---|---|---|---|
|PO.S.14m|Gate space to (OD2 OR (NW OR NT_N)) in Core NMOS|≥|1.0|
|S PO.EN.1m h a n|T Gate enclosure by ((NW NOT OD2) NOT NT_N ) in Core PMOS for 3.3V IO process.|≥|1.0|
||S Gate enclosure by (NW NOT NT_N ) in Core PMOS for 1.8V/2.5V IO M process.|≥|1.0|
|PO.EN.2m|g Gate enclosure by (OD2 NOT (NW OR NT_N)) in IO NMOS.|≥|2|
|PO.EN.3m|C h Gate enclosure by ((NW AND OD2) NOT NT_N) in IO PMOS for 3.3V C IO process.|≥|1.5|
||a i o Gate enclosure by (NW NOT NT_N ) in IO PMOS for 1.8V/2.5V IO I process.|≥|1.5|

|Col1|Core N/PMOS|Col3|0 r 1 IO N/PMOS|Col5|
|---|---|---|---|---|
||ΔVt <5mV|ΔId<2%|2 ΔVt <5mV|o m ΔId<2%|
|1 side|≥ 0.8um|≥ 1.0um|≥ 2.0um/ ≥ 1.5um|o ≥ 1.2um/ ≥1.0um|
|2 sides|≥ 1.2um|≥1.5um|≥2.5um|t i ≥ 1.5um|
|4 sides|≥ 2.0um|≥ 2.5um|≥ 3.5um/ ≥3.0um|o ≥ 2.5um|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 287 of 705
whole or in part without prior written permission of TSMC.


-----

###### poor


###### For example, to meetΔVt <5mV in core N/PMOS,

 please keep gate space to well edge ≥ 2.0um in 4 sides.


###### Well edge


###### OK

|Col1|Col2|Col3|
|---|---|---|
||||
||||

|Col1|Col2|Col3|g|
|---|---|---|---|
|||||
|||||

|Col1|Col2|Col3|Col4|
|---|---|---|---|
|||||
|i a|a|||


###### Well edge

|Col1|Col2|Col3|
|---|---|---|
||||
||||

|Col1|Col2|Col3|
|---|---|---|
||||
||||


###### Well edge Well edge

 Figure 7.2.1 Device Placement for Matching Pairs


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 288 of 705
whole or in part without prior written permission of TSMC.


-----

###### 7.3 Layout Guidelines for LOD (Length of the OD region) Effect

 7.3.1 What is LOD? 1. The device performance (Vt or Id) will be impacted by LOD effect. It is due to the different mechanical stress induced by the different OD length. 2. SPICE model has included the LOD effect. Users need to input SA and SB in the netlist to activate these new features. (SA and SB are the distance between gate to OD edge). (Figure 7.3.1)


###### SA1 SB1 SA SB
 SA2 SB2 SA3 SB3

 Figure 7.3.1 Example of SA and SB

|Col1|h CE m feat|
|---|---|
|||
|a SA|n|
|||

|Col1|Col2|Col3|Col4|Col5|Col6|
|---|---|---|---|---|---|
|SA1 S|A2|||SB1||
||||||SB2|
||SA3||||SB|
|||||||
||o|||||


###### 7.3.2 Id change due to different SA
 1. The drain current of MOS core or IO device shows complex SA (or SB) dependence. (Figure 7.3.2)


+ %

0 %


+ %

0 %



- %


Layout dimension for
SPICE modling

###### SA(or SB) (um)


Layout dimension for
SPICE modling

###### SA(or SB) (um)



- %

|Col1|. 1 & Core device NMOS 0 I / n 0 PMOS 9 / 2 Layout dimension for SPICE modling|
|---|---|
|||

|a 2 7|l IO device I NMOS n f o PMOS r m Layout dimension for SPICE modling|
|---|---|
|3 P||


###### Figure 7.3.2 Id shift (%) due to different SA in NMOS/PMOS 2. Based on item 1, the Id of core device and IO NMOS of a multi-finger device is higher than that of a series of single gate. (Figure 7.3.3)

 SB Id of Core Id of IO Id of IO device NMOS PMOS

 Multi-finger device larger larger larger smaller

 Single-gate device smaller smaller smaller larger

SA
SA

SB SB

|Col1|SB|Id of Core device|Id of IO NMOS|i o Id of IO PMOS|
|---|---|---|---|---|
|Multi-finger device|larger|larger|larger|smaller|
|Single-gate device|smaller|smaller|smaller|larger|

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|SA|||||S|B||||
|||||||||||

|Col1|A|Col3|Col4|
|---|---|---|---|
||||SB|
|||||

|Col1|Col2|Col3|
|---|---|---|
||||
||||


###### Multi-finger device: larger SB Single-gate device: smaller SB
 Figure 7.3.3 Id difference between multi-finger device and single-gate device in NMOS/PMOS

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 289 of 705
whole or in part without prior written permission of TSMC.


-----

###### 7.3.3 How to have a precise LOD Simulation
 1. For pre-sim cases



###### • PDK: Every MOS device in PDK has a layout view. So, when you use TSMC PDK to do design, the corresponding pcell layouts are also ready. TSMC PDK includes Skill code which can estimate the SA and SB values from the corresponding pcell before real layouts. The pre-sim netlist will include the accurate SA and SB parameters.

 • If you do not use PDK cell, you need to estimate the SA and SB first, and put them into the netlists as transistor instance parameters. SA and SB are 0.405µm for core device and 0.46µm for IO device in the layout of test structure for TSMC SPICE model generation. If you use the above dimension precisely during layout design, the LPE will not do any LOD correction. 2. For post-sim cases (layouts are ready), designers need to use TSMC LPE deck to extract the SA and SB directly from layouts. The LPE will automatically add the extracted SA and SB to the netlists and thus the simulators will then activate the models properly. 3. Avoid the irregular OD layout for the model simulation accuracy concern. (Figure 7.3.4)

|Col1|tion a|Col3|
|---|---|---|
||||
|i f n 1|e d|n|
||||

|Col1|ai|ai I|
|---|---|---|
|||I|
||||
||||


###### Figure 7.3.4 Irregular OD

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 290 of 705
whole or in part without prior written permission of TSMC.


-----

###### 7.4 Layout Rules, Recommendations and Guidelnies for the Analog Designs

 7.4.1 General Guidelines

|Guideline No.|Description|
|---|---|
|AN.R.1mgU S h|If possible, use devices with large widths. Do not use minimum widths and lengths for performance-critical device. T Using current source device as an example, designer should refer to the device I-V curve to check at which W/L range, the drain saturation current reaches constant.|
|a AN.R.2mgU|S Use larger areas for transistors, resistors, and capacitor devices for better mismatch..|
|n AN.R.34mgU g|M It is recommended to adopt all the advisory number of the DFM Action-Required Rules, and also C adopt all the parametric/systematic related DFM Recommendations/Guidelines.|
|h AN.R.35mgU|Prefer simple shapes (rectangles) of OD and Poly.|
|AN.R.36mgU|C a Avoid OD routing (prefer using metals and Co) to limit the number of corner OD (risk of OD i o rounding), and to limit the number of narrow OD connections (risk of OD Rs variation)|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 291 of 705
whole or in part without prior written permission of TSMC.


-----

###### 7.4.2 MOS Recommendations and Guidelines

Recommendation Description Recommended
No.

PO.S.5m® Recommended PO space to L-shape OD J ≥ 0.2
when PO and OD are in the same MOS for (all dimension).
model simulation accuracy

PO.S.6.m® Recommended L-shape PO space to OD E ≥ 0.1
when PO and OD are in the same MOS (all dimension).

PO.EX.2mg[U] For current mirror devices using common OD, please pay attention to LOD effect (please refer
to section 5.3), eg. when using common OD, please follow the following items:
� Keep the same SA/SB
� Enlarger extension (F1) to put dummy gate at both source/drain sides with the same
channel width, length, pitch and count, as possible.
AN.R.45mg[U] It is recommended not to use a very long channel device in the design. In order to ensure the
channel relaxation time of the MOS device is enough to build up charge to the steady state, it
is recommended to use <10 times of minimum channel length at the high operation frequency
range. The operating frequency shall be below 0.2 * gm / Cgate, where gm is the
transconductance of the transistor and Cgate is the gate-oxide capacitance.

F1 F1

|Recommendation No.|Description|Col3|Col4|Recommended|Min. Rule|
|---|---|---|---|---|---|
|PO.S.5m®|Recommended PO space to L-shape OD when PO and OD are in the same MOS for model simulation accuracy|J|≥|0.2 (all dimension).|0.1 (channel width < 0.15)|
|PO.S.6.m® S|Recommended L-shape PO space to OD when PO and OD are in the same MOS|E|≥|0.1 (all dimension).|0.1 (channel width < 0.15)|
|h PO.EX.2mgU a n g|T For current mirror devices using common OD, please pay attention to LOD effect (please refer S to section 5.3), eg. when using common OD, please follow the following items: M l Keep the same SA/SB l Enlarger extension (F1) to put dummy gate at both source/drain sides with the same C channel width, length, pitch and count, as possible.|||||
|h AN.R.45mgU a|It is recommended not to use a very long channel device in the design. In order to ensure the C channel relaxation time of the MOS device is enough to build up charge to the steady state, it i o is recommended to use <10 times of minimum channel length at the high operation frequency I n range. The operating frequency shall be below 0.2 * gm / Cgate, where gm is the C transconductance of the transistor and Cgate is the gate-oxide capacitance.|||||


E
OD

OD PO

J

Dummy PO gate with same pitch

|1|Col2|1|Col4|Col5|e|Col7|n|Col9|Col10|Col11|F1|
|---|---|---|---|---|---|---|---|---|---|---|---|
||||2|O|D|||t||||
||||||||||l a i|||

|Col1|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
||||||
|E OD PO J|PO||||
||||||


###### Figure 7.4.2 Analog Circuit Layout

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 292 of 705
whole or in part without prior written permission of TSMC.


-----

###### 7.4.3 Parasitic Bipolar Transist or (BJT) Rules and Recommendations
 1. Two kinds of vertical bipolar are provided, PNP bipolar (P+/NW/PSUB) and NPN bipolar (N+/PW/DNW). 2. TSMC offer two set of BJT models. Refer to below table: (1) Model-1 with traditional layout (previously generation layout like)

|Model name|PNP10 and NPN10|PNP5 and NPN5|PNP2 and NPN2|
|---|---|---|---|
|Emitter size|10x10|5x5|2x2|
|Base size|T 16x16 S|11x11|8x8|
|a BJT dummy layer n CAD number|M BJTDMY (110;0)|BJTDMY (110;0)|BJTDMY (110;0)|


###### (2) Model-2 with small BJT for CLN65LP process only. (keep emitter size, minimize collector and base layout area)

Model name PNP10_S and PNP5_S and NPN5_S PNP2_S and NPN2_S
NPN10_S

Emitter size 10x10 5x5 2x2

Base size 11.8x11.8 6.8x6.8 3.8x3.8

BJT dummy layer BJTDMY BJTDMY BJTDMY
CAD number (110;0+110;1) (110;0+110;1) (110;0+110;1)

###### 3. In order to have precise SPICE model prediction, it is strongly recommended that users should apply the standard TSMC bipolar layouts in their designs. The layout could be accessed from tsmc SPICE model document or tsmc PDK. 4. The entire device needs to be covered with an BJTDMY (CAD layer: 110) which is used for DRC and LVS check.

|ghai (2) Model-2 with s se layout area)|C Co small BJT for CLN65LP|o process only. (keep emitte|er size, minimize collector an|
|---|---|---|---|
|a i Model name I|o PNP10_S and NPN10_S|PNP5_S and NPN5_S|PNP2_S and NPN2_S|
|Emitter size|n C 10x10|f 5x5 i|2x2|
|Base size|T 11.8x11.8|d 6.8x6.8|3.8x3.8|
|BJT dummy layer CAD number|e 1 c BJTDMY (110;0+110;1)|e n BJTDMY 2 (110;0+110;1)|BJTDMY (110;0+110;1)|

|heck.|form 3 d. P 09/20|m|Col4|Col5|
|---|---|---|---|---|
|Rule No.|2 P m Description|Label||Rule|
|BJT.R.1|0 r 1 o RPO needs to cover 0.3um on the Emitter OD edge for both 2 OD and STI sides, i.e. RPO= ((Emitter OD sizing 0.3) NOT m (Emitter OD sizing -0.3))|a F t i|=|0.6|
|BJT.R.8|{RH OR BJTDMY} enclosure of Emitter OD|o G|≥|0.13|
|BJT.R.2®|o t OD (Emitter size) is 2µm x 2µm, 5µm x 5µm, 10µm x 10µm,|A|n =||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 293 of 705
whole or in part without prior written permission of TSMC.


-----

PNP Bipolar

BJTDMY

P+OD/PW Collector

PP
NW

NP

N+OD/NW Base
PP

P+OD/NW Emitter

A

X

Base

Collector RPO

P[+]OD N[+] P[+] OD

Emitter (A)

NW

P-Sub


BJTDMY NPN Bipolar

NW

DNW NP

N+OD/NW Collector

PP

P+OD/PW Base

NP RPO

N+OD/PW Emitter

A

F

Y Y’

|S X|BJTDMY P+OD/PW Collector PP NW NP N+OD/NW Base PP RPO P+OD/NW Emitter T h S a A M n F g C X|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|’|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|||P+OD/PW Collector PP NW NP N+OD/NW Base PP RPO P+OD/NW Emitter T h S a A M n F g C|||||||||||||||
||||P+OD/PW Collector PP NW NP N+OD/NW Base PP RPO P+OD/NW Emitter T S a A M n F g C||||||||||||||
|||||PP NW NP N+OD/NW Base PP RPO P+OD/NW Emitter T S A M n F g C|||||||||||||
||||||N|W NP N+OD/NW Base PP RPO P+OD/NW Emitter T S A M F g C|||||||||||
||||||||NP N+OD/NW Base PP RPO P+OD/NW Emitter T S A M F g C||||||||||
|||||||||PP RPO P+OD/NW Emitter T S A M F|||||||||
||||||||||P+OD/NW Emitter T S A M F||||||||
||||||||||||||||||
|C|||||||||h|||||C|o||
||||||||||||||||||
||||||||||a||||||||
||||||||||||||||||
||||||||||I i||||||||
||||||||||C||||||||
||||||||||||||||||
||||ollect|or|||||T Base RPO RPO||||C|ollec|||
|P+OD|||P+OD||||N+||e F P+ OD|c N+|||1 P+OD h .|P+OD|||
||||||||||||||||||

|NPN Bipolar BJTDMY|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|B JT D M Y NPN Bipolar NW DNW NP N+OD/NW Collector PP P+OD/PW Base NP RPO N+OD/PW Emitter A F Y Y||||||||||||||||
||DNW NP N+OD/NW Collector PP P+OD/PW Base NP RPO N+OD/PW Emitter A F|||||||||||||||
|||DNW NP N+OD/NW Collector PP P+OD/PW Base NP RPO N+OD/PW Emitter A F||||||||||||||
||||DNW N+OD/NW Collector PP P+OD/PW Base NP RPO N+OD/PW Emitter A F|||||||||||||
|||||PP P+OD/PW Base NP RPO N+OD/PW Emitter A F||||||||||||
||||||PP P+OD/PW Base NP RPO N+OD/PW Emitter A F|||||||||||
|||||||PP P+OD/PW Base NP RPO N+OD/PW Emitter A F||||||||||
||||||||P+OD/PW Base NP RPO N+OD/PW Emitter A F|||||||||
|||||||||NP RPO N+OD/PW Emitter A||||||||
||||||||||N+OD/PW Emitter A|||||||
|||||||||||||||||
|d i||||||||||||||||
|||||||||||||||||
|||||||||||||||||
|||||||||||||||||
|||||||||||||||||
|||||||||||||||||
|||||||||||||||||
|||||||||||||||||
||e C||ollect +|or||||||||C|ollec +|tor||
||||||||+||Base RPO RPO F +|+||||||
|n 8 N 5 7|n N||NOD t W i||P N OD P Emitter (A) a PW||P|||||NOD N||W||
||||l DNW I|||||||||||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 294 of 705
whole or in part without prior written permission of TSMC.


-----

###### 7.4.4 Resistor Rules and Recommendations

Rule No. Description

RES.2m Width (W) ≥ 0.4um, length (L) ≥ 0.4um, and square number (L/W) ≥ 1
for unsilicided OD/PO resistor.
DRC can’t check the square number.

RES.5m® Recommended CO space to unsilicided OD/PO resistor = 0.22 (S) for
SPICE simulation accuracy.
NWROD.R.1m Width (W’) ≥ 1.8um, length (L’) ≥ 20um, and square number (L’/W’) ≥
5 for NW resistor within OD.
DRC can’t check the square number.

NWRSTI.R.1m Width (W”) ≥ 1.8um, length (L”) ≥ 20um, and square number (L”/W”) ≥
5 for NW resistor under STI.
DRC can’t check the square number.

RPO

CO L W S RES.2m

PO/OD RES.5m®

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|RES.2m|Width (W) ≥ 0.4um, length (L) ≥ 0.4um, and square number (L/W) ≥ 1 for unsilicided OD/PO resistor. DRC can’t check the square number.||||
|RES.5m®|Recommended CO space to unsilicided OD/PO resistor = 0.22 (S) for SPICE simulation accuracy.||||
|NWROD.R.1m S|Width (W’) ≥ 1.8um, length (L’) ≥ 20um, and square number (L’/W’) ≥ 5 for NW resistor within OD. DRC can’t check the square number.||||
|h NWRSTI.R.1m a|T S Width (W”) ≥ 1.8um, length (L”) ≥ 20um, and square number (L”/W”) ≥ 5 for NW resistor under STI. M DRC can’t check the square number.||||

|Col1|ghai RPO|ai|
|---|---|---|
||a||
|CO||I S C|
||||


NP NP

NWDMY NWDMY

######     NW resistor within OD     NW resistor under STI
 NWROD.R.1m NWRSTI.R.1m

 Figure 7.4.4 Resistor layout

|Col1|Col2|OD|Col4|
|---|---|---|---|
|NP|||1 0 / NP|
|||W’ L’|1|
|||NW||
|||||

|Col1|Col2|onfiden 12|Col4|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
|||n|||||
|OD & I /||i t 2||||OD I n f|
||I|n|8|a 5 l W” 7 2 L”||n I|
||||3 d||||
||||. NW||||
|||P NWDMY|||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 295 of 705
whole or in part without prior written permission of TSMC.


-----

###### 7.4.5 Capacitor Guidelines

Guideline No. Description

AN.R.37mg[U] It is recommended not to use a very long channel device in the design. In order to ensure the
channel relaxation time of the MOS capacitor (excluding varactor) is enough to build up charge to
the steady state, it is recommended to use proper channel length at the high operation frequency
range. The operating frequency shall be below 0.2 * gm / Cgate, where gm is the
transconductance of the transistor and Cgate is the gate-oxide capacitance.
AN.R.38mg[U] Varactor (NMOS capacitor in NW) is the best choice as MOS capacitor. And the NW should have
a P-type guard-ring tied to ground.
###### 7.4.5.1 Design Guidelines for Capacitor Connections – for the Estimation of Minimum Metal Width and Minimum Via Number
 Ideal current curve Real current curve

|Guideline No.|Description|
|---|---|
|AN.R.37mgU|It is recommended not to use a very long channel device in the design. In order to ensure the channel relaxation time of the MOS capacitor (excluding varactor) is enough to build up charge to the steady state, it is recommended to use proper channel length at the high operation frequency range. The operating frequency shall be below 0.2 * gm / Cgate, where gm is the transconductance of the transistor and Cgate is the gate-oxide capacitance.|
|AN.R.38mgU|Varactor (NMOS capacitor in NW) is the best choice as MOS capacitor. And the NW should have a P-type guard-ring tied to ground.|


###### Figure 7.4.5 Transient peak current For the estimation of minimum metal line width and minimum number of via connecting to capacitor terminals, we assume that the charging up or discharge time is a quarter of clock period T. In calculation:
 △t=T/4 to charge up to VDD or discharge from VDD to ground.

 T=1/f, f is the clock frequency. The current to charge or discharge capacitor is Imax=Cdv/dt=C* VDD/(1/4f)=4f*VDD*C    C is the capacitance extracted from layout   f (is the clock frequency) and VDD are provided by designer.
 The minimum metal line width is W(metal width in um)= Imax/Jmax, where Jmax= EM current density for metal line per um.
 The minimum number of via is N(Via number)= Imax/Jvia, Jvia= EM current density for each Via.
 Both Jmax and Jvia are provided by process specifications to avoid EM (electro migration)


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 296 of 705
whole or in part without prior written permission of TSMC.


-----

###### 7.5 Layout Rules and Guidelines for Device Placement

 7.5.1 General Rules and Guidelines

|Rule No.|Description|
|---|---|
|AN.R.3mU S h a n g h|You need to insert the dummy patterns in the empty area, even if the OD, PO, metal density has already met the density rules. Insert the dummy patterns properly. T S The recommendation steps for this AN.R.3m: 1st Insert same geometric dummy cells manually to minimize the proximity effec (Figure 7.5.1) M 2nd Using TSMC’s utility to fill dummy patterns on the rest of the empty space. C 3rd In TSMC’s utility, Analog (CAD layer: 182;3) layer can’t avoid DOD, DPO, or DMx insertion in the region. Please use ODBLK, POBLK, or DMxEXCL layer to cover your analog circuit, C a which will exclude DOD, DPO or DMx insertion during chip level. 4th Do electrical or silicon characterization i|
|AN.R.4mgU|o I Avoid to have sparse poly gate. Please refer to the item 3 in the section 9.1.2.1.1|

|Col1|Col2|Col3|
|---|---|---|
||||
||||
||||
||||
||||
||||
||||
||||
||||
||||


###### Dummy patterns (blue)

 Figure 7.5.1 Example of manual DOD, DPD, or unit cell


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 297 of 705
whole or in part without prior written permission of TSMC.


-----

###### 7.5.2 Matching Rules and Guidelines

Rule No. Description

AN.R.5m[U] Make certain that the areas and shapes of matching pairs are identical.
Do not use matching pairs with different proximities (iso/dense), nor with different widths, direction
and areas, and different shape of equal area.
AN.R.39m[U] Make certain that the local pattern density of, and nearby, the matching pair should be identical
as much as possible. Use enough dummy cells surrounding the matching pair is highly
recommended.
AN.R.6m[U] Elements of the matching pair should have the same orientation (Figure 7.5.2).
AN.R.7m[U] Avoid routing metal over a matching pair. M1 is the most critical. If it is unavoidable, then use
identical routing metal with same potential, over the matching pair. (Figure 7.5.3).
AN.R.8mg[U] Place the matching devices close together and, if possible, use “common-centroid” or “interdigitated” placement for better matching.
“Common-centroid” architecture is recommended for those devices that cannot be placed close
together (Figure 7.5.4).
AN.R.9mg[U] Regardless of any device dimensions of matching pairs with consistent resistance concerns, use
the symmetrical number of contacts (please refer to the CO.R.6g ) and the same CO to PO gate
space. (Figure 7.5.9).
The layout of interconnection routing should be symmetrical with respect to each branch.
AN.R.10mg[U] Pay attention on the associated routing layout, as well as the associated pattern density, of the
matching pair, to minimize the Rs difference. (Figure 7.5.5)
AN.R.11mg[U] Pay attention on the matching topology of the resistor layout (Figure 7.5.6)
AN.R.12mg[U] PO gate must connect to a protection OD by M1 to reduce the antenna effects in current mirror
and matching pairs.
AN.R.40.mg[U] In order to avoid the drift of electrical parameter matching, it is important to maintain identical DC
bias on the each matching-transistor (NMOS or PMOS) at all operation conditions (eg, standby
conditions). If the DC bias is not identical, please evaluate the impact of matching performance.

###### Better matching layout : same orientation Poor matching layout : different orientation PO gates are all along x-direction (or y-direction)

|Rule No.|Description|
|---|---|
|AN.R.5mU|Make certain that the areas and shapes of matching pairs are identical. Do not use matching pairs with different proximities (iso/dense), nor with different widths, direction and areas, and different shape of equal area.|
|AN.R.39mU|Make certain that the local pattern density of, and nearby, the matching pair should be identical as much as possible. Use enough dummy cells surrounding the matching pair is highly recommended.|
|AN.R.6mU|Elements of the matching pair should have the same orientation (Figure 7.5.2).|
|S AN.R.7mU|T Avoid routing metal over a matching pair. M1 is the most critical. If it is unavoidable, then use identical routing metal with same potential, over the matching pair. (Figure 7.5.3).|
|h a AN.R.8mgU n g|S Place the matching devices close together and, if possible, use “common-centroid” or “inter- M digitated” placement for better matching. C “Common-centroid” architecture is recommended for those devices that cannot be placed close together (Figure 7.5.4).|
|h AN.R.9mgU|C Regardless of any device dimensions of matching pairs with consistent resistance concerns, use a the symmetrical number of contacts (please refer to the CO.R.6g ) and the same CO to PO gate i o space. (Figure 7.5.9). I n The layout of interconnection routing should be symmetrical with respect to each branch.|
|AN.R.10mgU|C f Pay attention on the associated routing layout, as well as the associated pattern density, of the i matching pair, to minimize the Rs difference. (Figure 7.5.5)|
|AN.R.11mgU|T d Pay attention on the matching topology of the resistor layout (Figure 7.5.6)|
|AN.R.12mgU|e e 1 c n PO gate must connect to a protection OD by M1 to reduce the antenna effects in current mirror 2 and matching pairs.|
|AN.R.40.mgU|h t 8 i In order to avoid the drift of electrical parameter matching, it is important to maintain identical DC . a 5 1 bias on the each matching-transistor (NMOS or PMOS) at all operation conditions (eg, standby & l conditions). If the DC bias is not identical, please evaluate the impact of matching performance.|


###### Figure 7.5.2 Example of same or different orientation for matching pairs


###### Poor Good


###### Good

 Resistor


OD M1 OD

PO PO


###### Poor

 Resistor

|Col1|OD|Col3|
|---|---|---|
||||
||||

|Col1|Col2|Col3|Col4|Col5|Col6|
|---|---|---|---|---|---|
|||OD|M1|||
|PO||||||
|||||||
|||||||
|||||||

|Poor|Col2|i|
|---|---|---|
|sisto|||
||||
||||

|Col1|Col2|
|---|---|
|C sist||
|||


###### M1 over MOS affecting Vt M1 over resistor affecting resistance
 Figure 7.5.3 Example of avoiding routing metal over a matching pair

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 298 of 705
whole or in part without prior written permission of TSMC.


-----

###### not suitable for critical matching pairs

A

A A

###### or


###### common-centroid


###### better matching layout

 interdigitated  different OD (ABBA) common OD(ABAB)


A

B


A

B

A

B


B


A

|A|Col2|
|---|---|
|||
|||


###### Dummy array (blue)
 Figure 7.5.4 Example of common-centroid or inter-digitated layout for matching pairs


###### Poor

 Matching pairs


###### Good

 Matching pairs


###### Dummy
 Poor Good
 patterns

 Matching pairs Matching pairs

|Col1|G|
|---|---|
|||
|||

|Col1|Col2|Col3|
|---|---|---|
|atchin|||

|Col1|Col2|Col3|
|---|---|---|
|pairs|||

|Col1|T|Col3|
|---|---|---|
|atchi|||

|Col1|Col2|Col3|
|---|---|---|
|c h pairs|||

|Col1|Col2|
|---|---|
|n t pairs i||

|Col1|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|g pairs|||||


###### Figure 7.5.5 Example of the associated routing layout of the matching pair


###### Poor


###### Good

 R R


###### 2R


###### R R R R R

|Col1|Col2|Col3|
|---|---|---|
|R|||
||||
||||

|Col1|Col2|
|---|---|
|R||
|||
|||

|09/2|nd. 9/2 Good|Col3|d.|
|---|---|---|---|
||/||.|
|R||R 2||
|||||

|nf|nfor Better|Col3|r|
|---|---|---|---|
|||||
|||||
||||m|
|||||
|R||||
|||||

|Col1|Col2|Col3|
|---|---|---|
|2R|||
||||
||||
||||

|Col1|Col2|Col3|
|---|---|---|
|R|||
||||
||||
|R|||
||||
||||
||||


###### Figure 7.5.6 Example of matching topology of resistor layout for matching pairs

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 299 of 705
whole or in part without prior written permission of TSMC.


-----

###### 7.5.3 Electrical Performance Rules and Guidelines

Rule No. Description

AN.R.13m[U] Avoid placing the matching pairs or performance-critical devices at the chip corner and chip edge.
(Figure 7.5.7)
AN.R.14mg[U] Avoid using silicided-OD connected between well strap and the MOS source node (butted
junction) in analog, matching and performance-critical devices. (Figure 7.5.8)
AN.R.15mg[U] Optimize the CO number at both source and drain sides of performance-critical devices. (Figure
7.5.9)
AN.R.16mg[U] Do not use maximum latch-up rule near narrow ravine between wells. (Figure 7.5.10)
AN.R.17mg Place unsilicided PO resistor on an N-well for better noise immunity.
A P+ PO resistor is recommended for overall performance.
AN.R.18mg[U] Do not use single via for high current or resistance sensitive wire. (Figure 7.5.11)
AN.R.20mg Use thick oxide (OD2) MOS varactor and capacitor to reduce gate oxide leakage. DRC can not
check capacitor.
AN.R.21mg[U] CB and CBD are not recommended to put on the top of matching pairs or performance-critical
devices.
AN.R.41.mg[U] For the matching sensitive circuits with DC bias at low Vgs regions; the layout style effects (such
as LOD, WPE and device orientation) should be carefully reviewed.

|Rule No.|Description|
|---|---|
|AN.R.13mU|Avoid placing the matching pairs or performance-critical devices at the chip corner and chip edge. (Figure 7.5.7)|
|AN.R.14mgU|Avoid using silicided-OD connected between well strap and the MOS source node (butted junction) in analog, matching and performance-critical devices. (Figure 7.5.8)|
|AN.R.15mgU|Optimize the CO number at both source and drain sides of performance-critical devices. (Figure 7.5.9)|
|AN.R.16mgU|Do not use maximum latch-up rule near narrow ravine between wells. (Figure 7.5.10)|
|S AN.R.17mg|Place unsilicided PO resistor on an N-well for better noise immunity. T A P+ PO resistor is recommended for overall performance.|
|h AN.R.18mgU|S Do not use single via for high current or resistance sensitive wire. (Figure 7.5.11)|
|a n AN.R.20mg|M Use thick oxide (OD2) MOS varactor and capacitor to reduce gate oxide leakage. DRC can not check capacitor.|
|g AN.R.21mgU h|C CB and CBD are not recommended to put on the top of matching pairs or performance-critical devices.|
|AN.R.41.mgU|C a For the matching sensitive circuits with DC bias at low Vgs regions; the layout style effects (such i o as LOD, WPE and device orientation) should be carefully reviewed.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 300 of 705
whole or in part without prior written permission of TSMC.


-----

###### A = die width

 B = die length

 C = die diagonal length


###### Length and width of die includes seal ring


###### and part of scribe line after die saw 
 A

 Proposed zone

 a*A a*A

|M C C Proposed zone o n f i d e|Col2|Col3|
|---|---|---|
||||
||n 8 2 1 h||


###### For the bottom/upper die in a stacked-die wirebond PBGA package 1) a: away from die edge ≥ 10% of the chip edge length  2) b: away from die corner ≥≥≥≥ 15% of the chip diagonal dimension
 For a single-die wirebond PBGA package 1) a: away from die edge ≥ 3% of the chip edge length  2) b: away from die corner ≥≥≥≥ 5% of the chip diagonal dimension
 For a single-die flip chip PBGA package 1) a: away from die edge ≥ 1% of the chip edge length  2) b: away from die corner ≥≥≥≥ 3% of the chip diagonal dimension
 The above numbers may be changed by several factors, e.g. die size, die thickness, package type, package material, package size, and circuit design margin, please contact TSMC for more details.


###### Figure 7.5.7 The proposed zone for matching pairs or performance-critical devices

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 301 of 705
whole or in part without prior written permission of TSMC.


-----

###### Poor Poor Good


Well Strap Well Strap


Source Well Strap

|Col1|Col2|Col3|Col4|
|---|---|---|---|
|||||
|||We Source||
||||e|
|||||

|Col1|Col2|Col3|
|---|---|---|
|||Source|
||||

|Col1|Col2|Col3|
|---|---|---|
||||
||||


###### Figure 7.5.8 Example of avoiding using silicided-OD connected between well strap and the MOS source node

 Poor Good Good

|Col1|Col2|a h|
|---|---|---|

|Col1|Col2|Col3|
|---|---|---|
|||C|
||||

|Col1|Col2|Col3|
|---|---|---|
||||
||||


###### Figure 7.5.9 Optimize theCO number at both source and drain sides


###### Do not use maximum latch-up

 rule (reduce the space)


###### PMOS

|Col1|Col2|Col3|1 Do not u|
|---|---|---|---|
|NMOS NW|||1 Do not rule (red NW|
|||||
|||||

|a 5 -up PMOS l 7 2 3 d PW . P|Col2|Col3|I n f o PW r|
|---|---|---|---|
|||l||
|||||


###### Well Strap


###### Narrow well space (narrow ravine)


###### Well Strap

|Col1|Col2|Col3|Col4|Col5|Col6|W|
|---|---|---|---|---|---|---|

|Col1|r|Col3|Col4|Col5|Col6|W|
|---|---|---|---|---|---|---|


###### Figure 7.5.10 Example of maximum latch-up rule near narrow ravine between wells

 Good Poor


###### Viax Viax
 Mx+1 Mx Mx+1 Mx

 Figure 7.5.11 Example of not using single via for high current or resistance sensitive wire

|Mx+1|Viax|Mx|
|---|---|---|

|Mx+1|Viax|Mx|
|---|---|---|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 302 of 705
whole or in part without prior written permission of TSMC.


-----

###### 7.5.4 Noise 7.5.4.1 Power and Ground
Guideline Description
No.

AN.R.22mg[U] For the low noise circuit, a P-Well ring, which is tied to VSS, is recommended to surround all
PMOS devices in each analog circuit block.
AN.R.23mg[U] For the low noise circuit, a N-Well ring, which is tied to VDD, is recommended to surround all
NMOS devices in each analog circuit block.
AN.R.24mg[U] Put NMOS in RW (PW in DNW) is a good practice of isolating critical circuit from substrate noise
(Figure 7.5.13). Make sure every NW connected to DNW must be same potential (refer to
DNW.R.4).
AN.R.25mg[U] Use NT_N layer (width >=1um), as a high resistance region, to isolate two high frequency circuit,
to reduce the noise or signal coupling from substrate (Figure 7.5.14).
� minimize the signal lines crossing the high resistance NT_N region.
� maximize the distance between metal lines from the substrate above the NT_N region (use
upper level metal).
AN.R.26mg[U] Use separate power supplies and ground buses for the noisy and sensitive circuit and also for the
analog and digital circuits. (Figure 7.5.15)
AN.R.27mg[U] Keep enough distance between the noisy and sensitive area.
AN.R.28mg[U] Use wide guard-ring to stabilize substrate and well potential.
AN.R.29mg[U] If transistors within sensitive circuit must be tied together with source and body, do not tie them in
the local area by shorter metal line. (Figure 7.5.16)

###### Poor Good

|Guideline No.|Description|
|---|---|
|AN.R.22mgU|For the low noise circuit, a P-Well ring, which is tied to VSS, is recommended to surround all PMOS devices in each analog circuit block.|
|AN.R.23mgU|For the low noise circuit, a N-Well ring, which is tied to VDD, is recommended to surround all NMOS devices in each analog circuit block.|
|S AN.R.24mgU h|Put NMOS in RW (PW in DNW) is a good practice of isolating critical circuit from substrate noise T (Figure 7.5.13). Make sure every NW connected to DNW must be same potential (refer to DNW.R.4).|
|a AN.R.25mgU n g|S M Use NT_N layer (width >=1um), as a high resistance region, to isolate two high frequency circuit, to reduce the noise or signal coupling from substrate (Figure 7.5.14). C n minimize the signal lines crossing the high resistance NT_N region. h n maximize the distance between metal lines from the substrate above the NT_N region (use upper level metal).|
|AN.R.26mgU|C a i o Use separate power supplies and ground buses for the noisy and sensitive circuit and also for the analog and digital circuits. (Figure 7.5.15)|
|AN.R.27mgU|I n C Keep enough distance between the noisy and sensitive area.|
|AN.R.28mgU|f i Use wide guard-ring to stabilize substrate and well potential.|
|AN.R.29mgU|T d If transistors within sensitive circuit must be tied together with source and body, do not tie them in e e the local area by shorter metal line. (Figure 7.5.16)|


###### Sensitive circuit Noisy circuit NMOS NMOS


###### Sensitive circuit Noisy circuit
 NMOS NMOS

|Col1|Col2|Col3|Col4|Col5|Col6|9|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
|||||||/|||

|P NW|r|m NW|
|---|---|---|


###### Noise

 Figure 7.5.13 Example of NMOS is RW.


###### DNW Noise is isolated.

|Col1|Col2|Col3|o|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
|r P m NW NW r a o DNW Noise is isolated.|||||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 303 of 705
whole or in part without prior written permission of TSMC.


-----

###### Poor


###### Sensitive circuit Noisy circuit

 PW PW

R_PW

###### Guard ring

 Noise 

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
|PW PW|||||||
|R_PW Guard ring|||||||


###### Sensitive circuit


###### Nosiy circuit


###### NT_N
 PW (Psub) PW

R_Psub

###### Guard ring

|Co Sensitiv|Col2|ve ci|ircuit Noisy Good|Col5|Col6|circ|cuit|
|---|---|---|---|---|---|---|---|
|o||||||||
|n PW||||PW||||


###### Guard ring


###### Noise 

 Because R_Psub is larger than R_PW, NT_N is better than PW in the noise isolation.


###### Figure 7.5.14 Example of NT_N layer as a high resistance region

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 304 of 705
whole or in part without prior written permission of TSMC.


-----

###### best better (if pad limited)

 Vdd
 Vdd1 Noisy Noisy
 Vss
 circuit circuit
 Vss1


###### Vdd

 Vss


###### poor

 Noisy circuit

 Vdd Vss


###### Vdd2
 sensitive sensitive
 Vss2 circuit circuit

 I/O pad I/O pad I/O pad

|Col1|Col2|
|---|---|
|C||


###### Figure 7.5.15 Example of separated power supplies and ground buses for the noisy and sensitive circuit

 Use longer metal line to connect source and body


###### Poor Better

 Figure 7.5.16 Example of transistors within sensitive circuit tied together with source and body


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 305 of 705
whole or in part without prior written permission of TSMC.


-----

###### 7.5.4.2 Signal
Guideline No. Description

AN.R.30mg[U] Keep high frequency signal in high level metal layer.
AN.R.31mg[U] Use metal shield for victim line that is noise sensitive.
AN.R.32mg[U] Use metal and poly shield for attacker line that travels through long distance.
AN.R.33mg[U] Prevent from feedback path through chip seal ring between critical input and output. Use
additional guard-ring to isolate the coupling. (Figure 7.5.17)

###### Feedback Path

|Guideline No.|Description|
|---|---|
|AN.R.30mgU|Keep high frequency signal in high level metal layer.|
|AN.R.31mgU|Use metal shield for victim line that is noise sensitive.|
|AN.R.32mgU|Use metal and poly shield for attacker line that travels through long distance.|
|AN.R.33mgU|Prevent from feedback path through chip seal ring between critical input and output. Use additional guard-ring to isolate the coupling. (Figure 7.5.17)|


###### Seal ring


###### Use additional guard ring to isolate the coupling.

 Output


###### Guard ring

|rd|Col2|Col3|
|---|---|---|
|d Vdd or Vs tput Guard Vdd or Vss|Vdd or Vs|s r|
||Vdd or Vss||


###### Seal ring

 Figure 7.5.17 Example of prevention from feedback path through chip seal ring


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 306 of 705
whole or in part without prior written permission of TSMC.


-----

###### 7.6 Burn-in Guidelines for Analog Circuits

Guideline No. Description

AN.R.42mg[U] For the sensitive circuit, e.g. differential input pair, which needs precise device mismatching
parameter control such as △Vt and △Isat, it must avoid unbalanced DC bias stress during burn-in
period.
For example, VA=Vdd or GND & VB=1/2Vdd, which causes current supplied from current source
flowing differently on the differential input pair (IA≠IB). This will make differential pair matching
become worse after burn-in stress. (Figure 7.6.1)

AN.R.43mg[U] Be sure that the analog circuit operates at normal operational condition during burn-in.
For example, avoid P1 floating (when R is external) and make it be biased at the normal condition
during burn-in. (Figure 7.6.2)
AN.R.44mg[U] With the protection OD connection in the sensitive circuit to reduce plasma induced damage
during wafer processing.

###### VVA VVB

 IIA IIB

 Figure 7.6.1 Example of differential input pair

|Guideline No.|Description|
|---|---|
|AN.R.42mgU|For the sensitive circuit, e.g. differential input pair, which needs precise device mismatching parameter control such as △Vt and △Isat, it must avoid unbalanced DC bias stress during burn-in period. For example, V =Vdd or GND & VB=1/2Vdd, which causes current supplied from current source A flowing differently on the differential input pair (I ≠I ). This will make differential pair matching A B become worse after burn-in stress. (Figure 7.6.1)|
|S AN.R.43mgU h|Be sure that the analog circuit operates at normal operational condition during burn-in. T For example, avoid P1 floating (when R is external) and make it be biased at the normal condition during burn-in. (Figure 7.6.2)|
|a AN.R.44mgU n|S M With the protection OD connection in the sensitive circuit to reduce plasma induced damage during wafer processing.|


###### Figure 7.6.2 Example of analog circuit

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 307 of 705
whole or in part without prior written permission of TSMC.


-----

###### 8 Dummy Pattern rule and Filling Guideline

 This chapter contains the following topics:


###### 8.1   Dummy OD rules

 8.2   Dummy poly rules


###### 8.3   Dummy TCD rules and filling guidelines

 8.4   Dummy metal rules 8.5   Dummy pattern fill usage summary 8.1 Dummy OD (DOD) Rules 1. In order to meet the extremely tight requirement in terms of process control for STI etch, polish as well as channel length definition (inter-level dielectric (ILD) planarization), you must fill the DOD globally and uniformly even if the originally drawn OD already satisfies the required OD density rule (OD.DN.1~OD.DN.3). 2. It is recommended to use TSMC’s auto-fill utilities (documents: T-N65-CL-DR-001-C2 and T-N65-CL- DR-001-H2). It is important to perform the utility on the whole chip GDS. It is dangerous to perform the utility only on the local density violation blocks in terms of the process requirement. 3. It is recommended to use filler cells with OD/PO to fill a large empty area in the standard-cell- based block during the P&R stage. Current TSMC DOD/DPO utility is difficult to insert DOD shapes into a standard-cell placed area. For the better PO and OD CD control requirement, it is suggested to layout both OD and PO into filler cell (treat OD/PO as dummy filling, need to follow OD/PO and related rules, and use the GDS layer of OD/PO). 4. Evaluate the impact on OD masks carefully when any one of the following layouts is revised:
 • PO/ DPO (poly and dummy poly)
 • NW/ ODBLK/NWDMY/ FW/LMARK/ LOGO/ INDDMY 5. Use the dummy layer ODBLK properly. This layer (CAD layer no. 150;20) directs TSMC utility that the area covered should be blocked from DOD fill operations. ODBLK is for excluding DOD, not for excluding dummy Poly (DPO). 6. It is suggested to make sure that the ODBLK layer covers sensitive circuits, such as:
 • Pad areas for high frequency signals
 • SRAM sensitive functional blocks and bit cell arrays
 • Analog/RF circuits (DAC/ADC, PLL, Inductor, MiM capacitor) and so on 7. It is recommended to manually add DOD uniformly inside regions covered by the ODBLK layer, to gain better process window and electrical performance. 8. Don’t put DOD in areas covered by the following marker layers:
 • Metal fuse (FW)/L target region (LMARK)
 • Well resistor under STI (NWDMY)
 • Inductor (INDDMY)
 • LOGO
 • Region of chip corner stress relief pattern, seal ring, and CDU pattern TSMC’s fill generation utility will not add DOD into these regions, as these layers are well defined. The ODBLK covered areas should not cover or overlap the above areas for DRC reasons. 9. Please refer to the “Dummy Pattern Fill Usage Summary” section in this chapter for additional information. 10. Please consult with TSMC first before you use your own DOD rules.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 308 of 705
whole or in part without prior written permission of TSMC.


-----

Rule No. Description Label Rule

DOD.W.1 Width A ≥ 0.5
DOD.S.1 Space B ≥ 0.4
DOD.S.2 Space to OD (Overlap is not allowed) C ≥ 0.34
DOD.S.3 Space to PO (Overlap is not allowed) D ≥ 0.3
DOD.S.5 Space to NW F ≥ 0.3
DOD.S.6 Space to FW (Overlap is not allowed) G ≥ 1.2
DOD.S.7.0 Space to LMARK or L-slot is defined by either DOD.S.7 or
DOD.S.7.1.

DOD.S.7 Space to LMARK (Overlap is not allowed) H ≥ 1.2
DOD.S.7.1 Space to L-slot (Overlap is not allowed) H’ ≥ 5.0
DOD.S.8 Space to NWDMY (Overlap is not allowed) I ≥ 0.6
DOD.S.9 Space to LOGO (Overlap is not allowed) J ≥ 0.0
DOD.S.10 Space to INDDMY (Overlap is not allowed) K ≥ 1.2
DOD.EN.1 Enclosure by NW (fully outside is allowed) L ≥ 0.3
DOD.EN.2 Enclosure by chip edge M ≥ 0.6
OD.DN.1 {OD OR DOD} density across full chip ≥ 25%

≤ 75%
OD.DN.2 {OD OR DOD} local density ≥ 20%

≤ 80%
(outside OD2)
≤ 90%
OD.DN.3 {OD OR DOD} local density inside ODBLK ≥ 20%

≤ 80%
(outside OD2)
≤ 90%

1. OD.DN.2 and OD.DN.3 are checked over any 150 µm x
150 µm window (stepping in 75 µm increments).
######  2.  (outside OD2) means the overlapped width between the checking window and OD2 layer is smaller than 37.5 µm.
3.  For OD.DN.2/OD.DN.3, the following regions can be
excluded:
o (CB sizing 2) for high speed/RF products for 20% rule
o NWDMY/FW/LMARK/LOGO/INDDMY for 20% rule
o Chip corner stress relief and seal ring for 20%/80%/90%
rule
4.  OD.DN.2 is applied while the width of ((checking window
NOT the item 3) ≥ 37.5 µm.
5. OD.DN.3 must be followed for every defined ODBLK
region. This rule is only applied while the width of
((checking window AND ODBLK) NOT item 3) ≥ 37.5 µm.

DOD.R.1 DOD is a must. DOD CAD layer (TSMC default, 6;1) must be
different from OD’s.

DOD.R.2 DOD inside chip corner stress relief area is not allowed [except
seal ring and stress relief patterns drawn by you].

DOD.R.3 Only square (or rectangular) and solid shapes are allowed. A
45-degree shape is not allowed.

DOD.S.2g[U] Recommended space to OD (C = 0.6)
DOD.S.4g[U] Recommended space to ODBLK (E ≥ 0.6) (Overlap is not recommended)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 309 of 705
whole or in part without prior written permission of TSMC.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|DOD.W.1|Width|A|≥|0.5|
|DOD.S.1|Space|B|≥|0.4|
|DOD.S.2|Space to OD (Overlap is not allowed)|C|≥|0.34|
|DOD.S.3|Space to PO (Overlap is not allowed)|D|≥|0.3|
|DOD.S.5|Space to NW|F|≥|0.3|
|DOD.S.6|Space to FW (Overlap is not allowed)|G|≥|1.2|
|DOD.S.7.0|Space to LMARK or L-slot is defined by either DOD.S.7 or DOD.S.7.1.||||
|DOD.S.7|Space to LMARK (Overlap is not allowed)|H|≥|1.2|
|S DOD.S.7.1|Space to L-slot (Overlap is not allowed)|H’|≥|5.0|
|h DOD.S.8|T Space to NWDMY (Overlap is not allowed)|I|≥|0.6|
|a DOD.S.9|S Space to LOGO (Overlap is not allowed)|J|≥|0.0|
|n DOD.S.10|M Space to INDDMY (Overlap is not allowed)|K|≥|1.2|
|DOD.EN.1|g C Enclosure by NW (fully outside is allowed)|L|≥|0.3|
|DOD.EN.2|h Enclosure by chip edge|M|≥|0.6|
|OD.DN.1|C a {OD OR DOD} density across full chip i o I||≥|25%|
||||≤|75%|
|OD.DN.2|n C {OD OR DOD} local density f i T d e e 1||≥|20%|
||||≤|80% (outside OD2)|
||||≤|90%|
|OD.DN.3|c n 2 {OD OR DOD} local density inside ODBLK h t 8 i . a 5 1 & l 7 0||≥|20%|
||||≤|80% (outside OD2)|
||||≤|90%|
||I / I n 2 n 1. OD.DN.2 and OD.DN.3 are checked over any 150 µm x 0 3 d 150 µm window (stepping in 75 µm increments). 9 / . 2. (outside OD2) means the overlapped width between 2 P the checking window and OD2 layer is smaller than 0 37.5 µm. r 1 o 3. For OD.DN.2/OD.DN.3, the following regions can be 2 m excluded: o (CB sizing 2) for high speed/RF products for 20% rule o o NWDMY/FW/LMARK/LOGO/INDDMY for 20% rule t o Chip corner stress relief and seal ring for 20%/80%/90% rule 4. OD.DN.2 is applied while the width of ((checking window NOT the item 3) ≥ 37.5 µm. 5. OD.DN.3 must be followed for every defined ODBLK region. This rule is only applied while the width of ((checking window AND ODBLK) NOT item 3) ≥ 37.5 µm.|n r o o f i|e a C m|n o i t|
|DOD.R.1|DOD is a must. DOD CAD layer (TSMC default, 6;1) must be different from OD’s.|||t n|
|DOD.R.2|DOD inside chip corner stress relief area is not allowed [except seal ring and stress relief patterns drawn by you].|||r e|
|DOD.R.3|Only square (or rectangular) and solid shapes are allowed. A 45-degree shape is not allowed.||||
|DOD.S.2gU|Recommended space to OD (C = 0.6)||||
|DOD.S.4gU|Recommended space to ODBLK (E ≥ 0.6) (Overlap is not recommended)||||


-----

###### DOD


###### ODBLK/FW/LMARK/NWDMY


###### F P
 D
 O DOD

 C

 OD

 A
 DOD B DOD


###### Chip Edge

 DOD

 DOD

 LOGO/ DOD J/K INDDMY

|F|Col2|
|---|---|


###### M

|Col1|Col2|
|---|---|

|Col1|Col2|
|---|---|

|ech|nfidenti 128 h DOD J/K I LMARK|Col3|
|---|---|---|
|h 0 /|2 t LMARK 8 i . a 5 Top Metal (Cu) & 7 I 2 n L-slot 3 d 9 H’ H’ / . 2 DOD P 0 r||
|/ 2 DOD 0 1|/ 2 DOD 0||
|||o 2|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 310 of 705
whole or in part without prior written permission of TSMC.


-----

###### 8.2 Dummy Poly (DPO) Rules
 1. Good Poly uniformity is the key to meet the PO CD as well as circuit performance requirement.  You must fill the DPO globally and uniformly even if the original drawn poly already satisfies the required poly density rule (PO.DN.1). The designer may wish to add dummy poly to improve the stability of the poly line dimension on silicon. 2. It is recommended to use TSMC’s auto-fill utilities (documents T-N65-CL-DR-001-C2 and T-N65-CL- DR-001-H2). 3. It is recommended to use filler cells with OD/PO to fill a large empty area in the standard-cell- based block during the P&R stage. Current TSMC DOD/DPO utility is difficult to insert DOD shapes into a standard-cell placed area. For the better PO and OD CD control requirement, it is suggested to layout both OD and PO into filler cell (treat OD/PO as dummy filling, need to follow OD/PO and related rules, and use the GDS layer of OD/PO). 4. Evaluate the impact on the poly mask carefully when there is DPO in the mask and any one of the following layouts is revised:
 • OD/DOD
 • POBLK/FW/LMARK/LOGO/INDDMY 5. Use the dummy layer POBLK properly. This layer (CAD layer no. 150;21) directs the TSMC utility that the area covered should be blocked from DPO fill operations. POBLK is for excluding DPO, not for excluding dummy OD (DOD). 6. It is suggested to make sure that the POBLK layer covers sensitive circuits, such as:
 • Pad areas for high frequency signals
 • SRAM sensitive functional blocks and bit cell arrays
 • Analog/RF circuits (DAC/ADC, PLL, Inductor, MiM capacitor) and so on 7. It is recommended to manually add DPO uniformly inside regions covered by the dummy fill blocking layer POBLK, to gain better process window and electrical performance. 8. Don’t put DPO in areas covered by the following marker layers to avoid DRC problems.
 • Metal fuse (FW)/L target region (LMARK)
 • Inductor (INDDMY)
 • LOGO
 • Region of chip corner stress relief pattern, seal ring, and CDU pattern TSMC’s fill generation utility will not add DPO into these regions because these layers are well defined. The POBLK covered areas should not cover or overlap the above areas for DRC reasons. 9. Please refer to the “Dummy Pattern Fill Usage Summary” section in this chapter for additional information. 10. Please consult with TSMC first before you use your own DPO rules.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 311 of 705
whole or in part without prior written permission of TSMC.


-----

###### Rule No. Description Labe Rule l

DPO.W.1 Width A ≥ 0.4
DPO.S.1 Space B ≥ 0.3
DPO.S.2 Space to OD (Overlap is not allowed) C ≥ 0.2
DPO.S.3 Space to PO (Overlap is not allowed) D ≥ 0.5
DPO.S.5 Space to FW (Overlap is not allowed) F ≥ 1.2
DPO.S.6.0 Space to LMARK or L-slot is defined by either DPO.S.6 or DPO.S.6.1.
DPO.S.6 Space to LMARK (Overlap is not allowed) G ≥ 1.2
DPO.S.6.1 Space to L-slot (Overlap is not allowed) G’ ≥ 5.0
DPO.S.8 Space to LOGO (Overlap is not allowed) I ≥ 0.0
DPO.S.9 Space to INDDMY (Overlap is not allowed) J ≥ 1.2
DPO.EN.1 Enclosure by chip edge K ≥ 0.6
PO.DN.1 {PO OR DPO} density across full chip ≥ 14%

≤ 40%
PO.DN.2 {OD OR DOD OR PO OR DPO} local density ≥ 0.1%

1. PO.DN.2 rules are checked over any 20 µm x 20 µm area.
(stepping in 10 µm increments).
2. For PO.DN.2 rules, the following regions can be excluded:
o (CB sizing 2) for high speed/RF products
o ODBLK/POBLK/NWDMY/FW/LMARK/LOGO/INDDMY as default
o Chip corner stress relief area if seal ring and stress relief pattern
added by TSMC.
3. Even in areas covered by {ODBLK OR POBLK}, this pattern density
that follows the PO.DN.2 rules is recommended.

4. The rule is applied while width of (checking window NOT item 2) ≥
5 µm.

DPO.R.1 DPO is a must. DPO CAD layer (TSMC default, 17;1) must be a
different layer from the PO CAD layer.

DPO.R.2 DPO inside chip corner stress relief area is not allowed [except seal
ring and stress relief patterns drawn by you].

DPO.R.3 Only square (or rectangular) and solid shapes are allowed. A 45-degree
shape is not allowed.

DPO.S.3g[U] Recommended space to PO (D = 0.5)
DPO.S.4g[U] Recommended space to POBLK (E ≥ 0.4) (Overlap is not recommended)
DPO.R.4g[U] DPO cut DOD is not recommended

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 312 of 705
whole or in part without prior written permission of TSMC.

|Rule No.|Description|Labe l|Col4|Rule|
|---|---|---|---|---|
|DPO.W.1|Width|A|≥|0.4|
|DPO.S.1|Space|B|≥|0.3|
|DPO.S.2|Space to OD (Overlap is not allowed)|C|≥|0.2|
|DPO.S.3|Space to PO (Overlap is not allowed)|D|≥|0.5|
|DPO.S.5|Space to FW (Overlap is not allowed)|F|≥|1.2|
|DPO.S.6.0|Space to LMARK or L-slot is defined by either DPO.S.6 or DPO.S.6.1.||||
|DPO.S.6|Space to LMARK (Overlap is not allowed)|G|≥|1.2|
|DPO.S.6.1|Space to L-slot (Overlap is not allowed)|G’|≥|5.0|
|S DPO.S.8|Space to LOGO (Overlap is not allowed)|I|≥|0.0|
|h DPO.S.9|T Space to INDDMY (Overlap is not allowed)|J|≥|1.2|
|a DPO.EN.1|S Enclosure by chip edge|K|≥|0.6|
|n PO.DN.1|M {PO OR DPO} density across full chip g C||≥|14%|
||||≤|40%|
|PO.DN.2|h {OD OR DOD OR PO OR DPO} local density||≥|0.1%|
||C a 1. PO.DN.2 rules are checked over any 20 µm x 20 µm area. i o (stepping in 10 µm increments). I n C 2. For PO.DN.2 rules, the following regions can be excluded: f o (CB sizing 2) for high speed/RF products i T d o ODBLK/POBLK/NWDMY/FW/LMARK/LOGO/INDDMY as default e e o Chip corner stress relief area if seal ring and stress relief pattern 1 added by TSMC. c n 2 h t 3. Even in areas covered by {ODBLK OR POBLK}, this pattern density 8 i that follows the PO.DN.2 rules is recommended. . a 5 1 4. The rule is applied while width of (checking window NOT item 2) ≥ & 7 l 5 µm.||||
|DPO.R.1|0 I / I n 2 n DPO is a must. DPO CAD layer (TSMC default, 17;1) must be a 0 3 f different layer from the PO CAD layer.||||
|DPO.R.2|d 9 o DPO inside chip corner stress relief area is not allowed [except seal / . r ring and stress relief patterns drawn by you].||||
|DPO.R.3|2 P 0 Only square (or rectangular) and solid shapes are allowed. A 45-degree r shape is not allowed.|m|||
|DPO.S.3gU|1 o a t Recommended space to PO (D = 0.5)||||
|DPO.S.4gU|2 m i Recommended space to POBLK (E ≥ 0.4) (Overlap is not recommended)||||
|DPO.R.4gU|o o DPO cut DOD is not recommended||||


-----

###### DPO


###### ODBLK/POBLK/FW/LMARK


###### Chip Edge


###### LOGO/
 A DPO B I/J INDDMY
 DPO

 LMARK
 Top Metal (Cu)

 L-slot

 G’ G’ DPO

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 313 of 705
whole or in part without prior written permission of TSMC.

|Col1|5|
|---|---|

|. 0/09 DP|al I 85723 . &Ind. 09/ PO INDDM I/J LMARK|Col3|
|---|---|---|
||9 LMARK / . 2 P Top Metal (Cu) 0 r 1 o L-slot 2 m G’ G’ DPO||
|DPO|DPO||
||||


-----

###### 8.3 Dummy TCD Rules and Filling Guidelines

 8.3.1 Dummy TCD Rules (DTCD)


###### 1. In order to meet the extremely tight requirement in terms of process control for Poly CD, the Dummy TCD is required within 2mmX2mm area. 2. It is recommended to use TSMC’s auto-fill utilities (documents T-N65-CL-DR-001-C2 and T-N65-CL- DR-001-H2). It is important to perform the utility on the whole chip GDS. It is not recommended to perform the utility only on the single IP. 3.  Evaluate the impact on OD/PO/NPO/NPO2/RPO2/P+/N+/NLDD/PLDD masks carefully when any one of the following layouts is revised: � PO/OD/NP/PP 4. Use the dummy layer POBLK/ODBLK properly. Theses layers (CAD layer no. 150;20/150;21) directs TSMC utility that the area covered should be blocked from Dummy TCD fill operations. 5.  If you do not use tsmc’s dummy utility, please ask for the dummy TCD layout and insert it in your design flow: � It is suggested to make sure that the POBLK/ODBLK layer covers sensitive circuits. � TCDDMY overlaps DOD, DPO NW, OD2, DCO, NT_N, POFUSE, RPO, RH, VAR, mVTL, VTH_P, VTH_N, VTL_P, VTL_N, SRM, SRAMDMY, FW, LMARK, INDDMY, LOGO, or MOMDMY which is not allowed.

Rule No. Description Label Rule

DTCD.W.1 Width of TCDDMY = 12 or 9.245
DTCD.DN.1® Density of DummyTCD (2mmX2mm is one unit, see next page A ≧ 80%
for more information)

DTCD.R.1 TCDDMY must contain OD/PO/PP/NP/POBLK/ODBLK layer
DTCD.R.2 OD/PO/PP/NP/POBLK/ODBLK layout in the TCDDMY must
exactly same as them in tsmc’s utility.

DTCD.R.3 TCDDMY overlap of DOD, DPO, NW, OD2, DCO, NT_N,
POFUSE, RPO, RH, VAR, mVTL, VTH_P, VTH_N, VTL_P,
VTL_N, SRM, SRAMDMY, FW, LMARK, INDDMY, LOGO, or
MOMDMY is not allowed.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 314 of 705
whole or in part without prior written permission of TSMC.

|VTH_N, VT allowed.|nfide 1 C Te TL_P, VTL_N, SRM, SRAMDMY, FW, LMARK, INDDMY, LOG|GO, or MO|MOMDM|MY which is not|
|---|---|---|---|---|
|Rule No.|e e Description|Label||Rule|
|DTCD.W.1|1 c n 2 Width of TCDDMY||=|12 or 9.245|
|DTCD.DN.1®|h t 8 i Density of DummyTCD (2mmX2mm is one unit, see next page . a 5 for more information)|A|≧|80%|
|DTCD.R.1|1 & l 7 TCDDMY must contain OD/PO/PP/NP/POBLK/ODBLK layer||||
|DTCD.R.2|0 I / I n 2 n OD/PO/PP/NP/POBLK/ODBLK layout in the TCDDMY must 0 exactly same as them in tsmc’s utility.||||
|DTCD.R.3|3 f d 9 o TCDDMY overlap of DOD, DPO, NW, OD2, DCO, NT_N, / . POFUSE, RPO, RH, VAR, mVTL, VTH_P, VTH_N, VTL_P, 2 P VTL_N, SRM, SRAMDMY, FW, LMARK, INDDMY, LOGO, or 0 MOMDMY is not allowed.|m r|||


-----

###### Dummy TCD 

 Example for A value calculation Chip size = 16.5mm X 14 mm (8 units X 7units)


###### 16.5 mm = 8 units


###### 14 mm = 7units

 2 mm


###### 2 mm

 < 2 mm, no needs to add DummyTCD

|T S M C = 7units C a i o I n C f i T d e e 1 c n 2 h t|Col2|S T|M|Col5|Col6|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
||units i I|T C|C|C|1 o|i f n|e d|n||
||||c e|||||||
|||||||||||


###### A = (8X7-2)/ (8X7) = 96.4%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 315 of 705
whole or in part without prior written permission of TSMC.


-----

###### 8.3.2 Dummy TCD layout Summary 

 1. The DummyTCD cell should include layers as below.

|Layer|CAD|
|---|---|
|OD|6;0|
|PO|17;0|
|PP|25;0|
|S T NP|26;0|
|h S a ODBLK|150;20|
|M n POBLK|150;21|
|g C * TCDDMY|165;1|


###### 2. The Dummy TCD cell is located at P-well area. 3. The Dummy TCD cell can neighbor on the main circuit.  4. PO.DN.3 will exclude TCDDMY area.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 316 of 705
whole or in part without prior written permission of TSMC.


-----

###### 8.4 Dummy Metal (DM) Rules
 (DMx, x = 1,2,3,4,5,6,7,8,9)


###### 1. To improve the metal CMP process window, you must fill the dummy metal globally and uniformly even if the originally drawn Mx has already met the density rule (Mx.DN.1/ Mx.DN.1.1/Mx.DN.2). 2. Use either the P&R dummy fill or the utility dummy fill as a method for inserting dummy metal.  Two methods are available for automated dummy metal insertion: commercial P&R tools and a utility from TSMC:
 • The P&R dummy fill is better for dummy metal insertion at the chip level.
 • The utility dummy fill is better for IP blocks, library cells, and full custom cells.

 • Commercial P&R software inserts rectangular DMx geometry. TSMC also provides P&R settings for DMx insertion. Please refer to Reference Flow in TSMC-Online.



###### • The TSMC utility can insert square DMx uniformly within the original layout.
 • If you use TSMC’s auto-fill utility to fill the DMx on the whole chip GDS, TSMC will waive the low local density violation (15% and 20%). If you do not use TSMC’s utility to perform the dummy metal generation, you must meet the local density rule (Mx.DN.1). 3. In the TSMC utility, 2 kinds of dummy metal are generated, DMx and DMx_O.
 • DMx_O: OPC dummy of inter-metal. DMx_O is the same as real metal, Mx. 

 • DMx_O receive OPC. In the MT form, you need to combine DMx_O into the real metal, like (Mx OR DMx_O). My and Mz dummy won’t receive OPC.
 • DMx_O needs to meet all Mx rules.
 • The distinction between Mx, DMx, and DMx_O

|Col1|. 1 Mx|5 DMx|a DMx_O|
|---|---|---|---|
|GDS datatype|0 0|& 7 1|l 7 for dummy M1 and inter-metals Mx|
|Do OPC modification on it|/ Yes|I 2 No|I n Yes|
|Refer to it during OPC|0 Yes|n Yes|3 f Yes|
|Follow Mx rule|9 Yes|d . No|o Yes|


###### 4. Use the dummy layer DMxEXCL properly. This layer directs TSMC’s utility that the area covered should be blocked from DM fill operations. 5. It is suggested to make sure that DMxEXCL is drawn over the following:

 • Sensitive circuits (such as SRAM sensitive function blocks and bit cell array) and analog circuits (such as DAV/ADC, and PLL)
 • RF application circuits
 • Pad areas for high frequency signals
 • MIM capacitors for mixed-signal circuits At a minimum, the first metal layer immediately beneath CBM is required. For example, if the capacitor is located between M8 and M7, then M7 under the CBM regions must be blocked. For sensitive areas with auto-fill operations blocked by the DMxEXCL layer, careful manual uniform fill addition is still recommended so as to gain a better process window and electrical performance. 6. For DMxEXCL, use the GDS layer numbers 150;n (n = 1,2,3,4,5,6,7,8,9).


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 317 of 705
whole or in part without prior written permission of TSMC.


-----

###### 7. Revision of the following layers may necessitate re-filling of DMx. Because of this, evaluate the impact on the metal layer mask carefully when any one of the following layouts is revised:
 • Mx and DMxEXCL layers. This layout revision impacts the Mx mask only.
 • FW/LMARK/LOGO/INDDMY. This revision impacts all the metal layer masks.
 • CBM (between Mx and Mx+1). This revision impacts the Mx mask only if there are no DM problems at the other metal layers. (CBM is a capacitor bottom-plate metal for an MIM capacitor in the MS/RF process.) 8. In order to have an accurate interconnect RC for timing and power analysis, it is important to extract RC after dummy metal insertion, and extract RC with density based metal thickness variation feature enabled. 9. Don’t put DMx in areas covered by the following marker layers:
 • Metal fuse (FW)/L target region (LMARK)
 • MIM capacitor region (CBM)
 • Inductor region (INDDMY)
 • LOGO
 • Regions of chip corner stress relief pattern, seal ring, and CDU pattern. TSMC’s fill generation utility will not add DMx into these regions because these layers are well defined. The DMxEXCL covered areas should not cover or overlap the above areas for DRC reasons. 10. Please refer to the “Dummy Pattern Fill Usage Summary” section in this chapter for additional information. 11. Please consult with TSMC first before you use your own DMx rules.

Rule No. Description Label Rule

DMx.W.1 Width (minimum) A ≥
DMx.W.2 Width (maximum) (checked by sizing down 1.5 µm) B ≤ 3.0

DMx.S.1 Space C ≥
DMx.S.2 Space to Mx (Overlap is not allowed) D ≥
DMx.S.3 Space to Mx (Overlap is not allowed) [Mx width > 4.5 µm and the E ≥ 1.5
parallel metal run length > 4.5 µm]

DMx.S.3.1 Space to Mx (Overlap is not allowed) [Mx width > 1.5 µm and the E1 ≥ 0.5
parallel metal run length > 1.5 µm]

DMx.S.4 Space to FW (Overlap is not allowed) F ≥ 5.0
DMx.S.5.0 Space to LMARK or L-slot is defined by either DMx.S.6 or DMx.S.5.1.
DMx.S.5 Space to LMARK (Overlap is not allowed) G ≥ 5.0
DMx.S.5.1 Space to L-slot (Overlap is not allowed) G’ ≥ 5.0
DMx.S.7 Space to LOGO (Overlap is not allowed) I ≥ 0.0
DMx.S.8 Space to INDDMY (Overlap is not allowed) J ≥ 2.5
DMx.S.9 Space to CBM [CBM between Mx and Mx+1] (Overlap is not allowed) K ≥ 1.5
DMx.S.10 Space to 45-degree bent Mx O ≥ 0.4
DMx.EN.1 Enclosure by chip edge L ≥ 2.5
DMx.A.1 Area (minimum) M ≥
DMx.A.2 Area (maximum) N ≤

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 318 of 705
whole or in part without prior written permission of TSMC.

|. Please con|fident 12 C Tech nsult with TSMC first before you use your own DMx rules.|Col3|Col4|Col5|
|---|---|---|---|---|
|Rule No.|c n 2 t Description|Label||Rule|
|DMx.W.1|h 8 i . a Width (minimum)|A|≥||
|DMx.W.2|5 1 & l Width (maximum) (checked by sizing down 1.5 µm)|B|≤|3.0|
|DMx.S.1|7 0 I I 2 / Space|C|≥||
|DMx.S.2|n n 0 3 f Space to Mx (Overlap is not allowed)|D|≥||
|DMx.S.3|d 9 o Space to Mx (Overlap is not allowed) [Mx width > 4.5 µm and the / . r parallel metal run length > 4.5 µm]|E|≥|1.5|
|DMx.S.3.1|2 P m 0 Space to Mx (Overlap is not allowed) [Mx width > 1.5 µm and the r parallel metal run length > 1.5 µm]|E1|≥|0.5|
|DMx.S.4|1 o Space to FW (Overlap is not allowed)|a t F|≥|5.0|
|DMx.S.5.0|2 m Space to LMARK or L-slot is defined by either DMx.S.6 or DMx.S.5.1.|i|||
|DMx.S.5|o Space to LMARK (Overlap is not allowed)|o G|≥|5.0|
|DMx.S.5.1|t Space to L-slot (Overlap is not allowed)|G’|n ≥|5.0|
|DMx.S.7|i o Space to LOGO (Overlap is not allowed)|I|≥|0.0|
|DMx.S.8|n Space to INDDMY (Overlap is not allowed)|J|≥|2.5|
|DMx.S.9|Space to CBM [CBM between Mx and Mx+1] (Overlap is not allowed)|K|≥|1.5|
|DMx.S.10|Space to 45-degree bent Mx|C O|≥|0.4|
|DMx.EN.1|Enclosure by chip edge|e L|≥|2.5|
|DMx.A.1|Area (minimum)|n M|≥||
|DMx.A.2|Area (maximum)|N|t e ≤||


-----

|Layer|Dimension|Col3|Col4|Col5|Col6|
|---|---|---|---|---|---|
||A|C|D|M|N|
|M1and Mx|0.3|0.3|0.3|0.24|80|
|My|0.4|0.4|0.6|0.565|160|
|Mz|0.4|0.4|0.6|0.565|160|
|Mr|0.8|0.8|0.8|1.44|160|
|Mu (ultra thick metal)|3.0|3.0|3.0|9.00|600|


Table Notes:
Mu is the ultra thick metal (34K Å) for the interconnection and inductor in the MS/RF process.

Mx.DN.1 Minimum metal density in window 75 µm x 75 µm, stepping 37.5 µm ≥ 10%

Mx.DN.1.1 Maximum metal density in window 100 µm x 100 µm, stepping 50 µm ≤ 80%

1. Mx.DN.1 ≥10% rule is checked over any 75 µm x 75 µm area
(stepping in 37.5 µm increments).

2. Mx.DN.1.1 ≤80% rule is checked over any 100 µm x 100 µm area
(stepping in 50 µm increments).
3. Mx.DN.1 and Mx.DN.1.1 would exclude the following regions:
o FW /LOGO/INDDMY for 10% rule
o LMARK for 10%/80% rule
o Chip corner stress relief area and seal ring
o CBM of MIM capacitor for 10% rule. For example, if the
capacitor is constructed between M8 and M7, then the M7
density check would exclude the CBM region.
4. Mx.DN.1 ≥ 10% rule is applied while the width of (checking
window NOT item 3) >= 18.75 µm.
###### 5. Mx.DN.1.1 ≤ 80% rule is applied while the width of (checking window NOT item 3) ≥ 25 µm.
6.  Both wire bond pad and flip chip bump pad are excluded from
80% density check.

Mx.DN.2 Maximum metal density over any 20 µm x 20 µm area (checked by ≤ 90%
stepping in 10 µm increments).
The rule is applied while width of (checking window NOT Bond pad)
≥ 5 µm.
Mx.DN.2 would exclude the following regions:
1. Both wire bond pad and flip chip bump pad
2. Mz in {INDDMY SIZING 18 µm}
3. LMARK

Mx.DN.4 The metal density difference between any two 250 µm x 250 µm ≤ 40%
neighboring checking windows including DMxEXCL (stepping in 250
µm increments)
Anticipate metal density gradient from layout of small cell by
targeting density ~40% (this way, it will limit the risk of low density
and of high gradient.)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 319 of 705
whole or in part without prior written permission of TSMC.

|Sh|T|Col3|Col4|
|---|---|---|---|
|g n a h S|C M S T|||
|||||
|h Mx.DN.1|C a Minimum metal density in window 75 µm x 75 µm, stepping 37.5 µm i o|≥|10%|
|Mx.DN.1.1|I n C Maximum metal density in window 100 µm x 100 µm, stepping 50 µm f i T d|≤|80%|
||e e 1 1. Mx.DN.1 ≥10% rule is checked over any 75 µm x 75 µm area c n 2 (stepping in 37.5 µm increments). h t 8 i 2. Mx.DN.1.1 ≤80% rule is checked over any 100 µm x 100 µm area . a 5 (stepping in 50 µm increments). 1 & l 7 3. Mx.DN.1 and Mx.DN.1.1 would exclude the following regions: 0 I o FW /LOGO/INDDMY for 10% rule / I n 2 n 0 3 f o LMARK for 10%/80% rule d 9 o o Chip corner stress relief area and seal ring / . r o CBM of MIM capacitor for 10% rule. For example, if the 2 P m capacitor is constructed between M8 and M7, then the M7 0 r density check would exclude the CBM region. 1 o 4. Mx.DN.1 ≥ 10% rule is applied while the width of (checking 2 m window NOT item 3) >= 18.75 µm. 5. Mx.DN.1.1 ≤ 80% rule is applied while the width of o (checking window NOT item 3) ≥ 25 µm. t 6. Both wire bond pad and flip chip bump pad are excluded from i 80% density check.|a|n o i t|
|Mx.DN.2|o n Maximum metal density over any 20 µm x 20 µm area (checked by stepping in 10 µm increments). The rule is applied while width of (checking window NOT Bond pad) ≥ 5 µm. Mx.DN.2 would exclude the following regions: 1. Both wire bond pad and flip chip bump pad 2. Mz in {INDDMY SIZING 18 µm} 3. LMARK|≤ C|90% e n t e|
|Mx.DN.4|The metal density difference between any two 250 µm x 250 µm neighboring checking windows including DMxEXCL (stepping in 250 µm increments) Anticipate metal density gradient from layout of small cell by targeting density ~40% (this way, it will limit the risk of low density and of high gradient.)|≤|r 40%|


-----

|Mx.DN.5|It is not allowed to have local density > 80% of all 3 consecutive metal (Mx, Mx+1 and Mx+2) over any 50um x 50um (stepping 25), i.e. it is allowed for either one of Mx, Mx+1, or Mx+2 to have a local density ≤ 80%. 1. The metal layers include M1/Mx and dummy metals. 2. The check does not include chip corner stress relief pattern,seal ring and top2 metals at CUP area.|Col3|Col4|
|---|---|---|---|
|DMx.R.1|DMx is a must. The DMx CAD layer (TSMC default, 32;1 for DM2) must be different from the Mx CAD layer.|||
|DMx.R.2|DMx inside chip corner stress relief area is not allowed [except seal ring and stress relief patterns drawn by you].|||
|DMx.R.3|0 or 45-degree solid shapes are allowed|||
|DMx_O.R.1|DMx_O INTERACT Mx is not allowed.|||
|S DMx.S.6gU|T Recommended space to DMxEXCL (H ≥ 0.6) (Overlap is not recommended)|||
|h a DMx.W.1gU n g h|S Recommended DMx size (width x length) M Square C (Utility Fill) Width x Length C a M1 and Mx 0.5x0.5~2x2 i o My 1x1~2x2 I n Mz 1x1~2x2 C f Mr 1.2x1.2~3x3 i Mu 3x3|||

|M|Square (Utility Fill)|
|---|---|
||C Width x Length|
|M1 and Mx|C 0.5x0.5~2x2|
|a i My|1x1~2x2|
|I Mz|o 1x1~2x2|
|C Mr|n f 1.2x1.2~3x3|
|Mu|i 3x3|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 320 of 705
whole or in part without prior written permission of TSMC.


-----

###### DMx


Chip edge


###### Minimum/Maximum area


###### Mx
DMx
###### O

 LMARK
 Top Metal (Cu)

 L-slot
 G’
 G’
 DMx

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 321 of 705
whole or in part without prior written permission of TSMC.

|DMx|Prom 2012 x O LMARK|Col3|
|---|---|---|
||LMARK Top Metal (Cu) L-slot G’ G’ DMx||
|DMx|DMx||
||||


-----

###### 8.5 Dummy Pattern Fill Usage Summary
 This section is divided into the following sections:
 • Dummy pattern filling requirements
 • Recommended flow for dummy pattern filling
 • Blockage layer (ODBLK/POBLK/DMxEXCL) requirements and recommendations
 • Dummy pattern filling guidelines
 • Mask revision guidelines
 • Dummy pattern re-fill evaluation flow chart


###### 8.5.1 Dummy Pattern Filling Requirements
 1. OD/PO/Metal pattern density requirements

|ang OD/PO/M|SMC ng Metal pattern density requireme|ents|Col4|
|---|---|---|---|
||g C Local Density Range h|Window check size|Whole Chip Density Range|
|OD|C a 20%~80% for Core region i 20%~90% for I/O region|150 µm * 150 µm o|25%~75%|
|Poly|I ≥0.1% for OD or PO|n 20 µm * 20 µm for 0.1%|14%~40%|
|Metal|C ≤ 90% for M1/Mx/My/Mz/Mr|f i 20 µm * 20 µm|NA|
||T 10~80% for e M1/Mx/My/Mz/Mr/Mu|d 75 µm * 75 µm for 10% e 100 µm * 100 µm for 80%|NA|


###### 2. DOD/DPO/DMx requirement: The DOD/DPO/DMx must be filled, even if the local or chip density has already met the density rules (OD.DN.1/OD.DN.2/OD.DN.3/PO.DN.1/PO.DN.2/PO.DN.3/ Mx.DN.1
/Mx.DN.1.1/Mx.DN.2/ Mx.DN.4/Mx.DN.5) (x=1~9).
###### 3. Density requirement: It is recommended that you use the TSMC auto-fill utility to generate dummy fill patterns.  If you use TSMC’s auto-fill utility to fill DOD and DMx, TSMC will waive the low density rule violations (OD.DN.2, Mx.DN.1, Mx.DN.1.1) (x=1~9). Both the local density rules and chip density rules must be met if TSMC’s auto-fill utility is not used to generate the DOD/DPO/DMx fill. 4. Tool recommendation: It is recommended to fill dummy patterns using P&R dummy fill (for DMx only) with TSMC provided settings or using the TSMC’s auto-fill utility. The TSMC auto-fill utility can fill patterns uniformly. It is structurally and hierarchically optimized to provide maximum yield and manufacturability improvement with minimum perturbation to the circuit.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 322 of 705
whole or in part without prior written permission of TSMC.


-----

###### 8.5.2 Recommended Flow for Dummy Pattern Filling

|IP level (G D S)|Col2|
|---|---|
|||



- If increm entally fill D M x is done m any tim es, it still can’t m eet local density, please fill D M x by TSM C utility.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 323 of 705
whole or in part without prior written permission of TSMC.


-----

###### 8.5.3 Blockage Layer (ODBLK/POBLK/DMxEXCL) Requirements and Recommendations
 1. Density requirement: For any area covered by a blockage layer, it is especially critical to meet the local density rules.   Blockage layers specify sensitive regions (by recommendation or requirement), and P&R dummy fill(for DMx only) or the TSMC auto-fill utility does not fill dummy patterns for these regions. For details, please refer to the following sections in this chapter: “Dummy OD Rules,” Dummy Poly Rules,” and “Dummy Metal Rules.”

|T S Metal Rules.”|Col2|Col3|Col4|
|---|---|---|---|
|T h Circuit|Blockage Layer|||
||ODBLK|POBLK|DMxEXCL|
|S a RF application circuit|Must|Must|Must|
|n Pad metal area for high g frequency signals|M Must C|Must|Must|
|h SRAM block and bit cell a area|Recommended C|Recommended|Must (M1 at least)|
|i Analog block I (ADC/DAC/PLL, and so on)|o Must n|Must|Recommended|



###### • RF circuits: Draw a blockage layer that covers the entire RF circuit. Designers should consider the signal coupling impact and keep a suitable distance between the RF circuits and the blockage layer edge.



###### • High frequency signal pads: Draw blockage layers that are coincident with the outer edge of the metal pads.

 • Other sensitive regions: Draw a blockage layer that covers the other sensitive regions, including the SRAM function block and bit cell array, analog circuits (DAC/ADC/PLL), and so on.
 2. Areas excluded from certain dummy fill: Don’t put any dummy patterns into the following regions:
 • Metal fuse (FW)/L target region (LMARK): DOD/DPO/DMx
 • Well resistor under STI region (NWDMY): DOD
 • CBM region: DMx (if CBM between Mx+1 and Mx)
 • INDDMY region: DOD/DPO/DMx
 • LOGO region: DOD/DPO/DMx
 • Seal ring /CDU /chip corner stress relief pattern region: DOD/DPO/DMx The TSMC utility will not add dummy patterns into these regions unless the correct dummy layer is specified, or the correct option is turned on (for CBM and chip corner). The ODBLK/POBLK/DMxEXCL covered areas should not cover or overlap the above areas for DRC reasons.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 324 of 705
whole or in part without prior written permission of TSMC.


-----

###### 8.5.4 Dummy Pattern Filling Guidelines
 1. Dummy pattern filled by P&R dummy fill (for DMx only) or TSMC’s dummy fill utility. Put all relevant layers (MUST and OPTION listed in the following table) into one GDS file. If the OPTION layers are not ready to tape out, draw the blockage layer to avoid dummy pattern fill. (For example, if FW is not ready to tape out when making an OD mask, draw FW into ODBLK to exclude DOD filling.)

|Layer ID|Description|Dummy Pattern|Col4|Col5|
|---|---|---|---|---|
|||DOD|DPO|DMx (x=1,2,3,4,5,6,7,8,9)|
|OD|T Diffusion|MUST|MUST||
|h PO|S Poly|MUST|MUST||
|a NW|M N-well|MUST|||
|n Mx|x=1,2,3,4,5,6,7,8,9|||MUST|
|g FW|C Fuse window|OPTION|OPTION|OPTION|
|h LMARK|L-mark|C OPTION|OPTION|OPTION|
|CBM|a i Capacitor bottom metal|o||OPTION|
|NWDMY|I C N-Well resistor|n OPTION|||
|INDDMY|Inductor dummy layer|f i OPTION|OPTION|OPTION|
|ODBLK|T DOD blockage layer|OPTION|d||
|POBLK|e DPO blockage layer|1|e OPTION||
|DMxEXCL|c DMx blockage layer|2|n|OPTION|
|LOGO|h Product labels|8 OPTION|t i OPTION|OPTION|


###### 2. Dummy pattern geometry (DOD/DPO/DMx) generated by P&R tool or TSMC utility: You must place this fill geometry in a reserved layer (data type 1 as default). 3. Dummy pattern generated by a non-TSMC utility: If the auto-fill utility is not provided by TSMC, it must meet the DOD/DPO/DMx rule. Also, keep this fill geometry in a reserved layer (data type 1 as default). 4. CAD layer usage: If dummy patterns and active patterns have different GDS layers and data types (such as data type 0 and 1), the dummy patterns should follow the DOD/DPO/DMx rules. If dummy geometry and active circuit geometry are placed on the same GDS layers and data types (such as data type 0), the dummy patterns should follow the appropriate OD/PO/Mx rules. Please note that placement of dummy geometry on the same CAD layer as circuit geometry will result in longer mask making cycle times.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 325 of 705
whole or in part without prior written permission of TSMC.


-----

###### 8.5.5 Mask Revision Guidelines When masks or layouts are revised, re-evaluate to modify the filled dummy patterns.

Dummy Pattern
Layer ID

DOD DPO DMx (x=1,2,3,4,5,6,7,8,9)

1 OD � � �
2 PO � � �
3 NW � � �
4 Mx (x=1,2,3,4,5,6,7,8,9) � � �
5 FW � � �
6 LMARK � � �
7 CBM � � �
8 NWDMY � � �
9 INDDMY � � �
10 ODBLK � � �
11 POBLK � � �
12 DMxEXCL (x=1,2,3,4,5,6,7,8,9) � � �
13 LOGO � � �
14 DOD � � �
15 DPO � � �
###### � : Needs mask revision � : Evaluate mask revision � : Doesn’t need mask revision

|Layer ID|Col2|Dummy Pattern|Col4|Col5|
|---|---|---|---|---|
|||DOD|DPO|DMx (x=1,2,3,4,5,6,7,8,9)|
|1|OD|¡|ü|û|
|2|PO|ü|¡|û|
|3|NW|ü|û|û|
|4|Mx (x=1,2,3,4,5,6,7,8,9)|û|û|¡|
|5|FW|ü|ü|ü|
|S 6|T LMARK|ü|ü|ü|
|7|h S CBM|û|û|ü|
|8|a NWDMY|ü|û|û|
|9|M n INDDMY|ü|ü|ü|
|10|g ODBLK|C ü|û|û|
|11|h POBLK|û|ü|û|
|12|a DMxEXCL (x=1,2,3,4,5,6,7,8,9)|C û|û|ü|
|13|i LOGO|o ü|ü|ü|
|14|I C DOD|¡|n ü|û|
|15|DPO|ü|f i ¡|û|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 326 of 705
whole or in part without prior written permission of TSMC.


-----

###### 8.5.6 Dummy Pattern Re-fill Evaluation Flow Chart

 OD Mask Revision Decision Flow

|TSMC Shang (Example: PO revised) (Example: PO revised)|Col2|
|---|---|
|g C h CChheecckk DDOODD aanndd DDPPOO rruullee oonn oolldd C DDOODD llaayyoouutt aanndd nneewwllyy rreevviisseedd a ((EExxaammppllee:: RRuunn rruullee cchheecckk ooff llaayyeerr i DDOODD..SS..33)) I ..||
||e T C|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 327 of 705
whole or in part without prior written permission of TSMC.


-----

###### PO Mask Revision Decision Flow

 If OD/FW/LMARK/INDDMY/ /POBLKDOD/LOGO revised

 (Example: PO revised)

 Check DOD and DOP rule on old DPO layout and newly revised layer

 (Example: Run the rule check of DPO.S.2)DPO.S.2).

 NO There is no need to revise the PO
 Design rule violations?
 mask. (Example: There is no impact on the
 (EX: Violated DOP.S.2)
 PO mask)

 YES

 Must revise PO mask.

 (Example: The PO is impacted)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 328 of 705
whole or in part without prior written permission of TSMC.

|TSM Sha|Col2|
|---|---|
|a M n CChheecckk DDOODD aanndd DDOOPP rruullee oonn oolldd g C DDPPOO llaayyoouutt aanndd nneewwllyy rreevviisseedd llaayyeerr h ((EExxaammppllee:: RRuunn tthhee rruullee cchheecckk ooff C a DDPPOO....SS..22))||
|i|C I|


-----

###### Mx Mask Revision Flow

 If FW/LMARK/CBM/INDDMY/If FW/LMARK/CBM/INDDMY/ DMxEXCL/LOGO is revisedDMxEXCL/LOGO is revised

 (Example: FW revised)(Example: FW revised)

 Check dummy metal rule on old DMx Layout and newly revised layer

 (Example: Check DMx.S.4) .

 NO There is no need to revise the There is no need to revise the
 Design rule violations?Design rule violations?
 Mx mask.Mx mask. (Example: There is no impact on (Example: There is no impact on
 (EX: Violated DMx.S.4?)(EX: Violated DMx.S.4?)
 the Mx mask)the Mx mask)

 YES

 Must revise Mx mask.Must revise Mx mask.

 (Example: The Mx is impacted)(Example: The Mx is impacted)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 329 of 705
whole or in part without prior written permission of TSMC.

|TSM Shan|Col2|
|---|---|
|M n CChheecckk dduummmmyy mmeettaall rruullee oonn oolldd DDMMxx g C LLaayyoouutt aanndd nneewwllyy rreevviisseedd llaayyeerr h C a ((EExxaammppllee:: CChheecckk DDMMxx..SS..44)) ..||
|i|o T C I|


-----

###### 9 Design For Manufacturing (DFM)

 This chapter provides information about the following topics: 9.1 Layout guidelines for yield enhancement 9.2 DFM recommendations and guidelines summary 9.3 MFU optimization kit


###### 9.1 Layout Guidelines for Yield Enhancement
 This section provides guidelines for layout optimization to minimize certain potential and unnecessary yield or timing loss under the condition that they introduce no area penalty.  For a given chip design, first and foremost, efforts should be made to achieve as small a die size as possible. The guidelines should not be used indiscriminately, which could result in unnecessarily large chip sizes. This section is divided into the following topics:
 • Layout tips for minimizing critical areas
 • Guidelines for optimal electrical model and silicon correlation
 • Guidelines for mask making efficiency


###### 9.1.1 Layout Tips for Minimizing Critical Areas Defects are variable in size and therefore follow a size distribution. A critical area of a given layout is an accumulative area that is susceptible to certain failures (shorts or opens) caused by defects of a certain size.  For example, although the total occupied areas are the same in panels A and B of Figure 9.1.1, the wires in layout A are more vulnerable to defect-induced shorts because they have a larger critical area.

 A  B 


###### Figure 9.1.1 Layout Examples of Critical Areas
 1. Space out the wiring. Spacing out the wiring, either using Wire Spreading at P&R stage or manually layout modification at cell level, to take advantage of an empty space can reduce the critical area. This practice has additional benefits:
 • It can reduce wire cross coupling.
 • It can reduce the possibility of pattern short.
 • It can evenly distribute the local pattern density, thereby creating less variation in wire Rs.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 330 of 705
whole or in part without prior written permission of TSMC.


-----

###### 2. Reduce the probability of wiring shorts. The critical area plays a role in the yield of a given design, but so does the rate of failure that corresponds to the critical area. Manufacturing experience indicates that a wiring short circuit is a more frequent problem than an open circuit.

 • Give priority to increasing wiring space for conductors of non-minimum wiring pitch, second only to wire resistance or EM considerations. Refer to Figure 9.1.2.


###### Figure 9.1.2 Reduced Probability of Wiring Shorts
 • For long and parallel metal or poly lines use a larger space.
 • Avoid the use of redundant wiring, except for reliability or performance considerations.
 • Draw wires in an orthogonal fashion. 
 • Avoid leaving small jogs, especially in the corner areas where metal spacing is at a minimum.
 • Avoid using 45-degree turns, except for very wide metal buses, where the length of the 45-degree portion should be sufficiently large. X-metal uses more advanced E-beam writer to generate mask and no need to consider this recommendation. 3. Reduce the risk of open silicided wire or high resistance silicided wire. To avoid a potential silicide break related to an open circuit or high resistance in narrow lines of poly or OD:

 • Do not use a long narrow width poly conductor, if possible, as a means of local interconnection. The length of un-contacted narrow width poly should be kept to a minimum.
 • If possible, do not use a narrow width OD conductor as a means of interconnection.
 • Avoid a butted N+OD/P+OD interface in a narrow OD. 
 • Use a sufficient number of contacts when a narrow OD strip is used for substrate tapping. 4. Reduce the probability of a contact or via open circuit. Open and soft open (excessively high Rc) of a single contact or via are usually a yield bottleneck, given their sheer number in a chip. While the manufacturer strives to bring down the failure rate as low as possible, a designer can contribute to further reduction of the probability. Whenever possible, include redundant vias and contacts for the following benefits:
 • Reduces the probability of an open circuit
 • Reduces via and contacts resistance and potential variation.
 • Potentially increases via stress migration immunity 5. Reduce the probability of open vias in a single-via stack. Whenever possible, use a larger than minimum sized island metal for stacking a single via. This reduces the risk of via resistance variation or open vias.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 331 of 705
whole or in part without prior written permission of TSMC.


-----

###### 9.1.2 Guidelines for Optimal Electrical Model and Silicon Correlation
 The following sections offer recommended practices to minimize the deviation of processed hardware from electrical models. 9.1.2.1 Transistors


###### 1. Avoid layout styles that may contribute to silicon-to-model deviation.

 • Avoid using narrow-width devices and short channel device if they require high precision, such as current source device � Due to critical dimension variations in channel length and channel width, the electrical properties of narrow-width devices and short channel devices vary more than those of larger devices. � Poly or OD corner rounding may impact the device length or width critical dimension, primarily in narrow width devices (W < 0.15 µm). These DFM Action Required Rules, PO.S.5®, should be followed to eliminate this effect while W ≥ 0.15 µm.
 • Source or drain contacts should be placed symmetrically wherever possible. Avoid using single source or drain contacts on large width devices. Please refer to CO.R.6g.



###### • Use the recommendation from DFM recommendation CO.EN.1® regarding sufficient OD-to-contact overlap. The benefits of sufficient OD-to-contact overlap are less variation of contact resistance and the avoidance of potentially excessive drain or source leakage.
 • Use uniform poly and OD densities across a design. The poly and OD densities in the neighboring area could affect the gate critical dimension. Although the post-layout insertion of dummy OD, or dummy poly, or both, may patch some empty spaces, it is best to avoid the problem with careful planning and space filling at the macro levels of layout design initially. Please refer to these rules in Chapter 5: “DOD Rule,” “DPO Rule,” “Dummy Pattern Fill Usage Summary” and also 9.1.2.1.1: “Improvement of poly CD uniformity.” 2. Be aware that thin oxide gate leakage of the 65nm process is higher than that of previous generations. Its impact on the functionality of a circuit, which uses thin oxide transistors and/or capacitors and/or MOS varactors, must be taken into account by using a proper SPICE model that contains the leakage components. 3. Pay attention to the leakage current for narrow-width devices with a low-Vt option. Please consult the SPICE model for detailed information. 4. Device behavior is influenced by layout style possibly due to stress distribution induced by STI/OD edge. Designer should take this length of OD (LOD) effect into consideration during device or cell level design. Please refer to section 5.3. 5. Avoid using asymmetrical or single source/drain CO placement on large device (CO.R.5g).. 6. For PMOS device, if the NWELL is tied to the source used as an internal AC node, the NWELL total area junction capacitance should be included in the circuit simulation by adding the Well capacitance at the source node. 7. Take NWELL sheet resistance into consideration during simulation, to reflect the transient bias variation by adding the Well resistance between source node and substrate node.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 332 of 705
whole or in part without prior written permission of TSMC.


-----

###### 9.1.2.1.1 Improvement of poly CD uniformity

 Further recommendation for improvement of poly CD uniformity (3-sigma) at small channel length:



###### • Uni-directional poly lines are suggested. The overall CD uniformity improvement is 0.3nm. The vertical and horizontal poly CD may have 1.5nm difference in worse case as the poly orientation is different.
 • For sensitive circuit with minimum poly width = 0.06 µm, it is recommended using the following space ranges of gate poly to neighboring poly, 0.19 µm ~ 0.27 µm, 0.295 µm ~ 0.39 µm, and 0.455 µm ~ 0.94 µm. 0.3nm CD improvement can be achieved. Please refer to DFM recommendation PO.S.13®. Fixed PO space equal to 0.2um or 0.49um is highly recommended.



###### • Reduce sparse poly gate count. Avoid to draw a core device PO gate > 1.0 µm away from nearby PO or dummy PO (S2, S3 in figure 9.1.3). Please refer to DFM recommendation PO.S.11®.
 • Insert dummy PO surrounding existing PO gate if this PO gate is the nearest one to cell edge and is > 0.5 µm away from cell edge. (S1, S3 in figure 9.1.3)

 • Recommend to insert dummy PO (or PO) with same parallel run length as of the surrounded PO gate. � Hard macro cells are sometimes with placement blockages. However, this blockage would degrade DOD/DPO insertion performance and cause a wide open area. � IP designers have to own the responsibility of reducing isolated PO/OD by inserting dummy PO/OD inside the hard macro layout. � Either extend hard macro boundary to align with blockage area, or minimize the distance (recommended < 3 µm) from the blockage edge to the macro cell boundary. Also embed this blockage area in macro cell. � Have dummy patterns in the blockage area as default and being verified with library characterization process. � Avoid any open area ≥ 10µm x 10 µm without any OD/PO patterns inside in the macro cell area.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 333 of 705
whole or in part without prior written permission of TSMC.


-----

###### Have same parallel run length to


###### surrounded PO gate

Could be a large spacing

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
||||S2|||S3|
||||||||


Add PO or dummy PO to

reduce sparse gate count

|I|Col2|
|---|---|

|ly e|Col2|
|---|---|


###### Hard macro


###### cell


###### Device


###### Hard macro


###### cell


###### Dummy 

 pattern


reduce sparse gate count


###### OD


###### OD


Could be a large spacing


###### Device


###### Dummy 

 pattern

|Add PO or du Hard macro reduce spars Device cell poly Device OD e|Col2|
|---|---|
|||


Device poly


###### Device


Hard macro boundary


###### poly


Placement blockage

|TSM Sha|Col2|
|---|---|
|S a M n g C Hard macro h Could be a larg cell a Device poly i I Device C OD T D e Hard macro boundary pa c|e spa C|
|||
||umm ttern|

|ing o n f 1 2|Add PO or dummy Hard macro reduce sparse gate Device cell poly Device i OD d e n t|PO to coun|
|---|---|---|
||||
|||Du pat|


Add PO or dummy PO to


###### Extend hard macro boundary to align with


###### blockage area.

 Figure 9.1.3 Reduce sparse poly count
 • Empty area in the standard cell array is not allowed. You needs to use patterned filler cell to insert the empty area of the standard cell array by P&R. � It is requested to have OD and PO patterns in the filler cell, which provides better gate CD uniformity. � Need to put dummy PO firstly on sides of both cell edges with < 0.5 µm space to nearby cell edge. A space (≥ 0.1 µm) to nearby cell edge is recommended. � Need to follow the layout rules in DRM


###### � Use larger PO width in the filler cell. Width ≥ 0.09 µm is recommended. � Put OD and PO uniformly across the whole filler cell. Maximized the length of the OD and PO as much as you can (to match the cell height). If the space was not enough, put PO first. � Rectangular PO pattern is recommended in the filler cell.   � Dummy fillers of floating and fixed voltage are both acceptable from process point of view.  However, the associated implant layers are must if the filler cell is connected to a fixed voltage.  � It is also recommended to put filler cell at the edges of standard cell arrays during P&R.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 334 of 705
whole or in part without prior written permission of TSMC.


-----

###### OD

 PO

 OD


###### OD

 PO

 OD


###### Figure 9.1.4 Example of filler cell

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 335 of 705
whole or in part without prior written permission of TSMC.


###### OD

 PO

 OD


-----

###### � Guidelines for P&R during filler cell insertion at P&R:
 • Flow:

 Floorplan – power plan and
 hard macro placement

 Boundary filler cells 
 insertion

 Standard cell placement and 
 optimization

 Internal filler cells 
 insertion

 • Layout with filler cells � Boundary filler cells � Before standard cell placement, inserting fillers on block boundary and macro boundary for occupying the placement locations. � Internal filler cells � After standard cell placement, using original filler insertion command.

|Floorplan – power plan and hard macro placement|Col2|
|---|---|
|Boundary filler cells insertion||
|||

|Standard cell placement and optimization|Col2|
|---|---|
|||


###### Boundary filler cell Internal filler cells Row boundary

 Figure 9.1.5 Layout with filler cells


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 336 of 705
whole or in part without prior written permission of TSMC.


-----

###### 9.1.2.2 Resistors 1. For SPICE simulation accuracy it is strongly recommended to put each OD/poly resistor in a dense area. 2. Avoid using small width/length of the poly and OD resistor that is critical in performance. 3. In order to have accurate interconnect RC for timing and power analysis, it is important to extract RC after dummy metal insertion and extract RC with density based metal thickness variation feature enabled.

 9.1.3 Electrical Wiring


###### 1. Avoid using minimum-width poly or OD where resistance is critical to the circuit performance. 2. During IP/macro design, it is important to put certain density margin to avoid the possibility of high density violations (Mx.DN.1/ Mx.DN.1.1, Mx.DN.2, Mx.DN.4, and Mx.DN.5) during placement. It may have unexpected violation during the IP/macro placement due to the environment, even if the IP/macro already pass the high density rule check. Therefore, you need to carefully design the dimension of the width/space for wide metal (eg, power/ground bus), under the proper high density limit. 3. Wherever possible, use two or more narrower metal buses to replace a single bus that uses the maximum width.  4. Maintain uniform metal density to minimize wire sheet resistance variation and maximize the associated photo process window. Target the local density to the middle range of the specification, avoiding the two extreme ends. 5. Need dummy insertion in the library/IP/Macro blockage area:

 • Either extend hard macro boundary to align with blockage area or minimize the distance (recommended ≤ 3µm) from the blockage edge to the macro cell boundary. Also embed this blockage region in macro cell.



###### • Have dummy patterns in the blockage area as default and being verified with library characterization process.



###### • Need to re-define I/O pin for P&R at new macro cell boundary if you push out hard macro boundary to align with blockage area.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 337 of 705
whole or in part without prior written permission of TSMC.


-----

###### Bad 

 Hard macro boundary


###### Usually without any dummy pattern inside

 Placement blockage area


###### Good

 I/O pin for P&R

 Push out hard macro boundary to align with blockage area.

|Hard macro boundary I/O pin for P&R T h S a Usually without any du|Col2|
|---|---|
|n|M pattern inside|


###### Dummy patterns are inside the blockage area by running TSMC insertion utilities in development phase


###### Figure 9.1.6 Dummy insertion for library/IP/Macro blockage area

 9.1.4 Guidelines for Mask Making Efficiency


###### Please refer to these Chapter 3 sections:
 • “Design Geometry Restrictions”
 • “Design Hierarchy Guidelines”

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 338 of 705
whole or in part without prior written permission of TSMC.


-----

###### 9.2 DFM Recommendations and Guidelines Summary

 • Please use the following advisory/recommended dimensions and guidelines whenever possible, unless doing so impacts chip size or performance. 



###### • DFM does not have to comply to the advisory/recommendation value completely. Any change even by one grid helps.

 • By using DFM recommendations and guidelines, higher precision of models, better reliability, lower timing, process or yield variation may be expected.

 • If your circuit has concern about the DFM Action-Required rules (9.2.1) and Recommendations (9.2.2) TSMC DRC deck can help you to flag the violations. DFM DRC deck is bundled in the TSMC logic DRC deck. The following 2 methods can specify the region to run DFM recommendations in DFM DRC deck. Please also refer to the “User Guide” in the DFM deck 1. Dummy layer:
 • RRuleRequire(CAD layer: 182;1): for the DFM Action Required recommendations.
 • RRuleRecommend(CAD layer: 182;2): for the DFM Recommended recommendations 2. Cell selection based on the following variables:
 • CellsForRRuleRequired.
 • CellsForRRuleRecommended


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 339 of 705
whole or in part without prior written permission of TSMC.


-----

###### 9.2.1 Action-Required Rules
 Using minimum dimension of the following rules may have influence on the electrical characteristics (e.g. Idsat) of a related device. It is required that either the concerned influence be taken into account in a circuit electrical design if a dimension is less than the advisory point, or the advisory value be used. In order to have precisely CKT simulation, user needs to turn on the DFM-LPE (RC extraction tool, builded in TSMC LVS released package under the directory “DFM”) option for PO.S.2®, PO.EX.2®, PO.S.5®, to get the optimized device parameter.

|parameter.|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|No.|Description||Advisory|Min. Rule|
|PO.S.2® S|Recommended GATE space in the same OD in LP/GP/LPG/ULP process to avoid Isat degradation.|≥|0.2|0.13|
|h PO.EX.2® a|T Recommended OD extension on PO (full and symmetrical contact S placement are recommended at both source and drain side) to avoid Isat degradation, especially for channel width > 1µm.|≥|0.18|0.115|
|n PO.S.5®|M Recommended space to L-shape OD when PO and OD are in the g C same MOS [channel width (W) ≥ 0.15 µm] for stable Isat (avoid corner rounding effect)|≥|0.1|0.05 (PO.S.4)|
||h C a Recommended max. L-leg length when PO and OD are in the same i o MOS [channel width (W) ≥ 0.15 µm], if J<0.1. The recommendation is for stable Isat (avoid corner rounding effect)|≤|0.21|-|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 340 of 705
whole or in part without prior written permission of TSMC.


-----

###### 9.2.2 Recommendations
 Using minimum dimension of the following rules is okay. If a non-minimum recommendation is used, however, the variation of the related electrical parameter (e.g. contact or via Rc) can be minimized and yield benefit may be expected. It is recommended that the Recommendations be used wherever possible.
No. Description Recommended Min Rule

OPC.R.1® Recommended 45-degree edge length (Figure 3.7.3) for OPC ≥ 0.27 friendly layout

DNW.EN.1® Recommended enclosure by NW for better noise isolation ≥ 1.0 OD.W.2® Recommended width of MOS(≤ 1.2V) [for core device] ≥ 0.15 0.12
OD.S.1® Recommended minimum OD space to reduce the short ≥ 0.14 0.11
possibility caused by particle

OD.S.6® Recommended space to OD [OD area > 4,000,000 µm²]. ≥ 0.35 NWROD.S.3® Recommended RPO space to CO in NW resistor within OD for = 0.3 SPICE simulation accuracy

NWROD.R.1® Recommended length/width ≥ 5, length ≥ 20 in NW resistor
within OD for SPICE simulation accuracy (length/width is uncheckable).

NWRSTI.EN.2® Recommended OD enclosure of CO in NW resistor under STI = 0.3 for SPICE simulation accuracy

NWRSTI.R.1® Recommended length/width ≥ 5, length ≥ 20 in NW resistor
within OD for SPICE simulation accuracy (length/width is uncheckable).

PO.S.1® Recommended minimum interconnect PO space to reduce the ≥ 0.15 0.12
short possibility caused by particle

PO.S.4.1® Recommended gate space when the area enclosed by L-shape ≥ 0.2 0.15
OD and L-shape PO< 0.0196 µm² for PO/OD rounding effect

Recommended space of gate poly [channel length ≤ 0.08um] to < 1.0 0.13
PO.S.11®
neighboring poly for PO gate CDU control.

PO.S.13® Recommended using the space ranges of gate poly to = 0.19~0.27/ 0.13
neighboring poly for sensitive circuit with minimum PO width = 0.295~0.39/
0.06 µm. 0.455~0.94
For space < 0.19 µm, extend the space whenever possible.
The recommendation is for PO gate CDU control

For sensitive circuit which needs precisely device parameter
control, e.g. constant current source or differential input pair,
please follow the subsequent four recommendations,
PO.S.14®, PO.EN.1®, PO.EN.2®, and PO.EN.3®. The
recommendations are for well proximity effect. Please refer to
the section 7.2.

PO.S.14® Recommended 1.0V or 1.2V NMOS gate space to {OD2 OR ≥ 1.0 (NW OR NT_N)}, to reduce the impact by well proximity effect.

PO.EN.1® Recommended 1.0V or 1.2V PMOS gate enclosure by {(NW ≥ 1.0 NOT OD2) NOT NT_N} for 3.3V IO process, to reduce the
impact by well proximity effect.

Recommended 1.0V or 1.2V PMOS gate enclosure by (NW ≥ 1.0          NOT NT_N) for 1.8V or 2.5V IO process, to reduce the impact
by well proximity effect.

PO.EN.2® Recommended 1.8V or 2.5V or 3.3V NMOS gate enclosure by ≥ 2.0 {OD2 NOT (NW OR NT_N)}, to reduce the impact by well
proximity effect.

PO.EN.3® Recommended 3.3V PMOS gate enclosure by {(NW AND ≥ 1.5 OD2) NOT NT_N}, to reduce the impact by well proximity effect.

Recommended 1.8V or 2.5V PMOS gate enclosure by (NW ≥ 1.5          NOT NT_N), to reduce the impact by well proximity effect.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 341 of 705
whole or in part without prior written permission of TSMC.

|No.|Description|Recommended|Col4|Min Rule|
|---|---|---|---|---|
|OPC.R.1®|Recommended 45-degree edge length (Figure 3.7.3) for OPC friendly layout|≥|0.27|-|
|DNW.EN.1®|Recommended enclosure by NW for better noise isolation|≥|1.0|-|
|S OD.W.2®|Recommended width of MOS(≤ 1.2V) [for core device]|≥|0.15|0.12|
|h OD.S.1®|T Recommended minimum OD space to reduce the short S possibility caused by particle|≥|0.14|0.11|
|a n OD.S.6®|M Recommended space to OD [OD area > 4,000,000 µm²].|≥|0.35|-|
|g NWROD.S.3®|C Recommended RPO space to CO in NW resistor within OD for SPICE simulation accuracy|=|0.3|-|
|h NWROD.R.1®|C a Recommended length/width ≥ 5, length ≥ 20 in NW resistor i o within OD for SPICE simulation accuracy (length/width is un- checkable).||||
|NWRSTI.EN.2®|I n C Recommended OD enclosure of CO in NW resistor under STI f i for SPICE simulation accuracy|=|0.3|-|
|NWRSTI.R.1®|T d Recommended length/width ≥ 5, length ≥ 20 in NW resistor e e within OD for SPICE simulation accuracy (length/width is un- 1 checkable).||||
|PO.S.1®|c n 2 h t Recommended minimum interconnect PO space to reduce the 8 i . short possibility caused by particle|≥|0.15|0.12|
|PO.S.4.1®|a 5 1 & l Recommended gate space when the area enclosed by L-shape 7 OD and L-shape PO< 0.0196 µm² for PO/OD rounding effect|≥|0.2|0.15|
|PO.S.11®|0 I / I n 2 n Recommended space of gate poly [channel length ≤ 0.08um] to 0 3 f neighboring poly for PO gate CDU control.|<|1.0|0.13|
|PO.S.13®|d 9 o Recommended using the space ranges of gate poly to / . 2 neighboring poly for sensitive circuit with minimum PO width = P 0 0.06 µm. r For space < 0.19 µm, extend the space whenever possible. 1 o The recommendation is for PO gate CDU control|= r|0.19~0.27/ 0.295~0.39/ m 0.455~0.94 a t|0.13|
||2 m For sensitive circuit which needs precisely device parameter o control, e.g. constant current source or differential input pair, please follow the subsequent four recommendations, t i PO.S.14®, PO.EN.1®, PO.EN.2®, and PO.EN.3®. The o recommendations are for well proximity effect. Please refer to the section 7.2.||n o i||
|PO.S.14®|Recommended 1.0V or 1.2V NMOS gate space to {OD2 OR (NW OR NT_N)}, to reduce the impact by well proximity effect.|n ≥|1.0 C|-|
|PO.EN.1®|Recommended 1.0V or 1.2V PMOS gate enclosure by {(NW NOT OD2) NOT NT_N} for 3.3V IO process, to reduce the impact by well proximity effect.|≥|e 1.0 n|-|
||Recommended 1.0V or 1.2V PMOS gate enclosure by (NW NOT NT_N) for 1.8V or 2.5V IO process, to reduce the impact by well proximity effect.|≥|t e 1.0|- r|
|PO.EN.2®|Recommended 1.8V or 2.5V or 3.3V NMOS gate enclosure by {OD2 NOT (NW OR NT_N)}, to reduce the impact by well proximity effect.|≥|2.0|-|
|PO.EN.3®|Recommended 3.3V PMOS gate enclosure by {(NW AND OD2) NOT NT_N}, to reduce the impact by well proximity effect.|≥|1.5|-|
||Recommended 1.8V or 2.5V PMOS gate enclosure by (NW NOT NT_N), to reduce the impact by well proximity effect.|≥|1.5|-|


-----

|tsmc|Confidential – Do Not Copy Document Version|No. : T-N65-CL-D : 2.1|Col4|DR-001|
|---|---|---|---|---|
|No.|Description|Recommended||Min Rule|
|RES.2®|Recommended minimum width(W), length(L) and square number (L/W) for unsilicided OD/PO resistor for SPICE simulation accuracy. Square number can not be checked by DRC Width ≥ 0.4 µm (Checked by DRC) Length ≥ 0.4 µm (Checked by DRC) Square number ≥ 1 (Not checked by DRC)|≥|0.4(width) 0.4(length) 1 (L/W)|-|
|RES.5m®|Recommended CO space to unsilicided OD/PO resistor = 0.22 (S) for SPICE simulation accuracy.||||
|RES.8® S|For unsilicided OD resistor in the source or drain of MOS T Recommended RH space to Gate of unsilicided OD resistor in the source or drain of MOS for SPICE simulation accuracy.|≥|0.185|-|
|h a RES.9® n|S For unsilicided OD/PO resistor M Recommended RH enclosure of unsilicided OD/PO resistor for SPICE simulation accuracy.|≥|0.13|-|
|g|C||||
|h CO.S.3®|C Recommended CO space to GATE to reduce the short a possibility caused by particle|≥|0.065|0.055|
|CO.EN.1®|i o Recommended CO enclosure by OD to avoid high Rc.|≥|0.04|0.015|
|CO.EN.3®|I n C Recommended CO enclosure by PO [at least two opposite f i sides] to avoid high Rc.|≥|0.06|0.04|
|M1.S.1®|T d Recommended M1 space to reduce the short possibility caused e e by particle|≥|0.12|0.09|
|M1.S.7®|1 c n Recommended space between two non-M1 regions [one of the 2 h t non-M1 area > 4,000,000µm²] for mask ESD concern. Non-M1 8 i . a region is defined as {NOT (M1 OR DM1)} e.g. enlarge the metal 5 width ≥ 0.35 for the guard-ring design.|≥|0.35|-|
|M1.EN.1®|1 & l 7 0 I Recommended M1 enclosure of CO to avoid high Rc|≥|0.04|0.00|
|M1.EN.2®|/ I n 2 n Recommended M1 enclosure of CO [at least two opposite 0 3 f sides] to avoid high Rc|≥|0.06|0.04|
|VIAx.EN.1®|d 9 o Recommended VIAx enclosure by Mx or M1 to avoid high Rc. / . 2 Please refer to the “Via Layout Recommendations” in the P section 4.5.37.|≥ r|0.04 m|0.00|
|VIAx.EN.2®|0 r Recommended VIAx enclosure by Mx or M1 [at least two 1 o 2 opposite sides] to avoid high Rc. Please refer to the “Via Layout m Recommendations” in the section 4.5.37.|≥|a 0.07 t i|0.04|
|VIAx.R.8®|o Recommended maximum consecutive stacked VIAx layer, which has only one via for each VIAx layer to avoid high Rc. t i (Example: VIA1~VIA4, VIA2~VIA5, VIA3~VIA6. This rule does o not apply to top via. It is allowed to stack from VIA3 to VIA8 because VIA7 and VIA8 are top via. It is allowed to stack more than four VIAx layers if two or more vias in each VIAx layer are on the same metal.)|≤ n|o 4 n|-|
|Mx.S.1®|Recommended Mx space to reduce the short possibility caused by particle|≥|C e 0.13|0.10|
|Mx.S.7®|Recommended space between two non-Mx regions [one of the non-Mx area > 4,000,000µm²]. Non-Mx region is defined as {NOT (Mx OR DMx)} e.g. enlarge the metal width ≥ 0.35 for guard-ring design.|≥|n 0.35 t e|- r|
|Mx.EN.1®|Recommended Mx enclosure of VIAx-1 to avoid high Rc. Please refer to the “Via Layout Recommendations” in the section 4.5.37.|≥|0.04|0.00|
|Mx.EN.2®|Recommended Mx enclosure of VIAx-1 [at least two opposite sides] to avoid high Rc. Please refer to the “Via Layout Recommendations” in the section 4.5.37.|≥|0.07|0.04|
|VIAy.EN.1®|Recommended enclosure by Mx or My to avoid high Rc. Please|≥|0.05|0.00|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 342 of 705
whole or in part without prior written permission of TSMC.


-----

|tsmc|Confidential – Do Not Copy Document Version|No. : T-N65-CL-D : 2.1|Col4|DR-001|
|---|---|---|---|---|
|No.|Description|Recommended||Min Rule|
||refer to the “Via Layout Recommendations” in the section 4.5.37.||||
|VIAy.EN.2®|Recommended enclosure by Mx or My [at least two opposite sides] to avoid high Rc. Please refer to the “Via Layout Recommendations” in the section 4.5.37.|≥|0.08|0.05|
|My.S.6®|Recommended space between two non-My regions [one of the non-My area > 4,000,000µm²]. Non-My region is defined as {NOT (My OR DMy)}. e.g. enlarge the metal width ≥ 0.35 for the guard-ring design.|≥|0.35|-|
|My.EN.1®|Recommended enclosure of VIAy-1 to avoid high Rc. Please refer to the “Via Layout Recommendations” in the section 4.5.37.|≥|0.05|0.00|
|S h My.EN.2® a|T Recommended enclosure of VIAy-1 [at least two opposite S sides] to avoid high Rc. Please refer to the “Via Layout Recommendations” in the section 4.5.37.|≥|0.08|0.05|
|n AP.W.2U|M Recommended total width of BUS line [Connect with bond pad]|≥|15|-|


###### M1.EN.0®: Recommended enclosure of CO is defined by either M1.EN.1® or M1.EN.2®. VIAx.EN.0®: Recommended enclosure by Mx or M1 is defined by either VIAx.EN.1® or VIAx.EN.2®. Mx.EN.0®: Recommended enclosure of VIAx-1 is defined by either Mx.EN.1® or Mx.EN.2®. VIAy.EN.0®: Recommended enclosure by Mx or My is defined by either VIAy.EN.1® or VIAy.EN.2®. My.EN.0®: Recommended enclosure of VIAy-1 is defined by either My.EN.1® or My.EN.2®.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 343 of 705
whole or in part without prior written permission of TSMC.


-----

###### 9.2.3 Guidelines
 The followings are guidelines regarding layout design practice, although they cannot be quantified. These guidelines should be observed to their maximum in any circuit designs.

|Rule No.|Description|Label|Col4|Rule|
|---|---|---|---|---|
|G.6gU|For OD, PO, VTL_N, VTL_P, VTH_N, VTH_P, NP, PP, M1, Mx, My, all vertices and intersections of 45-degree polygon must be on an integer multiple of 0.005 µm except PO inside the layer 186;5.||||
|OPC.R.2g S|Avoid small jogs (Figure 3.7.5). It is recommended to use greater than, or equal to, half of the minimum width of each layer for each segment of a jog.||||
|h OD.L.2gU|T Recommended to limit the maximum interconnect OD length as short S as possible to avoid high Rs variation by salicidation.||||
|a n NW.R.1g|M Recommend not using floating well unless necessary, to avoid unstable g C device performance. DRC can flag both NW is not with CO in NPOD and PW is not with CO h in PPOD, but DRC can not flag STRAP is not connected to Vdd/Vss.||||
|DNW.R.6g|C a Recommend not using floating RW unless necessary, to avoid unstable i o device performance. I n C DRC can flag RW is not with CO in PPOD, but DRC can not flag f STRAP is not connected to Vdd/Vss.||||
|NWROD.R.3 g|i T d Recommended to use rectangle shape resistor for the SPICE e e simulation accuracy. 1 DRC can flag {NWDMY AND NW} is not a rectangle.||||
|NWRSTI.R.3 g|c n 2 Recommended to use rectangle shape resistor for the SPICE h 8 t i simulation accuracy. . a 5 DRC can flag {NWDMY AND NW} is not a rectangle.||||
|PO.L.1gU|1 & l 7 0 Recommended to limit the maximum interconnect PO length as short I I as possible to avoid high Rs variation by salicidation.||||
|CO.S.6g|/ n 2 n 0 3 f Recommended to put contacts at both source side and butted well 9 d o pickup side to avoid high Rs. / . r DRC can flag if the STRAP is butted on source, one of STRAP and 2 P source is without CO.||||
|CO.R.1gU|0 r Recommend to put {CO inside PO} space to GATE as close as 1 o possible to avoid high Rs|a m|||
|CO.R.5g|2 m Recommend using redundant CO to avoid high Rc wherever layout allows o 1. Recommended to use double CO or more on the resistor t connection. i o 2. Double CO on Poly gate to reduce the probability of high Rc n 3. Recommend putting multiple and symmetrical source/drain CO for SPICE simulation accuracy. 4. If it is hard to increase the CO to gate spacing (CO.S.3®) for the large transitor, limit the number of source/drain CO: to have the necessary CO number for the current, and then distribute the CO evenly on the Source/Drain area. If possible, also increase the CO to gate spacing (to reduce the short possibility by particle) 5. DRC can flag single CO.|i t e C|n e t o n|r|
|VIAx.R.9g|Recommend using redundant vias to avoid high Rc wherever layout allows. Please refer to the “Via Layout Recommendations” in the section 4.5.37. DRC can flag single via.||||
|VIAy.R.9g|Recommend using redundant vias to avoid high Rc wherever layout allows. Please refer to the “Via Layout Recommendations” in the section 4.5.37. DRC can flag single via.||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 344 of 705
whole or in part without prior written permission of TSMC.


-----

|tsmc|c Confidential – Do Not Copy Document No Version|o. : T-N65 : 2.1|5-CL-|-DR-001|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
|VIAz.R.5g|Recommend using redundant vias to avoid high Rc wherever layout allows. DRC can flag single via.||||
|VIAr.R.5g|Recommend using redundant vias to avoid high Rc wherever layout allows. DRC can flag single via.||||
|Mx.R.2gU|For the small space, recommended to enlarge the metal space, by using Wire Spreading function of EDA tool, to reduce the wire capacitance and the possibility of metal short. Please refer to section 9.1.1 and TSMC Reference flow.||||
|S My.R.2gU h a n|T For the small space, recommended to S enlarge the metal space, by using Wire Spreading function of EDA tool, to reduce M the wire capacitance. Please refer to section 9.1.1 and TSMC Reference Flow.||||
|CBM.R.2g U|g C h Circuits under MIM are allowed from process point of view. But the C parasitic and signal coupling effects should be considered by a designers. It is recommended to add metal shielding between MIM i o capacitor and underneath routing or circuits. One can refer to section I n 4.6.3 for circuit under MIM layout options.||||
|VIAz.R.6gU|C f For MIM application, please put as many VIAz as possible for both i CTM and CBM connections.||||
|UBM.R.4g u|T d e e • It is recommended not to put any bump on the top of SRAM, 1 c n analog, sensitive circuits, and the matching pairs. 2 h t o The circuits should be located at a minimum distance of 60 µm 8 i from the bump pad's PM or CBD edge. . a 5 1 o It is also recommended to consider UBM.S.4® at the same time. & l 7 0 o If bump over SRAM, analog, or sensitive circuit areas is needed, I it is recommended to use the ultra-low alpha particle materials in / I n 2 n the bump and assembly processes (solder bump, under-fill, pre- 0 d 3 f 9 o solder bump…) to avoid a high Soft Error Rate (SER). o TSMC uses ultra-low alpha particle materials in the solder bump / 2 . r P process. 0 If you could not meet UBM.S.4® and UBM.R.4g at the same time, you r can consult TSMC for the layout suggestions.|a m|||
|UBM.R.5g u|1 o 2 It is recommended not to place the IO bump pads in the 2nd and 3rd row m in the bump array corner, but put Vss, Vdd, or dummy bump pads.|i t|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 345 of 705
whole or in part without prior written permission of TSMC.


-----

###### 9.2.4 Grouping Table of DFM Action-Required Rules, Recommendations and Guidelines

No. 1st priority to Systematic Defect SPICE
implement for
yield and
performance CMP Litho/OPC Others
enhancement

PO.S.2® v v v
PO.S.14® v v
PO.EN.1® v v
PO.EN.2® v v
PO.EN.3® v v
PO.EX.2® v v
PO.S.5® v v
OPC.R.1® v
DNW.EN.1® v
OD.W.2® v
OD.S.1® v
OD.S.6® v
NWROD.S.3® v
NWROD.R.1® v
NWRSTI.EN.2® v
NWRSTI.R.1® v
PO.S.1® v
PO.S.4.1® v
PO.S.11® v
PO.S.13® v
###### PO.S.5m® v PO.S.6.m® v
RES.2® v
RES.5m® v
RES.8® v
RES.9® v
CO.S.3® v v v
CO.EN.1® v v
CO.EN.3® v v
M1.S.1® v
M1.S.7® v
M1.EN.0® v v
M1.EN.1® v v v
M1.EN.2® v v v
VIAx.EN.0® v v
VIAx.EN.1® v v v
VIAx.EN.2® v v v
VIAx.R.8® v
Mx.S.1® v
Mx.S.7® v
Mx.EN.0® v v
Mx.EN.1® v v v

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 346 of 705
whole or in part without prior written permission of TSMC.

|No.|1st priority to implement for yield and performance enhancement|Systematic|Col4|Col5|Defect|SPICE|
|---|---|---|---|---|---|---|
|||CMP|Litho/OPC|Others|||
|PO.S.2®|||v|v||v|
|PO.S.14®||||v||v|
|S PO.EN.1®|T|||v||v|
|h PO.EN.2®|S|||v||v|
|a PO.EN.3®||||v||v|
|n PO.EX.2®|M|||v||v|
|g PO.S.5®|C||v|||v|
|h OPC.R.1®|||v||||
|DNW.EN.1®|a|C||v|||
|OD.W.2®|i|o||||v|
|OD.S.1®|C I|n|||v||
|OD.S.6®||f|i|v|||
|NWROD.S.3®|T||d|||v|
|NWROD.R.1®|e|1|e|||v|
|NWRSTI.EN.2®|c|2|n|||v|
|NWRSTI.R.1®||h|i t 8|||v|
|PO.S.1®||.|5|a|v||
|PO.S.4.1®|0 1|&|7|l||v|
|PO.S.11®|/|I|2 v|n I|||
|PO.S.13®||n 0|3 v|f|||
|PO.S.5m®||/ 9|. d||o|v|
|PO.S.6.m®||2|||r|v|
|RES.2®||0|r P||m|v|
|RES.5m®|||o 1||a|v|
|RES.8®|||2|||t i v|
|RES.9®||||m||o v|
|CO.S.3®|v|||o v|v|n|
|CO.EN.1®|||v|i t||v|
|CO.EN.3®|||v||o|v|
|M1.S.1®|||||n v||
|M1.S.7®||||v|C||
|M1.EN.0®|v|||v|||
|M1.EN.1®|v||v|||e n v|
|M1.EN.2®|v||v|||t v|
|VIAx.EN.0®|v|||v||e|
|VIAx.EN.1®|v||v|||r v|
|VIAx.EN.2®|v||v|||v|
|VIAx.R.8®||v|||||
|Mx.S.1®|||||v||
|Mx.S.7®||||v|||
|Mx.EN.0®|v|||v|||
|Mx.EN.1®|v||v|||v|


-----

Mx.EN.2® v v v
VIAy.EN.0® v v
VIAy.EN.1® v v v
VIAy.EN.2® v v v
My.S.6® v
My.EN.0® v v
My.EN.1® v v v
My.EN.2® v v v
AP.W.2[U] v
###### DTCD.DN.1® v
G.6g[U] v
OPC.R.2g v
OD.L.2g[U] v
NW.R.1g v v
DNW.R.6g v v
NWROD.R.3g v
NWRSTI.R.3g v
PO.L.1g[U] v
CO.S.6g v
CO.R.1g[U] v
CO.R.5g v v v
VIAx.R.9g v v v
VIAy.R.9g v v v
VIAz.R.5g v v v
VIAr.R.5g v v v
Mx.R.2g[U] v v
My.R.2g[U] v v
VIAz.R.6g[U] v
###### BJT.R.2® v ESDIMP.EN.1® v

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 347 of 705
whole or in part without prior written permission of TSMC.

|No.|1st priority to implement for yield and performance enhancement|Systematic|Col4|Col5|Defect|SPICE|
|---|---|---|---|---|---|---|
|||CMP|Litho/OPC|Others|||
|Mx.EN.2®|v||v|||v|
|VIAy.EN.0®|v|||v|||
|VIAy.EN.1®|v||v|||v|
|VIAy.EN.2®|v||v|||v|
|My.S.6®||||v|||
|My.EN.0®|v|||v|||
|My.EN.1®|v||v|||v|
|S My.EN.2®|T v||v|||v|
|h AP.W.2U|S|||v|||
|a DTCD.DN.1®|||v||||
|n G.6gU|M||v||||
|g OPC.R.2g|C||v||||
|h OD.L.2gU|||||v||
|NW.R.1g|a|C||v||v|
|DNW.R.6g|i|o||v||v|
|NWROD.R.3g|C I|n||||v|
|NWRSTI.R.3g||f|i|||v|
|PO.L.1gU|T||d||v||
|CO.S.6g|e|1|e|||v|
|CO.R.1gU|c|2|n|||v|
|CO.R.5g|v|h|i t 8||v|v|
|VIAx.R.9g|1 v|.|5|a|v|v|
|VIAy.R.9g|0 v|&|7|I l|v|v|
|VIAz.R.5g|/ v|n I|2|n|v|v|
|VIAr.R.5g|v|0|3|f|v|v|
|Mx.R.2gU||/ 9|. d|v|o v||
|My.R.2gU||2||v|r v||
|VIAz.R.6gU||0|r P|v|m||
|BJT.R.2®|||o 1||a|v|
|ESDIMP.EN.1®|||2|m v||i t|


-----

###### 9.3 GDA die size optimization kit � Gross Die Advisor (GDA) is to optimize die size x-y for both mask field allocation and gross die maximization. � The function of GDA is based on user input die size, target gross die and TSMC generic fabrication condition to estimate gross die count, and recommend a list of the other die size combination  (X / Y) with higher gross die and MFU>80% criterion. Based on GDA result, user can choose the best combination of die size and gross die to meet the project need in the early design phase. � Use GDA function from TSMC on-line � TSMC On-line Directory:  Home/Design Porotal 2.0/Technology Selection (GDA)/Gross Die Advisor (GDA)

 9.3.1 What is MFU? � Mask Field Utilization (MFU) is a ratio of mask utilized region which is calculated by (multiple die area+ scribe_line area) / (scanner maximum field area). (Fig.9.3.1.1) � Low MFU implies low scanner productivity at whole lithography layers. It is important to improve MFU as possible as you can. MFU>80% is strong recommended.


###### Figure 9.3.1.1 Example of MFU

 9.3.2 Recommended GDA criteria MFU>80% � The benefits from GDA: � Simulate gross die count base on initial die size x-y at the early design stage. � Advise die size x-y for better gross die count and MFU>80% simultaneously. � The MFU ratio is calculated by (die size+assembly isolation +sealring+ scribe-line Area) / (maximum scanner field size). 


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 348 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10 Layout Guidelines for Latch-Up and I/O ESD

 This chapter consists of the following 2 Sections: 10.1 Layout rules and guidelines for latch-up prevention 10.2 I/O ESD protection circuit design and layout guideline


###### 10.1 Layout Rules and Guidelines for Latch-up Prevention

 10.1.1 Latch-up Introduction


###### Before latch-up, the parasitic components of an inverter can be modeled as the equivalent circuit in Figure 10.1.1. As the output signal is higher than Vdd+0.7V (overshooting), the bipolar VT2 turns on first. As the output signal is lower than –0.7V (undershooting), the bipolar LT2 turns on first. The collector of each BJT is connected to the base of the other transistor and can inject the minority carriers to the well to induce a potential difference between PW and Vss, or NW and Vdd, to forward the base to emitter junction of the other transistor (LT1 or VT1), resulting in the other transistor turning on. When both BJT's, which connect to Vdd  (VT1) and Vss (LT1), turn on, the injected minority carrier concentrations are increased higher than the doping concentrations of NW and PW (Figure 10.1.2). Subsequently, NW and PW disappear and a heavy conductivity region creates a low resistance path between Vdd and Vss (please refer to JH Lee et. al, “The positive trigger lowering effect for latch-up,” in IPFA, p. 85, 2004). This may induce a circuit malfunction, and destroy the device in the worst case. 

 Vin
 Vdd Overshoot
 Vout
 Vss 0V Vdd
 undershoot

 P+ N+ N+ P+ P+ N+
 NW
 PW RRNW
 RRpW LT1 LT2 VT2 VT1

 P-sub

 Fig. 10.1.1 Lump element model for an inverter before latch-up

|d. P 9/20 0V undershoot 0V undershoot|Col2|orm|
|---|---|---|
|2 uunnddeerrsshhoooott 0|||
||P||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 349 of 705
whole or in part without prior written permission of TSMC.


-----

###### P+ b.
 a. N+
 N+ P+ P+

 NW
 PW

 Fig. 10.1. 2 Hole concentrations (a) before latch-up, (b) after latch-up The latch-up trigger sources often come from the IO Pad, but both IO circuits and internal circuits might cause a latch-up if the layout does not follow the latch-up design rules. The following lists the latch-up failure cases caused by layout rule violations.


###### N+ P+
 b.
 N+ P+


###### Fig. 10.1.3 LUP. 1 rule violation: (IO without guard-ring)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 350 of 705
whole or in part without prior written permission of TSMC.


###### N+ P+
 a.
 N+ P+

 NW
 PW


-----

###### Fig. 10.1.4 LUP. 2 rule violation: (Within 20um from IO, N/PMOS in the internal circuit without the guard-ring)


###### Fig. 10.1.5 LUP. 3 rule violation: (too short IO N/PMOS space)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 351 of 705
whole or in part without prior written permission of TSMC.


-----

###### The following figure shows the latch-up failure if the layout does not violate any latch-up design rule. The displacement current (Cdv/dt) may induce the internal circuit latch-up if the internal circuit is nearby the capacitors and is not separated by a P+ strap. Please separate the internal circuit and capacitor by a P+ strap to inhibit the displacement current to induce the latch-up.

 Fig. 10.1.6 LUP.8g violation, but DRC can not flag it: (Inverter and capacitor are not separated by P+ guard-ring)


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 352 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.1.2 Layout Rules and Guidelines for Latch-up Prevention  10.1.2.1 Special Definition in Latch-up Prevention
Term Definition

I/O pads Do not include Vdd pad and Vss pad.

Include NMOS, PMOS, de-coupling capacitors and varactor that do
Internal circuit
not connect to an IO pad.

Complete un-broken ring-type OD and M1 with CO as many as
Guard-ring
possible, connected to Vdd or Vss.

Complete un-broken ring-type (NP AND OD) and M1 with CO as
N+ guard-ring
many as possible, connected to Vdd.

Complete un-broken ring-type (PP AND OD) and M1 with CO as
P+ guard-ring
many as possible, connected to Vss.
NMOS cluster A group of NMOSs
PMOS cluster A group of PMOSs

###### DRC uses the two following methods to recognize the MOS and ACTIVE which connect to an I/O pad: 1) MOS/ ACTIVE in SDI 2) MOS/ ACTIVE connect to an I/O pad by metal 

|Term|Definition|
|---|---|
|I/O pads|Do not include Vdd pad and Vss pad.|
|Internal circuit|Include NMOS, PMOS, de-coupling capacitors and varactor that do not connect to an IO pad.|
|S Guard-ring|Complete un-broken ring-type OD and M1 with CO as many as possible, connected to Vdd or Vss.|
|h a N+ guard-ring|T S Complete un-broken ring-type (NP AND OD) and M1 with CO as many as possible, connected to Vdd.|
|n P+ guard-ring|M Complete un-broken ring-type (PP AND OD) and M1 with CO as many as possible, connected to Vss.|
|g NMOS cluster|C A group of NMOSs|
|h PMOS cluster|C A group of PMOSs|


###### P+ guard-ring N+ guard-ring

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
||||||||||
||||||||||

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|1|Col9|
|---|---|---|---|---|---|---|---|---|
||||||||||
||||||||||

|Col1|Col2|Col3|Col4|Col5|l|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
||3||||||I|n|
||||||||||

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
||||||||||
||||||||||

|Tech P+ guard-ring|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
|NMOS NMOS 1 0 NMOS NMOS|||||||||
||||||||||
||||||||||
||||||||||

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
||||||||||
||||||||||

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
|r||o|||||||
|||||m|||||

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
||||||||a||
||||||||||


###### NMOS


###### NMOS


###### PMOS


###### PMOS


###### NMOS


###### NMOS


###### NMOS cluster: A group of NMOSs PMOS cluster: A group of PMOSs

 Fig. 10.1.7 Example of an NMOS cluster and a PMOS cluster


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 353 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.1.2.2 Latch-up Dummy Layers Summary

 10.1.2.2.1 SDI Dummy Layer (CAD layer: 122)


###### SDI is a DRC layer but not for mask making. It is required to cover all the OD regions of the ESD related circuits (Regular IO, high voltage tolerant I/O, Power Clamp), including MOS and diode, that are connected to the pads. SDI is not necessary to cover the Well STRAP or ESD guard-ring.

 10.1.2.2.2 LUPWDMY Dummy Layer (CAD layer: 255;1)


###### LUPWDMY is a dummy layer to waive these guidelines, LUP.1g, LUP.2g, LUP.3.1.1~2g, LUP.3.2.1~2g, LUP.3.3.1~2g, LUP.3.4.1~2g, LUP.3.5.1~2g, LUP.4, LUP.5.1.1~2g, LUP.5.2.1~2g, LUP.5.3.1~2g,  LUP.5.4.1~2g and LUP.5.5.1~2g. � Condition: � It is not recommended to use this layer before silicon is proven at the package. � Please consult TSMC if you would like to follow it as rules and have DRC violations before tapeout. � Usage: � Draw LUPWDMY to fully cover MOS/ACTIVE OD/ Diode regions that are connected to I/O pads, including the source, gate, drain, and diode, but not necessarily to cover Well STRAP, guard-ring. � It is for DRC usage but not a tapeout required CAD layer.


###### NP/PP

 OD

 Source Drain
 PO


###### SDI, LUPWDMY

 guard ring

|Col1|Col2|Col3|C sage|Col5|
|---|---|---|---|---|
||||||
|OD||||0 1|
||OD|||1|
|||OD|||
||||||
||||||
||||||


###### Fig. 10.1.8 Example of SDI/LUPWDMY

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 354 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.1.2.3 DRC methodology for Latch-up Rules

 10.1.2.3.1 DRC methodology for LUP.1



###### • DRC use the following features to find out the devices for LUP.1: 1. The Active/MOS OD covered by SDI (122;0). 2. The Active OD which is connected to(#1) I/O PAD.(#2) 3. The following cases are excluded : I. The Active OD is used for Resistor. II. The Active/MOS OD is covered by LUPWDMY (255;1).
 • #1: DRC use the following features to check the connectivity : 1. Build-up the connection by Metal, Via, RV, AP, CB, CB2, and CBD 2. By default, the connection is broken by resistors for Latch-Up rule checks. 3. If the resistance of used resistors between PAD and the Active/MOS OD is lower then 200 ohm, the switch of “DISCONNECT_AFTER_RESISTOR” should be turned off to keep the connection after resistors.
 • #2 : DRC use the following features to distinguish Power & I/O PAD : 1. By default, DRC will recognize power PAD according to the connectivity of AP, CB, CB2, and CBD to STRAP. 2. Check the PAD with “power text” to recognize power PAD. I. Control by the switch of “DEFINE_PAD_BY_TEXT”. The switch is off by default. II. Default power text name is “Vdd” “Vss” “aVdd” “aVss” … (same as LVS) 3. Check the PAD with “power dummy layer” to recognize power PAD. I. VDDDMY(255;4): Dummy Layer for Power(Vdd) PAD II. VSSDMY(255;5): Dummy Layer for Ground(Vss) PAD 4. Except for recognized Power PAD, all the others are I/O PAD.


OD


OD


PO VDDDMY PO
###### IO MetalMetal VDD MetalMetalMetal PAD PAD


###### VDD


Metal


###### PAD


OD


Metal


###### IO


OD


MetalMetalMetal


PO
###### VDD MetalMetalMetal NW strapNW strapNW strapNW strap PAD

OD


###### PAD


PO
###### VSS MetalVSSMetalMetal PAD

“VSS” is a top level text attached on metal, and “VSS” is a top level text attached on metal, and “VSS” is a top level text attached on metal, and “VSS” is a top level text attached on metal, and
DEFINE_PAD_BY_TEXT option is turned on in DRCDEFINE_PAD_BY_TEXT option is turned on in DRCDEFINE_PAD_BY_TEXT option is turned on in DRCDEFINE_PAD_BY_TEXT option is turned on in DRC


###### VSS


###### VDD


###### PAD


PO

###### PAD Check LUP.1~5 in Cell level without PADCheck LUP.1~5 in Cell level without PADCheck LUP.1~5 in Cell level without PADCheck LUP.1~5 in Cell level without PAD

MetalMetal 1. Attach top1.1.1. Attach topAttach top----level text on metal. E.g. “PAD”Attach top level text on metal. E.g. “PAD”level text on metal. E.g. “PAD”level text on metal. E.g. “PAD”

2. Turn on DEFINE_PAD_BY_TEXT option.2.2.2. Turn on DEFINE_PAD_BY_TEXT option.Turn on DEFINE_PAD_BY_TEXT option.Turn on DEFINE_PAD_BY_TEXT option.


###### VSS


###### PAD


Metal


Metal


###### The guard ring can not share for different type devices.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 355 of 705
whole or in part without prior written permission of TSMC.


MetalMetalMetal


Metal


MetalMetal


###### PAD


-----

OD
###### NW


###### NW


###### NW


###### NMOS PMOS

 Fig. 10.1.9 example of illegal guard ring


###### NW


###### Fail !


###### PMOS


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 356 of 705
whole or in part without prior written permission of TSMC.


OD


-----

###### 10.1.2.3.2 DRC methodology for LUP.2

 • DRC use the following features to find out the devices for LUP.2: 1. The MOS OD within 15um space from the Active/MOS OD for LUP.1 check 2. The following cases are excluded: I. The MOS OD is floating without any contact over gate and S/D. II. The MOS OD is covered by LUPWDMY (255;1) III. The NMOS is inside DNW, and the NW over DNW is not the same as the NW of relative PMOS, but these two NWs are connected.


###### M1 III.
 NW DNW


###### NMOS PMOS

 Fig. 10.1.10 example of LUP.2 III and IV


###### NW


###### NMOS


###### 10.1.2.3.3 DRC methodology for LUP.3 group

 • DRC use the following features to find out the devices for LUP.3 group: 1. Find out the MOS OD for LUP.1 check 2. The following cases are excluded: I. The excluded case in LUP.1. II. The NMOS is inside DNW, and the NW over DNW is not the same as the NW of relative PMOS, but these two NWs are connected.


###### PMOS


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 357 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.1.2.3.4 DRC methodology for LUP.4 

 • DRC use the following features to check the guard-ring width. 1. Find out the Active/MOS OD for LUP.1 & LUP.2 check. 2. The devices should be placed inside a complete guard-ring with width >= 0.12um.


###### Fail >=


###### Fail ! >= 0.12um


###### Fail !


###### Fail


###### NW
 OD
 PMOS PMOS
 < 0.12um


###### >=


###### PMOS


###### <


###### OD


###### PMOS


###### NW


###### OD


###### Pass >= 0.12um


###### Pass
 >= 0.12um


###### >= 0.12um


###### <


###### 0.12um


###### PMO


###### PMOS


###### PMOS


###### PMOS


###### NW

Fig. 10.1.11 example of LUP.4


###### >= 0.12um


###### >= 0.12um


###### O


###### NW


###### >= 0.12um


###### Pass


###### 10.1.2.3.5 DRC methodology for LUP.5 group

 • DRC use the following features to find out the devices for LUP.3 group: 1. Find out the MOS OD for LUP.1 & LUP.2 check. 2. The excluded cases are “I”, “II”, and “IV” in LUP.2.


###### NW


###### OD


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 358 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.1.2.4 Layout Rules and Guidelines for Latch-up Prevention

 The LUP rules are for design reference to achieve the specifications proposed by TSMC. They are extracted by the standard digital I/O and Area I/O test structures. Note that Latch-up free can not be guaranteed for all applications such as substrate bias condition, floating body circuits, SCR ESD IPs, etc.
 Table 10.1.1 Layout Rules and Guidelines for Latch-up Prevention


###### Dimension
 Rule No. Description Label (um)
 LUP.1g Any N+ACTIVE or an N+ACTIVE cluster connected to an I/O pad must be surrounded by a P+ guard-ring. (Figure 10.1.12) Any P+ACTIVE or a P+ACTIVE cluster connected to an I/O pad must be surrounded by a N+ guard-ring. (Figure 10.1.12) Please also refer to LUP.9g for further information.
 LUP.2g Within 15um space from the MOS connected to an I/O pad, a P+ guard- ring is required to surround an NMOS or an NMOS cluster. And an N+ guard-ring is required to surround a PMOS or a PMOS cluster. (Figure 10.1.14) NMOS guard-ring are exempt from the following conditions (Figure 10.1.13): If the NMOS is enclosed by a DNW, the NW of the checked PMOS does not interact with the DNW, and the voltage (Va) of the NW INTERACT DNW is ≥ the voltage (Vb) of the NW of the checked PMOS. However, DRC can only flag the different connection.
 LUP.3.0 LUP.3.1.1~2g, LUP.3.2.1~2g, LUP.3.3.1~2g, LUP.3.4.1~2g, LUP.3.5.1~2g, LUP.5.1.1~2g, LUP.5.2.1~2g, LUP.5.3.1~2g, LUP.5.4.1~2g can be exempt from if the NMOS meets the following conditions (Figure 10.1.13): If the NMOS is enclosed by a DNW, the NW of the checked PMOS does not interacte with the DNW, and the voltage (Va) of the NW INTERACT DNW is ≥ the voltage (Vb) of the NW of the checked PMOS. However, DRC can only flag the different connection.
 LUP.3.1.0 In LUP.3.1.1g and LUP.3.1.2g for the 1.2V or 1.0V N/PMOS which connects to an I/O pad, space between the NMOS and the PMOS. (Figure 10.1.12), 
 LUP.3.1.1g if all of guard-ring width ≥ 0.2um (e. g. width of guard-ring of LUP.1g) A ≥ 2 LUP.3.1.2g if one of guard-ring width < 0.2um (e. g. width of guard-ring of LUP.1g) A ≥ 3 LUP.3.2.0 In LUP.3.2.1g and LUP.3.2.2g, for the 1.8V N/PMOS which connects to an I/O pad directly, (Figure 10.1.12) (1) space between the 1.8V NMOS and the 1.8V/1.2V/1.0V PMOS  (2) space between the 1.8V PMOS and the 1.8V/1.2V/1.0V NMOS 
 LUP.3.2.1g if all of guard-ring width ≥ 0.2um (e. g. width of guard-ring of LUP.1g) A ≥ 2.3 LUP.3.2.2g if one of guard-ring width < 0.2um (e. g. width of guard-ring of LUP.1g) A ≥ 4 LUP.3.3.0 In LUP.3.3.1 and LUP.3.3.2, for the 2.5V N/PMOS which connects to an I/O pad directly, (Figure 10.1.12) (1) space between the 2.5V NMOS and the 2.5V/1.2V/1.0V PMOS (2) space between the 2.5V PMOS and the 2.5V/1.2V/1.0V NMOS 
 LUP.3.3.1g if all of guard-ring width ≥ 0.2um (e. g. width of guard-ring of LUP.1g) A ≥ 2.6

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 359 of 705
whole or in part without prior written permission of TSMC.

|Rule No.|Description|Label|Col4|Dimension (um)|
|---|---|---|---|---|
|S LUP.1g h a|Any N+ACTIVE or an N+ACTIVE cluster connected to an I/O pad must T be surrounded by a P+ guard-ring. (Figure 10.1.12) S Any P+ACTIVE or a P+ACTIVE cluster connected to an I/O pad must M be surrounded by a N+ guard-ring. (Figure 10.1.12) n Please also refer to LUP.9g for further information.||||
|LUP.2g|g C Within 15um space from the MOS connected to an I/O pad, a P+ guard- h C ring is required to surround an NMOS or an NMOS cluster. And an N+ a guard-ring is required to surround a PMOS or a PMOS cluster. (Figure i o 10.1.14) I n C NMOS guard-ring are exempt from the following conditions (Figure f i 10.1.13): T d If the NMOS is enclosed by a DNW, the NW of the checked PMOS e e 1 does not interact with the DNW, c n 2 and the voltage (Va) of the NW INTERACT DNW is ≥ the voltage h t 8 i (Vb) of the NW of the checked PMOS. However, DRC can only flag . a 5 the different connection.||||
|LUP.3.0|1 & l 7 0 LUP.3.1.1~2g, LUP.3.2.1~2g, LUP.3.3.1~2g, LUP.3.4.1~2g, / I n 2 I n LUP.3.5.1~2g, LUP.5.1.1~2g, LUP.5.2.1~2g, LUP.5.3.1~2g, 0 3 f d LUP.5.4.1~2g can be exempt from if the NMOS meets the following 9 o conditions (Figure 10.1.13): / . r 2 P m If the NMOS is enclosed by a DNW, the NW of the checked PMOS 0 r does not interacte with the DNW, 1 o and the voltage (Va) of the NW INTERACT DNW is ≥ the voltage (Vb) of 2 m the NW of the checked PMOS. However, DRC can only flag the different connection.|o i t a|||
|LUP.3.1.0|o In LUP.3.1.1g and LUP.3.1.2g for the 1.2V or 1.0V N/PMOS which t i connects to an I/O pad, space between the NMOS and the PMOS. o (Figure 10.1.12),||n||
|LUP.3.1.1g|n if all of guard-ring width ≥ 0.2um (e. g. width of guard-ring of LUP.1g)|A|≥|2|
|LUP.3.1.2g|C if one of guard-ring width < 0.2um (e. g. width of guard-ring of LUP.1g)|A|≥|3|
|LUP.3.2.0|In LUP.3.2.1g and LUP.3.2.2g, for the 1.8V N/PMOS which connects to an I/O pad directly, (Figure 10.1.12) (1) space between the 1.8V NMOS and the 1.8V/1.2V/1.0V PMOS (2) space between the 1.8V PMOS and the 1.8V/1.2V/1.0V NMOS|n e|e t||
|LUP.3.2.1g|if all of guard-ring width ≥ 0.2um (e. g. width of guard-ring of LUP.1g)|A|r ≥|2.3|
|LUP.3.2.2g|if one of guard-ring width < 0.2um (e. g. width of guard-ring of LUP.1g)|A|≥|4|
|LUP.3.3.0|In LUP.3.3.1 and LUP.3.3.2, for the 2.5V N/PMOS which connects to an I/O pad directly, (Figure 10.1.12) (1) space between the 2.5V NMOS and the 2.5V/1.2V/1.0V PMOS (2) space between the 2.5V PMOS and the 2.5V/1.2V/1.0V NMOS||||
|LUP.3.3.1g|if all of guard-ring width ≥ 0.2um (e. g. width of guard-ring of LUP.1g)|A|≥|2.6|


-----

###### Dimension
 Rule No. Description Label (um)
 LUP.3.3.2g if one of guard-ring width < 0.2um (e. g. width of guard-ring of LUP.1g) A ≥ 5 LUP.3.4.0 In LUP.3.4.1g and LUP.3.4.2g for the 3.3V N/PMOS which connects to an I/O pad directly, (Figure 10.1.12) (1) space between the 3.3V NMOS and the 3.3V/1.2V/1.0V PMOS (2) space between the 3.3V PMOS and the 3.3V/1.2V/1.0V NMOS

 LUP.3.4.1g if all of guard-ring width ≥ 0.2um (e. g. width of guard-ring of LUP.1g) A ≥ 4 LUP.3.4.2g if one of guard-ring width < 0.2um (e. g. width of guard-ring of LUP.1g) A ≥ 8 LUP.3.5.0 In LUP.3.5.1g and LUP.3.5.2g for the 5.0V HV N/PMOS which connects to an I/O pad, space between the NMOS and the PMOS (Figure 10.1.12). (1) space between the 5.0V/2.5V/1.2V PMOS. (2) space between the 5.0V/2.5V/1.2V NMOS
 LUP.3.5.1g If all of guard-ring width ≥ 0.2um (e.g. width of guard-ring of LUP.1g) A ≥ 10 LUP.3.5.2g If all of guard-ring width < 0.2um (e.g. width of guard-ring of LUP.1g) A ≥ 15 LUP.4g Width of the N+ guard-ring and P+ guard-ring for the ACTIVE connected B ≥ 0.12 to an I/O pad, and also MOS within 15um space from the MOS connected to an I/O pad. (e. g. width of guard-ring of LUP.1g and LUP.2g)
 LUP.5.1.0 In LUP.5.1.1g and LUP.5.1.2g for the internal circuits within 15um space from 1.2V or 1.0V MOS which connects to an I/O pad,  (1) space between the 1.2V or 1.0V NMOS connected to an I/O pad and the PMOS in the internal circuit (Figure 10.1.14) (2) space between the 1.2V or 1.0V PMOS connected to the I/O pad and the NMOS in the internal circuit (Figure 10.1.14)
 LUP.5.1.1g if all of guard-ring width ≥ 0.2um (e. g. width of guard-ring of LUP.1g C ≥ 2 and LUP.2g)
 LUP.5.1.2g if one of guard-ring width < 0.2um (e. g. width of guard-ring of LUP.1g C ≥ 3 and LUP.2g)
 LUP.5.2.0 In LUP.5.2.1g and LUP.5.2.2g for the internal circuits within 15um space from 1.8V MOS which connects to an I/O pad directly,  (1) space between the 1.8V NMOS connected to an I/O pad and the PMOS in the internal circuit (Figure 10.1.14) (2) space between the 1.8V PMOS connected to the I/O pad and the NMOS in the internal circuit (Figure 10.1.14)
 LUP.5.2.1g if all of guard-ring width ≥ 0.2um (e. g. width of guard-ring of LUP.1g C ≥ 2.3 and LUP.2g)
 LUP.5.2.2g if one of guard-ring width < 0.2um (e. g. width of guard-ring of LUP.1g C ≥ 4 and LUP.2g)
 LUP.5.3.0 In LUP.5.3.1g and LUP.5.3.2g for the internal circuits within 15um space from 2.5V MOS which connects to an I/O pad directly,  (1) space between the 2.5V NMOS connected to an I/O pad and the PMOS in the internal circuit (Figure 10.1.14) (2) space between the 2.5V PMOS connected to the I/O pad and the NMOS in the internal circuit (Figure 10.1.14)
 LUP.5.3.1g if all of guard-ring width ≥ 0.2um (e. g. width of guard-ring of LUP.1g C ≥ 2.6 and LUP.2g)
 LUP.5.3.2g if one of guard-ring width < 0.2um (e. g. width of guard-ring of LUP.1g C ≥ 5 and LUP.2g)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 360 of 705
whole or in part without prior written permission of TSMC.

|Rule No.|Description|Label|Col4|Dimension (um)|
|---|---|---|---|---|
|LUP.3.3.2g|if one of guard-ring width < 0.2um (e. g. width of guard-ring of LUP.1g)|A|≥|5|
|LUP.3.4.0|In LUP.3.4.1g and LUP.3.4.2g for the 3.3V N/PMOS which connects to an I/O pad directly, (Figure 10.1.12) (1) space between the 3.3V NMOS and the 3.3V/1.2V/1.0V PMOS (2) space between the 3.3V PMOS and the 3.3V/1.2V/1.0V NMOS||||
|LUP.3.4.1g|if all of guard-ring width ≥ 0.2um (e. g. width of guard-ring of LUP.1g)|A|≥|4|
|LUP.3.4.2g|if one of guard-ring width < 0.2um (e. g. width of guard-ring of LUP.1g)|A|≥|8|
|LUP.3.5.0 S h a|In LUP.3.5.1g and LUP.3.5.2g for the 5.0V HV N/PMOS which connects to an I/O pad, space between the NMOS and the PMOS (Figure T 10.1.12). S (1) space between the 5.0V/2.5V/1.2V PMOS. (2) space between the 5.0V/2.5V/1.2V NMOS||||
|LUP.3.5.1g|M n If all of guard-ring width ≥ 0.2um (e.g. width of guard-ring of LUP.1g)|A|≥|10|
|LUP.3.5.2g|g C If all of guard-ring width < 0.2um (e.g. width of guard-ring of LUP.1g)|A|≥|15|
|LUP.4g|h C a Width of the N+ guard-ring and P+ guard-ring for the ACTIVE connected i o to an I/O pad, and also MOS within 15um space from the MOS I n connected to an I/O pad. (e. g. width of guard-ring of LUP.1g and C LUP.2g)|B|≥|0.12|
|LUP.5.1.0|f i T d In LUP.5.1.1g and LUP.5.1.2g for the internal circuits within 15um space from 1.2V or 1.0V MOS which connects to an I/O pad, e e 1 c n (1) space between the 1.2V or 1.0V NMOS connected to an I/O pad and 2 h t the PMOS in the internal circuit (Figure 10.1.14) 8 i . a (2) space between the 1.2V or 1.0V PMOS connected to the I/O pad 5 1 l and the NMOS in the internal circuit (Figure 10.1.14)||||
|LUP.5.1.1g|& 7 0 I if all of guard-ring width ≥ 0.2um (e. g. width of guard-ring of LUP.1g / I n 2 n and LUP.2g)|C|≥|2|
|LUP.5.1.2g|0 3 f d 9 o if one of guard-ring width < 0.2um (e. g. width of guard-ring of LUP.1g / . r and LUP.2g)|C|≥|3|
|LUP.5.2.0|2 P m In LUP.5.2.1g and LUP.5.2.2g for the internal circuits within 15um space 0 r from 1.8V MOS which connects to an I/O pad directly, 1 o 2 (1) space between the 1.8V NMOS connected to an I/O pad and the m PMOS in the internal circuit (Figure 10.1.14) o (2) space between the 1.8V PMOS connected to the I/O pad and the t NMOS in the internal circuit (Figure 10.1.14)|o i t a|n||
|LUP.5.2.1g|i o if all of guard-ring width ≥ 0.2um (e. g. width of guard-ring of LUP.1g and LUP.2g)|C|≥|2.3|
|LUP.5.2.2g|n if one of guard-ring width < 0.2um (e. g. width of guard-ring of LUP.1g C and LUP.2g)|C|≥|4|
|LUP.5.3.0|In LUP.5.3.1g and LUP.5.3.2g for the internal circuits within 15um space from 2.5V MOS which connects to an I/O pad directly, (1) space between the 2.5V NMOS connected to an I/O pad and the PMOS in the internal circuit (Figure 10.1.14) (2) space between the 2.5V PMOS connected to the I/O pad and the NMOS in the internal circuit (Figure 10.1.14)|n e|r e t||
|LUP.5.3.1g|if all of guard-ring width ≥ 0.2um (e. g. width of guard-ring of LUP.1g and LUP.2g)|C|≥|2.6|
|LUP.5.3.2g|if one of guard-ring width < 0.2um (e. g. width of guard-ring of LUP.1g and LUP.2g)|C|≥|5|


-----

###### Dimension
 Rule No. Description Label (um)
 LUP.5.4.0 In LUP.5.4.1g and LUP.5.4.2g for the internal circuits within 15um space from 3.3V MOS which connects to an I/O pad directly,  (1) space between the 3.3V NMOS connected to an I/O pad and the PMOS in the internal circuit (Figure 10.1.14)  (2) space between the 3.3V PMOS connected to the I/O pad and the NMOS in the internal circuit (Figure 10.1.14)
 LUP.5.4.1g if all of guard-ring width ≥ 0.2um (e. g. width of guard-ring of LUP.1g C ≥ 4 and LUP.2g)
 LUP.5.4.2g if one of guard-ring width < 0.2um (e. g. width of guard-ring of LUP.1g C ≥ 8 and LUP.2g)
 LUP.5.5.0 In LUP.5.5.1g and LUP.5.5.2g for the internal circuits within 15um space from 5.0V HV MOS which connects to an I/O pad directly. (1) space between the 5.0V HV NMOS connected to an I/O pad and the HV PMOS in the internal circuit. (Figure 10.1.14).
(2) space between the 5.0V HV PMOS connected to an I/O pad and the
###### HV NMOS in the internal circuit. (Figure 10.1.14)
 LUP.5.5.1g If all of guard-ring width ≥ 0.2um (e.g. width of guard-ring of LUP.1g and C ≥ 10 LUP.2g) 
 LUP.5.5.2g If all of guard-ring width < 0.2um (e.g. width of guard-ring of LUP.1g and C ≥ 15 LUP.2g) 
 LUP.6 (1) Any point inside NMOS source/drain {(N+ACTIVE INTERACT PO) D ≤ 30 NOT PO} space to the nearest PW STRAP in the same PW. (Figure 10.1.15) (2) Any point inside PMOS source/drain {(P+ACTIVE INTERACT PO) NOT PO} space to the nearest NW STRAP in the same NW. (Figure 10.1.15) In SRAM bit cell region, the rule is relaxed from 30um to 40um.
 LUP.7g[U] All the guard-rings and STRAPs should be connected to VDD/VSS with very low series resistance. Use as many contacts and vias as possible.
 LUP.8g[U] A P+ guard-ring should separate a large capacitor and MOS. LUP.9g[U] Additional one N+ STRAP and one P+ STRAP are required to be inserted between the P+ guard-ring and N+ guard-ring for LUP.1 (Figure 10.1.12). And the N+ STRAP should isolate the P+ STRAP and the P+ guard-ring. And the P+ STRAP should isolate the N+ STRAP and the N+ guard-ring.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 361 of 705
whole or in part without prior written permission of TSMC.

|Rule No.|Description|Label|Col4|Dimension (um)|
|---|---|---|---|---|
|LUP.5.4.0|In LUP.5.4.1g and LUP.5.4.2g for the internal circuits within 15um space from 3.3V MOS which connects to an I/O pad directly, (1) space between the 3.3V NMOS connected to an I/O pad and the PMOS in the internal circuit (Figure 10.1.14) (2) space between the 3.3V PMOS connected to the I/O pad and the NMOS in the internal circuit (Figure 10.1.14)||||
|LUP.5.4.1g|if all of guard-ring width ≥ 0.2um (e. g. width of guard-ring of LUP.1g and LUP.2g)|C|≥|4|
|LUP.5.4.2g S|if one of guard-ring width < 0.2um (e. g. width of guard-ring of LUP.1g T and LUP.2g)|C|≥|8|
|h LUP.5.5.0 a|S In LUP.5.5.1g and LUP.5.5.2g for the internal circuits within 15um M space from 5.0V HV MOS which connects to an I/O pad directly. n (1) space between the 5.0V HV NMOS connected to an I/O pad and the g C HV PMOS in the internal circuit. (Figure 10.1.14). h (2) space between the 5.0V HV PMOS connected to an I/O pad and the a C HV NMOS in the internal circuit. (Figure 10.1.14)||||
|LUP.5.5.1g|i o If all of guard-ring width ≥ 0.2um (e.g. width of guard-ring of LUP.1g and I n LUP.2g)|C|≥|10|
|LUP.5.5.2g|C f i If all of guard-ring width < 0.2um (e.g. width of guard-ring of LUP.1g and T d LUP.2g)|C|≥|15|
|LUP.6|e e 1 (1) Any point inside NMOS source/drain {(N+ACTIVE INTERACT PO) c n 2 NOT PO} space to the nearest PW STRAP in the same PW. (Figure h t 8 i 10.1.15) . a 5 1 (2) Any point inside PMOS source/drain {(P+ACTIVE INTERACT PO) & l 7 0 NOT PO} space to the nearest NW STRAP in the same NW. (Figure I / I n 2 n 10.1.15) 0 3 f In SRAM bit cell region, the rule is relaxed from 30um to 40um.|D|≤|30|
|LUP.7gU|d 9 o All the guard-rings and STRAPs should be connected to VDD/VSS with / . r 2 very low series resistance. Use as many contacts and vias as possible.||||
|LUP.8gU|P m 0 r A P+ guard-ring should separate a large capacitor and MOS.||||
|LUP.9gU|1 o 2 Additional one N+ STRAP and one P+ STRAP are required to be m inserted between the P+ guard-ring and N+ guard-ring for LUP.1 (Figure o 10.1.12). And the N+ STRAP should isolate the P+ STRAP and the P+ t guard-ring. And the P+ STRAP should isolate the N+ STRAP and the i N+ guard-ring.|o i t a|n||


-----

###### Vss  Vdd  A

 N+ N+ P+ N+ P+ N+ P+
 NMOS STRAP STRAP
 PW NW
 NW PW
 P+ guard-ring

 P+ guard-ring (Vss)
 B B
 B
 B

N+ P+
STRAP STRAP
(Vdd) (Vss)

###### NMOS PMOS

 PW NW

|Vs|Col2|Col3|ss  Vd A|dd|Col6|
|---|---|---|---|---|---|
||||A|||
|||||||
|||||||
|P+ N+ N+ P+ N+ P+ N+ P+ P+ N+ NMOS STRAP STRAP PMOS PW NW S T NW PW h P+ guard-ring N+ guard-ring||||||

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
|||a|i|I||C|||
||||||||||

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|
|---|---|---|---|---|---|---|---|
|||||||||
|||||||||

|Shang|TSM ang P+ guard-ring|SMC|
|---|---|---|
||g P+ guard-ring (Vss)|C B e c 1|
||h a i I C T NMOS||
||||

|B a l|N+ guard-ring (Vdd)|Col3|
|---|---|---|
||PMOS||
||||

|M n g C P+ guard-ring (Vss) h a i B I C T e c h NMOS 1 0 PW|C .|B o N+ STR (Vd 1 &|n f AP d) 2|5 d 8 i|B P+ STR (Vs e 7|AP s) n|t|N+ guard-ring (Vdd) B i PMOS a l I NW|
|---|---|---|---|---|---|---|---|---|


###### N+


###### P+


###### P+


###### N+


###### N+


###### P+


STRAP


N+


###### B


###### N+


###### To exchange N+ STRAP and P+ STRAP not recommended (LUP.9g)


###### P+


###### STRAP


###### P+


###### N+


###### N+ guard-ring (Vdd)


###### B


###### (Vss)


###### B


STRAP


###### P+ guard-ring (Vss)


###### Figure 10.1.12

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 362 of 705
whole or in part without prior written permission of TSMC.


###### STRAP


###### B


(Vdd)


###### P+


-----

###### NW DNW

|Col1|Col2|Col3|
|---|---|---|
||||
||||


###### PMOS NMOS PMOS


###### If voltage Va >= Vb, the space can be < A or < C 
 Va Vb


###### If the NW of the checked PMOS interacts with the DNW, the space needs to follow A or C. 

 NW

 DNW

 PW
 P+ STRAP

 NMOS

 N+STRAP

 Guard ring is not necessary Va >= Vb, but P+ STRAP is still required.

|Col1|Col2|Col3|
|---|---|---|
||||
||||

|Col1|Col2|Col3|
|---|---|---|
|||c e|
||||


###### STRAP


###### DNW


###### N+STRAP (N+ guard ring)

|C Con hai I NW|Col2|Col3|
|---|---|---|
|I i|||
||C T e c PMOS 1|. h|
|0 N+STRAP (N+ guard ring) /|||

|NW|Col2|Col3|Col4|
|---|---|---|---|
|DNW||||
|||||
|i t n|PW P+ STRAP a NMOS l|||
|I N+STRAP 2 n||||


###### NMOS

 N+STRAP


###### Vb Vb Va


###### Vb


###### P+


###### N+ P+

 NW


###### P+

 PW


###### P+


###### DNW
 Guard ring and P+ STRAP are not necessary if Va >= Vb.

 For LUP.2g, LUP.3.1.1~2g, LUP.3.2.1~2g, LUP.3.3.1~2g, LUP.3.4.1~2g, LUP.3.5.1~2g, LUP.5.1.1~2g, LUP.5.2.1~2g, LUP.5.3.1~2g, LUP.5.4.1~2g, LUP.5.5.1~2g,if voltage Va >= Vb, the above rules allow that the NMOS is enclosed by a DNW and the NW of the checked PMOS does not interact with the DNW. However, DRC can only flag the different connection.


###### Vb


###### PMOS

 N+STRAP (N+ guard ring)


###### N+


###### Figure 10.1.13

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 363 of 705
whole or in part without prior written permission of TSMC.


###### Vb, but P+ STRAP is still required.


###### P+


-----

|Col1|B|Col3|
|---|---|---|
||||
||||
||||
||||
||||
||||
||||
||||
||h||

|Col1|B|Col3|
|---|---|---|
||||
||||
||||
||||
||||
||||
||||
||||
||||

|Col1|B|Col3|P+ guard-ringVss)|
|---|---|---|---|
||g n a h S|||
|||||

|N+guard-ring(Vdd)|Col2|B|Col4|
|---|---|---|---|
|||||
|||||

|P+ guard-ringVss)|B|Col3|Col4|
|---|---|---|---|
|||||
|||||

|Col1|B|Col3|
|---|---|---|
|P+ guard-ringVss)|B||
||||
||||

|N+guard-ring(Vdd)|B|Col3|Col4|
|---|---|---|---|
|||||
|||||

|Col1|B|Col3|Col4|Col5|
|---|---|---|---|---|
||C M S N+guard-ring(Vdd)||||
|||C M|||
||||||
||||||
||||||

|C|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|C||||||||||≤20um||||
|B P+ guard-ringVss) S h a n g h||B N+ strap(Vdd)|||B P+ strap(Vss)||B N+guard-ring(Vdd) T S M C||B N+guard-ring(Vdd)||B P+ guard-ringVss)|B P+ guard-ringVss)|B N+guard-ring(Vdd)|
|C a i A I Active connects to IO pads directly C|||||||||o C n Internal circuit|||||


###### B


###### B


###### B


###### B


###### Figure 10.1.14
 DDDD DDDD


###### B


###### B


N+ N+ N+


STRAPSTRAPSTRAP


N+ N+ N+


N+ STR


###### DDDD


P+ STRAPP+ STRAPP+ STRAPP+ STRAP


N+ N+


P+ STRAPP+ STRAPP+ STRAPP+ STRAP


N+ N+


P+ STRAPP+ STRAPP+ STRAPP+ STRAP


###### Figure 10.1.15

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 364 of 705
whole or in part without prior written permission of TSMC.


STRSTRSTR


APAPAPAP


###### DDDD


N+


N+ STRAP


STRAPSTRAPSTRAP


-----

###### 10.1.3 Test Specification and Requirements TSMC Latch-Up testing is performed at room temperature and 125°C by complying the Latch-up test methodology defined by JEDEC78. The test items include Input/Output over-voltage/ over-current test (Fig. 10.1.16) and supply over-voltage test (Fig. 10.1.17). It applies a stepped voltage/current to one pin per device with all other pins open except Vdd and Vss. Testing was started from Vdd/50mA (positive) or 0V/-50mA (negative), and the DUT was biased for 0.5 seconds. If the Icc current does not reach the predefined limit (Idd=200mA), then the voltage was increased by +/-0.1V or +/-50mA and the pin was tested again until +/- 1.5Vdd or +/-200mA for Input/Output over-voltage/ over-current. The latch up test passed as the Idd <= +/- 200mA at 125°C.
 Notes: 1. DUT: Device under test.

Trigger Idd
ssourceource


###### Vdd


Over-voltage

Over-current


###### Vss

 Fig. 10.1.16 Input/Output Over-Voltage/Current Test


###### Idd

 Vdd


Over-voltage


###### Vss


###### Fig. 10.1.17 Supply Over-voltage Test

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 365 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2 I/O ESD Protection Circuit Design and Layout Guidelines 

 10.2.1 ESD introduction During manufacturing, it is inevitable the IC will suffer various kinds of Electrostatic-Discharge (ESD) damage. Different environments, wafer during CMOS process, package, testing and human handling, will generate different kinds of ESD’s. Currently, the charge device model (CDM), Human-Body mode (HBM) and Machine model (MM) are the most common models used to simulate the ESD events generated from various environments. The main difference between CDM and HBM is that CDM charges come from the substrate through the internal circuit to the pad, while the ESD’s for HBM and MM come from the external environment to the pad. So, most ESD protection devices only can be used to protect HBM and MM, but cannot be used to protect the CDM since the ESD protection device is at the pad and there is no direct current path between the internal circuit and the ESD protection device.  The discharging behaviors for the three ESD models all can be simplified by the equivalent circuit in Figure 10.2.1 and expressed by the equation :


###### I ESD = VESD e (−α+ β)2t β−Leo −(α+ β)t    (1). where α=Ro/(2Lo), β = (RoCo ) 2 − 4LoCo /(2LoCo )

 For HBM, the Ro, Co and Lo is 1.5KΩ, 100pF and 7.4µH, respectively. For MM, the Ro, Co and Lo is 10Ω, 200pF and 7.4µH, respectively. Substituting the above values into eq. (1), the measured and theoretical current waveforms for HBM and MM are shown in Figure 10.2.2. For HBM, the rise time is <10nsec, the decay time is 150nsec (RoCo=1.5KΩ×100pF) and the peak current is equal to VESD/Ro. The period for MM is nearly 90nsec and the peak current for 100V MM is nearly 1.7A. Figure 10.2.3 shows the CDM discharging current waveforms vs. Lo and Ro based on eq. (1) for 500V CDM. The CDM period and peak current are varied with Lo, Co, and Ro. Compared with HBM and MM, the CDM has a shorter period and a larger peak current.


###### L o


###### V ESD C ESD R o

 V ss


###### Fig. 10.2.1 The simplfied equivalent circuit for ESD

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 366 of 705
whole or in part without prior written permission of TSMC.


-----

0.035

###### a. b.

0.030 M ea. current

C al. current

0.025


0.8 Mea. current
Cal. current

0.6

0.4

0.2

0.0

-0.2

-0.4

-0.6


0.020

0.015


0.010

0.005


0.000
0 50 100 150 200 250

T i m e ( n s e c )T i m e ( n s e c )T i m e ( n s e c )T i m e ( n s e c )


0 50 100 150 200

###### Time ( nsec )


###### Fig. 10.2.2 The discharging current waveform for (a) HBM and (b) MM

L=25nH, C=4pF, R=10ohm

###### 8

L=25nH, C=4pF, R=50ohm


###### 6

 4


###### 2


###### 0

 -2


###### -4

 -6 0 1 2 3 4 5


###### Tims ( nsec )

 Fig. 10.2.3 The CDM discharging current waveforms vs. Lo, Ro, and Co Besides the above three models, another kind of ESD, which occurrs during wire bonding, has been found. We call it ball-bonding ESD (BBE). The stress period of the BBE (~20nsec) is shorter than HBM and MM, but longer than CDM. The stress voltage (~13V) of BBE is much smaller than HBM, MM and CDM. The BBE came from the charged wire through the pad and device which connect the pad to the substrate. It might induce the reliability issue and degrade the device ESD performance if the ESD protection device is not robust enough or the pad is without the ESD protection device. (please refer to JH Lee et. al, “The impact of ball-bonding induced voltage transient on sub-90nm CMOS technology,” in IRPS, p. 97, 2007.)  Because the pad is the median used to interact with externals for an IC, all pads need ESD protection devices to protect the ESD coming from various environments to prevent internal circuit damage.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 367 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.2 TSMC IO ESD layout style introduction
 TSMC IO ESD protection scheme is the self-protection scheme that IO is the ESD protection device. No matter NMOS or PMOS, they all have the snapback phenomena. The snapback mechanism can be described as the following: As the applied voltage is higher than the device trigger voltage (Vt1 in Fig. 10.2.4), a lot of holes are generated due to a drain junction occurrence Avalanche-breakdown. The hole current (Isub in Fig. 10.2.4) flows through the substrate (Rsub in Fig. 10.2.4) and raises up the substrate potential (Vsub in Fig. 10.2.4), and eventually forward bias the p-n junction (D1 in Fig. 10.2.4) between the P-substrate and the source when the potential becomes higher than 0.7V. Subsequently, a lot of electrons are injected from the source and flow to the p-n junction between the P-substrate and the drain, which generates more electron-hole pairs due to impact-ionizations at the high electrical field of the drain junction. The resulting carrier transport mechanism causes a positive feedback effect to turn on the parasitic n-p-n bipolar transistor (npn in Fig. 10.2.4). As the parasitic n-p-n is turned on, it can sink a much higher current level than the initial Avalanche- breakdown current and goes into a stable snapback region as shown in Fig. 10.2.4. 


###### (a) ESD (b) 6
 VVVVVVVVssssssssssssss Vt1

Current

5

###### n- n- N+ 4 N+ P+
 snapback

3

###### Base Voltage
 D1 2

 VVsubsub= I= ISubSubRRSub npn 1 IISubSub(x)

0

###### RRsubsub(x) P-substrate 0 20 40 60 80 100 120 140

Time ( nsec )

###### Fig. 10.2.4 (a) the parasitic components of a Grounded-gate NMOS (GGNMOS), (b). real time IV characteristics of a GGNMOS uder 100 nsec TLP pulse

|TSMC Shang source and flow to the p-n junction between the P-substrate and the drain, which generates more electron-hol pairs due to impact-ionizations at the high electrical field of the drain junction. The resulting carrier transpo mechanism causes a positive feedback effect to turn on the parasitic n-p-n bipolar transistor (npn in Fig 10.2.4). As the parasitic n-p-n is turned on, it can sink a much higher current level than the initial Avalanche breakdown current and goes into a stable snapback region as shown in Fig. 10.2.4.|Col2|
|---|---|
|M n g C (a) EESSDD (b) h 66 00..1122 VVVVVVVV C ssssssssssssssss VVtt11 a i o 55 CCuurrrreenntt 00..1100 I n C f nn-- nn-- PP++ NN++ NN++ 44 00..0088 T i d )) ssnnaappbbaacckk VV CC e (( e uu 00..0066 33 BBaassee VVoollttaaggee c h 1 2 llttaa gg ee n t tt nn rrrree DD11 00..0044 22 . 8 5 VV oo i a AA (( 1 & l )) 7 00..0022 0 VV == II RR nnppnn ssuubb SSuubb SSuubb 11 / I n 2 I n II ((xx)) SSuubb 00..0000 0 d 3 f 9 o RR ((xx)) 00 ssuubb PP--ssuubbssttrraattee 00 2200 4400 6600 8800 110000 112200 114400 / 2 . r P m TTiimmee (( nnsseecc )) 0 r 1 o a||
|2|t|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 368 of 705
whole or in part without prior written permission of TSMC.


-----

###### The RPO is the silicide blocking layer which is commonly used for an ESD protection device to forbid the silicide formation on the drain region. The RPO scheme might be not a good solution for IO design due to larger series resistance, but it can provide a stable ESD performance for an ESD protection device. So, the device ESD performance does not vary between technology generations or manufacturing fabs. Fig. 10.2.5 shows the high current IV characteristics of a RPO N+ OD resistor. The RPO N+ OD resistor has a saturation region. In the saturation region, the resistor becomes a high impedance resistor, so the increase in the applied voltage does not increase the stress current. From this characteristic, we can deduce that RPO can be used to clamp the current to prevent the current being localized in a given region. As a region enters the saturation point, it becomes a high impedance resistor. Then, the current of this region cannot be increased anymore. Subsequently, the current will be pushed to flow to other non-saturaed regions and the current can distribute along the junction uniformly.

 20

 15 Saturation
 region

 10

 RPO N+ OD (W/L 1.4/2)

 5

 0 0 2 4 6 8

 Voltage ( V )

 Fig. 10.2.5 High current IV charctertistics of a RPO N+ OD resistor
 The ESD implant is a process scheme to enhance the device ESD performance without changing the device layout since it only covers the drain region and needs to have 0.4um space from the poly gate. The current ESD implant recipe is P-type ESD implant. It can reduce the device breakdown voltage and create the higher electrical field during the snapback region, resulting in better ESD performance. At TSMC, only one dosage exits for P-type ESD implants. The dosage for ESD implants is higher than the channel implant dosage for 3.3V and 2.5V devices, but lower than the channel implant dosage for 1.8V and 1.0V devices. So, the ESD implant is useful for 3.3V device, but is useless for 2.5V devices and of no use for devices below 1.8V.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 369 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.3 ESD Implant (ESDIMP) Layout Rules (MASK ID: 111)
 ESDIMP (CAD layer: 189;0) is a drawn layer for ESD implant. ESDIMP (a drawn layer) and ESD3 (logical operation) can coexist.
 The following width, space, area, and enclosed area are based on process concern. Please use larger dimension for ESD implant.

Rule No. Description Label Rule

ESDIMP.W.1 Width A ≥ 0.6
ESDIMP.S.1 Space B ≥ 0.6

ESDIMP.S.2 Space to ESD3 (Overlap is prohibited) F ≥ 0.6

ESDIMP.EN.1 (OD NOT PO) enclosure of ESDIMP. C ≥ 0.4
ESDIMP must be fully inside (OD NOT PO).

ESDIMP.EN.1® Recommended (OD NOT PO) enclosure of ESDIMP. C = 0.4
ESDIMP.A.1 Area D ≥ 1.0

ESDIMP.A.2 Enclosed area E ≥ 1.0

ESDIMP.R.1 ESDIMP must be fully inside N+ ACTIVE

ESDIMP.R.2®[U] Recommended ESDIMP in the following NMOS drain side,
1) 5V tolerant I/O circuits using a 3.3V I/O device. A 5V tolerant I/O is
defined by the VIN criterion: VIN > VDD but VIN ≤ (5V +10%)
2) 3.3V tolerant I/O circuits using a 2.5V I/O device. A 3.3V tolerant
I/O is defined by the VIN criterion: VIN > VDD but VIN ≤ (3.3V +10%)
3) 2.5V tolerant I/O circuits using a 1.8V I/O device. A 2.5V tolerant
I/O is defined by the VIN criterion: VIN > VDD but VIN ≤ (2.5V +10%)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 370 of 705
whole or in part without prior written permission of TSMC.

|Sh|T|Col3|Col4|Col5|
|---|---|---|---|---|
|S Rule No.|T Description|Label||Rule|
|h ESDIMP.W.1|S Width|A|≥|0.6|
|a ESDIMP.S.1|M Space|B|≥|0.6|
|n ESDIMP.S.2|Space to ESD3 (Overlap is prohibited)|F|≥|0.6|
|g h ESDIMP.EN.1|C (OD NOT PO) enclosure of ESDIMP. C ESDIMP must be fully inside (OD NOT PO).|C|≥|0.4|
|ESDIMP.EN.1®|a i Recommended (OD NOT PO) enclosure of ESDIMP.|C|=|0.4|
|ESDIMP.A.1|o I Area|D|≥|1.0|
|ESDIMP.A.2|n C f Enclosed area|E|≥|1.0|
|ESDIMP.R.1|i ESDIMP must be fully inside N+ ACTIVE||||
|ESDIMP.R.2®U|T d e e Recommended ESDIMP in the following NMOS drain side, 1 c n 1) 5V tolerant I/O circuits using a 3.3V I/O device. A 5V tolerant I/O is 2 defined by the V criterion: V > V but V ≤ (5V +10%) IN IN DD IN h 8 t i 2) 3.3V tolerant I/O circuits using a 2.5V I/O device. A 3.3V tolerant . a 5 1 I/O is defined by the V criterion: V > V but V ≤ (3.3V +10%) & l IN IN DD IN 7 3) 2.5V tolerant I/O circuits using a 1.8V I/O device. A 2.5V tolerant 0 I I I/O is defined by the V criterion: V > V but V ≤ (2.5V +10%) IN IN DD IN||||


-----

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
|||||C ESDIMP C C C|||||
||||||||||


###### Drain


###### Drain

|Col1|Col2|Col3|Col4|Col5|C|Col7|
|---|---|---|---|---|---|---|
|n a h||C ESDIMP C C T S g h C||C M|||
|||a|||||


###### ESDIMP


###### E A D
 F
 A B

 B

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 371 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.4 ESD Dummy Layers Summary 10.2.4.1 SDI Dummy Layer � SDI (CAD layer: 122) is a DRC layer but not for mask making. It is required to cover all the OD regions of the ESD related circuits (Regular IO, high voltage tolerant I/O, Power Clamp), including MOS and diode, that are connected to the pads. SDI is not necessary to cover the Well STRAP or ESD guard- ring. 10.2.4.2 ESD3 Dummy Layer Description � ESD3 (CAD layer: 147) a tape-out layer. It is required for cascode NMOS in high voltage tolerant I/O (N2 and N3 shown in Figure 10.2.15). ESD3 includes the source, gate, and drain, but does not necessarily cover the Well STRAP or the ESD guard-ring. So, ESD3 should enclosure of ACTIVE.


###### NP/PP

 OD

 Source Drain
 PO


###### SDI, ESD3

 ESD guardring

|Col1|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|a i OD||||e T|
||OD|||e T|
|||OD|C I|T|
||||||
||||||
||||||


###### Figure 10.2.6 The SDI, ESD3 dummy layer layout

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 372 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.5 ESD circuits Definition 10.2.5.1 Regular IO
 Regular I/O is composed of the NMOS and PMOS and the drains of the NMOS and PMOS connect to the pad directly (N1/P1 in Figure 10.2.10).
 10.2.5.2 HV tolerant IO
 The HV tolerant I/O is composed of the PMOS in floating NW (P2 Figure 10.2.15) and cascode NMOS and the drains of the floating NW PMOS and cascode NMOS connect to the pad directly (P2/N2/N3 in Figure 10.2.15). There are three kinds of HV tolerant IO listed below.


###### 10.2.5.2.1 5V tolerant I/O

 5V tolerant I/O circuits using a 3.3V I/O device with VIN criterion: VIN > 3.3V but VIN ≤ (5V +10%).


###### 10.2.5.2.2 3.3V tolerant I/O

 3.3V tolerant I/O circuits using a 2.5V I/O device with VIN criterion: VIN > 2.5V but VIN ≤ (3.3V +10%).


###### 10.2.5.2.3 2.5V tolerant I/O

 2.5V tolerant I/O circuits using a 1.8V I/O device with VIN criterion: VIN > 1.8V but VIN ≤ (2.5V +10%).
 10.2.5.3 IO Buffer


###### The I/O Buffer includes regular I/O and HV tolerant I/O.
 10.2.5.4 Power Clamp Device (Ncs)
 The device is used for VDD Pad to VSS Pad protection (Ncs in Figure 10.2.10 and Figure 10.2.15). Please refer to section 10.2.6.4.
 10.2.5.5 ESD Device


###### The ESD Device includes any device (NMOS, PMOS, I/O buffer, power clamp device, diodes, SCR and resistor) which connects to the pad directly and can be used to discharge the ESD current.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 373 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.6 Requirements for ESD Implant Masks

 • ESD implant is required for HV tolerant(cascode) I/O NMOS unless TSMC approves. You have to draw ESD3 layer for mask making.



###### • For customers who use their own ESD design structure, or do not use HV tolerant NMOS, ESD implant is optional. Table 10.2.1 ESD Implant Masks for HV Tolerant I/O Circuits
I/O Design Style ESD3 (CAD layer ESD mask (no.111)
147)/ESD IMP (CAD Requirement
laer 189;0)
Requirement

TSMC-style I/O withHV Drawing Required Yes
tolerant IO circuits

TSMC-style I/O without HV No need No need
tolerant I/O circuits

Non TSMC-style ESD Depends Depends

|I/O Design Style S|ESD3 (CAD layer 147)/ESD IMP (CAD laer 189;0) Requirement|ESD mask (no.111) Requirement|
|---|---|---|
|T h TSMC-style I/O withHV a tolerant IO circuits|S Drawing Required|Yes|
|n TSMC-style I/O without HV tolerant I/O circuits|M No need|No need|
|g Non TSMC-style ESD|C Depends|Depends|


###### 10.2.7 DRC methodology for ESD guidelines 10.2.7.1 DRC methodology to identify ESD MOSFET 1. The ESD MOS is defined by MOS covered by SDI (122;0). 2. The Regular ESD N/P MOS is defined in the following:
 • ESD N/P MOS with gate partially covered by RPO & without gate fully covered by RPO  3. The HV Tolerance ESD PMOS is defined in the following:
 • ESD PMOS with gate partially covered by RPO & without gate fully covered by RPO.(same as Regular ESD PMOS) 4. The HV Tolerance ESD NMOS is defined in the following:
 • ESD NMOS with gate partially covered by RPO & with gate fully covered by RPO 5. The Power Clamp ESD NMOS is defined in the following:
 • ESD NMOS without RPO overlap # Note: For Other non- TSMC standard ESD MOSFETs, there is no DRC ESD guidelines check.
 Table 10.2.7.1.1 how to recognize ESD MOSFET RPO Partially Cover Gate RPO Fully Cover Gate ESD MOS Type Y Y HV Tolerance ESD NMOS
 Regular ESD N/P MOS or Y N HV Tolerance ESD PMOS N Y No support N N Power Clamp ESD NMOS

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 374 of 705
whole or in part without prior written permission of TSMC.

|RPO Partially Cover Gate|2 RPO Fully Cover Gate|ESD MOS Type|
|---|---|---|
|Y|Y|m HV Tolerance ESD NMOS|
|Y|N|o Regular ESD N/P MOS or t i HV Tolerance ESD PMOS|
|N|Y|o No support|
|N|N|n Power Clamp ESD NMOS|


-----

###### 10.2.7.2 DRC methodology to identify ESD MOS Source and Drain 1. The S/D region is defined by {MOS_OD NOT POLY} 2. The S/D region which connected to well pick-up is Source.
 • The connectivity is not broken by resistor for this check. 3. The S/D region OUTSIDE RPO is Source. (except for Power Clamp) 4. Except for recognized Source, all the others are Drain. # Note: If the ESD layout structure is not TSMC-standard, this approach will fail.

 Example of S/D for ESD device


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 375 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.7.3 DRC methodology for ESD.1g 1. ESD S/D is covered by OD18, and connected to Core device S/D/G (without OD18). 2. If ESD S/D is connected to P-well pick-up, it is excluded from this rule check. 3. The connectivity is not broken by resistor for this check.

 Example of ESD.1g
 10.2.7.4 DRC methodology for ESD.4g 1. ESD S/D interact one gate only is defined as edge side OD. 2. The edge side OD is not connected relative well pick-up.
 • N-well pick-up works for NMOS, P-well pick-up works for PMOS.
 • The connectivity is not broken by resistor for this check. # Note: This check will fail for stacked ESD circuit.


###### Example of ESD.4g

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 376 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.7.5 DRC methodology for ESD.6g 1. Check the space between two ESD MOS in same connection of Drain to PAD.
 • The connectivity is not broken by resistor for this check. 2. The space < 2µm, and there is a well pick-up between these two ESD MOSs

 Example of ESD.6g
 10.2.7.6 DRC methodology for ESD.7g 1. Check the space < 2.4µm between two same type Non-ESD MOSs connected to different PAD. (Non- ESD MOS: MOS not covered by SDI).
 • The connectivity depends on “DISCONNECT_AFTER_RESISTOR” is turned ON or OFF. 2. Check the space < 2.4µm between two same type Non-ESD MOSs in the same well, or these two wells are connected.
 • The connectivity is not broken by resistor for this check. 3. Find out the MOSs meet above two criteria at the same time, and there is no different type of OD placed between these two MOSs.


###### PAD


###### Pass


###### Fail ! Pass


###### Pass


###### Fail !


###### PAD >=2.4 um < 2.4 um < 2.4 um


###### Pass


###### >=


###### 2.4


###### um


###### 2.4


###### Example of ESD.7g

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 377 of 705
whole or in part without prior written permission of TSMC.


###### um


###### <


###### 2.4


-----

###### 10.2.7.7 DRC methodology for finger width
1. This check is for ESD.16g, ESD.17g, ESD.24g, ESD.25g, ESD.36g, ESD.37g, ESD.44g, ESD.45g,
ESD.53g, ESD.58, and ESD.59.
2.  The total finger width is calculated by the ESD MOS (ESD.16g, ESD17g, ESD.24g, ESD.25g, ESD.36g,
,ESD.37g ESD.44g, ESD.45g, and ESD.53g) in same Drain connection.
3.  The total width is calculated by the ESD Field Device (ESD.58g, ESD.59g) in same collector connection.
The connectivity is not broken by resistor for this check.

###### Example of finger width
 10.2.7.8 DRC methodology for ESD.19g and ESD.27g 1. As mentioned in previous, the drain-side is recognized by S/D not OUTSIDE RPO, so that the check of drain-side OD without RPO would be meaningless. 2. DRC only highlight the gate without overlap with RPO.


###### Example of ESD.19g and ESD.27g

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 378 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.7.9 DRC methodology for ESD.20g, ESD.28g, ESD.29g, and ESD.40g 1. For Regular ESD N/P MOS & HV Tolerance ESD PMOS :
 • The overlap of RPO and Gate should exactly equal to 0.06µm.
 • The overlap should occur in one-side only
 • Without overlap is not allowed 2. For HV Tolerance ESD NMOS :
 • The RPO should fully cover the first Gate.
 • The overlap of RPO and second Gate should exactly equal to 0.06µm.
 • The overlap should occur in one-side only.
 • Without overlap is not allowed.

 Example of ESD.20g, ESD.28g, ESD.29g and ESD40g


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 379 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.8 ESD Guidelines

 • TSMC's ESD spec is 2KV for Human Body Model (HBM) and 200V for Machine Model (MM)
 • These design guidelines are designed to increase ESD protection levels to TSMC specifications.
 • These guidelines are developed from our test chip silicon data. The test structures in these test chips include most of the failure cases we have studied. Yet, there might be other weak paths that are not captured by these guidelines. Thus, chip level ESD testing should be carried out.  10.2.8.1 General Guideline for ESD Protection
No. Description Label Dimension

|No.|Description|Label|Col4|Dimension|
|---|---|---|---|---|
|S ESD.WARN.1|SDI is not in whole chip. T If SDI does not exist, the ESD related DRC will not work well.||||
|h ESD.WARN.2|S SDI enclosure of ACTIVE||≥|0|
|a n ESD.1g g|M Use thin oxide transistor for thin oxide power clamp and thin oxide I/O buffers; use thick oxide transistor for the thick oxide Power Clamp C and thick oxide I/O buffers (Figure 10.2.7). h DRC will flag the following one condition: C a (1) ((MOS INTERACT OD2) INTERACT SDI) connected to (MOS i o NOT INTERACT OD2) I n DRC will exclude Drain/Source/Gate connected to PW STRAP. C (For more ESD design Tips, please see the “Tips for ESD/LU f i design” section in this chapter.)||||
|ESD.2gU|T d NMOS and PMOS for I/O buffer and Power Clamp follow finger type e e structure with unique finger dimension and layout style.||||
|ESD.3g|1 c n 2 Unit finger width of NMOS and PMOS for I/O buffer and Power h t Clamp Device (Figure 10.2.8)|G|=|15-60|
|ESD.4g|8 i . a 5 The OD area of the edge side of I/O buffer and Power Clamp should 1 & l be Source or Bulk rather than Drain (Figure 10.2.8), to avoid an 0 7 I unwanted parasitic bipolar effect or an abnormal discharge path in / I n 2 n ESD zapping. 0 3 f d DRC will flag (((OD INTERACT SDI) NOT PO) INTERACT one Gate) 9 o does not connect to STRAP.||||
|ESD.5g|/ . r 2 Same type OD of the I/O buffer and Power Clamp should be P 0 surrounded by a guard-ring. All other type ODs should be placed r outside this guard-ring. (Figure 10.2.8) 1 o DRC will flag the following two conditions, 2 m (1) Different type ODs in the most inner guard-ring. (2) OD not inside the most inner guard-ring|t a m|o i||
|ESD.6g|o Butted STRAP and the STRAP which are between two sources of t i the N/PMOS in the same I/O buffer and Power Clamp are strictly o prohibited. (Figure 10.2.9) n DRC will flag Butted STRAP and the STRAP which is within 2um space of two sources of (MOS INTERACT SDI) connected to same pad.|||n|
|ESD.7g|Except the ESD device, either one of the following two conditions must be followed.|e C|||
||1) the space of two same type ODs||n t ≥|2.4|
||2) two same type ODs should be separated by different types of OD.|||r e|
||The same type ODs are N+OD and N+OD in the same PW, or P+OD and P+OD in the same NW, which connect to two different pads||||
|ESD.8gU|Value of resistor R in Figure 10.2.10||≥|200 Ω|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 380 of 705
whole or in part without prior written permission of TSMC.


-----

|No.|Description|Label|Col4|Dimension|
|---|---|---|---|---|
|ESD.9gU|N/PMOS (N4/P4) of ESD secondary protection in Figure 10.2.10 1) Channel width 2) Should be added after the resistor R (on the far side of R from the pad). 3) NOT in SDI 4) ESD implant and RPO are not needed in these secondary protection devices.||≥|20|
|ESD.10gU|Total width of metal lines connecting the bond pad and the ESD devices. (Figure 10.2.8)|I|≥|15|
|ESD.11gU|Via number for each layer in the ESD discharge current path.||≥|200|
|S ESD.12g h a n|T It is not allowed to use OD RPO resistors or NW resistors connected S to I/O PAD (Figure 10.2.10 and Figure 10.2.11). DRC will use (((RPDMY OR RH) AND OD) AND RPO) to recognize M OD RPO resistor. DRC will use (NWDMY INTERACT NW) to recognize NW resistor.||||
|ESD.13gU|g C Total metal width for Power and Ground bus line (Figure 10.2.12)||≥|20|
|ESD.14gU|h C a Resistance of the bus line from the V or V pad to any I/O pad DD SS (Figure 10.2.12)||≤|1Ω|
|ESD.15gU|i o I n Bypass discharge cells should be inserted between each separate C V and V to avoid ESD damage to internal circuits. This f DD SS i preventative measure is of special importance to the isolated powers T d used only by a small circuit (< 5K gates). The connections are e e illustrated in Figure 10.2.13. 1 c n (For more details, please see the “Tips for the Power Bus” section in 2 this chapter.)||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 381 of 705
whole or in part without prior written permission of TSMC.


-----

###### Vdd (core)


###### ESD Vss


###### 3.3V/2.5V/1.8V power clamp device


###### Figure 10.2.7 Use thin oxide transistor for the ESD protection of thin oxide circuits

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 382 of 705
whole or in part without prior written permission of TSMC.


###### Pad


###### Pad


-----

###### I=I1+I2+…=Metal connection to bond pad>=15um


###### >=15um


###### Metal connecting between Drains and pad


###### >=15um


###### I1 I2


###### Metal connecting between Drains and pad


###### I


###### Guard ring


###### OD PO CO M1 Via1 M2


###### Drain


###### I


###### 1


###### Drain


###### G Source Source

 Figure 10.2.8 NMOS and PMOS Layouts for I/O Buffer


###### 2


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 383 of 705
whole or in part without prior written permission of TSMC.


-----

###### STRA P


###### Butted STRAP


###### OD PO

 CO RPO


###### X


###### X


###### X


###### X


###### X


###### X


###### X


###### X


###### X


###### X


###### <=2um <=2um
 Source Drain Source Source

 To same Pad

|Col1|Col2|Col3|Col4|Col5|Col6|
|---|---|---|---|---|---|
|||||||
|||||||
|S|h||X X X a n X||Z|
|||||||

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|
|---|---|---|---|---|---|---|---|---|---|---|
||||||||||||
||||||||||||
|M||X X X X|||Z|||X X X X||Z|
||C||||||||||


###### Source


###### Drain


###### X


###### X


###### Figure 10.2.9 Butting or Inserted STRAP between two sources of I/O buffer is prohibited

 Vdd


###### RPO P4
```
            ΩΩΩΩ

 R (>=200 ) Pad

```
|O|h 10/0 P1 P1|Col3|Col4|h. & 0/09|
|---|---|---|---|---|
|||||9|
||||||
||||||
||||||


###### RPO
 N1

 Figure 10.2.10 Regular I/O


###### Pad


###### Vss


###### secondary protection


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 384 of 705
whole or in part without prior written permission of TSMC.


-----

###### Structure. I Structure. II Structure. III

 Vcc


###### Vcc

 R

 Pad


###### Vcc

 R

 Vss


###### Pad


###### Pad R

 Vss


###### Vss


###### Figure 10.2.11 A resistor before the output transistor


###### ≥≥≥≥ 15µm

 Pad


###### ≤ 1ΩΩΩΩ of the bus line from the Vdd or Vss pad to any I/O pad


###### Pad IO ESD


###### Core Logic Circuit


###### Pad IO ESD

 ≥≥≥≥20µm


###### ≥≥≥≥20µm

|m|Col2|Col3|Col4|Col5|≤ or|
|---|---|---|---|---|---|
|||IO|E|SD||
|||||||
|||||||
|||||||
|||IO|E|SD||
|||||||
|||IO|E|SD||
|||||||


###### Vdd Vss

 Figure 10.2.12  Bus-Lines Design


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 385 of 705
whole or in part without prior written permission of TSMC.


-----

###### Figure 10.2.13 Schematic of a Multiple Power ESD Protection Design 

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 386 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.8.2 Regular I/O (3.3V/2.5V/1.8V/1.2V/1.0V RPO Device) 

 • DRC deck uses (N+ACTIVE AND SDI) AND (some of the related Gate partially overlap RPO but no related Gate fully inside RPO) to recognize NMOS of Regular I/O.



###### • DRC deck uses (P+ ACTIVE AND SDI) AND (some of the related Gate partially overlap RPO but no related Gate fully inside RPO) to recognize PMOS of Regular I/O.

No. Description Label Dimension

ESD.16g Total finger width for NMOS in same connection of gate or in same ≥ 360
connection of drain.

ESD.17g Total finger width for PMOS in same connection of gate or in same ≥ 360
connection of drain.

ESD.18g Channel length
3.3V Regular I/O (in OD33) L ≥ 0.4
2.5V Regular I/O (in OD25) L ≥ 0.35
1.8V Regular I/O (in OD18) L ≥ 0.2
1.2V/1.0V Regular I/O (not in OD2) L ≥ 0.1
ESD.19g The NMOS and PMOS should have an unsilicided area on the drain
side. That is, the RPO mask should block the drain side of the device
(except the contact region which should remain silicided).
DRC only flags no RPO in this device.

ESD.20g Overlap of RPO on the drain side to the poly gate (N1/P1 in Figure Z = 0.06
10.2.5 and Figure 10.2.9)

ESD.21g Width of the RPO on the drain side for NMOS. (Figure 10.2.14) X ≥ 1
ESD.22g Width of the RPO on the drain side for PMOS. (Figure 10.2.14) X ≥ 1.0
ESD.23g Space of poly to CO on the source side (Figure 10.2.14) Y ≥ 0.22

|No.|Description|Label|Col4|Dimension|
|---|---|---|---|---|
|ESD.16g|Total finger width for NMOS in same connection of gate or in same connection of drain.||≥|360|
|ESD.17g|Total finger width for PMOS in same connection of gate or in same connection of drain.||≥|360|
|S ESD.18g h a n|T Channel length||||
||3.3V Regular I/O (in OD33)|L|≥|0.4|
||S 2.5V Regular I/O (in OD25)|L|≥|0.35|
||M 1.8V Regular I/O (in OD18)|L|≥|0.2|
||g C 1.2V/1.0V Regular I/O (not in OD2)|L|≥|0.1|
|ESD.19g|h C The NMOS and PMOS should have an unsilicided area on the drain a side. That is, the RPO mask should block the drain side of the device i o (except the contact region which should remain silicided). I n DRC only flags no RPO in this device.||||
|ESD.20g|C f Overlap of RPO on the drain side to the poly gate (N1/P1 in Figure i 10.2.5 and Figure 10.2.9)|Z|=|0.06|
|ESD.21g|T d Width of the RPO on the drain side for NMOS. (Figure 10.2.14)|X|≥|1|
|ESD.22g|e e 1 Width of the RPO on the drain side for PMOS. (Figure 10.2.14)|X|≥|1.0|
|ESD.23g|c n 2 t Space of poly to CO on the source side (Figure 10.2.14)|Y|≥|0.22|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 387 of 705
whole or in part without prior written permission of TSMC.


-----

###### N1, P1


###### OD

 PO CO

 RPO


###### RPO


###### X


###### Z=0.06 To Pad Z=0.06

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|||||||||||
|||||||||||
|Y h a i I|T L C|S|RPO X X X M C C o n f i T d e e 1 c|L n||Y Y|L|||
|||||i t||||||


###### SDI

 Figure 10.2.14 NMOS and PMOS (N1 and P1 in Figure 10.2.5) for regular I/O


###### X


###### X


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 388 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.8.3 HV Tolerant I/O 

 • DRC deck uses (N+ACTIVE AND SDI) AND (some of the related Gate fully inside RPO and some of the related Gate partial overlap RPO) to recognize the NMOS of HV tolerant I/O.

 • DRC deck uses (P+ ACTIVE AND SDI) AND (all of the related gates partially overlap RPO) to recognize PMOS of HV tolerant I/O, whose layout is same as PMOS of Regular I/O.



###### • You have to draw ESD3 or ESDIMP, which is identical to SDI, in the N2 and N3 transistors. The ESD3 or ESDIMP will be used to generate ESD mask.

No. Description Label Dimension

|No.|Description|Label|Col4|Dimension|
|---|---|---|---|---|
|ESD.24g S|Total finger width for NMOS in same connection of gate or in same connection of drain. ESD.24g has been checked by ESD.16g.||≥|360|
|h ESD.25g a n|T S Total finger width for PMOS in same connection of gate or in same connection of drain. M ESD.25g has been checked by ESD.17g.||≥|360|
|ESD.26g|g C Channel length h N2,N3, P2 in Figure 10.2.15, Figure 10.2.16 and Figure 10.2.17.||||
||C a 5V tolerant I/O (in OD33)|L|≥|0.4|
||i o 3.3V tolerant I/O (in OD25) I|L|≥|0.35|
||n C f 2.5V tolerant I/O (in OD18)|L|≥|0.2|
||i T d PMOS in ESD.26g has been checked by ESD.18g.||||
|ESD.27g|e e The NMOS and PMOS should have an unsilicided area on the drain side. 1 c n That is, the RPO mask should block the drain side of the device (except 2 h t the contact region which should remain silicided). 8 i DRC only flags no RPO in this device. PMOS in ESD.27g has been . 5 a checked by ESD.19g.||||
|ESD.28g|1 & l 7 0 For NMOS (N2 and N3 in Figure 10.2.15), the RPO needs to cover all / I n 2 I n inactive poly gates and extend to overlap the N3 gate by Z=0.06um. 0 3 f (Figure 10.2.15) (Figure 10.2.16)|Z|=|0.06|
|ESD.29g|d 9 o For PMOS (P2 in Figure 10.2.15 and Figure 10.2.17), overlap of RPO on / . r 2 the drain side to the poly gate P ESD.29g has been checked by ESD.20g.|Z m|=|0.06|
|ESD.30g|0 r 1 Width of the RPO on the drain side for NMOS. (Figure 10.2.16)|a X|≥|1|
|ESD.31g|o 2 m Width of the RPO on the drain side for PMOS. (P2 in Figure 10.2.15) (Figure 10.2.17) o ESD.31g has been checked by ESD.22g.|t X i o|≥|1|
|ESD.32g|t Space of poly to CO on the source side (Figure 10.2.16) (Figure 10.2.17) i PMOS in ESD.32g has been checked by ESD.23g.|Y|n ≥|0.22|
|ESD.33g|o n For NMOS (N2 and N3 in Figure 10.2.15), space of the N2 gate to the N3 gate. (Figure 10.2.16)|S|=|0.25|
|ESD.34g|The NMOS should have ESD3 or ESDIMP DRC only flags (no ESD3/ESDIMP INTERACT N+ACTIVE) for the NMOS of HV tolerant I/O.|n e C|||
|ESD.35gU|In order to avoid turning on the diode of P+/NW (P2 in Figure 10.2.15), it is recommended to use floating NW, as your circuit design allows.||e t||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 389 of 705
whole or in part without prior written permission of TSMC.


-----

###### Floating


###### Vdd


###### RPO for 3.3V only
 P2
 RPO RPO

|Col1|Col2|
|---|---|
|||


###### Pad


###### Pad


###### N2 Ncs


###### Vss

 Figure 10.2.15  The schematic of HV Tolerant I/O buffer


X


###### N2


L L L L L L L

X


###### OD PO

 CO

 RPO

|Co 1 ai IC Tech Figure 10.2.15  The schematic of HV Tol  S=0.25 µm Vdd|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|
|---|---|---|---|---|---|---|---|---|---|---|---|
|S=0.25 µm Vdd h .||||||||||||
|N Y||||||||1|||3 0 9|
|||||||||||||
||N Y|3 L|||N L|X 2 X X RP X|N L O|2|0|/ N L||
|||||||||||||
|||||||||||||

|den 1285|Col2|dent 5|Col4|entia P2|Col6|Col7|Col8|Col9|Col10|Col11|
|---|---|---|---|---|---|---|---|---|---|---|
|5 Y n d . 1 2||||a|||||||
|||||l|||||||
||Y d . 1 2|7 L|P|I X 2 n 3 X X r RPO o m o X t|f|L|Y Y o r m|L||t a|
||||||||||||
||||||||||||
||||||||||||


###### RPO


X


L


X


X


###### To Pad


###### PO

 CO

 RPO


X


X


###### RPO


###### N2


X


###### Z=0.06 


L


###### To Pad


###### Z=0.06  Z=0.06


###### SDI, ESD3


X


###### SDI


###### Figure 10.2.16 HV Tolerant NMOS                Figure 10.2.17 HV Tolerant PMOS  (N2/N3 in Figure 10.2.15)                        (P2 in Figure 10.2.15)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 390 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.8.4 Power Clamp Device (Ncs)

 • DRC deck uses (N+ ACTIVE AND SDI) AND (all of the related gates partially overlap RPO) to recognize 3.3V Power Clamp, whose layout is same as NMOS of Regular I/O.



###### • DRC deck uses ((N+ ACTIVE AND SDI) NOT INTERACT RPO) to recognize 2.5V/1.8V/1.2V/1.0V Power Clamp.

 • For 2.5V/1.8V/1.2V/1.0V power clamp, the Active Power Clamp is required to put between power and ground buses. The Active Power Clamp is consisted of one trigger circuit and one big FET. The trigger circuit is designed to turn on the big FET during ESD events and keep the big FET in off state at normal operation.
 • For more ESD design Tips, please see the “Tips for ESD power clamp design” section in this chapter. 

|Sh •  For more|T e ESD design Tips, please see the “Tips for ESD power clamp desig|gn” section|in th|his chapter.|
|---|---|---|---|---|
|S h No.|T Description|Label||Dimension|
|a ESD.36g n|S M Total finger width for 3.3V Power Clamp in same connection of gate or in same connection of drain. (Ncs in Figure 10.2.18). ESD.36g has g C been checked by ESD.16g.||≥|360|
|ESD.37g|h Total finger width for 2.5V/1.8V/1.2V/1.0V Power Clamp in same C a connection of gate or in same connection of drain. (Ncs in Figure i o 10.2.19)||≥|900|
|ESD.38g|I n Channel length||||
||C f i 3.3V Power Clamp (in OD33) Has checked by ESD.16g.|L|≥|0.4|
||T d e e 2.5V Power Clamp (in OD25)|L|≥|0.35|
||1 c n 1.8V Power Clamp (in OD18)|L|≥|0.2|
||2 h t 8 i 1.2V/1.0V Power Clamp (not in OD2)|L|≥|0.1|
|ESD.39g|. a 5 1 & l The 3.3V Power Clamp (Ncs in Figure 10.2.18) should have an 7 0 unsilicided area on the drain side. That is, the RPO mask should block the drain side of the device (except the contact region which should / 0 I n 2 3 I n f remain silicided). d 9 o DRC only flags no RPO in this device. 3.3V Power Clamp in ESD.39g / . has been checked by ESD.19g.|r|||
|ESD.40g|2 P 0 For 3.3V Power Clamp (Ncs in Figure 10.2.18), overlap of RPO on the r drain side to the poly gate. 1 o ESD.40g has been checked by ESD.20g 2|m Z a|= t|0.06|
|ESD.41g|m Width of the RPO on the drain side for 3.3V Power Clamp (Ncs in o Figure 10.2.18) t ESD.41g has been checked by ESD.21g|X|i o ≥|1 n|
|ESD.42g|i o Space of poly to CO on the source side for 3.3V Power Clamp (Ncs in Figure 10.2.18) ESD.42g has been checked by ESD.23g|Y n|≥|0.22|
|ESD.43gU|Space of poly to CO on the drain/source side for 2.5V/1.8V/1.2V/1.0V Power Clamp (Figure 10.2.19) except RC Power Clamp.|C Y e|≥|0.2|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 391 of 705
whole or in part without prior written permission of TSMC.


-----

###### OD

 PO CO

 RPO

|Y T S|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|
|---|---|---|---|---|---|---|---|---|---|---|
||||||||||||
||Y|L||X X X RPO X||L|Y Y|L|||
||||||||||||
||||||||||||


X


Z=0.06


X


###### RPO


###### To Pad


###### SDI

 Figure 10.2.18 Ncs Layout for 3.3V in Figure 10.2.10 and Figure 10.2.15


X


###### Source Drain Drain [Source ]


X


###### SDI

 Y Y

 Figure 10.2.19 Ncs Layout for 2.5V, 1.8V,1.2V, and 1.0V in Figure 10.2.10 and Figure 10.2.15

|Col1|Col2|Col3|C|Col5|f|Col7|Col8|Col9|Col10|Col11|
|---|---|---|---|---|---|---|---|---|---|---|
||||||||||||
|Sour Y||||||i|||Sou i a l I o m||
||Sour Y|ce L|Drai Y|T n 1 L|n 2 0 I 1 2 & / 9 . h 0 c / 0 e|8 L d 1|d Dra e n 5 7 2 . P 2|in t L 3 r|So i a l o m||
||||||||||||
|||o|||||||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 392 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.8.5 5V HVMOS protection (Field Device) 

 • DRC deck uses (((N+ACTIVE NOT INTERACT PO) NOT RPDMY) AND SDI) CUT RPO to recognize NFD of 5V HVMOS protection.

 • DRC deck uses (((P+ACTIVE NOT INTERACT PO) NOT RPDMY) AND SDI) CUT RPO to recognize PFD of 5V HVMOS protection.
 • DRC deck uses NFD connect to VSS net to recognize NFD Emitter
 • DRC deck uses NFD NOT (NFD Emitter) to recognize NFD Collector
 • DRC deck uses PFD connect to VDD net to recognize PFD Emitter DRC deck uses PFD NOT (PFD Emitter) to recognize PFD Collector.

|S DRC deck use|T es PFD NOT (PFD Emitter) to recognize PFD Collector.|Col3|Col4|Col5|
|---|---|---|---|---|
|S Rule No.|T Description|Label|Op.|Rule|
|h ESD.72g|The layer of OD2 (OD_25) is required for 5V protection (NFD and PFD)||||
|a ESD.58g|S Total width for NFD in same connection of collector. (Figure 10.2.20)||≥|360|
|n ESD.59g|M Total width for PFD in same connection of collector. (Figure 10.2.20)||≥|360|
|ESD.60g|g C STI spacing of the NFD and PFD|DL|=|0.44|
|ESD.61g|h Unit collector width of NFD and PFD|CW|=|15-60|
|ESD.62g|C a Unit emitter width of NFD and PFD should be the same as unit i o collector width (EW=CW)||||
|ESD.63g|I n Unit emitter length of NFD and PFD|EL|≥|0.86|
|ESD.64g|C f Width of the RPO on the collector side for NFD and PFD|DX|≥|1.95|
|ESD.65g|i T d Width of the RPO on the emitter side for NFD and PFD|DZ|=|0.1|
|ESD.66g|e e Space of RPO to CO on the collector and emitter side (Figure 10.2.20)|DY|≥|0.22|


###### DY


###### DY


###### OD

 PP/NP


###### EW


###### CO

 RPO


###### SDI


###### DL DL

 Emitter Emitter
 Emitter Collector

|9 / DDXX CC|d 2 0 CCWW 1 oolllleeccttoo|. P 2 DDXX rr|
|---|---|---|

|Col1|Con 1 C Tech. & 10/0 of NFD and PFD W=CW) h of NFD and PFD on the collector s on the emitter sid CO on the collect Y Y|
|---|---|
||0 9 / DDXX DDLL rr rr CC|
|EELL EEmmiittttee EEmmiittttee|rr rr|
|||

|3 . P r o 2 DDXX DDLL EE rr|Col2|Col3|
|---|---|---|
||EE|m o t i mmiitttteerr|
||||


###### DZ=0.1 To PAD DZ=0.1


###### Figure 10.2.20 5V HVMOS protection layout

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 393 of 705
whole or in part without prior written permission of TSMC.


-----

VSS PAD VSS
DZ DY DY

DX RPO

P+ N+ N+ N+ P+
Emitter Collector Emitter

DL

EL

P-well

P-sub

###### Figure 10.2.21 5V NFD HVMOS protection cross-section diagram

|PP++|Col2|NN++ EEmmiitttteerr|DDLL|NN++ CCoolllleeccttoorr|Col6|NN++ EEmmiitttteerr|Col8|PP++|
|---|---|---|---|---|---|---|---|---|

|PA VSS DZ DY PA VSS DZ DY|AD VSS DY AD VSS DY|
|---|---|
|DDYY DDXX|RRPPOO|
|PP++ NN++ NN++ NN++ PP++ EEmmiitttteerr CCoolllleeccttoorr EEmmiitttteerr DDLL EELL PP--wweellll||
|PP--ssuubb T||

|C NN++|T|PP++ EEmmiitttteerr|DDLL|n f PP++ i CCoolllleeccttoorr|Col6|PP++ EEmmiitttteerr|Col8|NN++|
|---|---|---|---|---|---|---|---|---|

|TSMC C ha igure 10.2.21 5V NFD HVMOS P- P- PA VDD DZ DY PA VDD DZ DY|S protection cross-section diagr  -sub -sub AD VDD DY AD VDD DY|
|---|---|
|C DDYY DDXX i o I|RRPPOO|
|n C f NN++ PP++ PP++ PP++ NN++ i T d EEmmiitttteerr CCoolllleeccttoorr EEmmiitttteerr DDLL e e 1 EELL c n NN--wweellll||
|2 h t 8 i . a 5 1 PP--ssuubb & l||


###### Figure 10.2.22 5V PFD HVMOS protection cross-section diagram

 Vdd


###### Pad Ncs

 NFOD

 Vss

|Col1|o t TTrriiggggeerr i o CCiirrccuuiittss|
|---|---|


###### Figure 10.2.23  The schematic of 5V HVMOS protection

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 394 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.8.6 RPO and ESD Implant Summary

3.3V/2.5V/1.8V/ 3.3V/2.5V/1.8V/ 2.5V/1.8V/
1.2V/1.0V 1.2V/1.0V NMOS of PMOS of 1.2V/1.0V
NMOS for PMOS for 5V/3.3V/2.5V 5V/3.3V/2.5V 3.3V NMOS for NMOS for

I/O Device Regular IO Regular IO HV Tolerant IO HV Tolerant IO Power Clamp Power Clamp

Minimum RPO width on
drain side (X)
1.95 1.0 1.95 1.0 1.95 No need
RPO-to-N2(Z) = Overlap poly Overlap poly Completely Overlap poly Overlap poly
by 0.06 by 0.06 cover N2 by 0.06 by 0.06 No need
N2-to-N3 space = NA NA 0.25 NA NA No need
RPO coverage in the
diffusion region between Completely
poly gates NA NA cover diffusion NA NA No need
RPO-to-N3 (Z) = Overlap N3 by
NA NA 0.06 NA NA No need
ESD implant 3.3V/2.5V:
Option

1.8V/1.2V/1.0V:

No need No Yes No Option No need
Dummy layer for DRC SDI SDI SDI SDI SDI SDI
Dummy layer for ESD 3.3V/2.5V:
mask making. Option: ESD3
ESD3 or ESDIMP 1.8V/1.2V/1.0V: Option:

No need No ESD3/ESDIMP No ESD3/ESDIMP No need
Illustration
Figure 10.2.14 Figure 10.2.14 Figure 10.2.15 Figure 10.2.17 Figure 10.2.18 Figure 10.2.19

|I/O Device|3.3V/2.5V/1.8V/ 1.2V/1.0V NMOS for Regular IO|3.3V/2.5V/1.8V/ 1.2V/1.0V PMOS for Regular IO|NMOS of 5V/3.3V/2.5V HV Tolerant IO|PMOS of 5V/3.3V/2.5V HV Tolerant IO|3.3V NMOS for Power Clamp|2.5V/1.8V/ 1.2V/1.0V NMOS for Power Clamp|
|---|---|---|---|---|---|---|
|Minimum RPO width on drain side (X)|1.95|1.0|1.95|1.0|1.95|No need|
|RPO-to-N2(Z) =|Overlap poly by 0.06|Overlap poly by 0.06|Completely cover N2|Overlap poly by 0.06|Overlap poly by 0.06|No need|
|N2-to-N3 space =|NA|NA|0.25|NA|NA|No need|
|S h RPO coverage in the diffusion region between a poly gates|T S NA|NA|Completely cover diffusion|NA|NA|No need|
|n RPO-to-N3 (Z) = g|M NA|C NA|Overlap N3 by 0.06|NA|NA|No need|
|h ESD implant a i|3.3V/2.5V: Option|C o n No|Yes|No|Option|No need|
||1.8V/1.2V/1.0V: I No need||||||
|Dummy layer for DRC|C SDI|f SDI|SDI|SDI|SDI|SDI|
|Dummy layer for ESD mask making. ESD3 or ESDIMP|T 3.3V/2.5V: Option: ESD3|1 2 No|i d e n ESD3/ESDIMP|No|Option: ESD3/ESDIMP|No need|
||e c 1.8V/1.2V/1.0V: No need||||||
|Illustration|Figure 10.2.14|h . Figure 10.2.14|t 8 i Figure 10.2.15|Figure 10.2.17|Figure 10.2.18|Figure 10.2.19|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 395 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.8.7 Additional Two ESD Structures
 In this section, we keep supporting the two previous kinds of ESD structures (design rule before V1.3). However, it is recommended to use the updated structures (section 10.2.6.2~4) to simplify the ESD device structure. 


###### 10.2.8.7.1 1.8V Regular IO 

 • DRC deck uses ((N+ ACTIVE AND SDI) INTERACT RPO) AND (the related Gate NOT INTERACT RPO) to recognize 1.8V NMOS of Regular I/O. 
 • DRC deck uses ((P+ ACTIVE AND SDI) INTERACT RPO) AND (the related Gate NOT INTERACT RPO) to recognize 1.8V PMOS of Regular I/O.



###### • The ESD performance of this structure is worse than that in section 10.2.6.2, so recommend to use the structure of section 10.2.6.2 for 1.8V regular IO.

No. Description Label Dimension

ESD.44g Total finger width for NMOS in same connection of gate or in same ≥ 360
connection of drain. ESD.44g has been checked by ESD.16g.

ESD.45g Total finger width for PMOS in same connection of gate or in same ≥ 360
connection of drain. ESD.45g has been checked by ESD.17g.

ESD.46g Channel length (in OD18) L ≥ 0.2
ESD.47g The NMOS and PMOS should have an unsilicided area on the drain side.
That is, the RPO mask should be in the drain side of the device (except the
contact region which should remain silicided).
DRC only flags no RPO in this device.

ESD.48g RPO on the drain side space to the poly gate (N1/P1 in Figure 10.2.10) and S = 0.45
(Figure 10.2.24).

ESD.49g Width of the RPO on the drain side for NMOS. (Figure 10.2.24) X ≥ 1
ESD.50g Width of the RPO on the drain side for PMOS. (Figure 10.2.24) X ≥ 1
ESD.51g Space of poly to CO on the source side (Figure 10.2.24) Y ≥ 0.22
ESD.52g 1.8V regular IO INTERACT OD_25 or OD_33 is not recommended.

|No.|M n Description|Label|Col4|Dimension|
|---|---|---|---|---|
|ESD.44g|g C h Total finger width for NMOS in same connection of gate or in same C connection of drain. ESD.44g has been checked by ESD.16g.||≥|360|
|ESD.45g|a i o Total finger width for PMOS in same connection of gate or in same I connection of drain. ESD.45g has been checked by ESD.17g.||≥|360|
|ESD.46g|n C Channel length (in OD18)|L|≥|0.2|
|ESD.47g|f i The NMOS and PMOS should have an unsilicided area on the drain side. T d That is, the RPO mask should be in the drain side of the device (except the e e 1 contact region which should remain silicided). c n DRC only flags no RPO in this device.||||
|ESD.48g|2 h t RPO on the drain side space to the poly gate (N1/P1 in Figure 10.2.10) and 8 i . a (Figure 10.2.24).|S|=|0.45|
|ESD.49g|5 1 & l Width of the RPO on the drain side for NMOS. (Figure 10.2.24)|X|≥|1|
|ESD.50g|7 0 I I Width of the RPO on the drain side for PMOS. (Figure 10.2.24)|X|≥|1|
|ESD.51g|/ n 2 n 0 Space of poly to CO on the source side (Figure 10.2.24)|Y|≥|0.22|
|ESD.52g|3 f d 9 o 1.8V regular IO INTERACT OD_25 or OD_33 is not recommended.||||


###### N1, P1 RPO


###### OD

 PO CO

 RPO

|Col1|Col2|Col3|RPO|Col5|Col6|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|Y||||||||L|1|
|||||||||||
||Y|L||X X X X||L|Y Y|||
|||||||||||
|||||||||||


###### SDI


###### X


###### X


###### X


###### S=0.45 


###### PO CO


###### X


To Pad


###### RPO


###### S=0.45 


###### Figure 10.2.24  1.8V I/O NMOS and PMOS (N1 and P1 in Figure 10.2.10)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 396 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.8.7.2 3.3V, 2.5V Power Clamp (Ncs) 

 • DRC deck uses ((N+ ACTIVE AND SDI) INTERACT RPO) AND (the related Gate fully inside RPO) to recognize 3.3V, 2.5V Power Clamp. 


No. Description Label Dimension

ESD.53g Total finger width in same connection of gate or in same connection of ≥ 360
drain. ESD.53g has been checked by ESD.16g.

ESD.54g Channel length

3.3V Power Clamp (in OD33) L ≥ 0.4

2.5V Power Clamp (in OD25) L ≥ 0.35

ESD.55g The NMOS should have an unsilicided area on the drain/source side.
That is, the RPO mask should be in the drain/source side of the
device (except the contact region which should remain silicided).
DRC only flags no RPO in this device.

ESD.56g Width of the RPO on the drain side for NMOS. (Figure 10.2.25). X ≥ 1
DRC recognizes the drain side by N+OD NOT connected to PW
STRAP.

ESD.57g Space of poly to CO on the source side (Figure 10.2.25) Y ≥ 0.22

###### Ncs
 [RPO ]
 X OD
 PO

|No.|Description|Label|Col4|Dimension|
|---|---|---|---|---|
|ESD.53g|Total finger width in same connection of gate or in same connection of drain. ESD.53g has been checked by ESD.16g.||≥|360|
|ESD.54g|Channel length||||
||3.3V Power Clamp (in OD33)|L|≥|0.4|
|h S|T 2.5V Power Clamp (in OD25)|L|≥|0.35|
|a ESD.55g|S The NMOS should have an unsilicided area on the drain/source side. M n That is, the RPO mask should be in the drain/source side of the g C device (except the contact region which should remain silicided). DRC only flags no RPO in this device.||||
|ESD.56g|h C Width of the RPO on the drain side for NMOS. (Figure 10.2.25). a DRC recognizes the drain side by N+OD NOT connected to PW i o STRAP.|X|≥|1|
|ESD.57g|I n C Space of poly to CO on the source side (Figure 10.2.25)|Y|≥|0.22|


###### CO RPO


###### CO


###### X


###### Y


###### X


###### Y


###### To Vdd

|Col1|Col2|Col3|Col4|Tech|Col6|d 128|Col8|
|---|---|---|---|---|---|---|---|
|||||||||
|Y|||||.|n L|d 1|
||Y|L|1 X X X X|0 / L|& I 0 Y Y 9 / 2 0|||
|||||||||
|||||||||


###### L


###### X


###### L


###### SDI

 Figure 10.2.25 Ncs Layout for 3.3V or 2.5V in Figure 10.2.10 and Figure 10.2.15


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 397 of 705
whole or in part without prior written permission of TSMC.


###### Y


###### L


-----

###### 10.2.9 CDM Protection for Cross Domain Interface CDM is an increasingly important issue for modern integrated circuits technology as the gate oxide thickness keeps on shrinking and the number of power domains continues increasing. With respect to the CDM protection, the cross-domain interface is the most crucial situation as compared with the I/O input gate (defined as ESD.9g in DRM), the gate directly connected to power/ground, and the long signal path without parasitic junction diode. It is because that the fatal CDM charges are mostly accumulated at the power/ground metal buses and easily damage the gate oxide at the interface when the discharge current path crosses the different power domains.  To prevent this kind of CDM damage for the complex power domains, the protection scheme is proposed as Figure 10.2.26 shown. The protection network consists of a resistor, a pair of gate-ground NMOS and gate- Vdd PMOS and active power clamp cells. The resistance and related device dimensions are listed in the following Table 1. Basically, the protection transistors have to be placed as close to the receiver gates as possible, and share the same power/ground and well of the receiver cell. A global active clamp cell should be placed near the cross-domain interface to help conducting the CDM currents. Additionally, the resistance of power bus between the global active power clamp cells is recommended to be smaller than 1Ω. The turn-on resistance of “current conducting element” should be as small as possible to minimize the voltage drop during CDM zapping. 

Secondary protection for CDM

|Col1|Col2|
|---|---|
|AAccttiivvee ccllaammpp||
|||


Resistance between two global bus active clamp (current conducting element) < 1Resistance between two global bus active clamp (current conducting element) < 1ΩΩΩΩΩΩΩ


Global ESD bus
connect to other
domain


###### Figure 10.2.26 The protection scheme for cross-domain CDM

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 398 of 705
whole or in part without prior written permission of TSMC.


-----

|tsm|mc Confidential – Do Not Copy Document Version|t No. : T-N6 : 2.1|65-C|CL-DR-001|
|---|---|---|---|---|
|Rule No.|Description|Label||Rule|
|ESD.67gU|Total finger width of 3.3V/2.5V/1.8V/1.2V/1.0V cross-domain secondary protection. (GGN/PMOSFET in Figure 10.2.26)||≥|8|
|ESD.68gU|Channel Length for 3.3V domain b secondary protection. (GGN/PMOSFET in Figure 10.2.26)||=|0.38|
|ESD.69gU|Channel Length for 2.5V domain b secondary protection. (GGN/PMOSFET in Figure 10.2.26)||=|0.27|
|ESD.69.1gU|Channel Length for 1.8V domain b secondary protection. (GGN/PMOSFET in Figure 10.2.26)||=|0.15|
|ESD.69.2gU S|Channel Length for 1.2V/1.0V domain b secondary protection. (GGN/PMOSFET in Figure 10.2.26)||≥|0.07~0.1|
|h ESD.70gU|T RPO poly resistor is recommended for cross-domain protection S (resistor in Figure 10.2.26)||≥|200Ω|
|a n ESD.71gU|M Bus resistance between two global bus active clamps||<|1Ω|


###### 10.2.10 High Current Diode (HIA_DIO)

 10.2.10.1.1 Dual-Diode I/O Protection


###### HIA_DIO stands for the diode, which can be used for logic, low capacitance or high speed/frequency ESD protection. For diode-base ESD protection scheme, it should work together with low trigger power clamps, such as RC-gate driven clamp. 

    Fig. 10.2.30 shows the common dual-diode protection scheme. One diode is for pull-up path to the VDD and the other is for pull-down path to the VSS. There are four current discharge paths between the PAD, VDD and VSS. The brief descriptions are as follows:

 1. For a positive pulse from PAD respect to VDD, the current passes through the pull-up diode to VDD. 2. For a negative pulse from PAD respect to VDD, the current enter the VDD pin, through the power clamp, and then passes through the pull-down diode, 3. For a positive pulse from PAD respect to VSS, the current passes through the pull-up diode, along the supply metal bus to through the power clamp and out the VSS. 4. For a negative pulse from PAD respect to VSS, the current passes through the pull-down diode and out the PAD.    Please note that excellent ESD performance is achieved when the discharge paths are confined to the design paths as mentioned above. It depends on the low turn-on resistance of the diode, wiring and power clamp devices. The designer should minimize the I-R drop effect as much as possible. The resistance of metal bus between the PAD and power clamp should be less than 1 ohm. Also, both the ESD level and parasitic capacitance are directly proportional to the diode’s perimeter. Hence, the designer should consider the parasitic capacitance of the diodes on the I/O PAD and has to balance the ESD and circuit’s performance.

 10.2.10.1.2 Layout Guidelines for HIA_DIO


###### HIA_DIO is the diodes both can use for logic, high speed or low capacitance ESD clamp (Fig. 10.2.30). The HBM level is proportional to the diode’s perimeter, however the parasitic capacitance is increasing also.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 399 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.10.1.3 HIA_DIO Layout Guidelines


###### 10.2.10.1.3.1  HIA_DUMMY Layer (CAD layer: 168:0)
 DRC deck uses (N+ ACTIVE AND HIA_DUMMY NOT NW) to recognize N diodes for ESD protection. DRC deck uses (P+ ACTIVE AND HIA_DUMMY AND NW) to recognize P diodes for ESD protection. Draw HIA_DUMMY (CAD layer: 168:0) to fully cover diode’s OD regions that are connected to I/O pads, including the anode, cathode, and guard-ring. Refer to Figure 10.2.27, and shown below. It is for DRC usage but not a tape out required CAD layer. Diode’s layout (all dimensions of width/length/spacing/overlap) should be exactly identical to the p_cell, or the RF model’s accuracy will be impacted.

HIA_Dummy


Cathode
Anode


Guard-ring

###### Fig. 10.2.27 Example of HIA_DUMMY
 10.2.10.1.3.2 High current diodes protection
Rule No. Description Label Op. Rule

|Rule No.|/ . r Description|Label|Op.|Rule|
|---|---|---|---|---|
|HIA.1gU|2 P m 0 Unit finger width of single and multi-finger diodes. (Figure 10.2.28 and r Figure 10.2.29)|A|=|0.6-1.6|
|HIA.2gU|1 o 2 Unit finger length of single and multi-finger diodes. (Figure 10.2.28 and m Figure 10.2.29)|a t B i|=|5-40|
|HIA.3gU|Total perimeter of hia_diode. (Figure 10.2.28 and Figure 10.2.29)|o|≥|300|
|HIA.4gU|o t The STI spacing of the longer side of anode (P-diode) between anode and i cathode, and vice versa for N-diode. (Figure 10.2.28 and Figure 10.2.29)|C1|n =|0.3-0.4|
|HIA.5gU|o The STI spacing of the shorter side of anode (P-diode) between anode and n cathode, and vice versa for N-diode. (Figure 10.2.28 and Figure 10.2.29)|C2|=|0.6-0.8|
|HIA.6gU|Cathode width should be larger than anode width for P-diode, and anode width should be larger than cathode width for N-diode (D≥A). (Figure 10.2.28 and Figure 10.2.29)|C D e|||
|HIA.7gU|The sum of metal connections’ width (all fingers and metal layers) of anode or cathode to the bond pad should be larger than 15um to handle high ESD current. (HBM/MM=2kV/200V) (Figure 10.2.28 and Figure 10.2.29)|n I|≥ t e|15 r|
|HIA.8gU|Value of RPO poly resistor R (Ω) for input protection (Figure 10.2.30)|R|≥|200|
|HIA.9gU|Protection scheme should include gate-driven power clamps (Figure 10.2.30), a trigger circuit (such as RC-trigger) is required.||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 400 of 705
whole or in part without prior written permission of TSMC.


-----

NOD
POD
CO

HIA_Dummy


###### CathCathodeode

I

II11+I

II1

###### CathoCathodede


NOD

POD
CO

HIA_Dummy

Anode Metal


NW


C2 Cathode Metal C2

###### AnAnodeode

II2 II3

III1 III2 III3

+…=Metal connection to bonding pad

III111+I+I+I222+I+I+I333+…=Metal connection to bonding pad

###### Figure 10.2.28 Single-finger type N-diode’s and P-diode’s layout


Guard-ring

NOD
POD
CO
HIA_Dummy
NW
Anode Metal
Cathode Metal


Anode Metal
Cathode Metal

CCCathodeathode


NOD
POD
CO

HIA_Dummy
Anode Metal
Cathode Metal


AnoAnodede


Guard-ring


###### Figure 10.2.29 Multi-finger type N-diode’s and P-diode’s layout

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 401 of 705
whole or in part without prior written permission of TSMC.


-----

###### Discharge current path:


###### BlueBlue: Positive current path
 VDD RedRed: Negative current path

 P-diodes
 Trigger
 Internal Circuits
 PAD
 Circuits Ncs

|Col1|TTrriiggggeerr CCiirrccuuiittss|
|---|---|
|||


###### Figure 10.2.30 The schematic diagram for diode-base protection

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 402 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.11 Tips for the ESD/LU Design

 To enhance ESD/LU immunity, the following guidelines are recommended.


###### (1) If a gate is connected to VDD/VSS directly, a low-trigger power clamp is required. Also, the power bus resistance needs to be smaller than 1ohm between the pad and power clamp. Otherwise, please avoid it. (2) Any Drain/Source/Gate of a transistor connected to a pad should have ESD protection. (3) Contacts and vias should be as many as possible in all ESD devices and current paths, including the diode and metal connection. (4) All the guard rings and STRAPs should be connected to VDD/VSS directly with very low parasitic resistance. Use as many contacts and vias as possible. (5) When a pass-gate device is added between a PAD and a core device, please pay attention to the core device’s ESD protection. Don’t use an IO device to protect the core device (as below figure shown). It’s recommended to cover the pass-gate device with an SDI layer to trigger the ESD.1g check.
 VDD


###### Pass gate device should be covered with SDI layer to trigger ESD.1g DRC checking.
 SDI layer


###### SDI layer

 IO device


###### VSS

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 403 of 705
whole or in part without prior written permission of TSMC.


-----

###### 10.2.12 Tips for the Power ESD Protection
 To avoid ESD damage to internal circuits, the ESD protection design is intended not only for the input, output, or power pins, but also for the whole chip. Of special concern are the digital and analog circuits. In the mixed- mode ICs, separate digital and analog powers are used, and the interface devices between the digital and analog circuits are especially sensitive to ESD damage.To achieve a better ESD immunity, add inter-power ESD protection circuits by using the following: 1. Add ESD clamping cells/circuits to provide discharge paths between VDD and VSS as many as possible. Each set of VDD and VSS must have its own power clamp cells.  2. Cross-couple power clamps between multi-power supplies are necessary including Vdd(x) to Vss(y) and Vdd(x) to Vdd(y). The x and y denote different power supply combination. 3. For power protection, if there is enough space, the larger total channel width the better ESD immunity. 4. Use at least one clamping and/or conduction cell for every 1.0Ω of power line resistance. 5. Power lines should keep ultra low resistance and avoid disconnect. For different powers or grounds with same potential, use bi-directional cell to link them such as back to back diodes. 6. Each component of power clamp and back to back diode cells must be surrounded by double guard rings to avoid latch up. 7. The turn-on detector circuits of active power clamp should be well designed to avoid mis-trigger subjected to power noise or glitch, for example the RC time constant and the junctions acting as minority collectors. 8. Guard rings directly connected to VDD or VSS power pad should be as wide as possible, to avoid silicon burnout on parasitic junction diode during ESD events.


###### 10.2.13 ESD test methodology
 10.2.13.1 Stress condition and Measurement condition The ESD test items include HBM and MM which need to meet MIL-STD 883 and EIAJ IC-121, or JEDEC standards. The rise time and decay time of HBM are within 10ns and 150ns, respectively. The rise time and period of MM are within 10ns and 80ns, respectively. The specification for HBM is 2KV and for MM is 200V. The peak currents for 2KV HBM is1.2A-1.48A and for MM 200V is 2.8A-3.8A.  The ESD test is performed at room temperature. The sample size for ESD test is three devices and each device are stressed three times at each voltage level. The DC parametric and functional testing at room temperature is performed on all devices before ESD testing. The test devices need to meet device data sheet requirements and the DC parameters. The pin zapping combinations depend on the number of power pin groups like VDD1, VDD2, VSS1, VSS2, GND, etc. Please refer to MIL-STD 883 and EIAJ IC-121, or JEDEC standards.
 10.2.13.2 Failure criteria The DC parametric and functional testing of the device should be characterized after each voltage level to check the device ESD failure threshold. The device will be defined as a failure if, after exposure to ESD pulses, it no longer meets the device data sheet requirements using DC parameter and functional testing.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 404 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11 Reliability Rules

 This chapter provides information about the following: 11.1  Terminology 11.2  Front-end process reliability rules and models 11.3  Back-end process reliability rules 11.4  Product early failure rate screening guidelines 11.5  e-Reliability model system introduction The information in this chapter is to help you meet their product application needs and their design-in reliability goals. The following sections include descriptions about gate oxide integrity, hot carrier effect injection (HCI), PMOS negative bias temperature instability (NBTI), EM, and SM specifications.


###### 11.1 Terminology
 This section provides definitions for key terms that are included in this chapter. Table 11.1.1 Term Definition

|ghai This section provides defi Table 11.1.1|C Co i initions for key terms that are included in this chapter.|
|---|---|
|i Term|o Definition|
|MTTF|I n C The lifetime in which 50% of the population has f i failed|
|0.1% cumulative failure|T d e e The lifetime in which 0.1% of the population has 1 failed|


###### 11.2 Front-End Process Reliability Rules and Models
 This section provides information about overdrive voltage, gate oxide integrity, HCI degradation, and negative bias temperature instability.


###### 11.2.1 Guidelines for I/O Over Drive Voltage
 For 2.5V I/O device, it can be operated at 3.3V with 10% tolerance. The assumptions are: 1. The device concerns Idsat shift only, not Vt shift. The failure criterion is Idsat shift 10%, and an AC lifetime of 10 years. 2. Device operated at 3.3V only, and 10% Idsat shift is based on 3.3V Idsat value. And, to meet overdrive requirement, poly channel length must be extended to:     NMOS Lg_minimum extend to 0.5um for 3.3V + 10%.     PMOS Lg_minimum extend to 0.4um for 3.3V +10%


###### 11.2.2 Guidelines for Gate Oxide Integrity
 This section provides information to help you predict gate oxide reliability and prevent a time dependent dielectric breakdown (TDDB). TDDB is the breakdown of gate oxide induced by a combination of voltage, junction temperature, and oxide thickness.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 405 of 705
whole or in part without prior written permission of TSMC.


-----

###### Warning: Following the guidelines in this section ensures a reliability performance of a 0.1% cumulative failure rate for reference conditions as a function of transistor type, oxide thickness and area, junction temperature, and applied gate voltage. Deviations from these guidelines could result in a potentially unreliable integrated circuit. For specific memory or analog capacitor applications, please consult with TSMC to ensure the required product level reliability specification can be met. 11.2.2.1 Gate Oxide Lifetime Prediction Model
 For core thin gate oxide and I/O thick gate oxide: Time to failure ∝ (Vcc)[-n] × exp (Ea/KT) × (Aox)[-1/][β] equation (1) Where: Aox is the total gate oxide area on silicon (unit: µm[2]) T is the absolute junction temperature (unit: K) Vcc is the gate voltage (unit: volt) n is the power law exponent for core thin gate oxide (voltage acceleration factor) Ea is the thermal activation energy k is the Boltzmann’s constant ((8.617 × 10[-5]) cV/K)


###### ββββ is the Weibull shape factor (distribution spread) 
 11.2.2.2 Failure Mechanism
 When an electron current is passed through gate oxide, defects such as electron traps, interface states, positively charged donor-like traps, and so on, gradually build up in the gate oxide until a conduction path is formed, followed by thermal run away. According to the anode hole injection model, injected electrons generate holes at the anode that can tunnel back into the oxide. Intrinsic breakdown occurs when a critical hole density is reached.
 11.2.2.3 Test Methodology


###### 11.2.2.3.1 Measurement conditions

 1. Ig is the gate current with Vb=Vs=Vd=GND. T=125°C. 2. Vg is set to 5.5 ~ 7.6 volts for N65LP/N65LPG, or 3.4 ~ 4.1 volts for N65G/N65GP, for thick (I/O) gate oxide. 3. Vg is set to 3.1 ~ 4.1 volts for N65LP/N65LPG (LP oxide), or 2.7 ~3.2 volts for N65G/N65LPG (G oxide)/ N65GP, for thin (core) gate oxide.


###### 11.2.2.3.2 Stress Conditions

 At least 50 samples constitute a sample size for core. At least 30 samples constitute a sample size for I/O. 1.  To determine the voltage acceleration factor (n), 3 stress voltages are used at each fixed stress temperature. 2.  To determine the thermal activation energy (Ea), 3 stress temperatures are used at each fixed stress voltage.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 406 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.2.2.3.3 Failure Criteria

 The failure criterion for thin (core) gate oxide is an onset of the first soft breakdown when there is a gate current (Ig) progressively increasing in noise or variance. The failure criterion for thick (I/O) gate oxide is a hard breakdown. The following table provides an example of maximum gate voltage (Vccmax) calculations for 65nm LP core gate oxide applications. The reference conditions are a gate oxide area of 0.1 cm², a cumulative failure rate of 0.1%, and a duty factor of 100%.
 Table 11.2.1 65nm LP/ LPG (LP oxide) Core Maximum Gate Voltage for Reference Condition with 0% Tolerance; Area (Aox=0.1cm²); Failure Rate (Fref=0.1%) Duty Factor of 100%

|TSM Sha Table 11.2.1 65nm LP/ LPG (LP oxide) Core Maximum Tolerance; Area (Aox=0.1cm²); Failure Rate (Fref=0.1%) Duty F|Col2|Col3|Col4|Col5|Gate Voltage for Reference Condition with 0% Factor of 100%|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|a NMOS|||||PMOS|||||
|LifeTime (Years)|n T= g 65°°°°C|T= 85°°°°C|M T= C 105°°°°C|T= 125°°°°C|Lifetime (Years)|T= 65°°°°C|T= 85°°°°C|T= 105°°°°C|T= 125°°°°C|
|10|h 1.80|1.77|1.74|1.71|10|1.72|1.68|1.64|1.61|
|7|a 1.82|1.78|C 1.75|1.72|7|1.73|1.69|1.66|1.62|
|5|1.83|i 1.79|1.76|o 1.73|5|1.75|1.71|1.67|1.64|


###### Table 11.2.2 65nm G/ LPG (LP oxide) Core Maximum Gate Voltage for Reference Condition with 0% Tolerance; Area (Aox=0.1cm²); Failure Rate (Fref=0.1%) Duty Factor of 100%

NMOS PMOS
LifeTime T= T= T= T= Lifetime T= T= T= T=

(Years) 65°°°°C 85°°°°C 105°°°°C 125°°°°C (Years) 65°°°°C 85°°°°C 105°°°°C 125°°°°

10 1.33 1.29 1.25 1.22 10 1.33 1.29 1.25 1.22
7 1.34 1.30 1.26 1.23 7 1.34 1.30 1.26 1.23
5 1.35 1.31 1.27 1.24 5 1.35 1.31 1.27 1.24

###### Table 11.2.3 65nm GP Core Maximum Gate Voltage for Reference Condition with 0% Tolerance; Area (Aox=0.1cm²); Failure Rate (Fref=0.1%) Duty Factor of 100%

|c 2 NMOS|Col2|Col3|Col4|Col5|t PMOS|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|LifeTime (Years)|T= 65°°°°C|T= 85°°°°C|h . T= 1 105°°°°C|8 T= 5 125°°°°C|i a Lifetime (Years)|T= l 65°°°°C|T= 85°°°°C|T= 105°°°°C|T= 125°°°°C|
|10|1.33|1.29|0 1.25|& I 1.22|7 10|I 1.33|1.29|1.25|1.22|
|7|1.34|1.30|/ 1.26|n 1.23|2 7|n 1.34|1.30|1.26|1.23|
|5|1.35|1.31|0 9 1.27|d 1.24|3 5|f 1.35|1.31|1.27|1.24|

|2 NMOS|Col2|Col3|Col4|Col5|t i PMOS|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|LifeTime (Years)|T= 65°°°°C|T= 85°°°°C|T= 105°°°°C|T= 125°°°°C|Lifetime (Years)|m T= o 65°°°°C|T= 85°°°°C|o T= n 105°°°°C|T= 125°°°°C|
|10|1.26|1.23|1.21|1.19|10|t i 1.44|1.36|1.30|1.24|
|7|1.27|1.24|1.22|1.20|7|1.46|o 1.39|1.32|1.26|
|5|1.28|1.25|1.23|1.21|5|1.49|n 1.41|1.34|1.28|


###### Table 11.2.4 55nm LP (LP oxide) Core Maximum Gate Voltage for Reference Condition with 0% Tolerance; Area (Aox=0.1cm²); Failure Rate (Fref=0.1%) Duty Factor of 100% Area (Aox=0.1cm²); Failure Rate (Fref=0.1%) Duty Factor of 100%

NMOS PMOS
LifeTime T= T= T= T= Lifetime T= T= T= T=

(Years) 55°°°°C 85°°°°C 105°°°°C 125°°°°C (Years) 55°°°°C 85°°°°C 105°°°°C 125

10 1.85 1.80 1.77 1.74 10 1.79 1.72 1.68 1.65
7 1.86 1.81 1.78 1.75 7 1.81 1.74 1.70 1.66
5 1.88 1.82 1.79 1.76 5 1.82 1.75 1.71 1.68

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 407 of 705
whole or in part without prior written permission of TSMC.

|NMOS|Col2|Col3|Col4|Col5|e PMOS|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|LifeTime (Years)|T= 55°°°°C|T= 85°°°°C|T= 105°°°°C|T= 125°°°°C|Lifetime (Years)|T= 55°°°°C|T= 85°°°°C|T= 105°°°°C|r T= 125°°°°C|
|10|1.85|1.80|1.77|1.74|10|1.79|1.72|1.68|1.65|
|7|1.86|1.81|1.78|1.75|7|1.81|1.74|1.70|1.66|
|5|1.88|1.82|1.79|1.76|5|1.82|1.75|1.71|1.68|


-----

###### Table 11.2.5 55nm GP Core Maximum Gate Voltage for Reference Condition with 0% Tolerance; Area (Aox=0.1cm²); Failure Rate (Fref=0.1%) Duty Factor of 100%

NMOS PMOS
LifeTime T= T= T= T= Lifetime T= T= T= T=

(Years) 55°°°°C 85°°°°C 105°°°°C 125°°°°C (Years) 55°°°°C 85°°°°C 105°°°°C 125°°°°C

10 1.35 1.31 1.28 1.26 10 1.49 1.37 1.31 1.26
7 1.36 1.32 1.29 1.27 7 1.51 1.39 1.33 1.28
5 1.37 1.33 1.30 1.28 5 1.54 1.42 1.35 1.30

|NMOS|Col2|Col3|Col4|Col5|PMOS|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|LifeTime (Years)|T= 55°°°°C|T= 85°°°°C|T= 105°°°°C|T= 125°°°°C|Lifetime (Years)|T= 55°°°°C|T= 85°°°°C|T= 105°°°°C|T= 125°°°°C|
|10|1.35|1.31|1.28|1.26|10|1.49|1.37|1.31|1.26|
|7|1.36|1.32|1.29|1.27|7|1.51|1.39|1.33|1.28|
|5|1.37|1.33|1.30|1.28|5|1.54|1.42|1.35|1.30|


###### 11.2.3 Guideines for Hot Carrier Injection Effect
 Hot carriers are holes or electrons that have been accelerated to a high energy by a local electric field. Hot carrier degradation can significantly impact circuit performance and functionality. It is important for circuit designers to carefully check the lifetime degradation of their designs caused by hot carrier injection (HCI).  Cumulative degradation and process variation must be taken into account for burn-in, field operation, and overdrive applications. 11.2.3.1 Lifetime Prediction Model for Device Degradation
 Owing to the importance of hot carrier injection on circuit operation, you should employ detailed models to calculate device degradation during circuit operation and to simulate the impact on circuit operation. The following is a general model for the degradation of device characteristics: MTTF = A x f (L, W) × (∆%)[1/n] × exp [B × (1/Vds)] × exp [Ea/k (1/T)] equation (3)


###### Where: MTTF is the mean time to failure L is the drawn channel length (unit: µm) W is the drawn channel width (unit: µm)
 ∆∆∆∆% is the percentage degradation of an electrical parameter (for example, 10% Idsat, 10% Gm) Vds is the drain to source bias (unit: volt) n is the power law factor of time dependent degradation Ea is the activation energy k is the Boltzmann constant ((8.617 × 10-5) cV/K) T is the absolute junction temperature (unit: K) A and B are empirical fitting parameters 11.2.3.2 Failure Mechanism


###### A percentage of the energetic hot carriers will impact the lattice and create electron-hole pairs. The created electron-hole pairs will create even more pairs later on. If the hot carriers have a kinetic energy larger than the silicon-insulator barrier height, some of the carriers may surmount the barrier and be propelled toward the insulator that has a moderate or higher gate bias. These carriers can either be trapped in the oxide region or at the Si-SiO2 interface. The trapped charges from HCI stress have the following effect on the transistors: 1. Shift in the Vt (threshold voltage) of the device 2. Reduced mobility of the conducting carriers 3. Reduced device drain current 4. Increased effective series resistance, from a charge trapped above the S/D extension region 5. Degraded sub-threshold slope These transistor changes are dependent on the amount of HCI stress that is incurred. The HCI stress in the transistor is dependent on several factors: Lgate, Vds, Vgs, Vbs, and temperature.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 408 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.2.3.3 Test Methodology

 11.2.3.3.1 Measurement Conditions


###### 1. Idsat is the forward saturation region drain current with Vd=Vg=Vcc, Vs=Vb=GND. 2. Idlin is the forward linear region drain current with Vd=0.05 ×Vcc, Vg=Vcc, Vs=Vb=GND. 3. Gm is the maximum transconductance with Vd=0.1V, Vs=Vb=GND. 4. Vt is the threshold voltage extrapolated at maximum transconductance.

 11.2.3.3.2 Stress Conditions


###### 1. The core device is stressed at Vd=Vg < 90% device breakdown voltage; Vs=Vb=GND. 2. The IO device is stressed at a given given Vd < 90% device breakdown voltage; Vg is at the maximum substrate current for a given Vd; Vs=Vb=GND.

 11.2.3.3.3 Dimension Ranges of Stress Devices


###### 1. Channel Length: 0.05 µm ~ 0.07 µm for core N/PMOS devices, 0.18 µm ~ 0.315 µm for 1.8V I/O N/PMOS devices,0.26 µm ~ 0.415 µm for 2.5V I/O N/PMOS devices, 2. Channel Width: 0.3 µm ~ 10 µm for core N/PMOS devices, 0.6 µm ~ 10 µm for 1.8/2.5V I/O N/PMOS devices

 11.2.3.3.4 Failure Criteria and Spec


###### The failure criterion for all devices are 10% degradation Spec= DC 0.2 years, AC/DC factor=50 for core and IO.

 11.2.3.3.5 DC Lifetime and Vmax


###### DC Lifetime definition: 0.1% cum Criteria: Idsat shift 10%: N65LP: 1.2V Core (STDVT): NMOS = 0.417yrs @ 1.32V, Vmax of NMOS= 1.353V for W/L=1/0.06, 25℃; PMOS = 6.84yrs @ 1.32V, Vmax of PMOS= 1.447V for W/L=1/0.06, 125℃ 2.5V IO: NMOS = 0.9yrs @ 2.75V; PMOS= 3.22yrs @ 2.75V for W/L=10/0.28, 25℃;
 N65G 1.0V Core (STDVT): NMOS = 8.933yrs @ 1.1V, Vmax of NMOS= 1.208V for W/L=1/0.06, 25℃; PMOS = 93.9yrs @ 1.1V, Vmax of PMOS= 1.283V for W/L=1/0.06, 125℃ 1.8V IO: NMOS = 0.2384yrs @ 1.98V; PMOS= 26.4yrs @ 1.98V for W/L=10/0.20, 25℃;
 N65GP 1.0V Core (STDVT): NMOS = 6.75yrs @ 1.1V, Vmax of NMOS= 1.195V for W/L=1/0.06, 25℃; PMOS = 7.45yrs @ 1.1V, Vmax of PMOS= 1.212V for W/L=1/0.06, 125℃ 1.8V IO: NMOS = 0.6663yrs @ 1.98V; PMOS= 10.2yrs @ 1.98V for W/L=10/0.20, 25℃

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 409 of 705
whole or in part without prior written permission of TSMC.


-----

###### N55LP: 1.2V Core (STDVT): NMOS = 1.8yrs @ 1.32V for W/L=0.9/0.054, 25℃; PMOS = 14.1yrs @ 1.32V for W/L=0.9/0.054, 125℃ 2.5V IO: NMOS = 0.37yrs @ 2.75V; PMOS= 1.21yrs @ 2.75V for W/L=9/0.252, 25℃;
 N55GP 1.0V Core (STDVT): NMOS = 3.05yrs @ 1.1V for W/L=0.9/0.054, 25℃; PMOS = 11.2yrs @ 1.1V for W/L=0.9/0.054, 125℃ 1.8V IO: NMOS = 0.49yrs @ 1.98V; PMOS= 2.9yrs @ 1.98V for W/L=9/0.189, 25℃

 11.2.4 Guidelines for Negative Bias Temperature Instability (NBTI) Negative Bias Temperature Instability (NBTI) is a key reliability item below 65nm technology that is of newer aging issue in p-channel MOS devices stressed with negative gate voltages. The high temperature and bias on Gate terminal will cause significantly NBTI effect, which increase in the threshold voltage and decrease in drain current. It is significant for circuit designers to consider the lifetime degradation ratio of their designs caused by negative bias temperature instability (NBTI) and must be taken into account for burn-in, field operation, and overdrive applications from process variation.
 11.2.4.1 Lifetime Prediction Model for Negative Bias Temperature Instability


###### The lifetime for the negative bias temperature instability (NBTI) is correlated with voltage, temperature, parametric failure criteria, device length, and device width. MTTF = A × f (L, W) × (Idsat%)[1/n] × exp [-γ xVg] × exp [Ea/k (1/T)] equation (4)

 Where: L is the drawn channel length (unit: um) W is the drawn channel width (unit: um) Idsat is the criteria of I dsat degradation percentage n is the power law factor of time dependent degradation Vg is the operation gate bias (unit: volt)


###### γγγγis the voltage acceleration factor Ea is the activation energy k is the Boltzmann constant ((8.617 × 10[-5]) cV/K) T is the absolute junction temperature (unit:K) A is a constant
 11.2.4.2 Lifetime Prediction Model for AC
 For an acceptable specification, the AC lifetime must be considered. Currently, TSMC’s proposed standard is an AC-to-DC factor of 2, based on the assumption that the off-state operation occupies half the product’s operation time. The accepted AC lifetime is 10 years, with a DC lifetime of 5 years at temperature 125°C.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 410 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.2.4.3 Failure Mechanism
 The PMOS device has a lower mobility than the NMOS device. Mobility for a PMOS device is decreased further, and significantly, by negative bias stress on the transistor gate under a high temperature environment.  A hole injected under negative bias into the oxide-substrate interface increases interface states. The electrochemical reaction induces device instability that is enhanced by boron implanted in the gate poly engineering process. Logic circuits could suffer from the driving current decrease, and analog circuits could suffer from the mismatching or shift of threshold voltage. Negative bias temperature stress under constant voltage (DC) causes the generation of interface trap (NIT) before the gate oxide & Si substrate, which translate to device Vt shift & Ion loss. The NBTI effect is more severe for PMOS than NMOS due to the process of holes in the PMOS inversion layer that are known to interact with oxide state.
 11.2.4.4 Test Methodology


###### 11.2.4.4.1 Measurement Condition

 Idsat is the saturation region of drain current with Vd=Vg=Vcc, Vs=Vb=GND at a stress temperature.


###### 11.2.4.4.2 Stress Conditions

 1. Sample size is at least 5 samples for each stress condition. 2. Voltage range is 6~ 10MV/cm for core devices and 6 ~ 10 MV/cm for I/O devices. 3. Temperature range is 125°C ~ 175°C. 4. Channel length is 0.05 um ~ 1.2 um for core devices, 0.18 um ~ 1.2 um for 1.8V I/O devices and 0.26 um ~ 1.2 um for 2.5V I/O devices. 5. Channel width is 0.3 um ~ 10 um for core devices and 0.5 um ~ 10 um for 1.8V/2.5V I/O devices.


###### 11.2.4.4.3 Failure Criteria

 The failure criterion for NBTI is Idsat 10% degradation.  Spec=DC 5 years, AC/DC factor=2


###### 11.2.4.4.4 DC Lifetime and Vmax

 DC Lifetime definition: 0.1% cum  N65LP a) Criteria: Idsat shift 10%: 1.2V Core (STDV): PMOS = 10.5yrs @ 1.32V for W/L=1/0.06, 125℃ Vmax of PMOS= 1.38V for W/L=1/0.06, 125℃ 2.5V IO: PMOS= 298yrs @ 2.75V for W/L=10/0.28, 125℃; Vmax of PMOS= 3.67V for W/L=10/0.28, 125℃ b) Criteria: Vt shift 50mV 1.2V Core (STDV): PMOS =10.5 yrs @ 1.32V for W/L=1/0.06, 125℃ Vmax of PMOS= 1.38V for W/L=1/0.06, 125℃.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 411 of 705
whole or in part without prior written permission of TSMC.


-----

###### N65G a) Criteria: Idsat shift 10%: 1.0V Core (STDV): PMOS = 9.24yrs @ 1.1V for W/L=1/0.06, 125℃ Vmax of PMOS= 1.156V for W/L=1/0.06, 125℃ 1.8V IO: PMOS= 23.6yrs @ 1.98V for W/L=10/0.20, 125℃; Vmax of PMOS= 2.184V for W/L=10/0.20, 125℃ b) Criteria: Vt shift 50mV 1.0V Core (STDV): PMOS =7.66 yrs @ 1.1V for W/L=1/0.06, 125℃ Vmax of PMOS= 1.141V for W/L=1/0.06, 125℃. N65GP a) Criteria: Idsat shift 10%: 1.0V Core (STDV): PMOS = 9.6yrs @ 1.1V for W/L=1/0.06, 125℃ Vmax of PMOS= 1.147V for W/L=1/0.06, 125℃ 1.8V IO: PMOS= 23.1yrs @ 1.98V for W/L=10/0.20, 125℃; Vmax of PMOS= 2.17V for W/L=10/0.20, 125℃ b) Criteria: Vt shift 50mV 1.0V Core (STDV): PMOS =9.27 yrs @ 1.1V for W/L=1/0.06, 125℃ Vmax of PMOS= 1.149V for W/L=1/0.06, 125℃. N55LP a) Criteria: Idsat shift 10%: 1.2V Core (STDV): PMOS = 29.3yrs @ 1.32V for W/L=0.9/0.054, 125℃ 2.5V IO: PMOS= 200yrs @ 2.75V for W/L=9/0.252, 125℃; b) Criteria: Vt shift 50mV 1.2V Core (STDV): PMOS =29yrs @ 1.32V for W/L=0.9/0.054, 125℃
 N55GP a) Criteria: Idsat shift 10%: 1.0V Core (STDV): PMOS = 8.2yrs @ 1.1V for W/L=0.9/0.054, 125℃ 1.8V IO: PMOS= 11yrs @ 1.98V for W/L=9/0.189, 125℃; b) Criteria: Vt shift 50mV 1.0V Core (STDV): PMOS =6.5 yrs @ 1.1V for W/L=0.9/0.054, 125℃

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 412 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.3 Back-End Process Reliability Rules

 11.3.1 Guidelines for Stress Migration(SM)


###### The Cu vias are frequently subjected to significant stress. The stress frequently causes voids, commonly referred to stress migration (SM) or stress-induced voids (SIV).
 11.3.1.1 Failure Mechanism
 The stress result from the different coefficient of thermal expansion (CTE) between Cu and the surrounding material will drive micro-vacancy in Cu to diffuse and agglomerate through interfacial surface and grain boundary. Eventually the stressed-induced voids may significantly affect the electrical characteristics and may cause the semiconductor structure to fail.
 11.3.1.2 Test Methodology


###### 11.3.1.2.1 Measurement Condition

 The measurement is performed under 25°C using wafer-level probing after oven bake. Stress Conditions 1. Sample size is >130die(2 wafers) per lot. Totally 3 lots are required. 2. Temperature range is 175°C. 3. Stress time is 500hr. 4. Test structures are: i. Vias chain-1 (single via with metal width = min. width under/above via). ii. Vias chain-2 (single via with metal width = 0.3um under/above via). iii. Vias chain-3 (single via with metal width = 0.42um under/above via). iv. Vias chain-4 (dual via with metal width = 0.7um under/above via). v. Stacked via chain (single via with metal width = 0.3um under/above via).


###### 11.3.1.2.2 Failure Criteria

 1. The failure criterion is resistance >10% shift in terms of wafer-level test. 2. Specification: No failure allowed within 3 lots.
 11.3.1.3 SM design rule


###### Please refer to below rule codes of chapter4.

VIAx.R.2, VIAx.R.3, VIAx.R.4, VIAx.R.5, VIAx.R.6, VIAy.R.2, VIAy.R.3, VIAy.R.4, VIAy.R.5, VIAy.R.6, VIAz.R.2, VIAz.R.3,


VIAr.R.2, VIAr.R.3.

###### 11.3.2 Guidelines for Low-k Dielectric Integrity


###### This section provides information to help you predict LK dielectric reliability and prevent a time dependent dielectric breakdown (TDDB). IMD TDDB is the breakdown of LK dielectric induced by a combination of operation voltage, temperature, and oxide thickness.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 413 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.3.2.1 Low-k Dielectric Lifetime Prediction Model
 TTF (Time to failure) ∝∝∝∝ exp (-γγγγ××××Ed) ×××× exp (Ea/KT) ×××× (Lox)[-1/][ββββ] Where: L ox is the total metal length in the same metal layer (unit: µm) T is the absolute operation temperature (unit: K) Ed is the induced electric field applied to LK dielectric (unit: MVolt/cm)


###### γγγγ is the field acceleration factor for LK dielectric Ea is the thermal activation energy k is the Boltzmann’s constant ((8.617 × 10[-5]) cV/K)
 ββββ is the Weibull shape factor (distribution spread) 11.3.2.2 Failure Mechanism


###### While the current passed through LK dielectric and formed a conduction path, it would result in LK dielectric breakdown. The possible failure mechanisms after IMD-TDDB test could be as followings.  1. Dielectric interface breakdown (ie: LK dielectric porosity, ESL integration, Cu ions residue…etc.) 2. Dielectric bulk breakdown (ie: trench barrier formation, LK dielectric porosity…etc.)  11.3.2.3 Test Methodology

 11.3.2.3.1 Measurement Conditions


###### 1. Ig is the leakage current between metal lines at T=125°C. 2. Ed (constant stress field) is set to 2 ~ 4 MV/cm for LK dielectric.

 11.3.2.3.2 Stress Conditions


###### At least 16 samples constitute a sample size for each stress condition: 1. To determine the field acceleration factor (γγγγ), 3 stress voltages are used at each fixed stress temperature. 2. To determine the thermal activation energy (Ea), 3 stress temperatures are used at each fixed stress voltage. Failure Criteria 3. Monitor parameter: Ig (leakage current) between metal lines. 4. A DUT is considered as failed if Ig (Tbd) > 100 * Ig (T0). 5. Specification: 0.1% cumulative DC lifetime at 1.1Vcc > 10 yrs @ 125C.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 414 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.3.3 DC Cu Metal Current Density (EM) Specifications
 This section provides information to evaluate the quality of N65 Cu process and to determine the EM lifetime of metal line, via, stack via, contact under normal operation condition. 11.3.3.1 Electromigration Lifetime Prediction Model
 TTF = A x J^(-n) x exp(Ea/kT) TTF : Time to Failure A: a constant which contains a factor involving the cross-sectional area of the film n: exponent of current density ( n =1 ) J: current density flowing in metal Ea: activation energy ( Ea =0.9eV)  k: Boltzman’s constant T: temperature 11.3.3.2 Failure Mechanism


###### When a stress current is applied, Cu ions move from cathode to anode under electromigration, vacancy will generate at cathode and it will cause resistance increasing. 11.3.3.3 Test Methodology

 11.3.3.3.1 Measurement Conditions


###### R is the resistance of stress current at high temperature.

 11.3.3.3.2 Stress Conditions


###### 1. Sample size is at least 20 samples for each stress condition. 2. Stress temperature: @300~350℃℃℃℃ 3. Stress current: 1.5 MA/cm[2] based on the cross-section area of metal line.

 11.3.3.3.3 Failure Criteria


###### 1. Monitor parameter: R (resistance) 2. A DUT is considered as failed if dR (Tbd) > 10%* R0. 3. Specification: 0.1% cumulative lifetime, 100k hours @ 110C.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 415 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.3.3.4 Rating factor for Maximum DC Current
 Imax is the maximum DC current allowed for metal lines, vias, or contacts. Imax is based on 0.1% point of measurement data at a 10% resistance increase after 100K hours of continuous operation at 110°C. Use the following table to calculate Imax if the junction temperature differs from 110°C. Table 11.3.1
Temperature 85°C 90°C 95°C 100°C 105°C 110°C 115°C 120°C 125°C
Rating factor of 3.164 2.861 2.512 2.077 1.434 1.000 0.704 0.500 0.358
Imax

###### For example, Imax (at 125°C) = 0.358 × Imax (at 110°C). If the junction temperature is below 85°C, please use the rating factor (3.164) at 85°C or contact with TSMC reliability.
 11.3.3.5 Maximum DC Current for Metal Lines, Contacts and Vias (Tj = 110°°°°C)

|Table 11.3.1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|Temperature|85°C|90°C|95°C|100°C|105°C|110°C|115°C|120°C|125°C|
|Rating factor of Imax|3.164|2.861|2.512|2.077|1.434|1.000|0.704|0.500|0.358|


###### 11.3.3.5.1 General

 The table provides the maximum allowed DC current, Imax for each of the metals, contacts, and vias at junction temperature of 110°C. In the table, w (in µm) represents the width of the metal line. Table 11.3.2

|Table 11.3.2|1 Tec|iden 12|
|---|---|---|
|Metal Wiring Level / Interlevel connection|c h Metal Length, L (µµµµm)|1 n 2 t Imax (mA)|
|M1|. Any length of metal|8 i a 1.509 × (w-0.016)|
|Mx|1 & Any length of metal|5 l 1.877 × (w-0.016)|
|My|0 Any length of metal /|7 I I 2 4.416 × (w-0.02)|
|Mz|0 Any length of metal|n n 3 8.096 × (w-0.02)|
|Mr|9 Any length of metal|d 11.316 × (w-0.02)|
|Mu|/ Any length of metal|. 2 30.176 × (w-0.02)|
|Contact (size: 0.09x0.09 µm2)|Any length of metal|P 0 r 0.296 per contact 1|
|Vx (size : 0.10 × 0.10 µm2)|Any length of metal|o 2 m 0.158 per via|
|Vy (size : 0.20 × 0.20 µm2)|Any length of metal|o 0.795 per via t|
|Vz (size : 0.36 × 0.36 µm2)|Any length of metal|3.077 per via|
|Vr (size : 0.46 × 0.46 µm2)|Any length of metal|5.432 per via|
|Vu (size : 0.36 × 0.36 µm2)|Any length of metal|3.077 per via|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 416 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.3.3.5.2 Dependence of metal length (length<20µµµµm)

 For a metal line length less than 20 µm, an enhancement adjustment factor for the DC current limits of the following table must be obeyed. In this table, the junction temperature is 110°C, and w (in µm) represents the width of the metal line and L (in µm) represents the length of the metal line. Table 11.3.3
Metal Wiring Level /
Interlevel connection Metal Length, L (µµµµm) Imax (mA)

|width of the metal line an Table 11.3.3|nd L (in µm) represents|the length of the metal line.|
|---|---|---|
|Metal Wiring Level / Interlevel connection|Metal Length, L (µµµµm)|Imax (mA)|
|M1 S h|L ≧ 20 20 > L >5 T L ≦ 5|1.509 × (w-0.016) (20/L) × 1.509 × (w-0.016) 4 × 1.509 × (w-0.016)|
|a Mx n g|S L ≧ 20 M 20 > L >5 C L ≦ 5|1.877 × (w-0.016) (20/L) × 1.877 × (w-0.016) 4 × 1.877 × (w-0.016)|
|h My a i|L ≧ 20 C 20 > L >5 o L ≦ 5|4.416 × (w-0.02) (20/L) × 4.416 × (w-0.02) 4 × 4.416 × (w-0.02)|
|Mz|I C L ≧ 20 20 > L >5 T L ≦ 5|n 8.096 × (w-0.02) f i (20/L) × 8.096 × (w-0.02) d 4 × 8.096 × (w-0.02)|
|Mr|e L ≧ 20 c h 20 > L >5 . L ≦ 5|e 1 n 11.316 × (w-0.02) 2 t (20/L) × 11.316 × (w-0.02) 8 i 4 × 11.316 × (w-0.02)|
|Mu|1 & L ≧ 20 0 20 > L >5 / 0 L ≦ 5|a 5 l 30.176 × (w-0.02) 7 I (20/L) × 30.176 × (w-0.02) I n 2 n 4 × 30.176 × (w-0.02)|
|Vx (size : 0.10 × 0.10 µm2)|9 L ≧ 20 / 20 > L >5 L ≦ 5|3 d 0.158 per via . 2 (20/L) × 0.158 per via P 0 4 × 0.158 per via|
|Vy (size : 0.20 × 0.20 µm2)|L ≧ 20 20 > L >5 L ≦ 5|r 1 o 0.795 per via 2 m (20/L) × 0.795 per via 4 × 0.795 per via|
|Vz (size : 0.36 × 0.36 µm2)|L ≧ 20 20 > L >5 L ≦ 5|o 3.077 per via t (20/L) × 3.077 per via 4 × 3.077 per via|
|Vr (size : 0.46 × 0.46 µm2)|L ≧ 20 20 > L >5 L ≦ 5|5.432 per via (20/L) × 5.432 per via 4 × 5.432 per via|
|Vu (size : 0.36 × 0.36 µm2)|L ≧ 20 20 > L >5 L ≦ 5|3.077 per via (20/L) × 3.077 per via 4 × 3.077 per via|


###### Note : Imax for short length rule and Imax of via array/CO array rule can’t collateral at the same time

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 417 of 705
whole or in part without prior written permission of TSMC.


-----

###### 1. Metal Length Definition (L): The total length of metal wiring level is from one line-end site to another site line-end site of metal.

 L


###### L

 2. The higher of the upper_metal and lower_metal Length is used for Via length rule.

|L|Col2|Col3|
|---|---|---|
||||
||||
||||


###### L


Mx+1


Mx+1 Mx+1

|Mx+1|Col2|Mx+1 x Vx|Mx+1|
|---|---|---|---|
||V||Vx|
||Mx|||

|S 2. The higher of the|Col2|Col3|
|---|---|---|
|S h L a n g h a|||
||||
|n a|g||


###### If L1 is larger than L2, Imax of via for short length is based on L1. If L2 is larger than L1, Imax of via for short length is based on L2.
 L2


###### For example : Via1 connect to 10um-length M1 and 5um-length M2.  Imax of M1 = (20/10) x1.509 x (w-0.016)    Imax of M2 = 4x 1.877 x (w-0.016)    Imax of Via1= (20/10) x0.158 

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 418 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.3.3.5.3 Stacked Vias

 The table provides the maximum allowed DC current, Imax, for stacked vias at junction temperature of 110°C. Table 11.3.4
Interlevel Connection Imax (mA)
Vxx 0.158 per stack
Vxy 0.158 per stack
Vxz 0.158 per stack
Vxr 0.158 per stack
Vxu 0.158 per stack
Vxyz 0.158 per stack
Vxzu 0.158 per stack
Vyy 0.795 per stack
Vyz 0.795 per stack
Vzz 3.077 per stack
Vzu 3.077 per stack
Vrr 5.432 per stack

|Table 11.3.4|Col2|Col3|
|---|---|---|
|Interlevel Connection|Imax (mA)||
|Vxx|0.158|per stack|
|Vxy|0.158|per stack|
|Vxz|0.158|per stack|
|Vxr|0.158|per stack|
|Vxu|0.158|per stack|
|S Vxyz|0.158|per stack|
|h Vxzu|T 0.158|per stack|
|a Vyy|S 0.795|per stack|
|n Vyz|M 0.795|per stack|
|Vzz|3.077|per stack|
|g Vzu|3.077|C per stack|
|h Vrr|5.432|per stack|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 419 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.3.3.5.4 Dependence of Via array/Contact array on DC current (Tj = 110°°°°C)

 For Via or Contact number exceeding 2 ( including 2; Via array or Contact array structure ), an adjustment factor for the line, Via and Contact DC current limits of the following table must be obeyed. In this table, the junction temperature is 110°C. Table 11.3.5
Interlevel
connection Numbers of via Imax (mA)

|Table 11.3.5|Col2|Col3|
|---|---|---|
|Interlevel connection|Numbers of via|Imax (mA)|
|S M1|Single via Via array|1.509 × (w-0.016) 2 × 1.509 × (w-0.016)|
|h Mx a|T Single via S Via array|1.877 × (w-0.016) 2 × 1.877 × (w-0.016)|
|n g My|M Single via C Via array|4.416 × (w-0.02) 2 × 4.416 × (w-0.02)|
|h a Mz|Single via C Via array|8.096 × (w-0.02) 2 × 8.096 × (w-0.02)|
|i Mr|Single via I Via array|o 11.316 × (w-0.02) n 2 × 11.316 × (w-0.02)|
|Mu|C Single via T Via array|f i 30.176 × (w-0.02) d 2 × 30.176 × (w-0.02)|
|Contact|e Single contact c Contact array|e 1 0.296 per contact n 2 2 × 0.296 per contact|
|Vx (size : 0.10 × 0.10 µm2)|h Single via . 1 Via array|t 8 i 0.158 per via a 5 2 × 0.158 per via|
|Vy (size : 0.20 × 0.20 µm2)|0 Single via / Via array|& l 7 I 0.795 per via I 2 n n 2 × 0.795 per via|
|Vz (size : 0.36 × 0.36 µm2)|0 9 Single via / Via array|3 f d 3.077 per via . 2 × 3.077 per via|
|Vr (size : 0.46 × 0.46 µm2)|Single via Via array|2 P 5.432 per via 0 r 2 × 5.432 per via|
|Vu (size : 0.36 × 0.36 µm2)|Single via Via array|1 o 3.077 per via 2 m 2 × 3.077 per via|


###### Note : Imax for short length rule and Imax of via array/Contact array rule can’t collateral at the same time.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 420 of 705
whole or in part without prior written permission of TSMC.


-----

###### 1. In this table, Via array/ contact array is defined as via number/ contact number larger than 2 (including 2), including parallel and perpendicular to the direction of current flow via structure. 2. For the use of Via array / contact array structure, the allowable current values equal to the allowable current per via / contact (the above table) times the number of vias/ contacts. 

 ((C) ((B) ((A)


###### If via size is 0.1umx0.1um, Imax of vias Type A : Imax of vias (total vias) = 2 x 0.158 x 2 = 0.632 mA Type B : Imax of vias (total vias) = 2 x 0.158 x 2 = 0.632 mA Type C : Imax of vias (total vias) = 2 x 0.158 X 15= 4.74 mA

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 421 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.3.3.5.5 DC Operation, Required Number of Vias

 1. If space permits, it is preferable to have more contacts or vias than the EM rules requie. 2. At a minimum rule, the EM current rules require one via. a. Example 1, if M1 is 0.09 µm and the current density is 1.509 mA/µm; that is, the current is  1.509*(0.09-0.016) = 0.112 mA, only one VIA1 is necessary to ensure the reliability margin. b. Example 2, if M2 is 0.10 µm and the current density is 1.877 mA/µm; that is, the current is 1.877*(0.10-0.016) = 0.158 mA, only one VIA1 and one VIA2 are necessary to ensure the reliability margin. 3. To determine the required number of vias, please proceed as follow: a. From the DC current given in &9.3.3.5, determine the necessary line width (W-line) b. Calculate the Maximum allowed Idc_line for the given line width (W-line). c. Calculate the required number of contacts or vias to carry line current Idc_line : Number of vias = Idc_line/ Idc_via. 4. Recommended Rule : The number of contacts and vias placed across a line (perpendicular to direction of current flow) must be maximized to increase reliability by providing redundancy in the case of blocked or resistive vias. ( increases as much as the line width permits).

|TSMC Confi hai IC the required number of vias, please proceed as fol DC current given in &9.3.3.5, determine the neces e the Maximum allowed Idc_line for the given line w e the required number of contacts or vias to carry lin Idc_via. d Rule : The number of contacts and vias placed a must be maximized to increase reliability by providin ( increases as much as the line width permits).|Col2|llow: ssary line width (W- width (W-line). ne current Idc_line across a line (perpe ng redundancy in th|
|---|---|---|
|f i T d NNaarrrrooww LLiinnee|||
||d i|NNaarrrrooww LLiinnee|
||||


###### Narrow Line

 Narrow Line


###### Wide Line


###### Required vias

 Recommended

|T|identi 1285 Tech.|ntia|
|---|---|---|
||5 8 & . 1|l a i|
||7 I 0||
||2 d n 9 0 /|3|
||P . 0 2 /||
||r 2 1|m o|


###### Wide Line

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 422 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.3.4 Cu Metal AC Operation
 11.3.4.1 Pulsed Signal Terminology
 The general terminology for a pulsed DC or AC signal is: Period (ττττ) Duration (tD)


###### For your convenience, you could measure the pulse width of Ipeak at half the peak to define the duration (tD).  The definition of Ipeak is:
 I peak = max( I (t) )


###### 11.3.4.2 Average Value of the Current
 Iavg is the average value of the current, which is the effective DC current. Therefore, Iavg  rules are identical to Imax rules. Please refer to the DC EM sections. The temperature de-rating table is also applicable to the Iavg rule for a junction temperature different from 110°C. The definition of Iavg is:


######  τ   I avg = ∫ 0 I (t)dt  /τ

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 423 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.3.4.3 Root-Mean-Square Current
 Irms is the root-mean-square of the current through a metal line. The definition of Irms is:


######  τ 2   I rms = ∫ 0 I (t) dt  /τ


1/ 2


###### The following tables provide the maximum Irms allowed for each of the metal wiring levels at a junction temperature of 110°C. In the table, w (in µm) represents the width of the metal line and ∆ T (°C) is the temperature rise due to Joule heating. For M1MxMz combination, please refer to 11.3.4.3.1 and 11.3.4.3.2. For M1MxMyMz and M1MxMy combinations, please refer to 11.3.4.3.3 and 11.3.4.3.4 For M1MxMy(2XTM) combination, please refer to 11.3.4.3.5 and 11.3.4.3.6 For M1MxMr combination, please refer to 11.3.4.3.7 and 11.3.4.3.8 For M1MxMu combination, please refer to 11.3.4.3.9 and 11.3.4.3.10

 11.3.4.3.1 Maximum Root-Mean-Square Currnet for LK Dielectrics (1P9M M1MxMz process, no My)

|Table 11.3.6|nfid C T|
|---|---|
|Metal level|T d I (mA) rms|
|M1|e e 1 Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|c n 2 Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|h t 8 i Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ] .|
|M4 (Mx3)|a 5 1 l Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|& 7 0 I Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ] I|
|M6 (Mx5)|/ n 2 n 0 Sqrt [ 1.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]|
|M7 (Mx6)|3 f d 9 o Sqrt [ 1.26 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]|
|M8 (Mz1)|/ . r Sqrt [ 4.37 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]|
|M9 (Mz2)|2 P m Sqrt [ 3.71 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.898 ) / ( w - 0.020 + 0.0443 ) ]|


###### Table 11.3.7 Example Root-Mean-Square Current for ∆T = 5°°°°C
Metal level Irms (mA)

M1 Sqrt [ 91.63 × (w – 0.016)[2] × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]
M2 (Mx1) Sqrt [ 31.55 × (w – 0.016)[2] × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]
M3 (Mx2) Sqrt [ 17.50 × (w – 0.016)[2] × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]
M4 (Mx3) Sqrt [ 12.11 × (w – 0.016)[2 ]× ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]
M5 (Mx4) Sqrt [  9.26 × (w – 0.016)[2] × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]
M6 (Mx5) Sqrt [  7.49 × (w – 0.016)[2] × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]
M7 (Mx6) Sqrt [  6.29 × (w – 0.016)[2] × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]
M8 (Mz1) Sqrt [ 21.87 × (w – 0.020)[2] × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]
M9 (Mz2) Sqrt [ 18.55 × (w – 0.020)[2] × ( w - 0.020 + 2.898 ) / ( w - 0.020 + 0.0443 ) ]

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 424 of 705
whole or in part without prior written permission of TSMC.

|Metal level|m o I (mA) rms|
|---|---|
|M1|o n Sqrt [ 91.63 × (w – 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|t i Sqrt [ 31.55 × (w – 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|o Sqrt [ 17.50 × (w – 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|n Sqrt [ 12.11 × (w – 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|C Sqrt [ 9.26 × (w – 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mx5)|e Sqrt [ 7.49 × (w – 0.016)2 × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]|
|M7 (Mx6)|n Sqrt [ 6.29 × (w – 0.016)2 × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]|
|M8 (Mz1)|t Sqrt [ 21.87 × (w – 0.020)2 × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]|
|M9 (Mz2)|e Sqrt [ 18.55 × (w – 0.020)2 × ( w - 0.020 + 2.898 ) / ( w - 0.020 + 0.0443 ) ]|


-----

###### 11.3.4.3.2 Maximum Root-Mean-Square Current for LK Dielectrics (other metallization options, M1MxMz process, no My)

 Table 11.3.6 and 11.3.7 apply to 1P9M process. For other metallization options, please use Irms of M8 and M9 as the first and second Mz, respectively.


###### For example, 1P7M with M2 ~ M6 as Mx, and M7 as Mz, the Irms rules are: Table 11.3.8
Metal level Irms (mA)

M1 Sqrt [ 18.33 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.352 ) / ( w
M2 (Mx1) Sqrt [  6.31 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.417 ) / ( w
M3 (Mx2) Sqrt [  3.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.751 ) / ( w
M4 (Mx3) Sqrt [  2.42 × ∆ T × (w - 0.016)[2 ]× ( w - 0.016 + 1.085 ) / ( w
M5 (Mx4) Sqrt [  1.85 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.420 ) / ( w
M6 (Mx5) Sqrt [  1.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.754 ) / ( w
M7 (Mz1) Sqrt [  4.37 × ∆ T × (w - 0.020)[2] × ( w - 0.020 + 2.458 ) / ( w

###### Another example, 1P7M with M2 ~ M5 as Mx, M6 and M7 as Mz, the Irms rules are: Table 11.3.9

|Metal level|I (mA) rms|
|---|---|
|S M1|Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|h M2 (Mx1)|T Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|a M3 (Mx2)|S Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|n M4 (Mx3)|M Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|g C Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mx5)|h Sqrt [ 1.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]|
|M7 (Mz1)|C a Sqrt [ 4.37 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]|

|Another exam Table 11.3.9|nfide 1 C Te mple, 1P7M with M2 ~ M5 as Mx, M6 and M7 as Mz, the Irms rules are:|
|---|---|
|Metal level|e e I (mA) rms|
|M1|1 c n Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|2 h t Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ] 8 i|
|M3 (Mx2)|. a 5 Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|1 & l 7 Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|0 I / I 2 n Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mx5)|n 0 3 f Sqrt [ 4.37 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]|
|M7 (Mz1)|d 9 o Sqrt [ 3.71 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.898 ) / ( w - 0.020 + 0.0443 ) ] / .|


###### 11.3.4.3.3 Maximum Root-Mean-Square Current for LK Dielectrics (1P9M M1MxMyMz process)

 Table 11.3.10
Metal level Irms (mA)

|Metal level|i I (mA) rms|
|---|---|
|M1|o Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|Mx1|n Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|Mx2|C Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|Mx3|e Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|Mx4|n Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|Mx5|t Sqrt [ 1.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]|
|Mx6|e Sqrt [ 1.26 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]|
|My1|Sqrt [ 2.35 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.546 ) / ( w - 0.020 + 0.0443 ) ]|
|My2|Sqrt [ 1.84 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 3.250 ) / ( w - 0.020 + 0.0443 ) ]|
|Mz1|Sqrt [ 2.78 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 3.866 ) / ( w - 0.020 + 0.0443 ) ]|
|Mz2|Sqrt [ 2.50 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 4.306 ) / ( w - 0.020 + 0.0443 ) ]|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 425 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 11.3.11 Example Root-Mean-Square Current for ∆T = 5°°°°C
Metal level Irms (mA)

M1 Sqrt [ 91.63 × (w – 0.016)[2] × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]
Mx1 Sqrt [ 31.55 × (w – 0.016)[2] × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]
Mx2 Sqrt [ 17.50 × (w – 0.016)[2] × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]
Mx3 Sqrt [ 12.11 × (w – 0.016)[2 ]× ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]
Mx4 Sqrt [  9.26 × (w – 0.016)[2] × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]
Mx5 Sqrt [  7.49 × (w – 0.016)[2] × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]
Mx6 Sqrt [  6.29 × (w – 0.016)[2] × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]
My1 Sqrt [ 11.73 × (w – 0.020)[2] × ( w - 0.020 + 2.546 ) / ( w - 0.020 + 0.0443 ) ]
My2 Sqrt [  9.19 × (w – 0.020)[2] × ( w - 0.020 + 3.250 ) / ( w - 0.020 + 0.0443 ) ]
Mz1 Sqrt [ 13.90 × (w – 0.020)[2] × ( w - 0.020 + 3.866 ) / ( w - 0.020 + 0.0443 ) ]
Mz2 Sqrt [ 12.48 × (w – 0.020)[2] × ( w - 0.020 + 4.306 ) / ( w - 0.020 + 0.0443 ) ]

###### If the metal scheme is 1P9M with M1 + 4x2y2z, then use Mx1 ~ Mx4, My1 ~ My2 and Mz1 ~ Mz2. If the metal scheme is 1P9M with M1 + 5x1y2z, then use Mx1 ~ Mx5, My1 and Mz1 ~ Mz2 If the metal scheme is 1P8M with M1 + 4x2y1z, then use Mx1 ~ Mx4, My1 ~ My2, and Mz1.

|Metal level|I (mA) rms|
|---|---|
|M1|Sqrt [ 91.63 × (w – 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|Mx1|Sqrt [ 31.55 × (w – 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|Mx2|Sqrt [ 17.50 × (w – 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|Mx3|Sqrt [ 12.11 × (w – 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|Mx4|Sqrt [ 9.26 × (w – 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|Mx5|Sqrt [ 7.49 × (w – 0.016)2 × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]|
|Mx6|Sqrt [ 6.29 × (w – 0.016)2 × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]|
|S My1|Sqrt [ 11.73 × (w – 0.020)2 × ( w - 0.020 + 2.546 ) / ( w - 0.020 + 0.0443 ) ]|
|h My2|T Sqrt [ 9.19 × (w – 0.020)2 × ( w - 0.020 + 3.250 ) / ( w - 0.020 + 0.0443 ) ]|
|a Mz1|S Sqrt [ 13.90 × (w – 0.020)2 × ( w - 0.020 + 3.866 ) / ( w - 0.020 + 0.0443 ) ]|
|n Mz2|M Sqrt [ 12.48 × (w – 0.020)2 × ( w - 0.020 + 4.306 ) / ( w - 0.020 + 0.0443 ) ]|


###### 11.3.4.3.4 Maximum Root-Mean-Square Current for LK Dielectrics (other metallization options, M1MxMyMz process)

 Table 11.3.10 and 11.3.11 apply to 1P9M process. For other metallization options, please use Irms of M8 and M9 as the first and second Mz, respectively. Please refer to the section 2.5 of Metallization Options for allowed metal schemes. For example, 1P9M with M1 + 4x2y2z (M2 ~ M5 as Mx, M6 ~ M7 as My, and M8 ~ M9 as Mz), the Irms rules are: Table 11.3.12
Metal level Irms (mA)

|Metal level|n n 0 3 f I (mA) rms|
|---|---|
|M1|d 9 o Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ] .|
|M2 (Mx1)|/ r 2 Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|P m 0 Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|r 1 o a Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|2 t m i Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (My1)|o Sqrt [ 2.35 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.546 ) / ( w - 0.020 + 0.0443 ) ]|
|M7 (My2)|o n Sqrt [ 1.84 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 3.250 ) / ( w - 0.020 + 0.0443 ) ] t|
|M8 (Mz1)|i Sqrt [ 2.78 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 3.866 ) / ( w - 0.020 + 0.0443 ) ]|
|M9 (Mz2)|o Sqrt [ 2.50 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 4.306 ) / ( w - 0.020 + 0.0443 ) ]|


###### Another example, 1P9M with M1 + 5x1y2z (M2 ~ M6 as Mx, M7 as My, and M8 ~ M9 as Mz), the Irms rules are:

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 426 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 11.3.13
Metal level Irms (mA)

M1 Sqrt [ 18.33 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]
M2 (Mx1) Sqrt [  6.31 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]
M3 (Mx2) Sqrt [  3.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]
M4 (Mx3) Sqrt [  2.42 × ∆ T × (w - 0.016)[2 ]× ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]
M5 (Mx4) Sqrt [  1.85 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]
M6 (Mx5) Sqrt [  1.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]
M7 (My1) Sqrt [  2.35 × ∆ T × (w - 0.020)[2] × ( w - 0.020 + 2.546 ) / ( w - 0.020 + 0.0443 ) ]
M8 (Mz1) Sqrt [  2.78 × ∆ T × (w - 0.020)[2] × ( w - 0.020 + 3.866 ) / ( w - 0.020 + 0.0443 ) ]
M9 (Mz2) Sqrt [  2.50 × ∆ T × (w - 0.020)[2] × ( w - 0.020 + 4.306 ) / ( w - 0.020 + 0.0443 ) ]

###### One more example, 1P8M with M1 + 4x2y1z (M2 ~ M5 as Mx, M6 ~ M7 as My, and M8 as Mz), the Irms rules are: Table 11.3.14
Metal level Irms (mA)

|Metal level|I (mA) rms|
|---|---|
|M1|Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mx5)|Sqrt [ 1.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]|
|M7 (My1)|Sqrt [ 2.35 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.546 ) / ( w - 0.020 + 0.0443 ) ]|
|M8 (Mz1)|Sqrt [ 2.78 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 3.866 ) / ( w - 0.020 + 0.0443 ) ]|
|S M9 (Mz2)|T Sqrt [ 2.50 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 4.306 ) / ( w - 0.020 + 0.0443 ) ]|

|g Table 11.3.14|C C gha 4|
|---|---|
|Metal level|h C I (mA) rms|
|M1|a i Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|o I n Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|C f Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|i T d Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|e e Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (My1)|1 c n Sqrt [ 2.35 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.546 ) / ( w - 0.020 + 0.0443 ) ]|
|M7 (My2)|2 h t Sqrt [ 1.84 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 3.250 ) / ( w - 0.020 + 0.0443 ) ]|
|M8 (Mz1)|8 i . a Sqrt [ 2.78 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 3.866 ) / ( w - 0.020 + 0.0443 ) ]|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 427 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.3.4.3.5 Maximum Root-Mean-Square Current for LK Dielectrics (1P9M M1MxMy process, My as 2XTM)

 Table 11.3.15
Metal level Irms (mA)

|Metal level|I (mA) rms|
|---|---|
|M1|Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|S M5 (Mx4)|T Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|h M6 (Mx5)|S Sqrt [ 1.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]|
|a M7 (Mx6)|Sqrt [ 1.26 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]|
|n M8 (My1)|M Sqrt [ 2.52 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.370 ) / ( w - 0.020 + 0.0443 ) ]|
|M9 (My2)|g C Sqrt [ 2.29 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.605 ) / ( w - 0.020 + 0.0443 ) ]|


###### Table 11.3.16 Example Root-Mean-Square Current for ∆T = 5°C
Metal level Irms (mA)

M1 Sqrt [ 91.63 × (w – 0.016)[2] × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]
M2 (Mx1) Sqrt [ 31.55 × (w – 0.016)[2] × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]
M3 (Mx2) Sqrt [ 17.50 × (w – 0.016)[2] × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]
M4 (Mx3) Sqrt [ 12.11 × (w – 0.016)[2 ]× ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]
M5 (Mx4) Sqrt [  9.26 × (w – 0.016)[2] × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]
M6 (Mx5) Sqrt [  7.49 × (w – 0.016)[2] × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]
M7 (Mx6) Sqrt [  6.29 × (w – 0.016)[2] × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]
M8 (My1) Sqrt [ 12.60 × (w – 0.020)[2] × ( w - 0.020 + 2.370 ) / ( w - 0.020 + 0.0443 ) ]
M9 (My2) Sqrt [ 11.47 × (w – 0.020)[2] × ( w - 0.020 + 2.605 ) / ( w - 0.020 + 0.0443 ) ]

###### 11.3.4.3.6 Maximum Root-Mean-Square Current for LK Dielectrics (other metallization options, M1MxMy process, My as 2XTM)

|Table 11.3.16|Con hai IC 6 Example Root-Mean-Square Current for ∆T = 5°C|
|---|---|
|Metal level|I n I (mA) rms|
|M1|C f Sqrt [ 91.63 × (w – 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|i T d Sqrt [ 31.55 × (w – 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|e e Sqrt [ 17.50 × (w – 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|1 c n Sqrt [ 12.11 × (w – 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|2 h t 8 i Sqrt [ 9.26 × (w – 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mx5)|. a 5 Sqrt [ 7.49 × (w – 0.016)2 × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]|
|M7 (Mx6)|1 & l 7 Sqrt [ 6.29 × (w – 0.016)2 × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]|
|M8 (My1)|0 I / I 2 n Sqrt [ 12.60 × (w – 0.020)2 × ( w - 0.020 + 2.370 ) / ( w - 0.020 + 0.0443 ) ]|
|M9 (My2)|n 0 3 f d Sqrt [ 11.47 × (w – 0.020)2 × ( w - 0.020 + 2.605 ) / ( w - 0.020 + 0.0443 ) ]|


###### Table 11.3.15 and 11.3.16 apply to 1P9M process. For other metallization options, please use Irms of M8 and M9 as the first and second My(2XTM), respectively. For example, 1P7M with M2 ~ M6 as Mx, and M7 as My(2XTM), the Irms rules are: Table 11.3.17
Metal level Irms (mA)

M1 Sqrt [ 18.33 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]
M2 (Mx1) Sqrt [  6.31 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]
M3 (Mx2) Sqrt [  3.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]
M4 (Mx3) Sqrt [  2.42 × ∆ T × (w - 0.016)[2 ]× ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]
M5 (Mx4) Sqrt [  1.85 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]
M6 (Mx5) Sqrt [  1.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]
M7 (My1) Sqrt [  2.52 × ∆ T × (w - 0.020)[2] × ( w - 0.020 + 2.370 ) / ( w - 0.020 + 0.0443 ) ]

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 428 of 705
whole or in part without prior written permission of TSMC.

|Metal level|n I (mA) rms|
|---|---|
|M1|C Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|e Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|n Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|t Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|e Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mx5)|Sqrt [ 1.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]|
|M7 (My1)|Sqrt [ 2.52 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.370 ) / ( w - 0.020 + 0.0443 ) ]|


-----

###### Another example, 1P7M with M2 ~ M5 as Mx, M6 and M7 as My(2XTM), the Irms rules are: Table 11.3.18
Metal level Irms (mA)

M1 Sqrt [ 18.33 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]
M2 (Mx1) Sqrt [  6.31 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]
M3 (Mx2) Sqrt [  3.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]
M4 (Mx3) Sqrt [  2.42 × ∆ T × (w - 0.016)[2 ]× ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]
M5 (Mx4) Sqrt [  1.85 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]
M6 (My1) Sqrt [  2.52 × ∆ T × (w - 0.020)[2] × ( w - 0.020 + 2.370 ) / ( w - 0.020 + 0.0443 ) ]
M7 (My2) Sqrt [  2.29 × ∆ T × (w - 0.020)[2] × ( w - 0.020 + 2.605 ) / ( w - 0.020 + 0.0443 ) ]

###### 11.3.4.3.7 Maximum Root-Mean-Square Current for LK Dielectrics (1P9M M1MxMr process)

|Metal level|I (mA) rms|
|---|---|
|M1|Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (My1)|Sqrt [ 2.52 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.370 ) / ( w - 0.020 + 0.0443 ) ]|
|M7 (My2)|Sqrt [ 2.29 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.605 ) / ( w - 0.020 + 0.0443 ) ]|


###### Table 11.3.19
Metal level Irms (mA)

M1 Sqrt [ 18.33 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.352 ) / (
M2 (Mx1) Sqrt [  6.31 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.417 ) / (
M3 (Mx2) Sqrt [  3.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.751 ) / (
M4 (Mx3) Sqrt [  2.42 × ∆ T × (w - 0.016)[2 ]× ( w - 0.016 + 1.085 ) / (
M5 (Mx4) Sqrt [  1.85 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.420 ) / (
M6 (Mx5) Sqrt [  1.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.754 ) / (
M7 (Mx6) Sqrt [  1.26 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 2.089 ) / (
M8 (Mr1) Sqrt [  6.07 × ∆ T × (w - 0.020)[2] × ( w - 0.020 + 2.458 ) / (
M9 (Mr2) Sqrt [  4.98 × ∆ T × (w - 0.020)[2] × ( w - 0.020 + 3.001 ) / (

###### Table 11.3.20 Example Root-Mean-Square Current for ∆T = 5°C
Metal level Irms (mA)

|g Table 11.3.19|C C gha 9|
|---|---|
|Metal level|h I (mA) rms|
|M1|C a i Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|o I Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|n C f Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|i d Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|T e e Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mx5)|1 c n Sqrt [ 1.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]|
|M7 (Mx6)|2 h t Sqrt [ 1.26 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]|
|M8 (Mr1)|8 i . a Sqrt [ 6.07 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]|
|M9 (Mr2)|5 1 & l 7 Sqrt [ 4.98 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 3.001 ) / ( w - 0.020 + 0.0443 ) ]|

|Table 11.3.20|nfo 23 Ind. 0/09/ 0 Example Root-Mean-Square Current for ∆T = 5°C|
|---|---|
|Metal level|d 9 o . I (mA) rms|
|M1|/ r 2 P Sqrt [ 91.63 × (w – 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|m 0 r Sqrt [ 31.55 × (w – 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|1 o a Sqrt [ 17.50 × (w – 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|2 t m i Sqrt [ 12.11 × (w – 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|o Sqrt [ 9.26 × (w – 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mx5)|o n t Sqrt [ 7.49 × (w – 0.016)2 × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]|
|M7 (Mx6)|i o Sqrt [ 6.29 × (w – 0.016)2 × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]|
|M8 (Mr1)|n Sqrt [ 30.37 × (w – 0.020)2 × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]|
|M9 (Mr2)|Sqrt [ 24.88 × (w – 0.020)2 × ( w - 0.020 + 3.001 ) / ( w - 0.020 + 0.0443 ) ]|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 429 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.3.4.3.8 Maximum Root-Mean-Square Current for LK Dielectrics (other metallization options, M1MxMr process)

 Table 11.3.19 and 11.3.20 apply to 1P9M process. For other metallization options, please use Irms of M8 and M9 as the first and second Mr, respectively.


###### For example, 1P7M with M2 ~ M6 as Mx, and M7 as Mr, the Irms rules are: Table 11.3.21
Metal level Irms (mA)

M1 Sqrt [ 18.33 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.352 ) / ( w
M2 (Mx1) Sqrt [  6.31 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.417 ) / ( w
M3 (Mx2) Sqrt [  3.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.751 ) / ( w
M4 (Mx3) Sqrt [  2.42 × ∆ T × (w - 0.016)[2 ]× ( w - 0.016 + 1.085 ) / ( w
M5 (Mx4) Sqrt [  1.85 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.420 ) / ( w
M6 (Mx5) Sqrt [  1.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.754 ) / ( w
M7 (Mr1) Sqrt [  6.07 × ∆ T × (w - 0.020)[2] × ( w - 0.020 + 2.458 ) / ( w

###### Another example, 1P7M with M2 ~ M5 as Mx, M6 and M7 as Mr, the Irms rules are: Table 11.3.22
Metal level Irms (mA)

|Metal level|I (mA) rms|
|---|---|
|M1|Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|S M3 (Mx2)|T Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|h M4 (Mx3)|S Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|a n M5 (Mx4)|M Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mx5)|g Sqrt [ 1.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]|
|M7 (Mr1)|C h Sqrt [ 6.07 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]|

|Metal level|C f I (mA) rms|
|---|---|
|M1|i T d Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|e e Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|1 c n 2 Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|h t 8 i Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|. a 5 Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mr1)|1 & l 7 0 Sqrt [ 6.07 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ] I|
|M7 (Mr2)|/ I n 2 n Sqrt [ 4.98 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 3.001 ) / ( w - 0.020 + 0.0443 ) ]|


###### 11.3.4.3.9 Maximum Root-Mean-Square Current for LK Dielectrics (1P9M M1MxMzMu process)

 Table 11.3.23
Metal level Irms (mA)


M1 Sqrt [ 18.33 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]
M2 (Mx1) Sqrt [ 6.31 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]
M3 (Mx2) Sqrt [ 3.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]
M4 (Mx3) Sqrt [ 2.42 × ∆ T × (w - 0.016)[2 ]× ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]
M5 (Mx4) Sqrt [ 1.85 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]
M6 (Mx5) Sqrt [ 1.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]
M7 (Mx6) Sqrt [ 1.26 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]
M8 (Mz1) Sqrt [ 4.37 × ∆ T × (w - 0.020)[2] × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]
M9 (Mu) Sqrt [ 13.60 × ∆ T × (w - 0.020)[2] × ( w - 0.020 + 2.898 ) / ( w - 0.020 + 0.0443 ) ]

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 430 of 705
whole or in part without prior written permission of TSMC.

|Metal level|o I (mA) rms|
|---|---|
|M1|o n t Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|i Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|o Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|n Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|C Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mx5)|e Sqrt [ 1.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]|
|M7 (Mx6)|n Sqrt [ 1.26 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]|
|M8 (Mz1)|t e Sqrt [ 4.37 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]|
|M9 (Mu)|Sqrt [ 13.60 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.898 ) / ( w - 0.020 + 0.0443 ) ]|


-----

###### Table 11.3.24 Example Root-Mean-Square Current for ∆T = 5°°°°C
Metal level Irms (mA)

M1 Sqrt [ 91.63 × (w – 0.016)[2] × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]
M2 (Mx1) Sqrt [ 31.55 × (w – 0.016)[2] × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]
M3 (Mx2) Sqrt [ 17.50 × (w – 0.016)[2] × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]
M4 (Mx3) Sqrt [ 12.11 × (w – 0.016)[2 ]× ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]
M5 (Mx4) Sqrt [  9.26 × (w – 0.016)[2] × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]
M6 (Mx5) Sqrt [  7.49 × (w – 0.016)[2] × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]
M7 (Mx6) Sqrt [  6.29 × (w – 0.016)[2] × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]
M8 (Mz1) Sqrt [ 21.85 × (w – 0.020)[2] × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]
M9 (Mu) Sqrt [ 68.00 × (w – 0.020)[2] × ( w - 0.020 + 2.898 ) / ( w - 0.020 + 0.0443 ) ]

###### If the metal scheme is 1P6M with M1 + 3Mx+Mz+Mu, then useM1, Mx1 ~ Mx3, Mz1 and Mu.

|Metal level|I (mA) rms|
|---|---|
|M1|Sqrt [ 91.63 × (w – 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|Sqrt [ 31.55 × (w – 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|Sqrt [ 17.50 × (w – 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|Sqrt [ 12.11 × (w – 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|Sqrt [ 9.26 × (w – 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mx5)|Sqrt [ 7.49 × (w – 0.016)2 × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]|
|M7 (Mx6)|Sqrt [ 6.29 × (w – 0.016)2 × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]|
|M8 (Mz1)|Sqrt [ 21.85 × (w – 0.020)2 × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]|
|S M9 (Mu)|T Sqrt [ 68.00 × (w – 0.020)2 × ( w - 0.020 + 2.898 ) / ( w - 0.020 + 0.0443 ) ]|


###### 11.3.4.3.10 Maximum Root-Mean-Square Current for LK Dielectrics (other metallization options, M1MxMzMu process)

 Table 11.3.23 and 11.3.24 apply to 1P9M process. For other metallization options, please use Irms of M8 as Mz and M9 as Mu.


###### For example, 1P7M with M2 ~ M5 as Mx, M6 as Mz, and M7 as Mu, the Irms rules are: Table 11.3.25
Metal level Irms (mA)

M1 Sqrt [ 18.33 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]
M2 (Mx1) Sqrt [ 6.31 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]
M3 (Mx2) Sqrt [ 3.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]
M4 (Mx3) Sqrt [ 2.42 × ∆ T × (w - 0.016)[2 ]× ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]
M5 (Mx4) Sqrt [ 1.85 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]
M6 (Mz1) Sqrt [ 4.37 × ∆ T × (w - 0.020)[2] × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]
M7 (Mu) Sqrt [ 13.60 × ∆ T × (w - 0.020)[2] × ( w - 0.020 + 2.898 ) / ( w - 0.020 + 0.0443 ) ]

###### Table 11.3.26 Example Root-Mean-Square Current for ∆T = 5°°°°C
Metal level Irms (mA)

|Metal level|c n 2 I (mA) rms|
|---|---|
|M1|h t 8 i Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|. a 5 1 Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ] l|
|M3 (Mx2)|& 7 0 Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ] I|
|M4 (Mx3)|/ I n 2 n Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|0 3 f d Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mz1)|9 o / . r Sqrt [ 4.37 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]|
|M7 (Mu)|2 P m Sqrt [ 13.60 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.898 ) / ( w - 0.020 + 0.0443 ) ]|

|Metal level|2 t m I (mA) rms|
|---|---|
|M1|o Sqrt [ 91.63 × (w – 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|t Sqrt [ 31.55 × (w – 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|i o Sqrt [ 17.50 × (w – 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|n Sqrt [ 12.11 × (w – 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|Sqrt [ 9.26 × (w – 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mz1)|C Sqrt [ 21.85 × (w – 0.020)2 × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]|
|M7 (Mu)|e Sqrt [ 68.00 × (w – 0.020)2 × ( w - 0.020 + 2.898 ) / ( w - 0.020 + 0.0443 ) ]|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 431 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.3.4.3.11 Maximum Root-Mean-Square Current for LK Dielectrics (1P8M M1MxMu process)

 Table 11.3.27
Metal level Irms (mA)


M1 Sqrt [ 18.33 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]
M2 (Mx1) Sqrt [ 6.31 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]
M3 (Mx2) Sqrt [ 3.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]
M4 (Mx3) Sqrt [ 2.42 × ∆ T × (w - 0.016)[2 ]× ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]
M5 (Mx4) Sqrt [ 1.85 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]
M6 (Mx5) Sqrt [ 1.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]
M7 (Mx6) Sqrt [ 1.26 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]
M8 (Mu) Sqrt [ 16.04 × ∆ T × (w - 0.020)[2] × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]

###### Table 11.3.28 Example Root-Mean-Square Current for ∆T = 5°°°°C
Metal level Irms (mA)

M1 Sqrt [ 91.63 × (w – 0.016)[2] × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]
M2 (Mx1) Sqrt [ 31.55 × (w – 0.016)[2] × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]
M3 (Mx2) Sqrt [ 17.50 × (w – 0.016)[2] × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]
M4 (Mx3) Sqrt [ 12.11 × (w – 0.016)[2 ]× ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]
M5 (Mx4) Sqrt [ 9.26 × (w – 0.016)[2] × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]
M6 (Mx5) Sqrt [ 7.49 × (w – 0.016)[2] × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]
M7 (Mx6) Sqrt [ 6.29 × (w – 0.016)[2] × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]
M8 (Mu) Sqrt [ 80.2 × (w – 0.020)[2] × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]

###### 11.3.4.3.12 Maximum Root-Mean-Square Current for LK Dielectrics (other metallization options, M1MxMu process)

|Metal level|I (mA) rms|
|---|---|
|M1|Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|S M6 (Mx5)|T Sqrt [ 1.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]|
|h M7 (Mx6)|S Sqrt [ 1.26 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]|
|a M8 (Mu)|Sqrt [ 16.04 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]|

|g Table 11.3.28|C C gh 8 Example Root-Mean-Square Current for ∆T = 5°°°°C|
|---|---|
|Metal level|h I (mA) rms|
|M1|C a Sqrt [ 91.63 × (w – 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|i o Sqrt [ 31.55 × (w – 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ] I|
|M3 (Mx2)|n C Sqrt [ 17.50 × (w – 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|f i Sqrt [ 12.11 × (w – 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|T d Sqrt [ 9.26 × (w – 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mx5)|e e 1 Sqrt [ 7.49 × (w – 0.016)2 × ( w - 0.016 + 1.754 ) / ( w - 0.016 + 0.0443 ) ]|
|M7 (Mx6)|c n 2 t Sqrt [ 6.29 × (w – 0.016)2 × ( w - 0.016 + 2.089 ) / ( w - 0.016 + 0.0443 ) ]|
|M8 (Mu)|h 8 i . a Sqrt [ 80.2 × (w – 0.020)2 × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]|


###### Table 11.3.27 and 11.3.28 apply to 1P8M process. For other metallization options, please use Irms of M8 as Mu.

 For example, 1P6M with M2 ~ M5 as Mx, and M6 as Mu, the Irms rules are: Table 11.3.29
Metal level Irms (mA)


M1 Sqrt [ 18.33 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]
M2 (Mx1) Sqrt [ 6.31 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]
M3 (Mx2) Sqrt [ 3.50 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]
M4 (Mx3) Sqrt [ 2.42 × ∆ T × (w - 0.016)[2 ]× ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]
M5 (Mx4) Sqrt [ 1.85 × ∆ T × (w - 0.016)[2] × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]
M6 (Mu) Sqrt [ 16.04 × ∆ T × (w - 0.020)[2] × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]

###### Table 11.3.30 Example Root-Mean-Square Current for ∆T = 5°°°°C
Metal level Irms (mA)

M1 Sqrt [ 91.63 × (w – 0.016)[2] × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]
M2 (Mx1) Sqrt [ 31.55 × (w – 0.016)[2] × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]
M3 (Mx2) Sqrt [ 17.50 × (w – 0.016)[2] × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]
M4 (Mx3) Sqrt [ 12.11 × (w – 0.016)[2 ]× ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]
M5 (Mx4) Sqrt [ 9.26 × (w – 0.016)[2] × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]
M6 (Mu) Sqrt [ 80.2 × (w – 0.020)[2] × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 432 of 705
whole or in part without prior written permission of TSMC.

|Metal level|m i o I (mA) rms|
|---|---|
|M1|o n Sqrt [ 18.33 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|t Sqrt [ 6.31 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ] i|
|M3 (Mx2)|o Sqrt [ 3.50 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|n Sqrt [ 2.42 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|Sqrt [ 1.85 × ∆ T × (w - 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mu)|C Sqrt [ 16.04 × ∆ T × (w - 0.020)2 × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]|

|Metal level|t e I (mA) rms|
|---|---|
|M1|Sqrt [ 91.63 × (w – 0.016)2 × ( w - 0.016 + 0.352 ) / ( w - 0.016 + 0.0443 ) ]|
|M2 (Mx1)|Sqrt [ 31.55 × (w – 0.016)2 × ( w - 0.016 + 0.417 ) / ( w - 0.016 + 0.0443 ) ]|
|M3 (Mx2)|Sqrt [ 17.50 × (w – 0.016)2 × ( w - 0.016 + 0.751 ) / ( w - 0.016 + 0.0443 ) ]|
|M4 (Mx3)|Sqrt [ 12.11 × (w – 0.016)2 × ( w - 0.016 + 1.085 ) / ( w - 0.016 + 0.0443 ) ]|
|M5 (Mx4)|Sqrt [ 9.26 × (w – 0.016)2 × ( w - 0.016 + 1.420 ) / ( w - 0.016 + 0.0443 ) ]|
|M6 (Mu)|Sqrt [ 80.2 × (w – 0.020)2 × ( w - 0.020 + 2.458 ) / ( w - 0.020 + 0.0443 ) ]|


-----

###### 11.3.4.4 Peak Current
 Ipeak = max ( | I (t) | ) Ipeak is the current at which a metal line undergoes excessive Joule heating and can begin to melt. This current should be used infrequently.  The limit for the peak current, Ipeak, can be calculated by using the following formula:


###### r is the duty ratio, which is equal to the pulse duration divided by the period,

 [t] D r =
 τ


###### where Ipeak_DC is provided in the following table. In the table, w (in µm) represents the width of the metal line. Note : the above equation is only applicable for frequency larger than 1 MHz and r larger than 0.05.
 Table 11.3.31
Metal
Ipeak_DC (mA)
Level

M1 36.0 × (w-0.016)
Mx 22.0 × (w-0.016)
My 35.0 × (w-0.020)
Mz 63.0 × (w-0.020)
Mr 87.5 × (w-0.020)
Mu 99.0 × (w-0.020)

###### The Ipeak rule applies to the periodic AC or pulsed DC signals.  For a single event high current pulse or signals which cannot be specified by duty ratio, please follow the ESD guidelines in Chapter 10. 

 The Ipeak rules provided in this section are applicable to signals with a pulse width (tD) of less than 1µsec. No temperature adjustment factor for the Irms and Ipeak is given. The Irms and Ipeak of contacts and vias do not include because the heating in contacts and vias is negligible and is usually determined by metal or substrate. If the metal width is increased to some extent and only one via is used in that metal, then the heating in the via cannot be considered negligible. However, if the design follows the SM rules, via heating can be negligible. Please follow the VIAx.R.2~VIAx.R.6, VIAy.R2~VIAy.R6,  VIAz.R.2~VIAz.R.3, and VIAr.R.2~VIAr.R.3 rules to make sure that the via heating is not a problem.

|Table 11.3.31|C T 1|
|---|---|
|Metal Level|T Ipeak_DC (mA)|
|M1|36.0 × (w-0.016)|
|Mx|22.0 × (w-0.016)|
|My|35.0 × (w-0.020)|
|Mz|1 63.0 × (w-0.020)|
|Mr|87.5 × (w-0.020)|
|Mu|99.0 × (w-0.020)|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 433 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.3.5 AP RDL Current Density (EM) Specification 11.3.5.1 Maximum DC Current
 Jmax is maximum DC current allowed per um of AP RDL metal line width or per CB via. The number is based on 0.1% point of measurement data at 10% resistance increase after 100K hours of continuous operation at 110°C. Use the following table to calculate Imax if the junction temperature differs from 110°C. Table 11.3.32
Temperature 85°C 90°C 95°C 100°C 105°C 110°C 115°C 120°C 125°C
Rating factor of 1.800 1.623 1.466 1.329 1.151 1.000 0.872 0.764 0.671
Imax

|Table 11.3.32|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|Temperature|85°C|90°C|95°C|100°C|105°C|110°C|115°C|120°C|125°C|
|Rating factor of S Imax|1.800|1.623|1.466|1.329|1.151|1.000|0.872|0.764|0.671|


###### For example, Jmax (at 125°C) = 0.671 × Jmax (at 110°C)
 If the junction temperature is below 85°C, please use the rating factor (1.800) at 85°C or contact with TSMC reliability.
 11.3.5.2 Maximum DC Current for AP RDL Metal (AP RDL) Lines (Tj = 110°°°°C)


###### The table provides the maximum allowed DC current, Imax for each of the metal wiring levels at junction temperature of 110°C. In the table, w (in µm) represents the width of the metal line. Table 11.3.33
Metal Wiring
Imax (mA) RDL Thickness
Level

AP RDL 2.7 × w 14.5K Å

AP RDL 5.21 × w 28K Å

###### 11.3.5.3 Maximum DC Current for AP RDL (RV) Vias (Tj = 110°°°°C)

|Metal Wiring Level|e 1 c Imax (mA)|e n 2 RDL Thickness|
|---|---|---|
|AP RDL|h . 2.7 × w|t 8 i 14.5K Å|
|AP RDL|1 5.21 × w|a 5 l 28K Å|


###### The table provides the maximum allowed DC current, Imax for each of the contact and via at junction temperature of 110°C. In the table, the sizes of contact and via are also noted. Table 11.3.34
Interlevel
Connection Imax (mA) Size

RV 7 per RV 3 × 3 µm[2]

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 434 of 705
whole or in part without prior written permission of TSMC.

|Table 11.3.34|Col2|Col3|om 12|
|---|---|---|---|
|Interlevel Connection|Imax (mA)||m Size|
|RV|7|per RV|2 3 × 3 µm|


-----

###### 11.3.6 N65/N55 AP RDL AC Operation
 The general terminology for AlCu RDL is the same as Cu interconnects. The following table provides the maximum Irms allowed for AlCu RDL at a junction temperature of 110°C. In the table, w (in µm) represents the width of the RDL line and ∆ T (°C) is the temperature rise due to Joule heating. Table 11.3.35

|Metal level|Irms (mA)|RDL Thickness|
|---|---|---|
|AP RDL|Sqrt [ 2.62 × ∆ T × w × ( w + 3.397 ) ]|14.5K Å|
|S AP RDL|Sqrt [ 5.06 × ∆ T × w × ( w + 3.397 ) ]|28K Å|


###### The Ipeak rule for AP RDL is 58 mA/um for RDL thickness = 14.5 KA. The Ipeak rule for AP RDL is 112 mA/um for RDL thickness = 28.0 KA.

 11.3.7 Poly Current Density Specifications 


###### The maximum current density for poly resistor (unsilicided) is 0.5 mA/µm at a junction temperature of 110°C.  This density is calculated using 0.1% point of measurement data at a 5% resistance increase after 100K hours of continuous operation.

 Use the following table to calculate Imax if the junction temperature differs from 110°C. For a junction temperature below 105°C, use the rule at 105°C.  Table 11.3.36

|Junction temperature|1 105°C|110°C|& 125°C|
|---|---|---|---|
|Rating factor of Jmax|1.03|0 / 1.00|I 0.927|


###### For example, Imax (at 125°C) = 0.927 × Imax (at 110°C).  This rule is applicable to N+, and P+ unsilicided poly resistors.

 For silicided poly, the maximum DC current density is 6mA/um at a junction temperature of 110°C. This density is calculated using 0.1% point of measurement data at a 5% resistance increase after 100K hours of continuous operation.


###### 11.3.8 N65 Poly EM Joule heating Guidelines 11.3.8.1 Root-Mean-Square Current (Irms)
 The following table(1.1.1.1) provides the root-mean-square current (Irms) for poly. In this table, Wp (in µm) represents the drawn width of poly line and ∆ T (°C) is the temperature rise due to Joule heating effect. 
 Table 11.3.8.1.1 Wp: poly drawn width


###### poly Root-Mean-Square current (mA) unsilicided Sqrt [0.003709 x △T x Wp x (Wp + 1.02) ] silicided Sqrt [0.187 x △T x Wp x (Wp + 1.713) ]

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 435 of 705
whole or in part without prior written permission of TSMC.

|Table 11.3.8.1.|.1 Wp: poly drawn width|
|---|---|
|poly|Root-Mean-Square current (mA)|
|unsilicided|Sqrt [0.003709 x △T x Wp x (Wp + 1.02) ]|
|silicided|Sqrt [0.187 x △T x Wp x (Wp + 1.713) ]|


-----

###### Table 11.3.8.1.2 Example for the relationships of Irms (mA), poly width(μμμμm) and joule heating effect(∆∆∆∆T)  Irms for unsilicided poly (mA), Sqrt [0.003709 x △T x Wp x (Wp + 1.02) ] Poly width (μm) ∆T=10 ℃ ∆T=20 ℃ ∆T=30 ℃ ∆T=40 ℃ ∆T=50 ℃ ∆T=60 ℃ 0.5 0.168  0.237  0.291  0.336  0.375  0.411  1.0 0.274  0.387  0.474  0.547  0.612  0.670  2.0 0.473  0.669  0.820  0.947  1.058  1.159 
 Irms for silicided poly (mA), Sqrt [0.187 x △T x Wp x (Wp + 1.713) ] Poly width (μm) ∆T=10 ℃ ∆T=20 ℃ ∆T=30 ℃ ∆T=40 ℃ ∆T=50 ℃ ∆T=60 ℃ 0.5 1.438 2.034 2.491 2.877 3.216 3.523 1.0 2.252 3.185 3.901 4.505 5.037 5.517 2.0 3.726 5.270 6.454 7.453 8.333 9.128
 11.3.8.2 Ipeak
 The following table(11.3.8.2.1) provides the maximum Ipeak allowed for poly, In the table, Wp (in µm) represents the drawn width of poly line. 
 Table 11.3.8.2.1
poly Ipeak (mA)
unsilicided 1.875 * Wp
silicided 9.36 * Wp

###### 11.3.9 OD Current Density Specifications 

|Table 11.3.8.1.2 Example for the relationships of Irms (mA), poly width(μ μ μ μm) and joule heating effect(∆∆∆∆T)|Col2|Col3|Col4|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
|Irms for unsilicided poly (mA), Sqrt [0.003709 x △T x Wp x (Wp + 1.02) ]|||||||
|Poly width (μm)|∆T=10 ℃|∆T=20 ℃|∆T=30 ℃|∆T=40 ℃|∆T=50 ℃|∆T=60 ℃|
|0.5|0.168|0.237|0.291|0.336|0.375|0.411|
|1.0|0.274|0.387|0.474|0.547|0.612|0.670|
|2.0|0.473|0.669|0.820|0.947|1.058|1.159|

|Irms for silicided poly (mA), Sqrt [0.187 x △T x Wp x (Wp + 1.713) ]|Col2|Col3|Col4|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
|Poly width (μm)|∆T=10 ℃|∆T=20 ℃|∆T=30 ℃|∆T=40 ℃|∆T=50 ℃|∆T=60 ℃|
|S 0.5|T 1.438|2.034|2.491|2.877|3.216|3.523|
|h 1.0|S 2.252|3.185|3.901|4.505|5.037|5.517|
|a 2.0|M 3.726|5.270|6.454|7.453|8.333|9.128|

|poly|1 c n I (mA) peak|
|---|---|
|unsilicided|2 h t 1.875 * Wp|
|silicided|8 i . a 9.36 * Wp|


###### For diffusion (OD) unsilicided resistors and/or silicided interconnect, no Imax rule is given. Since diffusion (OD) is crystalline silicon with implantation, no electromigration or Joule heating problems occur. If the design follows contact, metal, and via current density rules, there will be no reliability concern for diffusion (OD).

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 436 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.4 Product Early Failure Rate Screening Guidelines
 The guidelines in this section can help you to improve product Early Failure Rate (EFR) either in wafer level or package level. Dynamic Voltage Stress (DVS) testing or low noise margin (LNM) testing methods at the wafer level could be applied for AlCu and pure Cu processes.


###### 11.4.1 Wafer Level Screening
 TSMC’s wafer level screening methodology includes DVS stress and LNM methods.  11.4.1.1 Wafer-Level Screening - DVS


###### TSMC recommend you to check the following items before DVS screening: 1. DVS stress voltage cannot apply on circuitry with voltage regulator to avoid unnecessary damage. 2. DVS stress voltage cannot apply on analog circuitry. 3. Try to avoid spiking noise signal during DVS stress.

 11.4.1.1.1 Stress Voltaeg Setting


###### Schmoo plot verification prior to formal stress is recommended for stress voltage settings. You should avoid introducing any artificial damage (for example, latch-up, EOS, localized over-stress, and so on).  After the stress test, it is recommended that the you verify the correlation between product burn-in result and wafer level screening data.

 11.4.1.1.2 Stress Time


###### A stress duration of 500 ms to 1000 ms has proven to be effective. You needs to compare that effectiveness against the costs of testing before finalizing the stress time.

 11.4.1.1.3 Screening Criteria


###### You can choose any one of the following criteria. The following criteria should correlate to package level burn in failure rate and define the acceptance specification. 1. Tightened Isb: Defined by the Isb cumulated distribution plot from production lots.  2. Delta Isb: Defined by the delta Isb cumulated distribution plot 3. Low voltage or high frequency functionality test: Defined by Vccmin or scan like test
 11.4.1.2 Wafer-Level Screening - LNM
 It has been demonstrated that devices with low noise margins (LNM) are reliably weaker parts. Reliably weaker parts can be identified successfully by comparing CP sort bin (speed, data retention, and Vccmin) degradation between the ambient temperature and the high temperature (HT). TSMC recommend you to check the following items before LNM screening: 1. Be sure of Isb or Iddq current specifications available at high temperature.  2. Be sure of product can be operated at a high temperature and have toggle test pattern. 3. Be sure of speed index or Vddmin datalog could be extracted as a reliability assessment parameter. 4. Be sure of testing hardware setup like probe card and tester environment were stable and reliable for high temperature testing.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 437 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.4.1.2.1 HT Temperature Setting

 HT screening without artificial damage greatly depends on the product design windows or margins at HT.  These windows or margins need to be checked by wafer sorting


###### 11.4.1.2.2 Stress Duration

 A temperature of 85°C can increase device gate leakage (Ig) by 8% ~ 10% and, thus, narrow down the noise margin. You need to judge the reliability requirements and design a balanced test regime that avoids unnecessary over-stress to the product. Please consult TSMC before implementing this method. 


###### 11.4.1.2.3 Screening Criteria

 1. Tightened Vddmin: The tailing parts in a Vddmin distribution are dice with the lowest LNM. A tight Vddmin specification is defined by the Vddmin distribution plot of the production lots. STD+3 sigma is recommended. 2. Delta speed: A delta of speed is defined by the delta speed distribution plot of the production lots. 3. Functional test screening: High temperature narrows the noise margin. Thus, the function test at HT directly screens out dice with the LNM.


###### 11.4.2 Package-Level Screening – Product Burn-In
 Recommendations: 1. Voltage: 1.4 × Vcc to core; 1.1 × Vcc to I/O and Vih. 2. Temperature: Depends on the product transistor counts and burn-in patterns design. To avoid thermal run away, you should estimates the whole chip leakage by using a specific burn in pattern and check the thermal resistance of package material before setting this temperature. 3. Pattern: ATPG (Automatic Test Pattern Generation) or the scan pattern with the highest transistor coverage is recommended. 4. Duration: Less than 6 hours or judging from bathtub curve to meet specific product early failure rate criteria.


###### 11.4.3 Soft Error Rate
 TSMC follows JEDEC’s JESD89 in the domain of SER. So the definition, test methodology, FIT calculation and so on will follow the description in JESD89. Introduction Soft errors are nondestructive functional errors induced by energetic ion strikes. Soft errors are a subset of single event effects (SEE), and include single-event upsets (SEU), multiple-bit upsets (MBU), single-event functional interrupts (SEFI), single-event transients (SET) that, if latched, become SEU, and single-event latch- up (SEL) where the formation of parasitic bipolar action in CMOS wells induce a low-impedance path between power and ground, producing a high current condition (SEL can also cause latent and hard errors).
 In general, soft errors may be induced by alpha particles emitted from radioactive impurities in materials nearby the sensitive volume, such as packaging, solder bumps, etc., and by highly ionizing secondary particles produced from the reaction of both thermal and high-energy terrestrial neutrons with component materials. 


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 438 of 705
whole or in part without prior written permission of TSMC.


-----

###### There are two fundamental methods to determine a product’s SER. One is to test a large number of actual production devices for a long enough period of time (weeks or months) until enough soft errors have been accumulated to give a reasonably confident estimate of the SER. This is generally referred to as a real-time or unaccelerated SER testing. Real-time testing has the advantage of being a direct measurement of the actual product SER requiring no extrapolation, assumptions, or special experimental structures, equipment, etc. (provided the test is performed in a building location similar to the actual use environment). However, Real- time testing requires expensive systems monitoring hundreds or thousands of devices in parallel, for long periods of time.
 The other method commonly employed to allow more rapid SER estimations and to clarify the source of errors is accelerated-SER (ASER) testing. In ASER testing, devices are exposed to a specific radiation source whose intensity is much higher than the ambient levels of radiation the device would normally encounter. ASER allows useful data to be obtained in a fraction of the time required by real-time, unaccelerated real-time testing. Only a few units are needed and complete evaluations can often be done in a few hours or days instead of weeks or months. The disadvantages of ASER are that the results must be extrapolated to use conditions and that several different radiation sources must be used to ensure that the estimation accounts for soft errors induced by both alpha particle and cosmic-ray-neutron events.  TSMC’s soft errors measurement, including alpha and neutron, are ASER that follows JEDEC Standard (JESD89).
 11.4.3.1 Alpha SER
 Introduction Uranium and thorium impurities found in trace amounts in the various production and packaging materials emit alpha particles. Alpha particles are strongly ionizing, so those that impinge on the active device create bursts of free electron-hole pairs in the silicon. This charge disruption can be collected at pn junctions (much like charge created by light), producing a current spike (noise pulse) in the circuit. These current spikes can be large enough to alter the data state on some circuits. The alpha flux is independent of altitude, and is only a function of the type, location, and amount radioactive impurities present in the component or its package.

 11.4.3.1.1 Alpha Source


###### Different types of alpha sources can be used to simulate the alpha emission from uranium and thorium impurities. Here is the information of the alpha source used in TSMC. Source : [241]Am Energy : 5.4MeV Activity : 3722.2 Bq (=0.1006uCi) Area : 1320.25 mm² Alpha particle source Flux : 2.819/mm[2]-sec (= Activity / Area) Packaged component alpha Flux : 27.8E-10 /mm[2]-sec or 0.001 c/cm[2]-h G factor : Calculated from the die size and DUT-to-alpha source space. Acceleration factor : G * (Alpha particle source Flux / Packaged component alpha Flux)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 439 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.4.3.1.2 Test Condition

 11.4.3.1.2.1 Packaging for alpha particle testing
 Unlike real-time and accelerated neutron and proton test methods where the package type is not critical, for accelerated alpha particle testing the DUT’s surface must be directly exposed to the isotope source without any intervening solid material and with a minimal air gap.
 Recommended DUT package types are the ceramic dual-in-line (CERDIP) or pin-grid array (CERPGA) package. Certainly, other package types that offer access to the top surface of the chip can also be used but these types in particular are mechanically robust particularly when used with zero-insertion force (ZIF) sockets allowing reliable loading and unloading over many cycles.
 The die should be mounted and wirebonded within the well or cavity such that the surface of the die is as close as possible to the top surface of the package without anything, such as the bond wires, projecting above this plane. This configuration is required to minimize the alpha source-to-die spacing, while providing a convenient indexing surface for the isotope source. The metal lid for the package should be installed with tape to protect the DUT between tests.
 f the product to be tested is already encapsulated in a plastic package, the material over the die must be etched back to fully expose the active area. If the manufacturer’s packaging includes an alpha shielding layer, typically polyimide, over the surface of the die, this must be left in place at full thickness for accurate testing. In this case it is best to have unpackaged, but coated, samples of the DUT provided by the manufacturer for alpha testing, rather than attempting to etch back the existing packaging material. Lead-over-chip (LOC) packages are not suitable since the lead frame shadows a large portion of the device. FC packages with solder bumps distributed over the face of the die are also not suitable for the same reason.


###### 11.4.3.1.2.2 Test pattern
 The basic test pattern for all memory circuits is a logical checkerboard, alternating by address and bit. If detailed layout information for the DUT is available, a physical checkerboard is also useful. A determination of the best test pattern is left to the discretion of the tester, but must be documented in the test report.
 The use of physical data patterns, i.e. patterns that are related to the actual layout of the DUT, rather than the logical addressing are recommended where possible. These patterns may provide insight into the ionizing radiation sensitivity of the DUT. Because layout information is generally proprietary only DUT manufacturers would generally be expected to be able to meet this recommendation.
 Some devices, particularly dynamic RAMs (DRAMS) and logic elements often have a “preferred” soft-error failure, either 0 → 1 or 1 → 0. The selected test pattern must consider this possibility in its design. For testing when there is no a priori knowledge of the device the test pattern should balance the number of 0’s and 1’s. If the relative failure rates are known, perhaps from previous test experience, the test pattern can be adjusted to improve statistics of the less likely transition. The use of an unbalanced test pattern must be described fully in the final report and data analysis.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 440 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.4.3.1.3 FIT Calculation

 To determine the actual field product failure rate from soft errors requires extrapolating the accelerated test results to the nominal use conditions. The product SER under normal use conditions can be obtained by multiplying the observed SER (rate of soft errors) during the accelerated testing by the ratio of the alpha particle flux reaching the DUT active device area under normal use conditions and the alpha flux reaching the DUT active device areas during the test according to the following equation. 


###### ASER Unaccelerated Alpha Particle SER = Acceleration _ factor

 Where ASER is the soft error rate obtained from the DUT during accelerated testing, and Acceleration_factor is calculated in the section of 11.4.3.1.1. As mentioned earlier, since the accelerated source uses an alpha particle source with a flux that is significantly higher than the nominal package environment, this Acceleration_factor is in the range of 10[5] to 10[14] and consequently the unaccelerated SER will be significantly lower than the ASER observed during accelerated testing. This equation and method is not part of the actual requirement However, all alpha particle SER data must include a description of the assumption made for geometry factor along with all experimental parameters (e.g. source size, DUT active area, source-to-DUT spacing, etc.) that would enable an outside observer to verify that the assumptions used were valid.
 Finally, it is not uncommon to use dedicated test structures instead of the final product during accelerated testing. This is particularly true if in cases where a technology’s alpha-particle SER sensitivity is being determined prior to actual qualified production. It is recommended that alpha testing of at least a few actual production components be done following test chip data to ensure that the test chip used is representative of the SER sensitivity in actual products. 11.4.3.2 Cosmic (Neutron) SER
 Introduction Terrestrial cosmic rays, at sea level up to moderate altitudes, are dominated by neutrons, with some contributions from other particles like protons and pions. Neutrons interact with Si and other nuclei via strong nuclear interactions. These processes produce a variety of secondary particles - protons, neutrons, alpha particles and heavy recoil nuclei. Some of these secondary particles are strongly ionizing, so those that impinge on the active device create bursts of free electron-hole pairs in the silicon. This charge disruption can be collected at pn junctions (much like charge created by light), producing a current spike (noise pulse) in the circuit. These current spikes can be large enough to alter the data state on some circuits. This section deals with the method of determining a component’s sensitivity to high-energy neutron events from accelerated experiments. 


###### This section deals strictly with SER induced by high-energy neutron events. The high energy neutron flux is dependent on altitude, latitude, and solar activity

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 441 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.4.3.2.1 Neutron Beam Selection

 A spallation neutron source, such as the ICE House (formerly known as the Weapons Neutron Research, WNR) facility at the Los Alamos National or the TRIUMF Neutron Facility allows one to measure the SEU rate and derive an averaged SEU cross section. Because the neutrons produced from a spallation source cover a wide energy spectrum, the user cannot extract a SEU cross section at a specific energy from such measurements, but rather obtains the contribution of SEU events from neutrons of all energies within the spectrum. The major reason that a spallation neutron source is widely used is that the shape of the energy spectrum from this beam is similar to the spectrum of the terrestrial neutrons on the ground. In Figure 9-1, we compare the neutron spectra from the beams at Los Alamos and TRIUMF with the scaled neutron spectrum at ground level.
 The ICE House spectrum in Figure 9-1 is at the location of the LANL fission detector, which was at a point 19.97 meters down the flight path from the tungsten target. DUTs are located further down the flight path, so that the neutron flux will be reduced by the following ratio r²/(r+d)², where r is the distance to the detector (19.97 m in this case) and d is the distance between the detector and the DUT. At TRIUMF the spectrum in Figure 9-1 also applies at the location of the DUT so no correction needs to be made.
 When testing with a spallation neutron source, the SEUs recorded will be due primarily to the high energy (e.g.
 > 10 MeV) neutrons. The SEU contribution of the neutrons in the 1<E< 10 MeV range is small, < 10%, but these neutrons comprise ~40% of all neutrons > 1 MeV in the terrestrial spectrum (as can be seen in Fig. 11.4.1). Further, if a spallation neutron source is used that contains thermal neutrons, which is not true at   Los Alamos, care must be taken to subtract out the SEUs that are caused by the thermal neutrons.


1E+10

1E+9


1E+8

1E+7


1E+6

1E+5

|ech.|entia 128 ch.|a|
|---|---|---|
|Ground Spe ICE House ( 1 TRIUMF at 1 0|h t 8 i ctrum (Annex E)×3E8 . 5 a WNR) Measured Spectrum, 2005 & 7 00µA|m l|
|/|3 2 P . d n 0 I 2 / 9 0||
|Factor of 3E8 = 300×1E6, Factor 300: Flux at 40,000 Ft = 300× Factor 1E6: 1 Hr in WNR Beam~1E6|r 1 o 2 Flux at Ground Hrs at 40,000 Ft||
||||


1E+0 1E+1 1E+2 1E+3
###### Neutron Energy, MeV

 Figure 11.4.1: Comparison of Los Alamos and TRIUMF neutron beam spectra with terrestrial neutron spectrum


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 442 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.4.3.2.2 Basic Test Methodology

 The basic test methodology for memory arrays is storing a known data pattern in the array while the part is exposed to the accelerated beam and comparing the stored pattern that is present after the device has been irradiated. At some time during and/or after the exposure, the data is evaluated to identify the number of changes in the pattern as errors. Other circuits may have different tester requirements.


###### 11.4.3.2.3 FIT Calculation

 11.4.3.2.3.1 Cross-section and FIT calculation The cross-section defines the sensitivity of a device. The cross-section per bit is defined as σ=N/(F*C) where N is the total number of errors, F is the fluence and C is the number of bits of the tested memory. In this document the cross-section is given in cm²/bit. Since the WNR neutron beam has a neutron energy spectrum very similar to that of the terrestrial neutron energy spectrum, the cross-section per bit obtained at WNR can be used directly to estimate the terrestrial failure rate. According to the JEDEC specification, the FIT rate is calculated using the value of neutron flux for New-York City, fNYC =14 n/cm[2]/hour for neutrons with energy above 10 MeV. The FIT is calculated in TSMC’s report for a memory capacity of 1 Mbit. Thus, FIT is given by the following formula:
 FIT=σ*fNYC*10[9]*2[20] (errors / 10[9] hour / 1 Mbit)
 Where σ is the cross-section per bit given in cm²/bit, and fNYC is the flux given in n/cm[2]/hour. The FIT is calculated using the neutron flux for New-York City, and for a memory capacity of 1 Mbit. The neutron flux depends on the altitude and location.

 11.4.3.2.3.2 Accuracy of Result The accuracy of the measured cross-section is the sum of the following components: The error rate is generally described by a Poisson distribution, cf. appendix C.1 of JEDEC. The standard deviation depends on the number of errors observed. If N errors occur, the standard deviation is √N. Thus the cross-section accuracy is 1/√N.

 There are cases of interest where small numbers of events are observed (including the case where no events occur). The cross section can be bounded for such cases using the upper and lower counting events in the table below, extracted from appendix C.2 of JEDEC. In using this table, the first column is the actual number of events observed in the experiment. The upper and lower limits show how high (or low) the number of events could actually be if the experiment were continued for much longer time periods.  Accuracy of the fluence measurement for each run. This accuracy is better than 3% for the WNR facility.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 443 of 705
whole or in part without prior written permission of TSMC.


-----

95% confidence limit
Events Lower limit Upper limit
0 0.0 3.7
1 0.1 5.6
2 0.2 7.2
3 0.6 8.8
4 1.0 10.2
5 1.6 11.7
6 2.2 13.1
7 2.8 14.4
8 3.4 15.8
9 4.0 17.1
10 4.7 18.4
20 12.2 30.9
50 37.1 65.9
100 81.4 121.6
###### 11.4.3.3 Suggestion to Improve SER

 11.4.3.3.1 SER Mitigation Options

|Col1|95% confidence limit|Col3|
|---|---|---|
|Events|Lower limit|Upper limit|
|0|0.0|3.7|
|1|0.1|5.6|
|2|0.2|7.2|
|3|0.6|8.8|
|4|1.0|10.2|
|5|1.6|11.7|
|6|2.2|13.1|
|7|2.8|14.4|
|8|3.4|15.8|
|9|4.0|17.1|
|10|4.7|18.4|
|20|12.2|30.9|
|50|37.1|65.9|
|C 100|81.4|121.6|


###### Many papers discussed about SER mitigation options and some are experimented in TSMC. Here lists the SER mitigation options that have been published.
 Error Correction Codes: By far, the most effective method of dealing with soft errors in memory components is by employing additional circuitry for error detection and/or correction. Typically, error correction is achieved by adding extra bits to each data vector encoding the data so that the “information distance” between any two possible data vectors is, at least, three. Lager information distances can be achieved with more parity bits and additional circuitry – but in general, the single error correctin double error detection (SECDED) schemes are favored. In these systems, if a single error occurs (a change of plus or minus one in information space), there is no chance that the corrupted vector will be mistaken for its nearest neighbors (since the information distance is three). In fact, if two errors occur in the same “correction word”, a valid error vector will still be produced. The only limitation is that with two errors the error vector will not be unique to a single data value, thus only detection of double-bit errors is supported. There are two suggestions to make the ECC more reliable. First, scramble and interleaving must be taken into consideration. Physical adjacent bits should not map to the same logic word. Second, memory scrubbing can correct latent errors before they build up to cause uncorrectable errors. The combination of ECC and scrubbing gives a very high-reliable framework only area penalty must be concerned.
 Reduction of Alpha –Particle Upset: The effect of alpha-particle-induced upset in semiconductors has been know for over two decades due to trace contamination of Thorium and Uranium in the chip packaging materials and lead in the solder and flip-chip bumps. Unlike neutrons, the amount of alpha particles can be: 1) controlled by the process technology and 2) shielded from the sensitive areas of the chip. Low alpha particle mold compounds and thick polyimide coatings(>15μm) are used to shield the chip from package-induced alpha particles. For flip-chip-mounted devices, “keep-out” designs are used where the sensitive memory arrays are maintained at a sufficient distance so that alpha particles generated from the lead bumps must traverse large angles through the top layers (and therefore, significant material thickness) before they arrive at the sensitive volume of the circuit. Low alpha count lead can also be used, but but there is a significant increase in material cost for this isotopic purity.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 444 of 705
whole or in part without prior written permission of TSMC.


-----

###### Elimination of Borophosphosilicate Glass (BPSG): BPSG is used as a planarization and gettering layer immediately about the transistors. However, the [10]B isotope has a large capture cross section for thermal neutrons, which leads to energetic fission byproducts (a [7]Li recoil, an alpha particle, and a gamma ray) and increased SERs. The development of chemmechanicl polishing (CMP) techniques for planarization in deep submicrometer designs have largely replaced the need for BPSG in logic and SRAM processes, so SER due to thermal neutrons can be eliminated. 

 Added SRAM Capacitance: Addition of a metal-insulator-metal (MIM) node capacitor can reduce the SRAM cell-upset rate from high-energy neutrons by roughly an order of magnitude, but not eliminate cell upset altogether. However, there can also be a penalty on the write cycle of ~20 ps/fF. In TSMC, the 1T-MiM reduces SER FIT over one order of magnitude than 6T-SRAM in the same technology generation.


###### Triple Well Structure: Triple well structures have been widely used for both a better electrical isolation and a reduction of the nois originating from the substrate. As most actural devices are processed in a p- substrate, triple well is usually designated as deep n-well (DNW) or also n+ buried layer. DNW theoretically reduces the SER sensitivity as the electrons generated deep inside the substrate are more efficiently collected by the extended n buried zone and then better evacuated through n-well ties. Practically, DNW shows no improvement in TSMC 65nm SRAM.

 11.4.3.3.2 ECC & MBU


###### The Error Correcting Code(ECC) function is a very efficient way to reduce SER though the circuit area overhead is considerable. But there still is the limitation of ECC function. When the errors occur in the same multiplexer(MUX) under the same wordline(WL), it will become a uncorrectable error. As the bitcell area scales down, the occurence of uncorrectable error will increase due to the Multiple-Bit-Upset(MBU). The illustration below can explain this phenomenon.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 445 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.4.3.3.3 Design Suggestion for MBU

  In order to avoid the uncorrectable error due to MBU, TSMC has two suggestions. 1. Avoid Mirror type scramble layout. Please refer to the illustration below as an example. If the I/O boundary is hit, it will make the word uncorrectable, because ECC can’t correct 2(or more) errors in one word accessed. It’s recommended to avoid this type design.


###### MUX 1 2 … 15 16 16 15 ….  2 1 1 2 … 15 16


x x x x WLn

IO[0] IO[1] IO[2]

###### 2. Use MUX-8 or higher design  Please refer to the illustration below as an example. If one MBU possibly includes 5 adjacent fail bits, however, it happens in MUX-4 design. It will cause an uncorrectable error. For this issue, increasing the MUX number can raise the tolerance of MBU. Now the observed maximum adjacent bits number of one MBU due to neutron strike in N65 generation is 6. So it’s recommended to use MUX-8 or higher design.

|X X|1 2 … 15 16 16 15 …. 1 2 … 15 16 16 15 ….|Col3|Col4|1 2 … 15 16  2 1 1 2 … 15 16  2 1|Col6|
|---|---|---|---|---|---|
|||||||
|C|||xx xx C o|xx xx||
||n f i IIOO[[00]] IIOO[[11|||||


1  2   3  4


###### MUX


1  2   3  4 1  2   3  4


###### WLn


###### IO[0]


###### IO[1] IO[2]

|d. 09/2 1  2   3 1  2   3  4 1  2   3 1  2   3  4|Col2|Col3|Col4|Col5|f 3 d. P 1  2   3  4 3  4 1  2   3  4 3  4|Col7|Col8|
|---|---|---|---|---|---|---|---|
|2 1 0 2|||||m o r P|||
|||||xx|xx||o|
|||||||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 446 of 705
whole or in part without prior written permission of TSMC.


-----

###### 11.5 e-Reliability Model System Introduction
 The system objectives are to provide a simple, consistent and instant way to address your needs for reliability assessment in designing and production. TSMC provides a user-friendly reliability calculator on TSMC Online.


###### 11.5.1 What is the e-Reliability Model System?
 The system provides you reliability assessment for TSMC’s process technologies, that includes intrinsic and product-level reliability. A. Intrinsic reliability assessment: This includes gate oxide integrity (GOI), hot carrier injection (HCI), negative bias temperature instability (NBTI), electron migration (EM), and time depend dielectric breakdown of inter-metal dielectric (IMD- TDDB) B. Product-level reliability assessment: This includes early failure rate (EFR), long term failure rate (LTFR), and estimates of voltage overdrive capability, the impact of voltage overshoot on circuit reliability, and allowable junction temperature.


###### 11.5.2 Why the e-Reliability Model System?
 The e-Reliability model system will help you achieve built-in reliability design and attain their business goals by using 1. A simple and instant way to do circuit lifetime prediction. 2. A model to predict production failure rate. 3. A solution provider to customize voltage/temperature/layout configurations.


###### 11.5.3 Where to access the e-Reliability Model System?
 The e-Reliability model system is built into TSMC Online on the Web in the Quality & Reliability section. There are two ways to use this system: 1. From overall Reliability Assessment, which provides an estimate of circuit lifetime for a user-defined set of circuit operating conditions and transistor and interconnect layout geometry. 2. From advanced Reliability Assessment, which provides (a) Reliability assessment for individual failure items under a given set of circuit operating conditions and layout geometry. (b) Product-level reliability (EFR, LTFR) or voltage/temperature estimates, resulting from user level-defined operating conditions and die size.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 447 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12 Electrical Parameters Summary
 12.1  Available MOS transistors 12.2  Key parameters of MOS transistors in CLN65LP and CLN65LPHV 12.3  Key parameters of MOS transistors in CLN65G 12.4  Key parameters of MOS transistors in CLN65GP 12.5  Key parameters of MOS transistors in CLN65LPG 12.6  Key parameters of MOS transistors in CLN65ULP 12.7  Key parameters of MOS transistors in CLN55GP 12.8  Key parameters of MOS transistors in CLN55LP 12.9  Key parameters of bipolar transistors  12.10 Key parameters of junction diodes 12.11 Resistor model 12.12 Unsilicided N+/P+ poly resistors models 12.13 Unsilicided N+/P+ diffusion resistors models 12.14 Interconnect model 12.15 MIM capacitor model 12.16 MOM capacitor model 12.17 Inductor model 12.18 RF I/O PAD model
 All the dimensions in this chapter are wafer dimensions, unless specified otherwise. The electrical parameters are given for T=25°C, unless specified otherwise.  The electrical parameters in this chapter are dependent on the following documents. Please be sure to use the most update version for circuit design.

|e he most update version for circuit|Col2|en 128 ech. design.|entia|Col5|
|---|---|---|---|---|
|Technology||h 8 . 5 Core/IO|i a Doc NO.|Version|
|CLN65|1 LP|& 7 0 1.2V/2.5V|l I T-N65-CL-SP-009|V1.4|
|||I / n 1.2V/2.5V (HVMOS)|2 n T-N65-CL-SP-070|V1.1|
|||0 d 9 1.2V/3.3V|3 f o T-N65-CL-SP-040|V1.1|
||G|/ . 2 1.0V/1.8V|r T-N65-CL-SP-023|V1.3|
|||0 1.0V/2.5V|P r T-N65-CL-SP-020|m V1.3|
||GP|1 1.0V/1.8V|o T-N65-CL-SP-031|a t V1.3|
|||2 1.0V/2.5V|m T-N65-CL-SP-041|i o V1.3|
||LPG|1.0V(G), 1.2(LP)/ 2.5V|o T-N65-CL-SP-034|V1.0|
||ULP|1.0V/2.5V|t i T-N65-CL-SP-055|V1.2|
|CLN55|GP|1.0V/1.8V|o n T-N55-CL-SP-007|V1.2|
|||1.0V/2.5V|T-N55-CL-SP-010|V1.2|
||LP|1.2V/2.5V|T-N55-CL-SP-021|C e V1.1|
|CMN65|LP for MS|1.2V/2.5V|T-N65-CM-SP-002|n V1.4|
|||1.2V/2.5V (HVMOS)|T-N65-CL-SP-026-P1|t V1.0P1|
|||1.2V/3.3V|T-N65-CM-SP-014|V1.0|
||LP for RF|1.2V/2.5V|T-N65-CM-SP-007|V1.6|
|||1.2V/3.3V|T-N65-CM-SP-012|V1.4|
||GP for MS|1.0V/2.5V|T-N65-CM-SP-006|V1.3|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 448 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.1 Available MOS Transistors

 12.1.1 CLN65LP (1.2V)

|Col1|Model Name|Col3|Electric_Tox (Å)|Col5|Minimum Length (μm)|Col7|
|---|---|---|---|---|---|---|
||NMOS|PMOS|NMOS|PMOS|NMOS|PMOS|
|S 1.20V_Standard_Vt_MOS|nch|pch|26|28|0.06|0.06|
|T h 1.20V_High_Vt_MOS|nch_hvt|pch_hvt|26|28|0.06|0.06|
|S a 1.20V_Low_Vt_MOS|nch_lvt|pch_lvt|26|28|0.06|0.06|
|n g 1.20V_mLow_Vt_MOS|M nch_mlvt|pch_mlvt|26|28|0.06|0.06|
|h 2.50V_MOS|C nch_25|pch_25|56|59|0.28|0.28|
|a i 1.80V_MOS|C nch_18|pch_18|56|59|0.26|0.26|
|I 3.30V_MOS|o nch_33|n pch_33|56|59|0.5|0.4|
|C 2.5V over-drive 3.3V MOS|nch_25od33|f i pch_25od33|56|59|0.5|0.4|
|T 2.5V under-drive 1.8V MOS|nch_25ud18|d pch_25ud18|56|59|0.26|0.26|
|1.20V_Native_MOS|e c nch_na|e 1 n -|26|-|0.2|-|
|2.50V_Native_MOS|h nch_na25|2 8 -|t i 56|-|1.2|-|
|2.50V_Native_over-drive 3.3V_MOS|. 1 & nch_na25od33|5 7 -|a l 56|-|1.2|-|
|2.5/5.5V_High_Voltage_MOS|0 / nch_hv25_snw|I n pch_hv25_spw|I 2 56|n 59|0.85|0.6|


###### 12.1.2 CLN65LPHV (2.5V)

Model Name Electric_Tox (Å) Minimum Length (μm)

NMOS PMOS NMOS PMOS NMOS PMOS

2.50V_MOS nch_hv25_snw pch_hv25_spw 56 59 0.85 0.6

|Col1|1 Model Name|Col3|r o Electric_Tox (Å)|Col5|a Minimum Length (μm)|Col7|
|---|---|---|---|---|---|---|
||NMOS|2 PMOS|m NMOS|PMOS|t i NMOS|PMOS|
|2.50V_MOS|nch_hv25_snw|pch_hv25_spw|56|o 59|o n 0.85|0.6|


###### 12.1.3 CLN65G (1.0V)

Model Name Electric_Tox (Å) Minimum Length (

NMOS PMOS NMOS PMOS NMOS PMOS

1.0V_Standard_Vt_MOS nch pch 20.7 23 0.06 0.06

1.0V_High_Vt_MOS nch_hvt pch_hvt 20.7 23 0.06 0.06

1.8V MOS nch_18 nch_18 34.0 37.0 0.2
2.5V MOS nch_25 pch_25 56 59 0.28 0.28

1.0V_Native_MOS nch_na     - 20.7     - 0.2     
1.8V Native MOS nch_na18      - 34.0      - 0.8      2.5V_Native_MOS nch_na25     - 56     - 1.2     
The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 449 of 705
whole or in part without prior written permission of TSMC.

|Col1|Model Name|Col3|Electric_Tox (Å)|Col5|C Minimum Length (μm)|Col7|
|---|---|---|---|---|---|---|
||NMOS|PMOS|NMOS|PMOS|e NMOS|PMOS|
|1.0V_Standard_Vt_MOS|nch|pch|20.7|23|n t 0.06|0.06|
|1.0V_High_Vt_MOS|nch_hvt|pch_hvt|20.7|23|e 0.06|0.06|
|1.8V MOS|nch_18|nch_18|34.0|37.0|0.2|r 0.2|
|2.5V MOS|nch_25|pch_25|56|59|0.28|0.28|
|1.0V_Native_MOS|nch_na|-|20.7|-|0.2|-|
|1.8V Native MOS|nch_na18|-|34.0|-|0.8|-|
|2.5V_Native_MOS|nch_na25|-|56|-|1.2|-|


-----

###### 12.1.4 CLN65GP (1.0V_2.5V)

Model Name Electric_Tox (Å) Minimum Length (

NMOS PMOS NMOS PMOS NMOS PMOS

1.0V Standard Vt MOS nch pch 20 22 0.06 0.06

1.0V High Vt MOS nch_hvt pch_hvt 20 22 0.06 0.06

1.0V Low Vt MOS nch_lvt pch_lvt 20 22 0.06 0.06

1.8V Under-drive MOS nch_18 pch_18 56.0 59.0 0.26 0.26

2.5V MOS nch_25 pch_25 56.0 59.0 0.28 0.28
3.3V Over-drive MOS nch_33 pch_33 56 59 0.5 0.4

1.8V Under-drive MOS nch_25ud18 pch_25ud18 56.0 59.0 0.26 0.26

3.3V MOS nch_25od33 pch_25od33 56.0 59.0 0.26 0.26

1.0V Native MOS nch_na   - 20   - 0.2   
2.5V Native MOS nch_na25   - 56.0   - 1.2   3.3V Over-drive Native
MOS nch_na33    - 56.0    - 1.2    3.3V Over-drive Native
MOS nch_na25od33    - 56.0    - 1.2    
|Col1|Model Name|Col3|Electric_Tox (Å)|Col5|Minimum Length (μm)|Col7|
|---|---|---|---|---|---|---|
||NMOS|PMOS|NMOS|PMOS|NMOS|PMOS|
|1.0V Standard Vt MOS|nch|pch|20|22|0.06|0.06|
|1.0V High Vt MOS|nch_hvt|pch_hvt|20|22|0.06|0.06|
|1.0V Low Vt MOS|nch_lvt|pch_lvt|20|22|0.06|0.06|
|1.8V Under-drive MOS|nch_18|pch_18|56.0|59.0|0.26|0.26|
|S 2.5V MOS|T nch_25|pch_25|56.0|59.0|0.28|0.28|
|h 3.3V Over-drive MOS|S nch_33|pch_33|56|59|0.5|0.4|
|a 1.8V Under-drive MOS|M nch_25ud18|pch_25ud18|56.0|59.0|0.26|0.26|
|n g 3.3V MOS|C nch_25od33|pch_25od33|56.0|59.0|0.26|0.26|
|h 1.0V Native MOS|nch_na|-|20|-|0.2|-|
|a 2.5V Native MOS|nch_na25|C -|56.0|-|1.2|-|
|i 3.3V Over-drive Native MOS|I nch_na33|o n -|56.0|-|1.2|-|
|3.3V Over-drive Native MOS|C nch_na25od33|f i -|56.0|-|1.2|-|


###### 12.1.5 CLN65LPG (LP:1.2V, G:1.0V)

Model Name Electric_Tox (Å) Minimum Length (μ

NMOS PMOS NMOS PMOS NMOS PMOS

1.0V Standard Vt MOS nch_lpg pch_lpg 20.5 23 0.06 0.06

1.0V High Vt MOS nch_lpghvt pch_lpghvt 20.5 23 0.06 0.06
1.8V Under-drive MOS
(2.5V underdrive to 1.8V) nch_25ud18 pch_25ud18 56 59 0.26 0.26

2.5V MOS nch_25 pch_25 56 59 0.28 0.28
3.3V Over-drive MOS
(2.5V overdrive to 3.3V) nch_25od33 pch_25od33 56 59 0.5 0.4

1.0V Native MOS nch_lpgna     - 20.5     - 0.2     
2.5V Native MOS nch_na25     - 56     - 1.2     
The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 450 of 705
whole or in part without prior written permission of TSMC.

|Col1|. 5 1 Model Name|Col3|a l Electric_Tox (Å)|Col5|Minimum Length (μm)|Col7|
|---|---|---|---|---|---|---|
||& 0 NMOS|7 I PMOS|I 2 NMOS|PMOS|NMOS|PMOS|
|1.0V Standard Vt MOS|/ 0 nch_lpg|n pch_lpg|3 20.5|n f 23|0.06|0.06|
|1.0V High Vt MOS|9 / nch_lpghvt|d . pch_lpghvt|20.5|o 23|0.06|0.06|
|1.8V Under-drive MOS (2.5V underdrive to 1.8V)|2 nch_25ud18|P 0 pch_25ud18|56|r m 59|0.26|0.26|
|2.5V MOS|nch_25|1 pch_25|r o 56|59|a 0.28|0.28|
|3.3V Over-drive MOS (2.5V overdrive to 3.3V)|nch_25od33|2 pch_25od33|m 56|59|t i o 0.5|0.4|
|1.0V Native MOS|nch_lpgna|-|o 20.5|-|0.2|n -|
|2.5V Native MOS|nch_na25|-|56|t i -|1.2|-|


-----

|12.1.6 CLN65ULP|(1.0V)|Col3|Col4|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
||Model Name||Electric_Tox (Å)||Minimum Length (μm)||
||NMOS|PMOS|NMOS|PMOS|NMOS|PMOS|
|1.20V_Standard_Vt_MOS|nch|pch|26|28|0.06|0.06|
|1.20V_High_Vt_MOS|nch_hvt|pch_hvt|26|28|0.06|0.06|
|S 1.20V_Low_Vt_MOS|nch_lvt|pch_lvt|26|28|0.06|0.06|
|T h S 1.20V_mLow_Vt_MOS|nch_mlvt|pch_mlvt|26|28|0.06|0.06|
|a n 2.50V_MOS|M nch_25|pch_25|56|59|0.28|0.28|
|g 1.80V_MOS|C nch_18|pch_18|56|59|0.26|0.26|
|h 3.30V_MOS|nch_33|pch_33|56|59|0.5|0.4|
|a i 1.20V_Native_MOS|C o nch_na|-|26|-|0.2|-|
|I 2.50V_Native_MOS|nch_na25|n -|56|-|1.2|-|
|C 2.50V_Native_over-drive 3.3V_MOS|nch_na25od33|f i -|56|-|1.2|-|
|T 2.5/5.5V_High_Voltage_MOS|e nch_hv25_snw|d e pch_hv25_spw|56|59|0.85|0.6|


###### 12.1.7 CLN55GP (1.0V_2.5V)

Model Name Electric_Tox (Å) Minimum Length (μ

NMOS PMOS NMOS PMOS NMOS PMOS

1.0V_Standard_Vt_MOS nch pch 20.3 22.3 0.054 0.054

1.0V_High_Vt_MOS nch_hvt pch_hvt 20.3 22.3 0.054 0.054

1.0V_Low_Vt_MOS nch_lvt pch_lvt 20.3 22.3 0.054 0.054

1.00V_Ultra_High_Vt_MOS nch_uhvt pch_uhvt 20.3 22.3 0.054 0.054

1.8V_MOS nch_18 pch_18 34 37 0.18 0.18

2.5V_MOS nch_25 pch_25 56 59 0.252 0.252
3.3V Over-drive MOS
nch_33 pch_33 56 59 0.45 0.36
(2.5V overdrive to 3.3V)

1.0V_Native_MOS nch_na     - 20.3     - 0.18     
1.8V_Native_MOS nch_na18     - 34     - 0.72     
2.5V_Native_MOS nch_na25     - 56     - 1.08     
3.30V_Native_MOS nch_na33    - 56    - 1.08    
2.5V over-drive 3.30V_Native MOS nch_na25od33 - 56 - 1.08 
The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 451 of 705
whole or in part without prior written permission of TSMC.

|10 12.1.7 CLN55GP (1|ti 2857 h. & 10 1.0V_2.5V)|Col3|tial I 7|Col5|Col6|Col7|
|---|---|---|---|---|---|---|
||& 7 0 I Model Name||I Electric_Tox (Å)||Minimum Length (μm)||
||/ 0 NMOS|2 n PMOS|n 3 NMOS|f PMOS|NMOS|PMOS|
|1.0V_Standard_Vt_MOS|9 / nch|d . pch|20.3|o 22.3|0.054|0.054|
|1.0V_High_Vt_MOS|2 nch_hvt|P pch_hvt|20.3|r m 22.3|0.054|0.054|
|1.0V_Low_Vt_MOS|nch_lvt|0 r pch_lvt|20.3|22.3|a 0.054|0.054|
|1.00V_Ultra_High_Vt_MOS|nch_uhvt|1 2 pch_uhvt|o 20.3|22.3|t 0.054|0.054|
|1.8V_MOS|nch_18|pch_18|m 34|37|i o 0.18|0.18|
|2.5V_MOS|nch_25|pch_25|o 56|59|n 0.252|0.252|
|3.3V Over-drive MOS (2.5V overdrive to 3.3V)|nch_33|pch_33|56|t i o 59|0.45|0.36|
|1.0V_Native_MOS|nch_na|-|20.3|n -|0.18|-|
|1.8V_Native_MOS|nch_na18|-|34|-|C 0.72|-|
|2.5V_Native_MOS|nch_na25|-|56|-|e 1.08|-|
|3.30V_Native_MOS|nch_na33|-|56|-|n 1.08|-|
|2.5V over-drive 3.30V_Native MOS|nch_na25od33|-|56|-|t e 1.08|-|


-----

###### 12.1.8 CLN55LP (1.2V)

Model Name Electric_Tox (Å) Minimum Length (

NMOS PMOS NMOS PMOS NMOS PMOS

1.20V_Standard_Vt_MOS nch pch 26.9 28.1 0.054 0.054

1.20V_High_Vt_MOS nch_hvt pch_hvt 26.9 28.1 0.054 0.054

1.20V_Low_Vt_MOS nch_lvt pch_lvt 26.9 28.1 0.054 0.054

1.80V_MOS nch_18 pch_18 60.69 63.75 0.252 0.252

2.50V_MOS nch_25 pch_25 60.69 63.75 0.252 0.252

3.30V_MOS nch_33 pch_33 60.69 63.75 0.45 0.36

2.50V_under-drive 1.8V MOS nch_25ud18 pch_25ud18 60.69 63.75 0.252 0.252

2.50V_over-drive 3.3V MOS nch_25od33 pch_25od33 60.69 63.75 0.45 0.36

1.20V_Native_MOS nch_na - 26.9 - 0.18 
2.50V_Native_MOS nch_na25 - 60.69 - 1.08 
2.50V Native over-drive 3.3V MOS nch_na25od33 - 60.69 - 1.08 
The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 452 of 705
whole or in part without prior written permission of TSMC.

|Col1|Model Name|Col3|Electric_Tox (Å)|Col5|Minimum Length (μm)|Col7|
|---|---|---|---|---|---|---|
||NMOS|PMOS|NMOS|PMOS|NMOS|PMOS|
|1.20V_Standard_Vt_MOS|nch|pch|26.9|28.1|0.054|0.054|
|1.20V_High_Vt_MOS|nch_hvt|pch_hvt|26.9|28.1|0.054|0.054|
|1.20V_Low_Vt_MOS|nch_lvt|pch_lvt|26.9|28.1|0.054|0.054|
||||||||
|S T 1.80V_MOS|nch_18|pch_18|60.69|63.75|0.252|0.252|
|h S 2.50V_MOS|nch_25|pch_25|60.69|63.75|0.252|0.252|
|a n 3.30V_MOS|M nch_33|pch_33|60.69|63.75|0.45|0.36|
|g 2.50V_under-drive 1.8V MOS|C nch_25ud18|pch_25ud18|60.69|63.75|0.252|0.252|
|h 2.50V_over-drive 3.3V MOS|nch_25od33|pch_25od33|60.69|63.75|0.45|0.36|
|a 1.20V_Native_MOS|C nch_na|-|26.9|-|0.18|-|
|i I 2.50V_Native_MOS|o nch_na25|-|60.69|-|1.08|-|
|C 2.50V Native over-drive 3.3V MOS|n nch_na25od33|f -|60.69|-|1.08|-|


-----

###### 12.2 Key Parameters of MOS Transistors in CLN65LP & CLN65LPHV

 12.2.1 1.2V Standard Vt MOS


###### The following table summarizes the key parameters for 1.2V standard Vt MOS in CLN65LP process.

W (um) L (um) Unit NMOS PMOS Definition
ΔL (xl +/-dxl) um -0.001±0.005 0.002±0.005

ΔW(xw+/-dxw) um 0.02±0.008 0.02±0.008

Electrical_ Tox Å 26±0.670 28±0.670

0.450 0.427

1 1

0.033 -0.033 -0.036

0.519 0.531 Gm_max method, Vg

Vt_gm 0.3_0.6 0.06 V

0.067 -0.080 -0.054 @Vd=0.05V, Vs=Vb=0

0.493 0.518
0.12 0.06
0.091 -0.110 -0.090

0.340 0.386

1 1

0.034 -0.035 -0.036 Constant current method,

0.402 0.475 search Vg @Id=Ith*W/L,

Vt_lin 0.3_0.6 0.06 V

0.068 -0.082 -0.062 Ith=4e-8A, Vd=0.05V,

0.375 0.442 Vs=Vb=0
0.12 0.06
0.096 -0.116 -0.097

1 1 0.319 0.360 Constant current method,
Vt_sat 0.3_0.6 0.06 V 0.296 0.356 search Vg @Id=Ith*W/L,
Ith=4e-8A, Vd=Vdd,

0.12 0.06 0.288 0.344 Vs=Vb=0

DIBL 0.3_0.6 0.06 V 0.10591 -0.11893 Vb=0, Vt_lin-Vt_sat

0.3_0.6 0.06 92.677 42.347 Id @Vg=Vdd, Vd=0.05V,
Id_lin uA/um
0.12 0.06 104.36 56.715 Vs=Vb=0

603.34 316.98

0.3_0.6 0.06

-18.7% 21.9% -17.3% 18.0% Id @Vg=Vdd, Vd=Vdd,

Id_sat uA/um

683.86 410.47 Vs=Vb=0
0.12 0.06
-24.7% 29.1% -24.0% 27.6%

211.29 128.51 Id @Vg=0, Vd=1.0Vdd,
Isoff 0.3_0.6 0.06 pA/um
0.055 19.336 0.110 15.884 Vs=Vb=0

Slope @Vd=Vdd, Vs=Vb=0,


Ibmax @Vs=Vb=0, Vd=Vdd,
Isub 0.3_0.6 0.06 nA/um 4.176E-01 7.369E-03

sweep Vg

Cgd @Vg=0, Vd=Vdd,
Covl 0.3_0.6 0.06 fF/um 2.21E-01 2.14E-01
Vs=Vb=0
Cj fF/um2 1.251 1.077 Vrev=0V

9.312 RO_Td(ring oscillator delay

Inverter FO=1 Wn/Wp=
0.06 ps/gate time) @ V=Vdd
Delay 5/3.6 1.874 -1.5539

(Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 453 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (um)|L (um)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.001±0.005||0.002±0.005|||
|S h ΔW(xw+/-dxw)||T|um|0.02±0.008||0.02±0.008|||
|a Electrical_ Tox||S|Å|26±0.670||28±0.670|||
|n Vt_gm|g 1|1|M C V|0.450||0.427||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.033|-0.033||-0.036||
||h 0.3_0.6|0.06||0.519||0.531|||
|||||C 0.067|-0.080||-0.054||
||a i 0.12|0.06||0.493||0.518|||
|||||o 0.091|-0.110||-0.090||
|Vt_lin|1|I C 1|e V c|n 0.340||0.386||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=0.05V, Vs=Vb=0|
|||||f 0.034|i -0.035||-0.036||
||0.3_0.6|T 0.06||d 0.402||0.475|||
|||||0.068|e -0.082||-0.062||
||0.12|0.06||1 n 0.375||0.442|||
|||||2 0.096|t -0.116||-0.097||
|Vt_sat|1|1|h 1 V 0|8 . 0.319||i 0.360||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=Vdd, Vs=Vb=0|
||0.3_0.6|0.06||5 0.296||a l 0.356|||
||0.12|0.06||& 7 I 0.288||I 0.344|||
|DIBL|0.3_0.6|0.06|/ 0 V|2 n 0.10591||n 3 f -0.11893||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.3_0.6|0.06|uA/um|d 9 92.677||o 42.347||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.12|0.06||/ . 104.36||r 56.715|||
|Id_sat|0.3_0.6|0.06|uA/um|2 P 603.34||m 316.98||a Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 t i|
|||||0 -18.7%|r 21.9%|-17.3%|18.0%||
||0.12|0.06||1 683.86||o 410.47|||
|||||-24.7%|2 29.1%|-24.0%|27.6%||
|Isoff|0.3_0.6|0.06|pA/um|211.29||m 128.51||o Id @Vg=0, Vd=1.0Vdd, n Vs=Vb=0|
|||||0.055|19.336|o 0.110|15.884||
|Sub Vt slope|0.3_0.6|0.06|mV/dec|88.809||t i o 101.66||Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|1|1|nA/um2|0.35082||n 0.024836||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.3_0.6|0.06|V|0.043||C 0.060||ΔVt_sat @Vb=-Vdd/2 and e Vb=0|
|Isub|0.3_0.6|0.06|nA/um|4.176E-01||7.369E-03||n Ibmax @Vs=Vb=0, Vd=Vdd, t sweep Vg|
|Covl|0.3_0.6|0.06|fF/um|2.21E-01||2.14E-01||e r Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.251||1.077||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.06|ps/gate|9.312||||RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||1.874||-1.5539|||


-----

###### 12.2.2 1.2V High Vt MOS
 The following table summarizes the key parameters for 1.20V_High_Vt MOS in CLN65LP process. 


Slope @Vd=Vdd, Vs=Vb=0,


Ibmax @Vs=Vb=0, Vd=Vdd,
Isub 0.3_0.6 0.06 nA/um 3.262E-01 9.827E-03

sweep Vg

Cgd @Vg=0, Vd=Vdd,
Covl 0.3_0.6 0.06 fF/um 2.13E-01 1.92E-01
Vs=Vb=0

Cj fF/um2 1.472 1.091 Vrev=0V

14.51 RO_Td(ring oscillator delay

Inverter FO=1 Wn/Wp=
0.06 ps/gate time) @ V=Vdd
Delay 5/3.6 3.153 -2.604 (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 454 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (um)|L (um)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.001±0.005||0.002±0.005|||
|ΔW(xw+/-dxw)|||um|0.02±0.008||0.02±0.008|||
|Electrical_ Tox|||Å|26±0.670||28±0.670|||
|S h a Vt_gm n|1|1|V M|0.583||0.607||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.034|-0.036||-0.034||
||0.3_0.6|T S 0.06||0.624||0.644|||
|||||0.075|-0.085||-0.062||
||0.12|0.06||0.580||0.620|||
|||||0.102|-0.113||-0.093||
|Vt_lin|g h 1|1|C V|0.463||0.559||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=0.05V, Vs=Vb=0|
|||||0.036|-0.038||-0.035||
||a i 0.3_0.6|0.06||C 0.502||0.593|||
|||||o 0.076|-0.079||-0.065||
||0.12|I C 0.06||n 0.467||0.551|||
|||||f 0.114|i -0.110||-0.096||
|Vt_sat|1|T 1|e V c|d 0.450||0.545||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=Vdd, Vs=Vb=0|
||0.3_0.6|0.06||e 0.406||0.492|||
||0.12|0.06||1 n 0.385||0.460|||
|DIBL|0.3_0.6|0.06|h V|2 t 8 . 0.096729||i -0.10076||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.3_0.6|0.06|1 0 uA/um|5 74.49||a l 32.887||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.12|0.06||& 7 83.563||I 46.103|||
|Id_sat|0.3_0.6|0.06|/ 0 uA/um|I 2 n 434.2||n 216.99||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||-19.4%|24.7%|3 -19.0%|f 21.2%||
||0.12|0.06||d 9 . 509.06||o 290.74|||
|||||/ 2 -27.0%|33.2%|-26.3%|r 31.3%||
|Isoff|0.3_0.6|0.06|pA/um|P 10.126||m 4.4026||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0 0.247|r 5.699|0.240|4.966||
|Sub Vt slope|0.3_0.6|0.06|mV/dec|1 2 98.661||o m 108.52||a t Slope @Vd=Vdd, Vs=Vb=0, i o Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|1|1|nA/um2|0.34713||o t 0.022115 i||n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.3_0.6|0.06|V|0.075||o n 0.091||ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.3_0.6|0.06|nA/um|3.262E-01||C 9.827E-03||Ibmax @Vs=Vb=0, Vd=Vdd, e sweep Vg|
|Covl|0.3_0.6|0.06|fF/um|2.13E-01||1.92E-01||n Cgd @Vg=0, Vd=Vdd, t Vs=Vb=0|
|Cj|||fF/um2|1.472||1.091||e r Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.06|ps/gate|14.51||||RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||3.153||-2.604|||


-----

###### 12.2.3 1.2V mLow MOS
 The following table summarizes the key parameters for 1.20V_mLow_Vt MOS in CLN65LP process. 


Slope @Vd=Vdd, Vs=Vb=0,


Ibmax @Vs=Vb=0, Vd=Vdd,
Isub 0.3_0.6 0.06 nA/um 4.682E-01 9.163E-03

sweep Vg

Cgd @Vg=0, Vd=Vdd,
Covl 0.3_0.6 0.06 fF/um 2.21E-01 2.14E-01
Vs=Vb=0

Cj fF/um2 1.251 1.077 Vrev=0V

8.2501 RO_Td(ring oscillator delay

Inverter FO=1 Wn/Wp=
0.06 ps/gate time) @ V=Vdd
Delay 5/3.6 2.0479 -1.5904

(Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 455 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (um)|L (um)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.007±0.005||0.002±0|||
|ΔW(xw+/-dxw)|||um|0.02±0.008||0.02±0.008|||
|Electrical_ Tox|||Å|26±0.670||28±0.670|||
|S h Vt_gm a n|1|1|V M|0.450||0.427||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.037|-0.037||-0.036||
||0.3_0.6|T S 0.06||0.504||0.535|||
|||||0.082|-0.093||-0.073||
||0.12|0.06||0.475||0.527|||
|||||0.108|-0.124||-0.103||
|Vt_lin|g h 1|1|C V|0.340||0.386||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=0.05V, Vs=Vb=0|
|||||0.038|-0.038||-0.036||
||a i 0.3_0.6|0.06||C 0.372||0.475|||
|||||o 0.085|-0.104||-0.085||
||0.12|I C 0.06||n 0.371||0.461|||
|||||f 0.110|-0.147||-0.118||
|Vt_sat|1|1|e V c|i 0.319||0.360||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=Vdd, Vs=Vb=0|
||0.3_0.6|T 0.06||d 0.268||0.332|||
||0.12|0.06||e 1 n 0.260||0.344|||
|DIBL|0.3_0.6|0.06|h V|2 t 8 0.10421||i -0.14311||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.3_0.6|0.06|1 uA/um|. 5 99.898||a 43.713||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.12|0.06||& 7 112.73||l 56.062|||
|Id_sat|0.3_0.6|0.06|0 / 0 uA/um|I 2 646.3||I 342.25||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||n -20.4%|23.6%|n 3 -19.0%|21.7%||
||0.12|0.06||d 9 728.37||f o 416.87|||
|||||/ -25.9%|. 31.6%|-26.3%|r 33.2%||
|Isoff|0.3_0.6|0.06|pA/um|2 P 584.9||213.56||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0 0.049|r 30.891|0.069|m 38.332||
|Sub Vt slope|0.3_0.6|0.06|mV/dec|1 2 90.993||o m 100.34||a Slope @Vd=Vdd, Vs=Vb=0, t i Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|1|1|nA/um2|0.34858||o 0.024688 t||o n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.3_0.6|0.06|V|0.043||i o 0.050 n||ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.3_0.6|0.06|nA/um|4.682E-01||C 9.163E-03||Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|0.3_0.6|0.06|fF/um|2.21E-01||2.14E-01||e n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.251||1.077||t Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.06|ps/gate|8.2501||||e r RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||2.0479||-1.5904|||


-----

###### 12.2.4 1.2V Low Vt MOS
 The following table summarizes the key parameters for 1.20V_Low_Vt MOS in CLN65LP process. 


ΔVt_sat @Vb=-Vdd/2 and
Body effect 0.3_0.6 0.06 V 0.036 0.036


7.316 RO_Td(ring oscillator delay

Inverter FO=1 Wn/Wp=
0.06 ps/gate time) @ V=Vdd
Delay 5/3.6 1.5033 -1.1826

(Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 456 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (um)|L (um)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.001±0.005||0.002±0.005|||
|ΔW(xw+/-dxw)|||um|0.02±0.008||0.02±0.008|||
|Electrical_ Tox|||Å|26±0.670||28±0.670|||
|S h Vt_gm a n|1|1|V M|0.308||0.308||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.036|-0.036||-0.032||
||0.3_0.6|T S 0.06||0.414||0.464|||
|||||0.075|-0.084||-0.066||
||0.12|0.06||0.386||0.448|||
|||||0.094|-0.108||-0.110||
|Vt_lin|g h 1|1|C V|0.212||0.266||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=0.05V, Vs=Vb=0|
|||||0.040|-0.040||-0.036||
||a i 0.3_0.6|0.06||C 0.314||0.409|||
|||||o 0.082|-0.094||-0.075||
||0.12|I C 0.06||n 0.296||0.385|||
|||||f 0.104|-0.120||-0.114||
|Vt_sat|1|1|e V c|i d 0.189||0.226||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=Vdd, Vs=Vb=0|
||0.3_0.6|T 0.06||0.189||0.267|||
||0.12|0.06||e 1 n 0.177||0.262|||
|DIBL|0.3_0.6|0.06|h V|2 t 8 0.12444||i -0.14228||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.3_0.6|0.06|1 uA/um|. 5 107.33||a 45.252||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.12|0.06||& 7 122.79||l 60.688|||
|Id_sat|0.3_0.6|0.06|0 / 0 uA/um|I 2 741.92||I n 381.69||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||n -19.6%|3 22.0%|-17.5%|f 19.0%||
||0.12|0.06||d 9 844.5||o 481.74|||
|||||/ -24.5%|. 29.4%|-23.8%|r 28.6%||
|Isoff|0.3_0.6|0.06|pA/um|2 P 4256.4||m 854.88||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0 0.040|r 34.045|0.058|21.846||
|Sub Vt slope|0.3_0.6|0.06|mV/dec|1 2 91.26||o m 99.881||a t Slope @Vd=Vdd, i Vs=Vb=0, Vg1=Vt_sat- o 0.05, Vg2=Vt_sat-0.06|
|Ig_inv|1|1|nA/um2|0.34787||o t 0.024602||n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.3_0.6|0.06|V|0.036||i o n 0.036||ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.3_0.6|0.06|nA/um|4.766E-01||C 1.033E-02||Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|0.3_0.6|0.06|fF/um|2.32E-01||2.24E-01||e n Cgd @Vg=0, Vd=Vdd, t Vs=Vb=0|
|Cj|||fF/um2|1.185||1.068||e Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.06|ps/gate|7.316||||r RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||1.5033||-1.1826|||


-----

###### 12.2.5 1.8V I/O MOS (2.5V underdrive to 1.8V)
 The following table summarizes the key parameters for 2.5V under-drive 1.80V MOS in CLN65LP process. 


Cj fF/um2 1.195 1.111 Vrev=0V
Inverter FO=1 Wn/Wp= 35.036 RO_Td(ring oscillator delay
0.26 ps/gate
Delay 5/3.6 6.271 -5.159 time) @ V=Vdd  (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 457 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (um)|L (um)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.015±0.01||-0.015±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000||59±3.000|||
|S h a Vt_gm n|10|10|V M|0.579||0.642||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.050|-0.050||-0.048||
||10|T S 0.26||0.560||0.506|||
|||||0.067|-0.069||-0.062||
||0.4|0.26||0.526||0.484|||
|||||0.082|-0.088||-0.097||
|Vt_lin|g h 10|10|C V|0.519||0.682||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=0.05V, Vs=Vb=0|
|||||0.052|-0.052||-0.051||
||a i 10|0.26||C 0.504||0.530|||
|||||o 0.072|-0.074||-0.067||
||0.4|I C 0.26||n 0.461||0.496|||
|||||0.088|f i -0.094||-0.104||
|Vt_sat|10|T 10|e V c|d 0.512||0.669||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=Vdd, Vs=Vb=0|
||10|0.26||e 0.416||0.431|||
||0.4|0.26||1 n 0.386||0.400|||
|DIBL|10|0.26|V|2 h 8 . 0.087629||t i -0.0986||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|0.26|1 0 uA/um|5 42.697||a l 14.387||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.4|0.26||& 7 45.431||I 17.802|||
|Id_sat|10|0.26|/ uA/um|I 2 n 375.65||n 193.98||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||0 -14.3%|15.5%|3 -15.1%|f 16.9%||
||0.4|0.26||d 9 . 398.32||o 229.05|||
|||||/ 2 -21.2%|22.8%|-20.5%|r 24.7%||
|Ioff|10|0.26|pA/um|P 3.9411||m 3.5208||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0 0.158|r 6.646|0.180|6.292||
|Sub Vt slope|10|0.26|mV/dec|1 2 90.84||o m 94.472||a t Slope @Vd=Vdd, Vs=Vb=0, i o Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|0||o t 0 i||n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|0.26|V|0.113||o n 0.101||ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|0.26|nA/um|2.903E+00||3.405E-03||C Ibmax @Vs=Vb=0, Vd=Vdd, e sweep Vg|
|Covl|10|0.26|fF/um|2.66E-01||2.81E-01||n Cgd @Vg=0, Vd=Vdd, t Vs=Vb=0|
|Cj|||fF/um2|1.195||1.111||e r Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.26|ps/gate|35.036||||RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||6.271||-5.159|||


-----

###### 12.2.6 2.5V I/O MOS
 The following table summarizes the key parameters for 2.50V MOS in CLN65LP process. 


Slope @Vd=Vdd, Vs=Vb=0,

Sub Vt slope 10 0.28 mV/dec 87.698 91.697 Vg1=Vt_sat-0.05,

Vg2=Vt_sat-0.06

Ig_inv 10 10 nA/um2 0 0 Ig @Vg=Vdd, Vd=Vs=Vb=0


Ibmax @Vs=Vb=0, Vd=Vdd,
Isub 10 0.28 nA/um 1.897E+02 1.197E+00

sweep Vg

Cgd @Vg=0, Vd=Vdd,
Covl 10 0.28 fF/um 2.55E-01 2.71E-01
Vs=Vb=0

Cj fF/um2 1.195 1.111 Vrev=0V

27.53 RO_Td(ring oscillator delay

Inverter FO=1 Wn/Wp=
0.28 ps/gate time) @ V=Vdd
Delay 5/3.6 3.44 -2.948

(Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 458 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (um)|L (um)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.015±0.01||-0.015±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000||59±3.000|||
|S h Vt_gm a n|10|10|V M|0.579||0.642||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.050|-0.050||-0.048||
||10|T S 0.28||0.576||0.515|||
|||||0.066|-0.068||-0.061||
||0.4|0.28||0.535||0.493|||
|||||0.079|-0.084||-0.093||
|Vt_lin|g h 10|10|C V|0.519||0.682||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=0.05V, Vs=Vb=0|
|||||0.052|-0.052||-0.051||
||a i 10|0.28||C 0.525||0.541|||
|||||o 0.070|-0.072||-0.066||
||0.4|I C 0.28||n 0.466||0.510|||
|||||f 0.085|-0.090||-0.099||
|Vt_sat|10|10|e V c|i 0.512||0.669||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=Vdd, Vs=Vb=0|
||10|T 0.28||d 0.430||0.432|||
||0.4|0.28||e 1 n 0.391||0.404|||
|DIBL|10|0.28|h V|2 t 8 0.094561||i -0.10853||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|0.28|1 uA/um|. 5 51.809||a 17.925||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.4|0.28||& 7 54.581||l 21.637|||
|Id_sat|10|0.28|0 / 0 uA/um|I 2 605.6||I n 342.64||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||n -11.5%|12.2%|3 -11.4%|f 12.7%||
||0.4|0.28||d 9 644.25||o 394.07|||
|||||/ -16.5%|. 17.2%|-15.8%|r 18.7%||
|Ioff|10|0.28|pA/um|2 P 1.7285||m 2.4638||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0 0.169|r 6.205|0.183|6.250||
|Sub Vt slope|10|0.28|mV/dec|1 2 87.698||o m 91.697||a t Slope @Vd=Vdd, Vs=Vb=0, i Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|0||o t 0||o n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|0.28|V|0.163||i o n 0.146||ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|0.28|nA/um|1.897E+02||C 1.197E+00||Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|0.28|fF/um|2.55E-01||2.71E-01||e n Cgd @Vg=0, Vd=Vdd, t Vs=Vb=0|
|Cj|||fF/um2|1.195||1.111||e Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.28|ps/gate|27.53||||r RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||3.44||-2.948|||


-----

###### 12.2.7 3.3V I/O MOS (2.5V overdrive to 3.3V)
 The following table summarizes the key parameters for 2.5V over-drive 3.30V MOS in CLN65LP process. 


Constant current method,

search Vg @Id=Ith*W/L,


10 10 0.511 0.669 Constant current method,

10 N0.5 / P0.4 0.550 0.604 search Vg @Id=Ith*W/L,

Vt_sat V

Ith=1e-7A, Vd=Vdd,

0.4 N0.5 / P0.4 0.474 0.562

Vs=Vb=0

DIBL 10 N0.5 / P0.4 V 0.028083 -0.037659 Vb=0, Vt_lin-Vt_sat

10 N0.5 / P0.4 31.488 13.584 Id @Vg=Vdd, Vd=0.05V,
Id_lin uA/um

0.4 N0.5 / P0.4 33.379 17.015 Vs=Vb=0

570.26 346.27

10 N0.5 / P0.4

-8.8% 9.2% -8.0% 8.8% Id @Vg=Vdd, Vd=Vdd,

Id_sat uA/um

628.69 404.57 Vs=Vb=0
0.4 N0.5 / P0.4
-13.3% 14.0% -11.6% 13.3%

0.054651 0.47088 Id @Vg=0, Vd=1.0Vdd,
Ioff 10 N0.5 / P0.4 pA/um
0.386 3.207 0.635 1.634 Vs=Vb=0

Slope @Vd=Vdd,
Sub Vt slope 10 N0.5 / P0.4 mV/dec 91.849 94.158 Vs=Vb=0, Vg1=Vt_sat0.05, Vg2=Vt_sat-0.06

Ig @Vg=Vdd,
Ig_inv 10 10 nA/um2 0 0
Vd=Vs=Vb=0

ΔVt_sat @Vb=-Vdd/2
Body effect 10 N0.5 / P0.4 V 0.349 0.292
and Vb=0

Ibmax @Vs=Vb=0,
Isub 10 N0.5 / P0.4 nA/um 1.465E+03 3.501E+01
Vd=Vdd, sweep Vg

Cgd @Vg=0, Vd=Vdd,
Covl 10 N0.5 / P0.4 fF/um 2.48E-01 2.64E-01
Vs=Vb=0
Cj fF/um2 1.195 1.111 Vrev=0V

49.567 RO_Td(ring oscillator

Inverter FO=1 Wn/Wp=
N0.5 / P0.4 ps/gate delay time) @ V=Vdd
Delay 5/3.6 3.583 -3.224

(Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 459 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (um)|L (um)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.015±0.01||-0.015±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000||59±3.000|||
|S Vt_gm h a|10|10|V|0.579||0.642||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.050|-0.050||-0.048||
||10|T N0.5 / P0.4||0.631||0.609|||
|||||0.057|-0.058||-0.051||
||0.4|S N0.5 / P0.4||0.563||0.580|||
|||||0.065|-0.068||-0.074||
|n Vt_lin|g 10|M 10|C C V|0.519||0.682||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=0.05V, Vs=Vb=0|
|||||0.052|-0.052||-0.051||
||h 10|N0.5 / P0.4||0.578||0.641|||
|||||0.060|-0.060||-0.056||
||a i 0.4|N0.5 / P0.4||0.503||0.602|||
|||||o 0.071|-0.073||-0.080||
|Vt_sat|10|I C 10|V|n 0.511||0.669||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=Vdd, Vs=Vb=0|
||10|N0.5 / P0.4||f i 0.550||0.604|||
||0.4|T N0.5 / P0.4||d 0.474||0.562|||
|DIBL|10|e N0.5 / P0.4|c V|e 1 n 0.028083||-0.037659||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|N0.5 / P0.4|h uA/um .|2 t 31.488||13.584||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.4|N0.5 / P0.4||8 i 33.379||17.015|||
|Id_sat|10|1 N0.5 / P0.4|0 / uA/um 0|a 5 570.26||l 346.27||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||& -8.8%|7 9.2%|I -8.0%|8.8%||
||0.4|N0.5 / P0.4||I 2 628.69||n 404.57|||
|||||n -13.3%|3 14.0%|f -11.6%|13.3%||
|Ioff|10|N0.5 / P0.4|9 pA/um|d 0.054651||o 0.47088||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||/ . 0.386|3.207|0.635|r 1.634||
|Sub Vt slope|10|N0.5 / P0.4|mV/dec|2 P 0 r 91.849 1 o||m 94.158||Slope @Vd=Vdd, a Vs=Vb=0, Vg1=Vt_sat- 0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|2 0||m 0||t i Ig @Vg=Vdd, o Vd=Vs=Vb=0|
|Body effect|10|N0.5 / P0.4|V|0.349||o t 0.292 i||n ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|N0.5 / P0.4|nA/um|1.465E+03||o 3.501E+01||Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|N0.5 / P0.4|fF/um|2.48E-01||n C 2.64E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.195||1.111||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|N0.5 / P0.4|ps/gate|49.567||||e n RO_Td(ring oscillator t delay time) @ V=Vdd (Fan_out=1)|
|||||3.583||-3.224|||


-----

###### 12.2.8 3.3V I/O MOS
 The following table summarizes the key parameters for 3.3V I/O MOS in CLN65LP process.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||μm|-0.015 ± 0.012||-0.015 ± 0.012|||
|ΔW(xw+/-dxw)|||μm|0.000 ± 0.012||0.000 ± 0.012|||
|Electrical_ Tox|||Å|73.0 ± 3||75.0 ± 3|||
|S h a Vt_lin n g|10|10 T|M V C|0.548||-0.666||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.045|-0.045|0.059|-0.060||
||10|S 0.38||0.595||-0.608|||
|||||0.066|-0.067|0.065|-0.066||
||h 0|0.38||0.519||-0.565|||
|||||0.072|-0.073|0.069|-0.070||
|Vt_sat|a i 10|10 I|V e c h|C 0.536||-0.652||Vg @Vd=Vdd, Vs=Vb=0|
|||||o n 0.045|-0.044|0.058|-0.059||
||10|C T 0.38||f i 0.522||-0.563|||
|||||0.069|d -0.070|0.066|-0.067||
||0.4|0.38||1 0.457||e -0.524|||
|||||0.073|2 -0.074|n t 0.069|-0.070||
|DIBL|10|0.38|V|8 . 5 0.073||i a 0.045||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|0.38|1 0 μA/μm / 0|& 39.6||l 7 I 12.8||n Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.4|0.38||I n 43.1||2 16.2|||
|Id_sat|10|0.38|μA/μm|d 9 604||3 300||f o r m Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 a t|
|||||/ 2 10.5%|. -9.8%|10.9%|-10.1%||
||0.4|0.38||0 651||P r 356|||
|||||13.1%|1 -11.9%|o 13.6%|-12.1%||
|Ioff|10|0.38|pA/μm|2 1.57E-01||m 2.01E-01||i o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0 n|
|||||5.86E-01|-1.25E-01|6.28E-01|o -1.25E-01||
|Sub Vt slope|10|0.38|mV/dec|93||98||t i o Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat- 0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|0||0||n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|0.38|V|0.267||0.345||C ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|0.38|nA/um|9.74E+02||8.23E+00||e n Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|||fF/um|0.209||0.195||t Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.14||1.11||e r Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp = 3.6/5|0.38|ps/gate|37.3702||||RO_Td(ring oscillator delay time with rg,rc) @ V=Vdd (Fan_out=1)|
|||||3.6612||-3.2277|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 460 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.2.9 1.2V Native MOS
 The following table summarizes the key parameters for 1.20V_Native MOS in CLN65LP process. 

|Col1|W (um)|L (um)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.001±0.005|||
|ΔW(xw+/-dxw)|||um|0.02±0.008|||
|S h Electrical_ Tox||T|Å|26±0.670|||
|a n g Vt_gm h|1|S M 1|C V C|0.050||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.045|||
||1|0.2||0.115|||
|||||0.068|||
||a 0.5 i|0.2||0.121|||
|||||0.071|||
|Vt_lin|I C 1|1|o V c|-0.038||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=0.05V, Vs=Vb=0|
|||||n 0.048|||
||1|T 0.2||f i -0.001|||
|||||d 0.074|||
||0.5|e 0.2||e 0.008|||
|||||1 n 0.076|||
|Vt_sat|1|1|h . V|2 t -0.092||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=Vdd, Vs=Vb=0|
||1|0.2||8 i a -0.077|||
||0.5|1 0.2||5 l -0.069|||
|DIBL|1|0 0.2|& / V|7 I I 2 n n 0.075746||Vb=0, Vt_lin-Vt_sat|
|Id_lin|1|0.2|0 9 uA/um /|3 d 77.175||f o Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.5|0.2||. 78.701|||
|Id_sat|1|0.2|2 uA/um|706.43||r m a Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 t|
|||||P 0 -13.0%|13.7%||
||0.5|0.2||r 1 o 741.78|||
|||||2 -14.5%|15.5%||
|Ioff|1|0.2|pA/um|m 1.41E+06||i o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0 n|
|||||0.101|o 7.572||
|Sub Vt slope|1|0.2|mV/dec|t 81.564||i Slope @Vd=Vdd, Vs=Vb=0, o Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|1|1|nA/um2|0.26848||n Ig @Vg=Vdd, Vd=Vs=Vb=0 C|
|Body effect|1|0.2|V|0.018||e n ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|1|0.2|nA/um|0.083||t e Ibmax @Vs=Vb=0, Vd=Vdd, sweep r Vg|
|Covl|1|0.2|fF/um|4.00E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|0.155||Vrev=0V|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 461 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.2.10 2.5V Native I/O MOS
 The following table summarizes the key parameters for 2.50V_Native MOS in CLN65LP process. 

|Col1|W (um)|L (um)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.03859±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000|||
|S h a n Vt_gm g|10|T 10|V C|-0.066||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.053|||
||10|S M 1.2||-0.100|||
|||||0.080|||
||0.5|1.2||-0.076|||
|||||0.084|||
|h Vt_lin|a 10 i|10|C o V|-0.130||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=0.05V, Vs=Vb=0|
|||||0.056|||
||I C 10|1.2||-0.146|||
|||||n 0.084|||
||0.5|T 1.2||f i -0.118|||
|||||d 0.088|||
|Vt_sat|10|e 10|c V h|e -0.136||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=Vdd, Vs=Vb=0|
||10|1.2||1 n -0.178|||
||0.5|1.2||2 t i -0.131|||
|DIBL|10|1 1.2|. & V|8 a 5 l 0.032093||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|1.2|0 / uA/um 0|7 I I 17.157||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.5|1.2||2 n n 18.345|||
|Id_sat|10|1.2|9 / 2 uA/um|3 d 406.44||f o r m Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||. -10.2%|11.4%||
||0.5|1.2||P 423.96|||
|||||0 -13.2%|r 14.7%||
|Ioff|10|1.2|pA/um|1 o 2.59E+06||a t Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0 i|
|||||2 0.270|2.689||
|Sub Vt slope|10|1.2|mV/dec|m o 82.6||o Slope @Vd=Vdd, Vs=Vb=0, n Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|t 0||i o Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|1.2|V|0.047||n C ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|1.2|nA/um|0.828||e n Ibmax @Vs=Vb=0, Vd=Vdd, sweep t Vg|
|Covl|10|1.2|fF/um|3.31E-01||e r Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|0.145159||Vrev=0V|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 462 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.2.11 2.5V Native Over-drive 3.3V I/O MOS
 The following table summarizes the key parameters for 3.30V_Native MOS in CLN65LP process. 


-0.123 Gm_max method, Vg @Vd=0.05V,

Vt_gm 10 1.2 V

0.078 Vs=Vb=0

-0.082
0.5 1.2
0.084

-0.128

10 10

0.055

Constant current method, search

-0.145

Vt_lin 10 1.2 V Vg @Id=Ith*W/L,

0.081

Ith=1e-7A, Vd=0.05V, Vs=Vb=0

-0.122
0.5 1.2
0.088

10 10 -0.138 Constant current method, search
Vt_sat 10 1.2 V -0.187 Vg @Id=Ith*W/L,
0.5 1.2 -0.143 Ith=1e-7A, Vd=Vdd, Vs=Vb=0
DIBL 10 1.2 V 0.042186 Vb=0, Vt_lin-Vt_sat

10 1.2 18.292
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.5 1.2 20.173


Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 10 1.2 mV/dec 75.458
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06
Ig_inv 10 10 nA/um2 0 Ig @Vg=Vdd, Vd=Vs=Vb=0
Body effect 10 1.2 V 0.063 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd,
Isub 10 1.2 nA/um 13.229
sweep Vg
Covl 10 1.2 fF/um 3.08E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 0.145159 Vrev=0V

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 463 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (um)|L (um)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.03859±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000|||
|S Vt_gm h a|10|10|V|-0.105||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.052|||
||10|1.2||-0.123|||
|||||0.078|||
||0.5|T S 1.2||-0.082|||
|||||0.084|||
|n g Vt_lin|10|M 10|C V C o|-0.128||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=0.05V, Vs=Vb=0|
|||||0.055|||
||h 10|1.2||-0.145|||
|||||0.081|||
||a i 0.5|1.2||-0.122|||
|||||0.088|||
|Vt_sat|I 10|10|V|n -0.138||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=Vdd, Vs=Vb=0|
||10|C 1.2||f i -0.187|||
||0.5|T 1.2||d -0.143|||
|DIBL|10|e 1.2|V|e 0.042186||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|1.2|1 c h uA/um|n 18.292||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.5|1.2||2 t 20.173|||
|Id_sat|10|1 1.2|. & uA/um /|8 i 557.11||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||5 -8.4%|a l 8.6%||
||0.5|0 1.2||7 I 593.82|||
|||||I 2 n -11.3%|n 11.9%||
|Ioff|10|1.2|0 9 pA/um|3 f 3.44E+06||o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||d . 0.305|2.612||
|Sub Vt slope|10|1.2|/ 2 mV/dec|P 75.458 0||r m Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|r 1 0||a Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|1.2|V|o 2 0.063||t ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|1.2|nA/um|m o 13.229||i o Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|1.2|fF/um|t 3.08E-01||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|i 0.145159||Vrev=0V|


-----

###### 12.2.12 2.5/5.5V High Voltage MOS
 The following table summarizes the key parameters for 2.50/5.5V HV MOS in CLN65LP process.


0.534 0.682

10 10

0.035 -0.036 0.035 -0.036 Constant current method,

N: 0.85 0.527 0.513 search Vg @Id=Ith*W/L,

Vt_lin 10 V

P: 0.6 0.080 -0.08 0.070 -0.070 Ith=1e-7A, Vd=0.05V,

N: 0.85 0.486 0.509 Vs=Vb=0
0.6

P: 0.6 0.111 -0.111 0.091 -0.090

10 10 0.528 0.670

Constant current method,

N: 0.85
10 0.513 0.462 search Vg @Id=Ith*W/L,

Vt_sat P: 0.6 V

Ith=1e-7A, Vd=+5.5V,

N: 0.85
0.6 0.472 0.458 Vs=Vb=0

P: 0.6

N: 0.85
DIBL 10 V 0.01451 -0.05149 Vb=0, Vt_lin-Vt_sat

P: 0.6

N: 0.85
10 26.350 10.430

P: 0.6 Id @Vg=Vdd, Vd=0.05V,

Id_lin uA/um

N: 0.85 Vs=Vb=0
0.6 28.480 11.770

P: 0.6

N: 0.85 474.20 277.30
10

P: 0.6 -11.6% 11.6% -17.9% 17.9% Id @Vg=+2.5V,

Id_sat uA/um

N: 0.85 514.10 300.90 Vd=+5.5V, Vs=Vb=0
0.6

P: 0.6 -15.5% 15.5% -18.3% 18.3%

N: 0.85 8.2660 12.730 Id @Vg=0, Vd=+5.5V,
Ioff 10 pA/um

P: 0.6 0.100 10.452 0.110 10.094 Vs=Vb=0

Slope @Vd=+5.5V,

N: 0.85
Sub Vt slope 10 mV/dec 91.298 90.186 Vs=Vb=0, Vg1=Vt_sat
P: 0.6
0.05, Vg2=Vt_sat-0.06

Ig @Vg=Vdd,
Ig_inv 10 10 nA/um2 0 0
Vd=Vs=Vb=0

N: 0.85 ∆Vt_sat @Vb=-(+5.5V)/2
Body effect 10 V 0.413 0.211

P: 0.6 and Vb=0

N: 0.85 Ibmax @Vs=Vb=0,
Isub 10 nA/um 9.030E-02 8.368E-04

P: 0.6 Vd=Vdd, sweep Vg

N: 0.85 Cgd @Vg=0, Vd=Vdd,
Covl 10 fF/um 4.56E-01 3.66E-01

P: 0.6 Vs=Vb=0
Cjd fF/um2 0.141 0.575 Vrev=0V
Cjs fF/um2 1.195 1.111 Vrev=0V

94.8609 RO_Td(ring oscillator

Inverter FO=1 Wn/Wp= N: 0.85

ps/gate delay time) @ V=Vdd

Delay 6.4/6.8 P: 0.6 13.3291 -10.2616

(Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 464 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (um)|L (um)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|∆L (xl +/-dxl)|||um|-0.015±0||-0.015±0|||
|∆W(xw+/-dxw)|||um|0.007±0||0.007±0|||
|Electrical_ Tox|||Å|56±0.000||59±0.000|||
|S Vt_gm h a|10|10|V|0.583||0.643||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.032|-0.033|0.033|-0.033||
||10|N: 0.85 P: 0.6||0.598||0.507|||
|||||0.075|-0.076|0.065|-0.065||
||0.6|T S N: 0.85 P: 0.6||0.562||0.506|||
|||||0.105|-0.107|0.085|-0.085||
|n Vt_lin|10|10|M C V|0.534||0.682||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=0.05V, Vs=Vb=0|
|||||0.035|-0.036|0.035|-0.036||
||g h 10|N: 0.85 P: 0.6||0.527||0.513|||
|||||0.080|-0.08|0.070|-0.070||
||a 0.6|i N: 0.85 P: 0.6||C 0.486||0.509|||
|||||o 0.111|-0.111|0.091|-0.090||
|Vt_sat|10|I 10|T V e|n 0.528||0.670||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=+5.5V, Vs=Vb=0|
||10|C N: 0.85 P: 0.6||f i d 0.513||0.462|||
||0.6|N: 0.85 P: 0.6||e 1 0.472||0.458|||
|DIBL|10|N: 0.85 P: 0.6|c V|n 2 h 8 0.01451||t i -0.05149||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|N: 0.85 P: 0.6|1 0 uA/um /|. 5 & 7 26.350||a l 10.430||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.6|N: 0.85 P: 0.6||I 2 n 0 28.480||I n 11.770|||
|Id_sat|10|N: 0.85 P: 0.6|uA/um|d 9 474.20||3 f o 277.30||Id @Vg=+2.5V, Vd=+5.5V, Vs=Vb=0|
|||||/ -11.6%|. 11.6%|-17.9%|r 17.9%||
||0.6|N: 0.85 P: 0.6||2 P 514.10||300.90|||
|||||0 -15.5%|r 15.5%|-18.3%|m 18.3%||
|Ioff|10|N: 0.85 P: 0.6|pA/um|1 8.2660||o 12.730||a Id @Vg=0, Vd=+5.5V, t i Vs=Vb=0|
|||||0.100|2 10.452|0.110|10.094||
|Sub Vt slope|10|N: 0.85 P: 0.6|mV/dec|91.298||m o 90.186 t||o Slope @Vd=+5.5V, n Vs=Vb=0, Vg1=Vt_sat- 0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|0||i o 0||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|N: 0.85 P: 0.6|V|0.413||n 0.211||∆Vt_sat @Vb=-(+5.5V)/2 and Vb=0|
|Isub|10|N: 0.85 P: 0.6|nA/um|9.030E-02||C 8.368E-04||e Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|N: 0.85 P: 0.6|fF/um|4.56E-01||3.66E-01||n Cgd @Vg=0, Vd=Vdd, t Vs=Vb=0|
|Cjd|||fF/um2|0.141||0.575||e Vrev=0V|
|Cjs|||fF/um2|1.195||1.111||r Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 6.4/6.8|N: 0.85 P: 0.6|ps/gate|94.8609||||RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||13.3291||-10.2616|||


-----

###### 12.2.13 2.50V MOS
 The following table summarizes the key parameters for 2.50V MOS in CLN65LPHV process. 


N: 0.85 Ibmax @Vs=Vb=0, Vd=Vdd,
Isub 10 nA/um 9.030E-02 8.368E-04

P: 0.6 sweep Vg

N: 0.85 Cgd @Vg=0, Vd=Vdd,
Covl 10 fF/um 4.56E-01 3.66E-01

P: 0.6 Vs=Vb=0
Cjd fF/um2 0.141 0.575 Vrev=0V
Cjs fF/um2 1.195 1.111 Vrev=0V

97.829 RO_Td(ring oscillator delay

Inverter FO=1 Wn/Wp= N: 0.85

ps/gate time) @ V=Vdd

Delay 6.4/6.8 P: 0.6 14.03 -10.67 (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 465 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|∆L (xl +/-dxl)|||um|-0.015±0||-0.015±0|||
|∆W(xw+/-dxw)|||um|0.007±0||0.007±0|||
|Electrical_ Tox|||Å|56±0.000||59±0.000|||
|S Vt_gm h a|10|10|V|0.583||0.643||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.032|-0.033|0.033|-0.033||
||10|N: 0.85 T P: 0.6||0.598||0.507|||
|||||0.075|-0.076|0.065|-0.065||
||0.6|S N: 0.85 P: 0.6||0.562||0.506|||
|||||0.105|-0.107|0.085|-0.085||
|n Vt_lin|g 10|10|M C V|0.534||0.682||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=0.05V, Vs=Vb=0|
|||||0.035|-0.036|0.035|-0.036||
||h 10|N: 0.85 P: 0.6||0.527||0.513|||
|||||C 0.080|-0.08|0.070|-0.070||
||a i 0.6|N: 0.85 I P: 0.6||0.486||0.509|||
|||||o 0.111|-0.111|0.091|-0.090||
|Vt_sat|10|C 10|V e c|n 0.528||0.670||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=+5.5V, Vs=Vb=0|
||10|N: 0.85 T P: 0.6||f i d 0.513||0.462|||
||0.6|N: 0.85 P: 0.6||e 1 n 0.472||0.458|||
|DIBL|10|N: 0.85 P: 0.6|V|2 h 8 0.01451 .||t i -0.05149||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|N: 0.85 P: 0.6|1 0 uA/um /|5 & 7 26.350||a l 10.430 I||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.6|N: 0.85 P: 0.6||I 2 n 0 28.480||n 11.770 3 f|||
|Id_sat|10|N: 0.85 P: 0.6|uA/um|d 9 474.20||o 277.30||Id @Vg=+2.5V, Vd=+5.5V, Vs=Vb=0|
|||||/ -11.6%|. 11.6%|-17.9%|r 17.9%||
||0.6|N: 0.85 P: 0.6||2 P 514.10||m 300.90|||
|||||0 -15.5%|r 15.5%|-18.3%|18.3%||
|Ioff|10|N: 0.85 P: 0.6|pA/um|1 8.2660||o 12.730||a t Id @Vg=0, Vd=+5.5V, i Vs=Vb=0|
|||||0.100|2 10.452|m 0.110|10.094||
|Sub Vt slope|10|N: 0.85 P: 0.6|mV/dec|91.298||o 90.186 t||o Slope @Vd=+5.5V, n Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|0||i o 0||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|N: 0.85 P: 0.6|V|0.413||n 0.211||∆Vt_sat @Vb=-(+5.5V)/2 and Vb=0|
|Isub|10|N: 0.85 P: 0.6|nA/um|9.030E-02||C 8.368E-04||Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|N: 0.85 P: 0.6|fF/um|4.56E-01||3.66E-01||e n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cjd|||fF/um2|0.141||0.575||t Vrev=0V|
|Cjs|||fF/um2|1.195||1.111||e r Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 6.4/6.8|N: 0.85 P: 0.6|ps/gate|97.829||||RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||14.03||-10.67|||


-----

###### 12.3 Key parameters of MOS Transistors in CLN65G 

 12.3.1 1.0V Standard Vt MOS


###### The following table summarizes the key parameters for 1.0V standard Vt MOS in CLN65G process.

W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition

ΔL (xl +/-dxl) um -0.013±0.004 -0.01±0.004
ΔW(xw+/-dxw) um 0.02±0.008 0.02±0.008
Electrical_ Tox Å 20.7±0.600 23±0.600

0.213 0.299

1 1

0.035 -0.035 0.036 -0.035

0.322 0.335

Vt_gm 0.3_0.6 0.06 V Vg @Vd=0.05V, Vs=Vb=0

0.060 -0.063 0.060 -0.061

0.301 0.315
0.12 0.06
0.082 -0.088 0.093 -0.088

0.116 0.250

1 1

0.037 -0.038 0.038 -0.037

0.210 0.273 Vg @Vd=0.05V, Vs=Vb=0,

Vt_lin 0.3_0.6 0.06 V

0.066 -0.070 0.067 -0.069 Id=4e-8*Wdrawn/Ldrawn

0.188 0.248
0.12 0.06
0.091 -0.096 0.104 -0.101

1 1 0.090 0.236
Vg @Vd=Vdd, Vs=Vb=0,
Vt_sat 0.3_0.6 0.06 V 0.123 0.127
Id=4e-8*Wdrawn/Ldrawn
0.12 0.06 0.116 0.126
DIBL 0.3_0.6 0.06 V 0.086777 -0.14511 Vb=0, Vt_lin-Vt_sat

0.3_0.6 0.06 141.46 51.038
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.12 0.06 156.89 65.855

807.26 409.12

0.3_0.6 0.06

-18.7% 18.8% -19.1% 19.3%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

900.71 516.97
0.12 0.06
-25.9% 26.3% -27.3% 28.7%

29138 33017
Isoff 0.3_0.6 0.06 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.109 10.464 0.105 9.293

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 0.3_0.6 0.06 mV/dec 91.559 98.719
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06


Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 0.3_0.6 0.06 nA/um 6.085E-02 1.212E-03

Vg
Covl 0.3_0.6 0.06 fF/um 2.03E-01 2.01E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.273 1.076 Vrev=0V
Inverter FO=1 Wn/Wp= 5.76786 RO_Td(ring oscillator delay time)
0.06 ps/gate
Delay 5/3.5 1.0826 -0.85588 @ V=Vdd  (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 466 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.013±0.004||-0.01±0.004|||
|S ΔW(xw+/-dxw)||T|um|0.02±0.008||0.02±0.008|||
|h Electrical_ Tox||S|Å|20.7±0.600||23±0.600|||
|a n Vt_gm|1|1|M C V|0.213||0.299||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.035|-0.035|0.036|-0.035||
||g h 0.3_0.6|0.06||0.322||0.335|||
|||||0.060|-0.063|0.060|-0.061||
||a i 0.12|0.06||C 0.301||0.315|||
|||||o 0.082|-0.088|0.093|-0.088||
|Vt_lin|1|I C 1|V e c|n 0.116||0.250||Vg @Vd=0.05V, Vs=Vb=0, Id=4e-8*Wdrawn/Ldrawn|
|||||0.037|f -0.038|0.038|-0.037||
||0.3_0.6|T 0.06||i d 0.210||0.273|||
|||||0.066|-0.070|0.067|-0.069||
||0.12|0.06||e 1 0.188||0.248|||
|||||2 0.091|-0.096|n 0.104|-0.101||
|Vt_sat|1|1|h 1 V 0|8 . 0.090||t i 0.236||Vg @Vd=Vdd, Vs=Vb=0, Id=4e-8*Wdrawn/Ldrawn|
||0.3_0.6|0.06||5 0.123||a 0.127|||
||0.12|0.06||& 7 0.116||l 0.126|||
|DIBL|0.3_0.6|0.06|/ V|I n 0.086777||I 2 n -0.14511||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.3_0.6|0.06|0 uA/um|141.46||3 f 51.038||o Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.12|0.06||d 9 . 156.89||65.855|||
|Id_sat|0.3_0.6|0.06|uA/um|/ 2 807.26||409.12||r m a Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 t|
|||||0 -18.7%|18.8%|P -19.1%|19.3%||
||0.12|0.06||1 900.71||r 516.97|||
|||||-25.9%|2 26.3%|o -27.3%|28.7%||
|Isoff|0.3_0.6|0.06|pA/um|29138||m 33017||i o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0.109|10.464|0.105|o 9.293||
|Sub Vt slope|0.3_0.6|0.06|mV/dec|91.559||t i 98.719||n Slope @Vd=Vdd, Vs=Vb=0, o Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|1|1|nA/um2|59.958||12.025||n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.3_0.6|0.06|V|0.050||0.032||ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.3_0.6|0.06|nA/um|6.085E-02||1.212E-03||C e Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|0.3_0.6|0.06|fF/um|2.03E-01||2.01E-01||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.273||1.076||t e Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.5|0.06|ps/gate|5.76786||||r RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||1.0826||-0.85588|||


-----

###### 12.3.2 1.0V High Vt MOS The following table summarizes the key parameters for 1.0V high Vt MOS in CLN65G process.

W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition

ΔL (xl +/-dxl) um -0.013±0.004 -0.01±0.004
ΔW(xw+/-dxw) um 0.02±0.008 0.02±0.008
Electrical_ Tox Å 20.7±0.600 23±0.600

0.349 0.409

1 1

0.035 -0.035 0.037 -0.037

0.385 0.390

Vt_gm 0.3_0.6 0.06 V Vg @Vd=0.05V, Vs=Vb=0

0.075 -0.077 0.054 -0.054

0.363 0.368
0.12 0.06
0.099 -0.106 0.095 -0.093

0.239 0.363

1 1

0.036 -0.037 0.039 -0.039

0.267 0.329 Vg @Vd=0.05V, Vs=Vb=0,

Vt_lin 0.3_0.6 0.06 V

0.080 -0.082 0.061 -0.061 Id=4e-8*Wdrawn/Ldrawn

0.246 0.301
0.12 0.06
0.106 -0.112 0.104 -0.101

1 1 0.227 0.352
Vg @Vd=Vdd, Vs=Vb=0,
Vt_sat 0.3_0.6 0.06 V 0.192 0.216
Id=4e-8*Wdrawn/Ldrawn
0.12 0.06 0.173 0.201
DIBL 0.3_0.6 0.06 V 0.074629 -0.11351 Vb=0, Vt_lin-Vt_sat

0.3_0.6 0.06 132.8 46.241
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.12 0.06 146.44 62.745

705.88 337.92

0.3_0.6 0.06

-21.8% 22.3% -21.0% 21.9%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

805.84 441.44
0.12 0.06
-28.3% 31.0% -30.2% 32.0%

4481.5 3551.6
Isoff 0.3_0.6 0.06 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.088 14.350 0.113 10.637

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 0.3_0.6 0.06 mV/dec 90.322 100.85
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06


Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 0.3_0.6 0.06 nA/um 1.005E-01 3.236E-03

Vg
Covl 0.3_0.6 0.06 fF/um 2.01E-01 1.85E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0

Cj fF/um2 1.3 1.083 Vrev=0V

7.47354

Inverter FO=1 Wn/Wp= RO_Td(ring oscillator delay time)
0.06 ps/gate
Delay 5/3.5 1.72253 -1.22558 @ V=Vdd  (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 467 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.013±0.004||-0.01±0.004|||
|ΔW(xw+/-dxw)|||um|0.02±0.008||0.02±0.008|||
|Electrical_ Tox|||Å|20.7±0.600||23±0.600|||
|S Vt_gm h a|1|1|V|0.349||0.409||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.035|-0.035|0.037|-0.037||
||0.3_0.6|T 0.06||0.385||0.390|||
|||||0.075|-0.077|0.054|-0.054||
||0.12|S 0.06||0.363||0.368|||
|||||0.099|-0.106|0.095|-0.093||
|n Vt_lin|g 1|1|M C V|0.239||0.363||Vg @Vd=0.05V, Vs=Vb=0, Id=4e-8*Wdrawn/Ldrawn|
|||||0.036|-0.037|0.039|-0.039||
||h 0.3_0.6 a|0.06||0.267||0.329|||
|||||C 0.080|-0.082|0.061|-0.061||
||i 0.12|0.06 I||0.246||0.301|||
|||||o 0.106|-0.112|0.104|-0.101||
|Vt_sat|1|C 1|V|n 0.227||0.352||Vg @Vd=Vdd, Vs=Vb=0, Id=4e-8*Wdrawn/Ldrawn|
||0.3_0.6|0.06||f i 0.192||0.216|||
||0.12|T 0.06||d 0.173||0.201|||
|DIBL|0.3_0.6|0.06|e V|e 0.074629||-0.11351||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.3_0.6|0.06|c h uA/um|1 132.8||n 46.241||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.12|0.06||2 146.44||t 62.745|||
|Id_sat|0.3_0.6|0.06|1 0 uA/um /|8 . 705.88||i a 337.92||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||-21.8%|5 22.3%|-21.0%|l 21.9%||
||0.12|0.06||& 7 I 805.84||I 441.44|||
|||||-28.3%|n 31.0%|2 -30.2%|n 32.0%||
|Isoff|0.3_0.6|0.06|0 pA/um|d 4481.5||3 f 3551.6||o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||9 / 0.088|. 14.350|0.113|10.637||
|Sub Vt slope|0.3_0.6|0.06|mV/dec|2 0 90.322||P 100.85 r||r m Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|1|1|nA/um2|1 2 60.011||o 12.041||a t Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.3_0.6|0.06|V|0.051||m 0.054||i o ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.3_0.6|0.06|nA/um|1.005E-01||o t 3.236E-03||n Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|0.3_0.6|0.06|fF/um|2.01E-01||i 1.85E-01||o Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.3||1.083||n Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.5|0.06|ps/gate|7.47354||||C RO_Td(ring oscillator delay time) e @ V=Vdd (Fan_out=1)|
|||||1.72253||-1.22558|||


-----

###### 12.3.3 1.8V I/O MOS The following table summarizes the key parameters for 1.8V I/O MOS in CLN65G process.
W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition

ΔL (xl +/-dxl) um -0.055±0.008 -0.055±0.008

ΔW(xw+/-dxw) um 0.007±0.012 0.007±0.012

Electrical_ Tox Å 34±1.333 37±1.333

0.342 0.384

10 10

0.050 -0.048 0.052 -0.050

0.495 0.477

Vt_gm 10 0.2 V Vg @Vd=0.05V, Vs=Vb=0

0.058 -0.058 0.051 -0.054

0.510 0.467
0.4 0.2
0.071 -0.066 0.064 -0.066

0.298 0.415

10 10

0.053 -0.053 0.055 -0.052

0.438 0.486 Vg @Vd=0.05V, Vs=Vb=0,

Vt_lin 10 0.2 V

0.065 -0.064 0.056 -0.059 Id=1e-7*Wdrawn/Ldrawn

0.455 0.464
0.4 0.2
0.080 -0.074 0.070 -0.071

10 10 0.286 0.401
Vg @Vd=Vdd, Vs=Vb=0,
Vt_sat 10 0.2 V 0.366 0.427
Id=1e-7*Wdrawn/Ldrawn
0.4 0.2 0.370 0.406

DIBL 10 0.2 V 0.071056 -0.05863 Vb=0, Vt_lin-Vt_sat

10 0.2 79.037 23.04
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.4 0.2 78.88 29.112

679.07 298.53

10 0.2

-13.4% 13.5% -13.6% 15.1%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

692.97 357.32
0.4 0.2
-19.2% 20.4% -17.3% 19.7%

13.334 7.1915
Ioff 10 0.2 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.166 6.963 0.166 7.622

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 10 0.2 mV/dec 84.962 99.543
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06


Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 10 0.2 nA/um 7.437E+01 8.951E-01

Vg
Covl 10 0.2 fF/um 2.30E-01 1.94E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0

Cj fF/um2 1.384 1.098 Vrev=0V

18.4834

Inverter FO=1 Wn/Wp= RO_Td(ring oscillator delay time)
0.2 ps/gate
Delay 5/3.5 3.2224 -2.5873 @ V=Vdd  (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 468 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.055±0.008||-0.055±0.008|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|34±1.333||37±1.333|||
|S Vt_gm h a|10|10|V|0.342||0.384||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.050|-0.048|0.052|-0.050||
||10|T 0.2||0.495||0.477|||
|||||0.058|-0.058|0.051|-0.054||
||0.4|S 0.2||0.510||0.467|||
|||||0.071|-0.066|0.064|-0.066||
|n Vt_lin|g 10|10|M C V|0.298||0.415||Vg @Vd=0.05V, Vs=Vb=0, Id=1e-7*Wdrawn/Ldrawn|
|||||0.053|-0.053|0.055|-0.052||
||h 10 a|0.2||0.438||0.486|||
|||||C 0.065|-0.064|0.056|-0.059||
||i 0.4|0.2 I||o 0.455||0.464|||
|||||0.080|-0.074|0.070|-0.071||
|Vt_sat|10|C 10|V|n 0.286||0.401||Vg @Vd=Vdd, Vs=Vb=0, Id=1e-7*Wdrawn/Ldrawn|
||10|0.2||f i 0.366||0.427|||
||0.4|T 0.2||d 0.370||0.406|||
|DIBL|10|0.2|e V|e 1 0.071056||-0.05863||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|0.2|c h uA/um|2 79.037||n 23.04||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.4|0.2||8 78.88||t i 29.112|||
|Id_sat|10|0.2|1 0 uA/um / 0|. 5 679.07||a 298.53||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||& -13.4%|7 13.5%|-13.6%|l 15.1%||
||0.4|0.2||I 692.97||I 2 n 357.32|||
|||||-19.2%|n 20.4%|3 -17.3%|f 19.7%||
|Ioff|10|0.2|pA/um|d 9 13.334||7.1915||o r Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||/ 0.166|. 6.963|0.166|7.622||
|Sub Vt slope|10|0.2|mV/dec|2 0 84.962 1||P r 99.543 o||m Slope @Vd=Vdd, Vs=Vb=0, a Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|2 0||0||t i Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|0.2|V|0.080||m 0.135||o ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|0.2|nA/um|7.437E+01||o t 8.951E-01 i||n Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|0.2|fF/um|2.30E-01||1.94E-01||o Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.384||1.098||n Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.5|0.2|ps/gate|18.4834||||C RO_Td(ring oscillator delay time) e @ V=Vdd (Fan_out=1)|
|||||3.2224||-2.5873|||


-----

###### 12.3.4 2.5V I/O MOS The following table summarizes the key parameters for 2.5V I/O MOS in CLN65G process.
W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition

ΔL (xl +/-dxl) um -0.015±0.01 -0.015±0.01

ΔW(xw+/-dxw) um 0.007±0.012 0.007±0.012

Electrical_ Tox Å 56±3.000 59±3.000

0.593 0.610

10 10

0.057 -0.057 0.047 -0.048

0.601 0.483

Vt_gm 10 0.28 V Vg @Vd=0.05V, Vs=Vb=0

0.053 -0.054 0.053 -0.051

0.551 0.449
0.4 0.28
0.072 -0.073 0.069 -0.061

0.534 0.651

10 10

0.059 -0.059 0.050 -0.051

0.519 0.505 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 10 0.28 V

0.061 -0.062 0.059 -0.056 Id=1e-7*Wdrawn/Ldrawn

0.476 0.466
0.4 0.28
0.080 -0.080 0.074 -0.065

10 10 0.525 0.637
Vg @Vd=Vdd, Vs=Vb=0
Vt_sat 10 0.28 V 0.409 0.383
Id=1e-7*Wdrawn/Ldrawn
0.4 0.28 0.383 0.348
DIBL 10 0.28 V 0.10967 -0.12246 Vb=0, Vt_lin-Vt_sat

10 0.28 52.208 17.213
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.4 0.28 55.963 21.948

608.94 345.09

10 0.28

-11.1% 12.3% -11.7% 14.0%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

651.21 420.5
0.4 0.28
-16.2% 17.3% -15.1% 20.0%

1.7546 9.179
Ioff 10 0.28 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.209 5.326 0.195 4.391

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 10 0.28 mV/dec 83.042 93.552
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06

Ig_inv 10 10 nA/um2 0 0 Ig @Vg=Vdd, Vd=Vs=Vb=0

Body effect 10 0.28 V 0.134 0.150 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Isub 10 0.28 nA/um 2.361E+02 7.862E-01 Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg

Covl 10 0.28 fF/um 2.18E-01 2.44E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0

Cj fF/um2 1.184 1.099 Vrev=0V

26.9157

Inverter FO=1 Wn/Wp= RO_Td(ring oscillator delay time) @
0.28 ps/gate
Delay 5/3.5 V=Vdd  (Fan_out=1)

3.312 -2.9873

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 469 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.015±0.01||-0.015±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000||59±3.000|||
|S Vt_gm h a|10|10|V|0.593||0.610||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.057|-0.057|0.047|-0.048||
||10|T 0.28||0.601||0.483|||
|||||0.053|-0.054|0.053|-0.051||
||0.4|S 0.28||0.551||0.449|||
|||||0.072|-0.073|0.069|-0.061||
|n Vt_lin|10|10|M C V|0.534||0.651||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||0.059|-0.059|0.050|-0.051||
||g h 10|0.28||0.519||0.505|||
|||||0.061|-0.062|0.059|-0.056||
||a i 0.4|0.28||C 0.476||0.466|||
|||||o 0.080|-0.080|0.074|-0.065||
|Vt_sat|10|I 10|V|n 0.525||0.637||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||10|C 0.28||f 0.409||0.383|||
||0.4|0.28||i 0.383||0.348|||
|DIBL|10|T 0.28|V|d 0.10967||-0.12246||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|0.28|e c uA/um|e 52.208||17.213||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.4|0.28||1 55.963||n 21.948|||
|Id_sat|10|0.28|h 1 uA/um 0|2 608.94||t 345.09||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||. -11.1%|8 12.3%|i -11.7%|14.0%||
||0.4|0.28||5 651.21||a l 420.5|||
|||||& -16.2%|7 17.3%|-15.1%|20.0%||
|Ioff|10|0.28|/ 0 pA/um|I 1.7546||I 2 n 9.179||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0.209|n 5.326|3 0.195|f 4.391||
|Sub Vt slope|10|0.28|mV/dec|d 9 / . 83.042 2||93.552||o Slope @Vd=Vdd, Vs=Vb=0, r Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|0 0||P r 0||m Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|0.28|V|1 2 0.134||o 0.150||a t ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|0.28|nA/um|2.361E+02||m 7.862E-01||i o Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|0.28|fF/um|2.18E-01||o t 2.44E-01||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.184||i 1.099||o Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.5|0.28|ps/gate|26.9157||||n RO_Td(ring oscillator delay time) @ C V=Vdd (Fan_out=1)|
|||||3.312||-2.9873|||


-----

###### 12.3.5 1.0V Native MOS The following table summarizes the key parameters for 1.0V native MOS in CLN65G process.

W (μμμμm) L (μμμμm) Unit NMOS Definition

ΔL (xl +/-dxl) um -0.013±0.005

ΔW(xw+/-dxw) um 0.02±0.008

Electrical_ Tox Å 20.7±0.600

0.113

1 1

0.042 -0.042

0.171

Vt_gm 1 0.2 V Vg @Vd=0.05V, Vs=Vb=0

0.060 -0.060

0.172
0.5 0.2

0.061 -0.061

0.014

1 1

0.044 -0.044

0.069 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 1 0.2 V

0.063 -0.065 Id=4e-8*Wdrawn/Ldrawn

0.063
0.5 0.2

0.065 -0.067

1 1 -0.033

Vg @Vd=0.05V, Vs=Vb=0

Vt_sat 1 0.2 V 0.006

Id=4e-8*Wdrawn/Ldrawn

0.5 0.2 0.000

DIBL 1 0.2 V 0.063105 Vb=0, Vt_lin-Vt_sat

1 0.2 82.623
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0

0.5 0.2 82.184

618.59

1 0.2

-14.3% 16.1%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

622.44
0.5 0.2

-15.2% 17.2%

167240
Ioff 1 0.2 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.154 6.054

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 1 0.2 mV/dec 76.787
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06

Ig_inv 1 1 nA/um2 60.028 Ig @Vg=Vdd, Vd=Vs=Vb=0

Body effect 1 0.2 V 0.022 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 1 0.2 nA/um 0.011
Vg
Covl 1 0.2 fF/um 3.26E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0

Cj fF/um2 0.164087 Vrev=0V

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 470 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.013±0.005|||
|ΔW(xw+/-dxw)|||um|0.02±0.008|||
|Electrical_ Tox|||Å|20.7±0.600|||
|S h a Vt_gm n|1|1|V M C|0.113||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.042|-0.042||
||1|T S 0.2||0.171|||
|||||0.060|-0.060||
||g 0.5 h|0.2||0.172|||
|||||0.061|-0.061||
|Vt_lin|a i 1|1|V e c|C 0.014||Vg @Vd=0.05V, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
|||||o 0.044|-0.044||
||1|I C 0.2||n f 0.069|||
|||||i d 0.063|-0.065||
||0.5|T 0.2||e 0.063|||
|||||1 2 0.065|n -0.067||
|Vt_sat|1|1|h 1 V 0|t 8 i -0.033||Vg @Vd=0.05V, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
||1|0.2||. a 5 l 0.006|||
||0.5|0.2||& 7 I I 0.000|||
|DIBL|1|0.2|/ 0 V|2 n n 3 f 0.063105||Vb=0, Vt_lin-Vt_sat|
|Id_lin|1|0.2|uA/um|d 9 / . 82.623||o r Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0 m|
||0.5|0.2||2 P 82.184|||
|Id_sat|1|0.2|uA/um|0 r 1 618.59||a t i o Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 n|
|||||2 -14.3%|o 16.1%||
||0.5|0.2||m 622.44|||
|||||-15.2%|o t 17.2%||
|Ioff|1|0.2|pA/um|i 167240||o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0.154|6.054||
|Sub Vt slope|1|0.2|mV/dec|76.787||n Slope @Vd=Vdd, Vs=Vb=0, C Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|1|1|nA/um2|60.028||e Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|1|0.2|V|0.022||n ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|1|0.2|nA/um|0.011||t e Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|1|0.2|fF/um|3.26E-01||r Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|0.164087||Vrev=0V|


-----

###### 12.3.6 1.8V Native MOS The following table summarizes the key parameters for 1.8V native MOS in CLN65G process.

W (μμμμm) L (μμμμm) Unit NMOS Definition

ΔL (xl +/-dxl) μm -0.055 ± 0.008

ΔW(xw+/-dxw) μm 0.007 ± 0.012

Electrical_ Tox Å 34.0± 1.333

0.342

10 10

0.049 -0.049

0.495

Vt_gm 10.0 0.2 V Vg @Vd=0.05V, Vs=Vb=0

0.060 -0.060

0.510
0.40 0.2

0.071 -0.067

0.298

10 10

0.053 -0.053

0.438 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 10.0 0.2 V

0.067 -0.067 Id=1e-7*Wdrawn/Ldrawn

0.455
0.40 0.2

0.080 -0.076

10 10 0.286

Vg @Vd=Vdd, Vs=Vb=0

Vt_sat 10.0 0.2 V 0.366

Id=1e-7*Wdrawn/Ldrawn

0.40 0.2 0.370

DIBL 10.0 0.2 V 0.071 Vb=0, Vt_lin-Vt_sat

10.0 0.2 79.0
Id_lin μA/μm Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.40 0.2 78.9

679

10.0 0.2

13.8% -13.4%

Id_sat μA/μm Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

693
0.40 0.2

19.2% -18.0%

13
Idoff 10.0 0.2 pA/μm Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
7.1E+01 -12

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 10.0 0.2 mV/dec 85
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06

Ig_inv 10 10 nA/um2 0 Ig @Vg=Vdd, Vd=Vs=Vb=0

Body effect 10.0 0.2 V 0.080 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 10.0 0.2 nA/um 7.4E+01


Cj fF/um2 1.384 Vrev=0V

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 471 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||μm|-0.055 ± 0.008|||
|ΔW(xw+/-dxw)|||μm|0.007 ± 0.012|||
|Electrical_ Tox|||Å|34.0± 1.333|||
|S h Vt_gm a n|10|10|V M C|0.342||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.049|-0.049||
||10.0|T S 0.2||0.495|||
|||||0.060|-0.060||
||g 0.40|0.2||0.510|||
|||||0.071|-0.067||
|Vt_lin|h a 10 i|10|V T e c|C 0.298||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||o 0.053|-0.053||
||10.0|I C 0.2||n 0.438|||
|||||f i 0.067|-0.067||
||0.40|0.2||d 0.455|||
|||||e 1 0.080|n -0.076||
|Vt_sat|10|10|h 1 V 0|2 t 0.286||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||10.0|0.2||8 i . a 5 0.366|||
||0.40|0.2||& l 7 I 0.370|||
|DIBL|10.0|0.2|/ V|I 2 n n 0.071||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10.0|0.2|0 μA/μm|3 d 9 79.0||f o Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0 r|
||0.40|0.2||/ . 78.9|||
|Id_sat|10.0|0.2|μA/μm|2 P 0 679||m a t Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 i o|
|||||1 13.8%|r o -13.4%||
||0.40|0.2||2 m 693|||
|||||19.2%|o -18.0%||
|Idoff|10.0|0.2|pA/μm|t 13||n i o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||7.1E+01|-12||
|Sub Vt slope|10.0|0.2|mV/dec|85||n Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|0||C Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10.0|0.2|V|0.080||e n ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10.0|0.2|nA/um|7.4E+01||t Ibmax @Vs=Vb=0, Vd=Vdd, sweep e Vg|
|Covl|10|0.2|fF/um|0.254||r Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.384||Vrev=0V|


-----

###### 12.3.7 2.5V Native MOS The following table summarizes the key parameters for 2.5V native MOS in CLN65G process.
W (μμμμm) L (μμμμm) Unit NMOS Definition
ΔL (xl +/-dxl) um -0.015±0.01

ΔW(xw+/-dxw) um 0.007±0.012

Electrical_ Tox Å 56±3.000

-0.102

10 10

0.053 -0.060

-0.120

Vt_gm 10 1.2 V Vg @Vd=0.05V, Vs=Vb=0

0.078 -0.084

-0.096
0.5 1.2

0.082 -0.086

-0.126

10 10

0.056 -0.063

-0.140 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 10 1.2 V

0.081 -0.088 Id=1e-7*Wdrawn/Ldrawn

-0.119
0.5 1.2

0.086 -0.090

10 10 -0.132

Vt_sat 10 1.2 V -0.176 Vg @Vd=Vdd, Vs=Vb=0

0.5 1.2 -0.142

DIBL 10 1.2 V 0.036255 Vb=0, Vt_lin-Vt_sat

10 1.2 18.241
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.5 1.2 19.375

407.25

10 1.2

-11.6% 12.4%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

426.2
0.5 1.2

-13.4% 14.6%

3.40E+06
Ioff 10 1.2 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.272 2.446

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 10 1.2 mV/dec 72.418
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06


Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 10 1.2 nA/um 0.808

Vg
Covl 10 1.2 fF/um 3.25E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0

Cj fF/um2 0.15305 Vrev=0V

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 472 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.015±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000|||
|S h Vt_gm a n|10|10|V M C|-0.102||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.053|-0.060||
||10|T S 1.2||-0.120|||
|||||0.078|-0.084||
||0.5 g|1.2||-0.096|||
|||||0.082|-0.086||
|Vt_lin|h a 10 i|10|V T e|-0.126||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||C 0.056|-0.063||
||10|I C 1.2||o n -0.140|||
|||||f 0.081|-0.088||
||0.5|1.2||i d -0.119|||
|||||e 1 0.086|-0.090||
|Vt_sat|10|10|c h V 1|n 2 t -0.132||Vg @Vd=Vdd, Vs=Vb=0|
||10|1.2||8 i . a -0.176|||
||0.5|1.2||5 & l 7 -0.142|||
|DIBL|10|1.2|0 V|I I 2 0.036255||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|1.2|/ 0 uA/um|n n 3 f 18.241||o Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.5|1.2||d 9 / . 19.375|||
|Id_sat|10|1.2|uA/um|2 P 407.25||r m a Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 t i o|
|||||0 -11.6%|r 12.4%||
||0.5|1.2||1 o 2 426.2|||
|||||-13.4%|m 14.6%||
|Ioff|10|1.2|pA/um|o t 3.40E+06||n Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0 o|
|||||0.272|i 2.446||
|Sub Vt slope|10|1.2|mV/dec|72.418||n Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|0||C Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|1.2|V|0.053||e ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|1.2|nA/um|0.808||n t Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|1.2|fF/um|3.25E-01||e r Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|0.15305||Vrev=0V|


-----

###### 12.4 Key Parameters of MOS Transistors in CLN65GP 

 12.4.1 1.0V Standard Vt MOS


###### The following table summarizes the key parameters for 1.0V standard Vt MOS in CLN65GP process.

W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition
ΔL (xl +/-dxl) μm -0.019 ± 0.004 -0.016 ± 0.004
ΔW(xw+/-dxw) μm 0.016 ± 0.008 0.016 ± 0.008
Electrical_ Tox Å 20 ± 0.6 22.0 ± 0.6

0.308 0.291

1 1

0.035 -0.034 0.038 -0.038

0.362 0.378

Vt_gm 0.3_0.6 0.06 V Vg @Vd=0.05V, Vs=Vb=0

0.061 -0.064 0.057 -0.053

0.346 0.362
0.12 0.06
0.080 -0.082 0.085 -0.085

0.210 0.240

1 1

0.036 -0.038 0.039 -0.040

0.271 0.317 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 0.3_0.6 0.06 V

0.065 -0.072 0.061 -0.058 Id=4e-8*Wdrawn/Ldrawn

0.256 0.296
0.12 0.06
0.086 -0.091 0.092 -0.092

1 1 0.197 0.224
Vg @Vd=Vdd, Vs=Vb=0
Vt_sat 0.3_0.6 0.06 V 0.171 0.173
Id=4e-8*Wdrawn/Ldrawn
0.12 0.06 0.159 0.171

DIBL 0.3_0.6 0.06 V 0.100 0.144 Vb=0, Vt_lin-Vt_sat

0.3_0.6 0.06 142.2 51.7
Id_lin μA/μm Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.12 0.06 154.8 66.5

798 402

0.3_0.6 0.06

21.6% -19.8% 19.9% -20.2%

Id_sat μA/μm Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

879 503
0.12 0.06
28.0% -26.7% 30.2% -28.4%

11060 13680
Idoff 0.3_0.6 0.06 pA/μm Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
9.4E+04 -9.3E+03 8.2E+04 -1.2E+04

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 0.3_0.6 0.06 mV/dec 95 103
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06

Ig_inv 1 1.00 nA/um2 121 30 Ig @Vg=Vdd, Vd=Vs=Vb=0
Body effect 0.3_0.6 0.06 V 0.069 0.031 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 0.3_0.6 0.06 nA/um 1.90E+00 5.31E-03
Vg
Covl 1 0.06 fF/um 2.54E-01 2.41E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.27 1.06 Vrev=0V
Inverter FO=1 Wn/Wp 6.599 RO_Td(ring oscillator delay time) @
0.06 ps/gate
Delay = 3.6/5 1.489 -1.139 V=Vdd,ccoflag=1 (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 473 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||μm|-0.019 ± 0.004||-0.016 ± 0.004|||
|S ΔW(xw+/-dxw)||T|μm|0.016 ± 0.008||0.016 ± 0.008|||
|h Electrical_ Tox|||Å|20 ± 0.6||22.0 ± 0.6|||
|a n Vt_gm|1|1|S M C V|0.308||0.291||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.035|-0.034|0.038|-0.038||
||g h 0.3_0.6|0.06||0.362||0.378|||
|||||0.061|-0.064|0.057|-0.053||
||a 0.12|i 0.06 I||C 0.346||0.362|||
|||||o 0.080|-0.082|0.085|-0.085||
|Vt_lin|1|C 1|T e V c|n f 0.210||0.240||Vg @Vd=0.05V, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
|||||0.036|i -0.038|0.039|-0.040||
||0.3_0.6|0.06||d 0.271||0.317|||
|||||1 0.065|e -0.072|0.061|-0.058||
||0.12|0.06||2 0.256||n t 0.296|||
|||||h . 0.086|8 -0.091|i 0.092|a -0.092||
|Vt_sat|1|1|1 0 V /|5 & 0.197||l 0.224||Vg @Vd=Vdd, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
||0.3_0.6|0.06||I 0.171||7 I 0.173|||
||0.12|0.06||n 0 0.159||2 n 3 0.171|||
|DIBL|0.3_0.6|0.06|V|d 9 0.100||0.144||f o Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.3_0.6|0.06|μA/μm|/ . 142.2||51.7||r m Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.12|0.06||2 0 154.8||P 66.5|||
|Id_sat|0.3_0.6|0.06|μA/μm|1 798||r o 402||a t i o Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 n|
|||||21.6%|2 -19.8%|19.9%|-20.2%||
||0.12|0.06||879||m 503|||
|||||28.0%|-26.7%|30.2%|o -28.4%||
|Idoff|0.3_0.6|0.06|pA/μm|11060||t 13680||i o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||9.4E+04|-9.3E+03|8.2E+04|-1.2E+04||
|Sub Vt slope|0.3_0.6|0.06|mV/dec|95||103||n Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|1|1.00|nA/um2|121||30||C Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.3_0.6|0.06|V|0.069||0.031||e ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.3_0.6|0.06|nA/um|1.90E+00||5.31E-03||n t Ibmax @Vs=Vb=0, Vd=Vdd, sweep e Vg|
|Covl|1|0.06|fF/um|2.54E-01||2.41E-01||r Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.27||1.06||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp = 3.6/5|0.06|ps/gate|6.599||||RO_Td(ring oscillator delay time) @ V=Vdd,ccoflag=1 (Fan_out=1)|
|||||1.489||-1.139|||


-----

###### 12.4.2 1.0V High Vt MOS The following table summarizes the key parameters for 1.0V high Vt MOS in CLN65GP process.

W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition

ΔL (xl +/-dxl) μm -0.019 ± 0.004 -0.016 ± 0.004
ΔW(xw+/-dxw) μm 0.016 ± 0.008 0.016 ± 0.008

Electrical_ Tox Å 20 ± 0.6 22.0 ± 0.6

0.458 0.396

1 1

0.031 -0.032 0.043 -0.044

0.448 0.432

Vt_gm 0.3_0.6 0.06 V Vg @Vd=0.05V, Vs=Vb=0

0.051 -0.072 0.058 -0.064

0.420 0.416
0.12 0.06

0.087 -0.109 0.106 -0.119

0.350 0.344

1 1

0.033 -0.034 0.045 -0.046

0.328 0.369 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 0.3_0.6 0.06 V

0.058 -0.070 0.059 -0.061 Id=4e-8*Wdrawn/Ldrawn

0.309 0.351

0.12 0.06

0.092 -0.107 0.105 -0.109

1 1 0.340 0.331

Vg @Vd=Vdd, Vs=Vb=0

Vt_sat 0.3_0.6 0.06 V 0.229 0.241

Id=4e-8*Wdrawn/Ldrawn

0.12 0.06 0.212 0.231

DIBL 0.3_0.6 0.06 V 0.100 0.128 Vb=0, Vt_lin-Vt_sat

0.3_0.6 0.06 126.4 46.2
Id_lin μA/μm Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.12 0.06 137.1 60.2

683 329

0.3_0.6 0.06

22.2% -20.9% 20.5% -20.4%

Id_sat μA/μm Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

760 422
0.12 0.06

30.5% -26.6% 30.9% -28.6%

3478 3193
Idoff 0.3_0.6 0.06 pA/μm Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
2.7E+04 -2639 1.6E+04 -2259

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 0.3_0.6 0.06 mV/dec 98 101
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06


Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 0.3_0.6 0.06 nA/um 3.26E-01 1.40E-02


Inverter FO=1 Wn/Wp 8.237 RO_Td(ring oscillator delay time)
0.06 ps/gate
Delay = 3.6/5 1.996 -1.6 @ V=Vdd,ccoflag=1 (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 474 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||μm|-0.019 ± 0.004||-0.016 ± 0.004|||
|ΔW(xw+/-dxw)|||μm|0.016 ± 0.008||0.016 ± 0.008|||
|Electrical_ Tox|||Å|20 ± 0.6||22.0 ± 0.6|||
|S h Vt_gm a n|1|1|V S M|0.458||0.396||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.031|-0.032|0.043|-0.044||
||0.3_0.6|T 0.06||0.448||0.432|||
|||||0.051|-0.072|0.058|-0.064||
||0.12|0.06||0.420||0.416|||
|||||0.087|-0.109|0.106|-0.119||
|Vt_lin|g h 1 a|1|C V T|0.350||0.344||Vg @Vd=0.05V, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
|||||C 0.033|-0.034|0.045|-0.046||
||0.3_0.6|i I 0.06||o 0.328||0.369|||
|||||0.058|n -0.070|0.059|-0.061||
||0.12|C 0.06||f i 0.309||0.351|||
|||||0.092|d -0.107|0.105|-0.109||
|Vt_sat|1|1|e c V|1 0.340||e 0.331||Vg @Vd=Vdd, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
||0.3_0.6|0.06||2 0.229||n t 0.241|||
||0.12|0.06||h 8 . 0.212||i a 0.231|||
|DIBL|0.3_0.6|0.06|1 V|5 & 0.100||l 0.128||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.3_0.6|0.06|0 / μA/μm|I 126.4||7 I 2 46.2||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.12|0.06||n 0 137.1||n 3 f 60.2|||
|Id_sat|0.3_0.6|0.06|μA/μm|d 9 / . 683||329||o r m Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 a t|
|||||2 22.2%|-20.9%|P 20.5%|-20.4%||
||0.12|0.06||0 760||r 422|||
|||||30.5%|1 -26.6%|o 30.9%|-28.6%||
|Idoff|0.3_0.6|0.06|pA/μm|2 3478||m 3193||i o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||2.7E+04|-2639|1.6E+04|o -2259||
|Sub Vt slope|0.3_0.6|0.06|mV/dec|98||t i 101||n Slope @Vd=Vdd, Vs=Vb=0, o Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|1|1.00|nA/um2|121||30||n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.3_0.6|0.06|V|0.073||0.068||ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.3_0.6|0.06|nA/um|3.26E-01||1.40E-02||C e Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|1|0.06|fF/um|2.50E-01||2.30E-01||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.33E+00||1.08||t e Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp = 3.6/5|0.06|ps/gate|8.237||||r RO_Td(ring oscillator delay time) @ V=Vdd,ccoflag=1 (Fan_out=1)|
|||||1.996||-1.6|||


-----

###### 12.4.3 1.0V Low Vt MOS The following table summarizes the key parameters for 1.0V low Vt MOS in CLN65GP process.

W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition
ΔL (xl +/-dxl) μm -0.019 ± 0.004 -0.016 ± 0.004
ΔW(xw+/-dxw) μm 0.016 ± 0.008 0.016 ± 0.008
Electrical_ Tox Å 20 ± 0.6 22.0 ± 0.6

0.173 0.194

1 1

0.035 -0.036 0.038 -0.040

0.321 0.330

Vt_gm 0.3_0.6 0.06 V Vg @Vd=0.05V, Vs=Vb=0

0.061 -0.059 0.052 -0.055

0.302 0.319
0.12 0.06

0.089 -0.092 0.088 -0.091

0.066 0.148

1 1

0.037 -0.038 0.040 -0.042

0.214 0.272 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 0.3_0.6 0.06 V

0.065 -0.069 0.059 -0.061 Id=4e-8*Wdrawn/Ldrawn

0.188 0.256

0.12 0.06

0.093 -0.100 0.098 -0.100

1 1 0.036 0.125

Vg @Vd=Vdd, Vs=Vb=0

Vt_sat 0.3_0.6 0.06 V 0.116 0.103

Id=4e-8*Wdrawn/Ldrawn

0.12 0.06 0.090 0.111

DIBL 0.3_0.6 0.06 V 0.098 0.169 Vb=0, Vt_lin-Vt_sat

0.3_0.6 0.06 155.6 54.4
Id_lin μA/μm Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.12 0.06 170.5 71.2

897 453

0.3_0.6 0.06

19.1% -18.6% 18.2% -18.0%

Id_sat μA/μm Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

1013 558
0.12 0.06

28.3% -24.8% 29.4% -27.1%

39970 64540
Idoff 0.3_0.6 0.06 pA/μm Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
3.8E+05 -4e4 4.5E+05 -6e4

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 0.3_0.6 0.06 mV/dec 95 101
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06


Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 0.3_0.6 0.06 nA/um 1.01E-01 4.14E-04

Vg
Covl 1 0.06 fF/um 2.57E-01 2.51E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.207 1.02 Vrev=0V
Inverter FO=1 Wn/Wp 5.686 RO_Td(ring oscillator delay time)
0.06 ps/gate
Delay = 3.6/5 1.168 -0.923 @ V=Vdd,ccoflag=1 (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 475 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||μm|-0.019 ± 0.004||-0.016 ± 0.004|||
|ΔW(xw+/-dxw)|||μm|0.016 ± 0.008||0.016 ± 0.008|||
|Electrical_ Tox|||Å|20 ± 0.6||22.0 ± 0.6|||
|S Vt_gm h a n|1|1|V M|0.173||0.194||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.035|-0.036|0.038|-0.040||
||0.3_0.6|T 0.06||0.321||0.330|||
|||||0.061|-0.059|0.052|-0.055||
||0.12|S 0.06||0.302||0.319|||
|||||0.089|-0.092|0.088|-0.091||
|Vt_lin|g h 1|1|C V T|0.066||0.148||Vg @Vd=0.05V, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
|||||0.037|-0.038|0.040|-0.042||
||a i 0.3_0.6|0.06 I||C o 0.214||0.272|||
|||||0.065|n -0.069|0.059|-0.061||
||0.12|C 0.06||f 0.188||0.256|||
|||||0.093|i d -0.100|0.098|-0.100||
|Vt_sat|1|1|e c V|e 1 0.036||0.125||Vg @Vd=Vdd, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
||0.3_0.6|0.06||2 0.116||n 0.103|||
||0.12|0.06||h 8 . 0.090||t i 0.111|||
|DIBL|0.3_0.6|0.06|1 V|5 & 0.098||a l 0.169||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.3_0.6|0.06|0 / μA/μm|I 155.6||7 I 2 54.4||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.12|0.06||n 0 170.5||n 3 f 71.2|||
|Id_sat|0.3_0.6|0.06|μA/μm|d 9 . 897||453||o r m Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 a t|
|||||/ 2 19.1%|-18.6%|18.2%|-18.0%||
||0.12|0.06||0 1013||P r 558|||
|||||28.3%|1 -24.8%|o 29.4%|-27.1%||
|Idoff|0.3_0.6|0.06|pA/μm|2 39970||m 64540||i o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0 n|
|||||3.8E+05|-4e4|4.5E+05|o -6e4||
|Sub Vt slope|0.3_0.6|0.06|mV/dec|95||t i 101||o Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|1|1.00|nA/um2|120||30||n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.3_0.6|0.06|V|0.061||0.016||ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.3_0.6|0.06|nA/um|1.01E-01||4.14E-04||C e Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|1|0.06|fF/um|2.57E-01||2.51E-01||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.207||1.02||t Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp = 3.6/5|0.06|ps/gate|5.686||||e r RO_Td(ring oscillator delay time) @ V=Vdd,ccoflag=1 (Fan_out=1)|
|||||1.168||-0.923|||


-----

###### 12.4.4 1.8V I/O MOS The following table summarizes the key parameters for 1.8V I/O MOS in CLN65GP process.

W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition

ΔL (xl +/-dxl) μm -0.055 ± 0.008 -0.055 ± 0.008

ΔW(xw+/-dxw) μm 0.007 ± 0.012 0.007 ± 0.012

Electrical_ Tox Å 34.0± 1.333 37.0 ± 1.333

0.370 0.384

10 10

0.051 -0.048 0.052 -0.050

0.522 0.477

Vt_gm 10.0 0.2 V Vg @Vd=0.05V, Vs=Vb=0

0.061 -0.054 0.051 -0.054

0.528 0.467
0.40 0.2

0.078 -0.071 0.064 -0.066

0.317 0.415

10 10

0.055 -0.051 0.055 -0.052

0.452 0.486 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 10.0 0.2 V

0.068 -0.061 0.056 -0.059 Id=1e-7*Wdrawn/Ldrawn

0.458 0.464
0.40 0.2

0.087 -0.076 0.070 -0.071

10 10 0.304 0.401

Vg @Vd=Vdd, Vs=Vb=0

Vt_sat 10.0 0.2 V 0.368 0.427

Id=1e-7*Wdrawn/Ldrawn

0.40 0.2 0.371 0.406

DIBL 10.0 0.2 V 0.084372 -0.05863 Vb=0, Vt_lin-Vt_sat

10.0 0.2 73.355 23.04
Id_lin μA/μm Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.40 0.2 73.322 29.112

682.57 298.53

10.0 0.2

-13.4% 14.9% -13.6% 15.1%

Id_sat μA/μm Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

690.23 357.32
0.40 0.2

-18.2% 19.4% -17.3% 19.7%

16.311 7.1915
Idoff 10.0 0.2 pA/μm Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.117 7.320 0.166 7.622

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 10.0 0.2 mV/dec 90.092 99.543
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06


Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 10.0 0.2 nA/um 6.474E+01 8.951E-01


Inverter FO=1 Wn/Wp = 19.1516 RO_Td(ring oscillator delay time)

0.2 ps/gate

Delay 3.6/5 3.3717 -2.7854 @ V=Vdd,ccoflag=1 (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 476 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Col7|PMOS|Col9|Definition|
|---|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||μm|-0.055 ± 0.008|||-0.055 ± 0.008|||
|ΔW(xw+/-dxw)|||μm|0.007 ± 0.012|||0.007 ± 0.012|||
|Electrical_ Tox|||Å|34.0± 1.333|||37.0 ± 1.333|||
|S h Vt_gm a n|10|10|V M|0.370|||0.384||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.051||-0.048|0.052|-0.050||
||10.0|T 0.2 S||0.522|||0.477|||
|||||0.061||-0.054|0.051|-0.054||
||0.40 g|0.2||0.528|||0.467|||
|||||0.078||-0.071|0.064|-0.066||
|Vt_lin|h a 10|10|C V T e|0.317|||0.415||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||C 0.055||-0.051|0.055|-0.052||
||i 10.0|I C 0.2||o 0.452|||0.486|||
|||||n 0.068||-0.061|0.056|-0.059||
||0.40|0.2||f i 0.458|||0.464|||
|||||0.087||d -0.076|e 0.070|-0.071||
|Vt_sat|10|10|c V|1 0.304|||n 0.401||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||10.0|0.2||2 h 8 0.368|||t i 0.427|||
||0.40|0.2||. 5 0.371|||a 0.406|||
|DIBL|10.0|0.2|1 0 V|& 0.084372|||l 7 I -0.05863||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10.0|0.2|/ μA/μm|I n 73.355|||2 n 23.04||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.40|0.2||0 d 9 73.322|||3 f 29.112|||
|Id_sat|10.0|0.2|μA/μm|/ . 682.57|||298.53||o r m Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 a t i|
|||||2 -13.4%|14.9%||P -13.6%|15.1%||
||0.40|0.2||0 1 690.23|||r 357.32|||
|||||-18.2%|2 19.4%||o -17.3%|19.7%||
|Idoff|10.0|0.2|pA/μm|16.311|||m 7.1915||o n Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0.117|7.320||0.166|o 7.622||
|Sub Vt slope|10.0|0.2|mV/dec|90.092|||t i 99.543||o Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|0|||0||n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10.0|0.2|V|0.068|||0.135||C ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10.0|0.2|nA/um|6.474E+01|||8.951E-01||e Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|0.2|fF/um|2.53E-01|||2.18E-01||n t Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.46|||1.098||e Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp = 3.6/5|0.2|ps/gate|19.1516|||||r RO_Td(ring oscillator delay time) @ V=Vdd,ccoflag=1 (Fan_out=1)|
|||||3.3717|||-2.7854|||


-----

###### 12.4.5 2.5V I/O MOS The following table summarizes the key parameters for 2.5V I/O MOS in CLN65GP process.

W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition

ΔL (xl +/-dxl) um -0.015±0.01 -0.015±0.01

ΔW(xw+/-dxw) um 0.007±0.012 0.007±0.012

Electrical_ Tox Å 56±3.000 59±3.000

0.565 0.622

10 10

0.058 -0.057 0.053 -0.049

0.544 0.466

Vt_gm 10 0.28 V Vg @Vd=0.05V, Vs=Vb=0

0.057 -0.056 0.060 -0.061

0.518 0.450
0.4 0.28
0.075 -0.077 0.090 -0.093

0.515 0.655

10 10

0.060 -0.060 0.057 -0.052

0.522 0.492 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 10 0.28 V

0.061 -0.060 0.066 -0.068 Id=1e-7*Wdrawn/Ldrawn

0.474 0.469
0.4 0.28
0.081 -0.082 0.096 -0.099

10 10 0.506 0.639
Vg @Vd=Vdd, Vs=Vb=0
Vt_sat 10 0.28 V 0.434 0.364
Id=1e-7*Wdrawn/Ldrawn
0.4 0.28 0.385 0.352

DIBL 10 0.28 V 0.088493 -0.12784 Vb=0, Vt_lin-Vt_sat

10 0.28 51.135 16.775
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.4 0.28 52.959 20.88

605.32 345.66

10 0.28

-11.2% 12.4% -11.2% 12.7%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

637.87 391.18
0.4 0.28
-16% 17% -14.3% 17.8%

2.0132 15.514
Ioff 10 0.28 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.204 5.248 0.092 11.759

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 10 0.28 mV/dec 87.229 93.642
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06

Ig_inv 10 10 nA/um2 0 0 Ig @Vg=Vdd, Vd=Vs=Vb=0

Body effect 10 0.28 V 0.143 0.154 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 10 0.28 nA/um 3.215E+02 4.439E-01

Vg

Covl 10 0.28 fF/um 2.14E-01 2.32E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0

Cj fF/um2 1.051 1.12 Vrev=0V
Inverter FO=1 Wn/Wp= 25.3811 RO_Td(ring oscillator delay time) @

0.28 ps/gate

Delay 5/3.6 2.94 -2.614 V=Vdd  (Fan_out=1)

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.015±0.01||-0.015±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000||59±3.000|||
|S h Vt_gm a n|10|10|S V M|0.565||0.622||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.058|-0.057|0.053|-0.049||
||10|T 0.28||0.544||0.466|||
|||||0.057|-0.056|0.060|-0.061||
||0.4|0.28||0.518||0.450|||
|||||0.075|-0.077|0.090|-0.093||
|Vt_lin|g h 10|10|C V|0.515||0.655||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||0.060|-0.060|0.057|-0.052||
||a 10|i 0.28||C 0.522||0.492|||
|||||o 0.061|-0.060|0.066|-0.068||
||0.4|I C 0.28||n 0.474||0.469|||
|||||0.081|f -0.082|0.096|-0.099||
|Vt_sat|10|10|T e V|i 0.506||0.639||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||10|0.28||d 0.434||0.364|||
||0.4|0.28||1 0.385||e 0.352|||
|DIBL|10|0.28|c V|2 h 8 0.088493||n t -0.12784 i||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|0.28|1 uA/um|. 51.135||a 16.775||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.4|0.28||5 & 52.959||l 20.88|||
|Id_sat|10|0.28|0 / uA/um|I 605.32||7 I 345.66||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 o|
|||||0 -11.2%|n 12.4%|2 -11.2%|n 12.7%||
||0.4|0.28||d 9 637.87||3 f 391.18|||
|||||/ -16%|. 17%|-14.3%|17.8%||
|Ioff|10|0.28|pA/um|2 2.0132||P 15.514||r m Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0.204|0 5.248|0.092|11.759||
|Sub Vt slope|10|0.28|mV/dec|1 2 87.229||r o 93.642||a Slope @Vd=Vdd, Vs=Vb=0, t i Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|0||m 0||o Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|0.28|V|0.143||o t 0.154||n ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|0.28|nA/um|3.215E+02||i 4.439E-01||o Ibmax @Vs=Vb=0, Vd=Vdd, sweep n Vg|
|Covl|10|0.28|fF/um|2.14E-01||2.32E-01||C Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.051||1.12||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.28|ps/gate|25.3811||||e n RO_Td(ring oscillator delay time) @ t V=Vdd (Fan_out=1)|
|||||2.94||-2.614|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 477 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.4.6 1.8V I/O MOS (2.5V underdrive to 1.8V) The following table summarizes the key parameters for 1.8V I/O MOS (2.5V underdrive to 1.8V) in CLN65GP process.
W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition
ΔL (xl +/-dxl) um -0.015±0.01 -0.015±0.01
ΔW(xw+/-dxw) um 0.007±0.012 0.007±0.012
Electrical_ Tox Å 56±3.000 59±3.000

0.565 0.622

10 10

0.058 -0.057 0.053 -0.049

0.487 0.417

Vt_gm 10 0.26 V Vg @Vd=0.05V, Vs=Vb=0

0.073 -0.073 0.070 -0.065

0.489 0.405
0.4 0.26
0.083 -0.085 0.100 -0.097

0.515 0.655

10 10

0.060 -0.060 0.057 -0.052

0.465 0.440 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 10 0.26 V

0.076 -0.077 0.077 -0.072 Id=1e-7*Wdrawn/Ldrawn

0.443 0.422
0.4 0.26
0.089 -0.091 0.108 -0.104

10 10 0.507 0.639
Vg @Vd=Vdd, Vs=Vb=0
Vt_sat 10 0.26 V 0.370 0.307
Id=1e-7*Wdrawn/Ldrawn
0.4 0.26 0.352 0.304
DIBL 10 0.26 V 0.095289 -0.13233 Vb=0, Vt_lin-Vt_sat

10 0.26 46.572 15.136 Id @Vg=Vdd, Vd=0.05V,
Id_lin uA/um
0.4 0.26 47.795 18.341 Vs=Vb=0

400.22 223.78

10 0.26

-15.8% 17.8% -17.4% 20.0% Id @Vg=Vdd, Vd=Vdd,

Id_sat uA/um

419 250.28 Vs=Vb=0
0.4 0.26
-21.5% 24.4% -25.4% 29.3%

13.56 115.93 Id @Vg=0, Vd=1.0Vdd,
Ioff 10 0.26 pA/um
0.123 8.139 0.053 13.922 Vs=Vb=0

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 10 0.26 mV/dec 87.243 95.579 Vg1=Vt_sat-0.05, Vg2=Vt_sat0.06
Ig_inv 10 10 nA/um2 0 0 Ig @Vg=Vdd, Vd=Vs=Vb=0
Body effect 10 0.26 V 0.090 0.097 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd,
Isub 10 0.26 nA/um 4.736E+00 1.651E-03
sweep Vg
Covl 10 0.26 fF/um 2.00E-01 2.20E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.051 1.12 Vrev=0V
Inverter FO=1 Wn/Wp= 28.3246 RO_Td(ring oscillator delay

0.26 ps/gate

Delay 5/3.6 5.5571 -4.4107 time) @ V=Vdd  (Fan_out=1)

|process.|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
||W (μμμμm)|L (μμμμm)|Unit|NMOS||PMOS||Definition|
|ΔL (xl +/-dxl)|||um|-0.015±0.01||-0.015±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000||59±3.000|||
|S Vt_gm h a|10|10|V|0.565||0.622||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.058|-0.057|0.053|-0.049||
||10|T 0.26||0.487||0.417|||
|||||0.073|-0.073|0.070|-0.065||
||0.4|S 0.26||0.489||0.405|||
|||||0.083|-0.085|0.100|-0.097||
|n Vt_lin|g 10|10|M C V|0.515||0.655||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||0.060|-0.060|0.057|-0.052||
||h a 10|0.26||0.465||0.440|||
|||||C 0.076|-0.077|0.077|-0.072||
||i 0.4|I 0.26||o 0.443||0.422|||
|||||n 0.089|-0.091|0.108|-0.104||
|Vt_sat|10|C 10|T V|f 0.507||0.639||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||10|0.26||i 0.370||0.307|||
||0.4|0.26||d 0.352||0.304|||
|DIBL|10|0.26|e V|e 1 0.095289||-0.13233||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|0.26|c h uA/um|2 46.572||n 15.136||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.4|0.26||8 47.795||t i 18.341|||
|Id_sat|10|0.26|1 0 uA/um / 0|. 5 400.22||a 223.78||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||& -15.8%|17.8%|-17.4%|l 20.0%||
||0.4|0.26||7 I 419||I 250.28|||
|||||-21.5%|n 24.4%|2 -25.4%|n 29.3%||
|Ioff|10|0.26|pA/um|d 9 13.56||3 f 115.93||o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||/ 0.123|. 8.139|0.053|13.922||
|Sub Vt slope|10|0.26|mV/dec|2 0 87.243 1||P r 95.579||r m Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat- a 0.06|
|Ig_inv|10|10|nA/um2|2 0||o 0||t Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|0.26|V|0.090||m 0.097||i o ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|0.26|nA/um|4.736E+00||o t 1.651E-03||n Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|0.26|fF/um|2.00E-01||i 2.20E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.051||o 1.12||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.26|ps/gate|28.3246||||n RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||5.5571||-4.4107|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 478 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.4.7 3.3V I/O MOS (2.5V overdrive to 3.3V) The following table summarizes the key parameters for 3.3V I/O MOS (2.5V overdrive to 3.3V) in CLN65GP process.

W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition

ΔL (xl +/-dxl) um -0.015±0.01 -0.015±0.01
ΔW(xw+/-dxw) um 0.007±0.012 0.007±0.012
Electrical_ Tox Å 56±3.000 59±3.000

0.565 0.622

10 10

0.058 -0.057 0.053 -0.049

N0.5 / 0.629 0.566

Vt_gm 10 V Vg @Vd=0.05V, Vs=Vb=0

P0.4 0.055 -0.055 0.054 -0.053

N0.5 / 0.551 0.555
0.4
P0.4 0.065 -0.066 0.073 -0.079

0.515 0.655

10 10

0.060 -0.060 0.057 -0.052

N0.5 / 0.586 0.598 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 10 V

P0.4 0.058 -0.058 0.058 -0.058 Id=1e-7*Wdrawn/Ldrawn

N0.5 / 0.509 0.568
0.4
P0.4 0.072 -0.072 0.088 -0.09

10 10 0.505 0.639

N0.5 /
10 0.556 0.553 Vg @Vd=Vdd, Vs=Vb=0

Vt_sat P0.4 V

Id=1e-7*Wdrawn/Ldrawn

N0.5 /
0.4 0.476 0.52
P0.4

N0.5 /
DIBL 10 V 0.030539 -0.04467 Vb=0, Vt_lin-Vt_sat
P0.4

N0.5 /
10 30.869 13.043
P0.4 Id @Vg=Vdd, Vd=0.05V,
Id_lin uA/um

N0.5 / Vs=Vb=0
0.4 31.701 16.298
P0.4

N0.5 / 580.56 350.68
10
P0.4 -8.0% 8.5% -8.5% 8.5%
Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

N0.5 / 603.79 405.6
0.4
P0.4 -12.5% 12.6% -15.3% 15.3%

N0.5 / 0.012734 0.106
Ioff 10 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
P0.4 0.252 4.253 0.394 3.653

Slope @Vd=Vdd, Vs=Vb=0,
N0.5 /
Sub Vt slope 10 mV/dec 85.863 96.3 Vg1=Vt_sat-0.05, Vg2=Vt_satP0.4
0.06
Ig_inv 10 10 nA/um2 0 0 Ig @Vg=Vdd, Vd=Vs=Vb=0

N0.5 /
Body effect 10 V 0.346 0.304 ΔVt_sat @Vb=-Vdd/2 and Vb=0
P0.4

N0.5 / Ibmax @Vs=Vb=0, Vd=Vdd,
Isub 10 nA/um 2.268E+03 8.478E+00
P0.4 sweep Vg

N0.5 /
Covl 10 fF/um 2.07E-01 2.24E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
P0.4

Cj fF/um2 1.051 1.12 Vrev=0V

Inverter FO=1 Wn/Wp= 46.425 RO_Td(ring oscillator delay time)

0.5 ps/gate

Delay 5/3.6 3.277 -2.854 @ V=Vdd  (Fan_out=1)

|process.|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
||W (μμμμm)|L (μμμμm)|Unit|NMOS||PMOS||Definition|
|ΔL (xl +/-dxl)|||um|-0.015±0.01||-0.015±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000||59±3.000|||
|S h Vt_gm a n|10|10|V M|0.565||0.622||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.058|-0.057|0.053|-0.049||
||10|T N0.5 / S P0.4||0.629||0.566|||
|||||0.055|-0.055|0.054|-0.053||
||0.4|N0.5 / P0.4||0.551||0.555|||
|||||0.065|-0.066|0.073|-0.079||
|Vt_lin|g h 10|10|C V|0.515||0.655||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||0.060|-0.060|0.057|-0.052||
||a i 10|N0.5 / P0.4||C 0.586||0.598|||
|||||o 0.058|-0.058|0.058|-0.058||
||0.4|I C N0.5 / P0.4||n 0.509||0.568|||
|||||0.072|f i -0.072|0.088|-0.09||
|Vt_sat|10|10|T e c V h|d 0.505||0.639||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||10|N0.5 / P0.4||e 1 0.556||n 0.553|||
||0.4|N0.5 / P0.4||2 8 0.476 .||t i 0.52|||
|DIBL|10|N0.5 / P0.4|1 0 V|5 & 7 0.030539||a l -0.04467 I||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|N0.5 / P0.4|/ 0 uA/um|I n 30.869||2 n 3 f 13.043||o Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0 r|
||0.4|N0.5 / P0.4||d 9 / . 31.701||16.298|||
|Id_sat|10|N0.5 / P0.4|uA/um|2 580.56||P 350.68||m a Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 t i|
|||||0 -8.0%|8.5%|r -8.5%|8.5%||
||0.4|N0.5 / P0.4||1 603.79||o 405.6|||
|||||-12.5%|2 12.6%|-15.3%|m 15.3%||
|Ioff|10|N0.5 / P0.4|pA/um|0.012734||o 0.106||o n Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0.252|4.253|0.394|t 3.653||
|Sub Vt slope|10|N0.5 / P0.4|mV/dec|85.863||i o 96.3||Slope @Vd=Vdd, Vs=Vb=0, n Vg1=Vt_sat-0.05, Vg2=Vt_sat- 0.06|
|Ig_inv|10|10|nA/um2|0||0||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|N0.5 / P0.4|V|0.346||0.304||C e ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|N0.5 / P0.4|nA/um|2.268E+03||8.478E+00||n Ibmax @Vs=Vb=0, Vd=Vdd, t sweep Vg|
|Covl|10|N0.5 / P0.4|fF/um|2.07E-01||2.24E-01||e r Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.051||1.12||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.5|ps/gate|46.425||||RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||3.277||-2.854|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 479 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.4.8 1.0V Native MOS The following table summarizes the key parameters for 1.0V native MOS in CLN65GP process.

W (μμμμm) L (μμμμm) Unit NMOS Definition

ΔL (xl +/-dxl) μm -0.019 ± 0.005

ΔW(xw+/-dxw) μm 0.016 ± 0.008

Electrical_ Tox Å 20.0 ± 0.6

0.158

1 1

0.040 -0.039

0.216

Vt_gm 1 0.2 V Vg @Vd=0.05V, Vs=Vb=0

0.059 -0.058

0.221
0.5 0.2

0.060 -0.060

0.053

1 1

0.041 -0.042

0.113 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 1 0.2 V

0.060 -0.060 Id=4e-8*Wdrawn/Ldrawn

0.113
0.5 0.2

0.061 -0.062

1 1 0.015

Vg @Vd=Vdd, Vs=Vb=0

Vt_sat 1 0.2 V 0.066

Id=4e-8*Wdrawn/Ldrawn

0.5 0.2 0.064

DIBL 1 0.2 V 0.047 Vb=0, Vt_lin-Vt_sat

1 0.2 81.7 Id @Vg=Vdd, Vd=0.05V,
Id_lin μA/μm
0.5 0.2 81.8 Vs=Vb=0

565

1 0.2

15.8% -13.9%

Id_sat μA/μm Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0


27140
Idoff 1 0.2 pA/μm Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
1.4E+05 -2.2E+04

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 1 0.2 mV/dec 76 Vg1=Vt_sat-0.05, Vg2=Vt_sat0.06
Ig_inv 1 1 nA/um2 122 Ig @Vg=Vdd, Vd=Vs=Vb=0

Body effect 1 0.2 V 0.044 ΔVt_sat @Vb=-Vdd/2 and Vb=0


Cj fF/um2 0.162 Vrev=0V

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 480 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||μm|-0.019 ± 0.005|||
|ΔW(xw+/-dxw)|||μm|0.016 ± 0.008|||
|Electrical_ Tox|||Å|20.0 ± 0.6|||
|S h Vt_gm a n|1|1|V M|0.158||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.040|-0.039||
||1|T 0.2 S||0.216|||
|||||0.059|-0.058||
||0.5 g|0.2||0.221|||
|||||0.060|-0.060||
|Vt_lin|h 1 a|1|C V T|0.053||Vg @Vd=0.05V, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
|||||C 0.041|-0.042||
||i 1|I 0.2 C||o 0.113|||
|||||n 0.060|-0.060||
||0.5|0.2||f i 0.113|||
|||||d 0.061|-0.062||
|Vt_sat|1|1|e c h V|e 1 n 0.015||Vg @Vd=Vdd, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
||1|0.2||2 t 0.066|||
||0.5|0.2||8 i . a 5 0.064|||
|DIBL|1|0.2|1 V|& l 7 0.047||Vb=0, Vt_lin-Vt_sat|
|Id_lin|1|0.2|0 / 0 μA/μm|I I 2 n 81.7||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.5|0.2||n 3 f d 81.8|||
|Id_sat|1|0.2|μA/μm|9 / . 565||o r m Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 a t|
|||||2 15.8%|P -13.9%||
||0.5|0.2||0 r 566|||
|||||1 2 17.0%|o -14.6%||
|Idoff|1|0.2|pA/μm|m 27140||i o n Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||1.4E+05|o -2.2E+04||
|Sub Vt slope|1|0.2|mV/dec|t i 76||Slope @Vd=Vdd, Vs=Vb=0, o Vg1=Vt_sat-0.05, Vg2=Vt_sat- 0.06|
|Ig_inv|1|1|nA/um2|122||n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|1|0.2|V|0.044||C ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|1|0.2|nA/um|1.7E-02||e Ibmax @Vs=Vb=0, Vd=Vdd, n sweep Vg|
|Covl|1|0.2|fF/um|3.31E-01||t Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|0.162||e r Vrev=0V|


-----

###### 12.4.9 1.8V Native I/O MOS The following table summarizes the key parameters for 1.8V native I/O MOS in CLN65GP process.

W (μμμμm) L (μμμμm) Unit NMOS Definition

ΔL (xl +/-dxl) μm -0.015 ± 0.008
ΔW(xw+/-dxw) μm 0.007 ± 0.012

Electrical_ Tox Å 34.0 ± 1.333

-0.115

10 10

0.051 -0.051

-0.143

Vt_gm 10.0 0.8 V Vg @Vd=0.05V, Vs=Vb=0

0.071 -0.072

-0.113
0.5 0.8

0.081 -0.083

-0.148

10 10

0.053 -0.053

-0.179 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 10.0 0.8 V

0.074 -0.075 Id=1e-7*Wdrawn/Ldrawn

-0.144
0.5 0.8

0.084 -0.086

10 10 -0.154

Vg @Vd=Vdd, Vs=Vb=0

Vt_sat 10.0 0.8 V -0.236

Id=1e-7*Wdrawn/Ldrawn

0.5 0.8 -0.165

DIBL 10.0 0.8 V 0.056 Vb=0, Vt_lin-Vt_sat

10.0 0.8 27.5 Id @Vg=Vdd, Vd=0.05V,
Id_lin μA/μm
0.5 0.8 28.2 Vs=Vb=0

486

10.0 0.8

11.4% -10.4%

Id_sat μA/μm Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0


10100000
Idoff 10.0 0.8 pA/μm Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
9.5E+06 -6.1E+06

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 10.0 0.8 mV/dec 76 Vg1=Vt_sat-0.05, Vg2=Vt_sat0.06
Ig_inv 10 10 nA/um2 0 Ig @Vg=Vdd, Vd=Vs=Vb=0

Body effect 10.0 0.8 V 0.057 ΔVt_sat @Vb=-Vdd/2 and Vb=0


Cj fF/um2 1.48E-01 Vrev=0V

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 481 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||μm|-0.015 ± 0.008|||
|ΔW(xw+/-dxw)|||μm|0.007 ± 0.012|||
|Electrical_ Tox|||Å|34.0 ± 1.333|||
|S h Vt_gm a n|10|10|V M|-0.115||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.051|-0.051||
||10.0|T 0.8||-0.143|||
|||||0.071|-0.072||
||0.5|S 0.8||-0.113|||
|||||0.081|-0.083||
|Vt_lin|g h 10|10|C V T|-0.148||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||C 0.053|-0.053||
||a i 10.0|0.8 I||o -0.179|||
|||||n 0.074|-0.075||
||0.5|C 0.8||f -0.144|||
|||||i d 0.084|-0.086||
|Vt_sat|10|10|e c V h|e -0.154||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||10.0|0.8||1 n 2 -0.236|||
||0.5|0.8||t 8 i -0.165|||
|DIBL|10.0|0.8|1 V|. a 5 l 0.056||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10.0|0.8|0 / μA/μm|& 7 I 27.5||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.5|0.8||I 2 n n 28.2|||
|Id_sat|10.0|0.8|0 μA/μm|3 f d 9 486||o r m Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 a|
|||||/ . 11.4%|-10.4%||
||0.5|0.8||2 P 497|||
|||||0 1 15.3%|r -13.4%||
|Idoff|10.0|0.8|pA/μm|o 2 10100000||t i o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||9.5E+06|m -6.1E+06||
|Sub Vt slope|10.0|0.8|mV/dec|o t 76 i||n Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat- 0.06|
|Ig_inv|10|10|nA/um2|0||o Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10.0|0.8|V|0.057||n ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10.0|0.8|nA/um|1.22E+00||C Ibmax @Vs=Vb=0, Vd=Vdd, e sweep Vg|
|Covl|10|0.8|fF/um|0.297||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.48E-01||t Vrev=0V|


-----

###### 12.4.10 2.5V Native I/O MOS The following table summarizes the key parameters for 2.5V native I/O MOS in CLN65GP process.

W (μμμμm) L (μμμμm) Unit NMOS Definition

ΔL (xl +/-dxl) um -0.03859±0.01

ΔW(xw+/-dxw) um 0.007±0.012

Electrical_ Tox Å 56±3.000

-0.066

10 10

0.053 -0.055

-0.100

Vt_gm 10 1.2 V Vg @Vd=0.05V, Vs=Vb=0

0.081 -0.073

-0.076
0.5 1.2
0.084 -0.066

-0.130

10 10

0.056 -0.060

-0.146 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 10 1.2 V

0.084 -0.090 Id=1e-7*Wdrawn/Ldrawn

-0.119
0.5 1.2
0.088 -0.090

10 10 -0.136
Vg @Vd=Vdd, Vs=Vb=0
Vt_sat 10 1.2 V -0.178
Id=1e-7*Wdrawn/Ldrawn
0.5 1.2 -0.133

DIBL 10 1.2 V 0.032358 Vb=0, Vt_lin-Vt_sat

10 1.2 18.191 Id @Vg=Vdd, Vd=0.05V,
Id_lin uA/um
0.5 1.2 19.123 Vs=Vb=0

408.73

10 1.2

-10.6% 12.0%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

415.24
0.5 1.2
-13.3% 14.9%

2.60E+06
Ioff 10 1.2 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.271 2.686

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 10 1.2 mV/dec 82.591 Vg1=Vt_sat-0.05, Vg2=Vt_sat0.06

Ig_inv 10 10 nA/um2 0 Ig @Vg=Vdd, Vd=Vs=Vb=0

Body effect 10 1.2 V 0.048 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd,
Isub 10 1.2 nA/um 0.837
sweep Vg

Covl 10 1.2 fF/um 3.55E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0

Cj fF/um2 0.145159 Vrev=0V

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.03859±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000|||
|S h Vt_gm a n|10|10|V M|-0.066||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.053|-0.055||
||10|T 1.2||-0.100|||
|||||0.081|-0.073||
||0.5|S 1.2||-0.076|||
|||||0.084|-0.066||
|Vt_lin|g h 10|10|C V|-0.130||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||0.056|-0.060||
||a i 10|1.2||C -0.146|||
|||||o 0.084|-0.090||
||0.5|I C 1.2||n -0.119|||
|||||f 0.088|-0.090||
|Vt_sat|10|10|T e V|i -0.136||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||10|1.2||d -0.178|||
||0.5|1.2||e 1 -0.133|||
|DIBL|10|1.2|c h V|n 2 t 8 i 0.032358||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|1.2|1 uA/um|. a 5 18.191||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.5|1.2||& l 7 19.123|||
|Id_sat|10|1.2|0 / 0 uA/um|I I 2 n 408.73||o Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 r|
|||||n -10.6%|3 f 12.0%||
||0.5|1.2||d 9 415.24|||
|||||/ . -13.3%|14.9%||
|Ioff|10|1.2|pA/um|2 P 2.60E+06||m Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0 a|
|||||0 0.271|r 2.686||
|Sub Vt slope|10|1.2|mV/dec|1 o 2 m 82.591||t Slope @Vd=Vdd, Vs=Vb=0, i o Vg1=Vt_sat-0.05, Vg2=Vt_sat- 0.06|
|Ig_inv|10|10|nA/um2|o t 0||n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|1.2|V|i o 0.048||ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|1.2|nA/um|0.837||n Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|1.2|fF/um|3.55E-01||C Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|0.145159||e Vrev=0V|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 482 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.4.11 3.3V Native I/O MOS
 The following table summarizes the key parameters for 3.3V Over-drive Native MOS in CLN65GPLUS process. 


Slope @Vd=Vdd, Vs=Vb=0,

Sub Vt slope 10 1.2 mV/dec 82.397 Vg1=Vt_sat-0.05,

Vg2=Vt_sat-0.06
Ig_inv 10 10 nA/um2 0 Ig @Vg=Vdd, Vd=Vs=Vb=0

∆Vt_sat @Vb=-Vdd/2 and
Body effect 10 1.2 V 0.061
Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd,
Isub 10 1.2 nA/um 17.190

sweep Vg


Cgd @Vg=0, Vd=Vdd,
Covl 10 1.2 fF/um 3.32E-01
Vs=Vb=0
Cj fF/um2 0.145159 Vrev=0V

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 483 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.03859±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000|||
|Vt_gm S h|10|10|V|-0.067||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.053|-0.055||
||10|1.2||-0.105|||
|||||0.081|-0.073||
||T 0.5|1.2||-0.070|||
|||||0.084|-0.066||
|a n g Vt_lin h|10|S M 10|V C|-0.131||Vg @Vd=0.05V, Vs=Vb=0 Id=1E-07*W/L|
|||||0.056|-0.060||
||10|C 1.2||-0.153|||
|||||0.084|-0.090||
||a 0.5|1.2||-0.114|||
|||||0.088|-0.091||
|Vt_sat|i 10|10|o n V f i|-0.137||Vg @Vd=Vdd, Vs=Vb=0 Id=1E-07*W/L|
||I 10|1.2||-0.194|||
||C 0.5|1.2||-0.128|||
|DIBL|10|T 1.2|d V|0.040437||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|e 1.2|1 uA/um|e 19.786||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.5|c 1.2||n 20.823|||
|Id_sat|10|h 1.2 .|2 8 5 uA/um &|t 568.47||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||i -8.8%|9.8%||
||0.5|1 0 1.2||a l 585.49|||
|||||7 I -11.5%|12.7%||
|Ioff|10|/ 0 1.2|I n pA/um|2 n 3.22E+06||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||3 0.294|f 2.573||
|Sub Vt slope|10|9 1.2|d / . 2 mV/dec|o r 82.397 P||Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|0 nA/um2|m r 0||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|1.2|1 2 V|o 0.061||a ∆Vt_sat @Vb=-Vdd/2 and t Vb=0|
|Isub|10|1.2|nA/um|m 17.190||i o Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|1.2|fF/um|o t 3.32E-01 i||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|o 0.145159||Vrev=0V|


-----

###### 12.5 Key Parameters of MOS Transistors in CLN65LPG

 12.5.1 1.0V LPG/G Standard Vt MOS The following table summarizes the key parameters for 1.0V LPG/G standard Vt MOS in CLN65LPG process.
W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition
ΔL (xl +/-dxl) um -0.013±0.0045 -0.01±0.0045
ΔW(xw+/-dxw) um 0.02±0.008 0.02±0.008
Electrical_ Tox Å 20.7±0.600 23±0.600


Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 0.3_0.6 0.06 nA/um 5.182E-02 1.206E-03


Inverter FO=1 Wn/Wp= 5.84244 RO_Td(ring oscillator delay time) @

0.06 ps/gate

Delay 5/3.6 1.33985 -0.97216 V=Vdd  (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 484 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.013±0.0045||-0.01±0.0045|||
|S ΔW(xw+/-dxw)|||um|0.02±0.008||0.02±0.008|||
|h Electrical_ Tox||T|Å|20.7±0.600||23±0.600|||
|a n Vt_gm|1|S 1|M C V|0.253||0.276||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.034|-0.034|0.035|-0.041||
||g h 0.3_0.6|0.06||0.310||0.339|||
|||||0.070|-0.073|0.062|-0.083||
||a i 0.12|0.06||C 0.284||0.329|||
|||||o 0.094|-0.099|0.094|-0.113||
|Vt_lin|1|I C 1|T e V c|n 0.159||0.239||Vg @Vd=0.05V, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
|||||0.036|f i -0.038|0.037|-0.043||
||0.3_0.6|0.06||d 0.209||0.272|||
|||||1 0.074|e -0.078|0.071|-0.092||
||0.12|0.06||2 0.182||n 0.257|||
|||||h . 0.102|8 -0.106|t i 0.105|-0.124||
|Vt_sat|1|1|1 0 V /|5 0.144||a l 0.226||Vg @Vd=Vdd, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
||0.3_0.6|0.06||& I 0.117||7 I 0.143|||
||0.12|0.06||n 0 0.107||2 n 0.136|||
|DIBL|0.3_0.6|0.06|V|d 9 0.09243||3 -0.12813||f o Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.3_0.6|0.06|uA/um|/ . 141.5||50.645||r m Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.12|0.06||2 0 159.24||P 65.048|||
|Id_sat|0.3_0.6|0.06|uA/um|1 810.54||r 397.15||a t i o Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 n|
|||||-20.6%|2 20.8%|o -20.7%|-19.8%||
||0.12|0.06||906.99||m 505.1|||
|||||-27.9%|28.8%|-29.8%|o -26.9%||
|Isoff|0.3_0.6|0.06|pA/um|30237||t 22551||i o Is @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0.069|15.176|0.076|12.029||
|Sub Vt slope|0.3_0.6|0.06|mV/dec|87.078||100.72||n Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|1|1|nA/um2|59.574||12.083||C Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.3_0.6|0.06|V|0.051||0.031||e ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.3_0.6|0.06|nA/um|5.182E-02||1.206E-03||n t Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|1|0.06|fF/um|1.92E-01||1.88E-01||e r Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.253||1.059||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.06|ps/gate|5.84244||||RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||1.33985||-0.97216|||


-----

###### 12.5.2 1.0V LPG/G High Vt MOS The following table summarizes the key parameters for 1.0V LPG/G high Vt MOS in CLN65LPG process.
W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition
ΔL (xl +/-dxl) um -0.013±0.004 -0.01±0.004
ΔW(xw+/-dxw) um 0.02±0.008 0.02±0.008
Electrical_ Tox Å 20.7±0.600 23±0.600

0.402 0.423

1 1

0.039 -0.039 0.042 -0.043

0.382 0.427

Vt_gm 0.3_0.6 0.06 V Vg @Vd=0.05V, Vs=Vb=0

0.076 -0.083 0.054 -0.053

0.356 0.407
0.12 0.06
0.100 -0.110 0.099 -0.091

0.293 0.383

1 1

0.042 -0.042 0.042 -0.044

0.266 0.355 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 0.3_0.6 0.06 V

0.080 -0.085 0.067 -0.066 Id=4e-8*Wdrawn/Ldrawn

0.244 0.328
0.12 0.06
0.108 -0.117 0.127 -0.120

1 1 0.283 0.374
Vg @Vd=Vdd, Vs=Vb=0
Vt_sat 0.3_0.6 0.06 V 0.184 0.249
Id=4e-8*Wdrawn/Ldrawn
0.12 0.06 0.174 0.237
DIBL 0.3_0.6 0.06 V 0.081374 -0.10653 Vb=0, Vt_lin-Vt_sat

0.3_0.6 0.06 124.49 43.079
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.12 0.06 139.5 56.248

664.07 306.47

0.3_0.6 0.06

-22.6% 24.2% -22.8% 22.8%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

760.63 390.12
0.12 0.06
-29.8% 32.8% -33.5% 33.5%

4337.4 1757.7
Isoff 0.3_0.6 0.06 pA/um Is @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.073 15.651 0.069 15.095

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 0.3_0.6 0.06 mV/dec 86.084 110.62
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06
Ig_inv 1 1 nA/um2 60.093 12.055 Ig @Vg=Vdd, Vd=Vs=Vb=0
Body effect 0.3_0.6 0.06 V 0.069 0.070 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 0.3_0.6 0.06 nA/um 1.176E-01 1.038E-02
Vg
Covl 1 0.06 fF/um 1.88E-01 1.66E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.449 1.084 Vrev=0V
Inverter FO=1 Wn/Wp= 8.20699 RO_Td(ring oscillator delay time) @

0.06 ps/gate

Delay 5/3.6 2.12501 -1.47782 V=Vdd  (Fan_out=1)

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.013±0.004||-0.01±0.004|||
|ΔW(xw+/-dxw)|||um|0.02±0.008||0.02±0.008|||
|Electrical_ Tox|||Å|20.7±0.600||23±0.600|||
|S Vt_gm h|1|1|V S|0.402||0.423||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.039|-0.039|0.042|-0.043||
||0.3_0.6|0.06||0.382||0.427|||
|||||0.076|-0.083|0.054|-0.053||
||0.12|T 0.06||0.356||0.407|||
|||||0.100|-0.110|0.099|-0.091||
|a n Vt_lin|1|1|M C V|0.293||0.383||Vg @Vd=0.05V, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
|||||0.042|-0.042|0.042|-0.044||
||g h 0.3_0.6|0.06||0.266||0.355|||
|||||0.080|-0.085|0.067|-0.066||
||a 0.12|i 0.06||C 0.244||0.328|||
|||||o 0.108|-0.117|0.127|-0.120||
|Vt_sat|1|I 1|V T|n 0.283||0.374||Vg @Vd=Vdd, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
||0.3_0.6|C 0.06||f 0.184||0.249|||
||0.12|0.06||i d 0.174||0.237|||
|DIBL|0.3_0.6|0.06|V|e 0.081374||-0.10653||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.3_0.6|0.06|e c uA/um|1 124.49||43.079||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.12|0.06||2 139.5||n t 56.248|||
|Id_sat|0.3_0.6|0.06|1 uA/um 0 /|h 8 . 664.07||i 306.47||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||-22.6%|5 24.2%|a -22.8%|22.8%||
||0.12|0.06||& 760.63||l 7 390.12|||
|||||-29.8%|I 32.8%|2 -33.5%|I n 33.5%||
|Isoff|0.3_0.6|0.06|pA/um|n 0 4337.4||3 f 1757.7||o Is @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||9 0.073|d 15.651|0.069|15.095||
|Sub Vt slope|0.3_0.6|0.06|mV/dec|/ . 2 86.084||P 110.62||r m Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|1|1|nA/um2|0 60.093||r 12.055||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.3_0.6|0.06|V|1 0.069||o 0.070||a t ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.3_0.6|0.06|nA/um|2 1.176E-01||m 1.038E-02||i o Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|1|0.06|fF/um|1.88E-01||o 1.66E-01||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.449||t i 1.084||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.06|ps/gate|8.20699||||o n RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||2.12501||-1.47782|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 485 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.5.3 2.5V IO MOS The following table summarizes the key parameters for 2.5V IO MOS in CLN65LPG process.
W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition
ΔL (xl +/-dxl) um -0.015±0.01 -0.015±0.01
ΔW(xw+/-dxw) um 0.007±0.012 0.007±0.012
Electrical_ Tox Å 56±3.000 59±3.000

0.582 0.614

10 10

0.049 -0.049 0.048 -0.048

0.578 0.482

Vt_gm 10 0.28 V Vg @Vd=0.05V, Vs=Vb=0

0.064 -0.064 0.059 -0.059

0.538 0.462
0.4 0.28
0.076 -0.080 0.090 -0.096

0.519 0.652

10 10

0.051 -0.051 0.051 -0.051

0.522 0.508 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 10 0.28 V

0.069 -0.069 0.065 -0.066 Id=1e-7*Wdrawn/Ldrawn

0.471 0.473
0.4 0.28
0.084 -0.088 0.097 -0.102

10 10 0.512 0.638
Vg @Vd=Vdd, Vs=Vb=0
Vt_sat 10 0.28 V 0.450 0.399
Id=1e-7*Wdrawn/Ldrawn
0.4 0.28 0.404 0.381
DIBL 10 0.28 V 0.071567 -0.10992 Vb=0, Vt_lin-Vt_sat

10 0.28 51.397 17.426
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.4 0.28 55.81 21.834

609.85 348.94

10 0.28

-11.1% 12.2% -12.5% 12.7%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

649.7 402.12
0.4 0.28
-15.9% 17.1% -15.9% 18.8%

1.0895 5.1041
Ioff 10 0.28 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.203 5.314 0.135 8.848

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 10 0.28 mV/dec 88.36 90.329
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06
Ig_inv 10 10 nA/um2 0 0 Ig @Vg=Vdd, Vd=Vs=Vb=0
Body effect 10 0.28 V 0.171 0.142 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 10 0.28 nA/um 2.065E+02 1.214E+00
Vg
Covl 10 0.28 fF/um 2.28E-01 2.76E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.1971 1.11168 Vrev=0V
Inverter FO=1 Wn/Wp= 27.7184 RO_Td(ring oscillator delay time) @

0.28 ps/gate

Delay 5/3.6 3.5945 -3.0064 V=Vdd  (Fan_out=1)

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.015±0.01||-0.015±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000||59±3.000|||
|S Vt_gm h|10|10|V|0.582||0.614||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.049|-0.049|0.048|-0.048||
||10|0.28||0.578||0.482|||
|||||0.064|-0.064|0.059|-0.059||
||0.4|T S 0.28||0.538||0.462|||
|||||0.076|-0.080|0.090|-0.096||
|a n Vt_lin|10|10|M C V|0.519||0.652||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||0.051|-0.051|0.051|-0.051||
||g h 10|0.28||0.522||0.508|||
|||||0.069|-0.069|0.065|-0.066||
||a 0.4|i 0.28||C 0.471||0.473|||
|||||o 0.084|-0.088|0.097|-0.102||
|Vt_sat|10|I 10|V T|n 0.512||0.638||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||10|C 0.28||f 0.450||0.399|||
||0.4|0.28||i d 0.404||0.381|||
|DIBL|10|0.28|V|e 0.071567||-0.10992||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|0.28|e c uA/um|1 51.397||17.426||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.4|0.28||2 55.81||n t 21.834|||
|Id_sat|10|0.28|1 uA/um 0 /|h 8 . 609.85||i 348.94||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||-11.1%|5 12.2%|a -12.5%|12.7%||
||0.4|0.28||& 649.7||l 7 402.12|||
|||||-15.9%|I 17.1%|2 -15.9%|I n 18.8%||
|Ioff|10|0.28|pA/um|n 0 1.0895||3 5.1041||f o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||9 0.203|d 5.314|0.135|8.848||
|Sub Vt slope|10|0.28|mV/dec|/ . 2 88.36||P 90.329||r Slope @Vd=Vdd, Vs=Vb=0, m Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|0 0||r 0||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|0.28|V|1 0.171||o 0.142||a t ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|0.28|nA/um|2 2.065E+02||m 1.214E+00||i o Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|0.28|fF/um|2.28E-01||o 2.76E-01||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.1971||t 1.11168||i Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.28|ps/gate|27.7184||||o RO_Td(ring oscillator delay time) @ n V=Vdd (Fan_out=1)|
|||||3.5945||-3.0064|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 486 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.5.4 1.8V I/O MOS (2.5V underdrive to 1.8V) The following table summarizes the key parameters for 1.8V IO MOS (2.5V underdrive to 3.3V) in CLN65LPG process.
W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition

ΔL (xl +/-dxl) um -0.015±0.01 -0.015±0.01

ΔW(xw+/-dxw) um 0.007±0.012 0.007±0.012

Electrical_ Tox Å 56±3.000 59±3.000

0.582 0.614

10 10

0.049 -0.049 0.048 -0.048

0.547 0.451

Vt_gm 10 0.26 V Vg @Vd=0.05V, Vs=Vb=0

0.070 -0.082 0.060 -0.066

0.516 0.438
0.4 0.26
0.081 -0.086 0.092 -0.101

0.519 0.652

10 10

0.051 -0.051 0.051 -0.051

0.461 0.467 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 10 0.26 V

0.082 -0.088 0.075 -0.082 Id=1e-7*Wdrawn/Ldrawn

0.445 0.448
0.4 0.26
0.091 -0.097 0.099 -0.108

10 10 0.512 0.638
Vg @Vd=Vdd, Vs=Vb=0
Vt_sat 10 0.26 V 0.400 0.364
Id=1e-7*Wdrawn/Ldrawn
0.4 0.26 0.382 0.350
DIBL 10 0.26 V 0.060776 -0.10226 Vb=0, Vt_lin-Vt_sat

10 0.26 45.474 14.953
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.4 0.26 49.311 18.918

407.14 215.53

10 0.26

-15.2% 19.5% -18.1% 22.9%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

428.66 257.33
0.4 0.26
-22.1% 25.9% -22.0% 26.3%

2.6512 14.461
Ioff 10 0.26 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.179 13.080 0.093 21.992

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 10 0.26 mV/dec 93.135 97.56
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06
Ig_inv 10 10 nA/um2 0 0 Ig @Vg=Vdd, Vd=Vs=Vb=0

Body effect 10 0.26 V 0.109 0.092 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 10 0.26 nA/um 3.585E+00 4.223E-03
Vg
Covl 10 0.26 fF/um 2.39E-01 2.88E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.1971 1.11168 Vrev=0V

Inverter FO=1 Wn/Wp= 32.8299 RO_Td(ring oscillator delay time) @

0.26 ps/gate

Delay 5/3.6 V=Vdd  (Fan_out=1)

6.5958 -5.7636

|process.|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
||W (μμμμm)|L (μμμμm)|Unit|NMOS||PMOS||Definition|
|ΔL (xl +/-dxl)|||um|-0.015±0.01||-0.015±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000||59±3.000|||
|S h Vt_gm a n|10|10|S V M|0.582||0.614||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.049|-0.049|0.048|-0.048||
||10|T 0.26||0.547||0.451|||
|||||0.070|-0.082|0.060|-0.066||
||0.4|0.26||0.516||0.438|||
|||||0.081|-0.086|0.092|-0.101||
|Vt_lin|g h 10|10|C V|0.519||0.652||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||0.051|-0.051|0.051|-0.051||
||a 10|i 0.26||C 0.461||0.467|||
|||||o 0.082|-0.088|0.075|-0.082||
||0.4|I C 0.26||n 0.445||0.448|||
|||||0.091|f -0.097|0.099|-0.108||
|Vt_sat|10|10|T e V|i d 0.512||0.638||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||10|0.26||0.400||e 0.364|||
||0.4|0.26||1 0.382||0.350|||
|DIBL|10|0.26|c V|2 h 0.060776||n t -0.10226||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|0.26|1 uA/um|8 . 45.474||i 14.953||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.4|0.26||5 49.311||a l 18.918|||
|Id_sat|10|0.26|0 / uA/um|& 407.14||7 I 215.53||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 o|
|||||-15.2%|I n 19.5%|2 -18.1%|n 22.9%||
||0.4|0.26||0 428.66||3 f 257.33|||
|||||9 -22.1%|d . 25.9%|-22.0%|26.3%||
|Ioff|10|0.26|pA/um|/ 2 2.6512||14.461||r m Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0.179|13.080|P 0.093|21.992||
|Sub Vt slope|10|0.26|mV/dec|0 1 93.135||r o 97.56||a Slope @Vd=Vdd, Vs=Vb=0, t Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|2 0||m 0||i o Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|0.26|V|0.109||o 0.092||n ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|0.26|nA/um|3.585E+00||t i 4.223E-03||Ibmax @Vs=Vb=0, Vd=Vdd, sweep o Vg|
|Covl|10|0.26|fF/um|2.39E-01||2.88E-01||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.1971||1.11168||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.26|ps/gate|32.8299||||C RO_Td(ring oscillator delay time) @ e V=Vdd (Fan_out=1)|
|||||6.5958||-5.7636|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 487 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.5.5 3.3V I/O MOS (2.5V overdrive to 3.3V) The following table summarizes the key parameters for 3.3V IO MOS (2.5V overdrive to 3.3V) in CLN65LPG process.
W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition
ΔL (xl +/um -0.015±0.01 -0.015±0.01
dxl)

ΔW(xw+/-dxw) um 0.007±0.012 0.007±0.012
Electrical_ Tox Å 56±3.000 59±3.000

0.582 0.614

10 10

0.049 0.048 -0.048

N0.5 / 0.631 0.573

Vt_gm 10 V Vg @Vd=0.05V, Vs=Vb=0

P0.4 0.055 0.054 -0.052

N0.5 / 0.565 0.552
0.4
P0.4 0.063 0.074 -0.071

0.519 0.652

10 10

0.051 0.051 -0.051

N0.5 / 0.576 0.599 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 10 V

P0.4 0.059 0.058 -0.057 Id=1e-7*Wdrawn/Ldrawn

N0.5 / 0.502 0.568
0.4
P0.4 0.071 0.080 -0.076

10 10 0.511 0.638

N0.5 /
10 0.550 0.559 Vg @Vd=Vdd, Vs=Vb=0

Vt_sat P0.4 V

Id=1e-7*Wdrawn/Ldrawn

N0.5 /
0.4 0.478 0.526
P0.4

N0.5 /
DIBL 10 V 0.025269 -0.040243 Vb=0, Vt_lin-Vt_sat
P0.4

N0.5 /
10 33.308 13.592
P0.4
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0

N0.5 /
0.4 35.493 16.952
P0.4

N0.5 / 580.45 350.34
10
P0.4 -9.5% -7.7% 7.8%
Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

N0.5 / 635.2 412.07
0.4
P0.4 -16.3% -12.0% 11.8%

N0.5 / 0.11914 0.28033
Ioff 10 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
P0.4 0.433 0.671 1.548

N0.5 / Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 10 mV/dec 96.319 97.722
P0.4 Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06
Ig_inv 10 10 nA/um2 0 0 Ig @Vg=Vdd, Vd=Vs=Vb=0

N0.5 /
Body effect 10 V 0.346 0.293 ΔVt_sat @Vb=-Vdd/2 and Vb=0
P0.4

N0.5 /
Isub 10 nA/um 1.479E+03 4.048E+01 Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg
P0.4

N0.5 /
Covl 10 fF/um 2.21E-01 2.68E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
P0.4

Cj fF/um2 1.1971 1.11168 Vrev=0V
Inverter FO=1 Wn/Wp= N0.5 / 47.73 RO_Td(ring oscillator delay time) @

ps/gate

Delay 5/3.6 P0.4 6.72 -5.85 V=Vdd  (Fan_out=1)

|process.|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
||W (μμμμm)|L (μμμμm)|Unit|NMOS||PMOS||Definition|
|ΔL (xl +/- dxl)|||um|-0.015±0.01||-0.015±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000||59±3.000|||
|S h Vt_gm a n|10|10|V M|0.582||0.614||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.049|0.048||-0.048||
||10|T S N0.5 / P0.4||0.631||0.573|||
|||||0.055|0.054||-0.052||
||0.4|N0.5 / P0.4||0.565||0.552|||
|||||0.063|0.074||-0.071||
|Vt_lin|g h 10|10|C V|0.519||0.652||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||0.051|0.051||-0.051||
||a 10|N0.5 / i P0.4||C 0.576||0.599|||
|||||o 0.059|0.058||-0.057||
||0.4|I C N0.5 / P0.4||n 0.502||0.568|||
|||||0.071|f 0.080||-0.076||
|Vt_sat|10|10|T e c V|i d 0.511||0.638||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||10|N0.5 / P0.4||e 1 0.550||0.559|||
||0.4|N0.5 / P0.4||2 h 8 0.478||n t i 0.526|||
|DIBL|10|N0.5 / P0.4|1 V|. 5 & 0.025269||a l -0.040243 7||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|N0.5 / P0.4|0 / uA/um|I n 0 33.308||I 2 n 13.592||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0 o|
||0.4|N0.5 / P0.4||d 9 35.493 / .||3 f 16.952|||
|Id_sat|10|N0.5 / P0.4|uA/um|2 580.45||P 350.34||r m a Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 t|
|||||-9.5%|0 -7.7%|r|7.8%||
||0.4|N0.5 / P0.4||1 635.2||o 412.07|||
|||||-16.3%|2 -12.0%||11.8%||
|Ioff|10|N0.5 / P0.4|pA/um|0.11914||m 0.28033||i o n Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0.433|0.671||o 1.548||
|Sub Vt slope|10|N0.5 / P0.4|mV/dec|96.319||t i 97.722||Slope @Vd=Vdd, Vs=Vb=0, o Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|0||0||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|N0.5 / P0.4|V|0.346||0.293||n C ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|N0.5 / P0.4|nA/um|1.479E+03||4.048E+01||e Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|N0.5 / P0.4|fF/um|2.21E-01||2.68E-01||n t Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.1971||1.11168||e r Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|N0.5 / P0.4|ps/gate|47.73||||RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||6.72||-5.85|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 488 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.5.6 1.0V LPG/G Native MOS The following table summarizes the key parameters for 1.0V LPG/G native MOS in CLN65LPG process.
W (μμμμm) L (μμμμm) Unit NMOS Definition
ΔL (xl +/-dxl) um -0.013±0.0045
ΔW(xw+/-dxw) um 0.02±0.008
Electrical_ Tox Å 20.7±0.600

0.086

1 1

0.044 -0.045

0.155

Vt_gm 1 0.2 V Vg @Vd=0.05V, Vs=Vb=0

0.072 -0.073

0.147
0.5 0.2
0.074 -0.074

-0.010

1 1

0.046 -0.048

0.047 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 1 0.2 V

0.076 -0.078 Id=4e-8*Wdrawn/Ldrawn

0.045
0.5 0.2
0.077 -0.079

1 1 -0.048
Vg @Vd=Vdd, Vs=Vb=0
Vt_sat 1 0.2 V -0.024
Id=4e-8*Wdrawn/Ldrawn
0.5 0.2 -0.018
DIBL 1 0.2 V 0.070807 Vb=0, Vt_lin-Vt_sat

1 0.2 84.3
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.5 0.2 84.86

641.05

1 0.2

-16.0% 18.6%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

649.14
0.5 0.2
-16.6% 19.5%

392210
Ioff 1 0.2 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.108 7.447

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 1 0.2 mV/dec 75.598
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06
Ig_inv 1 1 nA/um2 60.353 Ig @Vg=Vdd, Vd=Vs=Vb=0

Body effect 1 0.2 V 0.024 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 1 0.2 nA/um 0.009
Vg
Covl 1 0.2 fF/um 2.75E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 0.152 Vrev=0V

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.013±0.0045|||
|ΔW(xw+/-dxw)|||um|0.02±0.008|||
|Electrical_ Tox|||Å|20.7±0.600|||
|S Vt_gm h|1|1|V S|0.086||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.044|-0.045||
||1|0.2||0.155|||
|||||0.072|-0.073||
||0.5|T 0.2||0.147|||
|||||0.074|-0.074||
|a n Vt_lin|1|1|M C V|-0.010||Vg @Vd=0.05V, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
|||||0.046|-0.048||
||g h 1|0.2||0.047|||
|||||0.076|-0.078||
||a 0.5|i 0.2||C 0.045|||
|||||o 0.077|-0.079||
|Vt_sat|1|I 1|V T|n -0.048||Vg @Vd=Vdd, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
||1|C 0.2||f -0.024|||
||0.5|0.2||i d -0.018|||
|DIBL|1|0.2|V|e 0.070807||Vb=0, Vt_lin-Vt_sat|
|Id_lin|1|0.2|e c uA/um|1 84.3||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.5|0.2||n 2 t 84.86|||
|Id_sat|1|0.2|1 uA/um 0 /|h 8 i . 641.05||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||5 -16.0%|a 18.6%||
||0.5|0.2||& l 7 649.14|||
|||||I -16.6%|I 2 n 19.5%||
|Ioff|1|0.2|pA/um|n 0 3 f 392210||o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||d 9 0.108|7.447||
|Sub Vt slope|1|0.2|mV/dec|/ . 2 P 75.598||r m Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|1|1|nA/um2|0 r 60.353||a Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|1|0.2|V|1 o 2 0.024||t ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|1|0.2|nA/um|m o 0.009||i o Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|1|0.2|fF/um|t 2.75E-01||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|i 0.152||o Vrev=0V|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 489 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.5.7 2.5V Native MOS The following table summarizes the key parameters for 2.5V native MOS in CLN65LPG process.
W (μμμμm) L (μμμμm) Unit NMOS Definition
ΔL (xl +/-dxl) um -0.015±0.01
ΔW(xw+/-dxw) um 0.007±0.012
Electrical_ Tox Å 56±3.000

-0.104

10 10

0.053 -0.057

-0.120

Vt_gm 10 1.2 V Vg @Vd=0.05V, Vs=Vb=0

0.082 -0.087

-0.078
0.5 1.2
0.085 -0.090

-0.129

10 10

0.055 -0.060

-0.144 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 10 1.2 V

0.085 -0.090 Id=1e-7*Wdrawn/Ldrawn

-0.098
0.5 1.2
0.088 -0.094

10 10 -0.136
Vg @Vd=Vdd, Vs=Vb=0
Vt_sat 10 1.2 V -0.183
Id=1e-7*Wdrawn/Ldrawn
0.5 1.2 -0.119
DIBL 10 1.2 V 0.03899 Vb=0, Vt_lin-Vt_sat

10 1.2 19.176
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.5 1.2 19.982

423.31

10 1.2

-10.3% 11.4%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

435.71
0.5 1.2
-13.1% 14.8%

3.48E+06
Ioff 10 1.2 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.262 2.483

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 10 1.2 mV/dec 76.607
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06
Ig_inv 10 10 nA/um2 0 Ig @Vg=Vdd, Vd=Vs=Vb=0
Body effect 10 1.2 V 0.052 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 10 1.2 nA/um 0.718
Vg
Covl 10 1.2 fF/um 3.11E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 0.156 Vrev=0V

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.015±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000|||
|S Vt_gm h|10|10|V|-0.104||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.053|-0.057||
||10|1.2||-0.120|||
|||||0.082|-0.087||
||0.5|T S 1.2||-0.078|||
|||||0.085|-0.090||
|a n Vt_lin|10|10|M C V|-0.129||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||0.055|-0.060||
||g h 10|1.2||-0.144|||
|||||0.085|-0.090||
||a 0.5|i 1.2||C -0.098|||
|||||o 0.088|-0.094||
|Vt_sat|10|I 10|V T|n -0.136||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||10|C 1.2||f -0.183|||
||0.5|1.2||i d -0.119|||
|DIBL|10|1.2|V|e 0.03899||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|1.2|e c uA/um|1 19.176||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.5|1.2||n 2 t 19.982|||
|Id_sat|10|1.2|1 uA/um 0 /|h 8 i . 423.31||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||5 -10.3%|a 11.4%||
||0.5|1.2||& l 7 435.71|||
|||||I -13.1%|I 2 n 14.8%||
|Ioff|10|1.2|pA/um|n 0 3 3.48E+06||f o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||d 9 0.262|2.483||
|Sub Vt slope|10|1.2|mV/dec|/ . 2 P 76.607||r m Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|0 r 0||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|1.2|V|1 o 0.052||a t ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|1.2|nA/um|2 m 0.718||i o Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|1.2|fF/um|o 3.11E-01||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|t 0.156||i Vrev=0V|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 490 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.6 Key Parameters of MOS Transistors in CLN65ULP 

 12.6.1 1.0V Standard Vt MOS


###### The following table summarizes the key parameters for 1.00V standard Vt MOS in CLN65ULP process.

L (μμμμ
W (μμμμm) Unit NMOS PMOS Definition
m)

ΔL (xl +/-dxl) um -0.001±0.005 0.002±0.005
ΔW(xw+/-dxw) um 0.02±0.008 0.02±0.008
Electrical_ Tox Å 26±0.670 28±0.670

0.450 0.427

1 1

0.033 -0.033 -0.036

0.519 0.531 Gm_max method, Vg

Vt_gm 0.3_0.6 0.06 V

0.067 -0.080 -0.054 @Vd=0.05V, Vs=Vb=0

0.493 0.518
0.12 0.06
0.091 -0.110 -0.090

0.340 0.386

1 1

0.034 -0.035 -0.036 Constant current method,

0.402 0.475 search Vg @Id=Ith*W/L,

Vt_lin 0.3_0.6 0.06 V

0.068 -0.082 -0.062 Ith=4e-8A, Vd=0.05V,

0.375 0.442 Vs=Vb=0
0.12 0.06
0.096 -0.116 -0.097

1 1 0.322 0.362 Constant current method,
Vt_sat 0.3_0.6 0.06 V 0.310 0.372 search Vg @Id=Ith*W/L,
Ith=4e-8A, Vd=Vdd,

0.12 0.06 0.298 0.356 Vs=Vb=0
DIBL 0.3_0.6 0.06 V 0.092527 -0.10306 Vb=0, Vt_lin-Vt_sat

0.3_0.6 0.06 68.963 31.64 Id @Vg=Vdd, Vd=0.05V,
Id_lin uA/um
0.12 0.06 78.527 42.949 Vs=Vb=0

379.88 190.04

0.3_0.6 0.06

-25.3% 31.9% -23.9% 25.8% Id @Vg=Vdd, Vd=Vdd,

Id_sat uA/um

438.01 248.79 Vs=Vb=0
0.12 0.06
-32.8% 41.7% -32.9% 39.0%

148.39 88.062 Is @Vg=0, Vd=1.0Vdd,
Isoff 0.3_0.6 0.06 pA/um
0.058 18.374 0.119 15.009 Vs=Vb=0

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 0.3_0.6 0.06 mV/dec 89.195 102.08 Vg1=Vt_sat-0.05,
Vg2=Vt_sat-0.06
Ig_inv 1 1 nA/um2 0.12325 0.01092 Ig @Vg=Vdd, Vd=Vs=Vb=0

ΔVt_sat @Vb=-Vdd/2 and
Body effect 0.3_0.6 0.06 V 0.040 0.054
Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd,
Isub 0.3_0.6 0.06 nA/um 1.160E-02 2.320E-04
sweep Vg

Cgd @Vg=0, Vd=Vdd,
Covl 0.3_0.6 0.06 fF/um 2.21E-01 2.15E-01
Vs=Vb=0
Cj fF/um2 1.251 1.077 Vrev=0V
Inverter FO=1 Wn/Wp= 13.7018 RO_Td(ring oscillator delay
0.06 ps/gate
Delay 5/3.6 3.8773 -2.9486 time) @ V=Vdd  (Fan_out=1)

|Col1|W (μμμμm)|L (μμμμ m)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|S ΔL (xl +/-dxl)|||um|-0.001±0.005||0.002±0.005|||
|h ΔW(xw+/-dxw)||T|um|0.02±0.008||0.02±0.008|||
|a Electrical_ Tox||S|Å|26±0.670||28±0.670|||
|n Vt_gm|1|1|M C V C|0.450||0.427||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.033|-0.033||-0.036||
||g h 0.3_0.6|0.06||0.519||0.531|||
|||||0.067|-0.080||-0.054||
||a i 0.12|0.06||0.493||0.518|||
|||||o 0.091|-0.110||-0.090||
|Vt_lin|I 1|C 1|V e c|n 0.340||0.386||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=0.05V, Vs=Vb=0|
|||||f 0.034|-0.035||-0.036||
||0.3_0.6|T 0.06||i d 0.402||0.475|||
|||||0.068|e -0.082||-0.062||
||0.12|0.06||1 0.375||0.442|||
|||||2 0.096|n t -0.116||-0.097||
|Vt_sat|1|1|h . V 0|8 0.322||i 0.362||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=Vdd, Vs=Vb=0|
||0.3_0.6|0.06||5 0.310||a 0.372|||
||0.12|1 0.06||& 7 0.298||l I 0.356|||
|DIBL|0.3_0.6|0.06|/ V|I 2 n 0.092527||n -0.10306||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.3_0.6|0.06|0 9 uA/um|3 68.963||f 31.64||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.12|0.06||d . 78.527||o 42.949|||
|Id_sat|0.3_0.6|0.06|uA/um|/ 2 379.88||r 190.04||Id @Vg=Vdd, Vd=Vdd, a Vs=Vb=0 t|
|||||0 -25.3%|P 31.9%|-23.9%|m 25.8%||
||0.12|0.06||r 1 438.01||248.79|||
|||||-32.8%|41.7%|o -32.9%|39.0%||
|Isoff|0.3_0.6|0.06|pA/um|2 148.39||m 88.062||i o Is @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0.058|18.374|0.119|15.009||
|Sub Vt slope|0.3_0.6|0.06|mV/dec|89.195||o t i 102.08 o||n Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|1|1|nA/um2|0.12325||n 0.01092||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.3_0.6|0.06|V|0.040||0.054||ΔVt_sat @Vb=-Vdd/2 and C Vb=0|
|Isub|0.3_0.6|0.06|nA/um|1.160E-02||2.320E-04||e Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|0.3_0.6|0.06|fF/um|2.21E-01||2.15E-01||n Cgd @Vg=0, Vd=Vdd, t Vs=Vb=0|
|Cj|||fF/um2|1.251||1.077||e Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.06|ps/gate|13.7018||||r RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||3.8773||-2.9486|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 491 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.6.2 1.0V High Vt MOS
 The following table summarizes the key parameters for 1.00V_High_Vt MOS in CLN65ULP process. 

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.001±0.005||0.002±0.005|||
|ΔW(xw+/-dxw)|||um|0.02±0.008||0.02±0.008|||
|Electrical_ Tox|||Å|26±0.670||28±0.670|||
|S Vt_gm h a|1|1|V|0.583||0.607||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.034|-0.036||-0.034||
||0.3_0.6|T 0.06||0.624||0.644|||
|||||0.075|-0.085||-0.062||
||0.12|S 0.06||0.580||0.620|||
|||||0.102|-0.113||-0.093||
|n Vt_lin|g 1|1|M C V|0.463||0.559||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=0.05V, Vs=Vb=0|
|||||0.036|-0.038||-0.035||
||h 0.3_0.6|0.06||0.502||0.593|||
|||||C 0.076|-0.079||-0.065||
||a i 0.12|0.06 I||0.467||0.551|||
|||||o 0.114|-0.110||-0.096||
|Vt_sat|1|C 1|V|n 0.452||0.546||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=Vdd, Vs=Vb=0|
||0.3_0.6|0.06||f i 0.418||0.504|||
||0.12|T 0.06||d 0.395||0.470|||
|DIBL|0.3_0.6|0.06|e V|e 0.084343||-0.088833||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.3_0.6|0.06|c h uA/um|1 48.968||n 21.553||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.12|0.06||2 57.961||t 30.919|||
|Id_sat|0.3_0.6|0.06|1 0 uA/um /|8 . 240.75||i a 111.79||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||-29.4%|5 39.2%|l -29.0%|35.4%||
||0.12|0.06||& 7 I 296.43||I 158.16|||
|||||n -39.1%|49.8%|2 -39.8%|n 50.7%||
|Isoff|0.3_0.6|0.06|0 pA/um|d 7.2837||3 f 3.3001||Is @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||9 0.256|. 5.398|0.252|o 4.645||
|Sub Vt slope|0.3_0.6|0.06|mV/dec|/ 2 P 0 99.523||r 108.99 r||m Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat- 0.06|
|Ig_inv|1|1|nA/um2|1 0.14203||o 0.0088854||a Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.3_0.6|0.06|V|2 0.066||0.082||t i ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.3_0.6|0.06|nA/um|1.052E-02||m o 1.809E-03||o Ibmax @Vs=Vb=0, Vd=Vdd, n sweep Vg|
|Covl|0.3_0.6|0.06|fF/um|2.13E-01||t 1.94E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.472||i o 1.091||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.06|ps/gate|24.9495||||RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||8.9283||n -6.3505|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 492 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.6.3 1.0V mLow MOS
 The following table summarizes the key parameters for 1.00V_mLow_Vt MOS in CLN65ULP process. 


Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 0.3_0.6 0.06 mV/dec 91.411 100.86 Vg1=Vt_sat-0.05, Vg2=Vt_sat0.06
Ig_inv 1 1 nA/um2 0.12246 0.010856 Ig @Vg=Vdd, Vd=Vs=Vb=0
Body effect 0.3_0.6 0.06 V 0.041 0.048 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd,
Isub 0.3_0.6 0.06 nA/um 1.246E-02 2.672E-04
sweep Vg
Covl 0.3_0.6 0.06 fF/um 2.21E-01 2.14E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.251 1.077 Vrev=0V
Inverter FO=1 Wn/Wp= 12.0886 RO_Td(ring oscillator delay
0.06 ps/gate
Delay 5/3.6 4.2645 -2.99668 time) @ V=Vdd  (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 493 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.007±0.005||0.002±0|||
|ΔW(xw+/-dxw)|||um|0.02±0.008||0.02±0.008|||
|Electrical_ Tox|||Å|26±0.670||28±0.670|||
|S Vt_gm h a|1|1|V|0.450||0.427||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.037|-0.037||-0.036||
||0.3_0.6|T 0.06||0.504||0.535|||
|||||0.082|-0.093||-0.073||
||0.12|S 0.06||0.475||0.527|||
|||||0.108|-0.124||-0.103||
|n Vt_lin|g 1|1|M C V|0.340||0.386||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=0.05V, Vs=Vb=0|
|||||0.038|-0.038||-0.036||
||h 0.3_0.6|0.06||0.372||0.475|||
|||||C 0.085|-0.104||-0.085||
||a i 0.12|0.06 I||0.371||0.461|||
|||||o 0.110|-0.147||-0.118||
|Vt_sat|1|C 1|V|n 0.322||0.362||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=Vdd, Vs=Vb=0|
||0.3_0.6|0.06||f i 0.280||0.352|||
||0.12|T 0.06||d 0.274||0.360|||
|DIBL|0.3_0.6|0.06|e V|e 0.092068||-0.12314||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.3_0.6|0.06|c h uA/um|1 n 75.467||32.702||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.12|0.06||2 85.715||t 42.568|||
|Id_sat|0.3_0.6|0.06|1 0 uA/um /|8 . 417.92||i a 206.94||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||-27.5%|5 32.8%|l -26.4%|31.8%||
||0.12|0.06||& 7 I 480.03||I 253.56|||
|||||n -33.6%|2 42.2%|n -36.6%|47.3%||
|Isoff|0.3_0.6|0.06|0 pA/um|d 428.92||3 f 131.46||Is @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||9 0.050|. 29.253|0.075|o 36.842||
|Sub Vt slope|0.3_0.6|0.06|mV/dec|/ 2 P 0 91.411 r||r 100.86||m Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat- 0.06|
|Ig_inv|1|1|nA/um2|1 0.12246||o 0.010856||a Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.3_0.6|0.06|V|2 0.041||0.048||t i ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.3_0.6|0.06|nA/um|1.246E-02||m o 2.672E-04||o Ibmax @Vs=Vb=0, Vd=Vdd, n sweep Vg|
|Covl|0.3_0.6|0.06|fF/um|2.21E-01||t 2.14E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.251||i o 1.077||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.06|ps/gate|12.0886||||RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||4.2645||n -2.99668|||


-----

###### 12.6.4 1.0V Low Vt MOS
 The following table summarizes the key parameters for 1.00V_Low_Vt MOS in CLN65ULP process. 


Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 0.3_0.6 0.06 mV/dec 91.931 100.78 Vg1=Vt_sat-0.05, Vg2=Vt_sat0.06
Ig_inv 1 1 nA/um2 0.14214 0.011068 Ig @Vg=Vdd, Vd=Vs=Vb=0
Body effect 0.3_0.6 0.06 V 0.032 0.032 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd,
Isub 0.3_0.6 0.06 nA/um 1.698E-02 3.293E-04
sweep Vg
Covl 0.3_0.6 0.06 fF/um 2.33E-01 2.26E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.185 1.068 Vrev=0V
Inverter FO=1 Wn/Wp= 9.92691 RO_Td(ring oscillator delay
0.06 ps/gate
Delay 5/3.6 2.68709 -1.98779 time) @ V=Vdd  (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 494 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.001±0.005||0.002±0.005|||
|ΔW(xw+/-dxw)|||um|0.02±0.008||0.02±0.008|||
|Electrical_ Tox|||Å|26±0.670||28±0.670|||
|S Vt_gm h a|1|1|V|0.308||0.308||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.036|-0.036||-0.032||
||0.3_0.6|T 0.06||0.414||0.464|||
|||||0.075|-0.084||-0.066||
||0.12|S 0.06||0.386||0.448|||
|||||0.094|-0.108||-0.110||
|n Vt_lin|g 1|1|M C V|0.212||0.266||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=0.05V, Vs=Vb=0|
|||||0.040|-0.040||-0.036||
||h 0.3_0.6|0.06||0.314||0.409|||
|||||C 0.082|-0.094||-0.075||
||a i 0.12|0.06 I||0.296||0.385|||
|||||o 0.104|-0.120||-0.114||
|Vt_sat|1|C 1|V|n 0.192||0.230||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=Vdd, Vs=Vb=0|
||0.3_0.6|0.06||f i 0.207||0.286|||
||0.12|T 0.06||d 0.193||0.278|||
|DIBL|0.3_0.6|0.06|e V|e 0.10675||-0.12241||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.3_0.6|0.06|c h uA/um|1 n 85.68||35.276||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.12|0.06||2 100.34||t 47.698|||
|Id_sat|0.3_0.6|0.06|1 0 uA/um /|8 . 504.49||i a 243.15||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||-24.1%|5 28.2%|l -22.7%|26.3%||
||0.12|0.06||& 7 I 588.02||I 313.2|||
|||||n -29.1%|2 36.2%|n -29.5%|38.5%||
|Isoff|0.3_0.6|0.06|0 pA/um|d 2563.3||3 f 515.66||Is @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||9 0.045|. 31.949|0.062|o 21.712||
|Sub Vt slope|0.3_0.6|0.06|mV/dec|/ 2 P 0 91.931 r||r 100.78||m Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat- 0.06|
|Ig_inv|1|1|nA/um2|1 0.14214||o 0.011068||a Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.3_0.6|0.06|V|2 0.032||0.032||t i ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.3_0.6|0.06|nA/um|1.698E-02||m o 3.293E-04||o Ibmax @Vs=Vb=0, Vd=Vdd, n sweep Vg|
|Covl|0.3_0.6|0.06|fF/um|2.33E-01||t 2.26E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.185||i o 1.068||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.06|ps/gate|9.92691||||RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||2.68709||n -1.98779|||


-----

###### 12.6.5 1.8V I/O MOS
 The following table summarizes the key parameters for 1.80V MOS in CLN65ULP process. 


Covl 10 0.26 fF/um 2.66E-01 2.81E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0

Cj fF/um2 1.195 1.111 Vrev=0V
Inverter FO=1 Wn/Wp= 35.0091 RO_Td(ring oscillator delay

0.26 ps/gate

Delay 5/3.6 6.2689 -5.1563 time) @ V=Vdd  (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 495 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.015±0.01||-0.015±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000||59±3.000|||
|S h a Vt_gm n|10|T 10|V M C|0.579||0.642||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.050|-0.050||-0.048||
||10|S 0.26||0.560||0.506|||
|||||0.067|-0.069||-0.062||
||g 0.4|0.26||0.526||0.484|||
|||||0.082|-0.088||-0.097||
|Vt_lin|h a 10|10|V|0.519||0.682||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=0.05V, Vs=Vb=0|
|||||C 0.052|-0.052||-0.051||
||i 10|0.26 I||o 0.504||0.530|||
|||||0.072|-0.074||-0.067||
||0.4|C 0.26||n f 0.461||0.496|||
|||||0.088|i -0.094||-0.104||
|Vt_sat|10|T 10|e V c|d 0.512||0.669||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=Vdd, Vs=Vb=0|
||10|0.26||e 0.416||0.431|||
||0.4|0.26||1 n 0.386||0.400|||
|DIBL|10|0.26|h V|2 8 . 0.087629||t i a -0.0986||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|0.26|1 0 uA/um|5 42.697||l 14.387||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.4|0.26||& 7 45.431||I 17.802|||
|Id_sat|10|0.26|/ 0 uA/um|I 2 n 375.65||n 193.98||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||-14.3%|15.5%|3 -15.1%|f 16.9%||
||0.4|0.26||d 9 . 398.32||o 229.05|||
|||||/ 2 -21.2%|22.8%|-20.5%|r 24.7%||
|Ioff|10|0.26|pA/um|P 0 3.9411||3.5208||m Id @Vg=0, Vd=1.0Vdd, a Vs=Vb=0|
|||||0.158|6.646|r 0.180|6.292||
|Sub Vt slope|10|0.26|mV/dec|1 2 90.84||o m 94.472||t Slope @Vd=Vdd, Vs=Vb=0, i o Vg1=Vt_sat-0.05, Vg2=Vt_sat- 0.06|
|Ig_inv|10|10|nA/um2|0||o t 0 i||n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|0.26|V|0.113||o n 0.101||ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|0.26|nA/um|2.903E+00||3.405E-03||C Ibmax @Vs=Vb=0, Vd=Vdd, e sweep Vg|
|Covl|10|0.26|fF/um|2.66E-01||2.81E-01||n t Cgd @Vg=0, Vd=Vdd, Vs=Vb=0 e|
|Cj|||fF/um2|1.195||1.111||r Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.26|ps/gate|35.0091||||RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||6.2689||-5.1563|||


-----

###### 12.6.6 2.5V I/O MOS
 The following table summarizes the key parameters for 2.50V MOS in CLN65ULP process. 


Covl 10 0.28 fF/um 2.55E-01 2.71E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0

Cj fF/um2 1.195 1.111 Vrev=0V
Inverter FO=1 Wn/Wp= 27.5112 RO_Td(ring oscillator delay

0.28 ps/gate

Delay 5/3.6 3.4405 -2.9534 time) @ V=Vdd  (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 496 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.015±0.01||-0.015±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000||59±3.000|||
|S h a Vt_gm n|10|10|V M|0.579||0.642||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.050|-0.050||-0.048||
||10|T S 0.28||0.576||0.515|||
|||||0.066|-0.068||-0.061||
||0.4|0.28||0.535||0.493|||
|||||0.079|-0.084||-0.093||
|Vt_lin|g h 10|10|C V|0.519||0.682||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=0.05V, Vs=Vb=0|
|||||0.052|-0.052||-0.051||
||a i 10|0.28||C 0.525||0.541|||
|||||o 0.070|-0.072||-0.066||
||0.4|I C 0.28||n 0.466||0.510|||
|||||f 0.085|-0.090||-0.099||
|Vt_sat|10|10|T e V|i d 0.512||0.669||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=Vdd, Vs=Vb=0|
||10|0.28||0.430||0.432|||
||0.4|0.28||e 1 0.391||0.404|||
|DIBL|10|0.28|c h V|n 2 8 0.094561||t -0.10853 i||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|0.28|1 uA/um|. 5 51.809||a 17.925||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.4|0.28||& 7 54.581||l 21.637|||
|Id_sat|10|0.28|0 / 0 uA/um|I 605.6||I 342.64||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||n -11.5%|2 12.2%|-11.4%|n 12.7%||
||0.4|0.28||d 9 644.25||3 f 394.07|||
|||||/ -16.5%|. 17.2%|-15.8%|o r 18.7%||
|Ioff|10|0.28|pA/um|2 P 1.7285||2.4638||m Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0 0.169|6.205|r 0.183|6.250||
|Sub Vt slope|10|0.28|mV/dec|1 2 87.698||o m 91.697||a Slope @Vd=Vdd, Vs=Vb=0, t Vg1=Vt_sat-0.05, Vg2=Vt_sat- i 0.06|
|Ig_inv|10|10|nA/um2|0||o 0 t||o n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|0.28|V|0.163||i o 0.146 n||ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|0.28|nA/um|1.897E+02||1.197E+00||C Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|0.28|fF/um|2.55E-01||2.71E-01||e n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.195||1.111||t e Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.28|ps/gate|27.5112||||r RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||3.4405||-2.9534|||


-----

###### 12.6.7 3.3V I/O MOS
 The following table summarizes the key parameters for 3.30V MOS in CLN65ULP process. 


10 10 0.511 0.669 Constant current method,
Vt_sat 10 N0.5 / P0.4 V 0.550 0.604 search Vg @Id=Ith*W/L,
0.4 N0.5 / P0.4 0.474 0.562 Ith=1e-7A, Vd=Vdd, Vs=Vb=0
DIBL 10 N0.5 / P0.4 V 0.028083 -0.037659 Vb=0, Vt_lin-Vt_sat

10 N0.5 / P0.4 31.488 13.584 Id @Vg=Vdd, Vd=0.05V,
Id_lin uA/um
0.4 N0.5 / P0.4 33.379 17.015 Vs=Vb=0

570.26 346.27

10 N0.5 / P0.4

-8.8% 9.2% -8.0% 8.8% Id @Vg=Vdd, Vd=Vdd,

Id_sat uA/um

628.69 404.57 Vs=Vb=0
0.4 N0.5 / P0.4
-13.3% 14.0% -11.6% 13.3%

0.054651 0.47088 Id @Vg=0, Vd=1.0Vdd,
Ioff 10 N0.5 / P0.4 pA/um
0.386 3.207 0.635 1.634 Vs=Vb=0

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 10 N0.5 / P0.4 mV/dec 91.849 94.158 Vg1=Vt_sat-0.05, Vg2=Vt_sat0.06

Ig_inv 10 10 nA/um2 0 0 Ig @Vg=Vdd, Vd=Vs=Vb=0

ΔVt_sat @Vb=-Vdd/2 and
Body effect 10 N0.5 / P0.4 V 0.349 0.292
Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd,
Isub 10 N0.5 / P0.4 nA/um 1.465E+03 3.501E+01
sweep Vg

Cgd @Vg=0, Vd=Vdd,
Covl 10 N0.5 / P0.4 fF/um 2.48E-01 2.64E-01
Vs=Vb=0
Cj fF/um2 1.195 1.111 Vrev=0V
Inverter FO=1 Wn/Wp= 61.3912 RO_Td(ring oscillator delay
0.5 ps/gate
Delay 5/3.6 4.1216 -3.7347 time) @ V=Vdd  (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 497 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.015±0.01||-0.015±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000||59±3.000|||
|S h Vt_gm a n|10|10|V|0.579||0.642||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.050|-0.050||-0.048||
||10|T N0.5 / P0.4||0.631||0.609|||
|||||0.057|-0.058||-0.051||
||0.4|S M N0.5 / P0.4||0.563||0.580|||
|||||0.065|-0.068||-0.074||
|Vt_lin|g h 10|10|C C V|0.519||0.682||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=0.05V, Vs=Vb=0|
|||||0.052|-0.052||-0.051||
||a 10 i|N0.5 / P0.4||0.578||0.641|||
|||||0.060|-0.060||-0.056||
||0.4|I C N0.5 / P0.4||o 0.503||0.602|||
|||||n 0.071|-0.073||-0.080||
|Vt_sat|10|10|V|f i 0.511||0.669||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=Vdd, Vs=Vb=0|
||10|T N0.5 / P0.4||d 0.550||0.604|||
||0.4|e N0.5 / P0.4||e 0.474||0.562|||
|DIBL|10|N0.5 / P0.4|c V|1 n 2 0.028083||-0.037659||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|N0.5 / P0.4|h . uA/um|t 31.488||i 13.584||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.4|N0.5 / P0.4||8 33.379||a 17.015|||
|Id_sat|10|1 N0.5 / P0.4|0 / uA/um 0|5 & 570.26||l 346.27||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||I -8.8%|7 9.2%|I -8.0%|8.8%||
||0.4|N0.5 / P0.4||2 n 628.69||n 404.57|||
|||||d -13.3%|3 14.0%|-11.6%|f 13.3%||
|Ioff|10|N0.5 / P0.4|9 / pA/um|. 0.054651||o 0.47088||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||2 0.386|3.207|0.635|r 1.634||
|Sub Vt slope|10|N0.5 / P0.4|mV/dec|P 0 r 1 91.849||m o 94.158||Slope @Vd=Vdd, Vs=Vb=0, a Vg1=Vt_sat-0.05, Vg2=Vt_sat- t 0.06|
|Ig_inv|10|10|nA/um2|2 0||m 0||i o Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|N0.5 / P0.4|V|0.349||o t 0.292||n ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|N0.5 / P0.4|nA/um|1.465E+03||i o 3.501E+01||Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|N0.5 / P0.4|fF/um|2.48E-01||n 2.64E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.195||1.111||C Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.5|ps/gate|61.3912||||e RO_Td(ring oscillator delay n time) @ V=Vdd (Fan_out=1)|
|||||4.1216||-3.7347|||


-----

###### 12.6.8 1.0V Native MOS
 The following table summarizes the key parameters for 1.00V_Native MOS in CLN65ULP process. 

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.001±0.005|||
|ΔW(xw+/-dxw)|||um|0.02±0.008|||
|Electrical_ Tox|||Å|26±0.670|||
|S Vt_gm h a|1|1|V|0.050||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.045|||
||1|0.2||0.115|||
|||||0.068|||
||0.5|T S 0.2||0.121|||
|||||0.071|||
|n g h Vt_lin|1|M 1|C V C o|-0.038||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=0.05V, Vs=Vb=0|
|||||0.048|||
||1|0.2||-0.001|||
|||||0.074|||
||a i 0.5|0.2||0.008|||
|||||0.076|||
|Vt_sat|I 1|1|V|n -0.087||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=Vdd, Vs=Vb=0|
||C 1|0.2||f -0.068|||
||0.5|T 0.2||i d -0.060|||
|DIBL|1|0.2|V|e 0.067607||Vb=0, Vt_lin-Vt_sat|
|Id_lin|1|e 0.2|1 c uA/um|69.534||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.5|0.2||n 2 t 71.091|||
|Id_sat|1|0.2|h . & uA/um /|8 i 546.51||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||5 -15.4%|a 16.5%||
||0.5|1 0 0.2||l 7 575.98|||
|||||I 2 -17.0%|I n 18.6%||
|Isoff|1|0.2|0 9 pA/um|n 3 1.16E+06||f o Is @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||d 0.105|7.577||
|Sub Vt slope|1|0.2|/ 2 mV/dec|. P 81.673||r Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat- m 0.05, Vg2=Vt_sat-0.06|
|Ig_inv|1|1|nA/um2|0 r 0.10651||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|1|0.2|V|1 o 0.014||a ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|1|0.2|nA/um|2 m 0.005||t i Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|1|0.2|fF/um|4.10E-01||o Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|o 0.155||n Vrev=0V|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 498 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.6.9 2.5V Native I/O MOS
 The following table summarizes the key parameters for 2.50V_Native MOS in CLN65ULP process. 


Cj fF/um2 0.145159 Vrev=0V

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 499 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.03859±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000|||
|S h a n Vt_gm g h|10|T S 10|V C|-0.066||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.053|||
||10|M 1.2||-0.100|||
|||||0.080|||
||0.5|1.2||-0.076|||
|||||0.084|||
|Vt_lin|a i 10|10|C o V|-0.130||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=0.05V, Vs=Vb=0|
|||||0.056|||
||I 10|C 1.2||n -0.146|||
|||||f 0.084|||
||0.5|T 1.2||i -0.118|||
|||||d 0.088|||
|Vt_sat|10|e 10|c h V|e 1 -0.136||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=Vdd, Vs=Vb=0|
||10|1.2||n 2 -0.178|||
||0.5|1.2||t 8 i -0.131|||
|DIBL|10|1 1.2|. & V|a 5 l 7 0.032093||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|1.2|0 / 0 uA/um|I I 2 17.157||n Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0 f|
||0.5|1.2||n 3 18.345|||
|Id_sat|10|1.2|9 / 2 uA/um|d 406.44||o r m Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||. -10.2%|11.4%||
||0.5|1.2||P 423.96|||
|||||0 -13.2%|r 14.7%||
|Ioff|10|1.2|pA/um|1 o 2.59E+06||a t i Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||2 0.270|m 2.689||
|Sub Vt slope|10|1.2|mV/dec|o 82.6||o n Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat- t 0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|0||i o Ig @Vg=Vdd, Vd=Vs=Vb=0 n|
|Body effect|10|1.2|V|0.047||C ΔVt_sat @Vb=-Vdd/2 and Vb=0 e|
|Isub|10|1.2|nA/um|0.828||n t Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg e|
|Covl|10|1.2|fF/um|3.31E-01||r Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|0.145159||Vrev=0V|


-----

###### 12.6.10 2.5V Native Over-drive 3.3V I/O MOS
 The following table summarizes the key parameters for 3.30V_Native MOS in CLN65LP process. 


Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_satSub Vt slope 10 1.2 mV/dec 75.458
0.05, Vg2=Vt_sat-0.06

Ig_inv 10 10 nA/um2 0 Ig @Vg=Vdd, Vd=Vs=Vb=0
Body effect 10 1.2 V 0.063 ΔVt_sat @Vb=-Vdd/2 and Vb=0
Isub 10 1.2 nA/um 13.229 Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg
Covl 10 1.2 fF/um 3.08E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 0.145159 Vrev=0V

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 500 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.03859±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000|||
|S Vt_gm h a|10|10|V|-0.105||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.052|||
||10|1.2||-0.123|||
|||||0.078|||
||0.5|T S 1.2||-0.082|||
|||||0.084|||
|n g Vt_lin|10|M 10|C C V o|-0.128||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=0.05V, Vs=Vb=0|
|||||0.055|||
||h 10|1.2||-0.145|||
|||||0.081|||
||a i 0.5|1.2||-0.122|||
|||||0.088|||
|Vt_sat|I 10|C 10|V|n -0.138||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=Vdd, Vs=Vb=0|
||10|1.2||f i -0.187|||
||0.5|T 1.2||d -0.143|||
|DIBL|10|e 1.2|V|e 0.042186||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|1.2|1 c h uA/um|n 18.292||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.5|1.2||2 t 20.173|||
|Id_sat|10|1 1.2|. & uA/um /|8 i a 557.11||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||5 -8.4%|l 8.6%||
||0.5|0 1.2||7 I 593.82|||
|||||I 2 n -11.3%|n 11.9%||
|Ioff|10|1.2|0 9 pA/um|3 d 3.44E+06||f o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||. 0.305|2.612||
|Sub Vt slope|10|1.2|/ 2 mV/dec|P 0 75.458||r m Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat- 0.05, Vg2=Vt_sat-0.06|
|Ig_inv|10|10|nA/um2|r 1 0||a Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|1.2|V|o 2 0.063||t ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|10|1.2|nA/um|m 13.229||i o Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|1.2|fF/um|o 3.08E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|t 0.145159||n Vrev=0V|


-----

###### 12.6.11 2.5/5.5V High Voltage MOS
 The following table summarizes the key parameters for 2.50/5.5V HV MOS in CLN65LP process.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|∆L (xl +/-dxl)|||um|-0.015±0||-0.015±0|||
|∆W(xw+/-dxw)|||um|0.007±0||0.007±0|||
|Electrical_ Tox|||Å|56±0.000||59±0.000|||
|S Vt_gm h a|10|10|V|0.583||0.643||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.032|-0.033|0.033|-0.033||
||10|N: 0.85 P: 0.6||0.598||0.507|||
|||||0.075|-0.076|0.065|-0.065||
||0.6|T S N: 0.85 P: 0.6||0.562||0.506|||
|||||0.105|-0.107|0.085|-0.085||
|n Vt_lin|10|10|M C V|0.534||0.682||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=0.05V, Vs=Vb=0|
|||||0.035|-0.036|0.035|-0.036||
||g h 10|N: 0.85 P: 0.6||0.527||0.513|||
|||||0.080|-0.08|0.070|-0.070||
||a i 0.6|N: 0.85 P: 0.6||C 0.486||0.509|||
|||||o 0.111|-0.111|0.091|-0.090||
|Vt_sat|10|I C 10|V e|n 0.528||0.670||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=+5.5V, Vs=Vb=0|
||10|N: 0.85 T P: 0.6||f i d 0.513||0.462|||
||0.6|N: 0.85 P: 0.6||e 1 0.472||0.458|||
|DIBL|10|N: 0.85 P: 0.6|c V|2 h 8 0.01451||n t i -0.05149||Vb=0, Vt_lin-Vt_sat|
|Id_lin|10|N: 0.85 P: 0.6|1 0 uA/um /|. 5 & 7 26.350||a l 10.430||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.6|N: 0.85 P: 0.6||I n 0 28.480||I 2 n 11.770 3|||
|Id_sat|10|N: 0.85 P: 0.6|uA/um|d 9 474.20||f o 277.30||Id @Vg=+2.5V, Vd=+5.5V, m Vs=Vb=0|
|||||/ -11.6%|. 11.6%|-17.9%|r 17.9%||
||0.6|N: 0.85 P: 0.6||2 P 514.10||300.90|||
|||||0 -15.5%|15.5%|r -18.3%|18.3%||
|Ioff|10|N: 0.85 P: 0.6|pA/um|1 8.2660||o 12.730||a t Id @Vg=0, Vd=+5.5V, i Vs=Vb=0|
|||||0.100|2 10.452|0.110|10.094||
|Sub Vt slope|10|N: 0.85 P: 0.6|mV/dec|91.298||m o 90.186 t||o Slope @Vd=+5.5V, Vs=Vb=0, n Vg1=Vt_sat-0.05, Vg2=Vt_sat- 0.06|
|Ig_inv|10|10|nA/um2|0||i o 0||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|10|N: 0.85 P: 0.6|V|0.413||n 0.211||∆Vt_sat @Vb=-(+5.5V)/2 and Vb=0|
|Isub|10|N: 0.85 P: 0.6|nA/um|9.030E-02||8.368E-04||C Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|10|N: 0.85 P: 0.6|fF/um|4.56E-01||3.66E-01||e n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cjd|||fF/um2|0.141||0.575||t Vrev=0V|
|Cjs|||fF/um2|1.195||1.111||e r Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 6.4/6.8|N: 0.85 P: 0.6|ps/gate|97.829||||RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||14.03||-10.67|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 501 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.7 Key Parameters of MOS Transistors in CLN55GP

 12.7.1 1.0V Standard Vt MOS The following table summarizes the key parameters for 1.0V standard Vt MOS in CLN55GP process.


0.27_0.54 0.054 145.58 51.447
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.108 0.054 165.02 67.649

807.09 396.86

0.27_0.54 0.054

-18.8% 19.6% -17.3% 19.5%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

948.53 489.48
0.108 0.054
-26.9% 27.2% -25.6% 30.0%

11022 13400
Isoff 0.27_0.54 0.054 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.079 13.492 0.161 6.798

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 0.27_0.54 0.054 mV/dec 87.415 101.15
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06


Inverter FO=1 Wn/Wp= 5.49448 RO_Td(ring oscillator delay time)
0.054 ps/gate
Delay 4.5/3.24 1.06868 -0.86412 @ V=Vdd  (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 502 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|S ΔL (xl +/-dxl)|||um|-0.015±0.004||-0.013±0.004|||
|h ΔW(xw+/-dxw)||T|um|0.016±0.008||0.016±0.008|||
|a Electrical_ Tox||S|Å|20.3±0.600||22.3±0.600|||
|n Vt_gm|0.9|0.9|M C V|0.323||0.286||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.030|-0.031|0.038|-0.039||
||g h 0.27_0.54|0.054||0.386||0.349|||
|||||0.072|-0.077|0.049|-0.055||
||a i 0.108|0.054||C 0.368||0.345|||
|||||o 0.099|-0.104|0.084|-0.099||
|Vt_lin|0.9|I C 0.9|V e c h|n 0.224||0.236||Vg @Vd=0.05V, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
|||||0.030|f i -0.031|0.040|-0.042||
||0.27_0.54|T 0.054||d 0.273||0.293|||
|||||0.071|e -0.073|0.054|-0.061||
||0.108|0.054||1 0.255||n 0.282|||
|||||0.092|2 -0.094|t 0.092|-0.106||
|Vt_sat|0.9|0.9|1 V 0|8 . 0.210||i 0.222||Vg @Vd=Vdd, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
||0.27_0.54|0.054||5 0.158||a l 0.171|||
||0.108|0.054||& 7 0.151||I 0.180|||
|DIBL|0.27_0.54|0.054|/ V|I n 0.11439||2 n -0.12213||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.27_0.54|0.054|0 uA/um|d 145.58||3 f 51.447||o Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.108|0.054||9 / . 165.02||67.649|||
|Id_sat|0.27_0.54|0.054|uA/um|2 807.09||396.86||r m a Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 t i|
|||||0 -18.8%|19.6%|P r -17.3%|19.5%||
||0.108|0.054||1 948.53||o 489.48|||
|||||-26.9%|2 27.2%|-25.6%|30.0%||
|Isoff|0.27_0.54|0.054|pA/um|11022||m 13400||o n Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0.079|13.492|0.161|o 6.798||
|Sub Vt slope|0.27_0.54|0.054|mV/dec|87.415||t i 101.15||Slope @Vd=Vdd, Vs=Vb=0, o Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|0.9|0.9|nA/um2|89.966||28.008||n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.27_0.54|0.054|V|0.056||0.037||ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.27_0.54|0.054|nA/um|1.670E-01||6.605E-03||C Ibmax @Vs=Vb=0, Vd=Vdd, e sweep Vg|
|Covl|0.27_0.54|0.054|fF/um|1.96E-01||1.61E-01||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.207||1.06||t e Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 4.5/3.24|0.054|ps/gate|5.49448||||r RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||1.06868||-0.86412|||


-----

###### 12.7.2 1.0V High Vt MOS The following table summarizes the key parameters for 1.0V high Vt MOS in CLN55GP process.

W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition

ΔL (xl +/-dxl) um -0.015±0.004 -0.013±0.004
ΔW(xw+/-dxw) um 0.016±0.008 0.016±0.008
Electrical_ Tox Å 20.3±0.600 22.3±0.600

0.474 0.397

0.9 0.9

0.034 -0.037 0.039 -0.041

0.438 0.408

Vt_gm 0.27_0.54 0.054 V Vg @Vd=0.05V, Vs=Vb=0

0.080 -0.085 0.057 -0.062

0.418 0.408
0.108 0.054
0.109 -0.112 0.100 -0.110

0.364 0.346

0.9 0.9

0.036 -0.037 0.041 -0.041

0.318 0.347 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 0.27_0.54 0.054 V

0.079 -0.087 0.059 -0.061 Id=4e-8*Wdrawn/Ldrawn

0.304 0.336
0.108 0.054
0.106 -0.113 0.096 -0.101

0.9 0.9 0.354 0.335

Vg @Vd=Vdd, Vs=Vb=0

Vt_sat 0.27_0.54 0.054 V 0.218 0.239

Id=4e-8*Wdrawn/Ldrawn

0.108 0.054 0.213 0.244

DIBL 0.27_0.54 0.054 V 0.099244 -0.10726 Vb=0, Vt_lin-Vt_sat

0.27_0.54 0.054 127.17 46.706
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.108 0.054 147.83 60.915


Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 0.27_0.54 0.054 mV/dec 92.039 98.915
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06

Ig_inv 0.9 0.9 nA/um2 89.936 28.106 Ig @Vg=Vdd, Vd=Vs=Vb=0

Body effect 0.27_0.54 0.054 V 0.066 0.063 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd,
Isub 0.27_0.54 0.054 nA/um 5.315E-01 2.886E-02
sweep Vg
Covl 0.27_0.54 0.054 fF/um 1.90E-01 1.50E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0

Cj fF/um2 1.22951 1.05944 Vrev=0V

6.80764

Inverter FO=1 Wn/Wp= RO_Td(ring oscillator delay time)
0.054 ps/gate
Delay 4.5/3.24 1.5765 -1.23121 @ V=Vdd  (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 503 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.015±0.004||-0.013±0.004|||
|ΔW(xw+/-dxw)|||um|0.016±0.008||0.016±0.008|||
|Electrical_ Tox|||Å|20.3±0.600||22.3±0.600|||
|S h Vt_gm a|0.9|0.9|V M|0.474||0.397||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.034|-0.037|0.039|-0.041||
||0.27_0.54|T 0.054||0.438||0.408|||
|||||0.080|-0.085|0.057|-0.062||
||0.108|S 0.054||0.418||0.408|||
|||||0.109|-0.112|0.100|-0.110||
|n g Vt_lin|0.9|0.9|C V|0.364||0.346||Vg @Vd=0.05V, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
|||||0.036|-0.037|0.041|-0.041||
||h a 0.27_0.54|0.054||0.318||0.347|||
|||||C 0.079|-0.087|0.059|-0.061||
||i I 0.108|0.054||o 0.304||0.336|||
|||||n 0.106|-0.113|0.096|-0.101||
|Vt_sat|0.9|C 0.9|V e|f i 0.354||0.335||Vg @Vd=Vdd, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
||0.27_0.54|T 0.054||d 0.218||0.239|||
||0.108|0.054||e 1 0.213||0.244|||
|DIBL|0.27_0.54|0.054|c V|n 2 0.099244||-0.10726||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.27_0.54|0.054|h uA/um|8 127.17||t i 46.706||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.108|0.054||. 5 147.83||a 60.915|||
|Id_sat|0.27_0.54|1 0.054|0 / 0 uA/um|& 7 678.74||l 328.52||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||I -21.3%|2 21.7%|-20.6%|I n 20.9%||
||0.108|0.054||n 815.91||3 f 406.82|||
|||||9 -26.6%|d . 29.5%|-29.3%|o 30.5%||
|Isoff|0.27_0.54|0.054|pA/um|/ 2 2694.4||1976.6||r m Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0 0.095|P 11.463|r 0.098|8.837||
|Sub Vt slope|0.27_0.54|0.054|mV/dec|1 2 92.039||o m 98.915||a t Slope @Vd=Vdd, Vs=Vb=0, i Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|0.9|0.9|nA/um2|89.936||o 28.106||o Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.27_0.54|0.054|V|0.066||t 0.063||n ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.27_0.54|0.054|nA/um|5.315E-01||i o 2.886E-02||Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|0.27_0.54|0.054|fF/um|1.90E-01||1.50E-01||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.22951||1.05944||C Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 4.5/3.24|0.054|ps/gate|6.80764||||e n RO_Td(ring oscillator delay time) t @ V=Vdd (Fan_out=1)|
|||||1.5765||-1.23121|||


-----

###### 12.7.3 1.0V Low Vt MOS The following table summarizes the key parameters for 1.0V low Vt MOS in CLN55GP process.

W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition

ΔL (xl +/-dxl) um -0.015±0.004 -0.013±0.004
ΔW(xw+/-dxw) um 0.016±0.008 0.016±0.008
Electrical_ Tox Å 20.3±0.600 22.3±0.600

0.190 0.209

0.9 0.9

0.031 -0.031 0.041 -0.042

0.328 0.317

Vt_gm 0.27_0.54 0.054 V Vg @Vd=0.05V, Vs=Vb=0

0.076 -0.076 0.063 -0.063

0.301 0.333
0.108 0.054
0.109 -0.120 0.089 -0.105

0.098 0.165

0.9 0.9

0.034 -0.034 0.043 -0.045

0.223 0.255

Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 0.27_0.54 0.054 V

0.082 -0.082 0.070 -0.071 Id=4e-8*Wdrawn/Ldrawn

0.197 0.259
0.108 0.054

0.117 -0.129 0.098 -0.113

0.9 0.9 0.062 0.139
Vg @Vd=Vdd, Vs=Vb=0
Vt_sat 0.27_0.54 0.054 V 0.104 0.118
Id=4e-8*Wdrawn/Ldrawn
0.108 0.054 0.089 0.148
DIBL 0.27_0.54 0.054 V 0.11912 -0.13722 Vb=0, Vt_lin-Vt_sat

0.27_0.54 0.054 166.06 55.627
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.108 0.054 183.68 70.437

925.65 449.92

0.27_0.54 0.054

-18.9% 19.1% -19.0% 18.6%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

1080 528.41
0.108 0.054
-25.4% 27.7% -25.9% 28.4%

54421 49420
Isoff 0.27_0.54 0.054 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.054 18.117 0.085 12.171

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 0.27_0.54 0.054 mV/dec 91.571 100.88
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06

Ig_inv 0.9 0.9 nA/um2 88.31 27.878 Ig @Vg=Vdd, Vd=Vs=Vb=0

Body effect 0.27_0.54 0.054 V 0.044 0.035 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 0.27_0.54 0.054 nA/um 1.581E-01 9.801E-04
Vg
Covl 0.27_0.54 0.054 fF/um 1.99E-01 1.66E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0

Cj fF/um2 1.175 1.05 Vrev=0V

Inverter FO=1 Wn/Wp= 4.44714 RO_Td(ring oscillator delay time) @
0.054 ps/gate
Delay 4.5/3.24 0.89469 -0.70217 V=Vdd  (Fan_out=1)

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.015±0.004||-0.013±0.004|||
|ΔW(xw+/-dxw)|||um|0.016±0.008||0.016±0.008|||
|Electrical_ Tox|||Å|20.3±0.600||22.3±0.600|||
|S h Vt_gm a n|0.9|0.9|V M|0.190||0.209||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.031|-0.031|0.041|-0.042||
||0.27_0.54|T 0.054||0.328||0.317|||
|||||0.076|-0.076|0.063|-0.063||
||0.108|S 0.054||0.301||0.333|||
|||||0.109|-0.120|0.089|-0.105||
|Vt_lin|g h 0.9|0.9|C V|0.098||0.165||Vg @Vd=0.05V, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
|||||0.034|-0.034|0.043|-0.045||
||a i 0.27_0.54|0.054||C 0.223||0.255|||
|||||o 0.082|-0.082|0.070|-0.071||
||0.108|I C 0.054||n 0.197||0.259|||
|||||0.117|f i -0.129|0.098|-0.113||
|Vt_sat|0.9|0.9|T e V c|d 0.062||0.139||Vg @Vd=Vdd, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
||0.27_0.54|0.054||e 0.104||0.118|||
||0.108|0.054||1 0.089||n 0.148|||
|DIBL|0.27_0.54|0.054|V|2 h 0.11912||t -0.13722||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.27_0.54|0.054|1 uA/um|8 . 5 166.06||i a 55.627||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.108|0.054||& 7 183.68||l 70.437|||
|Id_sat|0.27_0.54|0.054|0 / 0 uA/um|I 925.65||I 449.92||o Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 r|
|||||-18.9%|n 19.1%|2 -19.0%|n 18.6%||
||0.108|0.054||d 9 1080||3 f 528.41|||
|||||/ -25.4%|. 27.7%|-25.9%|28.4%||
|Isoff|0.27_0.54|0.054|pA/um|2 54421||P 49420||m Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0 0.054|18.117|r 0.085|12.171||
|Sub Vt slope|0.27_0.54|0.054|mV/dec|1 2 91.571||o m 100.88||a t Slope @Vd=Vdd, Vs=Vb=0, i Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|0.9|0.9|nA/um2|88.31||o 27.878||o Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.27_0.54|0.054|V|0.044||t 0.035||n ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.27_0.54|0.054|nA/um|1.581E-01||i 9.801E-04||o Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|0.27_0.54|0.054|fF/um|1.99E-01||1.66E-01||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.175||1.05||C Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 4.5/3.24|0.054|ps/gate|4.44714||||e RO_Td(ring oscillator delay time) @ n V=Vdd (Fan_out=1)|
|||||0.89469||-0.70217|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 504 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.7.4 1.0V Ultra High Vt MOS
 The following table summarizes the key parameters for 2.50V MOS in CLN55GP process. 


Cgd @Vg=0, Vd=Vdd,
Covl n0.27_p0.54 0.054 fF/um 1.84E-01 1.50E-01
Vs=Vb=0
Cj fF/um2 1.45776 1.07267 Vrev=0V
Inverter FO=1 Wn/Wp= 8.00672 RO_Td(ring oscillator delay
0.054 ps/gate
Delay 3.24/4.5 1.92988 -1.46472 time) @ V=Vdd  (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 505 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/- dxl)|||um|-0.015±0.004||-0.013±0.004|||
|ΔW(xw+/-dxw)|||um|0.016±0.008||0.016±0.008|||
|Electrical_ Tox|||Å|20.3±0.600||22.3±0.600|||
|S Vt_gm h a|0.9|0.9|V|0.527||0.424||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.039|-0.039|0.038|-0.040||
||n0.27_p0.54|T 0.054||0.481||0.416|||
|||||0.083|-0.088|0.056|-0.060||
||0.108|S 0.054||0.430||0.397|||
|||||0.110|-0.112|0.102|-0.101||
|n Vt_lin|g 0.9|M 0.9|C C V|0.410||0.369||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=0.05V, Vs=Vb=0|
|||||0.042|-0.041|0.040|-0.041||
||h n0.27_p0.54 a|0.054||0.353||0.357|||
|||||0.082|-0.088|0.059|-0.062||
||i 0.108 I|0.054||o 0.311||0.331|||
|||||0.112|-0.118|0.102|-0.097||
|Vt_sat|0.9|C 0.9|V|n 0.401||0.358||Constant current method, search Vg @Id=Ith*W/L, Ith=4e-8A, Vd=Vdd, Vs=Vb=0|
||n0.27_p0.54|0.054||f i 0.256||0.269|||
||0.108|T 0.054||d 0.206||0.249|||
|DIBL|n0.27_p0.54|e 0.054|V|e 1 0.096785||-0.088289||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.27_0.54|0.054|c h uA/um|n 2 114.97||44.628||Id @Vg=Vdd,Vd=0.05V, Vs=Vb=0|
||0.108|0.054||t 8 i 142.45||63.293|||
|Id_sat|n0.27_p0.54|1 0.054|. 0 uA/um / 0|5 612.6||a 301.34||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||& -22.0%|7 21.7%|l -19.8%|20.4%||
||0.108|0.054||I 2 794.5||I 419.45|||
|||||n -26.7%|3 29.6%|n -29.2%|f 29.8%||
|Isoff|n0.27_p0.54|0.054|9 / pA/um|d 1116.3||o 974.14||Is GVg=0 Vd=1Vdd, Vs=Vb=0|
|||||0.101|. 12.778|0.118|r 9.092||
|Sub Vt slope|n0.27_p0.54|0.054|mV/dec|2 P 0 r 95.744 1||m 99.6||Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat- a 0.06|
|Ig_inv|0.9|0.9|nA/um2|o 2 89.945||28.143||t Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|n0.27_p0.54|0.054|V|0.081||m o 0.069||i o ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|n0.27_p0.54|0.054|nA/um|9.119E-01||t i 3.351E-02||n Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|n0.27_p0.54|0.054|fF/um|1.84E-01||o n 1.50E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.45776||1.07267||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 3.24/4.5|0.054|ps/gate|8.00672||||C RO_Td(ring oscillator delay e time) @ V=Vdd (Fan_out=1)|
|||||1.92988||-1.46472|||


-----

###### 12.7.5 1.8V I/O MOS The following table summarizes the key parameters for 1.8V I/O MOS in CLN55GP process.

W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition

ΔL (xl +/-dxl) um -0.044±0.008 -0.044±0.008
W(xw+/-dxw) um 0.007±0.012 0.007±0.012
Electrical_ Tox Å 34±1.333 37±1.333

0.374 0.400

9 9

0.047 -0.046 0.050 -0.049

0.503 0.481

Vt_gm 9 0.18 V Vg @Vd=0.05V, Vs=Vb=0

0.055 -0.056 0.061 -0.054

0.502 0.477
0.36 0.18
0.092 -0.096 0.084 -0.070

0.312 0.421

9 9

0.050 -0.050 0.052 -0.052

0.435 0.478 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 9 0.18 V

0.059 -0.060 0.068 -0.060 Id=1e-7*Wdrawn/Ldrawn

0.419 0.461
0.36 0.18
0.101 -0.105 0.093 -0.078

9 9 0.297 0.406
Vg @Vd=Vdd, Vs=Vb=0
Vt_sat 9 0.18 V 0.327 0.415
Id=1e-7*Wdrawn/Ldrawn
0.36 0.18 0.322 0.400
DIBL 9 0.18 V 0.10792 -0.063833 Vb=0, Vt_lin-Vt_sat

9 0.18 76.421 23.74
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.36 0.18 77.632 28.371

709.88 315.02

9 0.18

-14.0% 15.4% -14.3% 16.0%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

742.86 356.9
0.36 0.18
-19.9% 20.4% -17.8% 19.6%

35.347 14.168

Ioff 9 0.18 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0

0.116 10.008 0.276 5.772

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 9 0.18 mV/dec 82.288 100.05
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06


Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 9 0.18 nA/um 5.226E+01 7.543E-01


16.2243

Inverter FO=1 Wn/Wp= RO_Td(ring oscillator delay time)

0.18 ps/gate

Delay 4.5/3.24 2.9219 -2.4365 @ V=Vdd  (Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 506 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.044±0.008||-0.044±0.008|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|34±1.333||37±1.333|||
|S h Vt_gm a n|9|9|V S M|0.374||0.400||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.047|-0.046|0.050|-0.049||
||9|T 0.18||0.503||0.481|||
|||||0.055|-0.056|0.061|-0.054||
||0.36|0.18||0.502||0.477|||
|||||0.092|-0.096|0.084|-0.070||
|Vt_lin|g 9|9|V|0.312||0.421||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||C 0.050|-0.050|0.052|-0.052||
||h a 9|0.18||0.435||0.478|||
|||||C 0.059|-0.060|0.068|-0.060||
||0.36|i I 0.18||o 0.419||0.461|||
|||||0.101|n -0.105|0.093|-0.078||
|Vt_sat|9|C 9|T V e|f i 0.297||0.406||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||9|0.18||d 0.327||0.415|||
||0.36|0.18||0.322||e 0.400|||
|DIBL|9|0.18|c V|1 0.10792||n -0.063833||Vb=0, Vt_lin-Vt_sat|
|Id_lin|9|0.18|uA/um|2 h 76.421||t 23.74||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.36|0.18||8 . 77.632||i a 28.371|||
|Id_sat|9|0.18|1 0 uA/um|5 709.88||l 315.02||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||& -14.0%|I 15.4%|7 -14.3%|I 16.0%||
||0.36|0.18||/ n 742.86||2 n 356.9|||
|||||0 9 -19.9%|d 20.4%|3 -17.8%|f o 19.6%||
|Ioff|9|0.18|pA/um|/ . 35.347||14.168||r m Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||2 0.116|10.008|P 0.276|5.772||
|Sub Vt slope|9|0.18|mV/dec|0 1 82.288 2||r o 100.05||a Slope @Vd=Vdd, Vs=Vb=0, t Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|9|9|nA/um2|0||m 0||i o Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|9|0.18|V|0.061||o 0.144||n ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|9|0.18|nA/um|5.226E+01||t i o 7.543E-01||Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|9|0.18|fF/um|1.98E-01||1.75E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.308||1.075||n Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 4.5/3.24|0.18|ps/gate|16.2243||||C e RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||2.9219||-2.4365|||


-----

###### 12.7.6 2.5V I/O MOS The following table summarizes the key parameters for 2.5V I/O MOS in CLN55GP process.
W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition
ΔL (xl +/-dxl) um 0.002±0.01 0.004±0.01
ΔW(xw+/-dxw) um 0.007±0.012 0.007±0.012
Electrical_ Tox Å 56±3.000 59±3.000

0.579 0.615

9 9

0.053 -0.054 0.048 -0.048

0.549 0.438

Vt_gm 9 0.252 V Vg @Vd=0.05V, Vs=Vb=0

0.102 -0.110 0.056 -0.056

0.504 0.428
0.36 0.252
0.144 -0.150 0.094 -0.102

0.518 0.652

9 9

0.055 -0.056 0.051 -0.051

0.496 0.469 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 9 0.252 V

0.105 -0.112 0.062 -0.067 Id=1e-7*Wdrawn/Ldrawn

0.453 0.446
0.36 0.252
0.144 -0.150 0.101 -0.116

9 9 0.508 0.637
Vg @Vd=Vdd, Vs=Vb=0
Vt_sat 9 0.252 V 0.385 0.330
Id=1e-7*Wdrawn/Ldrawn
0.36 0.252 0.352 0.325
DIBL 9 0.252 V 0.11142 -0.13834 Vb=0, Vt_lin-Vt_sat

9 0.252 54.304 17.644
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.36 0.252 57.388 21.282

627.13 361.85

9 0.252

-12.5% 13.3% -10.6% 11.7%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

679.1 411.4
0.36 0.252
-15.3% 17.2% -14.7% 16.8%

8.119 55.245
Ioff 9 0.252 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.007 89.427 0.076 20.382

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 9 0.252 mV/dec 88.745 95.52
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06
Ig_inv 9 9 nA/um2 0 0 Ig @Vg=Vdd, Vd=Vs=Vb=0
Body effect 9 0.252 V 0.124 0.124 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 9 0.252 nA/um 3.318E+02 1.209E+00

Vg
Covl 9 0.252 fF/um 1.85E-01 2.01E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.072 1.2 Vrev=0V
Inverter FO=1 Wn/Wp= 23.0217 RO_Td(ring oscillator delay time) @
0.252 ps/gate
Delay 4.5/3.24 2.5574 -2.3712 V=Vdd  (Fan_out=1)

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|0.002±0.01||0.004±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000||59±3.000|||
|S Vt_gm h a|9|9|V|0.579||0.615||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.053|-0.054|0.048|-0.048||
||9|0.252||0.549||0.438|||
|||||0.102|-0.110|0.056|-0.056||
||0.36|T S 0.252||0.504||0.428|||
|||||0.144|-0.150|0.094|-0.102||
|n Vt_lin|9|9|M C V|0.518||0.652||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||0.055|-0.056|0.051|-0.051||
||g h 9|0.252||0.496||0.469|||
|||||0.105|-0.112|0.062|-0.067||
||a i 0.36|0.252||C 0.453||0.446|||
|||||o 0.144|-0.150|0.101|-0.116||
|Vt_sat|9|I 9|V|n 0.508||0.637||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||9|C 0.252||f 0.385||0.330|||
||0.36|T 0.252||i d 0.352||0.325|||
|DIBL|9|0.252|e V|e 0.11142||-0.13834||Vb=0, Vt_lin-Vt_sat|
|Id_lin|9|0.252|c uA/um|1 54.304||n 17.644||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.36|0.252||2 57.388||t 21.282|||
|Id_sat|9|0.252|1 0 uA/um /|h 8 . 627.13||i 361.85||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||-12.5%|5 13.3%|a -10.6%|l 11.7%||
||0.36|0.252||& 679.1||7 I 411.4|||
|||||I -15.3%|17.2%|2 -14.7%|n 16.8%||
|Ioff|9|0.252|pA/um|n 0 8.119||3 f 55.245||o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||9 0.007|d 89.427|0.076|20.382||
|Sub Vt slope|9|0.252|mV/dec|/ . 2 88.745||P 95.52||r m Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|9|9|nA/um2|0 0||r 0||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|9|0.252|V|1 0.124||o 0.124||a t ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|9|0.252|nA/um|2 3.318E+02||m 1.209E+00||i o Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|9|0.252|fF/um|1.85E-01||o 2.01E-01||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.072||t i 1.2||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 4.5/3.24|0.252|ps/gate|23.0217||||o n RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||2.5574||-2.3712|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 507 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.7.7 3.3V I/O MOS (2.5V Overdrive to 3.3V) The following table summarizes the key parameters for 3.3V I/O MOS (2.5V overdrive to 3.3V) in CLN55GP process.

W (μμμμm) L (μμμμm) Unit NMOS PMOS Definition

ΔL (xl +/-dxl) um 0.002±0.01 0.004±0.01
ΔW(xw+/-dxw) um 0.007±0.012 0.007±0.012
Electrical_ Tox Å 56±3.000 59±3.000

0.579 0.613

9 9

0.053 0.048 -0.054

N0.45 / 0.654 0.581

Vt_gm 9 V Vg @Vd=0.05V, Vs=Vb=0

P0.36 0.076 0.047 -0.053

N0.45 / 0.554 0.559
0.36
P0.36 0.116 0.079 -0.079

0.518 0.650

9 9

0.055 0.051 -0.052

N0.45 / 0.601 0.611 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 9 V

P0.36 0.079 0.053 -0.058 Id=1e-7*Wdrawn/Ldrawn

N0.45 / 0.504 0.574
0.36
P0.36 0.121 0.081 -0.09

9 9 0.508 0.634

N0.45 /
9 0.569 0.573 Vg @Vd=Vdd, Vs=Vb=0

Vt_sat P0.36 V

Id=1e-7*Wdrawn/Ldrawn

N0.45 /
0.36 0.473 0.533
P0.36

N0.45 /
DIBL 9 V 0.031562 -0.038751 Vb=0, Vt_lin-Vt_sat
P0.36

N0.45 /
9 34.25 10.997
P0.36
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0

N0.45 /
0.36 36.639 13.788
P0.36

N0.45 / 583.95 290.63
9
P0.36 -8.8% -6.9% 8.5%
Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

N0.45 / 648.45 347.38
0.36
P0.36 -9.9% -8.1% 15.3%

N0.45 / 0.085432 0.31438
Ioff 9 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
P0.36 0.290 0.458 3.653

N0.45 / Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 9 mV/dec 92.742 104.55
P0.36 Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06

Ig_inv 9 9 nA/um2 0 0 Ig @Vg=Vdd, Vd=Vs=Vb=0

N0.45 /
Body effect 9 V 0.328 0.318 ΔVt_sat @Vb=-Vdd/2 and Vb=0
P0.36

N0.45 / Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 9 nA/um 2.225E+03 2.182E+01
P0.36 Vg

N0.45 /
Covl 9 fF/um 1.80E-01 1.94E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
P0.36

Cj fF/um2 1.072 1.2 Vrev=0V
Inverter FO=1 Wn/Wp= 52.0956 RO_Td(ring oscillator delay time) @
0.45 ps/gate
Delay 5/3.6 2.7916 -2.8718 V=Vdd  (Fan_out=1)

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|0.002±0.01||0.004±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000||59±3.000|||
|S Vt_gm h a|9|9|V|0.579||0.613||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.053|0.048||-0.054||
||9|N0.45 / T P0.36||0.654||0.581|||
|||||0.076|0.047||-0.053||
||0.36|S N0.45 / P0.36||0.554||0.559|||
|||||0.116|0.079||-0.079||
|n Vt_lin|g 9|9|M C V|0.518||0.650||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||0.055|0.051||-0.052||
||h a 9|N0.45 / P0.36||0.601||0.611|||
|||||C 0.079|0.053||-0.058||
||i 0.36|I N0.45 / P0.36||o 0.504||0.574|||
|||||n 0.121|0.081||-0.09||
|Vt_sat|9|C 9|e V c|f i 0.508||0.634||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||9|T N0.45 / P0.36||d e 0.569||0.573|||
||0.36|N0.45 / P0.36||1 2 0.473||n 0.533 t|||
|DIBL|9|N0.45 / P0.36|1 V|h 8 . 5 0.031562||i a -0.038751 l||Vb=0, Vt_lin-Vt_sat|
|Id_lin|9|N0.45 / P0.36|0 / uA/um|& I 34.25||7 I 2 n 10.997||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0 o|
||0.36|N0.45 / P0.36||n 0 d 9 36.639||3 f 13.788|||
|Id_sat|9|N0.45 / P0.36|uA/um|/ . 583.95||290.63||r m Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 a t|
|||||2 -8.8%|-6.9%|P|8.5%||
||0.36|N0.45 / P0.36||0 648.45||r 347.38|||
|||||-9.9%|1 -8.1%|o|15.3%||
|Ioff|9|N0.45 / P0.36|pA/um|2 0.085432||m 0.31438||i o Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0.290|0.458||3.653||
|Sub Vt slope|9|N0.45 / P0.36|mV/dec|92.742||o t i 104.55||n Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|9|9|nA/um2|0||0||o Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|9|N0.45 / P0.36|V|0.328||0.318||n C ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|9|N0.45 / P0.36|nA/um|2.225E+03||2.182E+01||e Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|9|N0.45 / P0.36|fF/um|1.80E-01||1.94E-01||n t Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.072||1.2||e r Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 5/3.6|0.45|ps/gate|52.0956||||RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||2.7916||-2.8718|||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 508 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.7.8 1.0V Native MOS The following table summarizes the key parameters for 1.0V native MOS in CLN55GP process.

W (μμμμm) L (μμμμm) Unit NMOS Definition

ΔL (xl +/-dxl) um -0.015±0.005
ΔW(xw+/-dxw) um 0.016±0.008
Electrical_ Tox Å 20.3±0.600

0.169

0.9 0.9

0.041 -0.045

0.245

Vt_gm 0.9 0.18 V Vg @Vd=0.05V, Vs=Vb=0

0.053 -0.063

0.243
0.45 0.18
0.062 -0.073

0.073

0.9 0.9

0.043 -0.050

0.131 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 0.9 0.18 V

0.057 -0.068 Id=4e-8*Wdrawn/Ldrawn

0.128
0.45 0.18
0.066 -0.079

0.9 0.9 0.028
Vg @Vd=Vdd, Vs=Vb=0
Vt_sat 0.9 0.18 V 0.085
Id=4e-8*Wdrawn/Ldrawn
0.45 0.18 0.082
DIBL 0.9 0.18 V 0.046155 Vb=0, Vt_lin-Vt_sat

0.9 0.18 84.419
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.45 0.18 84.53

597.48

0.9 0.18

-16.1% 18.0%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

604.95
0.45 0.18
-16.9% 19.7%

18465
Ioff 0.9 0.18 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.132 17.656

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 0.9 0.18 mV/dec 77.423
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06

Ig_inv 0.9 0.9 nA/um2 89.627 Ig @Vg=Vdd, Vd=Vs=Vb=0
Body effect 0.9 0.18 V 0.020 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 0.9 0.18 nA/um 0.020
Vg
Covl 0.9 0.18 fF/um 2.84E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 0.16373 Vrev=0V

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.015±0.005|||
|ΔW(xw+/-dxw)|||um|0.016±0.008|||
|Electrical_ Tox|||Å|20.3±0.600|||
|S h Vt_gm a n|0.9|0.9|V S M|0.169||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.041|-0.045||
||0.9|T 0.18||0.245|||
|||||0.053|-0.063||
||0.45|0.18||0.243|||
|||||0.062|-0.073||
|Vt_lin|g 0.9|0.9|C V|0.073||Vg @Vd=0.05V, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
|||||0.043|-0.050||
||h a 0.9|0.18 i||C 0.131|||
|||||0.057|-0.068||
||0.45|I C 0.18||o 0.128|||
|||||n 0.066|-0.079||
|Vt_sat|0.9|0.9|T V e|f i 0.028||Vg @Vd=Vdd, Vs=Vb=0 Id=4e-8*Wdrawn/Ldrawn|
||0.9|0.18||d 0.085|||
||0.45|0.18||e 0.082|||
|DIBL|0.9|0.18|c V|1 n 0.046155||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.9|0.18|uA/um|2 h t i 84.419||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.45|0.18||8 . a 84.53|||
|Id_sat|0.9|0.18|1 0 / uA/um|5 & l 597.48||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 o|
|||||I -16.1%|7 I 18.0%||
||0.45|0.18||2 n n 0 604.95|||
|||||d 9 -16.9%|3 f 19.7%||
|Ioff|0.9|0.18|pA/um|/ . 18465||r Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||2 0.132|P 17.656||
|Sub Vt slope|0.9|0.18|mV/dec|0 r 1 o 77.423||m a Slope @Vd=Vdd, Vs=Vb=0, t Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|0.9|0.9|nA/um2|2 m 89.627||i Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.9|0.18|V|o 0.020||o ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.9|0.18|nA/um|t i 0.020||n Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|0.9|0.18|fF/um|2.84E-01||o Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|0.16373||n Vrev=0V|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 509 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.7.9 1.8V Native MOS The following table summarizes the key parameters for 1.8V native MOS in CLN55GP process.

W (μμμμm) L (μμμμm) Unit NMOS Definition

ΔL (xl +/-dxl) um -0.053±0.008
ΔW(xw+/-dxw) um 0.007±0.012
Electrical_ Tox Å 34±1.333

-0.109

9 9

0.049 -0.050

-0.137

Vt_gm 9 0.72 V Vg @Vd=0.05V, Vs=Vb=0

0.053 -0.057

-0.123
0.45 0.72

0.052 -0.060

-0.139

9 9

0.052 -0.054

Vg @Vd=0.05V, Vs=Vb=0

Vt_lin V -0.181

9 0.72 Id=1e-7*Wdrawn/Ldrawn
0.060 -0.064

-0.155
0.45 0.72
0.061 -0.068

9 9 -0.147

Vg @Vd=Vdd, Vs=Vb=0

Vt_sat 9 0.72 V -0.249

Id=1e-7*Wdrawn/Ldrawn

0.45 0.72 -0.191

DIBL 9 0.72 V 0.067263 Vb=0, Vt_lin-Vt_sat

9 0.72 29.04
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0

0.45 0.72 30.523

509.23

9 0.72

-11.1% 12.4%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

525.05
0.45 0.72
-14.0% 15.9%

1.11E+07
Ioff 9 0.72 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.462 1.909

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 9 0.72 mV/dec 86.336
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06

Ig_inv 9 9 nA/um2 0 Ig @Vg=Vdd, Vd=Vs=Vb=0
Body effect 9 0.72 V 0.038 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 9 0.72 nA/um 6.246
Vg
Covl 9 0.72 fF/um 2.86E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 0.14446 Vrev=0V

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.053±0.008|||
|ΔW(xw+/-dxw)|||um|0.007±0.012|||
|Electrical_ Tox|||Å|34±1.333|||
|S h Vt_gm a n|9|9|V M|-0.109||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.049|-0.050||
||9|T 0.72||-0.137|||
|||||0.053|-0.057||
||0.45|S 0.72||-0.123|||
|||||0.052|-0.060||
|Vt_lin|g h 9|9|C V|-0.139||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||0.052|-0.054||
||a i 9|0.72||C -0.181|||
|||||o 0.060|-0.064||
||0.45|I C 0.72||n -0.155|||
|||||f 0.061|-0.068||
|Vt_sat|9|9|T e V c|i -0.147||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||9|0.72||d e -0.249|||
||0.45|0.72||1 n -0.191|||
|DIBL|9|0.72|V|2 h t i 0.067263||Vb=0, Vt_lin-Vt_sat|
|Id_lin|9|0.72|1 uA/um 0|8 . a 5 29.04||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.45|0.72||& l 7 I 30.523|||
|Id_sat|9|0.72|/ 0 uA/um|I 2 n n 509.23||o Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 r|
|||||d 9 -11.1%|3 f 12.4%||
||0.45|0.72||/ . 525.05|||
|||||2 -14.0%|P 15.9%||
|Ioff|9|0.72|pA/um|0 r 1.11E+07||m a Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||1 0.462|o 1.909||
|Sub Vt slope|9|0.72|mV/dec|2 m 86.336||t i o Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|9|9|nA/um2|o 0||n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|9|0.72|V|t i 0.038||ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|9|0.72|nA/um|6.246||o n Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|9|0.72|fF/um|2.86E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|0.14446||C Vrev=0V|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 510 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.7.10 2.5V Native MOS The following table summarizes the key parameters for 2.5V native MOS in CLN55GP process.

W (μμμμm) L (μμμμm) Unit NMOS Definition

ΔL (xl +/-dxl) um -0.014±0.01
ΔW(xw+/-dxw) um 0.007±0.012
Electrical_ Tox Å 56±3.000

-0.097

9 9

0.058 -0.063

-0.114

Vt_gm 9 1.2 V Vg @Vd=0.05V, Vs=Vb=0

0.079 -0.092

-0.094
0.45 1.2
0.083 -0.096

-0.119

9 9

0.060 -0.066

-0.134 Vg @Vd=0.05V, Vs=Vb=0

Vt_lin 9 1.2 V

0.082 -0.095 Id=1e-7*Wdrawn/Ldrawn

-0.124
0.45 1.2
0.087 -0.100

9 9 -0.126
Vg @Vd=Vdd, Vs=Vb=0
Vt_sat 9 1.2 V -0.172
Id=1e-7*Wdrawn/Ldrawn
0.45 1.2 -0.141
DIBL 9 1.2 V 0.037253 Vb=0, Vt_lin-Vt_sat

9 1.2 18.49
Id_lin uA/um Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0
0.45 1.2 20.358

404.57

9 1.2

-11.2% 13.3%

Id_sat uA/um Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0

430.81
0.45 1.2
-13.1% 16.0%

3.32E+06
Ioff 9 1.2 pA/um Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0
0.247 2.731

Slope @Vd=Vdd, Vs=Vb=0,
Sub Vt slope 9 1.2 mV/dec 70.826
Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06

Ig_inv 9 9 nA/um2 0 Ig @Vg=Vdd, Vd=Vs=Vb=0

Body effect 9 1.2 V 0.047 ΔVt_sat @Vb=-Vdd/2 and Vb=0

Ibmax @Vs=Vb=0, Vd=Vdd, sweep
Isub 9 1.2 nA/um 34.992
Vg
Covl 9 1.2 fF/um 2.89E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 0.147 Vrev=0V

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.014±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000|||
|S h Vt_gm a n|9|9|V M|-0.097||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.058|-0.063||
||9|T 1.2||-0.114|||
|||||0.079|-0.092||
||0.45|S 1.2||-0.094|||
|||||0.083|-0.096||
|Vt_lin|g h 9|9|C V|-0.119||Vg @Vd=0.05V, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
|||||0.060|-0.066||
||a i 9|1.2||C -0.134|||
|||||o 0.082|-0.095||
||0.45|I C 1.2||n -0.124|||
|||||f 0.087|-0.100||
|Vt_sat|9|9|T e V|i d -0.126||Vg @Vd=Vdd, Vs=Vb=0 Id=1e-7*Wdrawn/Ldrawn|
||9|1.2||e -0.172|||
||0.45|1.2||1 n -0.141|||
|DIBL|9|1.2|c V|2 t 0.037253||Vb=0, Vt_lin-Vt_sat|
|Id_lin|9|1.2|h 1 uA/um|8 i . 18.49||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.45|1.2||a 5 l 20.358|||
|Id_sat|9|1.2|0 / 0 uA/um|& 7 I 404.57||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 o|
|||||I -11.2%|2 n 13.3%||
||0.45|1.2||n 3 f 430.81|||
|||||d 9 . -13.1%|16.0%||
|Ioff|9|1.2|pA/um|/ 2 3.32E+06||r m Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0 0.247|P 2.731||
|Sub Vt slope|9|1.2|mV/dec|r 1 o 2 70.826||a Slope @Vd=Vdd, Vs=Vb=0, t i Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|9|9|nA/um2|m 0||o Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|9|1.2|V|o 0.047||n ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|9|1.2|nA/um|t i 34.992||o Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|9|1.2|fF/um|2.89E-01||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|0.147||Vrev=0V|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 511 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.7.11  3.3V Native MOS
 The following table summarizes the key parameters for 3.30V Native MOS in CMN55GP process. 


Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_satSub Vt slope 9 1.08 mV/dec 74.342
0.05, Vg2=Vt_sat-0.06

Ig_inv 9 9 nA/um2 0 Ig @Vg=Vdd, Vd=Vs=Vb=0
Body effect 9 1.08 V 0.069 ΔVt_sat @Vb=-Vdd/2 and Vb=0
Isub 9 1.08 nA/um 84.276 Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg
Covl 9 1.08 fF/um 2.87E-01 Cgd @Vg=0, Vd=Vdd, Vs=Vb=0
Cj fF/um2 0.147 Vrev=0V

###### 12.7.12  2.5V Over-drive 3.3V Native MOS
 Same as 12.7.11 3.3V Native MOS.

|Col1|W (μμμμm)|L (μμμμm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|ΔL (xl +/-dxl)|||um|-0.014±0.01|||
|ΔW(xw+/-dxw)|||um|0.007±0.012|||
|Electrical_ Tox|||Å|56±3.000|||
|S Vt_gm h a|9|9|V|-0.106||Gm_max method, Vg @Vd=0.05V, Vs=Vb=0|
|||||0.058|-0.063||
||9|T 1.08||-0.122|||
|||||0.082|-0.096||
||0.45|S 1.08||-0.103|||
|||||0.087|-0.100||
|n Vt_lin|g 9|9|M C V|-0.124||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=0.05V, Vs=Vb=0|
|||||0.061|-0.065||
||h 9|1.08||-0.144|||
|||||C 0.086|-0.100||
||a i 0.45|1.08 I||-0.122|||
|||||o 0.091|-0.104||
|Vt_sat|9|C 9|V|n -0.132||Constant current method, search Vg @Id=Ith*W/L, Ith=1e-7A, Vd=Vdd, Vs=Vb=0|
||9|1.08||f i -0.197|||
||0.45|T 1.08||d -0.149|||
|DIBL|9|1.08|e V|e 1 0.05288||Vb=0, Vt_lin-Vt_sat|
|Id_lin|9|1.08|c h uA/um|n 2 21.302||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.45|1.08||t 8 i 23.545|||
|Id_sat|9|1 1.08|0 uA/um / 0|. a 5 593.46||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0 n f|
|||||& -9.6%|l 7 11.6%||
||0.45|1.08||I I 2 633.36|||
|||||n -12.1%|3 14.7%||
|Ioff|9|1.08|pA/um|d 9 4.83E+06||o Id @Vg=0 Vd=1Vdd, Vs=Vb=0 r|
|||||/ . 0.266|2.584||
|Sub Vt slope|9|1.08|mV/dec|2 P 0 r 74.342||m Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat- 0.05, Vg2=Vt_sat-0.06|
|Ig_inv|9|9|nA/um2|1 o 0||a Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|9|1.08|V|2 m 0.069||t i ΔVt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|9|1.08|nA/um|84.276||o Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|9|1.08|fF/um|o 2.87E-01||n Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|0.147||t i Vrev=0V|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 512 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.8 Key Parameters of MOS Transistors in CLN55LP 

 12.8.1 1.2V Standard Vt MOS The following table summarizes the key parameters for 1.2V standard Vt MOS in CLN55LP process.
W (µm) L (µm) Unit NMOS PMOS Definition
∆L (xl +/-dxl) um 0.0033±0.005 0.0047±0.005
∆W(xw+/-dxw) um 0.016±0.008 0.016±0.008
Electrical_ Tox Å 26.9±0.670 28.1±0.670


0.9 0.9 0.315 0.346
Vg @Vd=Vdd,
Vt_sat 0.27_0.54 0.054 V 0.285 0.341
Vs=Vb=0
0.108 0.054 0.293 0.333
DIBL 0.27_0.54 0.054 V 0.11437 -0.13179 Vb=0, Vt_lin-Vt_sat


Ibmax @Vs=Vb=0,
Isub 0.27_0.54 0.054 nA/um 4.154E-01 3.142E-03
Vd=Vdd, sweep Vg

Cgd @Vg=0,
Covl 0.27_0.54 0.054 fF/um 1.67E-01 1.49E-01
Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.759 1.074 Vrev=0V

8.06475 RO_Td(ring
Inverter FO=1 Wn/Wp= oscillator delay
0.054 ps/gate
Delay 3.24/4.5 1.64936 -1.3724 time) @ V=Vdd
(Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 513 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (µm)|L (µm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|∆L (xl +/-dxl)|||um|0.0033±0.005||0.0047±0.005|||
|∆W(xw+/-dxw)|||um|0.016±0.008||0.016±0.008|||
|S Electrical_ Tox||T|Å|26.9±0.670||28.1±0.670|||
|h a n Vt_gm|0.9|S 0.9|C V C|0.439||0.406||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.034|-0.034|0.038|-0.040||
||g 0.27_0.54|M 0.054||0.491||0.506|||
|||||0.061|-0.073|0.056|-0.060||
||h a 0.108|0.054||0.486||0.502|||
|||||0.092|-0.097|0.093|-0.098||
|Vt_lin|i 0.9 I|0.9|o V 1|0.334||0.370||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.036|-0.035|0.039|-0.040||
||0.27_0.54|C 0.054||n f 0.400||0.473|||
|||||i 0.068|-0.077|0.059|-0.063||
||0.108|T e 0.054||d 0.397||0.444|||
|||||e 0.098|-0.100|0.090|-0.099||
|Vt_sat|0.9|0.9|c h V .|n 0.315||0.346||Vg @Vd=Vdd, Vs=Vb=0|
||0.27_0.54|0.054||2 t i 0.285||0.341|||
||0.108|0.054||8 a 0.293||0.333|||
|DIBL|0.27_0.54|1 0.054|& V|5 l 0.11437||-0.13179||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.27_0.54|0 0.054|/ 0 uA/um|7 I 90.977||I 37.201||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.108|0.054||2 n 3 100.83||n f 51.068|||
|Id_sat|0.27_0.54|0.054|9 / 2 uA/um|d . 605.89||o 316.57||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||-17.8%|18.0%|r -17.6%|18.6%||
||0.108|0.054||P 669.98||m 398.83|||
|||||0 -25.4%|r 29.2%|-24.2%|a 27.3%||
|Ioff|0.27_0.54|0.054|pA/um|1 o 339.57||t 106.92||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||2 0.083|m 15.786|0.104|i o 17.212||
|Sub Vt slope|0.27_0.54|0.054|mV/dec|88.099||o t i 94.475 o||n Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|0.9|0.9|nA/um2|0.11242||n 0.019389||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.27_0.54|0.054|V|0.049||C 0.028||∆Vt_sat @Vb=- Vdd/2 and Vb=0|
|Isub|0.27_0.54|0.054|nA/um|4.154E-01||e n 3.142E-03||Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|0.27_0.54|0.054|fF/um|1.67E-01||1.49E-01||t e Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.759||1.074||r Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 3.24/4.5|0.054|ps/gate|8.06475||||RO_Td(ring oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||1.64936||-1.3724|||


-----

###### 12.8.2 1.2V High Vt MOS
 The following table summarizes the key parameters for 1.20V_High_Vt MOS in CLN55LP process. 


0.9 0.9 0.482 0.513
Vg @Vd=Vdd,
Vt_sat 0.27_0.54 0.054 V 0.392 0.489
Vs=Vb=0
0.108 0.054 0.395 0.485
DIBL 0.27_0.54 0.054 V 0.11138 -0.09615 Vb=0, Vt_lin-Vt_sat


Ibmax @Vs=Vb=0,
Isub 0.27_0.54 0.054 nA/um 2.967E-01 4.426E-03
Vd=Vdd, sweep Vg

Cgd @Vg=0,
Covl 0.27_0.54 0.054 fF/um 1.57E-01 1.22E-01
Vd=Vdd, Vs=Vb=0
Cj fF/um2 2.072 1.082 Vrev=0V

12.2224 RO_Td(ring
Inverter FO=1 Wn/Wp= oscillator delay
0.054 ps/gate
Delay 3.24/4.5 2.8607 -2.32079 time) @ V=Vdd
(Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 514 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (µm)|L (µm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|∆L (xl +/-dxl)|||um|0.0033±0.005||0.0047±0.005|||
|∆W(xw+/-dxw)|||um|0.016±0.008||0.016±0.008|||
|Electrical_ Tox|||Å|26.9±0.670||28.1±0.670|||
|S Vt_gm h a|0.9|0.9|V|0.608||0.581||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.036|-0.037|0.035|-0.036||
||0.27_0.54|0.054||0.603||0.622|||
|||||0.070|-0.071|0.060|-0.063||
||0.108|T S 0.054||0.592||0.618|||
|||||0.091|-0.097|0.089|-0.090||
|n Vt_lin|0.9|M 0.9|C V C o|0.493||0.528||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.038|-0.040|0.037|-0.037||
||g h 0.27_0.54|0.054||0.503||0.585|||
|||||0.079|-0.080|0.065|-0.070||
||a i 0.108|0.054||0.490||0.557|||
|||||0.106|-0.107|0.097|-0.098||
|Vt_sat|I 0.9|0.9|V|n 0.482||0.513||Vg @Vd=Vdd, Vs=Vb=0|
||0.27_0.54|C 0.054||f i 0.392||0.489|||
||0.108|T 0.054||d 0.395||0.485|||
|DIBL|0.27_0.54|e 0.054|V|e 0.11138||-0.09615||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.27_0.54|0.054|1 c h uA/um|n 73.459||29.88||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.108|0.054||2 t 8 i 83.092||41.75|||
|Id_sat|0.27_0.54|1 0.054|. & uA/um / 0|a 5 449.93||208.93||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||-19.0%|l 19.8%|-19.7%|22.0%||
||0.108|0 0.054||7 I 511.41||I 274.05|||
|||||n -27.7%|2 29.5%|n -26.3%|30.0%||
|Ioff|0.27_0.54|0.054|9 / pA/um 2|3 d 23.846||f o 4.3611||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||. 0.263|5.122|r 0.589|2.849||
|Sub Vt slope|0.27_0.54|0.054|mV/dec|P 0 r 1 o 91.29 2||m a 91.842 t i||Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|0.9|0.9|nA/um2|m 0.10542||o o 0.017258||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|0.27_0.54|0.054|V|0.068||t i 0.091||n ∆Vt_sat @Vb=- Vdd/2 and Vb=0|
|Isub|0.27_0.54|0.054|nA/um|2.967E-01||o n 4.426E-03||Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|0.27_0.54|0.054|fF/um|1.57E-01||C 1.22E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|2.072||1.082||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 3.24/4.5|0.054|ps/gate|e 12.2224||||RO_Td(ring oscillator delay t e time) @ V=Vdd (Fan_out=1)|
|||||2.8607||n -2.32079|||


-----

###### 12.8.3 1.2V Low Vt MOS
 The following table summarizes the key parameters for 1.20V_Low_Vt MOS in CLN55LP process. 


0.9 0.9 0.168 0.234
Vg @Vd=Vdd,
Vt_sat 0.27_0.54 0.054 V 0.174 0.248
Vs=Vb=0
0.108 0.054 0.198 0.254
DIBL 0.27_0.54 0.054 V 0.12203 -0.15212 Vb=0, Vt_lin-Vt_sat


Ibmax @Vs=Vb=0,
Isub 0.27_0.54 0.054 nA/um 1.295E+00 4.471E-03
Vd=Vdd, sweep Vg

Cgd @Vg=0,
Covl 0.27_0.54 0.054 fF/um 1.73E-01 1.53E-01
Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.523 1.079 Vrev=0V

6.28757 RO_Td(ring

Inverter FO=1 Wn/Wp= oscillator delay
0.054 ps/gate
Delay 3.24/4.5 1.3341 -1.07299 time) @ V=Vdd

(Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 515 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (µm)|L (µm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|∆L (xl +/-dxl)|||um|0.0033±0.005||0.0047±0.005|||
|∆W(xw+/-dxw)|||um|0.016±0.008||0.016±0.008|||
|Electrical_ Tox|||Å|26.9±0.670||28.1±0.670|||
|S Vt_gm h a|0.9|0.9|V|0.294||0.302||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.039|-0.038|0.037|-0.038||
||0.27_0.54|0.054 T||0.391||0.429|||
|||||0.075|-0.076|0.065|-0.071||
||0.108|S 0.054||0.408||0.429|||
|||||0.093|-0.108|0.107|-0.095||
|n Vt_lin|g 0.9|M 0.9|C C V o|0.199||0.265||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.040|-0.040|0.039|-0.040||
||h 0.27_0.54|0.054||0.296||0.400|||
|||||0.082|-0.084|0.068|-0.077||
||a i 0.108 I|0.054||0.314||0.382|||
|||||0.101|-0.116|0.106|-0.106||
|Vt_sat|0.9|C 0.9|V|n 0.168||0.234||Vg @Vd=Vdd, Vs=Vb=0|
||0.27_0.54|0.054||f i 0.174||0.248|||
||0.108|T 0.054||d 0.198||0.254|||
|DIBL|0.27_0.54|e 0.054|V|e 0.12203||-0.15212||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.27_0.54|0.054|1 c h uA/um|n 103.3||41.225||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.108|0.054||2 t 8 i 113.18||56.048|||
|Id_sat|0.27_0.54|1 0.054|. & uA/um / 0|a 5 741.08||380.27||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||7 -18.4%|l 18.6%|-18.1%|18.5%||
||0.108|0 0.054||I 2 804.15||I n 483.78|||
|||||n -25.3%|3 29.2%|f -24.6%|27.9%||
|Ioff|0.27_0.54|0.054|9 / pA/um 2|d 7330.7||o 1502.2||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||. 0.073|13.298|r 0.087|13.012||
|Sub Vt slope|0.27_0.54|0.054|mV/dec|P 0 r 1 o 88.471 2||m a 96.51 t i||Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|0.9|0.9|nA/um2|m 0.12654||o o 0.020271||Ig @Vg=Vdd, n Vd=Vs=Vb=0|
|Body effect|0.27_0.54|0.054|V|0.030||t i 0.019||∆Vt_sat @Vb=- Vdd/2 and Vb=0|
|Isub|0.27_0.54|0.054|nA/um|1.295E+00||o n 4.471E-03||Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|0.27_0.54|0.054|fF/um|1.73E-01||C 1.53E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.523||e 1.079||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 3.24/4.5|0.054|ps/gate|n 6.28757||||RO_Td(ring t oscillator delay e time) @ V=Vdd (Fan_out=1)|
|||||1.3341||-1.07299|||


-----

###### 12.8.4 1.8V I/O MOS
 The following table summarizes the key parameters for 1.80V MOS in CLN55LP process.


9 9 0.524 0.655
Vg @Vd=Vdd,
Vt_sat 9 0.234 V 0.370 0.376
Vs=Vb=0
0.36 0.234 0.348 0.370
DIBL 9 0.234 V 0.096604 -0.11322 Vb=0, Vt_lin-Vt_sat


Ibmax @Vs=Vb=0,
Isub 9 0.234 nA/um 1.258E+01 1.979E-02
Vd=Vdd, sweep Vg

Cgd @Vg=0,
Covl 9 0.234 fF/um 2.36E-01 2.42E-01
Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.192 1.093 Vrev=0V

30.2773 RO_Td(ring
Inverter FO=1 Wn/Wp= oscillator delay
0.234 ps/gate
Delay 3.24/4.5 5.6252 -4.7051 time) @ V=Vdd
(Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 516 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (µm)|L (µm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|∆L (xl +/-dxl)|||um|0.005±0.01||0.01±0.01|||
|∆W(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|60.69±3.000||63.75±3.000|||
|S Vt_gm h a|9|9|V|0.602||0.637||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.050|-0.050|0.048|-0.049||
||9|0.234||0.539||0.473|||
|||||0.076|-0.078|0.062|-0.067||
||0.36|T S 0.234||0.509||0.467|||
|||||0.079|-0.084|0.087|-0.094||
|n Vt_lin|9|M 9|C V C o|0.534||0.671||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.051|-0.051|0.051|-0.052||
||g h 9|0.234||0.467||0.490|||
|||||0.084|-0.086|0.072|-0.078||
||a i 0.36|0.234||0.436||0.472|||
|||||0.093|-0.098|0.102|-0.111||
|Vt_sat|I 9|9|V|n 0.524||0.655||Vg @Vd=Vdd, Vs=Vb=0|
||9|C 0.234||f i 0.370||0.376|||
||0.36|T 0.234||d 0.348||0.370|||
|DIBL|9|e 0.234|V|e 0.096604||-0.11322||Vb=0, Vt_lin-Vt_sat|
|Id_lin|9|0.234|1 c h uA/um|n 43.796||14.887||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.36|0.234||2 t 8 i 46.532||17.499|||
|Id_sat|9|1 0.234|. & uA/um / 0|a 5 395.41||211.48||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||-15.7%|l 16.9%|-14.5%|16.8%||
||0.36|0 0.234||7 I 419.05||I 236.65|||
|||||n -20.9%|2 22.6%|n -19.9%|25.3%||
|Ioff|9|0.234|9 / pA/um 2|3 d 15.564||f o 13.183||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||. 0.080|12.522|r 0.088|13.106||
|Sub Vt slope|9|0.234|mV/dec|P 0 r 1 o 87.565 2||m a 92.778 t i||Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|9|9|nA/um2|m 0||o o 0||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|9|0.234|V|0.094||t i 0.094||n ∆Vt_sat @Vb=- Vdd/2 and Vb=0|
|Isub|9|0.234|nA/um|1.258E+01||o n 1.979E-02||Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|9|0.234|fF/um|2.36E-01||C 2.42E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.192||1.093||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 3.24/4.5|0.234|ps/gate|e 30.2773||||RO_Td(ring oscillator delay t e time) @ V=Vdd (Fan_out=1)|
|||||5.6252||n -4.7051|||


-----

###### 12.8.5 2.5V I/O MOS
 The following table summarizes the key parameters for 2.50V MOS in CLN55LP process. 


9 9 0.524 0.655
Vg @Vd=Vdd,
Vt_sat 9 0.252 V 0.426 0.413
Vs=Vb=0
0.36 0.252 0.386 0.394
DIBL 9 0.252 V 0.09387 -0.11549 Vb=0, Vt_lin-Vt_sat


Ibmax @Vs=Vb=0,
Isub 9 0.252 nA/um 2.930E+02 7.893E-01
Vd=Vdd, sweep Vg

Cgd @Vg=0,
Covl 9 0.252 fF/um 2.25E-01 2.30E-01
Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.192 1.093 Vrev=0V

26.0542 RO_Td(ring
Inverter FO=1 Wn/Wp= oscillator delay
0.252 ps/gate
Delay 3.24/4.5 2.8744 -2.5745 time) @ V=Vdd
(Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 517 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (µm)|L (µm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|∆L (xl +/-dxl)|||um|0.005±0.01||0.01±0.01|||
|∆W(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|60.69±3.000||63.75±3.000|||
|S Vt_gm h a|9|9|V|0.602||0.637||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.050|-0.050|0.048|-0.049||
||9|0.252||0.585||0.503|||
|||||0.066|-0.067|0.058|-0.062||
||0.36|T S 0.252||0.532||0.484|||
|||||0.077|-0.083|0.088|-0.094||
|n Vt_lin|9|M 9|C V C o|0.534||0.671||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.051|-0.051|0.051|-0.052||
||g h 9|0.252||0.520||0.528|||
|||||0.071|-0.073|0.064|-0.067||
||a i 0.36|0.252||0.471||0.503|||
|||||0.084|-0.090|0.095|-0.101||
|Vt_sat|I 9|9|V|n 0.524||0.655||Vg @Vd=Vdd, Vs=Vb=0|
||9|C 0.252||f i 0.426||0.413|||
||0.36|T 0.252||d 0.386||0.394|||
|DIBL|9|e 0.252|V|e 0.09387||-0.11549||Vb=0, Vt_lin-Vt_sat|
|Id_lin|9|0.252|1 c h uA/um|n 49.743||17.516||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.36|0.252||2 t 8 i 53.395||21.216|||
|Id_sat|9|1 0.252|. & uA/um / 0|a 5 601.53||339.37||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||-11.5%|l 12.2%|-11.1%|12.6%||
||0.36|0 0.252||7 I 644.09||I 388.36|||
|||||n -16.5%|2 17.2%|n -15.9%|18.6%||
|Ioff|9|0.252|9 / pA/um 2|3 d 1.9799||f o 2.5349||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||. 0.178|6.197|r 0.168|7.084||
|Sub Vt slope|9|0.252|mV/dec|P 0 r 1 o 85.001 2||m a 88.416 t i||Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|9|9|nA/um2|m 0||o o 0||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|9|0.252|V|0.146||t i 0.138||n ∆Vt_sat @Vb=- Vdd/2 and Vb=0|
|Isub|9|0.252|nA/um|2.930E+02||o n 7.893E-01||Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|9|0.252|fF/um|2.25E-01||C 2.30E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.192||1.093||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 3.24/4.5|0.252|ps/gate|e 26.0542||||RO_Td(ring oscillator delay t e time) @ V=Vdd (Fan_out=1)|
|||||2.8744||n -2.5745|||


-----

###### 12.8.6 3.3V I/O MOS
 The following table summarizes the key parameters for 3.30V MOS in CLN55LP process. 


588.88 370.9
-8.1% 8.6% -6.9% 8.5% Id @Vg=Vdd,

649.93 435.1 Vd=Vdd, Vs=Vb=0


Cgd @Vg=0,
Covl 9 0.45(n)/0.36(p) fF/um 2.18E-01 2.22E-01
Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.192 1.093 Vrev=0V

51.7106 RO_Td(ring

Inverter FO=1 Wn/Wp= oscillator delay
0.45 ps/gate
Delay 3.24/4.5 3.1824 -2.9458 time) @ V=Vdd

(Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 518 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (µm)|L (µm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|∆L (xl +/-dxl)|||um|0.005±0.01||0.01±0.01|||
|∆W(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|60.69±3.000||63.75±3.000|||
|S Vt_gm h a|9|9|V|0.602||0.637||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.050|-0.050|0.048|-0.049||
||9|0.45(n)/0.36(p)||0.642||0.584|||
|||||0.057|-0.058|0.052|-0.054||
||0.36|T S 0.45(n)/0.36(p)||0.575||0.561|||
|||||0.065|-0.068|0.074|-0.077||
|n Vt_lin|9|M 9|V C o|0.534||0.671||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.051|-0.052|0.051|-0.052||
||g h 9|C 0.45(n)/0.36(p)||0.590||0.617|||
|||||0.059|-0.060|0.057|-0.059||
||a i 0.36|0.45(n)/0.36(p)||0.513||0.580|||
|||||0.071|-0.073|0.080|-0.084||
|Vt_sat|9|I 9|n V|0.523||0.655||Vg @Vd=Vdd, Vs=Vb=0|
||9|C 0.45(n)/0.36(p)||f i 0.559||0.568|||
||0.36|T 0.45(n)/0.36(p)||d 0.481||0.534|||
|DIBL|9|e 0.45(n)/0.36(p)|1 V|e 0.030586||0.04919||Vb=0, Vt_lin- Vt_sat|
|Id_lin|9|c 0.45(n)/0.36(p)|2 h uA/um .|n 33.277||14.54||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.36|0.45(n)/0.36(p)||t 8 i a 36.468||18.2|||
|Id_sat|9|1 0 0.45(n)/0.36(p)|& I uA/um 0|5 l 588.88||370.9||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||7 -8.1%|I 8.6%|-6.9%|8.5%||
||0.36|/ 0.45(n)/0.36(p)||2 n 649.93||n 435.1|||
|||||d -13.1%|3 14.0%|f -12.5%|14.3%||
|Ioff|9|0.45(n)/0.36(p)|9 / 2 pA/um|. 0.065646||o 0.3706||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||P 0.521|2.607|r 0.653|m 1.782||
|Sub Vt slope|9|0.45(n)/0.36(p)|0 mV/dec|r 1 o 2 90.514 m||a t 93.56574 i||Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|9|9|nA/um2|o 0||o 0||n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|9|0.45(n)/0.36(p)|V|0.336||t i o 0.289||∆Vt_sat @Vb=- Vdd/2 and Vb=0|
|Isub|9|0.45(n)/0.36(p)|nA/um|1.325E+03||n C 6.717E+00||Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|9|0.45(n)/0.36(p)|fF/um|2.18E-01||e n 2.22E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.192||t 1.093||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 3.24/4.5|0.45|ps/gate|51.7106||||e RO_Td(ring r oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||3.1824||-2.9458|||


-----

###### 12.8.7 2.5V under drive 1.8V I/O MOS
 The following table summarizes the key parameters for 2.5V under drive 1.80V MOS in CLN55LP process. 


9 9 0.524 0.655
Vg @Vd=Vdd,
Vt_sat 9 0.234 V 0.370 0.376
Vs=Vb=0
0.36 0.234 0.348 0.370
DIBL 9 0.234 V 0.096604 -0.11322 Vb=0, Vt_lin-Vt_sat


Ibmax @Vs=Vb=0,
Isub 9 0.234 nA/um 1.258E+01 1.979E-02
Vd=Vdd, sweep Vg

Cgd @Vg=0,
Covl 9 0.234 fF/um 2.36E-01 2.42E-01
Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.192 1.093 Vrev=0V

30.2773 RO_Td(ring
Inverter FO=1 Wn/Wp= oscillator delay
0.234 ps/gate
Delay 3.24/4.5 5.6252 -4.7051 time) @ V=Vdd
(Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 519 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (µm)|L (µm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|∆L (xl +/-dxl)|||um|0.005±0.01||0.01±0.01|||
|∆W(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|60.69±3.000||63.75±3.000|||
|S Vt_gm h a|9|9|V|0.602||0.637||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.050|-0.050|0.048|-0.049||
||9|0.234||0.539||0.473|||
|||||0.076|-0.078|0.062|-0.067||
||0.36|T S 0.234||0.509||0.467|||
|||||0.079|-0.084|0.087|-0.094||
|n Vt_lin|9|M 9|C V C o|0.534||0.671||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.051|-0.051|0.051|-0.052||
||g h 9|0.234||0.467||0.490|||
|||||0.084|-0.086|0.072|-0.078||
||a i 0.36|0.234||0.436||0.472|||
|||||0.093|-0.098|0.102|-0.111||
|Vt_sat|I 9|9|V|n 0.524||0.655||Vg @Vd=Vdd, Vs=Vb=0|
||9|C 0.234||f i 0.370||0.376|||
||0.36|T 0.234||d 0.348||0.370|||
|DIBL|9|e 0.234|V|e 0.096604||-0.11322||Vb=0, Vt_lin-Vt_sat|
|Id_lin|9|0.234|1 c h uA/um|n 43.796||14.887||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.36|0.234||2 t 8 i 46.532||17.499|||
|Id_sat|9|1 0.234|. & uA/um / 0|a 5 395.41||211.48||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||-15.7%|l 16.9%|-14.5%|16.8%||
||0.36|0 0.234||7 I 419.05||I 236.65|||
|||||n -20.9%|2 22.6%|n -19.9%|25.3%||
|Ioff|9|0.234|9 / pA/um 2|3 d 15.564||f o 13.183||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||. 0.080|12.522|r 0.088|13.106||
|Sub Vt slope|9|0.234|mV/dec|P 0 r 1 o 87.565 2||m a 92.778 t i||Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|9|9|nA/um2|m 0||o o 0||Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|9|0.234|V|0.094||t i 0.094||n ∆Vt_sat @Vb=- Vdd/2 and Vb=0|
|Isub|9|0.234|nA/um|1.258E+01||o n 1.979E-02||Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|9|0.234|fF/um|2.36E-01||C 2.42E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.192||1.093||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 3.24/4.5|0.234|ps/gate|e 30.2773||||RO_Td(ring oscillator delay t e time) @ V=Vdd (Fan_out=1)|
|||||5.6252||n -4.7051|||


-----

###### 12.8.8 2.5V over drive 3.3V I/O MOS
 The following table summarizes the key parameters for 2.5V over drive 3.30V MOS in CLN55LP process. 


588.88 370.9
-8.1% 8.6% -6.9% 8.5% Id @Vg=Vdd,

649.93 435.1 Vd=Vdd, Vs=Vb=0


Cgd @Vg=0,
Covl 9 0.45(n)/0.36(p) fF/um 2.18E-01 2.22E-01
Vd=Vdd, Vs=Vb=0
Cj fF/um2 1.192 1.093 Vrev=0V

51.7106 RO_Td(ring

Inverter FO=1 Wn/Wp= oscillator delay
0.45 ps/gate
Delay 3.24/4.5 3.1824 -2.9458 time) @ V=Vdd

(Fan_out=1)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 520 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (µm)|L (µm)|Unit|NMOS|Col6|PMOS|Col8|Definition|
|---|---|---|---|---|---|---|---|---|
|∆L (xl +/-dxl)|||um|0.005±0.01||0.01±0.01|||
|∆W(xw+/-dxw)|||um|0.007±0.012||0.007±0.012|||
|Electrical_ Tox|||Å|60.69±3.000||63.75±3.000|||
|S Vt_gm h a|9|9|V|0.602||0.637||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.050|-0.050|0.048|-0.049||
||9|0.45(n)/0.36(p)||0.642||0.584|||
|||||0.057|-0.058|0.052|-0.054||
||0.36|T S 0.45(n)/0.36(p)||0.575||0.561|||
|||||0.065|-0.068|0.074|-0.077||
|n Vt_lin|9|M 9|V C o|0.534||0.671||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.051|-0.052|0.051|-0.052||
||g h 9|C 0.45(n)/0.36(p)||0.590||0.617|||
|||||0.059|-0.060|0.057|-0.059||
||a i 0.36|0.45(n)/0.36(p)||0.513||0.580|||
|||||0.071|-0.073|0.080|-0.084||
|Vt_sat|9|I 9|n V|0.523||0.655||Vg @Vd=Vdd, Vs=Vb=0|
||9|C 0.45(n)/0.36(p)||f i 0.559||0.568|||
||0.36|T 0.45(n)/0.36(p)||d 0.481||0.534|||
|DIBL|9|e 0.45(n)/0.36(p)|1 V|e 0.030586||0.04919||Vb=0, Vt_lin- Vt_sat|
|Id_lin|9|c 0.45(n)/0.36(p)|2 h uA/um .|n 33.277||14.54||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.36|0.45(n)/0.36(p)||t 8 i a 36.468||18.2|||
|Id_sat|9|1 0 0.45(n)/0.36(p)|& I uA/um 0|5 l 588.88||370.9||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||7 -8.1%|I 8.6%|-6.9%|8.5%||
||0.36|/ 0.45(n)/0.36(p)||2 n 649.93||n 435.1|||
|||||d -13.1%|3 14.0%|f -12.5%|14.3%||
|Ioff|9|0.45(n)/0.36(p)|9 / 2 pA/um|. 0.065646||o 0.3706||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||P 0.521|2.607|r 0.653|m 1.782||
|Sub Vt slope|9|0.45(n)/0.36(p)|0 mV/dec|r 1 o 2 90.514 m||a t 93.56574 i||Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat-0.05, Vg2=Vt_sat-0.06|
|Ig_inv|9|9|nA/um2|o 0||o 0||n Ig @Vg=Vdd, Vd=Vs=Vb=0|
|Body effect|9|0.45(n)/0.36(p)|V|0.336||t i o 0.289||∆Vt_sat @Vb=- Vdd/2 and Vb=0|
|Isub|9|0.45(n)/0.36(p)|nA/um|1.325E+03||n C 6.717E+00||Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|9|0.45(n)/0.36(p)|fF/um|2.18E-01||e n 2.22E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|1.192||t 1.093||Vrev=0V|
|Inverter FO=1 Delay|Wn/Wp= 3.24/4.5|0.45|ps/gate|51.7106||||e RO_Td(ring r oscillator delay time) @ V=Vdd (Fan_out=1)|
|||||3.1824||-2.9458|||


-----

###### 12.8.9 1.2V Native MOS
 The following table summarizes the key parameters for 1.20V_Native MOS in CLN55LP process. 


0.9 0.18 75.773 Id @Vg=Vdd, Vd=0.05V,
Id_lin uA/um

0.45 0.18 76.713 Vs=Vb=0

645.81

0.9 0.18

-13.0% 13.6% Id @Vg=Vdd, Vd=Vdd,

Id_sat uA/um

665.82 Vs=Vb=0
0.45 0.18
-14.6% 15.6%

141790 Id @Vg=0, Vd=1.0Vdd,
Ioff 0.9 0.18 pA/um
0.099 9.974 Vs=Vb=0

Slope @Vd=Vdd,
Sub Vt slope 0.9 0.18 mV/dec 79.261 Vs=Vb=0, Vg1=Vt_sat0.05, Vg2=Vt_sat-0.06

Ig @Vg=Vdd,
Ig_inv 0.9 0.9 nA/um2 0.1326
Vd=Vs=Vb=0

∆Vt_sat @Vb=-Vdd/2
Body effect 0.9 0.18 V 0.013
and Vb=0

Ibmax @Vs=Vb=0,
Isub 0.9 0.18 nA/um 0.077
Vd=Vdd, sweep Vg

Cgd @Vg=0, Vd=Vdd,
Covl 0.9 0.18 fF/um 2.50E-01
Vs=Vb=0
Cj fF/um2 0.1596 Vrev=0V

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 521 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (µm)|L (µm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|∆L (xl +/-dxl)|||um|0.0033±0.005|||
|∆W(xw+/-dxw)|||um|0.016±0.008|||
|Electrical_ Tox|||Å|26.9±0.670|||
|S Vt_gm h a|0.9|0.9|V|0.095||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.045|-0.051||
||0.9|0.18||0.179|||
|||||0.070|-0.077||
||T S 0.45|0.18||0.178|||
|||||0.071|-0.080||
|n g h Vt_lin|0.9|M 0.9|V o|0.002||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.048|-0.053||
||0.9|C 0.18||0.076|||
|||||0.074|-0.081||
||a i 0.45|C 0.18||0.071|||
|||||0.076|-0.086||
|Vt_sat|I 0.9|0.9|n f i V d|-0.034||Vg @Vd=Vdd, Vs=Vb=0|
||C 0.9|0.18||0.016|||
||T 0.45|0.18||0.013|||
|DIBL|0.9|e 0.18|e V|0.060291||Vb=0, Vt_lin-Vt_sat|
|Id_lin|0.9|c 0.18|1 2 uA/um|n 75.773||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.45|h 0.18||t 76.713|||
|Id_sat|0.9|. 1 0.18|8 5 & 7 uA/um I|i 645.81||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||a l -13.0%|13.6%||
||0.45|0 / 0.18||I 665.82|||
|||||2 n -14.6%|15.6%||
|Ioff|0.9|0 9 0.18|n d pA/um|3 f 141790||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0.099|o 9.974||
|Sub Vt slope|0.9|/ 0.18|. 2 P 0 mV/dec|r m 79.261 r||Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat- 0.05, Vg2=Vt_sat-0.06|
|Ig_inv|0.9|0.9|1 2 nA/um2|a o 0.1326||Ig @Vg=Vdd, t Vd=Vs=Vb=0|
|Body effect|0.9|0.18|V|m 0.013||i o ∆Vt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|0.9|0.18|nA/um|o t 0.077 i||n Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|0.9|0.18|fF/um|o 2.50E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|n 0.1596||Vrev=0V|


-----

###### 12.8.10 2.5V Native I/O MOS
 The following table summarizes the key parameters for 2.50V_Native MOS in CLN55LP process. 


9 1.08 18.853 Id @Vg=Vdd, Vd=0.05V,
Id_lin uA/um

0.45 1.08 20.912 Vs=Vb=0

418.12

9 1.08

-10.1% 11.4% Id @Vg=Vdd, Vd=Vdd,

Id_sat uA/um

447.12 Vs=Vb=0
0.45 1.08
-13.2% 14.7%

3.47E+06 Id @Vg=0, Vd=1.0Vdd,
Ioff 9 1.08 pA/um
0.277 2.420 Vs=Vb=0

Slope @Vd=Vdd,
Sub Vt slope 9 1.08 mV/dec 68.94 Vs=Vb=0, Vg1=Vt_sat0.05, Vg2=Vt_sat-0.06

Ig @Vg=Vdd,
Ig_inv 9 9 nA/um2 0
Vd=Vs=Vb=0

∆Vt_sat @Vb=-Vdd/2
Body effect 9 1.08 V 0.052
and Vb=0

Ibmax @Vs=Vb=0,
Isub 9 1.08 nA/um 9.628
Vd=Vdd, sweep Vg

Cgd @Vg=0, Vd=Vdd,
Covl 9 1.08 fF/um 3.17E-01
Vs=Vb=0
Cj fF/um2 0.154 Vrev=0V

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 522 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (µm)|L (µm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|∆L (xl +/-dxl)|||um|0.005±0.01|||
|∆W(xw+/-dxw)|||um|0.007±0.012|||
|Electrical_ Tox|||Å|60.69±3.000|||
|S Vt_gm h a|9|9|V|-0.101||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.054|-0.058||
||9|1.08||-0.109|||
|||||0.081|-0.087||
||T S 0.45|1.08||-0.087|||
|||||0.085|-0.087||
|n g h Vt_lin|9|M 9|V o|-0.121||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.055|-0.060||
||9|C 1.08||-0.131|||
|||||0.083|-0.089||
||a i 0.45|C 1.08||-0.112|||
|||||0.088|-0.090||
|Vt_sat|I 9|9|n f i V d|-0.129||Vg @Vd=Vdd, Vs=Vb=0|
||C 9|1.08||-0.174|||
||T 0.45|1.08||-0.139|||
|DIBL|9|e 1.08|e V|0.043521||Vb=0, Vt_lin-Vt_sat|
|Id_lin|9|c 1.08|1 2 uA/um|n 18.853||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.45|h 1.08||t 20.912|||
|Id_sat|9|. 1 1.08|8 5 & 7 uA/um I|i 418.12||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||a l -10.1%|11.4%||
||0.45|0 / 1.08||I 447.12|||
|||||2 n -13.2%|14.7%||
|Ioff|9|0 9 1.08|n d pA/um|3 f 3.47E+06||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0.277|o 2.420||
|Sub Vt slope|9|/ 1.08|. 2 P 0 mV/dec|r m 68.94 r||Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat- 0.05, Vg2=Vt_sat-0.06|
|Ig_inv|9|9|1 2 nA/um2|a o 0||Ig @Vg=Vdd, t Vd=Vs=Vb=0|
|Body effect|9|1.08|V|m 0.052||i o ∆Vt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|9|1.08|nA/um|o t 9.628 i||n Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|9|1.08|fF/um|o 3.17E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|n 0.154||Vrev=0V|


-----

###### 12.8.11 2.5V Native Over-drive 3.3V I/O MOS
 The following table summarizes the key parameters for 3.30V_Native MOS in CLN55LP process. 


9 1.08 19.859 Id @Vg=Vdd, Vd=0.05V,
Id_lin uA/um

Vs=Vb=0


Cgd @Vg=0, Vd=Vdd,
Covl 9 1.08 fF/um 3.16E-01
Vs=Vb=0
Cj fF/um2 0.154 Vrev=0V

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 523 of 705
whole or in part without prior written permission of TSMC.

|Col1|W (µm)|L (µm)|Unit|NMOS|Col6|Definition|
|---|---|---|---|---|---|---|
|∆L (xl +/-dxl)|||um|0.005±0.01|||
|∆W(xw+/-dxw)|||um|0.007±0.012|||
|Electrical_ Tox|||Å|60.69±3.000|||
|S Vt_gm h a|9|9|V|-0.101||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.053|-0.056||
||9|1.08||-0.109|||
|||||0.079|-0.085||
||T S 0.45|1.08||-0.087|||
|||||0.084|-0.086||
|n g h Vt_lin|9|M 9|V o|-0.121||Vg @Vd=0.05V, Vs=Vb=0|
|||||0.055|-0.058||
||9|C 1.08||-0.131|||
|||||0.082|-0.088||
||a i 0.45|C 1.08||-0.112|||
|||||0.087|-0.089||
|Vt_sat|I 9|9|n f i V d|-0.130||Vg @Vd=Vdd, Vs=Vb=0|
||C 9|1.08||-0.185|||
||T 0.45|1.08||-0.145|||
|DIBL|9|e 1.08|e V|0.054015||Vb=0, Vt_lin-Vt_sat|
|Id_lin|9|c 1.08|1 2 uA/um|n 19.859||Id @Vg=Vdd, Vd=0.05V, Vs=Vb=0|
||0.45|h 1.08||t 22.526|||
|Id_sat|9|. 1 1.08|8 5 & 7 uA/um I|i 570.3||Id @Vg=Vdd, Vd=Vdd, Vs=Vb=0|
|||||a l -8.4%|8.7%||
||0.45|0 / 1.08||I 614.64|||
|||||2 n -11.3%|12.0%||
|Ioff|9|0 9 1.08|n d pA/um|3 f 4.00E+06||Id @Vg=0, Vd=1.0Vdd, Vs=Vb=0|
|||||0.311|o 2.287||
|Sub Vt slope|9|/ 1.08|. 2 P 0 mV/dec|r m 68.695 r||Slope @Vd=Vdd, Vs=Vb=0, Vg1=Vt_sat- 0.05, Vg2=Vt_sat-0.06|
|Ig_inv|9|9|1 2 nA/um2|a o 0||Ig @Vg=Vdd, t Vd=Vs=Vb=0|
|Body effect|9|1.08|V|m 0.070||i o ∆Vt_sat @Vb=-Vdd/2 and Vb=0|
|Isub|9|1.08|nA/um|o t 66.700 i||n Ibmax @Vs=Vb=0, Vd=Vdd, sweep Vg|
|Covl|9|1.08|fF/um|o 3.16E-01||Cgd @Vg=0, Vd=Vdd, Vs=Vb=0|
|Cj|||fF/um2|n 0.154||Vrev=0V|


-----

###### 12.9 Key Parameters for Bipolar

 12.9.1 CLN65LP The following table summarizes the key parameters for bipolar.  Device Parameter TT SS FF


###### Vbe 0.6406  0.6465  0.6368  PNP2 beta 1.5012  1.2759  1.7266 
 Vbe : VB=VC=0, IE=1e-8*Area Beta : VB=VC=0, IE=1e-8*Area
 Device Parameter TT SS FF
 Vbe 0.6428  0.6497  0.6381  NPN10 beta 3.8741  3.4263  4.2718 
 Vbe 0.6394  0.6463  0.6347  NPN5 beta 4.0429  3.5415  4.5021 
 Vbe 0.6330  0.6402  0.6280  NPN2 beta 4.0751  3.7746  4.2968 
 Vbe : VB=VC=0, IE=-1e-8*Area Beta : VB=VC=0, IE=-1e-8*Area
 Device Parameter TT SS FF

|Device|Parameter|TT|SS|FF|
|---|---|---|---|---|
|PNP10|Vbe|0.6439|0.6492|0.6404|
||beta|0.8859|0.7580|1.0115|
|PNP5|Vbe|0.6433|0.6490|0.6396|
||beta|1.0064|0.8757|1.1285|
|T S PNP2|Vbe|0.6406|0.6465|0.6368|
||beta|1.5012|1.2759|1.7266|

|C i Beta : VB=V|C Co VC=0, IE=1e|o e-8*Area|Col4|Col5|
|---|---|---|---|---|
|Device|C Parameter|TT|SS|FF|
|C NPN10|o Vbe|0.6428|0.6497|0.6381|
||beta|n 3.8741|3.4263|4.2718|
|T NPN5|Vbe|f i 0.6394|0.6463|0.6347|
||beta|d 4.0429|3.5415|4.5021|
|e NPN2|1 Vbe|e 0.6330|0.6402|0.6280|
||c beta|2 4.0751|n 3.7746|4.2968|


###### Vbe 0.6406  0.6466  0.6367  PNP2_S beta 1.5663  1.3445  1.7821 
 Vbe : VB=VC=0,IE=1e-8*Area Beta : VB=VC=0,IE=1e-8*Area
 Device Parameter TT SS FF

|Device|0 Parameter|n TT|3 SS|n f FF|
|---|---|---|---|---|
|PNP10_S|9 Vbe|d 0.6431|0.6484|o 0.6397|
||/ 2 beta|. 0.8923|0.7596|r 1.0244|
|PNP5_S|Vbe|P 0 0.6422|0.6477|0.6387|
||beta|1 1.0251|r 0.8729|1.1765|
|PNP2_S|Vbe|2 0.6406|o 0.6466|0.6367|
||beta|1.5663|m 1.3445|1.7821|


###### Vbe 0.6334  0.6407  0.6283  NPN2_S beta 5.0697  4.7604  5.2793 
 Vbe : VB=VC=0, IE=-1e-8*Area Beta : VB=VC=0, IE=-1e-8*Area

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 524 of 705
whole or in part without prior written permission of TSMC.

|Col1|Col2|Col3|Col4|on C|
|---|---|---|---|---|
|Device|Parameter|TT|SS|FF|
|NPN10_S|Vbe|0.6414|0.6482|0.6367|
||beta|4.3467|3.7632|4.9004|
|NPN5_S|Vbe|0.6393|0.6464|0.6346|
||beta|4.5343|4.0321|4.9727|
|NPN2_S|Vbe|0.6334|0.6407|0.6283|
||beta|5.0697|4.7604|5.2793|


-----

###### 12.9.2 CLN65G The following table summarizes the key parameters for bipolar.

 Device Parameter TT SS FF
 Vbe (V) 0.6465  0.6520  0.6429  PNP10
 Beta 0.7502  0.6560  0.8370 
 Vbe (V) 0.6445  0.6503  0.6407  PNP5
 Beta 0.7635  0.6774  0.8393 
 Vbe (V) 0.6402  0.6461  0.6363  PNP2
 Beta 0.8561  0.7619  0.9382 

|Device|Parameter|TT|SS|FF|
|---|---|---|---|---|
|PNP10|Vbe (V)|0.6465|0.6520|0.6429|
||Beta|0.7502|0.6560|0.8370|
|PNP5|Vbe (V)|0.6445|0.6503|0.6407|
||Beta|0.7635|0.6774|0.8393|
|T S PNP2|Vbe (V)|0.6402|0.6461|0.6363|
||Beta|0.8561|0.7619|0.9382|

|TSMC PNP5 PNP2|MC Beta Vbe (V) Beta|0.7635  0.6402  0.8561|0.6774  0.6461  0.7619|0.8393  0.6363  0.9382|
|---|---|---|---|---|
|Device|C Parameter|TT|SS|FF|
|NPN10|C Vbe (V)|0.6465|0.6533|0.6420|
||o Beta|4.3179|3.6891|4.9373|
|C NPN5|n Vbe (V)|0.6435|0.6503|0.6389|
||Beta|f i 4.1453|3.6185|4.6328|
|T e NPN2|Vbe (V)|d 0.6376|0.6446|0.6328|
||1 Beta|e 3.6832|3.3365|3.9662|


###### Vbe: VB=VC-0, IE= 1uA Beta: VB=VC-0, IE= 1uA

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 525 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.9.3 CLN65GP
 The following table summarizes the key parameters for bipolar. 

|Device|Parameter|TT|SS|FF|
|---|---|---|---|---|
|PNP10|Vbe (V)|0.6471|0.6524|0.6438|
||Beta|0.8547|0.7282|0.9805|
|T PNP5 S|Vbe (V)|0.6462|0.6516|0.6427|
||Beta|0.9506|0.8117|1.0876|
|M PNP2|Vbe (V)|0.6434|0.6494|0.6394|
||Beta|1.3662|1.1922|1.5275|

|TSMC PNP5 PNP2|MC C Vbe (V) Beta Vbe (V) Beta|0.6462  0.9506  0.6434  1.3662|0.6516  0.8117  0.6494  1.1922|0.6427  1.0876  0.6394  1.5275|
|---|---|---|---|---|
|Device|C Parameter|TT|SS|FF|
|C NPN10|o n Vbe (V)|0.6462|0.6532|0.6416|
||Beta|f 5.4414|4.6478|6.2238|
|T e NPN5|Vbe (V)|i d 0.6435|0.6504|0.6388|
||1 Beta|e 5.3740|4.6166|6.1084|
|NPN2|c Vbe (V)|n 2 0.6374|0.6444|0.6325|
||h . Beta|8 5.2936|t i 4.6906|5.8263|


###### Vbe: VB=VC-0, IE= 1uA Beta: VB=VC-0, IE= 1uA

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 526 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.9.4 CLN65LPG
 The following table summarizes the key parameters for bipolar. 

|Device|Parameter|TT|SS|FF|
|---|---|---|---|---|
|PNP10|Vbe (V)|0.6439|0.6492|0.6404|
||Beta|0.8859|0.7580|1.0115|
|T PNP5 S|Vbe (V)|0.6433|0.6490|0.6396|
||Beta|1.0064|0.8757|1.1285|
|M PNP2|Vbe (V)|0.6406|0.6465|0.6368|
||Beta|1.5012|1.2759|1.7266|

|TSMC PNP5 PNP2|MC C Vbe (V) Beta Vbe (V) Beta|0.6433  1.0064  0.6406  1.5012|0.6490  0.8757  0.6465  1.2759|0.6396  1.1285  0.6368  1.7266|
|---|---|---|---|---|
|Device|C Parameter|TT|SS|FF|
|C NPN10|o n Vbe (V)|0.6428|0.6497|0.6381|
||Beta|f 3.8741|3.4263|4.2718|
|T e NPN5|Vbe (V)|i d 0.6394|0.6463|0.6347|
||1 Beta|e 4.0429|3.5415|4.5021|
|NPN2|c Vbe (V)|n 2 0.6330|0.6402|0.6280|
||h . Beta|8 4.0751|t i 3.7746|4.2968|


###### Vbe: VB=VC-0, IE= 1uA Beta: VB=VC-0, IE= 1uA

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 527 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.9.5 CLN65ULP
 The following table summarizes the key parameters for bipolar. 


Vbe 0.6406 0.6465 0.6368
PNP2
beta 1.5012 1.2759 1.7266

Vbe : VB=VC=0, IE=1E-8A*Area
Beta : VB=VC=0, IE=1E-8A*Area

Device Parameter TT SS FF

Vbe 0.6428 0.6497 0.6381
NPN10
beta 3.8741 3.4263 4.2718

Vbe 0.6394 0.6463 0.6347
NPN5
beta 4.0429 3.5415 4.5021

Vbe 0.6330 0.6402 0.6280
NPN2
beta 4.0751 3.7746 4.2968

Vbe : VB=VC=0, IE=-1E-8A*Area
Beta : VB=VC=0, IE=-1E-8A*Area

|Device|Parameter|TT|SS|FF|
|---|---|---|---|---|
|PNP10|Vbe|0.6439|0.6492|0.6404|
||beta|0.8859|0.7580|1.0115|
|PNP5|Vbe|0.6433|0.6490|0.6396|
||beta|1.0064|0.8757|1.1285|
|PNP2|Vbe|0.6406|0.6465|0.6368|
||beta|1.5012|1.2759|1.7266|

|Device|Parameter|TT|SS|FF|
|---|---|---|---|---|
|NPN10|C Vbe|0.6428|0.6497|0.6381|
||beta|3.8741|3.4263|4.2718|
|NPN5|C Vbe|0.6394|0.6463|0.6347|
||o beta|4.0429|3.5415|4.5021|
|C NPN2|n Vbe|0.6330|0.6402|0.6280|
||beta|f 4.0751|3.7746|4.2968|


Vbe 0.6406 0.6466 0.6367
PNP2_S
beta 1.5663 1.3445 1.7821

Vbe : VB=VC=0,IE=1e-8*Area
Beta : VB=VC=0,IE=1e-8*Area

Device Parameter TT SS FF

|Device|. Parameter|8 TT|i a SS|FF|
|---|---|---|---|---|
|1 0 PNP10_S|Vbe|5 0.6431|l 0.6484|0.6397|
||& I beta|7 0.8923|I 0.7596|1.0244|
|PNP5_S|/ Vbe|n 0.6422|2 0.6477|n 0.6387|
||0 beta|d 1.0251|3 0.8729|f 1.1765|
|PNP2_S|9 Vbe|. 0.6406|0.6466|o 0.6367|
||/ 2 beta|1.5663|1.3445|r 1.7821|


Vbe 0.6334 0.6407 0.6283
NPN2_S
beta 5.0697 4.7604 5.2793

Vbe : VB=VC=0, IE=-1e-8*Area
Beta : VB=VC=0, IE=-1e-8*Area

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 528 of 705
whole or in part without prior written permission of TSMC.

|Device|Parameter|TT|SS|o FF|
|---|---|---|---|---|
|NPN10_S|Vbe|0.6414|0.6482|t 0.6367|
||beta|4.3467|3.7632|i 4.9004|
|NPN5_S|Vbe|0.6393|0.6464|o 0.6346|
||beta|4.5343|4.0321|n 4.9727|
|NPN2_S|Vbe|0.6334|0.6407|0.6283|
||beta|5.0697|4.7604|5.2793|


-----

###### 12.9.6 CLN55GP
 The following table summarizes the key parameters for bipolar. 

|Device|Parameter|TT|SS|FF|
|---|---|---|---|---|
|PNP10|Vbe (V)|0.6488|0.6540|0.6455|
||Beta|0.7968|0.6807|0.9113|
|T PNP5 S|Vbe (V)|0.6484|0.6538|0.6449|
||Beta|0.9278|0.7927|1.0609|
|M PNP2|Vbe (V)|0.6462|0.6519|0.6425|
||C Beta|1.3951|1.1857|1.6045|

|TSMC PNP5 PNP2|MC C Vbe (V) Beta Vbe (V) Beta|0.6484  0.9278  0.6462  1.3951|0.6538  0.7927  0.6519  1.1857|0.6449  1.0609  0.6425  1.6045|
|---|---|---|---|---|
|Device|C Parameter|TT|SS|FF|
|C NPN10|o n Vbe (V)|0.6499|0.6569|0.6452|
||Beta|f i 4.8892|4.2750|5.4545|
|T e NPN5|Vbe (V)|d 0.6479|0.6548|0.6433|
||1 Beta|e 4.9907|4.2940|5.6631|
|NPN2|c h Vbe (V)|n 2 0.6413|t 0.6482|0.6365|
||. Beta|8 4.9813|i a 4.3502|5.5648|


###### Vbe: VB=VC-0, IE= 1uA Beta: VB=VC-0, IE= 1uA

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 529 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.9.7 CLN55LP
 The following table summarizes the key parameters for bipolar. 

|Device|Parameter|TT|SS|FF|
|---|---|---|---|---|
|PNP10|Vbe|0.6507|0.6559|0.6475|
||beta|0.8200|0.6970|0.9430|
|PNP5|Vbe|0.6492|0.6545|0.6459|
||beta|0.9503|0.8077|1.0929|
|T S PNP2|Vbe|0.6470|0.6527|0.6432|
||beta|1.4494|1.2318|1.6670|


Vbe : VB=VC=0, IE=1e-8xArea

Beta : VB=VC=0, IE=1e-8xArea

|i IC|Con|on|Col4|Col5|
|---|---|---|---|---|
|C Device|Parameter|n TT f|SS|FF|
|T e NPN10|Vbe|i d 0.6503|0.6570|0.6459|
||beta|e 1 3.7795|3.2258|4.3266|
|NPN5|c Vbe|2 0.6479|n t 0.6546|0.6433|
||h . beta|8 4.0289|i a 3.4815|4.5750|
|1 NPN2|& Vbe|5 0.6409|l 0.6479|0.6362|
||0 / beta|7 I 4.6999|2 4.1330|I n 5.2126|


Vbe : VB=VC=0, IE=-1e-8xArea

Beta : VB=VC=0, IE=-1e-8xArea

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 530 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.10 Key Parameters for Junction Diodes

 12.10.1 CLN65LP

|Device|Junction|CJ|CJSW|CJSWG|BV|N|RS|IS|ISW|
|---|---|---|---|---|---|---|---|---|---|
|||(F/m2)|(F/m)|(F/m)|V||ohm/m2|A/m2|A/m|
|1.20V_Standard_Vt S|N+/PW|1.251E-03|7.90E-11|2.04E-10|9.1|1.02|1.00E-10|2.010E-07|4.17E-13|
||P+/NW|1.077E-03|6.40E-11|2.20E-10|9.4|1|1.00E-10|1.820E-07|2.71E-13|
||T NW/Psub|1.370E-04|7.25E-10|NA|12|1.02|1.00E-10|3.410E-06|1.05E-12|
|h a 1.20V_High_Vt|N+/PW|S 1.472E-03|9.50E-11|2.59E-10|8.85|1.02|1.00E-10|1.990E-07|5.10E-13|
||P+/NW|M 1.091E-03|6.40E-11|2.90E-10|9.4|1|1.00E-10|2.010E-07|2.13E-13|
|n g 1.20V_mLow_Vt h|N+/PW|C 1.251E-03|7.90E-11|2.04E-10|9.1|1.02|1.00E-10|2.010E-07|4.17E-13|
||P+/NW|1.077E-03|6.40E-11|2.20E-10|9.4|1|1.00E-10|1.820E-07|2.71E-13|
|1.20V_Low_Vt|a N+/PW|1.185E-03|C 9.40E-11|1.60E-10|9.3|1.005|1.00E-10|1.700E-07|2.80E-13|
||i I P+/NW|1.068E-03|o 7.60E-11|1.50E-10|9.4|1.005|1.00E-10|1.150E-07|1.70E-13|
|1.80V|C N+/PW|1.195E-03|n 1.65E-10|f 2.08E-10|9|1.02|1.00E-10|1.399E-07|5.69E-13|
||P+/NW|T 1.111E-03|9.70E-11|i d 1.68E-10|9|1.005|1.00E-10|1.130E-07|2.70E-13|
|2.50V|N+/PW|e 1.195E-03|1.65E-10|e 2.08E-10|9|1.02|1.00E-10|1.399E-07|5.69E-13|
||P+/NW|c 1.111E-03|1 9.70E-11|2 1.68E-10|n 9|1.005|1.00E-10|1.130E-07|2.70E-13|
|3.30V|N+/PW|1.195E-03|h . 1.65E-10|8 2.08E-10|t i 9|1.02|1.00E-10|1.399E-07|5.69E-13|
||P+/NW|1 1.111E-03|9.70E-11|5 1.68E-10|a l 9|1.005|1.00E-10|1.130E-07|2.70E-13|
|2.5V over-drive 3.3V|N+/PW|0 1.195E-03|& I 1.65E-10|7 2.08E-10|9|I 1.02|1.00E-10|1.399E-07|5.69E-13|
||P+/NW|/ 1.111E-03|0 9.70E-11|n 1.68E-10|2 3 9|n f 1.005|1.00E-10|1.130E-07|2.70E-13|
|2.5V under-drive 1.8V|N+/PW|1.195E-03|9 1.65E-10|d . 2.08E-10|9|o 1.02|1.00E-10|1.399E-07|5.69E-13|
||P+/NW|1.111E-03|/ 2 9.70E-11|P 1.68E-10|9|1.005|r 1.00E-10|1.130E-07|2.70E-13|
|1.20V_Native|N+/PW|1.550E-04|1.82E-10|0 1.43E-10|r 19|1.02|m 1.00E-10|5.110E-06|5.46E-12|
|2.50V_Native|N+/PW|1.452E-04|1.94E-10|1 2 1.18E-10|o 17.8|1.02|a 1.00E-10|t 8.430E-07|1.36E-12|
|2.50V_Native over- drive 3.3V|N+/PW|1.452E-04|1.94E-10|1.18E-10|m 17.8|1.02|1.00E-10|i o 8.430E-07|1.36E-12|
|DNW|DNWPSUB|1.150E-04|1.33E-09|NA|11.92|o t 1.02|1.00E-10|n 3.680E-06|8.80E-12|
||PWDNW|7.310E-04|6.46E-10|NA|12.31|i o 1.02|1.00E-10|3.600E-06|1.30E-13|
|ESD|N+/PW|2.110E-03|1.15E-10|NA|6|1.02|n 1.00E-10|5.700E-07|6.50E-13|


###### The area and perimeter components of junction capacitance listed in the table are at V=0 and T=25C.
 � CJ = Area component of junction capacitance (F/m2). � CJSW = STI perimeter component of junction capacitance (F/m).
 � BV = Reverse-Biased Breakdown Voltage of STI-Bounded Junction (V). � N, RS, IS, and ISW are forward bias related diode parameters.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 531 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.10.2 CLN65G

Device Junction CJ CJSW CJSWG BV N RS IS ISW

(F/m[2]) (F/m) (F/m) V ohm/m[2] A/m[2] A/m

N+/PW 1.273E-03 8.50E-11 2.68E-10 8.8 1.02 1.00E-10 1.317E-07 2.40E-13

1.0V Standard Vt

P+/NW 1.076E-03 7.30E-11 2.34E-10 9.4 1.005 1.00E-10 1.140E-07 1.48E-13

N+/PW 1.330E-04 7.74E-10 NA 11.73 1.02 4.80E-10 1.349E-05 7.05E-12
1.0V High Vt

P+/NW 1.300E-03 8.30E-11 3.00E-10 8.8 1.04 1.00E-10 2.485E-07 2.96E-13

N+/PW 1.38E-03 1.28E-10 1.66E-10 8.8 1.02 1.0E-10 2.65E-07 7.52E-13
1.8V

P+/NW 1.10E-03 7.80E-11 2.20E-10 9.2 1.02 1.0E-10 2.32E-07 4.69E-13

N+/PW 1.184E-03 1.62E-10 1.95E-10 8.8 1.02 1.00E-10 1.299E-07 4.89E-13
2.5V

P+/NW 1.099E-03 9.60E-11 1.58E-10 9 1.005 1.00E-10 1.177E-07 3.83E-13

1.0V Native N+/Psub 1.641E-04 1.48E-10 1.32E-10 18.9 1.02 1.00E-10 1.950E-06 2.10E-12

1.8V Native N+/Psub 1.49E-04 1.82E-10 1.71E-10 18.3 1.02 1.0E-10 5.33E-07 6.59E-12

2.5V Native N+/PW 1.531E-04 1.63E-10 1.73E-10 18.9 1.02 1.00E-10 8.430E-07 1.36E-12

NW NW/Psub 1.33E-04 7.74E-10 NA 11.7 1.02 4.8E-10 1.35E-05 7.05E-12

DNWPSUB 1.10E-04 1.38E-09 NA 11.6 1.02 1.0E-10 1.19E-05 2.95E-11
DNW

PWDNW 7.93E-04 7.05E-10 NA 12.0 1.02 1.0E-10 3.07E-07 1.86E-13

ESD N+/PW 2.182E-03 1.37E-10 NA 5.82 1.02 1.00E-10 2.549E-07 1.19E-12

###### The area and perimeter components of junction capacitance listed in the table ara at V=0 and T=25C.
 • CJ = Area component of junction capacitance (F/m2).
 • CJSW = STI perimeter component of junction capacitance (F/m).
 • BV = Reverse-Biased Breakdown Voltage of STI-B ounded Junction (V).
 • N, RS, IS, and ISW are forward bias related diode parameters.

|Device|Junction|CJ|CJSW|CJSWG|BV|N|RS|IS|ISW|
|---|---|---|---|---|---|---|---|---|---|
|||(F/m2)|(F/m)|(F/m)|V||ohm/m2|A/m2|A/m|
|1.0V Standard Vt|N+/PW|1.273E-03|8.50E-11|2.68E-10|8.8|1.02|1.00E-10|1.317E-07|2.40E-13|
||P+/NW|1.076E-03|7.30E-11|2.34E-10|9.4|1.005|1.00E-10|1.140E-07|1.48E-13|
|S 1.0V High Vt|N+/PW|1.330E-04|7.74E-10|NA|11.73|1.02|4.80E-10|1.349E-05|7.05E-12|
||P+/NW|1.300E-03|8.30E-11|3.00E-10|8.8|1.04|1.00E-10|2.485E-07|2.96E-13|
|h a 1.8V|T N+/PW|1.38E-03|1.28E-10|1.66E-10|8.8|1.02|1.0E-10|2.65E-07|7.52E-13|
||P+/NW|S 1.10E-03|7.80E-11|2.20E-10|9.2|1.02|1.0E-10|2.32E-07|4.69E-13|
|n g 2.5V|N+/PW|M 1.184E-03|1.62E-10|1.95E-10|8.8|1.02|1.00E-10|1.299E-07|4.89E-13|
||h P+/NW|C 1.099E-03|9.60E-11|1.58E-10|9|1.005|1.00E-10|1.177E-07|3.83E-13|
|1.0V Native|a N+/Psub|1.641E-04|C 1.48E-10|1.32E-10|18.9|1.02|1.00E-10|1.950E-06|2.10E-12|
|1.8V Native|i N+/Psub|1.49E-04|o 1.82E-10|1.71E-10|18.3|1.02|1.0E-10|5.33E-07|6.59E-12|
|2.5V Native|I C N+/PW|1.531E-04|n f 1.63E-10|1.73E-10|18.9|1.02|1.00E-10|8.430E-07|1.36E-12|
|NW|NW/Psub|1.33E-04|7.74E-10|i NA|11.7|1.02|4.8E-10|1.35E-05|7.05E-12|
|DNW|DNWPSUB|T e 1.10E-04|1.38E-09|d e NA|11.6|1.02|1.0E-10|1.19E-05|2.95E-11|
||PWDNW|c 7.93E-04|1 2 7.05E-10|n NA|12.0|1.02|1.0E-10|3.07E-07|1.86E-13|
|ESD|N+/PW|h 2.182E-03|1.37E-10|t 8 NA|i 5.82|1.02|1.00E-10|2.549E-07|1.19E-12|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 532 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.10.3 CLN65GP

Device Junction CJ CJSW CJSWG BV N RS IS ISW

(F/m2) (F/m) (F/m) V ohm/m2 A/m2 A/m

N+/PW 1.270E-03 6.40E-11 3.05E-10 9.03 1.02 1.00E-10 1.350E-07 2.50E-13

1.0V_Standard_Vt P+/NW 1.060E-03 6.40E-11 2.55E-10 9.59 1.02 1.00E-10 1.730E-07 1.86E-13

NW/Psub 1.388E-04 7.49E-10 NA 11.8 1.005 1.00E-10 2.490E-06 8.22E-13

N+/PW 1.330E-03 6.69E-11 3.35E-10 8.92 1.005 1.00E-10 1.203E-07 1.67E-13
1.0V_High_Vt

P+/NW 1.080E-03 6.40E-11 3.05E-10 9.52 1.005 1.00E-10 1.450E-07 1.57E-13

N+/PW 1.207E-03 6.40E-11 2.97E-10 9.05 1.007 1.00E-10 1.368E-07 1.83E-13
1.0V_Low_Vt

P+/NW 1.020E-03 6.40E-11 1.95E-10 9.68 1.005 1.00E-10 1.530E-07 4.96E-13

N+/PW 1.460E-03 1.19E-10 1.22E-10 8.8 1.02 1.00E-10 5.470E-07 3.95E-12
1.8V

P+/NW 1.098E-03 7.80E-11 2.20E-10 9.2 1.02 1.00E-10 2.320E-07 4.69E-13

1.8V (2.5V underdrive N+/PW 1.161E-03 1.16E-10 1.62E-10 9.2 1.02 1.00E-10 1.320E-07 6.27E-13

to 1.8V) P+/NW 1.120E-03 9.00E-11 1.70E-10 9 1.02 1.00E-10 1.380E-07 4.11E-13

N+/PW 1.161E-03 1.16E-10 1.62E-10 9.2 1.02 1.00E-10 1.320E-07 6.27E-13
2.5V
P+/NW 1.120E-03 9.00E-11 1.70E-10 9 1.02 1.00E-10 1.380E-07 4.11E-13

3.3V (2.5V overdrive N+/PW 1.161E-03 1.16E-10 1.62E-10 9.2 1.02 1.00E-10 1.320E-07 6.27E-13
to 3.3V) P+/NW 1.120E-03 9.00E-11 1.70E-10 9 1.02 1.00E-10 1.380E-07 4.11E-13
1.0V_Native N+/PW 1.620E-04 1.27E-10 2.95E-10 19 1.005 1.00E-10 2.250E-06 2.22E-12
1.8V_Native N+/PW 1.384E-03 1.28E-10 1.76E-10 8.8 1.02 1.00E-10 5.470E-07 3.95E-12
2.5V Native N+/Psub 1.452E-04 1.69E-10 1.18E-10 19 1.02 1.00E-10 8.430E-07 1.36E-12
3.3V Native (2.5V
overdrive to 3.3V) [N+/Psub ] 1.452E-04 1.69E-10 1.18E-10 19 1.02 1.00E-10 8.430E-07 1.36E-12
NW NW/Psub 1.39E-04 7.5E-10 NA 11.8 1.01 1.E-10 2.49E-06 8.22E-13

DNWPSUB 1.150E-04 1.39E-09 NA 11.8 1.005 1.00E-10 2.440E-06 5.88E-12
DNW

PWDNW 7.519E-04 6.68E-10 NA 12.2 1.005 1.00E-10 1.360E-07 2.07E-13
ESD N+/PW 2.452E-03 1.55E-10 NA 5.4 1.007 1.00E-10 1.129E-07 9.39E-13

###### The area and perimeter components of junction capacitance listed in the table are at V=0 and T=25C.
 • CJ = Area component of junction capacitance (F/m2).
 • CJSW = STI perimeter component of junction capacitance (F/m).
 • BV = Reverse-Biased Breakdown Voltage of STI-Bounded Junction (V).
 • N, RS, IS, and ISW are forward bias related diodes parameters

|Device|Junction|CJ|CJSW|CJSWG|BV|N|RS|IS|ISW|
|---|---|---|---|---|---|---|---|---|---|
|||(F/m2)|(F/m)|(F/m)|V||ohm/m2|A/m2|A/m|
|1.0V_Standard_Vt|N+/PW|1.270E-03|6.40E-11|3.05E-10|9.03|1.02|1.00E-10|1.350E-07|2.50E-13|
||P+/NW|1.060E-03|6.40E-11|2.55E-10|9.59|1.02|1.00E-10|1.730E-07|1.86E-13|
||NW/Psub|1.388E-04|7.49E-10|NA|11.8|1.005|1.00E-10|2.490E-06|8.22E-13|
|S 1.0V_High_Vt|N+/PW|1.330E-03|6.69E-11|3.35E-10|8.92|1.005|1.00E-10|1.203E-07|1.67E-13|
||P+/NW|1.080E-03|6.40E-11|3.05E-10|9.52|1.005|1.00E-10|1.450E-07|1.57E-13|
|h a 1.0V_Low_Vt|T N+/PW|1.207E-03|6.40E-11|2.97E-10|9.05|1.007|1.00E-10|1.368E-07|1.83E-13|
||S P+/NW|1.020E-03|6.40E-11|1.95E-10|9.68|1.005|1.00E-10|1.530E-07|4.96E-13|
|n g 1.8V h|N+/PW|M 1.460E-03|1.19E-10|1.22E-10|8.8|1.02|1.00E-10|5.470E-07|3.95E-12|
||P+/NW|C 1.098E-03|7.80E-11|2.20E-10|9.2|1.02|1.00E-10|2.320E-07|4.69E-13|
|1.8V (2.5V underdrive to 1.8V)|a N+/PW|1.161E-03|C 1.16E-10|1.62E-10|9.2|1.02|1.00E-10|1.320E-07|6.27E-13|
||i P+/NW|1.120E-03|o 9.00E-11|1.70E-10|9|1.02|1.00E-10|1.380E-07|4.11E-13|
|2.5V|I C N+/PW|1.161E-03|n 1.16E-10|1.62E-10|9.2|1.02|1.00E-10|1.320E-07|6.27E-13|
||P+/NW|1.120E-03|f 9.00E-11|i 1.70E-10|9|1.02|1.00E-10|1.380E-07|4.11E-13|
|3.3V (2.5V overdrive to 3.3V)|N+/PW|T e 1.161E-03|1.16E-10|d e 1.62E-10|9.2|1.02|1.00E-10|1.320E-07|6.27E-13|
||P+/NW|c 1.120E-03|1 9.00E-11|n 1.70E-10|9|1.02|1.00E-10|1.380E-07|4.11E-13|
|1.0V_Native|N+/PW|h 1.620E-04|2 1.27E-10|8 2.95E-10|t i 19|1.005|1.00E-10|2.250E-06|2.22E-12|
|1.8V_Native|N+/PW|1 1.384E-03|. 1.28E-10|5 1.76E-10|a l 8.8|1.02|1.00E-10|5.470E-07|3.95E-12|
|2.5V Native|N+/Psub|0 1.452E-04|& I 1.69E-10|7 1.18E-10|19|I 1.02|1.00E-10|8.430E-07|1.36E-12|
|3.3V Native (2.5V overdrive to 3.3V)|N+/Psub|/ 0 1.452E-04|n 1.69E-10|1.18E-10|2 3 19|n f 1.02|1.00E-10|8.430E-07|1.36E-12|
|NW|NW/Psub|1.39E-04|9 / 7.5E-10|d . NA|11.8|1.01|o 1.E-10|2.49E-06|8.22E-13|
|DNW|DNWPSUB|1.150E-04|2 1.39E-09|P NA|11.8|1.005|r m 1.00E-10|2.440E-06|5.88E-12|
||PWDNW|7.519E-04|0 6.68E-10|1 NA|r 12.2|1.005|a 1.00E-10|1.360E-07|2.07E-13|
|ESD|N+/PW|2.452E-03|1.55E-10|2 NA|o 5.4|1.007|1.00E-10|t i 1.129E-07|9.39E-13|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 533 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.10.4 CLN65LPG

Device Junction CJ CJSW CJSWG BV N RS IS ISW

(F/m2) (F/m) (F/m) V ohm/m2 A/m2 A/m

N+/PW 1.253E-03 9.70E-11 2.99E-10 9.1 1.005 1.00E-10 5.888E-07 7.32E-13
LPG

P+/NW 1.059E-03 7.47E-11 2.56E-10 9.35 1.005 1.00E-10 4.343E-07 2.37E-13

N+/PW 1.197E-03 1.61E-10 1.85E-10 8.7 1.02 1.00E-10 3.705E-07 1.14E-12
1.8V

P+/NW 1.112E-03 9.83E-11 1.58E-10 9.4 1.005 1.00E-10 1.190E-07 4.73E-13

N+/PW 1.197E-03 1.61E-10 1.85E-10 8.7 1.02 1.00E-10 3.705E-07 1.14E-12
2.5V

P+/NW 1.112E-03 9.83E-11 1.58E-10 9.4 1.005 1.00E-10 1.190E-07 4.73E-13

N+/PW 1.197E-03 1.61E-10 1.85E-10 8.7 1.02 1.00E-10 3.705E-07 1.14E-12
3.3V

P+/NW 1.112E-03 9.83E-11 1.58E-10 9.4 1.005 1.00E-10 1.190E-07 4.73E-13

1.8V(2.5V N+/PW 1.197E-03 1.61E-10 1.85E-10 8.7 1.02 1.00E-10 3.705E-07 1.14E-12
underdrive to 1.8V)

P+/NW 1.112E-03 9.83E-11 1.58E-10 9.4 1.005 1.00E-10 1.190E-07 4.73E-13

3.3V (2.5V N+/PW 1.197E-03 1.61E-10 1.85E-10 8.7 1.02 1.00E-10 3.705E-07 1.14E-12
overdrive to 3.3V)

P+/NW 1.112E-03 9.83E-11 1.58E-10 9.4 1.005 1.00E-10 1.190E-07 4.73E-13

1.0V_LPG_Native N+/PW 1.520E-04 1.78E-10 1.31E-10 18.6 1.005 1.00E-10 1.380E-05 9.50E-12

2.5V_Native N+/PW 1.560E-04 1.77E-10 1.74E-10 17.8 1.02 1.00E-10 8.430E-07 1.36E-12
ESD N+/PW 2.182E-03 1.37E-10 NA 5.82 1.02 1.00E-10 2.549E-07 1.19E-12

###### The area and perimeter components of junction capacitance listed in the table are at V=0 and T=25C.
 • CJ = Area component of junction capacitance (F/m2).
 • CJSW = STI perimeter component of junction capacitance (F/m).
 • BV = Reverse-Biased Breakdown Voltage of STI-Bounded Junction (V).
 • N, RS, IS, and ISW are forward bias related diodes parameters

|Device|Junction|CJ|CJSW|CJSWG|BV|N|RS|IS|ISW|
|---|---|---|---|---|---|---|---|---|---|
|||(F/m2)|(F/m)|(F/m)|V||ohm/m2|A/m2|A/m|
|LPG|N+/PW|1.253E-03|9.70E-11|2.99E-10|9.1|1.005|1.00E-10|5.888E-07|7.32E-13|
||P+/NW|1.059E-03|7.47E-11|2.56E-10|9.35|1.005|1.00E-10|4.343E-07|2.37E-13|
|1.8V|N+/PW|1.197E-03|1.61E-10|1.85E-10|8.7|1.02|1.00E-10|3.705E-07|1.14E-12|
||P+/NW|1.112E-03|9.83E-11|1.58E-10|9.4|1.005|1.00E-10|1.190E-07|4.73E-13|
|S h 2.5V|T N+/PW|1.197E-03|1.61E-10|1.85E-10|8.7|1.02|1.00E-10|3.705E-07|1.14E-12|
||P+/NW|S 1.112E-03|9.83E-11|1.58E-10|9.4|1.005|1.00E-10|1.190E-07|4.73E-13|
|a n 3.3V g|N+/PW|M 1.197E-03|1.61E-10|1.85E-10|8.7|1.02|1.00E-10|3.705E-07|1.14E-12|
||P+/NW|C 1.112E-03|9.83E-11|1.58E-10|9.4|1.005|1.00E-10|1.190E-07|4.73E-13|
|h 1.8V(2.5V underdrive to 1.8V)|N+/PW|1.197E-03|1.61E-10|1.85E-10|8.7|1.02|1.00E-10|3.705E-07|1.14E-12|
||a P+/NW|1.112E-03|C 9.83E-11|1.58E-10|9.4|1.005|1.00E-10|1.190E-07|4.73E-13|
|3.3V (2.5V overdrive to 3.3V)|i I N+/PW|1.197E-03|o 1.61E-10|1.85E-10|8.7|1.02|1.00E-10|3.705E-07|1.14E-12|
||C P+/NW|1.112E-03|n 9.83E-11|f 1.58E-10|9.4|1.005|1.00E-10|1.190E-07|4.73E-13|
|1.0V_LPG_Native|N+/PW|T 1.520E-04|1.78E-10|i d 1.31E-10|18.6|1.005|1.00E-10|1.380E-05|9.50E-12|
|2.5V_Native|N+/PW|e 1.560E-04|1 1.77E-10|e 1.74E-10|17.8|1.02|1.00E-10|8.430E-07|1.36E-12|
|ESD|N+/PW|c 2.182E-03|2 1.37E-10|n NA|t 5.82|1.02|1.00E-10|2.549E-07|1.19E-12|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 534 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.10.5 CLN65ULP

Device Junction CJ CJSW CJSWG BV N RS IS ISW

(F/m2) (F/m) (F/m) V ohm/m2 A/m2 A/m

N+/PW 1.251E-03 7.90E-11 2.04E-10 9.1 1.02 1.00E-10 2.010E-07 4.17E-13

1. 0V_Standard_Vt P+/NW 1.077E-03 6.40E-11 2.20E-10 9.4 1 1.00E-10 1.820E-07 2.71E-13

NW/Psub 1.370E-04 7.25E-10 NA 12 1.02 1.00E-10 3.410E-06 1.05E-12

N+/PW 1.472E-03 9.50E-11 2.59E-10 8.85 1.02 1.00E-10 1.990E-07 5.10E-13
1.0V_High_Vt

P+/NW 1.091E-03 6.40E-11 2.90E-10 9.4 1 1.00E-10 2.010E-07 2.13E-13

N+/PW 1.251E-03 7.90E-11 2.04E-10 9.1 1.02 1.00E-10 2.010E-07 4.17E-13
1.0V_mLow_Vt

P+/NW 1.077E-03 6.40E-11 2.20E-10 9.4 1 1.00E-10 1.820E-07 2.71E-13

N+/PW 1.185E-03 9.40E-11 1.60E-10 9.3 1.005 1.00E-10 1.700E-07 2.80E-13
1.0V_Low_Vt

P+/NW 1.068E-03 7.60E-11 1.50E-10 9.4 1.005 1.00E-10 1.150E-07 1.70E-13

N+/PW 1.195E-03 1.65E-10 2.08E-10 9 1.02 1.00E-10 1.399E-07 5.69E-13
1.80V

P+/NW 1.111E-03 9.70E-11 1.68E-10 9 1.005 1.00E-10 1.130E-07 2.70E-13

N+/PW 1.195E-03 1.65E-10 2.08E-10 9 1.02 1.00E-10 1.399E-07 5.69E-13
2.50V

P+/NW 1.111E-03 9.70E-11 1.68E-10 9 1.005 1.00E-10 1.130E-07 2.70E-13

N+/PW 1.195E-03 1.65E-10 2.08E-10 9 1.02 1.00E-10 1.399E-07 5.69E-13
3.30V

P+/NW 1.111E-03 9.70E-11 1.68E-10 9 1.005 1.00E-10 1.130E-07 2.70E-13
1.0V_Native N+/PW 1.550E-04 1.82E-10 1.43E-10 19 1.02 1.00E-10 5.110E-06 5.46E-12
2.50V_Native N+/PW 1.452E-04 1.94E-10 1.18E-10 17.8 1.02 1.00E-10 8.430E-07 1.36E-12

DNWPSUB 1.150E-04 1.33E-09 NA 11.92 1.02 1.00E-10 3.680E-06 8.80E-12
DNW

PWDNW 7.310E-04 6.46E-10 NA 12.31 1.02 1.00E-10 3.600E-06 1.30E-13
ESD N+/PW 2.110E-03 1.15E-10 NA 6 1.02 1.00E-10 5.700E-07 6.50E-13

###### The area and perimeter components of junction capacitance listed in the table are at V=0 and T=25C.

|Device|Junction|CJ|CJSW|CJSWG|BV|N|RS|IS|ISW|
|---|---|---|---|---|---|---|---|---|---|
|||(F/m2)|(F/m)|(F/m)|V||ohm/m2|A/m2|A/m|
|1. 0V_Standard_Vt|N+/PW|1.251E-03|7.90E-11|2.04E-10|9.1|1.02|1.00E-10|2.010E-07|4.17E-13|
||P+/NW|1.077E-03|6.40E-11|2.20E-10|9.4|1|1.00E-10|1.820E-07|2.71E-13|
||NW/Psub|1.370E-04|7.25E-10|NA|12|1.02|1.00E-10|3.410E-06|1.05E-12|
|S 1.0V_High_Vt|N+/PW|1.472E-03|9.50E-11|2.59E-10|8.85|1.02|1.00E-10|1.990E-07|5.10E-13|
||P+/NW|1.091E-03|6.40E-11|2.90E-10|9.4|1|1.00E-10|2.010E-07|2.13E-13|
|h a 1.0V_mLow_Vt|T N+/PW|1.251E-03|7.90E-11|2.04E-10|9.1|1.02|1.00E-10|2.010E-07|4.17E-13|
||P+/NW|S 1.077E-03|6.40E-11|2.20E-10|9.4|1|1.00E-10|1.820E-07|2.71E-13|
|n g 1.0V_Low_Vt|N+/PW|M 1.185E-03|9.40E-11|1.60E-10|9.3|1.005|1.00E-10|1.700E-07|2.80E-13|
||h P+/NW|C 1.068E-03|7.60E-11|1.50E-10|9.4|1.005|1.00E-10|1.150E-07|1.70E-13|
|1.80V|a N+/PW|1.195E-03|C 1.65E-10|2.08E-10|9|1.02|1.00E-10|1.399E-07|5.69E-13|
||i P+/NW|1.111E-03|o 9.70E-11|1.68E-10|9|1.005|1.00E-10|1.130E-07|2.70E-13|
|2.50V|I C N+/PW|1.195E-03|n 1.65E-10|2.08E-10|9|1.02|1.00E-10|1.399E-07|5.69E-13|
||P+/NW|1.111E-03|9.70E-11|f i 1.68E-10|9|1.005|1.00E-10|1.130E-07|2.70E-13|
|3.30V|N+/PW|T e 1.195E-03|1.65E-10|d e 2.08E-10|9|1.02|1.00E-10|1.399E-07|5.69E-13|
||P+/NW|c 1.111E-03|1 9.70E-11|1.68E-10|n 9|1.005|1.00E-10|1.130E-07|2.70E-13|
|1.0V_Native|N+/PW|1.550E-04|h 1.82E-10|2 8 1.43E-10|t i 19|1.02|1.00E-10|5.110E-06|5.46E-12|
|2.50V_Native|N+/PW|1 1.452E-04|. 1.94E-10|5 1.18E-10|a 17.8|l 1.02|1.00E-10|8.430E-07|1.36E-12|
|DNW|DNWPSUB|0 1.150E-04|& I 1.33E-09|7 NA|11.92|I 1.02|1.00E-10|3.680E-06|8.80E-12|
||PWDNW|/ 7.310E-04|0 6.46E-10|n NA|2 12.31|1.02|n 1.00E-10|3.600E-06|1.30E-13|
|ESD|N+/PW|2.110E-03|9 1.15E-10|d NA|3 6|1.02|f o 1.00E-10|5.700E-07|6.50E-13|


###### � CJ = Area component of junction capacitance (F/m2). � CJSW = STI perimeter component of junction capacitance (F/m).
 � BV = Reverse-Biased Breakdown Voltage of STI-Bounded Junction (V). � N, RS, IS, and ISW are forward bias related diode parameters.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 535 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.10.6 CLN55GP

Device Junction CJ CJSW CJSWG BV N RS IS ISW

(F/m2) (F/m) (F/m) V ohm/m2 A/m2 A/m

N+/PW 1.207E-03 6.50E-11 2.93E-10 9.1 1.02 1.00E-10 1.146E-07 1.88E-13

1.0V_Standard_Vt P+/NW 1.061E-03 6.00E-11 2.78E-10 9.6 1.005 1.00E-10 1.369E-07 1.35E-13

NW/Psub 1.427E-04 8.00E-10 NA 11.5 1.005 1.00E-10 1.145E-06 1.37E-12

N+/PW 1.230E-03 6.52E-11 3.20E-10 9.07 1.005 1.00E-10 9.128E-08 1.49E-13
1.0V_High_Vt

P+/NW 1.059E-03 5.93E-11 3.24E-10 9.62 1.005 1.00E-10 1.340E-07 1.40E-13

N+/PW 1.175E-03 6.70E-11 2.71E-10 9.15 1.007 1.00E-10 9.040E-08 1.40E-13
1.0V_Low_Vt

P+/NW 1.050E-03 6.00E-11 2.39E-10 9.53 1.005 1.00E-10 1.280E-07 1.19E-13

N+/PW 1.318E-03 1.10E-10 1.41E-10 8.8 1.02 1.00E-10 9.272E-08 3.26E-13
1.8V

P+/NW 1.108E-03 7.10E-11 2.30E-10 9.05 1.02 1.00E-10 1.090E-07 2.25E-13

N+/PW 1.077E-03 1.48E-10 1.82E-10 9.2 1.02 1.00E-10 1.240E-07 4.48E-13
2.5V

P+/NW 1.126E-03 8.80E-11 1.67E-10 8.8 1.02 1.00E-10 1.300E-07 3.49E-13

3.3V(2.5V N+/PW 1.077E-03 1.48E-10 1.82E-10 9.2 1.02 1.00E-10 1.240E-07 4.48E-13
overdrive to 3.3V)

P+/NW 1.126E-03 8.80E-11 1.67E-10 8.8 1.02 1.00E-10 1.300E-07 3.49E-13
1.0V_Native N+/PW 1.637E-04 1.55E-10 1.46E-10 18.4 1.005 1.00E-10 7.470E-07 8.31E-13
1.8V_Native N+/PW 1.440E-04 2.03E-10 1.19E-10 18.32 1.02 1.00E-10 1.121E-06 1.19E-12
2.5V_Native N+/PW 1.498E-04 2.00E-10 1.13E-10 17.7 1.04 1.00E-10 1.503E-06 1.75E-12

DNWPSUB 1.088E-04 1.37E-09 NA 11.45 1.03 1.00E-10 4.674E-06 1.08E-11
DNW

PWDNW 7.752E-04 6.68E-10 NA 11.9 1.005 1.00E-10 1.600E-07 9.55E-14
ESD N+/PW 1.082E-03 1.35E-10 NA 9.28 1.03 1.00E-10 1.583E-07 2.59E-13

###### The area and perimeter components of junction capacitance listed in the table are at V=0 and T=25C.
 • CJ = Area component of junction capacitance (F/m2).
 • CJSW = STI perimeter component of junction capacitance (F/m).
 • BV = Reverse-Biased Breakdown Voltage of STI-Bounded Junction (V).
 • N, RS, IS, and ISW are forward bias related diodes parameters

|Device|Junction|CJ|CJSW|CJSWG|BV|N|RS|IS|ISW|
|---|---|---|---|---|---|---|---|---|---|
|||(F/m2)|(F/m)|(F/m)|V||ohm/m2|A/m2|A/m|
|1.0V_Standard_Vt|N+/PW|1.207E-03|6.50E-11|2.93E-10|9.1|1.02|1.00E-10|1.146E-07|1.88E-13|
||P+/NW|1.061E-03|6.00E-11|2.78E-10|9.6|1.005|1.00E-10|1.369E-07|1.35E-13|
||NW/Psub|1.427E-04|8.00E-10|NA|11.5|1.005|1.00E-10|1.145E-06|1.37E-12|
|S 1.0V_High_Vt|N+/PW|1.230E-03|6.52E-11|3.20E-10|9.07|1.005|1.00E-10|9.128E-08|1.49E-13|
||P+/NW|1.059E-03|5.93E-11|3.24E-10|9.62|1.005|1.00E-10|1.340E-07|1.40E-13|
|h a 1.0V_Low_Vt|T N+/PW|1.175E-03|6.70E-11|2.71E-10|9.15|1.007|1.00E-10|9.040E-08|1.40E-13|
||P+/NW|S 1.050E-03|6.00E-11|2.39E-10|9.53|1.005|1.00E-10|1.280E-07|1.19E-13|
|n g 1.8V h|N+/PW|M 1.318E-03|1.10E-10|1.41E-10|8.8|1.02|1.00E-10|9.272E-08|3.26E-13|
||P+/NW|C 1.108E-03|7.10E-11|2.30E-10|9.05|1.02|1.00E-10|1.090E-07|2.25E-13|
|2.5V|a N+/PW|1.077E-03|C 1.48E-10|1.82E-10|9.2|1.02|1.00E-10|1.240E-07|4.48E-13|
||i P+/NW|1.126E-03|o 8.80E-11|1.67E-10|8.8|1.02|1.00E-10|1.300E-07|3.49E-13|
|3.3V(2.5V overdrive to 3.3V)|I C N+/PW|1.077E-03|n 1.48E-10|1.82E-10|9.2|1.02|1.00E-10|1.240E-07|4.48E-13|
||P+/NW|1.126E-03|8.80E-11|f i 1.67E-10|8.8|1.02|1.00E-10|1.300E-07|3.49E-13|
|1.0V_Native|N+/PW|T e 1.637E-04|1.55E-10|d e 1.46E-10|18.4|1.005|1.00E-10|7.470E-07|8.31E-13|
|1.8V_Native|N+/PW|c 1.440E-04|1 2.03E-10|1.19E-10|n 18.32|1.02|1.00E-10|1.121E-06|1.19E-12|
|2.5V_Native|N+/PW|1.498E-04|h 2.00E-10|2 8 1.13E-10|t i 17.7|1.04|1.00E-10|1.503E-06|1.75E-12|
|DNW|DNWPSUB|1 1.088E-04|. 1.37E-09|5 NA|11.45|a l 1.03|1.00E-10|4.674E-06|1.08E-11|
||PWDNW|0 7.752E-04|& I 6.68E-10|7 NA|11.9|I 1.005|1.00E-10|1.600E-07|9.55E-14|
|ESD|N+/PW|/ 1.082E-03|0 1.35E-10|n NA|2 9.28|1.03|n 1.00E-10|1.583E-07|2.59E-13|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 536 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.10.7 CLN55LP

Device Junction CJ CJSW CJSWG BV N RS IS ISW

(F/m2) (F/m) (F/m) V ohm/m2 A/m2 A/m

N+/PW 1.759E-03 1.30E-10 1.83E-10 8.6 1.02 1.00E-10 1.600E-07 6.00E-13

1.20V_Standard_Vt P+/NW 1.074E-03 7.20E-11 1.61E-10 9.4 1.02 1.00E-10 1.600E-07 1.52E-12

NW/Psub 1.579E-04 7.46E-10 NA 12 1.02 1.00E-10 1.110E-06 3.10E-13

N+/PW 2.072E-03 1.54E-10 2.09E-10 8 1.02 1.00E-10 3.200E-07 1.30E-12
1.20V_High_Vt

P+/NW 1.082E-03 7.10E-11 2.33E-10 9.4 1.02 1.00E-10 2.100E-07 2.00E-12

N+/PW 1.759E-03 1.30E-10 1.83E-10 8.6 1.02 1.00E-10 1.600E-07 6.00E-13
1.20V_mLow_Vt

P+/NW 1.074E-03 7.20E-11 1.61E-10 9.4 1.02 1.00E-10 1.600E-07 1.52E-12

N+/PW 1.523E-03 1.13E-10 1.56E-10 9 1.02 1.00E-10 3.200E-07 2.00E-15
1.20V_Low_Vt

P+/NW 1.079E-03 7.10E-11 9.50E-11 9.6 1.02 1.00E-10 2.100E-07 1.80E-13

N+/PW 1.192E-03 1.720E-10 1.47e-10 8.8 1.02 1.00E-10 7.000E-07 9.000E-12
1.80V

P+/NW 1.093E-03 9.600E-11 1.31E-10 9 1.02 1.00E-10 3.200E-07 4.300E-12

N+/PW 1.192E-03 1.720E-10 1.47e-10 8.8 1.02 1.00E-10 7.000E-07 9.000E-12
2.50V

P+/NW 1.093E-03 9.600E-11 1.31E-10 9 1.02 1.00E-10 3.200E-07 4.300E-12

N+/PW 1.192E-03 1.720E-10 1.47e-10 8.8 1.02 1.00E-10 7.000E-07 9.000E-12
3.30V

P+/NW 1.093E-03 9.600E-11 1.31E-10 9 1.02 1.00E-10 3.200E-07 4.300E-12

1.192E-03 1.720E-10 1.47e-10 8.8 1.02 1.00E-10 7.000E-07 9.000E-12
2.50V under drive 1.8V [N+/PW ]

P+/NW 1.093E-03 9.600E-11 1.31E-10 9 1.02 1.00E-10 3.200E-07 4.300E-12

N+/PW 1.192E-03 1.720E-10 1.47e-10 8.8 1.02 1.00E-10 7.000E-07 9.000E-12
2.50V over drive 3.3V

P+/NW 1.093E-03 9.600E-11 1.31E-10 9 1.02 1.00E-10 3.200E-07 4.300E-12

1.20V_Native N+/PW 1.596E-04 1.60E-10 1.38E-10 17.8 1.02 1.00E-10 1.030E-06 1.10E-12

2.50V_Native N+/PW 1.540E-04 1.880E-10 1.35E-10 17.75 1.02 1.00E-10 1.800E-06 5.000E-12
2.50V_Native over-drive
3.3V N+/PW 1.540E-04 1.880E-10 1.35E-10 17.75 1.02 1.00E-10 1.800E-06 5.000E-12

DNWPSUB 1.309E-04 1.43E-09 NA 12 1.02 1.00E-10 1.100E-06 2.60E-12
DNW

PWDNW 7.497E-04 6.44E-10 NA 12.4 1.02 1.00E-10 2.120E-07 4.00E-14

ESD N+/PW 2.110E-03 1.15E-10 NA 6 1.02 1.00E-10 5.700E-07 6.50E-13

###### The area and perimeter components of junction capacitance listed in the table are at V=0 and T=25C.

|Device|Junction|CJ|CJSW|CJSWG|BV|N|RS|IS|ISW|
|---|---|---|---|---|---|---|---|---|---|
|||(F/m2)|(F/m)|(F/m)|V||ohm/m2|A/m2|A/m|
|1.20V_Standard_Vt|N+/PW|1.759E-03|1.30E-10|1.83E-10|8.6|1.02|1.00E-10|1.600E-07|6.00E-13|
||P+/NW|1.074E-03|7.20E-11|1.61E-10|9.4|1.02|1.00E-10|1.600E-07|1.52E-12|
||NW/Psub|1.579E-04|7.46E-10|NA|12|1.02|1.00E-10|1.110E-06|3.10E-13|
|S 1.20V_High_Vt|N+/PW|2.072E-03|1.54E-10|2.09E-10|8|1.02|1.00E-10|3.200E-07|1.30E-12|
||P+/NW|1.082E-03|7.10E-11|2.33E-10|9.4|1.02|1.00E-10|2.100E-07|2.00E-12|
|h a 1.20V_mLow_Vt|T N+/PW|1.759E-03|1.30E-10|1.83E-10|8.6|1.02|1.00E-10|1.600E-07|6.00E-13|
||P+/NW|S 1.074E-03|7.20E-11|1.61E-10|9.4|1.02|1.00E-10|1.600E-07|1.52E-12|
|n g 1.20V_Low_Vt h|N+/PW|M 1.523E-03|1.13E-10|1.56E-10|9|1.02|1.00E-10|3.200E-07|2.00E-15|
||P+/NW|C 1.079E-03|7.10E-11|9.50E-11|9.6|1.02|1.00E-10|2.100E-07|1.80E-13|
|1.80V|a N+/PW|1.192E-03|C 1.720E-10|1.47e-10|8.8|1.02|1.00E-10|7.000E-07|9.000E-12|
||i P+/NW|1.093E-03|o 9.600E-11|1.31E-10|9|1.02|1.00E-10|3.200E-07|4.300E-12|
|2.50V|I C N+/PW|1.192E-03|n 1.720E-10|1.47e-10|8.8|1.02|1.00E-10|7.000E-07|9.000E-12|
||P+/NW|1.093E-03|9.600E-11|f i 1.31E-10|9|1.02|1.00E-10|3.200E-07|4.300E-12|
|3.30V|N+/PW|T e 1.192E-03|1.720E-10|d e 1.47e-10|8.8|1.02|1.00E-10|7.000E-07|9.000E-12|
||P+/NW|c 1.093E-03|1 9.600E-11|1.31E-10|n 9|1.02|1.00E-10|3.200E-07|4.300E-12|
|2.50V under drive 1.8V|N+/PW|h 1.192E-03|2 1.720E-10|8 1.47e-10|t i 8.8|1.02|1.00E-10|7.000E-07|9.000E-12|
||P+/NW|1 1.093E-03|. 9.600E-11|5 1.31E-10|a l 9|1.02|1.00E-10|3.200E-07|4.300E-12|
|2.50V over drive 3.3V|N+/PW|0 1.192E-03|& I 1.720E-10|7 1.47e-10|8.8|I 1.02|1.00E-10|7.000E-07|9.000E-12|
||P+/NW|/ 0 1.093E-03|9.600E-11|n 1.31E-10|2 9|n 1.02|1.00E-10|3.200E-07|4.300E-12|
|1.20V_Native|N+/PW|1.596E-04|9 1.60E-10|d 1.38E-10|3 17.8|f o 1.02|1.00E-10|1.030E-06|1.10E-12|
|2.50V_Native|N+/PW|1.540E-04|/ 2 1.880E-10|. 1.35E-10|17.75|1.02|r 1.00E-10|1.800E-06|5.000E-12|
|2.50V_Native over-drive 3.3V|N+/PW|1.540E-04|0 1.880E-10|P 1.35E-10|r 17.75|1.02|m 1.00E-10|1.800E-06|5.000E-12|
|DNW|DNWPSUB|1.309E-04|1.43E-09|1 2 NA|o 12|1.02|a 1.00E-10|t 1.100E-06|2.60E-12|
||PWDNW|7.497E-04|6.44E-10|NA|m 12.4|1.02|1.00E-10|i o 2.120E-07|4.00E-14|
|ESD|N+/PW|2.110E-03|1.15E-10|NA|6|o 1.02|1.00E-10|n 5.700E-07|6.50E-13|


###### � CJ = Area component of junction capacitance (F/m2). � CJSW = STI perimeter component of junction capacitance (F/m).
 � BV = Reverse-Biased Breakdown Voltage of STI-Bounded Junction (V). � N, RS, IS, and ISW are forward bias related diode parameters.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 537 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.11 Resistor Models
 Several resistor models are included in this model release. The model naming and valid dimension ranges are reported in the Table 12.11.1 and 12.11.2. The model nominal temperature is 25 °C, while the valid temperature range is from –40 to 125 °C. All models contain one typical case (TT_RES) and two corner ones, slow (SS_RES) and fast (FF_RES) corners each. Most resistors were measured by applying voltages on one node, while grounding the other node and substrate (if connection is available). The voltage sweep was performed from 0 up to +/- 4 V (provided there is no reliability issue). Most of resistance data measured were modeled with the following equation (12.11.1):
 R(T,V ) = R0 ⋅ 1( + TC1⋅δT + TC 2 ⋅δT 2 ) ⋅ 1( + VC1⋅ δ(V / L) + VC 2 ⋅δ(V / L) 2 ) Equation (12-11-1)


###### where  δT  = T – 25 (in °C),  V (in volt) = the voltage drop across the resistor,  L  = the length of the resistor. 
 R0 of equation (12-10-1) is the resistance value at 25 °C and an infinitesimal voltage. R0 is related to sheet resistance, Rsh: where R0 = Rsh ⋅ L /(W − δW ) Equation (12-11-2)


###### W  = the layout drawn width L  = the layout drawn length. 
 δW = the width offset. The following tables list the median sheet resistance values and their corresponding variations, temperature coefficients, and voltage coefficients. The data was extracted based on the methodology described previously in this section.


Note: An NW diffusion resistor under STI is very subject to CMP variation. Users are recommended to use NW diffusion
resistor under OD for their design.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 538 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.11.1 CLN65LP  Table 12.11.1: Resistor model table for CLN65LP

Film Valid Width Model Rsh Unit TC1 TC2 VC1 VC2

(in um) Naming Mean/Range

N+ Poly w/I silicide W>=2.0 rnpolyl 15.06186      - ohm/sq 0.0018874 -6.41E-07 6.54E-07 1.17E-11

N+ Poly w/I silicide 0.06<=W<2.0 rnpolys 15.06186      - ohm/sq [0.0021624] -7.21E-07 2.63E-08 4.19E-12

P+ Poly w/I silicide W>=2.0 rppolyl 14.92552      - ohm/sq [0.0022507] -9.32E-07 8.25E-07 1.38E-11

P+ Poly w/I silicide 0.06<=W<2.0 rppolys 14.92552      - ohm/sq [0.0023718] -6.16E-07 8.54E-08 4.18E-12

N+ diff. W/I silicide W>=2.0 rnodl 15.52195      - ohm/sq 0.0019054 -5.99E-07 -5.30E-08 3.23E-12

N+ diff. W/I silicide 0.08<=W<2.0 rnods 15.52195      - ohm/sq [0.0021720] -5.47E-07 4.83E-08 9.73E-13

P+ diff. W/I silicide W>=2.0 rpodl 14.55118      - ohm/sq [0.0021324] -9.32E-07 -7.28E-09 3.46E-12

P+ diff. W/I silicide 0.08<=W<2.0 rpods 14.55118      - ohm/sq [0.0023705] -7.40E-07 -4.25E-09 1.37E-12

N-well under OD      - rnwod 326.8034      - ohm/sq 2.43E-03 9.20E-06 0.0021189 0.0005158

N-well under STI      - rnwsti 595.1748      - ohm/sq 2.02E-03 9.94E-06 0.0038177 1.03E-04

M1 W/S=0.09/0.45 RM1L 0.0868        - ohm/sq 2.65E-3 -2.64E-7        -        
M1 W/S=0.09/0.09 RM1S 0.16        - ohm/sq 2.65E-3 -2.64E-7        -        
M1 W/S=0.27/0.135 RM1W 0.137         - ohm/sq 2.65E-3 -2.64E-7         -         
M2 W/S=0.1/0.5 RM2L 0.0778         - ohm/sq 2.71E-3 -3.48E-7         -         
M2 W/S=0.1/0.1 RM2S 0.1399         - ohm/sq 2.71E-3 -3.48E-7         -         
M2 W/S=0.3/0.13 RM2W 0.119        - ohm/sq 2.71E-3 -3.48E-7        -        
M3 W/S=0.1/0.5 RM3L 0.0778         - ohm/sq 2.71E-3 -3.48E-7         -         
M3 W/S=0.1/0.1 RM3S 0.1399         - ohm/sq 2.71E-3 -3.48E-7         -         
M3 W/S=0.3/0.13 RM3W 0.119         - ohm/sq 2.71E-3 -3.48E-7         -         
M4 W/S=0.1/0.5 RM4L 0.0778         - ohm/sq 2.71E-3 -3.48E-7         -         
M4 W/S=0.1/0.1 RM4S 0.1399         - ohm/sq 2.71E-3 -3.48E-7         -         
M4 W/S=0.3/0.13 RM4W 0.119        - ohm/sq 2.71E-3 -3.48E-7        -        
M5 W/S=0.1/0.5 RM5L 0.0778         - ohm/sq 2.71E-3 -3.48E-7         -         
M5 W/S=0.1/0.1 RM5S 0.1399         - ohm/sq 2.71E-3 -3.48E-7         -         
M5 W/S=0.3/0.13 RM5W 0.119         - ohm/sq 2.71E-3 -3.48E-7         -         
M6 W/S=0.1/0.5 RM6L 0.0778         - ohm/sq 2.71E-3 -3.48E-7         -         
M6 W/S=0.1/0.1 RM6S 0.1399         - ohm/sq 2.71E-3 -3.48E-7         -         
M6 W/S=0.3/0.13 RM6W 0.119         - ohm/sq 2.71E-3 -3.48E-7         -         
M7 W/S=0.1/0.5 RM7L 0.0778         - ohm/sq 2.71E-3 -3.48E-7         -         
M7 W/S=0.1/0.1 RM7S 0.1399         - ohm/sq 2.71E-3 -3.48E-7         -         
M7 W/S=0.3/0.13 RM7W 0.119         - ohm/sq 2.71E-3 -3.48E-7         -         
M8 W/S=0.4/1.5 RM8L 0.0215         - ohm/sq 3.63E-3 -1.39E-6         -         
M8 W/S=0.4/0.4 RM8S 0.0218         - ohm/sq 3.63E-3 -1.39E-6         -         
M8 W/S=1.5/0.4 RM8W 0.0227         - ohm/sq 3.63E-3 -1.39E-6         -         
M9 W/S=0.4/1.5 RM9L 0.0215         - ohm/sq 3.63E-3 -1.39E-6         -         
M9 W/S=0.4/0.4 RM9S 0.0218         - ohm/sq 3.63E-3 -1.39E-6         -         
M9 W/S=1.5/0.4 RM9W 0.0227         - ohm/sq 3.63E-3 -1.39E-6         -         
M10 AL RDL W/S=3/2 RM10 0.021      - ohm/sq 3.89E-3 -1.50E-7      -      
Mx W/S=0.1/0.5 RMXL 0.0778         - ohm/sq 2.71E-3 -3.48E-7         -         
Mx W/S=0.1/0.1 RMXS 0.1399         - ohm/sq 2.71E-3 -3.48E-7         -         
Mx W/S=0.3/0.13 RMXW 0.119         - ohm/sq 2.71E-3 -3.48E-7         -         
My W/S=0.2/1 RMYL 0.0326        - ohm/sq 3.335e-3 -1.142e-7

My W/S=0.2/0.2 RMYS 0.0380        - ohm/sq 3.335e-3 -1.142e-7

My W/S=0.6/0.3 RMYW 0.0365        - ohm/sq 3.335e-3 -1.142e-7

Mz W/S=0.4/1.5 RMZL 0.0215         - ohm/sq 3.63E-3 -1.39E-6         -         
The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 539 of 705
whole or in part without prior written permission of TSMC.

|Film|Valid Width (in um)|Model Naming|Rsh Mean/Range|Col5|Unit|TC1|TC2|VC1|VC2|
|---|---|---|---|---|---|---|---|---|---|
|N+ Poly w/I silicide|W>=2.0|rnpolyl|15.06186|-|ohm/sq|0.0018874|-6.41E-07|6.54E-07|1.17E-11|
|N+ Poly w/I silicide|0.06<=W<2.0|rnpolys|15.06186|-|ohm/sq|0.0021624|-7.21E-07|2.63E-08|4.19E-12|
|P+ Poly w/I silicide|W>=2.0|rppolyl|14.92552|-|ohm/sq|0.0022507|-9.32E-07|8.25E-07|1.38E-11|
|P+ Poly w/I silicide|0.06<=W<2.0|rppolys|14.92552|-|ohm/sq|0.0023718|-6.16E-07|8.54E-08|4.18E-12|
|N+ diff. W/I silicide|W>=2.0|rnodl|15.52195|-|ohm/sq|0.0019054|-5.99E-07|-5.30E-08|3.23E-12|
|S N+ diff. W/I silicide|T 0.08<=W<2.0|rnods|15.52195|-|ohm/sq|0.0021720|-5.47E-07|4.83E-08|9.73E-13|
|h P+ diff. W/I silicide|W>=2.0|rpodl|14.55118|-|ohm/sq|0.0021324|-9.32E-07|-7.28E-09|3.46E-12|
|a P+ diff. W/I silicide|S 0.08<=W<2.0|rpods|14.55118|-|ohm/sq|0.0023705|-7.40E-07|-4.25E-09|1.37E-12|
|n N-well under OD|M -|rnwod|326.8034|-|ohm/sq|2.43E-03|9.20E-06|0.0021189|0.0005158|
|g N-well under STI|-|C rnwsti|595.1748|-|ohm/sq|2.02E-03|9.94E-06|0.0038177|1.03E-04|
|h M1|W/S=0.09/0.45|RM1L|0.0868|-|ohm/sq|2.65E-3|-2.64E-7|-|-|
|a M1|W/S=0.09/0.09|C RM1S|0.16|-|ohm/sq|2.65E-3|-2.64E-7|-|-|
|i M1|W/S=0.27/0.135|o RM1W|0.137|-|ohm/sq|2.65E-3|-2.64E-7|-|-|
|M2|I C W/S=0.1/0.5|RM2L|n 0.0778|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M2|W/S=0.1/0.1|RM2S|f i 0.1399|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M2|T W/S=0.3/0.13|RM2W|d 0.119|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M3|e W/S=0.1/0.5|1 RM3L|0.0778|e -|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M3|W/S=0.1/0.1|c RM3S|2 0.1399|n -|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M3|W/S=0.3/0.13|h RM3W|8 0.119|-|t i ohm/sq|2.71E-3|-3.48E-7|-|-|
|M4|W/S=0.1/0.5|. RM4L|0.0778|5 -|a ohm/sq|2.71E-3|-3.48E-7|-|-|
|M4|1 0 W/S=0.1/0.1|& RM4S|0.1399|7 -|l ohm/sq|2.71E-3|-3.48E-7|-|-|
|M4|W/S=0.3/0.13|/ RM4W|I 0.119|2 -|ohm/sq|I n 2.71E-3|-3.48E-7|-|-|
|M5|W/S=0.1/0.5|0 RM5L|n 0.0778|-|3 ohm/sq|f 2.71E-3|-3.48E-7|-|-|
|M5|W/S=0.1/0.1|9 RM5S|d 0.1399|. -|ohm/sq|o 2.71E-3|-3.48E-7|-|-|
|M5|W/S=0.3/0.13|/ 2 RM5W|0.119|-|ohm/sq|2.71E-3|r -3.48E-7|-|-|
|M6|W/S=0.1/0.5|RM6L|0 0.0778|P r -|ohm/sq|2.71E-3|m -3.48E-7|-|-|
|M6|W/S=0.1/0.1|RM6S|1 0.1399|-|o ohm/sq|2.71E-3|a -3.48E-7|-|-|
|M6|W/S=0.3/0.13|RM6W|2 0.119|-|ohm/sq|2.71E-3|-3.48E-7|t i -|-|
|M7|W/S=0.1/0.5|RM7L|0.0778|-|m ohm/sq|2.71E-3|-3.48E-7|o -|-|
|M7|W/S=0.1/0.1|RM7S|0.1399|-|ohm/sq|o 2.71E-3|-3.48E-7|n -|-|
|M7|W/S=0.3/0.13|RM7W|0.119|-|ohm/sq|t i 2.71E-3|-3.48E-7|-|-|
|M8|W/S=0.4/1.5|RM8L|0.0215|-|ohm/sq|o 3.63E-3|-1.39E-6|-|-|
|M8|W/S=0.4/0.4|RM8S|0.0218|-|ohm/sq|3.63E-3|n -1.39E-6|-|-|
|M8|W/S=1.5/0.4|RM8W|0.0227|-|ohm/sq|3.63E-3|C -1.39E-6|-|-|
|M9|W/S=0.4/1.5|RM9L|0.0215|-|ohm/sq|3.63E-3|-1.39E-6|-|-|
|M9|W/S=0.4/0.4|RM9S|0.0218|-|ohm/sq|3.63E-3|-1.39E-6|e -|-|
|M9|W/S=1.5/0.4|RM9W|0.0227|-|ohm/sq|3.63E-3|-1.39E-6|n t -|-|
|M10 AL RDL|W/S=3/2|RM10|0.021|-|ohm/sq|3.89E-3|-1.50E-7|e -|-|
|Mx|W/S=0.1/0.5|RMXL|0.0778|-|ohm/sq|2.71E-3|-3.48E-7|-|r -|
|Mx|W/S=0.1/0.1|RMXS|0.1399|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|Mx|W/S=0.3/0.13|RMXW|0.119|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|My|W/S=0.2/1|RMYL|0.0326|-|ohm/sq|3.335e-3|-1.142e-7|||
|My|W/S=0.2/0.2|RMYS|0.0380|-|ohm/sq|3.335e-3|-1.142e-7|||
|My|W/S=0.6/0.3|RMYW|0.0365|-|ohm/sq|3.335e-3|-1.142e-7|||
|Mz|W/S=0.4/1.5|RMZL|0.0215|-|ohm/sq|3.63E-3|-1.39E-6|-|-|


-----

|Film|Valid Width (in um)|Model Naming|Rsh Mean/Range|Col5|Unit|TC1|TC2|VC1|VC2|
|---|---|---|---|---|---|---|---|---|---|
|Mz|W/S=0.4/0.4|RMZS|0.0218|-|ohm/sq|3.63E-3|-1.39E-6|-|-|
|Mz|W/S=1.5/0.4|RMZW|0.0227|-|ohm/sq|3.63E-3|-1.39E-6|-|-|
|Mr|W/S=0.5/1.2|RMRL|0.0145|-|ohm/sq|3.27E-03|-3.88E-06|-|-|
|Mr|W/S=0.5/0.5|RMRS|0.0147|-|ohm/sq|3.27E-03|-3.88E-06|-|-|
|Mr|W/S=1.2/0.5|RMRW|0.0178|-|ohm/sq|3.27E-03|-3.88E-06|-|-|
|MAP|W/S=3/2|RMAP|0.021||ohm/sq|3.89E-03|-1.5E-07|||
|MAP_UT|W/S=3/2|RMAP_UT|0.011||ohm/sq|3.89E-03|-1.5E-07|||
|Mt||RMT|0.005||ohm/sq|3.41E-03|3.69E-06|||


RC_VIA9  - 0.041 0.0205 Ohm/ct 3.37E-03 -7.91E-08 NA NA

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 540 of 705
whole or in part without prior written permission of TSMC.

|h Film a|T Valid Width (in um)|S Model Naming|Rsh Mean/Range|Col5|Unit|TC1|TC2|VC1|VC2|
|---|---|---|---|---|---|---|---|---|---|
|n M1|-|M|0.160|+0.0512 / -0.0352|Ohm/sq|2.65E-03|-2.64E-07|NA|NA|
|g M2-7|-|C|0.140|+0.0420 / -0.0294|Ohm/sq|2.71E-03|-3.48E-07|NA|NA|
|h M8-9|-||0.022|+0.0044 / -0.0035|Ohm/sq|3.63E-03|-1.39E-06|NA|NA|
|M10 (Al RDL)|a -||C 0.021|+0.0042 / -0.0042|Ohm/sq|3.89E-03|-1.50E-07|NA|NA|
|RC_N+|i -||o 26|10.4|Ohm/ct|9.49E-04|-4.47E-06|NA|NA|
|RC_P+|I -||n 26|10.4|Ohm/ct|1.84E-03|6.70E-06|NA|NA|
|RC_PO(N+)|C -||20|f i 8.0|Ohm/ct|1.03E-03|1.63E-07|NA|NA|
|RC_PO(P+)|-|T|20|d 8.0|Ohm/ct|1.11E-03|4.23E-07|NA|NA|
|RC_VIA1|-|e|1.5|e +1.5 / -1.05|Ohm/ct|7.82E-04|-2.57E-06|NA|NA|
|RC_VIA2|-|c|1 1.5|n +1.5 / -1.05|Ohm/ct|7.82E-04|-2.57E-06|NA|NA|
|RC_VIA3|-||h 1.5|2 +1.5 / -1.05|t i Ohm/ct|7.82E-04|-2.57E-06|NA|NA|
|RC_VIA4|-||. 1.5|8 5 +1.5 / -1.05|a Ohm/ct|7.82E-04|-2.57E-06|NA|NA|
|RC_VIA5|-|1|& 1.5|7 +1.5 / -1.05|l Ohm/ct|7.82E-04|-2.57E-06|NA|NA|
|RC_VIA6|-|/ 0|I 1.5|2 +1.5 / -1.05|I Ohm/ct|7.82E-04|-2.57E-06|NA|NA|
|RC_VIA7|-||0 0.22|n 0.11|3 Ohm/ct|n f 2.48E-03|1.03E-06|NA|NA|
|RC_VIA8|-||9 0.22|d 0.11|Ohm/ct|o 2.48E-03|1.03E-06|NA|NA|
|RC_VIA9|-||/ 2 0.041|. 0.0205|Ohm/ct|3.37E-03|r -7.91E-08|NA|NA|


-----

###### 12.11.2 CLN65G (M1MxMz process, no My/Mr, x=2~7, z=8~9) Table 12.11.2: Resistor model table for CLN65G

Film Valid Width Model Rsh Unit TC1 TC2 VC1 VC2
(in µm) Naming Mean/Range

N+ Poly w/i silicide W>=2.0 rnpolyl 15.40     - ohm/sq 2.09E-3 -4.21E-6 3.39E-9 6.01E-14

N+ Poly w/i silicide 0.06<=W<2.0 rnpolys 15.40     - ohm/sq 2.43E-3 -6.10E-6 4.04E-8 5.83E-13

P+ Poly w/i silicide W>=2.0 rppolyl 14.82     - ohm/sq 2.30E-3 -3.32E-6 3.53E-7 7.56E-12

P+ Poly w/i silicide 0.06<=W<2.0 rppolys 14.82     - ohm/sq 2.61E-3 -5.37E-6 4.28E-8 7.04E-13

N+ diff. w/i silicide W>=2.0 rnodl 15.25     - ohm/sq 2.03E-3 -3.42E-6 4.20E-8 6.36E-13

N+ diff. w/i silicide 0.08<=W<2.0 rnods 15.25     - ohm/sq 2.31E-3 -4.78E-6 2.72E-8 5.53E-14

P+ diff. w/i silicide W>=2.0 rpodl 14.55     - ohm/sq 2.19E-3 -2.37E-6 -1.23E-9 4.05E-13

P+ diff. w/i silicide 0.08<=W<2.0 rpods 14.55     - ohm/sq 2.26E-3 -4.41E-7 2.39E-8 -3.99E-4


N-well under OD - rnwod 326.8 - ohm/sq 2.43E-3 9.20E-6 2.12E-3 5.16E-4

N-well under STI - rnwsti 595.2 - ohm/sq 2.02E-3 9.94E-6 3.82E-3 1.03E-4


Mz W/S=1.5/0.4 RMZW 0.0227        - ohm/sq 3.63E-3 -1.39E-6        -        
The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 541 of 705
whole or in part without prior written permission of TSMC.

|Film|Valid Width (in µm)|Model Naming|Rsh Mean/Range|Col5|Unit|TC1|TC2|VC1|VC2|
|---|---|---|---|---|---|---|---|---|---|
|N+ Poly w/i silicide|W>=2.0|rnpolyl|15.40|-|ohm/sq|2.09E-3|-4.21E-6|3.39E-9|6.01E-14|
|N+ Poly w/i silicide|0.06<=W<2.0|rnpolys|15.40|-|ohm/sq|2.43E-3|-6.10E-6|4.04E-8|5.83E-13|
|P+ Poly w/i silicide|W>=2.0|rppolyl|14.82|-|ohm/sq|2.30E-3|-3.32E-6|3.53E-7|7.56E-12|
|P+ Poly w/i silicide|0.06<=W<2.0|rppolys|14.82|-|ohm/sq|2.61E-3|-5.37E-6|4.28E-8|7.04E-13|
|S N+ diff. w/i silicide|T W>=2.0|rnodl|15.25|-|ohm/sq|2.03E-3|-3.42E-6|4.20E-8|6.36E-13|
|h N+ diff. w/i silicide|S 0.08<=W<2.0|rnods|15.25|-|ohm/sq|2.31E-3|-4.78E-6|2.72E-8|5.53E-14|
|a P+ diff. w/i silicide|W>=2.0|rpodl|14.55|-|ohm/sq|2.19E-3|-2.37E-6|-1.23E-9|4.05E-13|
|n P+ diff. w/i silicide|M 0.08<=W<2.0|rpods|14.55|-|ohm/sq|2.26E-3|-4.41E-7|2.39E-8|-3.99E-4|
|g N-well under OD|C -|rnwod|326.8|-|ohm/sq|2.43E-3|9.20E-6|2.12E-3|5.16E-4|
|h N-well under STI|-|rnwsti|595.2|-|ohm/sq|2.02E-3|9.94E-6|3.82E-3|1.03E-4|
|M1|W/S=0.09/0.45|C RM1L|0.0868|-|ohm/sq|2.65E-3|-2.64E-7|-|-|
|a i M1|W/S=0.09/0.09|RM1S|0.16|-|ohm/sq|2.65E-3|-2.64E-7|-|-|
|M1|I W/S=0.27/0.135|o RM1W|0.137|-|ohm/sq|2.65E-3|-2.64E-7|-|-|
|M2|C W/S=0.1/0.5|n RM2L|0.0778|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M2|W/S=0.1/0.1|RM2S|f i 0.1399|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M2|T W/S=0.3/0.13|RM2W|d 0.119|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M3|e W/S=0.1/0.5|RM3L|0.0778|e -|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M3|c W/S=0.1/0.1|1 RM3S|0.1399|n -|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M3|W/S=0.3/0.13|h RM3W|2 0.119|t -|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M4|W/S=0.1/0.5|. RM4L|8 0.0778|-|i ohm/sq|2.71E-3|-3.48E-7|-|-|
|M4|1 W/S=0.1/0.1|RM4S|5 0.1399|-|a l ohm/sq|2.71E-3|-3.48E-7|-|-|
|M4|0 W/S=0.3/0.13|& RM4W|0.119|7 -|ohm/sq|I 2.71E-3|-3.48E-7|-|-|
|M5|/ W/S=0.1/0.5|I RM5L|0.0778|2 -|ohm/sq|n 2.71E-3|-3.48E-7|-|-|
|M5|W/S=0.1/0.1|0 RM5S|n 0.1399|-|3 ohm/sq|f 2.71E-3|-3.48E-7|-|-|
|M5|W/S=0.3/0.13|9 RM5W|d 0.119|-|ohm/sq|o 2.71E-3|-3.48E-7|-|-|
|M6|W/S=0.1/0.5|/ RM6L|. 0.0778|-|ohm/sq|2.71E-3|r -3.48E-7|-|-|
|M6|W/S=0.1/0.1|2 RM6S|0.1399|P -|ohm/sq|2.71E-3|m -3.48E-7|-|-|
|M6|W/S=0.3/0.13|RM6W|0 0.119|r -|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M7|W/S=0.1/0.5|RM7L|1 0.0778|-|o ohm/sq|2.71E-3|a t -3.48E-7|-|-|
|M7|W/S=0.1/0.1|RM7S|2 0.1399|-|m ohm/sq|2.71E-3|-3.48E-7|i -|-|
|M7|W/S=0.3/0.13|RM7W|0.119|-|ohm/sq|2.71E-3|-3.48E-7|o -|-|
|M8|W/S=0.4/1.5|RM8L|0.0215|-|ohm/sq|o 3.63E-3|-1.39E-6|n -|-|
|M8|W/S=0.4/0.4|RM8S|0.0218|-|ohm/sq|t i 3.63E-3|-1.39E-6|-|-|
|M8|W/S=1.5/0.4|RM8W|0.0227|-|ohm/sq|o 3.63E-3|-1.39E-6|-|-|
|M9|W/S=0.4/1.5|RM9L|0.0215|-|ohm/sq|3.63E-3|n -1.39E-6|-|-|
|M9|W/S=0.4/0.4|RM9S|0.0218|-|ohm/sq|3.63E-3|-1.39E-6|-|-|
|M9|W/S=1.5/0.4|RM9W|0.0227|-|ohm/sq|3.63E-3|C -1.39E-6|-|-|
|M10 AP RDL|W/S=3/2|RM10|0.021|-|ohm/sq|3.89E-3|e -1.50E-7|-|-|
|Mx|W/S=0.1/0.5|RMXL|0.0778|-|ohm/sq|2.71E-3|-3.48E-7|n -|-|
|Mx|W/S=0.1/0.1|RMXS|0.1399|-|ohm/sq|2.71E-3|-3.48E-7|t -|-|
|Mx|W/S=0.3/0.13|RMXW|0.119|-|ohm/sq|2.71E-3|-3.48E-7|e -|-|
|Mz|W/S=0.4/1.5|RMZL|0.0215|-|ohm/sq|3.63E-3|-1.39E-6|r -|-|
|Mz|W/S=0.4/0.4|RMZS|0.0218|-|ohm/sq|3.63E-3|-1.39E-6|-|-|
|Mz|W/S=1.5/0.4|RMZW|0.0227|-|ohm/sq|3.63E-3|-1.39E-6|-|-|


-----

Film Valid Width Model RshMean/Range Unit TC1 TC2 VC1 VC2

(in µm) Naming

M1    - 0.160 `+0.0512 / -0.0352 W/sq 2.65E-03 -2.64E-07 NA NA
M2-7    - 0.140 `+0.0420 / -0.0294 W/sq 2.71E-03 -3.48E-07 NA NA
M8-9    - 0.022 `+0.0044 / -0.0035 W/sq 3.63E-03 -1.39E-06 NA NA
M10 (AP RDL)  - 0.021 `+0.0042 / -0.0042 W/sq 3.89E-03 -1.50E-07 NA NA
RC_N+   - 26 10.4 W/ct 9.49E-04 -4.47E-06 NA NA
RC_P+   - 26 10.4 W/ct 1.84E-03 6.70E-06 NA NA
RC_PO(N+)  - 20 8 W/ct 1.03E-03 1.63E-07 NA NA
RC_PO(P+)  - 20 8 W/ct 1.11E-03 4.23E-07 NA NA
RC_VIA1   - 1.5 `+1.5 / -1.05 W/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA2   - 1.5 `+1.5 / -1.05 W/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA3   - 1.5 `+1.5 / -1.05 W/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA4   - 1.5 `+1.5 / -1.05 W/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA5   - 1.5 `+1.5 / -1.05 W/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA6   - 1.5 `+1.5 / -1.05 W/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA7   - 0.22 0.11 W/ct 2.48E-03 1.03E-06 NA NA
RC_VIA8   - 0.22 0.11 W/ct 2.48E-03 1.03E-06 NA NA
RC_VIA9   - 0.041 0.0205 W/ct 3.37E-03 -7.91E-08 NA NA

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 542 of 705
whole or in part without prior written permission of TSMC.

|Film|Valid Width (in µm)|Model Naming|RshMean/Range|Col5|Unit|TC1|TC2|VC1|VC2|
|---|---|---|---|---|---|---|---|---|---|
|M1|-||0.160|`+0.0512 / -0.0352|W/sq|2.65E-03|-2.64E-07|NA|NA|
|M2-7|-||0.140|`+0.0420 / -0.0294|W/sq|2.71E-03|-3.48E-07|NA|NA|
|M8-9|-||0.022|`+0.0044 / -0.0035|W/sq|3.63E-03|-1.39E-06|NA|NA|
|M10 (AP RDL)|-||0.021|`+0.0042 / -0.0042|W/sq|3.89E-03|-1.50E-07|NA|NA|
|RC_N+|-||26|10.4|W/ct|9.49E-04|-4.47E-06|NA|NA|
|RC_P+|-||26|10.4|W/ct|1.84E-03|6.70E-06|NA|NA|
|RC_PO(N+)|-||20|8|W/ct|1.03E-03|1.63E-07|NA|NA|
|RC_PO(P+)|-||20|8|W/ct|1.11E-03|4.23E-07|NA|NA|
|S RC_VIA1|-||1.5|`+1.5 / -1.05|W/ct|7.82E-04|-2.57E-06|NA|NA|
|RC_VIA2|T -||1.5|`+1.5 / -1.05|W/ct|7.82E-04|-2.57E-06|NA|NA|
|h RC_VIA3|-|S|1.5|`+1.5 / -1.05|W/ct|7.82E-04|-2.57E-06|NA|NA|
|a RC_VIA4|-|M|1.5|`+1.5 / -1.05|W/ct|7.82E-04|-2.57E-06|NA|NA|
|n RC_VIA5|-||1.5|`+1.5 / -1.05|W/ct|7.82E-04|-2.57E-06|NA|NA|
|g RC_VIA6|-|C|1.5|`+1.5 / -1.05|W/ct|7.82E-04|-2.57E-06|NA|NA|
|h RC_VIA7|-||C 0.22|0.11|W/ct|2.48E-03|1.03E-06|NA|NA|
|RC_VIA8|a i -||o 0.22|0.11|W/ct|2.48E-03|1.03E-06|NA|NA|
|RC_VIA9|I -||0.041|n 0.0205|W/ct|3.37E-03|-7.91E-08|NA|NA|


-----

###### 12.11.3 CLN65GP (M1MxMz process, no My/Mr, x=2~7, z=8~9)
 Table 12.11.3: Resistor model table for CLN65GP


N+ Poly w/i silicide W>=2.0 rnpolyl 15.397 - ohm/sq 2.09E-3 -4.21E-6 3.39E-9 6.01E-14

N+ Poly w/i silicide 0.06<=W<2.0 rnpolys 15.397 - ohm/sq 2.43E-3 -6.10E-6 4.04E-8 5.83E-13

P+ Poly w/i silicide W>=2.0 rppolyl 14.819 - ohm/sq 2.30E-3 -3.32E-6 3.53E-7 7.56E-12

P+ Poly w/i silicide 0.06<=W<2.0 rppolys 14.819 - ohm/sq 2.61E-3 -5.37E-6 4.28E-8 7.04E-13

N+ diff. w/i silicide W>=2.0 rnodl 15.246 - ohm/sq 2.03E-3 -3.42E-6 4.20E-8 6.36E-13

N+ diff. w/i silicide 0.08<=W<2.0 rnods 15.246 - ohm/sq 2.31E-3 -4.78E-6 2.72E-8 5.53E-14

P+ diff. w/i silicide W>=2.0 rpodl 14.552 - ohm/sq 2.19E-3 -2.37E-6 -1.23E-9 4.05E-13

P+ diff. w/i silicide 0.08<=W<2.0 rpods 14.552 - ohm/sq 2.26E-3 -4.41E-7 2.39E-8 -3.99E-14

N-well under OD - rnwod 316 - ohm/sq 2.93E-3 9.99E-6 5.04E-3 1.67E-4

N-well under STI - rnwsti 605 - ohm/sq 2.30E-3 9.34E-6 6.29E-3 -1.97E-4


Mz W/S=1.5/0.4 RMZW 0.0227        - ohm/sq 3.63E-3 -1.39E-6        -        
The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 543 of 705
whole or in part without prior written permission of TSMC.

|Film|Valid Width (in m)|Model Naming|Rsh Mean/Range|Col5|Unit|TC1|TC2|VC1|VC2|
|---|---|---|---|---|---|---|---|---|---|
|N+ Poly w/i silicide|W>=2.0|rnpolyl|15.397|-|ohm/sq|2.09E-3|-4.21E-6|3.39E-9|6.01E-14|
|N+ Poly w/i silicide|0.06<=W<2.0|rnpolys|15.397|-|ohm/sq|2.43E-3|-6.10E-6|4.04E-8|5.83E-13|
|P+ Poly w/i silicide|W>=2.0|rppolyl|14.819|-|ohm/sq|2.30E-3|-3.32E-6|3.53E-7|7.56E-12|
|S P+ Poly w/i silicide|0.06<=W<2.0|rppolys|14.819|-|ohm/sq|2.61E-3|-5.37E-6|4.28E-8|7.04E-13|
|h N+ diff. w/i silicide|T W>=2.0|rnodl|15.246|-|ohm/sq|2.03E-3|-3.42E-6|4.20E-8|6.36E-13|
|a N+ diff. w/i silicide|S 0.08<=W<2.0|rnods|15.246|-|ohm/sq|2.31E-3|-4.78E-6|2.72E-8|5.53E-14|
|P+ diff. w/i silicide|M W>=2.0|rpodl|14.552|-|ohm/sq|2.19E-3|-2.37E-6|-1.23E-9|4.05E-13|
|n P+ diff. w/i silicide|0.08<=W<2.0|rpods|14.552|-|ohm/sq|2.26E-3|-4.41E-7|2.39E-8|-3.99E-14|
|g N-well under OD|-|C rnwod|316|-|ohm/sq|2.93E-3|9.99E-6|5.04E-3|1.67E-4|
|h N-well under STI|-|rnwsti|605|-|ohm/sq|2.30E-3|9.34E-6|6.29E-3|-1.97E-4|
|a M1|W/S=0.09/0.45|C RM1L|0.0868|-|ohm/sq|2.65E-3|-2.64E-7|-|-|
|i M1|W/S=0.09/0.09|o RM1S|0.16|-|ohm/sq|2.65E-3|-2.64E-7|-|-|
|M1|I W/S=0.27/0.135|RM1W|n 0.137|-|ohm/sq|2.65E-3|-2.64E-7|-|-|
|M2|C W/S=0.1/0.5|RM2L|f 0.0778|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M2|W/S=0.1/0.1|RM2S|i 0.1399|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M2|T W/S=0.3/0.13|RM2W|d 0.119|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M3|e W/S=0.1/0.5|1 RM3L|0.0778|e -|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M3|c W/S=0.1/0.1|RM3S|2 0.1399|n -|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M3|W/S=0.3/0.13|h RM3W|8 0.119|t -|i ohm/sq|2.71E-3|-3.48E-7|-|-|
|M4|W/S=0.1/0.5|. RM4L|5 0.0778|-|a ohm/sq|2.71E-3|-3.48E-7|-|-|
|M4|1 W/S=0.1/0.1|& RM4S|0.1399|7 -|l ohm/sq|2.71E-3|-3.48E-7|-|-|
|M4|0 W/S=0.3/0.13|I RM4W|0.119|-|ohm/sq|I 2.71E-3|-3.48E-7|-|-|
|M5|W/S=0.1/0.5|/ 0 RM5L|n 0.0778|2 -|ohm/sq|n 2.71E-3|-3.48E-7|-|-|
|M5|W/S=0.1/0.1|9 RM5S|d 0.1399|-|3 ohm/sq|f 2.71E-3|-3.48E-7|-|-|
|M5|W/S=0.3/0.13|/ RM5W|. 0.119|-|ohm/sq|o 2.71E-3|-3.48E-7|-|-|
|M6|W/S=0.1/0.5|2 RM6L|0.0778|P -|ohm/sq|2.71E-3|r -3.48E-7|-|-|
|M6|W/S=0.1/0.1|RM6S|0 0.1399|r -|ohm/sq|2.71E-3|m -3.48E-7|-|-|
|M6|W/S=0.3/0.13|RM6W|1 0.119|-|o ohm/sq|2.71E-3|a -3.48E-7|-|-|
|M7|W/S=0.1/0.5|RM7L|2 0.0778|-|ohm/sq|2.71E-3|t -3.48E-7|-|-|
|M7|W/S=0.1/0.1|RM7S|0.1399|-|m ohm/sq|2.71E-3|-3.48E-7|i o -|-|
|M7|W/S=0.3/0.13|RM7W|0.119|-|ohm/sq|o 2.71E-3|-3.48E-7|-|-|
|M8|W/S=0.4/1.5|RM8L|0.0215|-|ohm/sq|t 3.63E-3|-1.39E-6|n -|-|
|M8|W/S=0.4/0.4|RM8S|0.0218|-|ohm/sq|i 3.63E-3|-1.39E-6|-|-|
|M8|W/S=1.5/0.4|RM8W|0.0227|-|ohm/sq|o 3.63E-3|-1.39E-6|-|-|
|M9|W/S=0.4/1.5|RM9L|0.0215|-|ohm/sq|3.63E-3|n -1.39E-6|-|-|
|M9|W/S=0.4/0.4|RM9S|0.0218|-|ohm/sq|3.63E-3|-1.39E-6|-|-|
|M9|W/S=1.5/0.4|RM9W|0.0227|-|ohm/sq|3.63E-3|C -1.39E-6|-|-|
|M10 APRDL|W/S=3/2|RM10|0.021|-|ohm/sq|3.89E-3|e -1.50E-7|-|-|
|Mx|W/S=0.1/0.5|RMXL|0.0778|-|ohm/sq|2.71E-3|-3.48E-7|n -|-|
|Mx|W/S=0.1/0.1|RMXS|0.1399|-|ohm/sq|2.71E-3|-3.48E-7|t -|-|
|Mx|W/S=0.3/0.13|RMXW|0.119|-|ohm/sq|2.71E-3|-3.48E-7|e -|-|
|Mz|W/S=0.4/1.5|RMZL|0.0215|-|ohm/sq|3.63E-3|-1.39E-6|r -|-|
|Mz|W/S=0.4/0.4|RMZS|0.0218|-|ohm/sq|3.63E-3|-1.39E-6|-|-|
|Mz|W/S=1.5/0.4|RMZW|0.0227|-|ohm/sq|3.63E-3|-1.39E-6|-|-|


-----

Film Valid Width


M1    - 0.160 +0.0512 / -0.0352 Ω/sq 2.65E-03 -2.64E-07 NA NA
M2-7    - 0.140 +0.0420 / -0.0294 Ω/sq 2.71E-03 -3.48E-07 NA NA
M8-9    - 0.022 +0.0044 / -0.0035 Ω/sq 3.63E-03 -1.39E-06 NA NA
M10 (Al RDL)  - 0.021 +0.0042 / -0.0042 Ω/sq 3.89E-03 -1.50E-07 NA NA
RC_N+   - 26 10.4 Ω/ct 9.49E-04 -4.47E-06 NA NA
RC_P+   - 26 10.4 Ω/ct 1.84E-03 6.70E-06 NA NA
RC_PO(N+)  - 20 8 Ω/ct 1.03E-03 1.63E-07 NA NA
RC_PO(P+)  - 20 8 Ω/ct 1.11E-03 4.23E-07 NA NA
RC_VIA1   - 1.5 +1.5 / -1.05 Ω/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA2   - 1.5 +1.5 / -1.05 Ω/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA3   - 1.5 +1.5 / -1.05 Ω/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA4   - 1.5 +1.5 / -1.05 Ω/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA5   - 1.5 +1.5 / -1.05 Ω/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA6   - 1.5 +1.5 / -1.05 Ω/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA7   - 0.22 0.11 Ω/ct 2.48E-03 1.03E-06 NA NA
RC_VIA8   - 0.22 0.11 Ω/ct 2.48E-03 1.03E-06 NA NA
RC_VIA9   - 0.041 0.0205 Ω/ct 3.37E-03 -7.91E-08 NA NA

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 544 of 705
whole or in part without prior written permission of TSMC.

|Film|Valid Width (in µm)|Model Naming|RshMean/Range|Col5|Unit|TC1|TC2|VC1|VC2|
|---|---|---|---|---|---|---|---|---|---|
|M1|-||0.160|+0.0512 / -0.0352|Ω/sq|2.65E-03|-2.64E-07|NA|NA|
|M2-7|-||0.140|+0.0420 / -0.0294|Ω/sq|2.71E-03|-3.48E-07|NA|NA|
|M8-9|-||0.022|+0.0044 / -0.0035|Ω/sq|3.63E-03|-1.39E-06|NA|NA|
|M10 (Al RDL)|-||0.021|+0.0042 / -0.0042|Ω/sq|3.89E-03|-1.50E-07|NA|NA|
|RC_N+|-||26|10.4|Ω/ct|9.49E-04|-4.47E-06|NA|NA|
|RC_P+|-||26|10.4|Ω/ct|1.84E-03|6.70E-06|NA|NA|
|RC_PO(N+)|-||20|8|Ω/ct|1.03E-03|1.63E-07|NA|NA|
|RC_PO(P+)|-||20|8|Ω/ct|1.11E-03|4.23E-07|NA|NA|
|S RC_VIA1|-||1.5|+1.5 / -1.05|Ω/ct|7.82E-04|-2.57E-06|NA|NA|
|h RC_VIA2|T -||1.5|+1.5 / -1.05|Ω/ct|7.82E-04|-2.57E-06|NA|NA|
|a RC_VIA3|-|S|1.5|+1.5 / -1.05|Ω/ct|7.82E-04|-2.57E-06|NA|NA|
|n RC_VIA4|-|M|1.5|+1.5 / -1.05|Ω/ct|7.82E-04|-2.57E-06|NA|NA|
|g RC_VIA5|-|C|1.5|+1.5 / -1.05|Ω/ct|7.82E-04|-2.57E-06|NA|NA|
|RC_VIA6|h -||1.5|+1.5 / -1.05|Ω/ct|7.82E-04|-2.57E-06|NA|NA|
|RC_VIA7|a -||C 0.22|0.11|Ω/ct|2.48E-03|1.03E-06|NA|NA|
|RC_VIA8|i -||o 0.22|0.11|Ω/ct|2.48E-03|1.03E-06|NA|NA|
|RC_VIA9|I -||0.041|n 0.0205|Ω/ct|3.37E-03|-7.91E-08|NA|NA|


-----

###### 12.11.4 CLN65LPG (M1MxMz process, no My/Mr, x=2~7, z=8~9)
 Table 12.11.4: Resistor model table for CLN65LPG


M1 W/S=0.09/0.45 RM1L 0.0868        - ohm/sq 2.65E-3 -2.64E-7        -        M1 W/S=0.09/0.09 RM1S 0.16        - ohm/sq 2.65E-3 -2.64E-7        -        M1 W/S=0.27/0.135 RM1W 0.137         - ohm/sq 2.65E-3 -2.64E-7         -         M2 W/S=0.1/0.5 RM2L 0.0778         - ohm/sq 2.71E-3 -3.48E-7         -         M2 W/S=0.1/0.1 RM2S 0.1399         - ohm/sq 2.71E-3 -3.48E-7         -         M2 W/S=0.3/0.13 RM2W 0.119        - ohm/sq 2.71E-3 -3.48E-7        -        M3 W/S=0.1/0.5 RM3L 0.0778         - ohm/sq 2.71E-3 -3.48E-7         -         M3 W/S=0.1/0.1 RM3S 0.1399         - ohm/sq 2.71E-3 -3.48E-7         -         M3 W/S=0.3/0.13 RM3W 0.119         - ohm/sq 2.71E-3 -3.48E-7         -         M4 W/S=0.1/0.5 RM4L 0.0778         - ohm/sq 2.71E-3 -3.48E-7         -         M4 W/S=0.1/0.1 RM4S 0.1399         - ohm/sq 2.71E-3 -3.48E-7         -         M4 W/S=0.3/0.13 RM4W 0.119        - ohm/sq 2.71E-3 -3.48E-7        -        M5 W/S=0.1/0.5 RM5L 0.0778         - ohm/sq 2.71E-3 -3.48E-7         -         M5 W/S=0.1/0.1 RM5S 0.1399         - ohm/sq 2.71E-3 -3.48E-7         -         M5 W/S=0.3/0.13 RM5W 0.119         - ohm/sq 2.71E-3 -3.48E-7         -         M6 W/S=0.1/0.5 RM6L 0.0778         - ohm/sq 2.71E-3 -3.48E-7         -         M6 W/S=0.1/0.1 RM6S 0.1399         - ohm/sq 2.71E-3 -3.48E-7         -         M6 W/S=0.3/0.13 RM6W 0.119         - ohm/sq 2.71E-3 -3.48E-7         -         M7 W/S=0.1/0.5 RM7L 0.0778         - ohm/sq 2.71E-3 -3.48E-7         -         M7 W/S=0.1/0.1 RM7S 0.1399         - ohm/sq 2.71E-3 -3.48E-7         -         M7 W/S=0.3/0.13 RM7W 0.119         - ohm/sq 2.71E-3 -3.48E-7         -         M8 W/S=0.4/1.5 RM8L 0.0215         - ohm/sq 3.63E-3 -1.39E-6         -         M8 W/S=0.4/0.4 RM8S 0.0218         - ohm/sq 3.63E-3 -1.39E-6         -         M8 W/S=1.5/0.4 RM8W 0.0227         - ohm/sq 3.63E-3 -1.39E-6         -         M9 W/S=0.4/1.5 RM9L 0.0215         - ohm/sq 3.63E-3 -1.39E-6         -         M9 W/S=0.4/0.4 RM9S 0.0218         - ohm/sq 3.63E-3 -1.39E-6         -         M9 W/S=1.5/0.4 RM9W 0.0227         - ohm/sq 3.63E-3 -1.39E-6         -         M10 AP RDL W/S=3/2 RM10 0.021      - ohm/sq 3.89E-3 -1.50E-7      -      Mx W/S=0.1/0.5 RMXL 0.0778         - ohm/sq 2.71E-3 -3.48E-7         -         Mx W/S=0.1/0.1 RMXS 0.1399         - ohm/sq 2.71E-3 -3.48E-7         -         Mx W/S=0.3/0.13 RMXW 0.119         - ohm/sq 2.71E-3 -3.48E-7         -         Mz W/S=0.4/1.5 RMZL 0.0215         - ohm/sq 3.63E-3 -1.39E-6         -         Mz W/S=0.4/0.4 RMZS 0.0218         - ohm/sq 3.63E-3 -1.39E-6         -         Mz W/S=1.5/0.4 RMZW 0.0227         - ohm/sq 3.63E-3 -1.39E-6         -         
The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 545 of 705
whole or in part without prior written permission of TSMC.

|Film|Valid Width (in µm)|Model Naming|Rsh Mean/Range|Col5|Unit|TC1|TC2|VC1|VC2|
|---|---|---|---|---|---|---|---|---|---|
|N+ Poly w/I silicide|W>=2.0|rnpolyl|15.06186 23|-|ohm/sq|0.0018874 44|-6.41E-07|6.54E-07|1.17E-11|
|N+ Poly w/I silicide|0.06<=W<2.0|rnpolys|15.06186 23|-|ohm/sq|0.0021624 97|-7.21E-07|2.63E-08|4.19E-12|
|S P+ Poly w/I silicide|W>=2.0|rppolyl|14.92552 97|-|ohm/sq|0.0022507 08|-9.32E-07|8.25E-07|1.38E-11|
|h P+ Poly w/I silicide|T 0.06<=W<2.0|rppolys|14.92552 97|-|ohm/sq|0.0023718 57|-6.16E-07|8.54E-08|4.18E-12|
|a N+ diff. W/I silicide|S M W>=2.0|rnodl|15.52195 217|-|ohm/sq|0.0019054 63|-5.99E-07|-5.30E-08|3.23E-12|
|n g N+ diff. W/I silicide|C 0.08<=W<2.0|rnods|15.52195 217|-|ohm/sq|0.0021720 12|-5.47E-07|4.83E-08|9.73E-13|
|h P+ diff. W/I silicide|W>=2.0|rpodl|14.55118 032|-|ohm/sq|0.0021324 22|-9.32E-07|-7.28E-09|3.46E-12|
|a i P+ diff. W/I silicide|0.08<=W<2.0|C rpods|14.55118 032|-|ohm/sq|0.0023705 63|-7.40E-07|-4.25E-09|1.37E-12|
|N-well under OD|I -|o rnwod|n 326.8034 772|-|ohm/sq|2.43E-03|9.20E-06|0.0021189 77|0.0005158 43|
|N-well under STI|C -|rnwsti|f 595.1748 i 005|-|ohm/sq|2.02E-03|9.94E-06|0.0038177 35|1.03E-04|
|M1|T W/S=0.09/0.45|RM1L|d 0.0868|-|ohm/sq|2.65E-3|-2.64E-7|-|-|
|M1|W/S=0.09/0.09|RM1S|0.16|-|ohm/sq|2.65E-3|-2.64E-7|-|-|
|M1|e W/S=0.27/0.135|1 RM1W|0.137|e -|ohm/sq|2.65E-3|-2.64E-7|-|-|
|M2|c W/S=0.1/0.5|RM2L|0.0778|n -|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M2|W/S=0.1/0.1|RM2S|2 0.1399|-|t ohm/sq|2.71E-3|-3.48E-7|-|-|
|M2|W/S=0.3/0.13|h RM2W|8 0.119|-|i ohm/sq|2.71E-3|-3.48E-7|-|-|
|M3|W/S=0.1/0.5|. RM3L|0.0778|-|a ohm/sq|2.71E-3|-3.48E-7|-|-|
|M3|1 W/S=0.1/0.1|RM3S|0.1399|5 -|l ohm/sq|2.71E-3|-3.48E-7|-|-|
|M3|0 W/S=0.3/0.13|& RM3W|0.119|7 -|ohm/sq|I 2.71E-3|-3.48E-7|-|-|
|M4|/ W/S=0.1/0.5|RM4L|I 0.0778|2 -|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M4|W/S=0.1/0.1|0 RM4S|n 0.1399|-|ohm/sq|n 2.71E-3|-3.48E-7|-|-|
|M4|W/S=0.3/0.13|RM4W|d 0.119|-|3 ohm/sq|f 2.71E-3|-3.48E-7|-|-|
|M5|W/S=0.1/0.5|9 RM5L|0.0778|. -|ohm/sq|o 2.71E-3|-3.48E-7|-|-|
|M5|W/S=0.1/0.1|/ RM5S|0.1399|-|ohm/sq|2.71E-3|r -3.48E-7|-|-|
|M5|W/S=0.3/0.13|2 RM5W|0.119|P -|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M6|W/S=0.1/0.5|RM6L|0 0.0778|-|ohm/sq|2.71E-3|m -3.48E-7|-|-|
|M6|W/S=0.1/0.1|RM6S|0.1399|r -|ohm/sq|2.71E-3|a -3.48E-7|-|-|
|M6|W/S=0.3/0.13|RM6W|1 0.119|-|o ohm/sq|2.71E-3|-3.48E-7|-|-|
|M7|W/S=0.1/0.5|RM7L|2 0.0778|-|ohm/sq|2.71E-3|-3.48E-7|t i -|-|
|M7|W/S=0.1/0.1|RM7S|0.1399|-|m ohm/sq|2.71E-3|-3.48E-7|o -|-|
|M7|W/S=0.3/0.13|RM7W|0.119|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M8|W/S=0.4/1.5|RM8L|0.0215|-|ohm/sq|o 3.63E-3|-1.39E-6|n -|-|
|M8|W/S=0.4/0.4|RM8S|0.0218|-|ohm/sq|t i 3.63E-3|-1.39E-6|-|-|
|M8|W/S=1.5/0.4|RM8W|0.0227|-|ohm/sq|3.63E-3|-1.39E-6|-|-|
|M9|W/S=0.4/1.5|RM9L|0.0215|-|ohm/sq|o 3.63E-3|-1.39E-6|-|-|
|M9|W/S=0.4/0.4|RM9S|0.0218|-|ohm/sq|3.63E-3|n -1.39E-6|-|-|
|M9|W/S=1.5/0.4|RM9W|0.0227|-|ohm/sq|3.63E-3|-1.39E-6|-|-|
|M10 AP RDL|W/S=3/2|RM10|0.021|-|ohm/sq|3.89E-3|C -1.50E-7|-|-|
|Mx|W/S=0.1/0.5|RMXL|0.0778|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|Mx|W/S=0.1/0.1|RMXS|0.1399|-|ohm/sq|2.71E-3|-3.48E-7|e -|-|
|Mx|W/S=0.3/0.13|RMXW|0.119|-|ohm/sq|2.71E-3|-3.48E-7|n -|-|
|Mz|W/S=0.4/1.5|RMZL|0.0215|-|ohm/sq|3.63E-3|-1.39E-6|-|-|
|Mz|W/S=0.4/0.4|RMZS|0.0218|-|ohm/sq|3.63E-3|-1.39E-6|t -|-|
|Mz|W/S=1.5/0.4|RMZW|0.0227|-|ohm/sq|3.63E-3|-1.39E-6|e -|-|


-----

Film Valid Width Model RshMean/Range Unit TC1 TC2 VC1 VC2

(in µm) Naming

M1     - 0.160 +0.0512 / -0.0352 Ohm/sq [2.65E-03 -2.64E-07 ] NA NA
M2-7     - 0.140 +0.0420 / -0.0294 [Ohm/sq ] [2.71E-03 -3.48E-07 ] NA NA
M8-9     - 0.022 +0.0044 / -0.0035 [Ohm/sq ] [3.63E-03 -1.39E-06 ] NA NA
M10 (AP RDL)   - 0.021 +0.0042 / -0.0042 [Ohm/sq ] [3.89E-03 -1.50E-07 ] NA NA
RC_N+    - 26 10.4 Ohm/ct 9.49E-04 -4.47E-06 NA NA
RC_P+    - 26 10.4 Ohm/ct 1.84E-03 6.70E-06 NA NA
RC_PO(N+)   - 20 8.0 Ohm/ct 1.03E-03 1.63E-07 NA NA
RC_PO(P+)   - 20 8.0 Ohm/ct 1.11E-03 4.23E-07 NA NA
RC_VIA1   - 1.5 +1.5 / -1.05 Ohm/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA2   - 1.5 +1.5 / -1.05 Ohm/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA3   - 1.5 +1.5 / -1.05 Ohm/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA4   - 1.5 +1.5 / -1.05 Ohm/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA5   - 1.5 +1.5 / -1.05 Ohm/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA6   - 1.5 +1.5 / -1.05 Ohm/ct 7.82E-04 -2.57E-06 NA NA
RC_VIA7   - 0.22 0.11 Ohm/ct 2.48E-03 1.03E-06 NA NA
RC_VIA8   - 0.22 0.11 Ohm/ct 2.48E-03 1.03E-06 NA NA
RC_VIA9   - 0.041 0.0205 Ohm/ct 3.37E-03 -7.91E-08 NA NA

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 546 of 705
whole or in part without prior written permission of TSMC.

|Film|Valid Width (in µm)|Model Naming|RshMean/Range|Col5|Unit|TC1|TC2|VC1|VC2|
|---|---|---|---|---|---|---|---|---|---|
|M1|-||0.160|+0.0512 / -0.0352|Ohm/sq|2.65E-03|-2.64E-07|NA|NA|
|M2-7|-||0.140|+0.0420 / -0.0294|Ohm/sq|2.71E-03|-3.48E-07|NA|NA|
|M8-9|-||0.022|+0.0044 / -0.0035|Ohm/sq|3.63E-03|-1.39E-06|NA|NA|
|M10 (AP RDL)|-||0.021|+0.0042 / -0.0042|Ohm/sq|3.89E-03|-1.50E-07|NA|NA|
|RC_N+|-||26|10.4|Ohm/ct|9.49E-04|-4.47E-06|NA|NA|
|RC_P+|-||26|10.4|Ohm/ct|1.84E-03|6.70E-06|NA|NA|
|RC_PO(N+)|-||20|8.0|Ohm/ct|1.03E-03|1.63E-07|NA|NA|
|RC_PO(P+)|-||20|8.0|Ohm/ct|1.11E-03|4.23E-07|NA|NA|
|S RC_VIA1|-||1.5|+1.5 / -1.05|Ohm/ct|7.82E-04|-2.57E-06|NA|NA|
|h RC_VIA2|T -||1.5|+1.5 / -1.05|Ohm/ct|7.82E-04|-2.57E-06|NA|NA|
|a RC_VIA3|-|S|1.5|+1.5 / -1.05|Ohm/ct|7.82E-04|-2.57E-06|NA|NA|
|n RC_VIA4|-|M|1.5|+1.5 / -1.05|Ohm/ct|7.82E-04|-2.57E-06|NA|NA|
|g RC_VIA5|-|C|1.5|+1.5 / -1.05|Ohm/ct|7.82E-04|-2.57E-06|NA|NA|
|h RC_VIA6|-||1.5|+1.5 / -1.05|Ohm/ct|7.82E-04|-2.57E-06|NA|NA|
|RC_VIA7|a -||C 0.22|0.11|Ohm/ct|2.48E-03|1.03E-06|NA|NA|
|RC_VIA8|i -||o 0.22|0.11|Ohm/ct|2.48E-03|1.03E-06|NA|NA|
|RC_VIA9|I -||n 0.041|0.0205|Ohm/ct|3.37E-03|-7.91E-08|NA|NA|


-----

###### 12.11.5 CLN65ULP 
 Table 12.11.5: Resistor model table for CLN65ULP

|Film|Valid Width (in µm)|Model Naming|Rsh Mean/Range|Col5|Unit|TC1|TC2|VC1|VC2|
|---|---|---|---|---|---|---|---|---|---|
|N+ Poly w/I silicide|W>=2.0|rnpolyl|15.06186|-|ohm/sq|0.0018874|-6.41E-07|6.54E-07|1.17E-11|
|N+ Poly w/I silicide|0.06<=W<2.0|rnpolys|15.06186|-|ohm/sq|0.0021624|-7.21E-07|2.63E-08|4.19E-12|
|P+ Poly w/I silicide|W>=2.0|rppolyl|14.92552|-|ohm/sq|0.0022507|-9.32E-07|8.25E-07|1.38E-11|
|P+ Poly w/I silicide|0.06<=W<2.0|rppolys|14.92552|-|ohm/sq|0.0023718|-6.16E-07|8.54E-08|4.18E-12|
|S N+ diff. W/I silicide|W>=2.0|rnodl|15.52195|-|ohm/sq|0.0019054|-5.99E-07|-5.30E-08|3.23E-12|
|N+ diff. W/I silicide|T 0.08<=W<2.0|rnods|15.52195|-|ohm/sq|0.0021720|-5.47E-07|4.83E-08|9.73E-13|
|h P+ diff. W/I silicide|S W>=2.0|rpodl|14.55118|-|ohm/sq|0.0021324|-9.32E-07|-7.28E-09|3.46E-12|
|a P+ diff. W/I silicide|M 0.08<=W<2.0|rpods|14.55118|-|ohm/sq|0.0023705|-7.40E-07|-4.25E-09|1.37E-12|
|n N-well under OD|-|rnwod|326.8034|-|ohm/sq|2.43E-03|9.20E-06|0.0021189|0.000515843|
|g N-well under STI|-|C rnwsti|595.1748|-|ohm/sq|2.02E-03|9.94E-06|0.0038177|1.03E-04|
|h M1|W/S=0.09/0.45|C RM1L|0.0868|-|ohm/sq|2.65E-3|-2.64E-7|-|-|
|a M1|i W/S=0.09/0.09|RM1S|o 0.16|-|ohm/sq|2.65E-3|-2.64E-7|-|-|
|M1|I W/S=0.27/0.135|RM1W|n 0.137|-|ohm/sq|2.65E-3|-2.64E-7|-|-|
|M2|C W/S=0.1/0.5|RM2L|f 0.0778|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M2|W/S=0.1/0.1|RM2S|i 0.1399|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M2|T W/S=0.3/0.13|RM2W|0.119|d -|ohm/sq|2.71E-3|-3.48E-7|-|-|
|M3|W/S=0.1/0.5|e RM3L|1 0.0778|e -|n ohm/sq|2.71E-3|-3.48E-7|-|-|
|M3|W/S=0.1/0.1|c h RM3S|2 0.1399|-|t ohm/sq|2.71E-3|-3.48E-7|-|-|
|M3|W/S=0.3/0.13|. RM3W|8 0.119|-|i a ohm/sq|2.71E-3|-3.48E-7|-|-|
|M4|1 W/S=0.1/0.5|RM4L|0.0778|5 -|ohm/sq|l 2.71E-3|-3.48E-7|-|-|
|M4|W/S=0.1/0.1|0 RM4S|& I 0.1399|7 -|ohm/sq|I 2.71E-3|-3.48E-7|-|-|
|M4|W/S=0.3/0.13|/ 0 RM4W|n 0.119|-|2 ohm/sq|n 2.71E-3|-3.48E-7|-|-|
|M5|W/S=0.1/0.5|9 RM5L|0.0778|d -|3 ohm/sq|f 2.71E-3|o -3.48E-7|-|-|
|M5|W/S=0.1/0.1|/ RM5S|0.1399|. -|ohm/sq|2.71E-3|r -3.48E-7|-|-|
|M5|W/S=0.3/0.13|RM5W|2 0.119|P -|ohm/sq|2.71E-3|m -3.48E-7|-|-|
|M6|W/S=0.1/0.5|RM6L|0 0.0778|-|r ohm/sq|2.71E-3|-3.48E-7|-|-|
|M6|W/S=0.1/0.1|RM6S|1 0.1399|-|o ohm/sq|2.71E-3|-3.48E-7|a t -|-|
|M6|W/S=0.3/0.13|RM6W|0.119|2 -|ohm/sq|m 2.71E-3|-3.48E-7|i -|-|
|M7|W/S=0.1/0.5|RM7L|0.0778|-|ohm/sq|o 2.71E-3|-3.48E-7|o -|-|
|M7|W/S=0.1/0.1|RM7S|0.1399|-|ohm/sq|t 2.71E-3|-3.48E-7|-|n -|
|M7|W/S=0.3/0.13|RM7W|0.119|-|ohm/sq|i 2.71E-3|o -3.48E-7|-|-|
|M8|W/S=0.4/1.5|RM8L|0.0215|-|ohm/sq|3.63E-3|n -1.39E-6|-|-|
|M8|W/S=0.4/0.4|RM8S|0.0218|-|ohm/sq|3.63E-3|-1.39E-6|-|-|
|M8|W/S=1.5/0.4|RM8W|0.0227|-|ohm/sq|3.63E-3|C -1.39E-6|-|-|
|M9|W/S=0.4/1.5|RM9L|0.0215|-|ohm/sq|3.63E-3|-1.39E-6|e -|-|
|M9|W/S=0.4/0.4|RM9S|0.0218|-|ohm/sq|3.63E-3|-1.39E-6|n -|-|
|M9|W/S=1.5/0.4|RM9W|0.0227|-|ohm/sq|3.63E-3|-1.39E-6|t -|-|
|M10 AL RDL|W/S=3/2|RM10|0.021|-|ohm/sq|3.89E-3|-1.50E-7|-|e r -|
|Mx|W/S=0.1/0.5|RMXL|0.0778|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|Mx|W/S=0.1/0.1|RMXS|0.1399|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|Mx|W/S=0.3/0.13|RMXW|0.119|-|ohm/sq|2.71E-3|-3.48E-7|-|-|
|My|W/S=0.2/1|RMYL|0.0326|-|ohm/sq|3.335e-3|-1.142e-7|||
|My|W/S=0.2/0.2|RMYS|0.0380|-|ohm/sq|3.335e-3|-1.142e-7|||
|My|W/S=0.6/0.3|RMYW|0.0365|-|ohm/sq|3.335e-3|-1.142e-7|||
|Mz|W/S=0.4/1.5|RMZL|0.0215|-|ohm/sq|3.63E-3|-1.39E-6|-|-|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 547 of 705
whole or in part without prior written permission of TSMC.


-----

Mt RMT 0.005 ohm/sq 3.41E-03 3.69E-06

###### Film Valid Width Model RshMean/Range Unit TC1 TC2 VC1 VC2

(in µm) Naming

M1  - 0.160 +0.0512 / -0.0352 Ohm/sq 2.65E- -2.64E-07 NA NA
M2-7  - 0.140 +0.0420 / -0.0294 [Ohm/sq ] 2.71E- -3.48E-07 NA NA
M8-9  - 0.022 +0.0044 / -0.0035 [Ohm/sq ] 3.63E- -1.39E-06 NA NA
M10 (Al RDL)  - 0.021 +0.0042 / -0.0042 [Ohm/sq ] 3.89E- -1.50E-07 NA NA
RC_N+  - 26 10.4 Ohm/ct 9.49E- -4.47E-06 NA NA
RC_P+  - 26 10.4 Ohm/ct 1.84E- 6.70E-06 NA NA
RC_PO(N+)  - 20 8.0 Ohm/ct 1.03E- 1.63E-07 NA NA
RC_PO(P+)  - 20 8.0 Ohm/ct 1.11E- 4.23E-07 NA NA
RC_VIA1  - 1.5 +1.5 / -1.05 Ohm/ct 7.82E- -2.57E-06 NA NA
RC_VIA2  - 1.5 +1.5 / -1.05 Ohm/ct 7.82E- -2.57E-06 NA NA
RC_VIA3  - 1.5 +1.5 / -1.05 Ohm/ct 7.82E- -2.57E-06 NA NA
RC_VIA4  - 1.5 +1.5 / -1.05 Ohm/ct 7.82E- -2.57E-06 NA NA
RC_VIA5  - 1.5 +1.5 / -1.05 Ohm/ct 7.82E- -2.57E-06 NA NA
RC_VIA6  - 1.5 +1.5 / -1.05 Ohm/ct 7.82E- -2.57E-06 NA NA
RC_VIA7  - 0.22 0.11 Ohm/ct 2.48E- 1.03E-06 NA NA
RC_VIA8  - 0.22 0.11 Ohm/ct 2.48E- 1.03E-06 NA NA
RC_VIA9  - 0.041 0.0205 Ohm/ct 3.37E- -7.91E-08 NA NA

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 548 of 705
whole or in part without prior written permission of TSMC.

|Film|Valid Width (in µm)|Model Naming|Rsh Mean/Range|Col5|Unit|TC1|TC2|VC1|VC2|
|---|---|---|---|---|---|---|---|---|---|
|Mz|W/S=0.4/0.4|RMZS|0.0218|-|ohm/sq|3.63E-3|-1.39E-6|-|-|
|Mz|W/S=1.5/0.4|RMZW|0.0227|-|ohm/sq|3.63E-3|-1.39E-6|-|-|
|Mr|W/S=0.5/1.2|RMRL|0.0145|-|ohm/sq|3.27E-03|-3.88E-06|-|-|
|Mr|W/S=0.5/0.5|RMRS|0.0147|-|ohm/sq|3.27E-03|-3.88E-06|-|-|
|Mr|W/S=1.2/0.5|RMRW|0.0178|-|ohm/sq|3.27E-03|-3.88E-06|-|-|
|MAP|W/S=3/2|RMAP|0.021||ohm/sq|3.89E-03|-1.5E-07|||
|MAP_UT|W/S=3/2|RMAP_UT|0.011||ohm/sq|3.89E-03|-1.5E-07|||
|Mt||RMT|0.005||ohm/sq|3.41E-03|3.69E-06|||

|S Film h|T Valid Width (in µm)|Model S Naming|RshMean/Range|Col5|Unit|TC1|TC2|VC1|VC2|
|---|---|---|---|---|---|---|---|---|---|
|a M1|-||0.160|+0.0512 / -0.0352|Ohm/sq|2.65E-|-2.64E-07|NA|NA|
|n M2-7|-|M|0.140|+0.0420 / -0.0294|Ohm/sq|2.71E-|-3.48E-07|NA|NA|
|g M8-9|-|C|0.022|+0.0044 / -0.0035|Ohm/sq|3.63E-|-1.39E-06|NA|NA|
|h M10 (Al RDL)|-||0.021|+0.0042 / -0.0042|Ohm/sq|3.89E-|-1.50E-07|NA|NA|
|RC_N+|a -||C 26|10.4|Ohm/ct|9.49E-|-4.47E-06|NA|NA|
|RC_P+|i I -||o 26|10.4|Ohm/ct|1.84E-|6.70E-06|NA|NA|
|RC_PO(N+)|C -||n 20|8.0|Ohm/ct|1.03E-|1.63E-07|NA|NA|
|RC_PO(P+)|-||20|f i 8.0|Ohm/ct|1.11E-|4.23E-07|NA|NA|
|RC_VIA1|-|T|1.5|d +1.5 / -1.05|Ohm/ct|7.82E-|-2.57E-06|NA|NA|
|RC_VIA2|-|e|1 1.5|e +1.5 / -1.05|Ohm/ct|7.82E-|-2.57E-06|NA|NA|
|RC_VIA3|-|c|1.5|n 2 +1.5 / -1.05|Ohm/ct|7.82E-|-2.57E-06|NA|NA|
|RC_VIA4|-||h . 1.5|8 +1.5 / -1.05|t i Ohm/ct|7.82E-|-2.57E-06|NA|NA|
|RC_VIA5|-|1|1.5|5 +1.5 / -1.05|a l Ohm/ct|7.82E-|-2.57E-06|NA|NA|
|RC_VIA6|-|0|& 1.5|7 +1.5 / -1.05|I Ohm/ct|7.82E-|-2.57E-06|NA|NA|
|RC_VIA7|-|/|I 0.22|2 n 0.11|Ohm/ct|n 2.48E-|1.03E-06|NA|NA|
|RC_VIA8|-||0 0.22|d 0.11|3 Ohm/ct|f 2.48E-|1.03E-06|NA|NA|
|RC_VIA9|-||9 / 0.041|. 0.0205|Ohm/ct|o 3.37E-|r -7.91E-08|NA|NA|


-----

###### 12.11.6 CLN55GP (M1MxMz process, no My/Mr, x=2~7, z=8~9)
 Table 12.11.6: Resistor model table for CLN55GP


Rsh 262.16 ohm/sq 2.33E-09 0.011 1.05E-06 -4.95E-04 1.29E-03 3.50E-06
rpodwo P+OD w/o silicide resistor
Rend0 5.82E-07 ohm.m                - -0.2064 1.43E+03 -0.9821 6.55E-03 1.97E-05
rnpolyw N+POLY w/o silicide Rsh 139.16 ohm/sq 4.32E-08 0.7198 4.84E-05 2.9624 1.35E-04 1.43E-06
o resistor Rend0 1.24E-06 ohm.m   - -0.2757 1.24E+04 -0.4189 -1.19E-03 -7.31E-06
rppolyw P+POLY w/o silicide Rsh 781.46 ohm/sq 5.01E-08 0.0489 -4.55E-06 2.3171 -4.23E-04 3.53E-06
o resistor Rend0 1.08E-06 ohm.m   - 2.03E-01 20.6378 0.6691 -4.57E-04 8.24E-07

P+POLY silicide resistor
ohm/sq

rppolyl (W>=1.8um) Rsh 16.19 -1.56E-08 5.99E-07 1.58E-11 - 0.002236 1.87E-07

P+POLY silicide resistor
ohm/sq

rppolys (W<1.8um) Rsh 16.19 -1.56E-08 3.40E-06 -2.23E-11 - 0.003822 4.95E-06

N+POLY silicide resistor
ohm/sq

rnpolyl (W>=1.8um) Rsh 15.96 -1.05E-08 6.92E-08 6.40E-12 - 0.001794 -1.93E-07


N+OD silicide resistor
ohm/sq
(W>=1.8um) Rsh 16.48 -3.80E-08 4.92E-08 2.59E-12   - 0.002056 -6.48E-07


P+OD silicide resistor
ohm/sq

rpodl (W>=1.8um) Rsh 15.73 -3.92E-08 4.56E-08 3.09E-12 - 0.002355 -2.05E-06

P+OD silicide resistor
ohm/sq

rpods (W<1.8um) Rsh 15.73 -3.92E-08 -2.01E-08 2.50E-12 - 0.008712 -5.57E-05

rnwod N-Well under OD resistor Rsh 330.6 ohm/sq 0.189u 0.003416 0.000291 - 2.82E-03 9.88E-06
rnwsti N-well under STI resistor Rsh 605 ohm/sq 0.27u 0.004694 8.15E-05 - 2.02E-03 1.02E-05


Metal 1 with
ohm/sq
rm1l W/S=0.081/0.405 Rsh 0.0934 0 0 0 - 2.47E-03 -2.55E-07

Metal 1 with
ohm/sq

rm1s W/S=0.081/0.081 Rsh 0.1892 0 0 0 - 2.47E-03 -2.55E-07


Metal 1 with
ohm/sq

rm1w W/S=0.243/0.122 Rsh 0.1564 0 0 0 - 2.47E-03 -2.55E-07

rm2l Metal 2with W/S=0.09/0.45 Rsh 0.0851 ohm/sq 0 0 0  - 2.54E-03 -2.75E-07
rm2s Metal 2 with W/S=0.09/0.09 Rsh 0.1667 ohm/sq 0 0 0  - 2.54E-03 -2.75E-07

Metal 2 with
ohm/sq

rm2w W/S=0.27/0.117 Rsh 0.1272 0 0 0 - 2.54E-03 -2.75E-07

rm3l Metal 3 with W/S=0.09/0.45 Rsh 0.0851 ohm/sq 0 0 0  - 2.54E-03 -2.75E-07
rm3s Metal 3 with W/S=0.09/0.09 Rsh 0.1667 ohm/sq 0 0 0  - 2.54E-03 -2.75E-07

Metal 3 with
ohm/sq

rm3w W/S=0.27/0.117 Rsh 0.1272 0 0 0 - 2.54E-03 -2.75E-07

rm4l Metal 4 with W/S=0.09/0.45 Rsh 0.0851 ohm/sq 0 0 0  - 2.54E-03 -2.75E-07
rm4s Metal 4 with W/S=0.09/0.09 Rsh 0.1667 ohm/sq 0 0 0  - 2.54E-03 -2.75E-07

Metal 4 with
ohm/sq

rm4w W/S=0.27/0.117 Rsh 0.1272 0 0 0 - 2.54E-03 -2.75E-07

rm5l Metal 5 with W/S=0.09/0.45 Rsh 0.0851 ohm/sq 0 0 0  - 2.54E-03 -2.75E-07
rm5s Metal 5 with W/S=0.09/0.09 Rsh 0.1667 ohm/sq 0 0 0  - 2.54E-03 -2.75E-07

Metal 5 with
ohm/sq

rm5w W/S=0.27/0.117 Rsh 0.1272 0 0 0 - 2.54E-03 -2.75E-07

rm6l Metal 6 with W/S=0.09/0.45 Rsh 0.0851 ohm/sq 0 0 0  - 2.54E-03 -2.75E-07
rm6s Metal 6 with W/S=0.09/0.09 Rsh 0.1667 ohm/sq 0 0 0  - 2.54E-03 -2.75E-07

Metal 6 with
ohm/sq

rm6w W/S=0.27/0.117 Rsh 0.1272 0 0 0 - 2.54E-03 -2.75E-07

rm7l Metal 7 with W/S=0.09/0.45 Rsh 0.0851 ohm/sq 0 0 0  - 2.54E-03 -2.75E-07
rm7s Metal 7 with W/S=0.09/0.09 Rsh 0.1667 ohm/sq 0 0 0  - 2.54E-03 -2.75E-07

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 549 of 705
whole or in part without prior written permission of TSMC.

|Name|Structure|Type|TypeVal|Unit|dw|VC1|VC2|VC3|TC1|TC2|
|---|---|---|---|---|---|---|---|---|---|---|
|rnodwo|N+OD w/o silicide resistor|Rsh|107.87|ohm/sq|1.09E-09|5.09E-02|1.51E-06|-1.54E-06|1.66E-03|1.63E-06|
|||Rend0|3.03E-07|ohm.m|-|-0.0655|2.53E+03|0.427|-2.09E-04|2.58E-05|
|rpodwo|P+OD w/o silicide resistor|Rsh|262.16|ohm/sq|2.33E-09|0.011|1.05E-06|-4.95E-04|1.29E-03|3.50E-06|
|||Rend0|5.82E-07|ohm.m|-|-0.2064|1.43E+03|-0.9821|6.55E-03|1.97E-05|
|S rnpolyw h o|T N+POLY w/o silicide resistor|Rsh|139.16|ohm/sq|4.32E-08|0.7198|4.84E-05|2.9624|1.35E-04|1.43E-06|
|||Rend0|1.24E-06|ohm.m|-|-0.2757|1.24E+04|-0.4189|-1.19E-03|-7.31E-06|
|rppolyw o|a P+POLY w/o silicide resistor|S Rsh|781.46|ohm/sq|5.01E-08|0.0489|-4.55E-06|2.3171|-4.23E-04|3.53E-06|
|||M Rend0|1.08E-06|ohm.m|-|2.03E-01|20.6378|0.6691|-4.57E-04|8.24E-07|
|rppolyl|n g P+POLY silicide resistor (W>=1.8um)|Rsh|C 16.19|ohm/sq|-1.56E-08|5.99E-07|1.58E-11|-|0.002236|1.87E-07|
|rppolys|h P+POLY silicide resistor (W<1.8um)|Rsh|C 16.19|ohm/sq|-1.56E-08|3.40E-06|-2.23E-11|-|0.003822|4.95E-06|
|rnpolyl|a i N+POLY silicide resistor (W>=1.8um)|Rsh|15.96|o ohm/sq|-1.05E-08|6.92E-08|6.40E-12|-|0.001794|-1.93E-07|
|rnpolys|I C N+POLY silicide resistor (W<1.8um)|Rsh|15.96|n f ohm/sq|-1.05E-08|2.34E-06|-1.20E-11|-|0.002864|1.69E-06|
|rnodl|N+OD silicide resistor (W>=1.8um)|T Rsh|16.48|i ohm/sq|d -3.80E-08|4.92E-08|2.59E-12|-|0.002056|-6.48E-07|
|rnods|N+OD silicide resistor (W<1.8um)|e Rsh|16.48|1 ohm/sq|e -3.80E-08|-3.28E-08|1.63E-12|-|0.015908|6.37E-05|
|rpodl|P+OD silicide resistor (W>=1.8um)|Rsh|c h 15.73|2 8 ohm/sq|n t -3.92E-08|i 4.56E-08|3.09E-12|-|0.002355|-2.05E-06|
|rpods|P+OD silicide resistor (W<1.8um)|1 Rsh|. 15.73|ohm/sq|5 -3.92E-08|a l -2.01E-08|2.50E-12|-|0.008712|-5.57E-05|
|rnwod|N-Well under OD resistor|0 Rsh|330.6|& I ohm/sq|7 0.189u|I 0.003416|0.000291|-|2.82E-03|9.88E-06|
|rnwsti|N-well under STI resistor|Rsh|/ 605|n ohm/sq|2 0.27u|0.004694|n 8.15E-05|-|2.02E-03|1.02E-05|
|rm1l|Metal 1 with W/S=0.081/0.405|Rsh|0 9 0.0934|ohm/sq|d 0|3 0|f o 0|-|2.47E-03|-2.55E-07|
|rm1s|Metal 1 with W/S=0.081/0.081|Rsh|/ 0.1892|2 ohm/sq|. P 0|0|r 0|-|2.47E-03|-2.55E-07|
|rm1w|Metal 1 with W/S=0.243/0.122|Rsh|0.1564|0 1 ohm/sq|r 0|0|0|m a -|2.47E-03|-2.55E-07|
|rm2l|Metal 2with W/S=0.09/0.45|Rsh|0.0851|ohm/sq|2 0|o 0|0|t -|2.54E-03|-2.75E-07|
|rm2s|Metal 2 with W/S=0.09/0.09|Rsh|0.1667|ohm/sq|0|m 0|0|i -|o 2.54E-03|-2.75E-07|
|rm2w|Metal 2 with W/S=0.27/0.117|Rsh|0.1272|ohm/sq|0|o 0|0|-|n 2.54E-03|-2.75E-07|
|rm3l|Metal 3 with W/S=0.09/0.45|Rsh|0.0851|ohm/sq|0|0|t i 0|-|2.54E-03|-2.75E-07|
|rm3s|Metal 3 with W/S=0.09/0.09|Rsh|0.1667|ohm/sq|0|0|o 0|-|2.54E-03|-2.75E-07|
|rm3w|Metal 3 with W/S=0.27/0.117|Rsh|0.1272|ohm/sq|0|0|n 0|-|2.54E-03|-2.75E-07|
|rm4l|Metal 4 with W/S=0.09/0.45|Rsh|0.0851|ohm/sq|0|0|0|C -|2.54E-03|-2.75E-07|
|rm4s|Metal 4 with W/S=0.09/0.09|Rsh|0.1667|ohm/sq|0|0|0|e -|2.54E-03|-2.75E-07|
|rm4w|Metal 4 with W/S=0.27/0.117|Rsh|0.1272|ohm/sq|0|0|0|n -|2.54E-03|-2.75E-07|
|rm5l|Metal 5 with W/S=0.09/0.45|Rsh|0.0851|ohm/sq|0|0|0|-|t e 2.54E-03|-2.75E-07|
|rm5s|Metal 5 with W/S=0.09/0.09|Rsh|0.1667|ohm/sq|0|0|0|-|r 2.54E-03|-2.75E-07|
|rm5w|Metal 5 with W/S=0.27/0.117|Rsh|0.1272|ohm/sq|0|0|0|-|2.54E-03|-2.75E-07|
|rm6l|Metal 6 with W/S=0.09/0.45|Rsh|0.0851|ohm/sq|0|0|0|-|2.54E-03|-2.75E-07|
|rm6s|Metal 6 with W/S=0.09/0.09|Rsh|0.1667|ohm/sq|0|0|0|-|2.54E-03|-2.75E-07|
|rm6w|Metal 6 with W/S=0.27/0.117|Rsh|0.1272|ohm/sq|0|0|0|-|2.54E-03|-2.75E-07|
|rm7l|Metal 7 with W/S=0.09/0.45|Rsh|0.0851|ohm/sq|0|0|0|-|2.54E-03|-2.75E-07|
|rm7s|Metal 7 with W/S=0.09/0.09|Rsh|0.1667|ohm/sq|0|0|0|-|2.54E-03|-2.75E-07|


-----

Metal 7 with
ohm/sq

rm7w W/S=0.27/0.117 Rsh 0.1272 0 0 0 - 2.54E-03 -2.75E-07

rm8l Metal 8 with W/S=0.36/1.35 Rsh 0.022 ohm/sq 0 0 0  - 3.64E-03 -1.38E-06
rm8s Metal 8 with W/S=0.36/0.36 Rsh 0.0221 ohm/sq 0 0 0  - 3.64E-03 -1.38E-06
rm8w Metal 8 with W/S=1.35/0.36 Rsh 0.0237 ohm/sq 0 0 0 - 3.64E-03 -1.38E-06
rm9l Metal 9 with W/S=0.36/1.35 Rsh 0.022 ohm/sq 0 0 0  - 3.64E-03 -1.38E-06
rm9s Metal 9 with W/S=0.36/0.36 Rsh 0.0221 ohm/sq 0 0 0  - 3.64E-03 -1.38E-06
rm9w Metal 9 with W/S=1.35/0.36 Rsh 0.0237 ohm/sq 0 0 0 - 3.64E-03 -1.38E-06

Metal 10 (AL_RDL) with
ohm/sq

rm10 W/S=2.7/1.8 Rsh 0.021 0 0 0  - 3.89E-03 -1.50E-07

rmxl Metal x with W/S=0.09/0.45 Rsh 0.0851 ohm/sq 0 0 0  - 2.54E-03 -2.75E-07
rmxs Metal x with W/S=0.09/0.09 Rsh 0.1667 ohm/sq 0 0 0  - 2.54E-03 -2.75E-07

Metal x with
ohm/sq

rmxw W/S=0.27/0.117 Rsh 0.1272 0 0 0 - 2.54E-03 -2.75E-07

rmzl Metal z with W/S=0.36/1.35 Rsh 0.022 ohm/sq 0 0 0  - 3.64E-03 -1.38E-06
rmzs Metal z with W/S=0.36/0.36 Rsh 0.0221 ohm/sq 0 0 0  - 3.64E-03 -1.38E-06
rmzw Metal z with W/S=1.35/0.36 Rsh 0.0237 ohm/sq 0 0 0 - 3.64E-03 -1.38E-06

   - RC_N+ 30 ohm/ct 0 0 0    - 1.20E-03 -3.81E-07

   - RC_P+ 30 ohm/ct 0 0 0    - 1.30E-03 -5.83E-07

   - RC_PO(N+) 22 ohm/ct 0 0 0    - 1.24E-03 -4.11E-07

   - RC_PO(P+) 22 ohm/ct 0 0 0    - 1.41E-03 -4.15E-07

   - RC_VIA9 0.041 ohm/ct 0 0 0    - 3.37E-03 -7.91E-08

   - RC_VIA8 0.24 ohm/ct 0 0 0    - 2.69E-03 -1.97E-06

   - RC_VIA7 0.24 ohm/ct 0 0 0    - 2.69E-03 -1.97E-06

   - RC_VIA6 2.5 ohm/ct 0 0 0    - 1.20E-03 -7.73E-06

   - RC_VIA5 2.5 ohm/ct 0 0 0    - 1.20E-03 -7.73E-06

   - RC_VIA4 2.5 ohm/ct 0 0 0    - 1.20E-03 -7.73E-06

   - RC_VIA3 2.5 ohm/ct 0 0 0    - 1.20E-03 -7.73E-06

   - RC_VIA2 2.5 ohm/ct 0 0 0    - 1.20E-03 -7.73E-06

   - RC_VIA1 2.5 ohm/ct 0 0 0    - 1.20E-03 -7.73E-06

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 550 of 705
whole or in part without prior written permission of TSMC.

|Name|Structure|Type|TypeVal|Unit|dw|VC1|VC2|VC3|TC1|TC2|
|---|---|---|---|---|---|---|---|---|---|---|
|rm7w|Metal 7 with W/S=0.27/0.117|Rsh|0.1272|ohm/sq|0|0|0|-|2.54E-03|-2.75E-07|
|rm8l|Metal 8 with W/S=0.36/1.35|Rsh|0.022|ohm/sq|0|0|0|-|3.64E-03|-1.38E-06|
|rm8s|Metal 8 with W/S=0.36/0.36|Rsh|0.0221|ohm/sq|0|0|0|-|3.64E-03|-1.38E-06|
|rm8w|Metal 8 with W/S=1.35/0.36|Rsh|0.0237|ohm/sq|0|0|0|-|3.64E-03|-1.38E-06|
|rm9l|Metal 9 with W/S=0.36/1.35|Rsh|0.022|ohm/sq|0|0|0|-|3.64E-03|-1.38E-06|
|rm9s|Metal 9 with W/S=0.36/0.36|Rsh|0.0221|ohm/sq|0|0|0|-|3.64E-03|-1.38E-06|
|rm9w|Metal 9 with W/S=1.35/0.36|Rsh|0.0237|ohm/sq|0|0|0|-|3.64E-03|-1.38E-06|
|rm10|Metal 10 (AL_RDL) with W/S=2.7/1.8|Rsh|0.021|ohm/sq|0|0|0|-|3.89E-03|-1.50E-07|
|rmxl|Metal x with W/S=0.09/0.45|Rsh|0.0851|ohm/sq|0|0|0|-|2.54E-03|-2.75E-07|
|rmxs|Metal x with W/S=0.09/0.09|Rsh|0.1667|ohm/sq|0|0|0|-|2.54E-03|-2.75E-07|
|S h rmxw|T Metal x with W/S=0.27/0.117|Rsh|0.1272|ohm/sq|0|0|0|-|2.54E-03|-2.75E-07|
|rmzl|Metal z with W/S=0.36/1.35|S Rsh|0.022|ohm/sq|0|0|0|-|3.64E-03|-1.38E-06|
|rmzs|a Metal z with W/S=0.36/0.36|M Rsh|0.0221|ohm/sq|0|0|0|-|3.64E-03|-1.38E-06|
|rmzw|n Metal z with W/S=1.35/0.36|Rsh|0.0237|ohm/sq|0|0|0|-|3.64E-03|-1.38E-06|
|-|g RC_N+||C 30|ohm/ct|0|0|0|-|1.20E-03|-3.81E-07|
|-|h RC_P+||30|ohm/ct|0|0|0|-|1.30E-03|-5.83E-07|
|-|a RC_PO(N+)||C 22|ohm/ct|0|0|0|-|1.24E-03|-4.11E-07|
|-|i RC_PO(P+)||22|o ohm/ct|0|0|0|-|1.41E-03|-4.15E-07|
|-|I RC_VIA9||0.041|n ohm/ct|0|0|0|-|3.37E-03|-7.91E-08|
|-|C RC_VIA8||0.24|f ohm/ct|0|0|0|-|2.69E-03|-1.97E-06|
|-|RC_VIA7|T|0.24|i ohm/ct|d 0|0|0|-|2.69E-03|-1.97E-06|
|-|RC_VIA6||2.5|ohm/ct|e 0|0|0|-|1.20E-03|-7.73E-06|
|-|RC_VIA5|e|2.5|1 ohm/ct|0|0|0|-|1.20E-03|-7.73E-06|
|-|RC_VIA4||c 2.5|2 ohm/ct|n t 0|0|0|-|1.20E-03|-7.73E-06|
|-|RC_VIA3||h 2.5|8 ohm/ct|0|i 0|0|-|1.20E-03|-7.73E-06|
|-|RC_VIA2||. 2.5|ohm/ct|5 0|a 0|0|-|1.20E-03|-7.73E-06|
|-|RC_VIA1|1|2.5|& ohm/ct|7 0|l 0|0|-|1.20E-03|-7.73E-06|


-----

###### 12.11.7 CLN55LP (M1MxMz process, no MyMr, x=2~7, z=8~9) Table 12.11.7: Resistor model table for CLN55LP

Name Structure Type TypeVal Unit dw(m) dl(m) VC1 VC2 TC1 TC2

Rsh 119.5 ohm/sq 3.00E-03 0 function of W/L (pls refer to model card)

rnodwo N+OD w/o silicide resistor Rend0 7.90E-06 ohm.m - - function of W/L (pls refer to model card)

Rsh 251 ohm/sq -1.23E-02 0 function of W/L (pls refer to model card)

rpodwo P+OD w/o silicide resistor Rend0 4.60E-06 ohm.m - - function of W/L (pls refer to model card)

Rsh 155.7 ohm/sq 6.00E-02 0 function of W/L (pls refer to model card)

N+POLY w/o silicide

rnpolywo resistor Rend0 1.10E-05 ohm.m  -  - function of W/L (pls refer to model card)

Rsh 726.5 ohm/sq 4.00E-02 0 function of W/L (pls refer to model card)

P+POLY w/o silicide

rppolywo resistor Rend0 1.00E-06 ohm.m  -  - function of W/L (pls refer to model card)

P+POLY silicide resistor pls refer to model
rppolyl (W>=2um) Rsh 13.4598 ohm/sq -2.49E-08  - 0 card 0.00233 -6.88E-07

P+POLY silicide resistor pls refer to model

rppolys (W<2um) Rsh 13.4598 ohm/sq -2.49E-08  - 0 card 0.00233 -6.88E-07

N+POLY silicide resistor pls refer to model
rnpolyl (W>=2um) Rsh 13.3586 ohm/sq -2.36E-08  - 0 card 0.00213 -1.24E-06

N+POLY silicide resistor pls refer to model

rnpolys (W<2um) Rsh 13.3586 ohm/sq -2.36E-08  - 0 card 0.00213 -1.24E-06

N+OD silicide resistor pls refer to model
rnodl (W>=2um) Rsh 13.524 ohm/sq -1.79E-08  - 0 card 0.00222 -1.15E-06

N+OD silicide resistor pls refer to model
rnods (W<2um) Rsh 13.524 ohm/sq -1.79E-08  - 0 card 0.00222 -1.15E-06

P+OD silicide resistor pls refer to model
rpodl (W>=2um) Rsh 13.287 ohm/sq -1.86E-08  - 0 card 0.00224 -1.31E-06

P+OD silicide resistor pls refer to model
rpods (W<2um) Rsh 13.287 ohm/sq -1.86E-08  - 0 card 0.00224 -1.31E-06


Metal 1 with
rm1l W/S=0.09/0.45 Rsh 0.0934 ohm/sq 0  - 0 0 2.47E-03 -2.55E-07

Metal 1 with
rm1s W/S=0.09/0.09 Rsh 0.1892 ohm/sq 0 - 0 0 2.47E-03 -2.55E-07

Metal 1 with
rm1w W/S=0.27/0.136 Rsh 0.1564 ohm/sq 0 - 0 0 2.47E-03 -2.55E-07

rm2l Metal 2with W/S=0.1/0.5 Rsh 0.0851 ohm/sq 0  - 0 0 2.54E-03 -2.75E-07

rm2s Metal 2 with W/S=0.1/0.1 Rsh 0.1667 ohm/sq 0 - 0 0 2.54E-03 -2.75E-07

Metal 2 with
rm2w W/S=0.3/0.13 Rsh 0.1272 ohm/sq 0 - 0 0 2.54E-03 -2.75E-07

rm3l Metal 3 with W/S=0.1/0.5 Rsh 0.0851 ohm/sq 0  - 0 0 2.54E-03 -2.75E-07

rm3s Metal 3 with W/S=0.1/0.1 Rsh 0.1667 ohm/sq 0 - 0 0 2.54E-03 -2.75E-07

Metal 3 with
rm3w W/S=0.3/0.13 Rsh 0.1272 ohm/sq 0 - 0 0 2.54E-03 -2.75E-07

rm4l Metal 4 with W/S=0.1/0.5 Rsh 0.0851 ohm/sq 0  - 0 0 2.54E-03 -2.75E-07

rm4s Metal 4 with W/S=0.1/0.1 Rsh 0.1667 ohm/sq 0 - 0 0 2.54E-03 -2.75E-07

Metal 4 with
rm4w W/S=0.3/0.13 Rsh 0.1272 ohm/sq 0 - 0 0 2.54E-03 -2.75E-07

rm5l Metal 5 with W/S=0.1/0.5 Rsh 0.0851 ohm/sq 0  - 0 0 2.54E-03 -2.75E-07

rm5s Metal 5 with W/S=0.1/0.1 Rsh 0.1667 ohm/sq 0 - 0 0 2.54E-03 -2.75E-07

rm5w Metal 5 with Rsh 0.1272 ohm/sq 0 - 0 0 2.54E-03 -2.75E-07

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 551 of 705
whole or in part without prior written permission of TSMC.

|Name|Structure|Type|TypeVal|Unit|dw(m)|dl(m)|VC1|VC2|TC1|TC2|
|---|---|---|---|---|---|---|---|---|---|---|
|rnodwo|N+OD w/o silicide resistor|Rsh|119.5|ohm/sq|3.00E-03|0|function of W/L (pls refer to model card)||||
|||Rend0|7.90E-06|ohm.m|-|-|function of W/L (pls refer to model card)||||
|S rpodwo|T P+OD w/o silicide resistor|Rsh|251|ohm/sq|-1.23E-02|0|function of W/L (pls refer to model card)||||
|||Rend0|4.60E-06|ohm.m|-|-|function of W/L (pls refer to model card)||||
|h rnpolywo|a N+POLY w/o silicide n resistor|S Rsh|155.7|ohm/sq|6.00E-02|0|function of W/L (pls refer to model card)||||
|||M Rend0|1.10E-05|ohm.m|-|-|function of W/L (pls refer to model card)||||
|rppolywo|g h P+POLY w/o silicide resistor|Rsh|C 726.5|ohm/sq|4.00E-02|0|function of W/L (pls refer to model card)||||
|||Rend0|1.00E-06|ohm.m|-|-|function of W/L (pls refer to model card)||||
|rppolyl|a P+POLY silicide resistor i (W>=2um)|Rsh|C 13.4598|o ohm/sq|-2.49E-08|-|0|pls refer to model card|0.00233|-6.88E-07|
|rppolys|I C P+POLY silicide resistor (W<2um)|Rsh|13.4598|n ohm/sq|-2.49E-08|-|0|pls refer to model card|0.00233|-6.88E-07|
|rnpolyl|N+POLY silicide resistor (W>=2um)|T Rsh|13.3586|f i ohm/sq|d -2.36E-08|-|0|pls refer to model card|0.00213|-1.24E-06|
|rnpolys|N+POLY silicide resistor (W<2um)|e Rsh|13.3586|1 ohm/sq|e -2.36E-08|-|0|pls refer to model card|0.00213|-1.24E-06|
|rnodl|N+OD silicide resistor (W>=2um)|Rsh|c h 13.524|2 ohm/sq|n -1.79E-08|t -|0|pls refer to model card|0.00222|-1.15E-06|
|rnods|N+OD silicide resistor (W<2um)|1 Rsh|. 13.524|ohm/sq|8 5 -1.79E-08|i a -|l 0|pls refer to model card|0.00222|-1.15E-06|
|rpodl|P+OD silicide resistor (W>=2um)|0 Rsh|/ 13.287|& I ohm/sq|7 2 -1.86E-08|-|I 0|pls refer to model card|0.00224|-1.31E-06|
|rpods|P+OD silicide resistor (W<2um)|Rsh|0 13.287|n ohm/sq|d -1.86E-08|3 -|n f 0|pls refer to model card|0.00224|-1.31E-06|
|rnwod|N-Well under OD resistor|Rsh|9 / 342|ohm/sq|. 0.2241u|-|9.86E-03|o r 1.01E-04|2.61E-03|9.58E-06|
|rnwsti|N-well under STI resistor|Rsh|589.5|2 ohm/sq|P 0.2812u|-|4.21E-03|m 1.69E-04|2.16E-03|9.58E-06|
|rm1l|Metal 1 with W/S=0.09/0.45|Rsh|0.0934|0 1 ohm/sq|0|r o -|0|a 0|2.47E-03|-2.55E-07|
|rm1s|Metal 1 with W/S=0.09/0.09|Rsh|0.1892|ohm/sq|2 0|-|m 0|t i 0|o 2.47E-03|-2.55E-07|
|rm1w|Metal 1 with W/S=0.27/0.136|Rsh|0.1564|ohm/sq|0|-|o t 0|0|n 2.47E-03|-2.55E-07|
|rm2l|Metal 2with W/S=0.1/0.5|Rsh|0.0851|ohm/sq|0|-|i 0|o 0|2.54E-03|-2.75E-07|
|rm2s|Metal 2 with W/S=0.1/0.1|Rsh|0.1667|ohm/sq|0|-|0|n 0|2.54E-03|-2.75E-07|
|rm2w|Metal 2 with W/S=0.3/0.13|Rsh|0.1272|ohm/sq|0|-|0|C 0|2.54E-03|-2.75E-07|
|rm3l|Metal 3 with W/S=0.1/0.5|Rsh|0.0851|ohm/sq|0|-|0|e 0|2.54E-03|-2.75E-07|
|rm3s|Metal 3 with W/S=0.1/0.1|Rsh|0.1667|ohm/sq|0|-|0|0|n 2.54E-03|-2.75E-07|
|rm3w|Metal 3 with W/S=0.3/0.13|Rsh|0.1272|ohm/sq|0|-|0|0|t e 2.54E-03|-2.75E-07|
|rm4l|Metal 4 with W/S=0.1/0.5|Rsh|0.0851|ohm/sq|0|-|0|0|r 2.54E-03|-2.75E-07|
|rm4s|Metal 4 with W/S=0.1/0.1|Rsh|0.1667|ohm/sq|0|-|0|0|2.54E-03|-2.75E-07|
|rm4w|Metal 4 with W/S=0.3/0.13|Rsh|0.1272|ohm/sq|0|-|0|0|2.54E-03|-2.75E-07|
|rm5l|Metal 5 with W/S=0.1/0.5|Rsh|0.0851|ohm/sq|0|-|0|0|2.54E-03|-2.75E-07|
|rm5s|Metal 5 with W/S=0.1/0.1|Rsh|0.1667|ohm/sq|0|-|0|0|2.54E-03|-2.75E-07|
|rm5w|Metal 5 with|Rsh|0.1272|ohm/sq|0|-|0|0|2.54E-03|-2.75E-07|


-----

rm6l Metal 6 with W/S=0.1/0.5 Rsh 0.0851 ohm/sq 0  - 0 0 2.54E-03 -2.75E-07

rm6s Metal 6 with W/S=0.1/0.1 Rsh 0.1667 ohm/sq 0 - 0 0 2.54E-03 -2.75E-07

Metal 6 with
rm6w W/S=0.3/0.13 Rsh 0.1272 ohm/sq 0 - 0 0 2.54E-03 -2.75E-07

rm7l Metal 7 with W/S=0.1/0.5 Rsh 0.0851 ohm/sq 0  - 0 0 2.54E-03 -2.75E-07

rm7s Metal 7 with W/S=0.1/0.1 Rsh 0.1667 ohm/sq 0 - 0 0 2.54E-03 -2.75E-07

Metal 7 with
rm7w W/S=0.3/0.13 Rsh 0.1272 ohm/sq 0 - 0 0 2.54E-03 -2.75E-07

rm8l Metal 8 with W/S=0.4/1.5 Rsh 0.0299 ohm/sq 0  - 0 0 3.29E-03 -1.62E-06

rm8s Metal 8 with W/S=0.4/0.4 Rsh 0.0402 ohm/sq 0 - 0 0 3.29E-03 -1.62E-06

rm8w Metal 8 with W/S=1.5/0.4 Rsh 0.0413 ohm/sq 0 - 0 0 3.29E-03 -1.62E-06

rm9l Metal 9 with W/S=0.4/1.5 Rsh 0.0299 ohm/sq 0  - 0 0 3.29E-03 -1.62E-06

rm9s Metal 9 with W/S=0.4/0.4 Rsh 0.0402 ohm/sq 0 - 0 0 3.29E-03 -1.62E-06

rm9w Metal 9 with W/S=1.5/0.4 Rsh 0.0413 ohm/sq 0 - 0 0 3.29E-03 -1.62E-06

Metal 10 (AL_RDL) with
rm10 W/S=3/2 Rsh 0.021 ohm/sq 0 - 0 0 3.89E-03 -1.50E-07

rmxl Metal x with W/S=0.1/0.5 Rsh 0.0851 ohm/sq 0  - 0 0 2.54E-03 -2.75E-07

rmxs Metal x with W/S=0.1/0.1 Rsh 0.1667 ohm/sq 0 - 0 0 2.54E-03 -2.75E-07

Metal x with
rmxw W/S=0.3/0.13 Rsh 0.1272 ohm/sq 0 - 0 0 2.54E-03 -2.75E-07

rmyl Metal y with W/S=0.2/1 Rsh 0.0299 ohm/sq 0  - 0 0 3.29E-03 -1.62E-06

rmys Metal y with W/S=0.2/0.2 Rsh 0.0402 ohm/sq 0 - 0 0 3.29E-03 -1.62E-06

rmyw Metal y with W/S=0.6/0.3 Rsh 0.0396 ohm/sq 0 - 0 0 3.29E-03 -1.62E-06

rmzl Metal z with W/S=0.4/1.5 Rsh 0.022 ohm/sq 0  - 0 0 3.64E-03 -1.38E-06

rmzs Metal z with W/S=0.4/0.4 Rsh 0.0221 ohm/sq 0 - 0 0 3.64E-03 -1.38E-06

rmzw Metal z with W/S=1.5/0.4 Rsh 0.0237 ohm/sq 0 - 0 0 3.64E-03 -1.38E-06

 - RC_N+ 29 ohm/ct 0  - 0 0 1.20E-03 -3.81E-07

 - RC_P+ 29 ohm/ct 0  - 0 0 1.30E-03 -5.83E-07

 - RC_PO(N+) 24 ohm/ct 0  - 0 0 1.24E-03 -4.11E-07

 - RC_PO(P+) 24 ohm/ct 0  - 0 0 1.41E-03 -4.15E-07

 - RC_VIA9 0.041 ohm/ct 0  - 0 0 3.37E-03 -7.91E-08

 - RC_VIA8 0.24 ohm/ct 0  - 0 0 2.69E-03 -1.97E-06

 - RC_VIA7 0.24 ohm/ct 0  - 0 0 2.69E-03 -1.97E-06

 - RC_VIA6 2.5 ohm/ct 0  - 0 0 1.20E-03 -7.73E-06

 - RC_VIA5 2.5 ohm/ct 0  - 0 0 1.20E-03 -7.73E-06

 - RC_VIA4 2.5 ohm/ct 0  - 0 0 1.20E-03 -7.73E-06

 - RC_VIA3 2.5 ohm/ct 0  - 0 0 1.20E-03 -7.73E-06

 - RC_VIA2 2.5 ohm/ct 0  - 0 0 1.20E-03 -7.73E-06

 - RC_VIA1 2.5 ohm/ct 0  - 0 0 1.20E-03 -7.73E-06

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 552 of 705
whole or in part without prior written permission of TSMC.

|Name|Structure|Type|TypeVal|Unit|dw(m)|dl(m)|VC1|VC2|TC1|TC2|
|---|---|---|---|---|---|---|---|---|---|---|
||W/S=0.3/0.13||||||||||
|rm6l|Metal 6 with W/S=0.1/0.5|Rsh|0.0851|ohm/sq|0|-|0|0|2.54E-03|-2.75E-07|
|rm6s|Metal 6 with W/S=0.1/0.1|Rsh|0.1667|ohm/sq|0|-|0|0|2.54E-03|-2.75E-07|
|rm6w|Metal 6 with W/S=0.3/0.13|Rsh|0.1272|ohm/sq|0|-|0|0|2.54E-03|-2.75E-07|
|rm7l|Metal 7 with W/S=0.1/0.5|Rsh|0.0851|ohm/sq|0|-|0|0|2.54E-03|-2.75E-07|
|rm7s|Metal 7 with W/S=0.1/0.1|Rsh|0.1667|ohm/sq|0|-|0|0|2.54E-03|-2.75E-07|
|rm7w|Metal 7 with W/S=0.3/0.13|Rsh|0.1272|ohm/sq|0|-|0|0|2.54E-03|-2.75E-07|
|rm8l|Metal 8 with W/S=0.4/1.5|Rsh|0.0299|ohm/sq|0|-|0|0|3.29E-03|-1.62E-06|
|S h rm8s|T Metal 8 with W/S=0.4/0.4|Rsh|0.0402|ohm/sq|0|-|0|0|3.29E-03|-1.62E-06|
|rm8w|a Metal 8 with W/S=1.5/0.4|S Rsh|0.0413|ohm/sq|0|-|0|0|3.29E-03|-1.62E-06|
|rm9l|n Metal 9 with W/S=0.4/1.5|M Rsh|0.0299|ohm/sq|0|-|0|0|3.29E-03|-1.62E-06|
|rm9s|g Metal 9 with W/S=0.4/0.4|Rsh|C 0.0402|ohm/sq|0|-|0|0|3.29E-03|-1.62E-06|
|rm9w|h Metal 9 with W/S=1.5/0.4|Rsh|C 0.0413|ohm/sq|0|-|0|0|3.29E-03|-1.62E-06|
|rm10|a i Metal 10 (AL_RDL) with W/S=3/2|Rsh|0.021|o ohm/sq|0|-|0|0|3.89E-03|-1.50E-07|
|rmxl|I C Metal x with W/S=0.1/0.5|Rsh|0.0851|n ohm/sq|0|-|0|0|2.54E-03|-2.75E-07|
|rmxs|Metal x with W/S=0.1/0.1|Rsh|0.1667|f i ohm/sq|0|-|0|0|2.54E-03|-2.75E-07|
|rmxw|Metal x with W/S=0.3/0.13|T e Rsh|0.1272|ohm/sq|d e 0|-|0|0|2.54E-03|-2.75E-07|
|rmyl|Metal y with W/S=0.2/1|Rsh|c 0.0299|1 2 ohm/sq|n 0|-|0|0|3.29E-03|-1.62E-06|
|rmys|Metal y with W/S=0.2/0.2|Rsh|h . 0.0402|ohm/sq|8 0|t i -|0|0|3.29E-03|-1.62E-06|
|rmyw|Metal y with W/S=0.6/0.3|1 Rsh|0.0396|& ohm/sq|5 0|a -|l 0|0|3.29E-03|-1.62E-06|
|rmzl|Metal z with W/S=0.4/1.5|0 Rsh|/ 0.022|I ohm/sq|7 2 0|-|I 0|0|3.64E-03|-1.38E-06|
|rmzs|Metal z with W/S=0.4/0.4|Rsh|0 0.0221|n ohm/sq|0|3 -|n f 0|0|3.64E-03|-1.38E-06|
|rmzw|Metal z with W/S=1.5/0.4|Rsh|9 / 0.0237|ohm/sq|d . 0|-|0|o 0|3.64E-03|-1.38E-06|
|-|RC_N+||29|2 ohm/ct|P 0|-|0|r m 0|1.20E-03|-3.81E-07|
|-|RC_P+||29|0 1 ohm/ct|0|r -|0|a 0|1.30E-03|-5.83E-07|
|-|RC_PO(N+)||24|ohm/ct|2 0|o -|0|t i 0|1.24E-03|-4.11E-07|
|-|RC_PO(P+)||24|ohm/ct|0|-|m 0|0|o 1.41E-03|-4.15E-07|
|-|RC_VIA9||0.041|ohm/ct|0|-|o t 0|0|n 3.37E-03|-7.91E-08|
|-|RC_VIA8||0.24|ohm/ct|0|-|i 0|o 0|2.69E-03|-1.97E-06|
|-|RC_VIA7||0.24|ohm/ct|0|-|0|n 0|2.69E-03|-1.97E-06|
|-|RC_VIA6||2.5|ohm/ct|0|-|0|0|1.20E-03|-7.73E-06|
|-|RC_VIA5||2.5|ohm/ct|0|-|0|C e 0|1.20E-03|-7.73E-06|
|-|RC_VIA4||2.5|ohm/ct|0|-|0|0|n 1.20E-03|-7.73E-06|
|-|RC_VIA3||2.5|ohm/ct|0|-|0|0|t 1.20E-03|-7.73E-06|
|-|RC_VIA2||2.5|ohm/ct|0|-|0|0|e r 1.20E-03|-7.73E-06|
|-|RC_VIA1||2.5|ohm/ct|0|-|0|0|1.20E-03|-7.73E-06|


-----

###### 12.12 Unsilicided N+/P+ Poly Resistors Models
 Two types of unsilicided poly resistor models are available; one is N+ type and the other is P+ type. A cross- section schematic of the resistor structure is shown in Fig. 12.12.1.These resistors were measured by sweeping current on one node, while grounding the other one. As suggested by TSMC’s reliability team, these resistors might encounter a reliability issue if the current density applied is above 500 µA/µm width. Thus, the valid current density range for these models is between 0 and 500 µA/µm width. The corresponding voltage range can be obtained using the Ohm’s law. TSMC further limits the application of these models only to resistors with width ≥ 0.4 µm and length ≥ 0.4 µm, and square number > 1. It is strongly recommended that all users should apply these models within valid current/voltage/dimension ranges. Application beyond the valid range will lead to a significant error. These resistors were modeled with the equivalent circuit shown in Fig. 12.12.2. In this circuit, the Rend component represents the contributions from the interface resistance (Rint, due to the depletion of dopant near the interface between revered protection oxide (RPO) and silicide) but do not include the contact resistance Rc, while the Rp component represents the primary contribution of the poly resistor.

|Col1|C|Col3|
|---|---|---|


###### W plug

 Silicide


###### spacer

|Col1|o n ILD f i Reverse Protect Oxide|Col3|
|---|---|---|

|Col1|MC Confid n valid current/voltage/dimension r e equivalent circuit shown in Fig. 1 s from the interface resistance (R on oxide (RPO) and silicide) but d e primary contribution of the poly re ILD|Col3|
|---|---|---|
||i Reverse Protect Oxide||
||||


###### Fig. 12.12.1: Cross-section schematic of the unsilicided poly resistor.

 n1 Rend Rp Rend n2


###### Circuit model

 Fig. 12.12.2: Equivalent circuit used to model the unsilicided poly resistor.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 553 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.12.1 Resistor Model Equations
 As shown in the equivalent circuit, the total resistance (R) measured is equal to the sum of the Rp plus two times of Rend, as in equation (12-12-1):


###### R = R p + 2Rend


###### Equation (12-12-1)


###### In contrast to other resistor models, the voltage dependence of Rp and Rend components were modeled with the equations containing hyperbolic-tangent terms, as in equation (12-12-2) and (12-12-3):
 Rend = Rend 0 /(W − δW ) ⋅ 1( + tce1 ⋅ δT + tce2 ⋅ δT 2 ) ⋅ {1 + vce1 ⋅ [tanh( vce2⋅ | δVe | +vce3) − tanh(vce3)]}


###### R p = Rsh ⋅ (L − δL) /(W − δW ) ⋅ 1( + tcp1⋅ δT + tcp2 ⋅δT 2 ) ⋅
 {1 + vcp1⋅ [tanh( vcp2⋅ | δV p /| L + vcp3) − tanh(vcp3)]}


###### Equation (12-12-2)

 Equation (12-12-3)


###### where  δT = T - 25 (in °C),  δVp and δVe (in volt)  = the voltage drops across Rp and Rend components, respectively.  
 Rend0 = the Rend resistance value at 25 °C and an infinitesimal voltage.  δL  = the length offset.  The use of the empirical hyper-tangent equation, instead of the second order polynomial one, is to avoid the occurrence of zero or negative resistance during the simulation iteration. For temperature dependence modeling, the second order polynomial equation used by other resistor models is also employed here. Finally, the median sheet resistance values and their corresponding variations, Rend0, temperature coefficients, voltage coefficients, δW, and δL extracted based on the methodology described above are reported in Table 12.12.1~10. Table 12.12.1: Unsilicided poly resistor model parameter table for N65LP 1.2V/2.5V.


###### Rsh (ohm/sq) 153.4133674 690.0226806 Range +18.0%/-18.0%- +17.5%/-17.5%-- Rend0(ohm.m) 3.03E-06 1.04E-06 Rp: Jc1_0 0.468910868642278 0.0695053510675811 Rp: Jc1_w -0.112938447121681 0.0269845671346735 Rp: Jc1_n 0.00691776661634369 0.000714977117664719 Rp: Tc1_0 0.000146777758646609 0.000326161317630646 Rp: Tc1_w -3.23409625208756E-05 3.10855059871834E-06 Rp: Tc2_0 1.89557340140836E-07 8.05172629127237E-07 Rp: Tc2_w 8.47296898658068E-08 -2.79415787596679E-08 Rp: Jct_0 0.00382604564786152 -0.00425159480565355 Rp: Jct_w -0.00234776917199985 2.26507523320411E-05 Rend: Jc1end_0  21.876715834462 27.900361735252 Rend: Jc1end_w 0 0 Rend: Tc1end_0 0.000876816730930428 -0.00141906402431781 Rend: Tc1end_w  0.00036855776757363 1.51517802655145E-05 Rend: Tc2end_0 5.63556101704174E-07 1.19263050938459E-06 Rend: Tc2end_w -3.50561057125037E-07 5.77755688915007E-07 Rend: Jctend_0 0.00297141058822875 -0.00141455931220154 Rend: Jctend_w -0.00196020344135713 0.000920093941015092

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 554 of 705
whole or in part without prior written permission of TSMC.

|Resistor Parameters|0 3 d 9 N+ poly w/o silicide .|f o P+ poly w/o silicide|
|---|---|---|
|Rsh (ohm/sq)|/ 2 153.4133674|r 690.0226806|
|Range|P 0 +18.0%/-18.0%-|m +17.5%/-17.5%--|
|Rend0(ohm.m)|r 1 3.03E-06|a 1.04E-06|
|Rp: Jc1_0|o 2 0.468910868642278|t 0.0695053510675811|
|Rp: Jc1_w|-0.112938447121681|m i 0.0269845671346735|
|Rp: Jc1_n|0.00691776661634369|o 0.000714977117664719|
|Rp: Tc1_0|0.000146777758646609|t 0.000326161317630646|
|Rp: Tc1_w|-3.23409625208756E-05|i o 3.10855059871834E-06|
|Rp: Tc2_0|1.89557340140836E-07|8.05172629127237E-07|
|Rp: Tc2_w|8.47296898658068E-08|n -2.79415787596679E-08|
|Rp: Jct_0|0.00382604564786152|C -0.00425159480565355|
|Rp: Jct_w|-0.00234776917199985|e 2.26507523320411E-05|
|Rend: Jc1end_0|21.876715834462|n 27.900361735252|
|Rend: Jc1end_w|0|0|
|Rend: Tc1end_0|0.000876816730930428|-0.00141906402431781|
|Rend: Tc1end_w|0.00036855776757363|1.51517802655145E-05|
|Rend: Tc2end_0|5.63556101704174E-07|1.19263050938459E-06|
|Rend: Tc2end_w|-3.50561057125037E-07|5.77755688915007E-07|
|Rend: Jctend_0|0.00297141058822875|-0.00141455931220154|
|Rend: Jctend_w|-0.00196020344135713|0.000920093941015092|


-----

###### Table 12.12.2: Unsilicided poly resistor model parameter table for N65LP 1.2V/3.3V. Resistor N+ poly w/o P+ poly w/o Parameters silicide silicide Rsh (ohm/sq) 153.4133674 690.0226806 Range +18.0%/-18.0% +17.5%/-17.5% Rend0(ohm.m) 3.03E-06 1.04E-06 Rp: tcp1 0.00015 -0.000309 Rp: tcp2 2.85E-07 7.50E-07 Rp: vcp1 -5.43E+00 2.00E+01 Rp: vcp2 -9.80E-05 -4.27E-08 Rp: vcp3 -3.66E+00 2.49E+00 Rend: tce1 0.00868707 -0.0006397 Rend: tce2 -2.88E-05 1.18E-06 Rend: vce1 3.97E+00 7.83E-01 Rend: vce2 -2.99E+03 -8.65E+03 Rend: vce3 -2.01E+00 -7.67E-01

|Resistor Parameters|N+ poly w/o silicide|P+ poly w/o silicide|
|---|---|---|
|Rsh (ohm/sq)|153.4133674|690.0226806|
|Range|+18.0%/-18.0%|+17.5%/-17.5%|
|Rend0(ohm.m)|3.03E-06|1.04E-06|
|Rp: tcp1|0.00015|-0.000309|
|Rp: tcp2|2.85E-07|7.50E-07|
|Rp: vcp1|-5.43E+00|2.00E+01|
|Rp: vcp2|-9.80E-05|-4.27E-08|
|Rp: vcp3|-3.66E+00|2.49E+00|
|Rend: tce1|0.00868707|-0.0006397|
|T Rend: tce2|-2.88E-05|1.18E-06|
|S Rend: vce1|3.97E+00|7.83E-01|
|M Rend: vce2|-2.99E+03|-8.65E+03|
|C Rend: vce3|-2.01E+00|-7.67E-01|


###### Table 12.12.3: Unsilicided poly resistor model parameter table for N65G 1.0V/1.8V. Resistor N+ poly w/o P+ poly w/o Parameters silicide silicide Rsh (ohm/sq) 139.1 790.2 Range (ohm/sq) --- --- Rend0(ohm.m) 4.800E-06 1.000E-06 Rp: tcp1 1.72E-04 -4.06E-04 Rp: tcp2 3.11E-07 8.27E-07 Rp: vcp1 0.0272 0.0875 Rp: vcp2 3.80E-05 -3.5096E-06 Rp: vcp3 1.1636 2.3563 Rend: tce1 4.720E-03 -2.469E-03 Rend: tce2 -1.814E-06 6.392E-06 Rend: vce1 0.66 -0.05 Rend: vce2 -2100 -339.2022 Rend: vce3 -1.1365 2.1995

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 555 of 705
whole or in part without prior written permission of TSMC.

|o Resistor C Parameters|N+ poly w/o n silicide|P+ poly w/o silicide|
|---|---|---|
|Rsh (ohm/sq)|f i 139.1|790.2|
|T Range (ohm/sq)|d ---|---|
|e Rend0(ohm.m)|e 4.800E-06|1.000E-06|
|1 c Rp: tcp1|n 1.72E-04|-4.06E-04|
|h Rp: tcp2|2 t 3.11E-07|8.27E-07|
|. Rp: vcp1|8 i 0.0272|a 0.0875|
|1 & Rp: vcp2|5 3.80E-05|l -3.5096E-06|
|0 Rp: vcp3|7 I 1.1636|I 2.3563|
|/ Rend: tce1|2 n 4.720E-03|n -2.469E-03|
|0 Rend: tce2|3 d -1.814E-06|f 6.392E-06|
|9 / Rend: vce1|. 0.66|o -0.05|
|2 Rend: vce2|P -2100|r -339.2022|
|Rend: vce3|0 r -1.1365|2.1995|


-----

###### Table 12.12.4: Unsilicided poly resistor model parameter table for N65G 1.0V/2.5V. Resistor N+ poly w/o P+ poly w/o Parameters silicide silicide Rsh (ohm/sq) 139.1 790.2 Range  --- --- Rend0(ohm.m) 4.800E-06 1.000E-06 Rp: tcp1 1.72E-04 -4.06E-04 Rp: tcp2 3.11E-07 8.27E-07 Rp: vcp1 0.0272 0.0875 Rp: vcp2 3.80E-05 -3.5096E-06 Rp: vcp3 1.1636 2.3563 Rend: tce1 4.720E-03 -2.469E-03 Rend: tce2 -1.814E-06 6.392E-06 Rend: vce1 0.66 -0.05 Rend: vce2 -2100 -339.2022 Rend: vce3 -1.1365 2.1995

|Resistor Parameters|N+ poly w/o silicide|P+ poly w/o silicide|
|---|---|---|
|Rsh (ohm/sq)|139.1|790.2|
|Range|---|---|
|Rend0(ohm.m)|4.800E-06|1.000E-06|
|Rp: tcp1|1.72E-04|-4.06E-04|
|Rp: tcp2|3.11E-07|8.27E-07|
|Rp: vcp1|0.0272|0.0875|
|Rp: vcp2|3.80E-05|-3.5096E-06|
|Rp: vcp3|1.1636|2.3563|
|T Rend: tce1|4.720E-03|-2.469E-03|
|S Rend: tce2|-1.814E-06|6.392E-06|
|Rend: vce1|0.66|-0.05|
|M Rend: vce2|-2100|-339.2022|
|C Rend: vce3|-1.1365|2.1995|


###### Table 12.12.5: Unsilicided poly resistor model parameter table for N65GP 1.0V/1.8V. Resistor N+ poly w/o P+ poly w/o Parameters silicide silicide Rsh (ohm/sq) 124.45 756.21 Range (ohm/sq) --- --- Rend0(ohm.m) 4.27E-06 6.34E-07 Rp: tcp1 1.75E-04 -3.44E-04 Rp: tcp2 2.52E-07 7.32E-07 Rp: vcp1 -5.89 5.88E-02 Rp: vcp2 -6.64E-05 -5.46E-06 Rp: vcp3 -3.92 2.64 Rend: tce1 2.52E-03 -2.83E-03 Rend: tce2 9.92E-06 5.84E-06 Rend: vce1 1.76 2.18 Rend: vce2 -4.38E+03 -3.70E+2 Rend: vce3 -1.44 -2.78

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 556 of 705
whole or in part without prior written permission of TSMC.

|Con i I Unsilicided poly resis|on stor model param|meter table for N65|
|---|---|---|
|Resistor C Parameters|n N+ poly w/o f silicide|P+ poly w/o silicide|
|Rsh (ohm/sq)|i 124.45|756.21|
|T Range (ohm/sq)|d ---|---|
|e 1 Rend0(ohm.m)|e 4.27E-06|6.34E-07|
|c Rp: tcp1|n 2 1.75E-04|-3.44E-04|
|h Rp: tcp2|t 8 i 2.52E-07|7.32E-07|
|. Rp: vcp1|5 -5.89|a 5.88E-02|
|1 & Rp: vcp2|7 -6.64E-05|l -5.46E-06|
|0 / Rp: vcp3|I 2 -3.92|I n 2.64|
|0 Rend: tce1|n 3 2.52E-03|f -2.83E-03|
|9 Rend: tce2|d 9.92E-06|o 5.84E-06|
|/ Rend: vce1|. 1.76|r 2.18|
|2 Rend: vce2|P -4.38E+03|-3.70E+2|
|Rend: vce3|0 r -1.44|-2.78|


-----

###### Table 12.12.6: Unsilicided poly resistor model parameter table for N65GP 1.0V/2.5V. Resistor N+ poly w/o P+ poly w/o Parameters silicide silicide Rsh (ohm/sq) 124.45 756.21 Range (ohm/sq) --- --- Rend0(ohm.m) 4.27E-06 6.34E-07 Rp: tcp1 1.75E-04 -3.44E-04 Rp: tcp2 2.52E-07 7.32E-07 Rp: vcp1 -5.89 5.88E-02 Rp: vcp2 -6.64E-05 -5.46E-06 Rp: vcp3 -3.92 2.64 Rend: tce1 2.52E-03 -2.83E-03 Rend: tce2 9.92E-06 5.84E-06 Rend: vce1 1.76 2.18 Rend: vce2 -4.38E+03 -3.70E+2 Rend: vce3 -1.44 -2.78

|Resistor Parameters|N+ poly w/o silicide|P+ poly w/o silicide|
|---|---|---|
|Rsh (ohm/sq)|124.45|756.21|
|Range (ohm/sq)|---|---|
|Rend0(ohm.m)|4.27E-06|6.34E-07|
|Rp: tcp1|1.75E-04|-3.44E-04|
|Rp: tcp2|2.52E-07|7.32E-07|
|Rp: vcp1|-5.89|5.88E-02|
|Rp: vcp2|-6.64E-05|-5.46E-06|
|Rp: vcp3|-3.92|2.64|
|T Rend: tce1|2.52E-03|-2.83E-03|
|S Rend: tce2|9.92E-06|5.84E-06|
|Rend: vce1|1.76|2.18|
|M Rend: vce2|-4.38E+03|-3.70E+2|
|C Rend: vce3|-1.44|-2.78|


###### Table 12.12.7: Unsilicided poly resistor model parameter table for N65LPG 1.0V(G),1.2(LP)/2.5V

 Resistor N+ poly w/o P+ poly w/o Parameters silicide silicide Rsh (ohm/sq) 153.4133674 690.0226806 Range +18.0%/-18.0% +17.5%/-17.5% Rend0(ohm.m) 3.03E-06 1.04E-06 Rp: tcp1 0.00015 -0.000309 Rp: tcp2 2.85E-07 7.50E-07 Rp: vcp1 -5.43E+00 2.00E+01 Rp: vcp2 -9.80E-05 -4.27E-08 Rp: vcp3 -3.66E+00 2.49E+00 Rend: tce1 0.00868707 -0.0006397 Rend: tce2 -2.88E-05 1.18E-06 Rend: vce1 3.97E+00 7.83E-01 Rend: vce2 -2.99E+03 -8.65E+03 Rend: vce3 -2.01E+00 -7.67E-01

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 557 of 705
whole or in part without prior written permission of TSMC.

|Con i I icided poly resistor mo|on odel parameter ta|able for N65LPG|
|---|---|---|
|Resistor C Parameters|n N+ poly w/o f silicide|P+ poly w/o silicide|
|Rsh (ohm/sq)|i 153.4133674|690.0226806|
|T Range|d +18.0%/-18.0%|+17.5%/-17.5%|
|e 1 Rend0(ohm.m)|e 3.03E-06|1.04E-06|
|c Rp: tcp1|n 2 0.00015|-0.000309|
|h Rp: tcp2|t 8 i 2.85E-07|7.50E-07|
|. Rp: vcp1|5 -5.43E+00|a 2.00E+01|
|1 & Rp: vcp2|7 -9.80E-05|l -4.27E-08|
|0 / Rp: vcp3|I 2 -3.66E+00|I n 2.49E+00|
|0 Rend: tce1|n 3 0.00868707|f -0.0006397|
|9 Rend: tce2|d -2.88E-05|o 1.18E-06|
|/ Rend: vce1|. 3.97E+00|r 7.83E-01|
|2 Rend: vce2|P -2.99E+03|-8.65E+03|
|Rend: vce3|0 r -2.01E+00|-7.67E-01|


-----

###### Table 12.12.8: Unsilicided poly resistor model parameter table for N65ULP 1.0V/2.5V

 Resistor N+ poly w/o silicide P+ poly w/o silicide Parameters
 Rsh (ohm/sq) 153.4133674 690.0226806 Range +18.0%/-18.0%- +17.5%/-17.5%-- Rend0(ohm.m) 3.03E-06 1.04E-06 Rp: Jc1_0 0.468910868642278 0.0695053510675811 Rp: Jc1_w -0.112938447121681 0.0269845671346735 Rp: Jc1_n 0.00691776661634369 0.000714977117664719 Rp: Tc1_0 0.000146777758646609 0.000326161317630646 Rp: Tc1_w -3.23409625208756E-05 3.10855059871834E-06 Rp: Tc2_0 1.89557340140836E-07 8.05172629127237E-07 Rp: Tc2_w 8.47296898658068E-08 -2.79415787596679E-08 Rp: Jct_0 0.00382604564786152 -0.00425159480565355 Rp: Jct_w -0.00234776917199985 2.26507523320411E-05 Rend: Jc1end_0  21.876715834462 27.900361735252 Rend: Jc1end_w 0 0 Rend: Tc1end_0 0.000876816730930428 -0.00141906402431781 Rend: Tc1end_w  0.00036855776757363 1.51517802655145E-05 Rend: Tc2end_0 5.63556101704174E-07 1.19263050938459E-06 Rend: Tc2end_w -3.50561057125037E-07 5.77755688915007E-07 Rend: Jctend_0 0.00297141058822875 -0.00141455931220154 Rend: Jctend_w -0.00196020344135713 0.000920093941015092

 Table 12.12.9: Unsilicided poly resistor model parameter table for N55GP 1.0V/1.8V

|Resistor Parameters|N+ poly w/o silicide|P+ poly w/o silicide|
|---|---|---|
|Rsh (ohm/sq)|153.4133674|690.0226806|
|Range|+18.0%/-18.0%-|+17.5%/-17.5%--|
|Rend0(ohm.m)|3.03E-06|1.04E-06|
|Rp: Jc1_0|0.468910868642278|0.0695053510675811|
|Rp: Jc1_w|-0.112938447121681|0.0269845671346735|
|Rp: Jc1_n|0.00691776661634369|0.000714977117664719|
|Rp: Tc1_0|0.000146777758646609|0.000326161317630646|
|Rp: Tc1_w|-3.23409625208756E-05|3.10855059871834E-06|
|Rp: Tc2_0|1.89557340140836E-07|8.05172629127237E-07|
|T Rp: Tc2_w|8.47296898658068E-08|-2.79415787596679E-08|
|S Rp: Jct_0|0.00382604564786152|-0.00425159480565355|
|Rp: Jct_w|-0.00234776917199985|2.26507523320411E-05|
|M Rend: Jc1end_0|21.876715834462|27.900361735252|
|g Rend: Jc1end_w|C 0|0|
|h Rend: Tc1end_0|0.000876816730930428|-0.00141906402431781|
|a Rend: Tc1end_w|C 0.00036855776757363|1.51517802655145E-05|
|i Rend: Tc2end_0|o 5.63556101704174E-07|1.19263050938459E-06|
|I Rend: Tc2end_w|n -3.50561057125037E-07|5.77755688915007E-07|
|C Rend: Jctend_0|f 0.00297141058822875|-0.00141455931220154|
|Rend: Jctend_w|i d -0.00196020344135713|0.000920093941015092|

|Rs|h . W|8 L|t i a 5 PCM target|model (Rsh/corner)|
|---|---|---|---|---|
|N+PO(RPO)|1 0 0.45|& 36|l 7 I -|154.0/29.8%/-30.4%|
||/ 1.8|I n 36|2 -|n 142.7/19.7%/-20.5%|
|P+PO(RPO)|0 9 0.45|d 36|3 -|f 879.4/31.1%/-30.9%|
||1.8|/ 36|. -|o r 803.9/19.9%/-19.9%|


###### Table 12.12.10: Unsilicided poly resistor model parameter table for N55GP 1.0V/2.5V

|Rs|W|L|2 m PCM target|t i o model (Rsh/corner)|
|---|---|---|---|---|
|N+PO(RPO)|0.45|36|-|o t 154.0/29.8%/-30.4%|
||1.8|36|-|i 142.7/19.7%/-20.5%|
|P+PO(RPO)|0.45|36|-|o n 879.4/31.1%/-30.9%|
||1.8|36|-|803.9/19.9%/-19.9%|


###### Table 12.12.10: Unsilicided poly resistor model parameter table for N55LP 1.2V/2.5V

 Rs W L PCM target model (Rsh/corner)

 0.5 40 - 179.87/30.4%/-30.8% N+PO(RPO) 2 40 - 161.35/19.8%/-20.6%
 0.5 40 - 797.37/15.3%/-15.3% P+PO(RPO) 2 40 - 743/13.1%/-13.0%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 558 of 705
whole or in part without prior written permission of TSMC.

|Rs|W|L|PCM target|t model (Rsh/corner)|
|---|---|---|---|---|
|N+PO(RPO)|0.5|40|-|179.87/30.4%/-30.8%|
||2|40|-|161.35/19.8%/-20.6%|
|P+PO(RPO)|0.5|40|-|797.37/15.3%/-15.3%|
||2|40|-|743/13.1%/-13.0%|


-----

###### 12.13 Unsilicided N+/P+ Diffusion Resistors Models Both N+ and P+ type unsilicided diffusion resistor models are available in the current release. The cross- section schematic of this resistor structure is similar to what is shown in Fig. 12.13.1. The difference is that the poly resistor is replaced with diffusion resistor. These resistors were measured by sweeping current on one node, while grounding the other one. The back bias was kept at 0 volt during measurements. The valid current density range for these models is between 0 and 800 µA/µm width. TSMC further limits the application of these models only to resistors with width ≥ 0.4 µm and length ≥ 0.4 µm, and square number > 1. It is strongly recommended that all users should apply these models within valid current/voltage/dimension ranges.  Application beyond the valid range will lead to a significant error. The same equivalent circuit as the unsilicided poly resistor models was employed to model these diffusion resistors. The important model parameters are listed in Table 12.13.1~11.
 Table 12.13.1: Unsilicided diffusion resistor model parameter table in N65LP 1.2V/2.5V. Resistor N+ diffusion w/o silicide P+ diffusion w/o silicide Parameters
 Rsh (ohm/sq) 120.0 245.2236546 Range +19.3%/-19%- +17.0%/-16%- Rend0(ohm.m) 5.73E-06 2.88E-06 Rp: Jc1_0 0.106424864190149 0.111676986150315 Rp: Jc1_w 0.164977240163601 0.152379354165086 Rp: Jc1_n 0.0110803345857938 -0.00253193199710238 Rp: Tc1_0 0.0016375645345203 0.00134516723460811 Rp: Tc1_w -1.06236946256314E-05 -1.93197505178018E-06 Rp: Tc2_0 5.58760711472759E-07 6.91556298384702E-07 Rp: Tc2_w 8.17454452868088E-08 5.99375320579376E-08 Rp: Jct_0 0.00244689689527551 0.00119863544617091 Rp: Jct_w -0.00164118315706858 -0.00096981387975331 Rend: Jc1end_0  5.13022042122399 30.8120320049789 Rend: Jc1end_w 0 0 Rend: Tc1end_0 0.000858024695509284 7.97874855197876E-05 Rend: Tc1end_w  0.000108897460150394 4.99324114654573E-05 Rend: Tc2end_0 7.01952799620945E-07 -2.22863924323114E-07 Rend: Tc2end_w -4.5518169088131E-07 -4.11818902290053E-08 Rend: Jctend_0 -0.00280558922243977 0.00951466816029306 Rend: Jctend_w 0.00230548862908327 -0.00277001356063046

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 559 of 705
whole or in part without prior written permission of TSMC.

|C gha 12.13.1: Unsilicided d|C C diffusion resistor model p|parameter table in N65LP 1.2V/|
|---|---|---|
|h a Resistor i Parameters|C N+ diffusion w/o silicide|P+ diffusion w/o silicide|
|I Rsh (ohm/sq)|o 120.0|245.2236546|
|C Range|n +19.3%/-19%-|+17.0%/-16%-|
|Rend0(ohm.m)|f i 5.73E-06|2.88E-06|
|T Rp: Jc1_0|d 0.106424864190149|0.111676986150315|
|e Rp: Jc1_w|e 0.164977240163601|0.152379354165086|
|Rp: Jc1_n|1 c n 0.0110803345857938|-0.00253193199710238|
|Rp: Tc1_0|2 h 0.0016375645345203|t i 0.00134516723460811|
|Rp: Tc1_w|8 . -1.06236946256314E-05|a -1.93197505178018E-06|
|1 Rp: Tc2_0|5 & 5.58760711472759E-07|l 6.91556298384702E-07|
|0 Rp: Tc2_w|7 I 8.17454452868088E-08|I 5.99375320579376E-08|
|Rp: Jct_0|2 / n 0 0.00244689689527551|n 0.00119863544617091|
|Rp: Jct_w|d 9 -0.00164118315706858|3 f o -0.00096981387975331|
|Rend: Jc1end_0|/ . 5.13022042122399|r 30.8120320049789|
|Rend: Jc1end_w|2 P 0|0|
|Rend: Tc1end_0|0 r 0.000858024695509284|m 7.97874855197876E-05|
|Rend: Tc1end_w|1 0.000108897460150394|a o 4.99324114654573E-05|
|Rend: Tc2end_0|2 7.01952799620945E-07|t m i -2.22863924323114E-07|
|Rend: Tc2end_w|-4.5518169088131E-07|o -4.11818902290053E-08|
|Rend: Jctend_0|-0.00280558922243977|o 0.00951466816029306|
|Rend: Jctend_w|0.00230548862908327|t i -0.00277001356063046|


-----

###### Table 12.13.2: Unsilicided diffusion resistor model parameter table in N65LP 1.2/3.3V. Resistor N+ diffusion w/o P+ diffusion Parameters silicide w/o silicide Rsh (ohm/sq) 120.0 245.2236546 Range +19.3%/-19% +17.0%/-16% Rend0(ohm.m) 5.73E-06 2.88E-06 Rp: tcp1 0.0016257 0.0013736 Rp: tcp2 1.80E-06 4.71E-07 Rp: vcp1 -1.65 -0.0122 Rp: vcp2 -1.73E-05 -0.0000327 Rp: vcp3 -3.02 4.11 Rend: tce1 0.0014833 -0.000118905 Rend: tce2 -1.06E-05 -3.77E-06 Rend: vce1 3.43E-01 4.03E-01 Rend: vce2 -1.64E+03 -3.10E+03 Rend: vce3 -1.22E+00 -9.12E-01

|Resistor Parameters|N+ diffusion w/o silicide|P+ diffusion w/o silicide|
|---|---|---|
|Rsh (ohm/sq)|120.0|245.2236546|
|Range|+19.3%/-19%|+17.0%/-16%|
|Rend0(ohm.m)|5.73E-06|2.88E-06|
|Rp: tcp1|0.0016257|0.0013736|
|Rp: tcp2|1.80E-06|4.71E-07|
|Rp: vcp1|-1.65|-0.0122|
|Rp: vcp2|-1.73E-05|-0.0000327|
|Rp: vcp3|-3.02|4.11|
|T Rend: tce1|0.0014833|-0.000118905|
|S Rend: tce2|-1.06E-05|-3.77E-06|
|Rend: vce1|3.43E-01|4.03E-01|
|M Rend: vce2|-1.64E+03|-3.10E+03|
|C Rend: vce3|-1.22E+00|-9.12E-01|


###### Table 12.13.3: Unsilicided diffusion resistor model parameter table in N65G 1.0/1.8V. Resistor N+ diffusion w/o P+ diffusion Parameters silicide W/o silicide Rsh (ohm/sq) 113.3 260.6 Range (ohm/sq) --- --- Rend0(ohm.m) 3.950E-06 8.976E-06 Rp: tcp1 1.645E-03 1.4E-03 Rp: tcp2 8.710E-07 7.9E-07 Rp: vcp1 0.1253 -0.0017 Rp: vcp2 2.16E-5 -9.3E-5 Rp: vcp3 1.6547 7.9378 Rend: tce1 2.239E-03 3.129E-05 Rend: tce2 1.513E-06 -1.107E-06 Rend: vce1 2.71 0.8333 Rend: vce2 -4180 -1630 Rend: vce3 -1.6823 -1.5743

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 560 of 705
whole or in part without prior written permission of TSMC.

|Con i I Unsilicided diffusion r|on resistor model pa|arameter table in|
|---|---|---|
|o Resistor C Parameters|n N+ diffusion w/o silicide|P+ diffusion W/o silicide|
|Rsh (ohm/sq)|f i 113.3|260.6|
|T Range (ohm/sq)|d ---|---|
|e 1 Rend0(ohm.m)|e 3.950E-06|8.976E-06|
|c Rp: tcp1|n 2 1.645E-03|1.4E-03|
|h Rp: tcp2|t 8 i 8.710E-07|7.9E-07|
|. Rp: vcp1|0.1253|a -0.0017|
|1 & Rp: vcp2|5 7 2.16E-5|l -9.3E-5|
|0 Rp: vcp3|I 1.6547|I 7.9378|
|/ 0 Rend: tce1|2 n 2.239E-03|n 3.129E-05|
|9 Rend: tce2|3 d 1.513E-06|f o -1.107E-06|
|/ Rend: vce1|. 2.71|r 0.8333|
|2 Rend: vce2|P -4180|-1630|
|Rend: vce3|0 r -1.6823|-1.5743|


-----

###### Table 12.13.4: Unsilicided diffusion resistor model parameter table in N65G 1.0/2.5V. Resistor N+ diffusion w/o P+ diffusion Parameters silicide w/o silicide Rsh (ohm/sq) 113.3 260.6 Range --- --- Rend0(ohm.m) 3.950E-06 8.976E-06 Rp: tcp1 1.645E-03 1.4E-03 Rp: tcp2 8.710E-07 7.9E-07 Rp: vcp1 0.1253 -0.0017 Rp: vcp2 2.16E-5 -9.3E-5 Rp: vcp3 1.6547 7.9378 Rend: tce1 2.239E-03 3.129E-05 Rend: tce2 1.513E-06 -1.107E-06 Rend: vce1 2.71 0.8333 Rend: vce2 -4180 -1630 Rend: vce3 -1.6823 -1.5743

|Resistor Parameters|N+ diffusion w/o silicide|P+ diffusion w/o silicide|
|---|---|---|
|Rsh (ohm/sq)|113.3|260.6|
|Range|---|---|
|Rend0(ohm.m)|3.950E-06|8.976E-06|
|Rp: tcp1|1.645E-03|1.4E-03|
|Rp: tcp2|8.710E-07|7.9E-07|
|Rp: vcp1|0.1253|-0.0017|
|Rp: vcp2|2.16E-5|-9.3E-5|
|Rp: vcp3|1.6547|7.9378|
|T Rend: tce1|2.239E-03|3.129E-05|
|S Rend: tce2|1.513E-06|-1.107E-06|
|Rend: vce1|2.71|0.8333|
|M Rend: vce2|-4180|-1630|
|C Rend: vce3|-1.6823|-1.5743|


###### Table 12.13.5: Unsilicided diffusion resistor model parameter table in N65GP 1.0/1.8V. Resistor N+ diffusion w/o P+ diffusion Parameters silicide w/o silicide Rsh (ohm/sq) 104.14 257.35 Range (ohm/sq) --- --- Rend0(ohm.m) 5.32E-06 4.98E-06 Rp: tcp1 1.58E-03 1.33E-03 Rp: tcp2 4.18E-07 5.71E-07 Rp: vcp1 1.12E-01 -1.37E-02 Rp: vcp2 1.17E-05 -5.50E-06 Rp: vcp3 1.58E+00 9.11E-01 Rend: tce1 2.51E-03 3.54E-04 Rend: tce2 -1.38E-06 1.59E-06 Rend: vce1 1.13E+00 7.68E-02 Rend: vce2 -2.31E+02 -1.34E+03 Rend: vce3 -1.35E+00 -4.98E-01

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 561 of 705
whole or in part without prior written permission of TSMC.

|Con i I Unsilicided diffusion re|on esistor model par|rameter table in N|
|---|---|---|
|o Resistor C Parameters|n N+ diffusion w/o silicide|P+ diffusion w/o silicide|
|Rsh (ohm/sq)|f i 104.14|257.35|
|T Range (ohm/sq)|d ---|---|
|e 1 Rend0(ohm.m)|e 5.32E-06|4.98E-06|
|c Rp: tcp1|n 2 1.58E-03|1.33E-03|
|h Rp: tcp2|t 8 i 4.18E-07|5.71E-07|
|. Rp: vcp1|1.12E-01|a -1.37E-02|
|1 & Rp: vcp2|5 7 1.17E-05|l -5.50E-06|
|0 Rp: vcp3|I 1.58E+00|I 9.11E-01|
|/ 0 Rend: tce1|2 n 2.51E-03|n 3.54E-04|
|9 Rend: tce2|3 d -1.38E-06|f o 1.59E-06|
|/ Rend: vce1|. 1.13E+00|r 7.68E-02|
|2 Rend: vce2|P -2.31E+02|-1.34E+03|
|Rend: vce3|0 r -1.35E+00|-4.98E-01|


-----

###### Table 12.13.6: Unsilicided diffusion resistor model parameter table in N65GP 1.0/2.5V. Resistor N+ diffusion w/o P+ diffusion Parameters silicide w/o silicide Rsh (ohm/sq) 104.14 257.35 Range (ohm/sq) --- --- Rend0(ohm.m) 5.32E-06 4.98E-06 Rp: tcp1 1.58E-03 1.33E-03 Rp: tcp2 4.18E-07 5.71E-07 Rp: vcp1 1.12E-01 -1.37E-02 Rp: vcp2 1.17E-05 -5.50E-06 Rp: vcp3 1.58E+00 9.11E-01 Rend: tce1 2.51E-03 3.54E-04 Rend: tce2 -1.38E-06 1.59E-06 Rend: vce1 1.13E+00 7.68E-02 Rend: vce2 -2.31E+02 -1.34E+03 Rend: vce3 -1.35E+00 -4.98E-01

|Resistor Parameters|N+ diffusion w/o silicide|P+ diffusion w/o silicide|
|---|---|---|
|Rsh (ohm/sq)|104.14|257.35|
|Range (ohm/sq)|---|---|
|Rend0(ohm.m)|5.32E-06|4.98E-06|
|Rp: tcp1|1.58E-03|1.33E-03|
|Rp: tcp2|4.18E-07|5.71E-07|
|Rp: vcp1|1.12E-01|-1.37E-02|
|Rp: vcp2|1.17E-05|-5.50E-06|
|Rp: vcp3|1.58E+00|9.11E-01|
|T Rend: tce1|2.51E-03|3.54E-04|
|S Rend: tce2|-1.38E-06|1.59E-06|
|Rend: vce1|1.13E+00|7.68E-02|
|M Rend: vce2|-2.31E+02|-1.34E+03|
|C Rend: vce3|-1.35E+00|-4.98E-01|


###### Table 12.13.7: Unsilicided diffusion resistor model parameter table in N65LPG 1.0V(G),1.2(LP)/2.5V. Resistor N+ diffusion w/o P+ diffusion Parameters silicide w/o silicide Rsh (ohm/sq) 120.0 245.2236546 Range +19.3%/-19% +17.0%/-16% Rend0(ohm.m) 5.73E-06 2.88E-06 Rp: tcp1 0.0016257 0.0013736 Rp: tcp2 1.80E-06 4.71E-07 Rp: vcp1 -1.65 -0.0122 Rp: vcp2 -1.73E-05 -0.0000327 Rp: vcp3 -3.02 4.11 Rend: tce1 0.0014833 -0.000118905 Rend: tce2 -1.06E-05 -3.77E-06 Rend: vce1 3.43E-01 4.03E-01 Rend: vce2 -1.64E+03 -3.10E+03 Rend: vce3 -1.22E+00 -9.12E-01

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 562 of 705
whole or in part without prior written permission of TSMC.

|C Con i I ded diffusion resistor|on model paramete|er table in N65LPG|
|---|---|---|
|o Resistor C Parameters|n N+ diffusion w/o silicide|P+ diffusion w/o silicide|
|Rsh (ohm/sq)|f i 120.0|245.2236546|
|T Range|d +19.3%/-19%|+17.0%/-16%|
|e 1 Rend0(ohm.m)|e 5.73E-06|2.88E-06|
|c Rp: tcp1|n 2 0.0016257|0.0013736|
|h Rp: tcp2|t 8 i 1.80E-06|4.71E-07|
|. Rp: vcp1|-1.65|a -0.0122|
|1 & Rp: vcp2|5 7 -1.73E-05|l -0.0000327|
|0 Rp: vcp3|I -3.02|I 4.11|
|/ 0 Rend: tce1|2 n 0.0014833|n -0.000118905|
|9 Rend: tce2|3 d -1.06E-05|f o -3.77E-06|
|/ Rend: vce1|. 3.43E-01|r 4.03E-01|
|2 Rend: vce2|P -1.64E+03|-3.10E+03|
|Rend: vce3|0 r -1.22E+00|-9.12E-01|


-----

###### Table 12.13.8: Unsilicided diffusion resistor model parameter table in N65ULP 1.0/2.5V.

 Resistor N+ diffusion w/o silicide P+ diffusion w/o silicide Parameters
 Rsh (ohm/sq) 120.0 245.2236546 Range +19.3%/-19%- +17.0%/-16%- Rend0(ohm.m) 5.73E-06 2.88E-06 Rp: Jc1_0 0.106424864190149 0.111676986150315 Rp: Jc1_w 0.164977240163601 0.152379354165086 Rp: Jc1_n 0.0110803345857938 -0.00253193199710238 Rp: Tc1_0 0.0016375645345203 0.00134516723460811 Rp: Tc1_w -1.06236946256314E-05 -1.93197505178018E-06 Rp: Tc2_0 5.58760711472759E-07 6.91556298384702E-07 Rp: Tc2_w 8.17454452868088E-08 5.99375320579376E-08 Rp: Jct_0 0.00244689689527551 0.00119863544617091 Rp: Jct_w -0.00164118315706858 -0.00096981387975331 Rend: Jc1end_0  5.13022042122399 30.8120320049789 Rend: Jc1end_w 0 0 Rend: Tc1end_0 0.000858024695509284 7.97874855197876E-05 Rend: Tc1end_w  0.000108897460150394 4.99324114654573E-05 Rend: Tc2end_0 7.01952799620945E-07 -2.22863924323114E-07 Rend: Tc2end_w -4.5518169088131E-07 -4.11818902290053E-08 Rend: Jctend_0 -0.00280558922243977 0.00951466816029306 Rend: Jctend_w 0.00230548862908327 -0.00277001356063046

 Table 12.13.9: Unsilicided diffusion resistor model parameter table in N55GP 1.0/1.8V.

|Resistor Parameters|N+ diffusion w/o silicide|P+ diffusion w/o silicide|
|---|---|---|
|Rsh (ohm/sq)|120.0|245.2236546|
|Range|+19.3%/-19%-|+17.0%/-16%-|
|Rend0(ohm.m)|5.73E-06|2.88E-06|
|Rp: Jc1_0|0.106424864190149|0.111676986150315|
|Rp: Jc1_w|0.164977240163601|0.152379354165086|
|Rp: Jc1_n|0.0110803345857938|-0.00253193199710238|
|Rp: Tc1_0|0.0016375645345203|0.00134516723460811|
|Rp: Tc1_w|-1.06236946256314E-05|-1.93197505178018E-06|
|T Rp: Tc2_0|5.58760711472759E-07|6.91556298384702E-07|
|S Rp: Tc2_w|8.17454452868088E-08|5.99375320579376E-08|
|Rp: Jct_0|0.00244689689527551|0.00119863544617091|
|M Rp: Jct_w|-0.00164118315706858|-0.00096981387975331|
|g Rend: Jc1end_0|C 5.13022042122399|30.8120320049789|
|h Rend: Jc1end_w|0|0|
|a Rend: Tc1end_0|C 0.000858024695509284|7.97874855197876E-05|
|i Rend: Tc1end_w|o 0.000108897460150394|4.99324114654573E-05|
|I Rend: Tc2end_0|n 7.01952799620945E-07|-2.22863924323114E-07|
|C Rend: Tc2end_w|f -4.5518169088131E-07|-4.11818902290053E-08|
|T Rend: Jctend_0|i d -0.00280558922243977|0.00951466816029306|
|e Rend: Jctend_w|e 0.00230548862908327|-0.00277001356063046|

|Rs|. 1 W|& L|a 5 l 7 PCM target|model (Rsh/corner)|
|---|---|---|---|---|
|N+OD(PRO)|0 / 0.45|I 36|I 2 -|n 108.2/26.5%/-26.8%|
||0 1.8|n d 36|3 -|f 108.0/20.0%/-20.4%|
|P+OD(RPO)|9 0.45|/ 36|. -|o r 263.6/32.6%/-32.4%|
||1.8|2 36|P -|m 262.5/19.7%/-20.1%|


###### Table 12.13.10: Unsilicided diffusion resistor model parameter table in N55GP 1.0/2.5V.

|Rs|W|L|m PCM target|o o model (Rsh/corner)|
|---|---|---|---|---|
|N+OD(PRO)|0.45|36|-|t i 108.2/26.5%/-26.8%|
||1.8|36|-|o 108.0/20.0%/-20.4%|
|P+OD(RPO)|0.45|36|-|n 263.6/32.6%/-32.4%|
||1.8|36|-|C 262.5/19.7%/-20.1%|


###### Table 12.13.11: Unsilicided diffusion resistor model parameter table in N55LP 1.2/2.5V.

 Rs W L PCM target model (Rsh/corner)

 0.5 40 - 120.51/26.5%/-26.8% N+OD(PRO) 2 40 - 119.9/20.0%/-20.4%
 0.5 40 - 244.37/32.0%/-31.9% P+OD(RPO) 2 40 - 249.4/19.7%/-20.1%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 563 of 705
whole or in part without prior written permission of TSMC.

|Rs|W|L|PCM target|model (Rsh/corner)|
|---|---|---|---|---|
|N+OD(PRO)|0.5|40|-|120.51/26.5%/-26.8%|
||2|40|-|119.9/20.0%/-20.4%|
|P+OD(RPO)|0.5|40|-|244.37/32.0%/-31.9%|
||2|40|-|249.4/19.7%/-20.1%|


-----

###### 12.14 Interconnect Model

 12.14.1 Conductor Layers


###### tw bw ts bs


###### = = = =


###### top width of metal bottom width of metal top space of metal bottom space of metal


###### Figure12.14.1: Relations of trapezoidal width and spacing at top, and at bottom, respectively

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 564 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.14.1.1 M1MxMz process, no My/Mr, x=2~7, z=8~9 Table 12.14.1: Profiles of CLN65 metal layers

Typical Minimum Minimum On Silicon On Silicon Maximum Maximum
Thickness Drawn Drawn Width Bias Width bias variation in Variation

(Å) Width Spacing At bottom At top thickness in width

(µm) (µm) (µm) (µm) (%) (%)

M10-AP RDL 14500 3 2 0.389 -0.034 +/-10 +/-10 69300

M9(Mz) 9000 0.4 0.4 0 0.1 +/-10 +/-10 52300

M8(Mz) 9000 0.4 0.4 0 0.1 +/-10 +/-10 37350

M7(Mx) 2200 0.1 0.1 -0.015 0.02 +/-15 +/-10 29200

M6(Mx) 2200 0.1 0.1 -0.015 0.02 +/-15 +/-10 25250

M5(Mx) 2200 0.1 0.1 -0.015 0.02 +/-15 +/-10 21300

M4(Mx) 2200 0.1 0.1 -0.015 0.02 +/-15 +/-10 17350

M3(Mx) 2200 0.1 0.1 -0.015 0.02 +/-15 +/-10 13400

M2(Mx) 2200 0.1 0.1 -0.015 0.02 +/-15 +/-10 9450

M1 1800 0.09 0.09 -0.005 0.02 +/-16.4 +/-10 5900

PO1(LP, LPG,
1000 0.06 0.12 -0.001 -0.001 +/-10 +/-7 3200
ULP)

PO1(G) 1000 0.06 0.12 -0.013 -0.013 +/-10 +/-7 3200

PO1(GP) 1000 0.06 0.12 -0.019 -0.019 +/-10 +/-7 3200

###### Table 12.14.2: Profiles of CLN55 metal layers

|Col1|Typical Thickness (Å)|Minimum Drawn Width (µm)|Minimum Drawn Spacing (µm)|On Silicon Width Bias At bottom (µm)|On Silicon Width bias At top (µm)|Maximum variation in thickness (%)|Maximum Variation in width (%)|Distance between conductor layer and substrate under STI (Å)|
|---|---|---|---|---|---|---|---|---|
|M10-AP RDL|14500|3|2|0.389|-0.034|+/-10|+/-10|69300|
|M9(Mz)|9000|0.4|0.4|0|0.1|+/-10|+/-10|52300|
|M8(Mz)|9000|0.4|0.4|0|0.1|+/-10|+/-10|37350|
|S M7(Mx)|2200|0.1|0.1|-0.015|0.02|+/-15|+/-10|29200|
|h M6(Mx)|2200|T 0.1|0.1|-0.015|0.02|+/-15|+/-10|25250|
|a M5(Mx)|2200|0.1|S 0.1|-0.015|0.02|+/-15|+/-10|21300|
|n M4(Mx)|2200|0.1|M 0.1|-0.015|0.02|+/-15|+/-10|17350|
|M3(Mx)|g 2200|0.1|C 0.1|-0.015|0.02|+/-15|+/-10|13400|
|M2(Mx)|h a 2200|0.1|0.1|C -0.015|0.02|+/-15|+/-10|9450|
|M1|1800|i 0.09|0.09|o -0.005|0.02|+/-16.4|+/-10|5900|
|PO1(LP, LPG, ULP)|1000|I C 0.06|0.12|n -0.001|f -0.001|+/-10|+/-7|3200|
|PO1(G)|1000|0.06|T 0.12|-0.013|i d -0.013|+/-10|+/-7|3200|
|PO1(GP)|1000|0.06|e 0.12|1 -0.019|e -0.019|+/-10|+/-7|3200|

|Col1|Typical Thickness (Å)|Minimum Drawn Width (µm)|1 Minimum 0 Drawn / Spacing (µm)|& On Silicon I Width Bias 0 At bottom (m)|5 7 On Silicon Width bias n At top (µm)|l Maximum I variation in 2 n thickness 3 (%)|Maximum Variation in width f (%)|Distance between conductor layer and substrate under FOX (Å)|
|---|---|---|---|---|---|---|---|---|
|M10-AP RDL|14500|2.7|1.8|9 0.35|d . -0.03|+/-10|o +/-10|66050|
|M9(Mz)|9000|0.36|0.36|/ 2 0.02|P 0.07|+/-10|r +/-10|49800|
|M8(Mz)|9000|0.36|0.36|0.02|0 0.07|r +/-10|+/-10|m 35400|
|M7(Mx)|2000|0.09|0.09|-0.015|1 0.015|o +/-15|+/-10|a t 28000|
|M6(Mx)|2000|0.09|0.09|-0.015|2 0.015|m +/-15|+/-10|i o 24250|
|M5(Mx)|2000|0.09|0.09|-0.015|0.015|o +/-15|+/-10|n 20500|
|M4(Mx)|2000|0.09|0.09|-0.015|0.015|+/-15|t i +/-10|16750|
|M3(Mx)|2000|0.09|0.09|-0.015|0.015|+/-15|o +/-10|13000|
|M2(Mx)|2000|0.09|0.09|-0.015|0.015|+/-15|n +/-10|9250|
|M1|1600|0.081|0.081|-0.006|0.019|+/-16.4|+/-10|C 5900|
|PO1|1000|0.054|0.108|-0.015|-0.015|+/-10|+/-7|e 3200|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 565 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.14.2 Dielectric Layers 12.14.2.1 M1MxMz process, no My/Mr, X=2~7, Z=8~9 Table 12.14.3: Profiles and properties of CLN65 each dielectric layer
Dielectric Thickness Variation dielectric Comments
Name (Å) +/- (%) constant

PASS6 6,000 10 8.1 Side-wall thickness 4600A
PASS5 4,000 10 4.2 Side-wall thickness 3000A
PASS4 2,500 10 4.2
PASS3 750 10 8.1
PASS2 4,000 10 4.2
PASS1 750 10 8.1
IMD9c 7,750 10 4.2
IMD9b 500 5 8.1
IMD9a 6,200 7 4.2 IMD9a recess 750A after M9
IMD8d 500 5 5.0
IMD8c 7,750 10 4.2
IMD8b 500 5 8.1
IMD8a 6,200 7 4.2 IMD8a recess 750A after M8
IMD7c 500 5 5.0
IMD7b 2,200 15 2.9
IMD7a 950 20 2.9
IMD6d 300 5 4.2
IMD6c 500 5 5.0
IMD6b 2,200 15 2.9
IMD6a 950 20 2.9
IMD5d 300 5 4.2
IMD5c 500 5 5.0
IMD5b 2,200 15 2.9
IMD5a 950 20 2.9
IMD4d 300 5 4.2
IMD4c 500 5 5.0
IMD4b 2,200 15 2.9
IMD4a 950 20 2.9
IMD3d 300 5 4.2
IMD3c 500 5 5.0
IMD3b 2,200 15 2.9
IMD3a 950 20 2.9
IMD2d 300 5 4.2
IMD2c 500 5 5.0
IMD2b 2,200 15 2.9
IMD2a 950 20 2.9
IMD1d 300 5 4.2
IMD1c 500 5 5.0
IMD1b 1,300 16 2.9
IMD1a 300 5 4.5
ILD 3,100 15 4.2 ILD recess 200A after M1 etch
FOX 3,000 10 3.9 For spacer and liner, see Note:
1 and 2

NOTE 1: The depth of the STI is 3000 Å, while the final thickness of the FOX under PO1 is 3200 Å. This means that the
FOX is about 200 Å higher than the OD.

|Dielectric Name|Thickness (Å)|Variation +/- (%)|dielectric constant|Comments|
|---|---|---|---|---|
|PASS6|6,000|10|8.1|Side-wall thickness 4600A|
|PASS5|4,000|10|4.2|Side-wall thickness 3000A|
|PASS4|2,500|10|4.2||
|PASS3|750|10|8.1||
|PASS2|4,000|10|4.2||
|T PASS1|750|10|8.1||
|S IMD9c|7,750|10|4.2||
|a IMD9b|500|5|8.1||
|n IMD9a|M 6,200|7|4.2|IMD9a recess 750A after M9|
|g IMD8d|C 500|5|5.0||
|h IMD8c|7,750|10|4.2||
|IMD8b|C 500|5|8.1||
|a IMD8a|6,200|7|4.2|IMD8a recess 750A after M8|
|i IMD7c|500|o 5|5.0||
|I IMD7b|2,200|n 15|2.9||
|C IMD7a|950|f 20|2.9||
|IMD6d|300|i 5|4.2||
|IMD6c|T 500|d 5|5.0||
|IMD6b|e 2,200|15|e 2.9||
|IMD6a|c 950|1 20|n 2.9||
|IMD5d|300|2 5|t 4.2||
|IMD5c|h 500|8 5|i 5.0||
|IMD5b|. 2,200|5 15|a 2.9||
|IMD5a|1 950|& 20|l 2.9||
|IMD4d|0 300|I 5|7 4.2|I|
|IMD4c|/ 500|n 5|2 5.0|n|
|IMD4b|0 2,200|15|3 2.9|f|
|IMD4a|9 950|d 20|2.9|o|
|IMD3d|300|/ . 5|4.2|r|
|IMD3c|500|2 5|P 5.0||
|IMD3b|2,200|0 15|r 2.9|m|
|IMD3a|950|1 20|2.9|a|
|IMD2d|300|2 5|o 4.2|t|
|IMD2c|500|5|m 5.0|i|
|IMD2b|2,200|15|2.9|o|
|IMD2a|950|20|2.9|n o|
|IMD1d|300|5|4.2|i t|
|IMD1c|500|5|5.0|o|
|IMD1b|1,300|16|2.9||
|IMD1a|300|5|4.5|n|
|ILD|3,100|15|4.2|ILD recess 200A after M1 etch|
|FOX|3,000|10|3.9|C For spacer and liner, see Note: e 1 and 2|


NOTE 2: The spacer and liner around the Poly have been added to the schematic in Fig. 12.14.2 and are shown
approximately. Their effective widths and dielectric constants are 370 Å and 6.25 for the dotted area and 200 Å and 7.5
for thick-lined area, respectively.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 566 of 705
whole or in part without prior written permission of TSMC.


-----

###### Figure12.14.2  A schematic cross-section of the CLN65 1P9M_AP_RDL process.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 567 of 705
whole or in part without prior written permission of TSMC.


-----

###### Table 12.14.4: Profiles and properties of CLN55 each dielectric layer
Dielectric name Thickness Variation Dielectric Comments

(Å) +/- (%) constant

PASS4 6,000 10 8.1 Side-wall thickness 4600A
PASS3 4,000 10 4.2 Side-wall thickness 3000A
PASS2 6,500 10 4.2
PASS1 750 10 8.1
IMD9c 7,750 10 4.2
IMD9b 500 5 8.1
IMD9a 5,650 7 4.2 IMD9a recess 750A after M9 etch
IMD8d 500 5 5.0
IMD8c 7,750 10 4.2
IMD8b 500 5 8.1
IMD8a 5,650 7 4.2 IMD8a recess 750A after M8 etch
IMD7c 500 5 5.0
IMD7b 2,000 15 2.9
IMD7a 950 20 2.9
IMD6d 300 5 4.2
IMD6c 500 5 5.0
IMD6b 2,000 15 2.9
IMD6a 950 20 2.9
IMD5d 300 5 4.2
IMD5c 500 5 5.0
IMD5b 2,000 15 2.9
IMD5a 950 20 2.9
IMD4d 300 5 4.2
IMD4c 500 5 5.0
IMD4b 2,000 15 2.9
IMD4a 950 20 2.9
IMD3d 300 5 4.2
IMD3c 500 5 5.0
IMD3b 2,000 15 2.9
IMD3a 950 20 2.9

IMD2d 300 5 4.2

IMD2c 500 5 5.0
IMD2b 2,000 15 2.9
IMD2a 950 20 2.9
IMD1d 300 5 4.2
IMD1c 500 5 5.0
IMD1b 1,100 16 2.9
IMD1a 300 5 4.5
ILD 3,100 15 4.2 ILD recess 200A after M1 etch

FOX 3,000 10 3.9 For spacer and liner, see Note:
1, 2 and 2

NOTE 1: The depth of the STI is 3000 Å, while the final thickness of the FOX under PO1 is 3200 Å. This means that the
FOX is about 200 Å higher than the OD.

|Dielectric name|Thickness (Å)|Variation +/- (%)|Dielectric constant|Comments|
|---|---|---|---|---|
|PASS4|6,000|10|8.1|Side-wall thickness 4600A|
|PASS3|4,000|10|4.2|Side-wall thickness 3000A|
|PASS2|6,500|10|4.2||
|PASS1|750|10|8.1||
|IMD9c|7,750|10|4.2||
|IMD9b|500|5|8.1||
|IMD9a|5,650|7|4.2|IMD9a recess 750A after M9 etch|
|IMD8d|500|5|5.0||
|IMD8c|7,750|10|4.2||
|IMD8b|500|5|8.1||
|T IMD8a|5,650|7|4.2|IMD8a recess 750A after M8 etch|
|S a IMD7c|500|5|5.0||
|n IMD7b|M 2,000|15|2.9||
|g IMD7a|950|20|2.9||
|IMD6d|C 300|5|4.2||
|h IMD6c|C 500|5|5.0||
|a i IMD6b|2,000|15|2.9||
|I IMD6a|950|o 20|2.9||
|C IMD5d|300|n 5|4.2||
|IMD5c|500|f i 5|5.0||
|IMD5b|T 2,000|d 15|2.9||
|IMD5a|e 950|20|e 2.9||
|IMD4d|c 300|1 5|n 4.2||
|IMD4c|h 500|2 5|t i 5.0||
|IMD4b|. 2,000|8 15|a 2.9||
|IMD4a|1 950|5 & 20|l 2.9||
|IMD3d|0 300|I 5|7 4.2|I|
|IMD3c|/ 0 500|n 5|2 5.0|n|
|IMD3b|9 2,000|d 15|3 2.9|f|
|IMD3a|950|/ . 20|2.9|r o|
|IMD2d|300|2 5|P 4.2|m|
|IMD2c|500|0 5|r 5.0||
|IMD2b|2,000|1 15|o 2.9|t a|
|IMD2a|950|2 20|m 2.9|i|
|IMD1d|300|5|4.2|o|
|IMD1c|500|5|5.0|n o|
|IMD1b|1,100|16|2.9|i t|
|IMD1a|300|5|4.5|o|
|ILD|3,100|15|4.2|n ILD recess 200A after M1 etch|
|FOX|3,000|10|3.9|C For spacer and liner, see Note: 1, 2 and 2|


NOTE 2: The spacer and liner around the Poly have been added to the schematic in Fig. 12.14.3 and are shown
approximately. Their effective widths and dielectric constants are 370 Å and 6.25 for the dotted area and 200 Å and 7.5
for thick-lined area, respectively.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 568 of 705
whole or in part without prior written permission of TSMC.


-----

###### Figure12.14.2  A schematic cross-section of the CLN55 1P9M_AP_RDL process.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 569 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.14.3 Interconnect line-to-line capacitance

 The information in the following table applies to the structure in the preceding figure.


###### Structure A

 Cc Coupling capacitance between top central trace and its neighboring traces


###### Ca Area capacitance between top central trace and infinite bottom ground plate

 Cf Fringe capacitance per side between top central trace and infinite bottom ground plate


###### Cbottom Ca + 2Cf

 Csum Ca + 2Cf + 2Cc


###### Ctotal Total capacitance of the top central trace

 Structure B


###### Cc Coupling capacitance between the middle central trace and its neighboring traces

 Cat Area capacitance between middle central trace and infinite top ground plate


###### Cab Area capacitance between middle central trace and infinite bottom ground plate

 Cft Fringe capacitance per side between top central trace and infinite top ground plate


###### Cfb Fringe capacitance per side between top central trace and infinite bottom ground plate

 Ctop Cat + 2Cft


###### Cbottom Cab + 2Cfb

 Csum ( Cat + 2Cft ) + ( Cab + 2Cfb ) + 2Cc


###### Ctotal Total capacitance of the middle central trace

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 570 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.14.3.1 M1MxMz process in CLN65LP 1.2V/2.5V, no My/Mr, x=2~7, z=8~9

 12.14.3.1.1 Structure A 25 °°°°C

|Structure|(as drawn)|Col3|(after process bias)|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|
|---|---|---|---|---|---|---|---|---|---|---|---|
||width|space|Width|Space|Rs|Ctotal|Cc|Cbottom|Ca|Cf|Csum/Ct otal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|PO1-FOX|0.06|0.12|0.059|0.121|1.49E+01|1.98E-01|8.39E-02|2.99E-02|6.37E-03|1.17E-02|100%|
|S|0.06|2.4|0.059|2.401|1.49E+01|9.66E-02|1.74E-03|9.32E-02|6.37E-03|4.34E-02|100%|
|M1-FOX|0.09|0.09|T 0.0975|0.0825|1.60E-01|2.39E-01|1.09E-01|2.03E-02|5.14E-03|7.58E-03|100%|
|h|0.09|2|0.1525|1.938|8.62E-02|8.44E-02|5.13E-03|7.41E-02|8.17E-03|3.30E-02|100%|
|a M1-OD|0.09|0.09|S 0.0975|0.0825|1.60E-01|2.43E-01|1.06E-01|3.15E-02|1.09E-02|1.03E-02|100%|
||0.09|2|0.1525|M 1.938|8.62E-02|1.11E-01|2.79E-03|1.06E-01|1.73E-02|4.41E-02|100%|
|n M1-PO1(OD)|0.09|0.09|0.0975|0.0825|1.60E-01|2.45E-01|1.01E-01|4.25E-02|1.66E-02|1.29E-02|100%|
||g 0.09|2|0.1525|C 1.938|8.62E-02|1.32E-01|2.07E-03|1.28E-01|2.64E-02|5.06E-02|100%|
|M1-PO1(FOX)|h 0.09|0.09|0.0975|0.0825|1.60E-01|2.47E-01|1.00E-01|4.63E-02|1.86E-02|1.38E-02|100%|
||0.09|2|0.1525|1.938|C 8.62E-02|1.38E-01|1.94E-03|1.34E-01|2.95E-02|5.24E-02|100%|
|M2-FOX|0.1|a 0.1|0.1025|0.0975|1.40E-01|2.06E-01|9.47E-02|1.62E-02|2.98E-03|6.59E-03|100%|
||0.1|i 2|0.1535|1.946|o 7.74E-02|6.90E-02|7.34E-03|5.43E-02|4.73E-03|2.48E-02|100%|
|M2-OD|0.1|0.1|I 0.1025|0.0975|n 1.40E-01|2.06E-01|9.36E-02|1.90E-02|4.30E-03|7.34E-03|100%|
||0.1|2|C 0.1535|1.946|f 7.74E-02|7.66E-02|5.60E-03|6.54E-02|6.82E-03|2.93E-02|100%|
|M2-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|i 2.06E-01|9.30E-02|2.04E-02|4.97E-03|7.72E-03|100%|
||0.1|2|T 0.1535|1.946|7.74E-02|d 8.02E-02|5.02E-03|7.02E-02|7.90E-03|3.11E-02|100%|
|M2-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.07E-01|9.29E-02|2.07E-02|5.13E-03|7.81E-03|100%|
||0.1|2|0.1535|e 1.946|1 7.74E-02|e 8.10E-02|4.90E-03|7.12E-02|8.15E-03|3.15E-02|100%|
|M2-M1|0.1|0.1|0.1025|c 0.0975|1.40E-01|n 2.14E-01|8.65E-02|4.15E-02|1.51E-02|1.32E-02|100%|
||0.1|2|0.1535|h 1.946|2 7.74E-02|1.21E-01|t 2.50E-03|1.16E-01|2.40E-02|4.58E-02|100%|
|M3-FOX|0.1|0.1|0.1025|0.0975|. 1.40E-01|8 2.05E-01|i 9.57E-02|1.36E-02|1.99E-03|5.78E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5 6.22E-02|a 9.23E-03|4.37E-02|3.16E-03|2.03E-02|100%|
|M3-OD|0.1|0.1|0.1025|1 0.0975|& 1.40E-01|7 2.05E-01|l 9.52E-02|1.48E-02|2.50E-03|6.15E-03|100%|
||0.1|2|0.1535|0 1.946|I 7.74E-02|6.55E-02|7.99E-03|I 4.95E-02|3.97E-03|2.28E-02|100%|
|M3-PO1(OD)|0.1|0.1|0.1025|/ 0.0975|n 1.40E-01|2 2.05E-01|9.50E-02|n 1.53E-02|2.72E-03|6.29E-03|100%|
||0.1|2|0.1535|0 1.946|7.74E-02|6.69E-02|3 7.56E-03|f 5.18E-02|4.31E-03|2.37E-02|100%|
|M3-PO1(FOX)|0.1|0.1|0.1025|0.0975|9 1.40E-01|d 2.05E-01|9.49E-02|o 1.54E-02|2.76E-03|6.32E-03|100%|
||0.1|2|0.1535|1.946|/ 7.74E-02|. 6.72E-02|7.48E-03|r 5.23E-02|4.39E-03|2.39E-02|100%|
|M3-M1|0.1|0.1|0.1025|0.0975|2 1.40E-01|2.06E-01|9.36E-02|1.88E-02|4.28E-03|7.27E-03|100%|
||0.1|2|0.1535|1.946|0 7.74E-02|P 7.63E-02|5.52E-03|6.52E-02|m 6.80E-03|2.92E-02|100%|
|M3-M2|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|r 8.55E-02|4.14E-02|1.51E-02|1.32E-02|100%|
||0.1|2|0.1535|1.946|7.74E-02|1 1.20E-01|o 2.43E-03|1.15E-01|a 2.40E-02|4.54E-02|100%|
|M4-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2 2.05E-01|9.62E-02|1.22E-02|t i 1.49E-03|5.37E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5.90E-02|m 1.07E-02|3.75E-02|2.37E-03|o 1.76E-02|100%|
|M4-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.05E-01|9.59E-02|o 1.30E-02|1.76E-03|5.61E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.08E-02|9.83E-03|4.11E-02|2.80E-03|n 1.92E-02|100%|
|M4-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.05E-01|9.58E-02|t i 1.32E-02|1.87E-03|5.69E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.15E-02|9.52E-03|o 4.24E-02|2.97E-03|1.97E-02|100%|
|M4-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.05E-01|9.58E-02|1.33E-02|1.89E-03|5.71E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.16E-02|9.46E-03|n 4.27E-02|3.00E-03|1.99E-02|100%|
|M4-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.05E-01|9.52E-02|1.48E-02|2.50E-03|6.16E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.56E-02|7.98E-03|4.96E-02|C 3.97E-03|2.28E-02|100%|
|M4-M2|0.1|0.1|0.1025|0.0975|1.40E-01|2.04E-01|9.26E-02|1.89E-02|e 4.28E-03|7.31E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.58E-02|5.42E-03|6.49E-02|6.80E-03|2.91E-02|100%|
|M4-M3|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|8.55E-02|4.14E-02|n 1.51E-02|1.32E-02|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.20E-01|2.44E-03|1.15E-01|2.40E-02|t 4.54E-02|100%|
|M5-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.04E-01|9.65E-02|1.15E-02|1.20E-03|e 5.13E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5.74E-02|1.20E-02|3.35E-02|1.90E-03|r 1.58E-02|100%|
|M5-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.05E-01|9.63E-02|1.20E-02|1.36E-03|5.30E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5.85E-02|1.13E-02|3.59E-02|2.16E-03|1.69E-02|100%|
|M5-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.05E-01|9.62E-02|1.21E-02|1.42E-03|5.35E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5.89E-02|1.11E-02|3.68E-02|2.26E-03|1.73E-02|100%|
|M5-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.05E-01|9.62E-02|1.22E-02|1.44E-03|5.37E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5.90E-02|1.10E-02|3.70E-02|2.28E-03|1.74E-02|100%|
|M5-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.05E-01|9.59E-02|1.31E-02|1.76E-03|5.65E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.11E-02|9.91E-03|4.13E-02|2.80E-03|1.93E-02|100%|
|M5-M2|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.42E-02|1.49E-02|2.50E-03|6.23E-03|100%|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 571 of 705
whole or in part without prior written permission of TSMC.


-----

|Structure|(as drawn)|Col3|(after process bias)|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|
|---|---|---|---|---|---|---|---|---|---|---|---|
||width|space|Width|Space|Rs|Ctotal|Cc|Cbottom|Ca|Cf|Csum/Ct otal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
||0.1|2|0.1535|1.946|7.74E-02|6.55E-02|7.95E-03|4.96E-02|3.97E-03|2.28E-02|100%|
|M5-M3|0.1|0.1|0.1025|0.0975|1.40E-01|2.04E-01|9.26E-02|1.90E-02|4.28E-03|7.36E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.61E-02|5.50E-03|6.51E-02|6.80E-03|2.92E-02|100%|
|M5-M4|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|8.55E-02|4.15E-02|1.51E-02|1.32E-02|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.20E-01|2.50E-03|1.15E-01|2.40E-02|4.54E-02|100%|
|M6-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.04E-01|9.67E-02|1.10E-02|9.96E-04|5.02E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5.72E-02|1.32E-02|3.07E-02|1.58E-03|1.46E-02|100%|
|M6-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.05E-01|9.66E-02|1.14E-02|1.11E-03|5.15E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5.79E-02|1.27E-02|3.25E-02|1.76E-03|1.54E-02|100%|
|M6-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.05E-01|9.65E-02|1.15E-02|1.15E-03|5.20E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5.82E-02|1.25E-02|3.31E-02|1.83E-03|1.56E-02|100%|
|S M6-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.05E-01|9.65E-02|1.16E-02|1.16E-03|5.21E-03|100%|
||0.1|2|T 0.1535|1.946|7.74E-02|5.82E-02|1.25E-02|3.32E-02|1.84E-03|1.57E-02|100%|
|h M6-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.05E-01|9.62E-02|1.22E-02|1.36E-03|5.42E-03|100%|
|a|0.1|2|S 0.1535|1.946|7.74E-02|5.95E-02|1.16E-02|3.62E-02|2.16E-03|1.70E-02|100%|
|M6-M2|0.1|0.1|0.1025|M 0.0975|1.40E-01|2.03E-01|9.48E-02|1.34E-02|1.76E-03|5.80E-03|100%|
|n|0.1|2|0.1535|1.946|7.74E-02|6.17E-02|1.01E-02|4.14E-02|2.80E-03|1.93E-02|100%|
|M6-M3|g 0.1|0.1|0.1025|C 0.0975|1.40E-01|2.03E-01|9.41E-02|1.52E-02|2.50E-03|6.37E-03|100%|
||h 0.1|2|0.1535|1.946|7.74E-02|6.65E-02|8.26E-03|4.99E-02|3.97E-03|2.30E-02|100%|
|M6-M4|0.1|0.1|0.1025|0.0975|C 1.40E-01|2.04E-01|9.25E-02|1.93E-02|4.28E-03|7.49E-03|100%|
||0.1|a 2|0.1535|1.946|7.74E-02|7.69E-02|5.77E-03|6.54E-02|6.80E-03|2.93E-02|100%|
|M6-M5|0.1|i 0.1|0.1025|0.0975|o 1.40E-01|2.12E-01|8.53E-02|4.18E-02|1.51E-02|1.34E-02|100%|
||0.1|2|I 0.1535|1.946|n 7.74E-02|1.19E-01|2.64E-03|1.14E-01|2.40E-02|4.50E-02|100%|
|M7-FOX|0.1|0.1|C 0.1025|0.0975|1.40E-01|2.09E-01|9.86E-02|1.14E-02|8.54E-04|5.29E-03|100%|
||0.1|2|0.1535|1.946|f 7.74E-02|i 5.99E-02|1.56E-02|2.88E-02|1.36E-03|1.37E-02|100%|
|M7-OD|0.1|0.1|T 0.1025|0.0975|1.40E-01|d 2.08E-01|9.82E-02|1.17E-02|9.36E-04|5.39E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.05E-02|1.51E-02|3.02E-02|1.49E-03|1.43E-02|100%|
|M7-PO1(OD)|0.1|0.1|0.1025|e 0.0975|1 1.40E-01|e 2.09E-01|9.84E-02|1.19E-02|9.65E-04|5.45E-03|100%|
||0.1|2|0.1535|c 1.946|7.74E-02|n 6.06E-02|1.50E-02|3.06E-02|1.53E-03|1.46E-02|100%|
|M7-PO1(FOX)|0.1|0.1|0.1025|h 0.0975|2 1.40E-01|2.09E-01|t 9.84E-02|1.19E-02|9.71E-04|5.46E-03|100%|
||0.1|2|0.1535|1.946|. 7.74E-02|8 6.07E-02|i 1.50E-02|3.07E-02|1.54E-03|1.46E-02|100%|
|M7-M1|0.1|0.1|0.1025|0.0975|1.40E-01|5 2.09E-01|a 9.82E-02|1.24E-02|1.11E-03|5.65E-03|100%|
||0.1|2|0.1535|1 1.946|& 7.74E-02|6.15E-02|l 1.43E-02|3.30E-02|1.76E-03|1.56E-02|100%|
|M7-M2|0.1|0.1|0.1025|0 0.0975|I 1.40E-01|7 2.06E-01|9.65E-02|I 1.33E-02|1.36E-03|5.96E-03|100%|
||0.1|2|0.1535|/ 1.946|n 7.74E-02|2 6.28E-02|1.30E-02|n 3.67E-02|2.16E-03|1.73E-02|100%|
|M7-M3|0.1|0.1|0.1025|0 0.0975|1.40E-01|2.07E-01|3 9.60E-02|f 1.45E-02|1.76E-03|6.39E-03|100%|
||0.1|2|0.1535|1.946|9 7.74E-02|d 6.54E-02|1.16E-02|o 4.23E-02|2.80E-03|1.97E-02|100%|
|M7-M4|0.1|0.1|0.1025|0.0975|/ 1.40E-01|. 2.07E-01|9.51E-02|r 1.65E-02|2.50E-03|6.98E-03|100%|
||0.1|2|0.1535|1.946|2 7.74E-02|7.02E-02|9.59E-03|5.10E-02|3.97E-03|2.35E-02|100%|
|M7-M5|0.1|0.1|0.1025|0.0975|0 1.40E-01|P 2.08E-01|9.34E-02|2.08E-02|m 4.28E-03|8.24E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.03E-02|r 6.84E-03|6.66E-02|6.80E-03|2.99E-02|100%|
|M7-M6|0.1|0.1|0.1025|0.0975|1.40E-01|1 2.16E-01|o 8.61E-02|4.37E-02|a 1.51E-02|1.43E-02|100%|
||0.1|2|0.1535|1.946|7.74E-02|2 1.24E-01|3.36E-03|1.17E-01|t i 2.40E-02|4.65E-02|100%|
|M8-FOX|0.4|0.4|0.45|0.35|2.18E-02|3.07E-01|m 1.46E-01|1.55E-02|3.23E-03|o 6.15E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.09E-01|4.01E-02|o 2.85E-02|3.23E-03|1.26E-02|100%|
|M8-OD|0.4|0.4|0.45|0.35|2.18E-02|3.07E-01|1.46E-01|1.61E-02|3.47E-03|n 6.31E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.09E-01|3.97E-02|t i 2.98E-02|3.47E-03|1.32E-02|100%|
|M8-PO1(OD)|0.4|0.4|0.45|0.35|2.18E-02|3.07E-01|1.45E-01|o 1.63E-02|3.56E-03|6.36E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.09E-01|3.96E-02|3.03E-02|3.56E-03|1.34E-02|100%|
|M8-PO1(FOX)|0.4|0.4|0.45|0.35|2.18E-02|3.07E-01|1.45E-01|n 1.63E-02|3.57E-03|6.37E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.09E-01|3.95E-02|3.04E-02|3.57E-03|1.34E-02|100%|
|M8-M1|0.4|0.4|0.45|0.35|2.18E-02|3.08E-01|1.45E-01|1.72E-02|C 3.96E-03|6.61E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.10E-01|3.89E-02|3.24E-02|e 3.96E-03|1.42E-02|100%|
|M8-M2|0.4|0.4|0.45|0.35|2.18E-02|3.08E-01|1.45E-01|1.86E-02|4.61E-03|6.98E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.12E-01|3.80E-02|3.58E-02|n 4.61E-03|1.56E-02|100%|
|M8-M3|0.4|0.4|0.45|0.35|2.18E-02|3.09E-01|1.44E-01|2.05E-02|5.51E-03|t 7.47E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.14E-01|3.68E-02|4.05E-02|5.51E-03|e 1.75E-02|100%|
|M8-M4|0.4|0.4|0.45|0.35|2.18E-02|3.03E-01|1.40E-01|2.32E-02|6.85E-03|r 8.20E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.17E-01|3.48E-02|4.70E-02|6.85E-03|2.01E-02|100%|
|M8-M5|0.4|0.4|0.45|0.35|2.18E-02|3.04E-01|1.38E-01|2.76E-02|9.05E-03|9.30E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.22E-01|3.25E-02|5.71E-02|9.05E-03|2.40E-02|100%|
|M8-M6|0.4|0.4|0.45|0.35|2.18E-02|3.08E-01|1.36E-01|3.59E-02|1.33E-02|1.13E-02|100%|
||0.4|2|0.45|1.95|2.14E-02|1.32E-01|2.87E-02|7.46E-02|1.33E-02|3.06E-02|100%|
|M8-M7|0.4|0.4|0.45|0.35|2.18E-02|3.18E-01|1.30E-01|5.84E-02|2.53E-02|1.65E-02|100%|
||0.4|2|0.45|1.95|2.14E-02|1.60E-01|2.33E-02|1.14E-01|2.53E-02|4.42E-02|100%|
|M9-FOX|0.4|0.4|0.45|0.35|2.18E-02|3.24E-01|1.55E-01|1.37E-02|2.45E-03|5.64E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.14E-01|4.50E-02|2.37E-02|2.45E-03|1.06E-02|100%|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 572 of 705
whole or in part without prior written permission of TSMC.


-----

|Structure|(as drawn)|Col3|(after process bias)|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|
|---|---|---|---|---|---|---|---|---|---|---|---|
||width|space|Width|Space|Rs|Ctotal|Cc|Cbottom|Ca|Cf|Csum/Ct otal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M9-OD|0.4|0.4|0.45|0.35|2.18E-02|3.25E-01|1.55E-01|1.41E-02|2.59E-03|5.75E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.14E-01|4.47E-02|2.45E-02|2.59E-03|1.09E-02|100%|
|M9-PO1(OD)|0.4|0.4|0.45|0.35|2.18E-02|3.25E-01|1.55E-01|1.42E-02|2.63E-03|5.78E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.14E-01|4.47E-02|2.47E-02|2.63E-03|1.10E-02|100%|
|M9-PO1(FOX)|0.4|0.4|0.45|0.35|2.18E-02|3.25E-01|1.55E-01|1.42E-02|2.64E-03|5.79E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.14E-01|4.46E-02|2.48E-02|2.64E-03|1.11E-02|100%|
|M9-M1|0.4|0.4|0.45|0.35|2.18E-02|3.25E-01|1.55E-01|1.47E-02|2.85E-03|5.94E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.14E-01|4.43E-02|2.59E-02|2.85E-03|1.15E-02|100%|
|M9-M2|0.4|0.4|0.45|0.35|2.18E-02|3.24E-01|1.54E-01|1.55E-02|3.17E-03|6.17E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.15E-01|4.38E-02|2.76E-02|3.17E-03|1.22E-02|100%|
|M9-M3|0.4|0.4|0.45|0.35|2.18E-02|3.25E-01|1.54E-01|1.64E-02|3.57E-03|6.43E-03|100%|
|S|0.4|2|0.45|1.95|2.14E-02|1.16E-01|4.31E-02|2.98E-02|3.57E-03|1.31E-02|100%|
|M9-M4|0.4|0.4|T 0.45|0.35|2.18E-02|3.19E-01|1.51E-01|1.76E-02|4.09E-03|6.76E-03|100%|
|h|0.4|2|0.45|1.95|2.14E-02|1.16E-01|4.19E-02|3.25E-02|4.09E-03|1.42E-02|100%|
|a M9-M5|0.4|0.4|S 0.45|0.35|2.18E-02|3.18E-01|1.50E-01|1.91E-02|4.79E-03|7.17E-03|100%|
||0.4|2|0.45|M 1.95|2.14E-02|1.18E-01|4.08E-02|3.60E-02|4.79E-03|1.56E-02|100%|
|n M9-M6|0.4|0.4|0.45|0.35|2.18E-02|3.20E-01|1.49E-01|2.11E-02|5.77E-03|7.69E-03|100%|
||g 0.4|2|0.45|C 1.95|2.14E-02|1.19E-01|3.90E-02|4.08E-02|5.77E-03|1.75E-02|100%|
|M9-M7|h 0.4|0.4|0.45|0.35|2.18E-02|3.20E-01|1.48E-01|2.40E-02|7.26E-03|8.38E-03|100%|
||0.4|2|0.45|1.95|C 2.14E-02|1.22E-01|3.70E-02|4.78E-02|7.26E-03|2.03E-02|100%|
|M9-M8|0.4|a 0.4|0.45|0.35|2.18E-02|3.33E-01|1.37E-01|5.78E-02|2.53E-02|1.62E-02|100%|
||0.4|i 2|0.45|1.95|o 2.14E-02|1.64E-01|2.56E-02|1.13E-01|2.53E-02|4.37E-02|100%|
|M10-FOX|3|2|I 3.178|1.822|n 2.10E-02|1.74E-01|7.29E-02|2.78E-02|1.64E-02|5.69E-03|100%|
||3|8|C 3.178|7.822|2.10E-02|9.15E-02|2.06E-02|5.04E-02|1.64E-02|1.70E-02|100%|
|M10-OD|3|2|3.178|1.822|f 2.10E-02|i 1.74E-01|7.26E-02|2.88E-02|1.71E-02|5.83E-03|100%|
||3|8|T 3.178|7.822|2.10E-02|d 9.26E-02|2.02E-02|5.23E-02|1.71E-02|1.76E-02|100%|
|M10-PO1(OD)|3|2|3.178|1.822|2.10E-02|1.74E-01|7.25E-02|2.91E-02|1.74E-02|5.88E-03|100%|
||3|8|3.178|e 7.822|1 2.10E-02|e 9.30E-02|2.01E-02|5.29E-02|1.74E-02|1.77E-02|100%|
|M10-PO1(FOX)|3|2|3.178|c 1.822|2.10E-02|n 1.74E-01|7.25E-02|2.92E-02|1.74E-02|5.89E-03|100%|
||3|8|3.178|h 7.822|2 2.10E-02|9.30E-02|t 2.00E-02|5.30E-02|1.74E-02|1.78E-02|100%|
|M10-M1|3|2|3.178|1.822|. 2.10E-02|8 1.74E-01|i 7.18E-02|3.06E-02|1.85E-02|6.07E-03|100%|
||3|8|3.178|7.822|2.10E-02|5 9.46E-02|a 1.95E-02|5.55E-02|1.85E-02|1.85E-02|100%|
|M10-M2|3|2|3.178|1 1.822|& 2.10E-02|1.75E-01|l 7.10E-02|3.28E-02|2.00E-02|6.37E-03|100%|
||3|8|3.178|0 7.822|I 2.10E-02|7 9.70E-02|1.88E-02|I 5.93E-02|2.00E-02|1.96E-02|100%|
|M10-M3|3|2|3.178|/ 1.822|n 2.10E-02|2 1.78E-01|7.12E-02|n 3.53E-02|2.19E-02|6.73E-03|100%|
||3|8|3.178|0 7.822|2.10E-02|9.97E-02|3 1.80E-02|f 6.36E-02|2.19E-02|2.09E-02|100%|
|M10-M4|3|2|3.178|1.822|9 2.10E-02|d 1.79E-01|7.01E-02|o 3.84E-02|2.41E-02|7.16E-03|100%|
||3|8|3.178|7.822|/ 2.10E-02|. 1.03E-01|1.70E-02|r 6.85E-02|2.41E-02|2.22E-02|100%|
|M10-M5|3|2|3.178|1.822|2 2.10E-02|1.79E-01|6.86E-02|4.21E-02|2.68E-02|7.69E-03|100%|
||3|8|3.178|7.822|0 2.10E-02|P 1.07E-01|1.61E-02|7.47E-02|m 2.68E-02|2.39E-02|100%|
|M10-M6|3|2|3.178|1.822|2.10E-02|1.82E-01|r 6.74E-02|4.69E-02|3.01E-02|8.37E-03|100%|
||3|8|3.178|7.822|2.10E-02|1 1.12E-01|o 1.50E-02|8.19E-02|a 3.01E-02|2.59E-02|100%|
|M10-M7|3|2|3.178|1.822|2.10E-02|2 1.85E-01|6.60E-02|5.29E-02|t i 3.45E-02|9.22E-03|100%|
||3|8|3.178|7.822|2.10E-02|1.18E-01|m 1.38E-02|9.09E-02|3.45E-02|o 2.82E-02|100%|
|M10-M8|3|2|3.178|1.822|2.10E-02|2.04E-01|5.97E-02|o 8.50E-02|5.75E-02|1.38E-02|100%|
||3|8|3.178|7.822|2.10E-02|1.52E-01|9.78E-03|1.33E-01|5.75E-02|n 3.75E-02|100%|
|M10-M9|3|2|3.178|1.822|2.10E-02|3.30E-01|4.75E-02|t i 2.35E-01|1.73E-01|3.09E-02|100%|
||3|8|3.178|7.822|2.10E-02|3.01E-01|5.07E-03|o 2.91E-01|1.73E-01|5.89E-02|100%|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 573 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.14.3.1.2 Structure B 25 °°°°C


M1-PO1-FOX 0.06 0.12 0.059 0.121 1.49E+01 2.01E-01 7.03E-02 1.99E-02 6.37E-03 6.76E-03 4.08E-02 4.77E-03 1.80E-02 100%
0.06 2.4 0.059 2.401 1.49E+01 1.30E-01 4.01E-07 4.44E-02 6.37E-03 1.90E-02 8.53E-02 4.77E-03 4.03E-02 100%
M2-PO1-FOX 0.06 0.12 0.059 0.121 1.49E+01 1.92E-01 7.82E-02 2.23E-02 6.37E-03 7.97E-03 1.32E-02 3.56E-03 4.80E-03 100%
0.06 2.4 0.059 2.401 1.49E+01 9.77E-02 3.93E-05 6.12E-02 6.37E-03 2.74E-02 3.64E-02 3.56E-03 1.64E-02 100%
M2-M1-FOX 0.09 0.09 0.0975 0.0825 1.60E-01 2.39E-01 9.63E-02 1.27E-02 5.14E-03 3.78E-03 3.41E-02 1.95E-02 7.28E-03 100%
0.09 2 0.1525 1.938 8.62E-02 1.38E-01 1.31E-04 3.98E-02 8.17E-03 1.58E-02 9.75E-02 3.02E-02 3.37E-02 100%
M2-M1-OD 0.09 0.09 0.0975 0.0825 1.60E-01 2.42E-01 9.30E-02 2.37E-02 1.09E-02 6.42E-03 3.24E-02 1.95E-02 6.45E-03 100%
0.09 2 0.1525 1.938 8.62E-02 1.54E-01 8.81E-06 6.68E-02 1.73E-02 2.47E-02 8.76E-02 3.02E-02 2.87E-02 100%
M2-M1-PO1(OD) 0.09 0.09 0.0975 0.0825 1.60E-01 2.46E-01 8.99E-02 3.45E-02 1.66E-02 8.95E-03 3.20E-02 1.95E-02 6.24E-03 100%
0.09 2 0.1525 1.938 8.62E-02 1.71E-01 1.65E-06 8.78E-02 2.64E-02 3.07E-02 8.29E-02 3.02E-02 2.63E-02 100%
M2-M1-PO1(FOX) 0.09 0.09 0.0975 0.0825 1.60E-01 2.48E-01 8.89E-02 3.82E-02 1.86E-02 9.82E-03 3.19E-02 1.95E-02 6.21E-03 100%
0.09 2 0.1525 1.938 8.62E-02 1.76E-01 1.10E-06 9.43E-02 2.95E-02 3.24E-02 8.18E-02 3.02E-02 2.58E-02 100%
M3-PO1-FOX 0.06 0.12 0.059 0.121 1.49E+01 1.91E-01 7.96E-02 2.41E-02 6.37E-03 8.89E-03 7.82E-03 1.92E-03 2.95E-03 100%
0.06 2.4 0.059 2.401 1.49E+01 9.21E-02 1.90E-04 6.91E-02 6.37E-03 3.13E-02 2.27E-02 1.92E-03 1.04E-02 100%
M3-M1-FOX 0.09 0.09 0.0975 0.0825 1.60E-01 2.32E-01 1.03E-01 1.41E-02 5.14E-03 4.46E-03 1.17E-02 5.54E-03 3.09E-03 100%
0.09 2 0.1525 1.938 8.62E-02 9.61E-02 7.39E-04 5.11E-02 8.17E-03 2.15E-02 4.35E-02 8.57E-03 1.75E-02 100%
M3-M1-OD 0.09 0.09 0.0975 0.0825 1.60E-01 2.35E-01 9.93E-02 2.52E-02 1.09E-02 7.17E-03 1.06E-02 5.54E-03 2.55E-03 100%
0.09 2 0.1525 1.938 8.62E-02 1.17E-01 1.76E-04 8.04E-02 1.73E-02 3.16E-02 3.66E-02 8.57E-03 1.40E-02 100%
M3-M2-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.13E-01 8.31E-02 8.56E-03 2.98E-03 2.79E-03 3.79E-02 2.13E-02 8.30E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.29E-01 3.73E-04 2.58E-02 4.73E-03 1.05E-02 1.02E-01 3.05E-02 3.58E-02 100%
M3-M2-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.13E-01 8.24E-02 1.15E-02 4.30E-03 3.59E-03 3.68E-02 2.13E-02 7.77E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.32E-01 1.29E-04 3.38E-02 6.82E-03 1.35E-02 9.80E-02 3.05E-02 3.37E-02 100%
M3-M1-PO1(OD) 0.09 0.09 0.0975 0.0825 1.60E-01 2.39E-01 9.61E-02 3.62E-02 1.66E-02 9.77E-03 1.04E-02 5.54E-03 2.40E-03 100%
0.09 2 0.1525 1.938 8.62E-02 1.36E-01 8.46E-05 1.02E-01 2.64E-02 3.79E-02 3.35E-02 8.57E-03 1.25E-02 100%
M3-M1-PO1(FOX) 0.09 0.09 0.0975 0.0825 1.60E-01 2.40E-01 9.51E-02 3.99E-02 1.86E-02 1.07E-02 1.03E-02 5.54E-03 2.38E-03 100%
0.09 2 0.1525 1.938 8.62E-02 1.42E-01 7.16E-05 1.09E-01 2.95E-02 3.97E-02 3.28E-02 8.57E-03 1.21E-02 100%
M3-M2-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.13E-01 8.20E-02 1.29E-02 4.97E-03 3.98E-03 3.65E-02 2.13E-02 7.59E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.34E-01 7.80E-05 3.75E-02 7.90E-03 1.48E-02 9.63E-02 3.05E-02 3.29E-02 100%
M3-M2-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.14E-01 8.19E-02 1.33E-02 5.13E-03 4.07E-03 3.64E-02 2.13E-02 7.55E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.34E-01 6.99E-05 3.83E-02 8.15E-03 1.51E-02 9.59E-02 3.05E-02 3.27E-02 100%
M3-M2-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.21E-01 7.62E-02 3.35E-02 1.51E-02 9.20E-03 3.51E-02 2.13E-02 6.90E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.63E-01 2.01E-06 7.74E-02 2.40E-02 2.67E-02 8.53E-02 3.05E-02 2.74E-02 100%
M4-PO1-FOX 0.06 0.12 0.059 0.121 1.49E+01 1.91E-01 8.01E-02 2.53E-02 6.37E-03 9.45E-03 5.64E-03 1.31E-03 2.17E-03 100%
0.06 2.4 0.059 2.401 1.49E+01 9.07E-02 4.00E-04 7.33E-02 6.37E-03 3.34E-02 1.66E-02 1.31E-03 7.66E-03 100%
M4-M1-FOX 0.09 0.09 0.0975 0.0825 1.60E-01 2.31E-01 1.04E-01 1.52E-02 5.14E-03 5.03E-03 7.68E-03 3.23E-03 2.23E-03 100%
0.09 2 0.1525 1.938 8.62E-02 8.86E-02 1.54E-03 5.62E-02 8.17E-03 2.40E-02 2.93E-02 4.99E-03 1.22E-02 100%
M4-M1-OD 0.09 0.09 0.0975 0.0825 1.60E-01 2.34E-01 1.00E-01 2.65E-02 1.09E-02 7.81E-03 6.79E-03 3.23E-03 1.78E-03 100%
0.09 2 0.1525 1.938 8.62E-02 1.12E-01 5.57E-04 8.64E-02 1.73E-02 3.45E-02 2.41E-02 4.99E-03 9.54E-03 100%
M4-M2-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 9.04E-02 9.60E-03 2.98E-03 3.31E-03 1.33E-02 6.05E-03 3.61E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.46E-02 1.40E-03 3.38E-02 4.73E-03 1.45E-02 4.79E-02 8.67E-03 1.96E-02 100%
M4-M2-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 8.96E-02 1.26E-02 4.30E-03 4.13E-03 1.25E-02 6.05E-03 3.23E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.96E-02 7.62E-04 4.33E-02 6.82E-03 1.82E-02 4.48E-02 8.67E-03 1.81E-02 100%
M4-M3-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.38E-02 6.05E-03 1.99E-03 2.03E-03 3.88E-02 2.13E-02 8.74E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.26E-01 6.67E-04 1.86E-02 3.16E-03 7.72E-03 1.06E-01 3.05E-02 3.76E-02 100%
M4-M3-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.13E-01 8.36E-02 7.31E-03 2.50E-03 2.41E-03 3.81E-02 2.13E-02 8.42E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.27E-01 4.20E-04 2.24E-02 3.97E-03 9.20E-03 1.03E-01 3.05E-02 3.65E-02 100%
M4-M1-PO1(OD) 0.09 0.09 0.0975 0.0825 1.60E-01 2.38E-01 9.70E-02 3.76E-02 1.66E-02 1.05E-02 6.54E-03 3.23E-03 1.66E-03 100%
0.09 2 0.1525 1.938 8.62E-02 1.31E-01 3.45E-04 1.08E-01 2.64E-02 4.10E-02 2.18E-02 4.99E-03 8.40E-03 100%
M4-M1-PO1(FOX) 0.09 0.09 0.0975 0.0825 1.60E-01 2.40E-01 9.60E-02 4.13E-02 1.86E-02 1.14E-02 6.50E-03 3.23E-03 1.63E-03 100%
0.09 2 0.1525 1.938 8.62E-02 1.37E-01 3.10E-04 1.15E-01 2.95E-02 4.28E-02 2.13E-02 4.99E-03 8.15E-03 100%
M4-M2-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 8.90E-02 1.40E-02 4.97E-03 4.52E-03 1.22E-02 6.05E-03 3.10E-03 100%
0.1 2 0.1535 1.946 7.74E-02 9.22E-02 5.92E-04 4.75E-02 7.90E-03 1.98E-02 4.35E-02 8.67E-03 1.74E-02 100%
M4-M2-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 8.89E-02 1.44E-02 5.13E-03 4.61E-03 1.22E-02 6.05E-03 3.07E-03 100%
0.1 2 0.1535 1.946 7.74E-02 9.29E-02 5.60E-04 4.85E-02 8.15E-03 2.02E-02 4.33E-02 8.67E-03 1.73E-02 100%
M4-M3-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.34E-02 7.83E-03 2.72E-03 2.55E-03 3.79E-02 2.13E-02 8.29E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.27E-01 3.49E-04 2.39E-02 4.31E-03 9.78E-03 1.03E-01 3.05E-02 3.61E-02 100%
M4-M3-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.33E-02 7.94E-03 2.76E-03 2.59E-03 3.78E-02 2.13E-02 8.27E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.27E-01 3.35E-04 2.42E-02 4.39E-03 9.91E-03 1.03E-01 3.05E-02 3.60E-02 100%
M4-M2-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.29E-02 3.48E-02 1.51E-02 9.87E-03 1.13E-02 6.05E-03 2.62E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.26E-01 1.17E-04 9.04E-02 2.40E-02 3.32E-02 3.56E-02 8.67E-03 1.35E-02 100%
M4-M3-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.13E-01 8.25E-02 1.14E-02 4.28E-03 3.54E-03 3.67E-02 2.13E-02 7.71E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.32E-01 1.08E-04 3.36E-02 6.80E-03 1.34E-02 9.79E-02 3.05E-02 3.37E-02 100%
M4-M3-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.21E-01 7.62E-02 3.35E-02 1.51E-02 9.20E-03 3.51E-02 2.13E-02 6.90E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.63E-01 1.97E-06 7.74E-02 2.40E-02 2.67E-02 8.53E-02 3.05E-02 2.74E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 574 of 705
whole or in part without prior written permission of TSMC.

|Structure|(as drawn)|Col3|(after process bias)|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M1-PO1-FOX|0.06|0.12|0.059|0.121|1.49E+01|2.01E-01|7.03E-02|1.99E-02|6.37E-03|6.76E-03|4.08E-02|4.77E-03|1.80E-02|100%|
||0.06|2.4|0.059|2.401|1.49E+01|1.30E-01|4.01E-07|4.44E-02|6.37E-03|1.90E-02|8.53E-02|4.77E-03|4.03E-02|100%|
|M2-PO1-FOX|0.06|0.12|0.059|0.121|1.49E+01|1.92E-01|7.82E-02|2.23E-02|6.37E-03|7.97E-03|1.32E-02|3.56E-03|4.80E-03|100%|
||0.06|2.4|0.059|2.401|1.49E+01|9.77E-02|3.93E-05|6.12E-02|6.37E-03|2.74E-02|3.64E-02|3.56E-03|1.64E-02|100%|
|M2-M1-FOX|0.09|0.09|0.0975|0.0825|1.60E-01|2.39E-01|9.63E-02|1.27E-02|5.14E-03|3.78E-03|3.41E-02|1.95E-02|7.28E-03|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.38E-01|1.31E-04|3.98E-02|8.17E-03|1.58E-02|9.75E-02|3.02E-02|3.37E-02|100%|
|S M2-M1-OD|0.09|0.09|0.0975|0.0825|1.60E-01|2.42E-01|9.30E-02|2.37E-02|1.09E-02|6.42E-03|3.24E-02|1.95E-02|6.45E-03|100%|
||0.09|2|T 0.1525|1.938|8.62E-02|1.54E-01|8.81E-06|6.68E-02|1.73E-02|2.47E-02|8.76E-02|3.02E-02|2.87E-02|100%|
|h M2-M1-PO1(OD)|0.09|0.09|0.0975|S 0.0825|1.60E-01|2.46E-01|8.99E-02|3.45E-02|1.66E-02|8.95E-03|3.20E-02|1.95E-02|6.24E-03|100%|
|a|0.09|2|0.1525|1.938|8.62E-02|1.71E-01|1.65E-06|8.78E-02|2.64E-02|3.07E-02|8.29E-02|3.02E-02|2.63E-02|100%|
|n M2-M1-PO1(FOX)|0.09|0.09|0.0975|M 0.0825|1.60E-01|2.48E-01|8.89E-02|3.82E-02|1.86E-02|9.82E-03|3.19E-02|1.95E-02|6.21E-03|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.76E-01|1.10E-06|9.43E-02|2.95E-02|3.24E-02|8.18E-02|3.02E-02|2.58E-02|100%|
|M3-PO1-FOX|g 0.06|0.12|0.059|0.121|C 1.49E+01|1.91E-01|7.96E-02|2.41E-02|6.37E-03|8.89E-03|7.82E-03|1.92E-03|2.95E-03|100%|
||h 0.06|2.4|0.059|2.401|1.49E+01|9.21E-02|1.90E-04|6.91E-02|6.37E-03|3.13E-02|2.27E-02|1.92E-03|1.04E-02|100%|
|M3-M1-FOX|0.09|0.09|0.0975|0.0825|1.60E-01|C 2.32E-01|1.03E-01|1.41E-02|5.14E-03|4.46E-03|1.17E-02|5.54E-03|3.09E-03|100%|
||0.09|a 2|0.1525|1.938|8.62E-02|9.61E-02|7.39E-04|5.11E-02|8.17E-03|2.15E-02|4.35E-02|8.57E-03|1.75E-02|100%|
|M3-M1-OD|0.09|i 0.09|0.0975|0.0825|1.60E-01|o 2.35E-01|9.93E-02|2.52E-02|1.09E-02|7.17E-03|1.06E-02|5.54E-03|2.55E-03|100%|
||0.09|2|I 0.1525|1.938|8.62E-02|n 1.17E-01|1.76E-04|8.04E-02|1.73E-02|3.16E-02|3.66E-02|8.57E-03|1.40E-02|100%|
|M3-M2-FOX|0.1|0.1|C 0.1025|0.0975|1.40E-01|2.13E-01|8.31E-02|8.56E-03|2.98E-03|2.79E-03|3.79E-02|2.13E-02|8.30E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.29E-01|f i 3.73E-04|2.58E-02|4.73E-03|1.05E-02|1.02E-01|3.05E-02|3.58E-02|100%|
|M3-M2-OD|0.1|0.1|0.1025|T 0.0975|1.40E-01|2.13E-01|d 8.24E-02|1.15E-02|4.30E-03|3.59E-03|3.68E-02|2.13E-02|7.77E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.32E-01|1.29E-04|3.38E-02|6.82E-03|1.35E-02|9.80E-02|3.05E-02|3.37E-02|100%|
|M3-M1-PO1(OD)|0.09|0.09|0.0975|0.0825|e 1.60E-01|1 2.39E-01|9.61E-02|e 3.62E-02|1.66E-02|9.77E-03|1.04E-02|5.54E-03|2.40E-03|100%|
||0.09|2|0.1525|1.938|c 8.62E-02|1.36E-01|8.46E-05|n 1.02E-01|2.64E-02|3.79E-02|3.35E-02|8.57E-03|1.25E-02|100%|
|M3-M1-PO1(FOX)|0.09|0.09|0.0975|0.0825|1.60E-01|2.40E-01|2 9.51E-02|t 3.99E-02|1.86E-02|1.07E-02|1.03E-02|5.54E-03|2.38E-03|100%|
||0.09|2|0.1525|1.938|h 8.62E-02|1.42E-01|8 7.16E-05|i 1.09E-01|2.95E-02|3.97E-02|3.28E-02|8.57E-03|1.21E-02|100%|
|M3-M2-PO1(OD)|0.1|0.1|0.1025|0.0975|. 1.40E-01|2.13E-01|5 8.20E-02|1.29E-02|a 4.97E-03|3.98E-03|3.65E-02|2.13E-02|7.59E-03|100%|
||0.1|2|0.1535|1 1.946|7.74E-02|& 1.34E-01|7.80E-05|3.75E-02|l 7.90E-03|1.48E-02|9.63E-02|3.05E-02|3.29E-02|100%|
|M3-M2-PO1(FOX)|0.1|0.1|0.1025|0.0975|0 1.40E-01|2.14E-01|8.19E-02|7 1.33E-02|I 5.13E-03|4.07E-03|3.64E-02|2.13E-02|7.55E-03|100%|
||0.1|2|0.1535|1.946|/ 7.74E-02|I 1.34E-01|6.99E-05|2 3.83E-02|8.15E-03|n 1.51E-02|9.59E-02|3.05E-02|3.27E-02|100%|
|M3-M2-M1|0.1|0.1|0.1025|0.0975|0 1.40E-01|2.21E-01|n 7.62E-02|3 3.35E-02|1.51E-02|9.20E-03|3.51E-02|2.13E-02|6.90E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.63E-01|d 2.01E-06|7.74E-02|2.40E-02|f 2.67E-02|8.53E-02|3.05E-02|2.74E-02|100%|
|M4-PO1-FOX|0.06|0.12|0.059|0.121|1.49E+01|9 1.91E-01|. 8.01E-02|2.53E-02|6.37E-03|o 9.45E-03|5.64E-03|1.31E-03|2.17E-03|100%|
||0.06|2.4|0.059|2.401|1.49E+01|/ 9.07E-02|4.00E-04|7.33E-02|6.37E-03|r 3.34E-02|1.66E-02|1.31E-03|7.66E-03|100%|
|M4-M1-FOX|0.09|0.09|0.0975|0.0825|1.60E-01|2 2.31E-01|1.04E-01|P 1.52E-02|5.14E-03|5.03E-03|m 7.68E-03|3.23E-03|2.23E-03|100%|
||0.09|2|0.1525|1.938|8.62E-02|0 8.86E-02|1.54E-03|r 5.62E-02|8.17E-03|2.40E-02|2.93E-02|4.99E-03|1.22E-02|100%|
|M4-M1-OD|0.09|0.09|0.0975|0.0825|1.60E-01|2.34E-01|1 1.00E-01|2.65E-02|1.09E-02|7.81E-03|a 6.79E-03|3.23E-03|1.78E-03|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.12E-01|5.57E-04|o 8.64E-02|1.73E-02|3.45E-02|2.41E-02|t 4.99E-03|9.54E-03|100%|
|M4-M2-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.04E-01|2 9.04E-02|9.60E-03|m 2.98E-03|3.31E-03|1.33E-02|i 6.05E-03|3.61E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.46E-02|1.40E-03|3.38E-02|4.73E-03|1.45E-02|4.79E-02|o 8.67E-03|1.96E-02|100%|
|M4-M2-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.04E-01|8.96E-02|1.26E-02|o 4.30E-03|4.13E-03|1.25E-02|n 6.05E-03|3.23E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.96E-02|7.62E-04|4.33E-02|6.82E-03|t 1.82E-02|4.48E-02|8.67E-03|1.81E-02|100%|
|M4-M3-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|8.38E-02|6.05E-03|1.99E-03|i 2.03E-03|3.88E-02|2.13E-02|8.74E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.26E-01|6.67E-04|1.86E-02|3.16E-03|o 7.72E-03|1.06E-01|3.05E-02|3.76E-02|100%|
|M4-M3-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.13E-01|8.36E-02|7.31E-03|2.50E-03|2.41E-03|3.81E-02|2.13E-02|8.42E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.27E-01|4.20E-04|2.24E-02|3.97E-03|n 9.20E-03|1.03E-01|3.05E-02|3.65E-02|100%|
|M4-M1-PO1(OD)|0.09|0.09|0.0975|0.0825|1.60E-01|2.38E-01|9.70E-02|3.76E-02|1.66E-02|1.05E-02|6.54E-03|3.23E-03|1.66E-03|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.31E-01|3.45E-04|1.08E-01|2.64E-02|4.10E-02|C 2.18E-02|4.99E-03|8.40E-03|100%|
|M4-M1-PO1(FOX)|0.09|0.09|0.0975|0.0825|1.60E-01|2.40E-01|9.60E-02|4.13E-02|1.86E-02|1.14E-02|e 6.50E-03|3.23E-03|1.63E-03|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.37E-01|3.10E-04|1.15E-01|2.95E-02|4.28E-02|2.13E-02|4.99E-03|8.15E-03|100%|
|M4-M2-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.04E-01|8.90E-02|1.40E-02|4.97E-03|4.52E-03|1.22E-02|n 6.05E-03|3.10E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|9.22E-02|5.92E-04|4.75E-02|7.90E-03|1.98E-02|4.35E-02|t 8.67E-03|1.74E-02|100%|
|M4-M2-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.04E-01|8.89E-02|1.44E-02|5.13E-03|4.61E-03|1.22E-02|e 6.05E-03|3.07E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|9.29E-02|5.60E-04|4.85E-02|8.15E-03|2.02E-02|4.33E-02|8.67E-03|r 1.73E-02|100%|
|M4-M3-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|8.34E-02|7.83E-03|2.72E-03|2.55E-03|3.79E-02|2.13E-02|8.29E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.27E-01|3.49E-04|2.39E-02|4.31E-03|9.78E-03|1.03E-01|3.05E-02|3.61E-02|100%|
|M4-M3-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|8.33E-02|7.94E-03|2.76E-03|2.59E-03|3.78E-02|2.13E-02|8.27E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.27E-01|3.35E-04|2.42E-02|4.39E-03|9.91E-03|1.03E-01|3.05E-02|3.60E-02|100%|
|M4-M2-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|8.29E-02|3.48E-02|1.51E-02|9.87E-03|1.13E-02|6.05E-03|2.62E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.26E-01|1.17E-04|9.04E-02|2.40E-02|3.32E-02|3.56E-02|8.67E-03|1.35E-02|100%|
|M4-M3-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.13E-01|8.25E-02|1.14E-02|4.28E-03|3.54E-03|3.67E-02|2.13E-02|7.71E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.32E-01|1.08E-04|3.36E-02|6.80E-03|1.34E-02|9.79E-02|3.05E-02|3.37E-02|100%|
|M4-M3-M2|0.1|0.1|0.1025|0.0975|1.40E-01|2.21E-01|7.62E-02|3.35E-02|1.51E-02|9.20E-03|3.51E-02|2.13E-02|6.90E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.63E-01|1.97E-06|7.74E-02|2.40E-02|2.67E-02|8.53E-02|3.05E-02|2.74E-02|100%|


-----

M5-PO1-FOX 0.06 0.12 0.059 0.121 1.49E+01 1.91E-01 8.04E-02 2.60E-02 6.37E-03 9.82E-03 4.44E-03 9.97E-04 1.72E-03 100%
0.06 2.4 0.059 2.401 1.49E+01 9.06E-02 6.10E-04 7.62E-02 6.37E-03 3.49E-02 1.32E-02 9.97E-04 6.11E-03 100%
M5-M1-FOX 0.09 0.09 0.0975 0.0825 1.60E-01 2.31E-01 1.04E-01 1.60E-02 5.14E-03 5.43E-03 5.83E-03 2.28E-03 1.77E-03 100%
0.09 2 0.1525 1.938 8.62E-02 8.58E-02 2.27E-03 5.90E-02 8.17E-03 2.54E-02 2.22E-02 3.52E-03 9.34E-03 100%
M5-M1-OD 0.09 0.09 0.0975 0.0825 1.60E-01 2.34E-01 1.01E-01 2.74E-02 1.09E-02 8.24E-03 5.06E-03 2.28E-03 1.39E-03 100%
0.09 2 0.1525 1.938 8.62E-02 1.10E-01 9.72E-04 8.96E-02 1.73E-02 3.62E-02 1.80E-02 3.52E-03 7.25E-03 100%
M5-M2-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.17E-02 1.05E-02 2.98E-03 3.78E-03 8.89E-03 3.52E-03 2.68E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.59E-02 2.57E-03 3.77E-02 4.73E-03 1.65E-02 3.30E-02 5.05E-03 1.40E-02 100%
M5-M2-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.08E-02 1.36E-02 4.30E-03 4.64E-03 8.23E-03 3.52E-03 2.35E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.17E-02 1.64E-03 4.79E-02 6.82E-03 2.05E-02 3.05E-02 5.05E-03 1.27E-02 100%
M5-M3-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.11E-02 6.96E-03 1.99E-03 2.49E-03 1.40E-02 6.05E-03 3.98E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.01E-02 2.10E-03 2.50E-02 3.16E-03 1.09E-02 5.09E-02 8.67E-03 2.11E-02 100%
M5-M3-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.08E-02 8.27E-03 2.50E-03 2.88E-03 1.35E-02 6.05E-03 3.71E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.20E-02 1.58E-03 2.97E-02 3.97E-03 1.28E-02 4.92E-02 8.67E-03 2.02E-02 100%
M5-M4-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.41E-02 4.73E-03 1.49E-03 1.62E-03 3.95E-02 2.13E-02 9.10E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.25E-01 9.64E-04 1.46E-02 2.37E-03 6.12E-03 1.08E-01 3.05E-02 3.87E-02 100%
M5-M4-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.39E-02 5.45E-03 1.76E-03 1.84E-03 3.90E-02 2.13E-02 8.88E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.25E-01 7.63E-04 1.68E-02 2.80E-03 7.01E-03 1.07E-01 3.05E-02 3.81E-02 100%
M5-M1-PO1(OD) 0.09 0.09 0.0975 0.0825 1.60E-01 2.38E-01 9.73E-02 3.85E-02 1.66E-02 1.09E-02 4.84E-03 2.28E-03 1.28E-03 100%
0.09 2 0.1525 1.938 8.62E-02 1.29E-01 6.57E-04 1.12E-01 2.64E-02 4.27E-02 1.62E-02 3.52E-03 6.35E-03 100%
M5-M1-PO1(FOX) 0.09 0.09 0.0975 0.0825 1.60E-01 2.40E-01 9.63E-02 4.22E-02 1.86E-02 1.18E-02 4.80E-03 2.28E-03 1.26E-03 100%
0.09 2 0.1525 1.938 8.62E-02 1.35E-01 6.02E-04 1.18E-01 2.95E-02 4.45E-02 1.58E-02 3.52E-03 6.15E-03 100%
M5-M2-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 9.03E-02 1.51E-02 4.97E-03 5.04E-03 8.02E-03 3.52E-03 2.25E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.46E-02 1.37E-03 5.23E-02 7.90E-03 2.22E-02 2.96E-02 5.05E-03 1.23E-02 100%
M5-M2-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 9.02E-02 1.54E-02 5.13E-03 5.13E-03 7.97E-03 3.52E-03 2.22E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.53E-02 1.32E-03 5.33E-02 8.15E-03 2.26E-02 2.93E-02 5.05E-03 1.21E-02 100%
M5-M3-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.06E-02 8.80E-03 2.72E-03 3.04E-03 1.33E-02 6.05E-03 3.62E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.29E-02 1.41E-03 3.15E-02 4.31E-03 1.36E-02 4.85E-02 8.67E-03 1.99E-02 100%
M5-M3-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.06E-02 8.91E-03 2.76E-03 3.08E-03 1.33E-02 6.05E-03 3.60E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.30E-02 1.37E-03 3.19E-02 4.39E-03 1.38E-02 4.83E-02 8.67E-03 1.98E-02 100%
M5-M4-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.39E-02 5.73E-03 1.87E-03 1.93E-03 3.89E-02 2.13E-02 8.80E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.25E-01 6.98E-04 1.77E-02 2.97E-03 7.34E-03 1.06E-01 3.05E-02 3.78E-02 100%
M5-M4-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.39E-02 5.78E-03 1.89E-03 1.95E-03 3.89E-02 2.13E-02 8.78E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.25E-01 6.82E-04 1.78E-02 3.00E-03 7.41E-03 1.06E-01 3.05E-02 3.77E-02 100%
M5-M2-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.39E-02 3.61E-02 1.51E-02 1.05E-02 7.18E-03 3.52E-03 1.83E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.21E-01 4.48E-04 9.64E-02 2.40E-02 3.62E-02 2.35E-02 5.05E-03 9.21E-03 100%
M5-M3-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 8.95E-02 1.24E-02 4.28E-03 4.07E-03 1.24E-02 6.05E-03 3.19E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.93E-02 7.23E-04 4.31E-02 6.80E-03 1.82E-02 4.47E-02 8.67E-03 1.80E-02 100%
M5-M4-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.35E-02 7.29E-03 2.50E-03 2.40E-03 3.81E-02 2.13E-02 8.40E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.27E-01 4.12E-04 2.24E-02 3.97E-03 9.20E-03 1.04E-01 3.05E-02 3.65E-02 100%
M5-M3-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.29E-02 3.48E-02 1.51E-02 9.87E-03 1.13E-02 6.05E-03 2.62E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.26E-01 1.17E-04 9.04E-02 2.40E-02 3.32E-02 3.56E-02 8.67E-03 1.35E-02 100%
M5-M4-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.13E-01 8.25E-02 1.14E-02 4.28E-03 3.54E-03 3.67E-02 2.13E-02 7.71E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.32E-01 1.08E-04 3.36E-02 6.80E-03 1.34E-02 9.79E-02 3.05E-02 3.37E-02 100%
M5-M4-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.21E-01 7.62E-02 3.35E-02 1.51E-02 9.20E-03 3.51E-02 2.13E-02 6.90E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.63E-01 1.97E-06 7.74E-02 2.40E-02 2.67E-02 8.53E-02 3.05E-02 2.74E-02 100%
M6-PO1-FOX 0.06 0.12 0.059 0.121 1.49E+01 1.92E-01 8.08E-02 2.65E-02 6.37E-03 1.01E-02 3.67E-03 8.04E-04 1.43E-03 100%
0.06 2.4 0.059 2.401 1.49E+01 9.07E-02 7.93E-04 7.81E-02 6.37E-03 3.59E-02 1.10E-02 8.04E-04 5.08E-03 100%
M6-M1-FOX 0.09 0.09 0.0975 0.0825 1.60E-01 2.31E-01 1.05E-01 1.66E-02 5.14E-03 5.72E-03 4.73E-03 1.76E-03 1.48E-03 100%
0.09 2 0.1525 1.938 8.62E-02 8.46E-02 2.85E-03 6.10E-02 8.17E-03 2.64E-02 1.79E-02 2.72E-03 7.60E-03 100%
M6-M1-OD 0.09 0.09 0.0975 0.0825 1.60E-01 2.34E-01 1.01E-01 2.80E-02 1.09E-02 8.55E-03 4.06E-03 1.76E-03 1.15E-03 100%
0.09 2 0.1525 1.938 8.62E-02 1.09E-01 1.32E-03 9.17E-02 1.73E-02 3.72E-02 1.44E-02 2.72E-03 5.86E-03 100%
M6-M2-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.22E-02 1.13E-02 2.98E-03 4.14E-03 6.87E-03 2.49E-03 2.19E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.25E-02 3.56E-03 4.00E-02 4.73E-03 1.76E-02 2.53E-02 3.56E-03 1.09E-02 100%
M6-M2-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.13E-02 1.43E-02 4.30E-03 5.01E-03 6.29E-03 2.49E-03 1.90E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.88E-02 2.46E-03 5.05E-02 6.82E-03 2.19E-02 2.33E-02 3.56E-03 9.89E-03 100%
M6-M3-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.25E-02 7.79E-03 1.99E-03 2.90E-03 9.56E-03 3.52E-03 3.02E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.07E-02 3.58E-03 2.81E-02 3.16E-03 1.25E-02 3.54E-02 5.05E-03 1.52E-02 100%
M6-M3-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.21E-02 9.15E-03 2.50E-03 3.32E-03 9.09E-03 3.52E-03 2.78E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.31E-02 2.88E-03 3.33E-02 3.97E-03 1.47E-02 3.40E-02 5.05E-03 1.45E-02 100%
M6-M4-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.14E-02 5.56E-03 1.49E-03 2.03E-03 1.46E-02 6.05E-03 4.29E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.83E-02 2.74E-03 1.99E-02 2.37E-03 8.76E-03 5.29E-02 8.67E-03 2.21E-02 100%
M6-M4-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.13E-02 6.33E-03 1.76E-03 2.28E-03 1.42E-02 6.05E-03 4.09E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.93E-02 2.35E-03 2.28E-02 2.80E-03 9.98E-03 5.18E-02 8.67E-03 2.16E-02 100%
M6-M5-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.42E-02 3.90E-03 1.20E-03 1.35E-03 4.00E-02 2.13E-02 9.37E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.24E-01 1.22E-03 1.21E-02 1.90E-03 5.08E-03 1.10E-01 3.05E-02 3.96E-02 100%
M6-M5-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.41E-02 4.37E-03 1.36E-03 1.50E-03 3.97E-02 2.13E-02 9.20E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.25E-01 1.07E-03 1.35E-02 2.16E-03 5.68E-03 1.09E-01 3.05E-02 3.92E-02 100%
M6-M1-PO1(OD) 0.09 0.09 0.0975 0.0825 1.60E-01 2.38E-01 9.75E-02 3.91E-02 1.66E-02 1.12E-02 3.86E-03 1.76E-03 1.05E-03 100%
0.09 2 0.1525 1.938 8.62E-02 1.29E-01 9.35E-04 1.14E-01 2.64E-02 4.38E-02 1.29E-02 2.72E-03 5.11E-03 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 575 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M5-PO1-FOX|0.06|0.12|0.059|0.121|1.49E+01|1.91E-01|8.04E-02|2.60E-02|6.37E-03|9.82E-03|4.44E-03|9.97E-04|1.72E-03|100%|
||0.06|2.4|0.059|2.401|1.49E+01|9.06E-02|6.10E-04|7.62E-02|6.37E-03|3.49E-02|1.32E-02|9.97E-04|6.11E-03|100%|
|M5-M1-FOX|0.09|0.09|0.0975|0.0825|1.60E-01|2.31E-01|1.04E-01|1.60E-02|5.14E-03|5.43E-03|5.83E-03|2.28E-03|1.77E-03|100%|
||0.09|2|0.1525|1.938|8.62E-02|8.58E-02|2.27E-03|5.90E-02|8.17E-03|2.54E-02|2.22E-02|3.52E-03|9.34E-03|100%|
|M5-M1-OD|0.09|0.09|0.0975|0.0825|1.60E-01|2.34E-01|1.01E-01|2.74E-02|1.09E-02|8.24E-03|5.06E-03|2.28E-03|1.39E-03|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.10E-01|9.72E-04|8.96E-02|1.73E-02|3.62E-02|1.80E-02|3.52E-03|7.25E-03|100%|
|M5-M2-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.17E-02|1.05E-02|2.98E-03|3.78E-03|8.89E-03|3.52E-03|2.68E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.59E-02|2.57E-03|3.77E-02|4.73E-03|1.65E-02|3.30E-02|5.05E-03|1.40E-02|100%|
|M5-M2-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.08E-02|1.36E-02|4.30E-03|4.64E-03|8.23E-03|3.52E-03|2.35E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.17E-02|1.64E-03|4.79E-02|6.82E-03|2.05E-02|3.05E-02|5.05E-03|1.27E-02|100%|
|M5-M3-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.11E-02|6.96E-03|1.99E-03|2.49E-03|1.40E-02|6.05E-03|3.98E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.01E-02|2.10E-03|2.50E-02|3.16E-03|1.09E-02|5.09E-02|8.67E-03|2.11E-02|100%|
|S M5-M3-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.08E-02|8.27E-03|2.50E-03|2.88E-03|1.35E-02|6.05E-03|3.71E-03|100%|
|h|0.1|2|T 0.1535|1.946|7.74E-02|8.20E-02|1.58E-03|2.97E-02|3.97E-03|1.28E-02|4.92E-02|8.67E-03|2.02E-02|100%|
|M5-M4-FOX|0.1|0.1|0.1025|S 0.0975|1.40E-01|2.12E-01|8.41E-02|4.73E-03|1.49E-03|1.62E-03|3.95E-02|2.13E-02|9.10E-03|100%|
|a|0.1|2|0.1535|1.946|7.74E-02|1.25E-01|9.64E-04|1.46E-02|2.37E-03|6.12E-03|1.08E-01|3.05E-02|3.87E-02|100%|
|n M5-M4-OD|0.1|0.1|0.1025|M 0.0975|1.40E-01|2.12E-01|8.39E-02|5.45E-03|1.76E-03|1.84E-03|3.90E-02|2.13E-02|8.88E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.25E-01|7.63E-04|1.68E-02|2.80E-03|7.01E-03|1.07E-01|3.05E-02|3.81E-02|100%|
|M5-M1-PO1(OD)|g 0.09|0.09|0.0975|0.0825|C 1.60E-01|2.38E-01|9.73E-02|3.85E-02|1.66E-02|1.09E-02|4.84E-03|2.28E-03|1.28E-03|100%|
||h 0.09|2|0.1525|1.938|8.62E-02|1.29E-01|6.57E-04|1.12E-01|2.64E-02|4.27E-02|1.62E-02|3.52E-03|6.35E-03|100%|
|M5-M1-PO1(FOX)|0.09|a 0.09|0.0975|0.0825|1.60E-01|C 2.40E-01|9.63E-02|4.22E-02|1.86E-02|1.18E-02|4.80E-03|2.28E-03|1.26E-03|100%|
||0.09|i 2|0.1525|1.938|8.62E-02|1.35E-01|6.02E-04|1.18E-01|2.95E-02|4.45E-02|1.58E-02|3.52E-03|6.15E-03|100%|
|M5-M2-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|o 2.04E-01|9.03E-02|1.51E-02|4.97E-03|5.04E-03|8.02E-03|3.52E-03|2.25E-03|100%|
||0.1|2|I 0.1535|1.946|7.74E-02|n 8.46E-02|1.37E-03|5.23E-02|7.90E-03|2.22E-02|2.96E-02|5.05E-03|1.23E-02|100%|
|M5-M2-PO1(FOX)|0.1|0.1|C 0.1025|0.0975|1.40E-01|2.04E-01|f 9.02E-02|1.54E-02|5.13E-03|5.13E-03|7.97E-03|3.52E-03|2.22E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.53E-02|i 1.32E-03|5.33E-02|8.15E-03|2.26E-02|2.93E-02|5.05E-03|1.21E-02|100%|
|M5-M3-PO1(OD)|0.1|0.1|0.1025|T 0.0975|1.40E-01|2.03E-01|d 9.06E-02|8.80E-03|2.72E-03|3.04E-03|1.33E-02|6.05E-03|3.62E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.29E-02|1.41E-03|3.15E-02|4.31E-03|1.36E-02|4.85E-02|8.67E-03|1.99E-02|100%|
|M5-M3-PO1(FOX)|0.1|0.1|0.1025|0.0975|e 1.40E-01|1 2.03E-01|9.06E-02|e 8.91E-03|2.76E-03|3.08E-03|1.33E-02|6.05E-03|3.60E-03|100%|
||0.1|2|0.1535|1.946|c 7.74E-02|8.30E-02|1.37E-03|n 3.19E-02|4.39E-03|1.38E-02|4.83E-02|8.67E-03|1.98E-02|100%|
|M5-M4-PO1(OD)|0.1|0.1|0.1025|0.0975|h 1.40E-01|2.12E-01|2 8.39E-02|t 5.73E-03|1.87E-03|1.93E-03|3.89E-02|2.13E-02|8.80E-03|100%|
||0.1|2|0.1535|1.946|. 7.74E-02|1.25E-01|8 6.98E-04|i 1.77E-02|2.97E-03|7.34E-03|1.06E-01|3.05E-02|3.78E-02|100%|
|M5-M4-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|5 8.39E-02|5.78E-03|a 1.89E-03|1.95E-03|3.89E-02|2.13E-02|8.78E-03|100%|
||0.1|2|0.1535|1 1.946|7.74E-02|& 1.25E-01|6.82E-04|1.78E-02|l 3.00E-03|7.41E-03|1.06E-01|3.05E-02|3.77E-02|100%|
|M5-M2-M1|0.1|0.1|0.1025|0.0975|0 1.40E-01|I 2.11E-01|8.39E-02|7 3.61E-02|I 1.51E-02|1.05E-02|7.18E-03|3.52E-03|1.83E-03|100%|
||0.1|2|0.1535|1.946|/ 7.74E-02|1.21E-01|4.48E-04|2 9.64E-02|2.40E-02|n 3.62E-02|2.35E-02|5.05E-03|9.21E-03|100%|
|M5-M3-M1|0.1|0.1|0.1025|0.0975|0 1.40E-01|2.04E-01|n 8.95E-02|3 1.24E-02|4.28E-03|f 4.07E-03|1.24E-02|6.05E-03|3.19E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|9 8.93E-02|d 7.23E-04|4.31E-02|6.80E-03|o 1.82E-02|4.47E-02|8.67E-03|1.80E-02|100%|
|M5-M4-M1|0.1|0.1|0.1025|0.0975|1.40E-01|/ 2.12E-01|. 8.35E-02|7.29E-03|2.50E-03|2.40E-03|3.81E-02|2.13E-02|8.40E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|2 1.27E-01|4.12E-04|2.24E-02|3.97E-03|r 9.20E-03|1.04E-01|3.05E-02|3.65E-02|100%|
|M5-M3-M2|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|8.29E-02|P 3.48E-02|1.51E-02|9.87E-03|m 1.13E-02|6.05E-03|2.62E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|0 1.26E-01|1.17E-04|r 9.04E-02|2.40E-02|3.32E-02|3.56E-02|8.67E-03|1.35E-02|100%|
|M5-M4-M2|0.1|0.1|0.1025|0.0975|1.40E-01|2.13E-01|1 8.25E-02|o 1.14E-02|4.28E-03|3.54E-03|a 3.67E-02|2.13E-02|7.71E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.32E-01|2 1.08E-04|3.36E-02|6.80E-03|1.34E-02|9.79E-02|t 3.05E-02|3.37E-02|100%|
|M5-M4-M3|0.1|0.1|0.1025|0.0975|1.40E-01|2.21E-01|7.62E-02|3.35E-02|m 1.51E-02|9.20E-03|3.51E-02|i 2.13E-02|6.90E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.63E-01|1.97E-06|7.74E-02|2.40E-02|2.67E-02|8.53E-02|o 3.05E-02|2.74E-02|100%|
|M6-PO1-FOX|0.06|0.12|0.059|0.121|1.49E+01|1.92E-01|8.08E-02|2.65E-02|o 6.37E-03|1.01E-02|3.67E-03|n 8.04E-04|1.43E-03|100%|
||0.06|2.4|0.059|2.401|1.49E+01|9.07E-02|7.93E-04|7.81E-02|6.37E-03|t 3.59E-02|1.10E-02|8.04E-04|5.08E-03|100%|
|M6-M1-FOX|0.09|0.09|0.0975|0.0825|1.60E-01|2.31E-01|1.05E-01|1.66E-02|5.14E-03|i 5.72E-03|4.73E-03|1.76E-03|1.48E-03|100%|
||0.09|2|0.1525|1.938|8.62E-02|8.46E-02|2.85E-03|6.10E-02|8.17E-03|o 2.64E-02|1.79E-02|2.72E-03|7.60E-03|100%|
|M6-M1-OD|0.09|0.09|0.0975|0.0825|1.60E-01|2.34E-01|1.01E-01|2.80E-02|1.09E-02|n 8.55E-03|4.06E-03|1.76E-03|1.15E-03|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.09E-01|1.32E-03|9.17E-02|1.73E-02|3.72E-02|1.44E-02|2.72E-03|5.86E-03|100%|
|M6-M2-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.22E-02|1.13E-02|2.98E-03|4.14E-03|6.87E-03|2.49E-03|2.19E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.25E-02|3.56E-03|4.00E-02|4.73E-03|1.76E-02|C 2.53E-02|3.56E-03|1.09E-02|100%|
|M6-M2-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.13E-02|1.43E-02|4.30E-03|5.01E-03|e 6.29E-03|2.49E-03|1.90E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.88E-02|2.46E-03|5.05E-02|6.82E-03|2.19E-02|2.33E-02|3.56E-03|9.89E-03|100%|
|M6-M3-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.25E-02|7.79E-03|1.99E-03|2.90E-03|9.56E-03|n 3.52E-03|3.02E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.07E-02|3.58E-03|2.81E-02|3.16E-03|1.25E-02|3.54E-02|t 5.05E-03|1.52E-02|100%|
|M6-M3-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.21E-02|9.15E-03|2.50E-03|3.32E-03|9.09E-03|e 3.52E-03|2.78E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.31E-02|2.88E-03|3.33E-02|3.97E-03|1.47E-02|3.40E-02|5.05E-03|r 1.45E-02|100%|
|M6-M4-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.14E-02|5.56E-03|1.49E-03|2.03E-03|1.46E-02|6.05E-03|4.29E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.83E-02|2.74E-03|1.99E-02|2.37E-03|8.76E-03|5.29E-02|8.67E-03|2.21E-02|100%|
|M6-M4-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.13E-02|6.33E-03|1.76E-03|2.28E-03|1.42E-02|6.05E-03|4.09E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.93E-02|2.35E-03|2.28E-02|2.80E-03|9.98E-03|5.18E-02|8.67E-03|2.16E-02|100%|
|M6-M5-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|8.42E-02|3.90E-03|1.20E-03|1.35E-03|4.00E-02|2.13E-02|9.37E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.24E-01|1.22E-03|1.21E-02|1.90E-03|5.08E-03|1.10E-01|3.05E-02|3.96E-02|100%|
|M6-M5-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|8.41E-02|4.37E-03|1.36E-03|1.50E-03|3.97E-02|2.13E-02|9.20E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.25E-01|1.07E-03|1.35E-02|2.16E-03|5.68E-03|1.09E-01|3.05E-02|3.92E-02|100%|
|M6-M1-PO1(OD)|0.09|0.09|0.0975|0.0825|1.60E-01|2.38E-01|9.75E-02|3.91E-02|1.66E-02|1.12E-02|3.86E-03|1.76E-03|1.05E-03|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.29E-01|9.35E-04|1.14E-01|2.64E-02|4.38E-02|1.29E-02|2.72E-03|5.11E-03|100%|


-----

M6-M1-PO1(FOX) 0.09 0.09 0.0975 0.0825 1.60E-01 2.40E-01 9.65E-02 4.29E-02 1.86E-02 1.21E-02 3.83E-03 1.76E-03 1.03E-03 100%
0.09 2 0.1525 1.938 8.62E-02 1.35E-01 8.59E-04 1.21E-01 2.95E-02 4.55E-02 1.26E-02 2.72E-03 4.94E-03 100%
M6-M2-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.08E-02 1.58E-02 4.97E-03 5.43E-03 6.10E-03 2.49E-03 1.81E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.18E-02 2.11E-03 5.51E-02 7.90E-03 2.36E-02 2.25E-02 3.56E-03 9.47E-03 100%
M6-M2-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 9.07E-02 1.62E-02 5.13E-03 5.52E-03 6.06E-03 2.49E-03 1.79E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.25E-02 2.04E-03 5.61E-02 8.15E-03 2.40E-02 2.23E-02 3.56E-03 9.39E-03 100%
M6-M3-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.20E-02 9.70E-03 2.72E-03 3.49E-03 8.93E-03 3.52E-03 2.70E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.40E-02 2.63E-03 3.53E-02 4.31E-03 1.55E-02 3.35E-02 5.05E-03 1.42E-02 100%
M6-M3-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.20E-02 9.82E-03 2.76E-03 3.53E-03 8.90E-03 3.52E-03 2.69E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.43E-02 2.58E-03 3.57E-02 4.39E-03 1.57E-02 3.34E-02 5.05E-03 1.42E-02 100%
M6-M4-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.12E-02 6.61E-03 1.87E-03 2.37E-03 1.41E-02 6.05E-03 4.03E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.95E-02 2.20E-03 2.38E-02 2.97E-03 1.04E-02 5.13E-02 8.67E-03 2.13E-02 100%
M6-M4-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.12E-02 6.68E-03 1.89E-03 2.39E-03 1.41E-02 6.05E-03 4.01E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.96E-02 2.17E-03 2.40E-02 3.00E-03 1.05E-02 5.13E-02 8.67E-03 2.13E-02 100%
M6-M5-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.41E-02 4.54E-03 1.42E-03 1.56E-03 3.96E-02 2.13E-02 9.15E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.24E-01 1.01E-03 1.40E-02 2.26E-03 5.89E-03 1.08E-01 3.05E-02 3.90E-02 100%
M6-M5-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.41E-02 4.58E-03 1.44E-03 1.57E-03 3.96E-02 2.13E-02 9.14E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.25E-01 1.00E-03 1.41E-02 2.28E-03 5.93E-03 1.08E-01 3.05E-02 3.89E-02 100%
M6-M2-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.44E-02 3.70E-02 1.51E-02 1.10E-02 5.35E-03 2.49E-03 1.43E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.19E-01 8.30E-04 9.96E-02 2.40E-02 3.78E-02 1.76E-02 3.56E-03 7.02E-03 100%
M6-M3-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.09E-02 1.34E-02 4.28E-03 4.57E-03 8.19E-03 3.52E-03 2.33E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.14E-02 1.60E-03 4.77E-02 6.80E-03 2.04E-02 3.05E-02 5.05E-03 1.27E-02 100%
M6-M4-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.08E-02 8.25E-03 2.50E-03 2.88E-03 1.35E-02 6.05E-03 3.71E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.20E-02 1.57E-03 2.97E-02 3.97E-03 1.28E-02 4.92E-02 8.67E-03 2.03E-02 100%
M6-M5-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.40E-02 5.45E-03 1.76E-03 1.84E-03 3.90E-02 2.13E-02 8.88E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.25E-01 7.64E-04 1.68E-02 2.80E-03 7.01E-03 1.07E-01 3.05E-02 3.81E-02 100%
M6-M3-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.39E-02 3.61E-02 1.51E-02 1.05E-02 7.18E-03 3.52E-03 1.83E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.21E-01 4.45E-04 9.62E-02 2.40E-02 3.61E-02 2.35E-02 5.05E-03 9.20E-03 100%
M6-M4-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 8.95E-02 1.24E-02 4.28E-03 4.07E-03 1.24E-02 6.05E-03 3.19E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.92E-02 7.19E-04 4.31E-02 6.80E-03 1.81E-02 4.47E-02 8.67E-03 1.80E-02 100%
M6-M5-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.35E-02 7.29E-03 2.50E-03 2.40E-03 3.81E-02 2.13E-02 8.40E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.27E-01 4.10E-04 2.23E-02 3.97E-03 9.18E-03 1.03E-01 3.05E-02 3.65E-02 100%
M6-M4-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.29E-02 3.48E-02 1.51E-02 9.87E-03 1.13E-02 6.05E-03 2.62E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.26E-01 1.17E-04 9.04E-02 2.40E-02 3.32E-02 3.56E-02 8.67E-03 1.35E-02 100%
M6-M5-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.13E-01 8.25E-02 1.14E-02 4.28E-03 3.54E-03 3.67E-02 2.13E-02 7.71E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.32E-01 1.08E-04 3.36E-02 6.80E-03 1.34E-02 9.79E-02 3.05E-02 3.37E-02 100%
M6-M5-M4 0.1 0.1 0.1025 0.0975 1.40E-01 2.21E-01 7.62E-02 3.35E-02 1.51E-02 9.20E-03 3.51E-02 2.13E-02 6.90E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.63E-01 1.97E-06 7.74E-02 2.40E-02 2.67E-02 8.53E-02 3.05E-02 2.74E-02 100%
M7-PO1-FOX 0.06 0.12 0.059 0.121 1.49E+01 1.92E-01 8.08E-02 2.70E-02 6.37E-03 1.03E-02 3.13E-03 6.74E-04 1.23E-03 100%
0.06 2.4 0.059 2.401 1.49E+01 9.09E-02 9.37E-04 7.96E-02 6.37E-03 3.66E-02 9.38E-03 6.74E-04 4.35E-03 100%
M7-M1-FOX 0.09 0.09 0.0975 0.0825 1.60E-01 2.32E-01 1.05E-01 1.70E-02 5.14E-03 5.94E-03 3.99E-03 1.43E-03 1.28E-03 100%
0.09 2 0.1525 1.938 8.62E-02 8.38E-02 3.26E-03 6.22E-02 8.17E-03 2.70E-02 1.50E-02 2.22E-03 6.40E-03 100%
M7-M1-OD 0.09 0.09 0.0975 0.0825 1.60E-01 2.35E-01 1.01E-01 2.84E-02 1.09E-02 8.77E-03 3.39E-03 1.43E-03 9.77E-04 100%
0.09 2 0.1525 1.938 8.62E-02 1.09E-01 1.60E-03 9.33E-02 1.73E-02 3.80E-02 1.21E-02 2.22E-03 4.92E-03 100%
M7-M2-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.26E-02 1.18E-02 2.98E-03 4.41E-03 5.65E-03 1.92E-03 1.86E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.06E-02 4.31E-03 4.15E-02 4.73E-03 1.84E-02 2.06E-02 2.75E-03 8.90E-03 100%
M7-M2-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.15E-02 1.49E-02 4.30E-03 5.30E-03 5.13E-03 1.92E-03 1.61E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.72E-02 3.07E-03 5.22E-02 6.82E-03 2.27E-02 1.89E-02 2.75E-03 8.06E-03 100%
M7-M3-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.32E-02 8.44E-03 1.99E-03 3.22E-03 7.48E-03 2.49E-03 2.50E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.67E-02 4.75E-03 3.00E-02 3.16E-03 1.34E-02 2.73E-02 3.56E-03 1.18E-02 100%
M7-M3-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.27E-02 9.83E-03 2.50E-03 3.67E-03 7.06E-03 2.49E-03 2.29E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.93E-02 3.93E-03 3.53E-02 3.97E-03 1.57E-02 2.61E-02 3.56E-03 1.13E-02 100%
M7-M4-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.30E-02 6.31E-03 1.49E-03 2.41E-03 1.01E-02 3.52E-03 3.30E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.83E-02 4.41E-03 2.25E-02 2.37E-03 1.01E-02 3.69E-02 5.05E-03 1.59E-02 100%
M7-M4-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.26E-02 7.12E-03 1.76E-03 2.68E-03 9.77E-03 3.52E-03 3.12E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.95E-02 3.89E-03 2.57E-02 2.80E-03 1.14E-02 3.60E-02 5.05E-03 1.55E-02 100%
M7-M5-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.17E-02 4.66E-03 1.20E-03 1.73E-03 1.51E-02 6.05E-03 4.53E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.72E-02 3.22E-03 1.65E-02 1.90E-03 7.32E-03 5.42E-02 8.67E-03 2.28E-02 100%
M7-M5-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.15E-02 5.17E-03 1.36E-03 1.90E-03 1.48E-02 6.05E-03 4.38E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.78E-02 2.93E-03 1.85E-02 2.16E-03 8.15E-03 5.34E-02 8.67E-03 2.24E-02 100%
M7-M6-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.13E-01 8.44E-02 3.32E-03 9.96E-04 1.16E-03 4.04E-02 2.13E-02 9.57E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.24E-01 1.41E-03 1.02E-02 1.58E-03 4.33E-03 1.11E-01 3.05E-02 4.02E-02 100%
M7-M6-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.42E-02 3.65E-03 1.11E-03 1.27E-03 4.02E-02 2.13E-02 9.45E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.24E-01 1.29E-03 1.13E-02 1.76E-03 4.76E-03 1.10E-01 3.05E-02 3.98E-02 100%
M7-M1-PO1(OD) 0.09 0.09 0.0975 0.0825 1.60E-01 2.39E-01 9.81E-02 3.95E-02 1.66E-02 1.15E-02 3.22E-03 1.43E-03 8.90E-04 100%
0.09 2 0.1525 1.938 8.62E-02 1.29E-01 1.15E-03 1.16E-01 2.64E-02 4.46E-02 1.08E-02 2.22E-03 4.29E-03 100%
M7-M1-PO1(FOX) 0.09 0.09 0.0975 0.0825 1.60E-01 2.41E-01 9.70E-02 4.33E-02 1.86E-02 1.24E-02 3.18E-03 1.43E-03 8.74E-04 100%
0.09 2 0.1525 1.938 8.62E-02 1.35E-01 1.07E-03 1.22E-01 2.95E-02 4.64E-02 1.05E-02 2.22E-03 4.14E-03 100%
M7-M2-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.10E-02 1.64E-02 4.97E-03 5.72E-03 4.96E-03 1.92E-03 1.52E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.04E-02 2.68E-03 5.68E-02 7.90E-03 2.45E-02 1.82E-02 2.75E-03 7.73E-03 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 576 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M6-M1-PO1(FOX)|0.09|0.09|0.0975|0.0825|1.60E-01|2.40E-01|9.65E-02|4.29E-02|1.86E-02|1.21E-02|3.83E-03|1.76E-03|1.03E-03|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.35E-01|8.59E-04|1.21E-01|2.95E-02|4.55E-02|1.26E-02|2.72E-03|4.94E-03|100%|
|M6-M2-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.08E-02|1.58E-02|4.97E-03|5.43E-03|6.10E-03|2.49E-03|1.81E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.18E-02|2.11E-03|5.51E-02|7.90E-03|2.36E-02|2.25E-02|3.56E-03|9.47E-03|100%|
|M6-M2-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.04E-01|9.07E-02|1.62E-02|5.13E-03|5.52E-03|6.06E-03|2.49E-03|1.79E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.25E-02|2.04E-03|5.61E-02|8.15E-03|2.40E-02|2.23E-02|3.56E-03|9.39E-03|100%|
|M6-M3-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.20E-02|9.70E-03|2.72E-03|3.49E-03|8.93E-03|3.52E-03|2.70E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.40E-02|2.63E-03|3.53E-02|4.31E-03|1.55E-02|3.35E-02|5.05E-03|1.42E-02|100%|
|M6-M3-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.20E-02|9.82E-03|2.76E-03|3.53E-03|8.90E-03|3.52E-03|2.69E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.43E-02|2.58E-03|3.57E-02|4.39E-03|1.57E-02|3.34E-02|5.05E-03|1.42E-02|100%|
|M6-M4-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.12E-02|6.61E-03|1.87E-03|2.37E-03|1.41E-02|6.05E-03|4.03E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.95E-02|2.20E-03|2.38E-02|2.97E-03|1.04E-02|5.13E-02|8.67E-03|2.13E-02|100%|
|S M6-M4-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.12E-02|6.68E-03|1.89E-03|2.39E-03|1.41E-02|6.05E-03|4.01E-03|100%|
|h|0.1|2|T 0.1535|1.946|7.74E-02|7.96E-02|2.17E-03|2.40E-02|3.00E-03|1.05E-02|5.13E-02|8.67E-03|2.13E-02|100%|
|M6-M5-PO1(OD)|0.1|0.1|0.1025|S 0.0975|1.40E-01|2.12E-01|8.41E-02|4.54E-03|1.42E-03|1.56E-03|3.96E-02|2.13E-02|9.15E-03|100%|
|a|0.1|2|0.1535|1.946|7.74E-02|1.24E-01|1.01E-03|1.40E-02|2.26E-03|5.89E-03|1.08E-01|3.05E-02|3.90E-02|100%|
|n M6-M5-PO1(FOX)|0.1|0.1|0.1025|M 0.0975|1.40E-01|2.12E-01|8.41E-02|4.58E-03|1.44E-03|1.57E-03|3.96E-02|2.13E-02|9.14E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.25E-01|1.00E-03|1.41E-02|2.28E-03|5.93E-03|1.08E-01|3.05E-02|3.89E-02|100%|
|M6-M2-M1|g 0.1|0.1|0.1025|0.0975|C 1.40E-01|2.11E-01|8.44E-02|3.70E-02|1.51E-02|1.10E-02|5.35E-03|2.49E-03|1.43E-03|100%|
||h 0.1|2|0.1535|1.946|7.74E-02|1.19E-01|8.30E-04|9.96E-02|2.40E-02|3.78E-02|1.76E-02|3.56E-03|7.02E-03|100%|
|M6-M3-M1|0.1|a 0.1|0.1025|0.0975|1.40E-01|C 2.03E-01|9.09E-02|1.34E-02|4.28E-03|4.57E-03|8.19E-03|3.52E-03|2.33E-03|100%|
||0.1|i 2|0.1535|1.946|7.74E-02|8.14E-02|1.60E-03|4.77E-02|6.80E-03|2.04E-02|3.05E-02|5.05E-03|1.27E-02|100%|
|M6-M4-M1|0.1|0.1|0.1025|0.0975|1.40E-01|o 2.03E-01|9.08E-02|8.25E-03|2.50E-03|2.88E-03|1.35E-02|6.05E-03|3.71E-03|100%|
||0.1|2|I 0.1535|1.946|7.74E-02|n 8.20E-02|1.57E-03|2.97E-02|3.97E-03|1.28E-02|4.92E-02|8.67E-03|2.03E-02|100%|
|M6-M5-M1|0.1|0.1|C 0.1025|0.0975|1.40E-01|2.12E-01|f 8.40E-02|5.45E-03|1.76E-03|1.84E-03|3.90E-02|2.13E-02|8.88E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.25E-01|i 7.64E-04|1.68E-02|2.80E-03|7.01E-03|1.07E-01|3.05E-02|3.81E-02|100%|
|M6-M3-M2|0.1|0.1|0.1025|T 0.0975|1.40E-01|2.11E-01|d 8.39E-02|3.61E-02|1.51E-02|1.05E-02|7.18E-03|3.52E-03|1.83E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.21E-01|4.45E-04|9.62E-02|2.40E-02|3.61E-02|2.35E-02|5.05E-03|9.20E-03|100%|
|M6-M4-M2|0.1|0.1|0.1025|0.0975|e 1.40E-01|1 2.04E-01|8.95E-02|e 1.24E-02|4.28E-03|4.07E-03|1.24E-02|6.05E-03|3.19E-03|100%|
||0.1|2|0.1535|1.946|c 7.74E-02|8.92E-02|7.19E-04|n 4.31E-02|6.80E-03|1.81E-02|4.47E-02|8.67E-03|1.80E-02|100%|
|M6-M5-M2|0.1|0.1|0.1025|0.0975|h 1.40E-01|2.12E-01|2 8.35E-02|t 7.29E-03|2.50E-03|2.40E-03|3.81E-02|2.13E-02|8.40E-03|100%|
||0.1|2|0.1535|1.946|. 7.74E-02|1.27E-01|8 4.10E-04|i 2.23E-02|3.97E-03|9.18E-03|1.03E-01|3.05E-02|3.65E-02|100%|
|M6-M4-M3|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|5 8.29E-02|3.48E-02|a 1.51E-02|9.87E-03|1.13E-02|6.05E-03|2.62E-03|100%|
||0.1|2|0.1535|1 1.946|7.74E-02|& 1.26E-01|1.17E-04|9.04E-02|l 2.40E-02|3.32E-02|3.56E-02|8.67E-03|1.35E-02|100%|
|M6-M5-M3|0.1|0.1|0.1025|0.0975|0 1.40E-01|I 2.13E-01|8.25E-02|7 1.14E-02|I 4.28E-03|3.54E-03|3.67E-02|2.13E-02|7.71E-03|100%|
||0.1|2|0.1535|1.946|/ 7.74E-02|1.32E-01|1.08E-04|2 3.36E-02|6.80E-03|n 1.34E-02|9.79E-02|3.05E-02|3.37E-02|100%|
|M6-M5-M4|0.1|0.1|0.1025|0.0975|0 1.40E-01|2.21E-01|n 7.62E-02|3 3.35E-02|1.51E-02|f 9.20E-03|3.51E-02|2.13E-02|6.90E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|9 1.63E-01|d 1.97E-06|7.74E-02|2.40E-02|o 2.67E-02|8.53E-02|3.05E-02|2.74E-02|100%|
|M7-PO1-FOX|0.06|0.12|0.059|0.121|1.49E+01|/ 1.92E-01|. 8.08E-02|2.70E-02|6.37E-03|1.03E-02|3.13E-03|6.74E-04|1.23E-03|100%|
||0.06|2.4|0.059|2.401|1.49E+01|2 9.09E-02|9.37E-04|7.96E-02|6.37E-03|r 3.66E-02|9.38E-03|6.74E-04|4.35E-03|100%|
|M7-M1-FOX|0.09|0.09|0.0975|0.0825|1.60E-01|2.32E-01|1.05E-01|P 1.70E-02|5.14E-03|5.94E-03|m 3.99E-03|1.43E-03|1.28E-03|100%|
||0.09|2|0.1525|1.938|8.62E-02|0 8.38E-02|3.26E-03|r 6.22E-02|8.17E-03|2.70E-02|1.50E-02|2.22E-03|6.40E-03|100%|
|M7-M1-OD|0.09|0.09|0.0975|0.0825|1.60E-01|2.35E-01|1 1.01E-01|o 2.84E-02|1.09E-02|8.77E-03|a 3.39E-03|1.43E-03|9.77E-04|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.09E-01|2 1.60E-03|9.33E-02|1.73E-02|3.80E-02|1.21E-02|t 2.22E-03|4.92E-03|100%|
|M7-M2-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.26E-02|1.18E-02|m 2.98E-03|4.41E-03|5.65E-03|i 1.92E-03|1.86E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.06E-02|4.31E-03|4.15E-02|4.73E-03|1.84E-02|2.06E-02|o 2.75E-03|8.90E-03|100%|
|M7-M2-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.15E-02|1.49E-02|o 4.30E-03|5.30E-03|5.13E-03|n 1.92E-03|1.61E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.72E-02|3.07E-03|5.22E-02|6.82E-03|t 2.27E-02|1.89E-02|2.75E-03|8.06E-03|100%|
|M7-M3-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.32E-02|8.44E-03|1.99E-03|i 3.22E-03|7.48E-03|2.49E-03|2.50E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.67E-02|4.75E-03|3.00E-02|3.16E-03|o 1.34E-02|2.73E-02|3.56E-03|1.18E-02|100%|
|M7-M3-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.27E-02|9.83E-03|2.50E-03|n 3.67E-03|7.06E-03|2.49E-03|2.29E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.93E-02|3.93E-03|3.53E-02|3.97E-03|1.57E-02|2.61E-02|3.56E-03|1.13E-02|100%|
|M7-M4-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.30E-02|6.31E-03|1.49E-03|2.41E-03|1.01E-02|3.52E-03|3.30E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.83E-02|4.41E-03|2.25E-02|2.37E-03|1.01E-02|C 3.69E-02|5.05E-03|1.59E-02|100%|
|M7-M4-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.26E-02|7.12E-03|1.76E-03|2.68E-03|e 9.77E-03|3.52E-03|3.12E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.95E-02|3.89E-03|2.57E-02|2.80E-03|1.14E-02|3.60E-02|5.05E-03|1.55E-02|100%|
|M7-M5-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.17E-02|4.66E-03|1.20E-03|1.73E-03|1.51E-02|n 6.05E-03|4.53E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.72E-02|3.22E-03|1.65E-02|1.90E-03|7.32E-03|5.42E-02|t 8.67E-03|2.28E-02|100%|
|M7-M5-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.15E-02|5.17E-03|1.36E-03|1.90E-03|1.48E-02|e 6.05E-03|4.38E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.78E-02|2.93E-03|1.85E-02|2.16E-03|8.15E-03|5.34E-02|8.67E-03|r 2.24E-02|100%|
|M7-M6-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.13E-01|8.44E-02|3.32E-03|9.96E-04|1.16E-03|4.04E-02|2.13E-02|9.57E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.24E-01|1.41E-03|1.02E-02|1.58E-03|4.33E-03|1.11E-01|3.05E-02|4.02E-02|100%|
|M7-M6-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|8.42E-02|3.65E-03|1.11E-03|1.27E-03|4.02E-02|2.13E-02|9.45E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.24E-01|1.29E-03|1.13E-02|1.76E-03|4.76E-03|1.10E-01|3.05E-02|3.98E-02|100%|
|M7-M1-PO1(OD)|0.09|0.09|0.0975|0.0825|1.60E-01|2.39E-01|9.81E-02|3.95E-02|1.66E-02|1.15E-02|3.22E-03|1.43E-03|8.90E-04|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.29E-01|1.15E-03|1.16E-01|2.64E-02|4.46E-02|1.08E-02|2.22E-03|4.29E-03|100%|
|M7-M1-PO1(FOX)|0.09|0.09|0.0975|0.0825|1.60E-01|2.41E-01|9.70E-02|4.33E-02|1.86E-02|1.24E-02|3.18E-03|1.43E-03|8.74E-04|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.35E-01|1.07E-03|1.22E-01|2.95E-02|4.64E-02|1.05E-02|2.22E-03|4.14E-03|100%|
|M7-M2-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.10E-02|1.64E-02|4.97E-03|5.72E-03|4.96E-03|1.92E-03|1.52E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.04E-02|2.68E-03|5.68E-02|7.90E-03|2.45E-02|1.82E-02|2.75E-03|7.73E-03|100%|


-----

M7-M2-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.09E-02 1.68E-02 5.13E-03 5.82E-03 4.93E-03 1.92E-03 1.50E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.12E-02 2.61E-03 5.79E-02 8.15E-03 2.49E-02 1.81E-02 2.75E-03 7.65E-03 100%
M7-M3-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.25E-02 1.04E-02 2.72E-03 3.84E-03 6.92E-03 2.49E-03 2.21E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.05E-02 3.66E-03 3.74E-02 4.31E-03 1.66E-02 2.57E-02 3.56E-03 1.11E-02 100%
M7-M3-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.25E-02 1.05E-02 2.76E-03 3.87E-03 6.89E-03 2.49E-03 2.20E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.07E-02 3.60E-03 3.79E-02 4.39E-03 1.67E-02 2.56E-02 3.56E-03 1.10E-02 100%
M7-M4-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.26E-02 7.42E-03 1.87E-03 2.78E-03 9.65E-03 3.52E-03 3.06E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.00E-02 3.71E-03 2.68E-02 2.97E-03 1.19E-02 3.57E-02 5.05E-03 1.53E-02 100%
M7-M4-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.26E-02 7.49E-03 1.89E-03 2.80E-03 9.63E-03 3.52E-03 3.05E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.01E-02 3.67E-03 2.71E-02 3.00E-03 1.20E-02 3.56E-02 5.05E-03 1.53E-02 100%
M7-M5-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.14E-02 5.35E-03 1.42E-03 1.97E-03 1.47E-02 6.05E-03 4.33E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.80E-02 2.83E-03 1.91E-02 2.26E-03 8.44E-03 5.32E-02 8.67E-03 2.23E-02 100%
M7-M5-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.14E-02 5.39E-03 1.44E-03 1.98E-03 1.47E-02 6.05E-03 4.32E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.80E-02 2.81E-03 1.93E-02 2.28E-03 8.50E-03 5.31E-02 8.67E-03 2.22E-02 100%
M7-M6-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.42E-02 3.77E-03 1.15E-03 1.31E-03 4.01E-02 2.13E-02 9.41E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.24E-01 1.26E-03 1.17E-02 1.83E-03 4.92E-03 1.10E-01 3.05E-02 3.97E-02 100%
M7-M6-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.42E-02 3.80E-03 1.16E-03 1.32E-03 4.01E-02 2.13E-02 9.40E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.24E-01 1.25E-03 1.17E-02 1.84E-03 4.95E-03 1.10E-01 3.05E-02 3.97E-02 100%
M7-M2-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.46E-02 3.77E-02 1.51E-02 1.13E-02 4.28E-03 1.92E-03 1.18E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.18E-01 1.16E-03 1.02E-01 2.40E-02 3.89E-02 1.41E-02 2.75E-03 5.68E-03 100%
M7-M3-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.13E-02 1.42E-02 4.28E-03 4.95E-03 6.25E-03 2.49E-03 1.88E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.84E-02 2.40E-03 5.03E-02 6.80E-03 2.18E-02 2.33E-02 3.56E-03 9.87E-03 100%
M7-M4-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.21E-02 9.13E-03 2.50E-03 3.31E-03 9.08E-03 3.52E-03 2.78E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.30E-02 2.86E-03 3.33E-02 3.97E-03 1.46E-02 3.40E-02 5.05E-03 1.45E-02 100%
M7-M5-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.12E-02 6.32E-03 1.76E-03 2.28E-03 1.42E-02 6.05E-03 4.09E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.92E-02 2.34E-03 2.27E-02 2.80E-03 9.97E-03 5.18E-02 8.67E-03 2.16E-02 100%
M7-M6-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.41E-02 4.37E-03 1.36E-03 1.50E-03 3.97E-02 2.13E-02 9.21E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.25E-01 1.07E-03 1.35E-02 2.16E-03 5.68E-03 1.09E-01 3.05E-02 3.92E-02 100%
M7-M3-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.44E-02 3.70E-02 1.51E-02 1.10E-02 5.35E-03 2.49E-03 1.43E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.19E-01 8.26E-04 9.95E-02 2.40E-02 3.78E-02 1.76E-02 3.56E-03 7.01E-03 100%
M7-M4-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.08E-02 1.34E-02 4.28E-03 4.57E-03 8.18E-03 3.52E-03 2.33E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.13E-02 1.59E-03 4.76E-02 6.80E-03 2.04E-02 3.05E-02 5.05E-03 1.27E-02 100%
M7-M5-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.08E-02 8.25E-03 2.50E-03 2.88E-03 1.35E-02 6.05E-03 3.71E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.19E-02 1.56E-03 2.96E-02 3.97E-03 1.28E-02 4.92E-02 8.67E-03 2.02E-02 100%
M7-M6-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.39E-02 5.45E-03 1.76E-03 1.84E-03 3.90E-02 2.13E-02 8.88E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.25E-01 7.60E-04 1.68E-02 2.80E-03 7.00E-03 1.07E-01 3.05E-02 3.81E-02 100%
M7-M4-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.39E-02 3.61E-02 1.51E-02 1.05E-02 7.18E-03 3.52E-03 1.83E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.21E-01 4.45E-04 9.62E-02 2.40E-02 3.61E-02 2.35E-02 5.05E-03 9.20E-03 100%
M7-M5-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 8.95E-02 1.24E-02 4.28E-03 4.07E-03 1.24E-02 6.05E-03 3.19E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.92E-02 7.19E-04 4.31E-02 6.80E-03 1.81E-02 4.47E-02 8.67E-03 1.80E-02 100%
M7-M6-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.35E-02 7.29E-03 2.50E-03 2.40E-03 3.81E-02 2.13E-02 8.40E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.27E-01 4.10E-04 2.23E-02 3.97E-03 9.18E-03 1.03E-01 3.05E-02 3.65E-02 100%
M7-M5-M4 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.29E-02 3.48E-02 1.51E-02 9.87E-03 1.13E-02 6.05E-03 2.62E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.26E-01 1.17E-04 9.04E-02 2.40E-02 3.32E-02 3.56E-02 8.67E-03 1.35E-02 100%
M7-M6-M4 0.1 0.1 0.1025 0.0975 1.40E-01 2.13E-01 8.25E-02 1.14E-02 4.28E-03 3.54E-03 3.67E-02 2.13E-02 7.71E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.32E-01 1.08E-04 3.36E-02 6.80E-03 1.34E-02 9.79E-02 3.05E-02 3.37E-02 100%
M7-M6-M5 0.1 0.1 0.1025 0.0975 1.40E-01 2.21E-01 7.62E-02 3.35E-02 1.51E-02 9.20E-03 3.51E-02 2.13E-02 6.90E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.63E-01 1.97E-06 7.74E-02 2.40E-02 2.67E-02 8.53E-02 3.05E-02 2.74E-02 100%
M8-PO1-FOX 0.06 0.12 0.059 0.121 1.49E+01 1.94E-01 8.18E-02 2.75E-02 6.37E-03 1.06E-02 2.50E-03 5.27E-04 9.87E-04 100%
0.06 2.4 0.059 2.401 1.49E+01 9.08E-02 1.09E-03 8.11E-02 6.37E-03 3.74E-02 7.48E-03 5.27E-04 3.48E-03 100%
M8-M1-FOX 0.09 0.09 0.0975 0.0825 1.60E-01 2.32E-01 1.06E-01 1.76E-02 5.14E-03 6.22E-03 3.16E-03 1.09E-03 1.04E-03 100%
0.09 2 0.1525 1.938 8.62E-02 8.32E-02 3.76E-03 6.38E-02 8.17E-03 2.78E-02 1.18E-02 1.68E-03 5.06E-03 100%
M8-M1-OD 0.09 0.09 0.0975 0.0825 1.60E-01 2.35E-01 1.02E-01 2.90E-02 1.09E-02 9.05E-03 2.65E-03 1.09E-03 7.80E-04 100%
0.09 2 0.1525 1.938 8.62E-02 1.08E-01 1.92E-03 9.50E-02 1.73E-02 3.89E-02 9.40E-03 1.68E-03 3.86E-03 100%
M8-M2-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.28E-02 1.25E-02 2.98E-03 4.77E-03 4.38E-03 1.38E-03 1.50E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.93E-02 5.19E-03 4.33E-02 4.73E-03 1.93E-02 1.56E-02 1.98E-03 6.83E-03 100%
M8-M2-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.18E-02 1.56E-02 4.30E-03 5.66E-03 3.93E-03 1.38E-03 1.27E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.61E-02 3.82E-03 5.42E-02 6.82E-03 2.37E-02 1.43E-02 1.98E-03 6.16E-03 100%
M8-M3-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.36E-02 9.27E-03 1.99E-03 3.64E-03 5.59E-03 1.65E-03 1.97E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.39E-02 6.15E-03 3.19E-02 3.16E-03 1.44E-02 1.97E-02 2.37E-03 8.66E-03 100%
M8-M3-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.32E-02 1.07E-02 2.50E-03 4.09E-03 5.21E-03 1.65E-03 1.78E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.67E-02 5.20E-03 3.75E-02 3.97E-03 1.68E-02 1.88E-02 2.37E-03 8.22E-03 100%
M8-M4-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.38E-02 7.28E-03 1.49E-03 2.89E-03 7.05E-03 2.05E-03 2.50E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.25E-02 6.48E-03 2.49E-02 2.37E-03 1.13E-02 2.47E-02 2.95E-03 1.09E-02 100%
M8-M4-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.36E-02 8.13E-03 1.76E-03 3.18E-03 6.73E-03 2.05E-03 2.34E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.39E-02 5.84E-03 2.83E-02 2.80E-03 1.27E-02 2.40E-02 2.95E-03 1.05E-02 100%
M8-M5-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.36E-02 5.77E-03 1.20E-03 2.29E-03 8.97E-03 2.72E-03 3.13E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.37E-02 6.15E-03 1.99E-02 1.90E-03 8.99E-03 3.15E-02 3.89E-03 1.38E-02 100%
M8-M5-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.35E-02 6.34E-03 1.36E-03 2.49E-03 8.69E-03 2.72E-03 2.99E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.45E-02 5.73E-03 2.21E-02 2.16E-03 9.96E-03 3.10E-02 3.89E-03 1.35E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 577 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M7-M2-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.09E-02|1.68E-02|5.13E-03|5.82E-03|4.93E-03|1.92E-03|1.50E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.12E-02|2.61E-03|5.79E-02|8.15E-03|2.49E-02|1.81E-02|2.75E-03|7.65E-03|100%|
|M7-M3-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.25E-02|1.04E-02|2.72E-03|3.84E-03|6.92E-03|2.49E-03|2.21E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.05E-02|3.66E-03|3.74E-02|4.31E-03|1.66E-02|2.57E-02|3.56E-03|1.11E-02|100%|
|M7-M3-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.25E-02|1.05E-02|2.76E-03|3.87E-03|6.89E-03|2.49E-03|2.20E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.07E-02|3.60E-03|3.79E-02|4.39E-03|1.67E-02|2.56E-02|3.56E-03|1.10E-02|100%|
|M7-M4-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.26E-02|7.42E-03|1.87E-03|2.78E-03|9.65E-03|3.52E-03|3.06E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.00E-02|3.71E-03|2.68E-02|2.97E-03|1.19E-02|3.57E-02|5.05E-03|1.53E-02|100%|
|M7-M4-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.26E-02|7.49E-03|1.89E-03|2.80E-03|9.63E-03|3.52E-03|3.05E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.01E-02|3.67E-03|2.71E-02|3.00E-03|1.20E-02|3.56E-02|5.05E-03|1.53E-02|100%|
|M7-M5-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.14E-02|5.35E-03|1.42E-03|1.97E-03|1.47E-02|6.05E-03|4.33E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.80E-02|2.83E-03|1.91E-02|2.26E-03|8.44E-03|5.32E-02|8.67E-03|2.23E-02|100%|
|S M7-M5-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.14E-02|5.39E-03|1.44E-03|1.98E-03|1.47E-02|6.05E-03|4.32E-03|100%|
|h|0.1|2|T 0.1535|1.946|7.74E-02|7.80E-02|2.81E-03|1.93E-02|2.28E-03|8.50E-03|5.31E-02|8.67E-03|2.22E-02|100%|
|M7-M6-PO1(OD)|0.1|0.1|0.1025|S 0.0975|1.40E-01|2.12E-01|8.42E-02|3.77E-03|1.15E-03|1.31E-03|4.01E-02|2.13E-02|9.41E-03|100%|
|a|0.1|2|0.1535|1.946|7.74E-02|1.24E-01|1.26E-03|1.17E-02|1.83E-03|4.92E-03|1.10E-01|3.05E-02|3.97E-02|100%|
|n M7-M6-PO1(FOX)|0.1|0.1|0.1025|M 0.0975|1.40E-01|2.12E-01|8.42E-02|3.80E-03|1.16E-03|1.32E-03|4.01E-02|2.13E-02|9.40E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.24E-01|1.25E-03|1.17E-02|1.84E-03|4.95E-03|1.10E-01|3.05E-02|3.97E-02|100%|
|M7-M2-M1|g 0.1|0.1|0.1025|0.0975|C 1.40E-01|2.11E-01|8.46E-02|3.77E-02|1.51E-02|1.13E-02|4.28E-03|1.92E-03|1.18E-03|100%|
||h 0.1|2|0.1535|1.946|7.74E-02|1.18E-01|1.16E-03|1.02E-01|2.40E-02|3.89E-02|1.41E-02|2.75E-03|5.68E-03|100%|
|M7-M3-M1|0.1|a 0.1|0.1025|0.0975|1.40E-01|C 2.03E-01|9.13E-02|1.42E-02|4.28E-03|4.95E-03|6.25E-03|2.49E-03|1.88E-03|100%|
||0.1|i 2|0.1535|1.946|7.74E-02|7.84E-02|2.40E-03|5.03E-02|6.80E-03|2.18E-02|2.33E-02|3.56E-03|9.87E-03|100%|
|M7-M4-M1|0.1|0.1|0.1025|0.0975|1.40E-01|o 2.02E-01|9.21E-02|9.13E-03|2.50E-03|3.31E-03|9.08E-03|3.52E-03|2.78E-03|100%|
||0.1|2|I 0.1535|1.946|7.74E-02|n 7.30E-02|2.86E-03|3.33E-02|3.97E-03|1.46E-02|3.40E-02|5.05E-03|1.45E-02|100%|
|M7-M5-M1|0.1|0.1|C 0.1025|0.0975|1.40E-01|2.03E-01|f 9.12E-02|6.32E-03|1.76E-03|2.28E-03|1.42E-02|6.05E-03|4.09E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.92E-02|i 2.34E-03|2.27E-02|2.80E-03|9.97E-03|5.18E-02|8.67E-03|2.16E-02|100%|
|M7-M6-M1|0.1|0.1|0.1025|T 0.0975|1.40E-01|2.12E-01|d 8.41E-02|4.37E-03|1.36E-03|1.50E-03|3.97E-02|2.13E-02|9.21E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.25E-01|1.07E-03|1.35E-02|2.16E-03|5.68E-03|1.09E-01|3.05E-02|3.92E-02|100%|
|M7-M3-M2|0.1|0.1|0.1025|0.0975|e 1.40E-01|1 2.11E-01|8.44E-02|e 3.70E-02|1.51E-02|1.10E-02|5.35E-03|2.49E-03|1.43E-03|100%|
||0.1|2|0.1535|1.946|c 7.74E-02|1.19E-01|8.26E-04|n 9.95E-02|2.40E-02|3.78E-02|1.76E-02|3.56E-03|7.01E-03|100%|
|M7-M4-M2|0.1|0.1|0.1025|0.0975|h 1.40E-01|2.03E-01|2 9.08E-02|t 1.34E-02|4.28E-03|4.57E-03|8.18E-03|3.52E-03|2.33E-03|100%|
||0.1|2|0.1535|1.946|. 7.74E-02|8.13E-02|8 1.59E-03|i 4.76E-02|6.80E-03|2.04E-02|3.05E-02|5.05E-03|1.27E-02|100%|
|M7-M5-M2|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|5 9.08E-02|8.25E-03|a 2.50E-03|2.88E-03|1.35E-02|6.05E-03|3.71E-03|100%|
||0.1|2|0.1535|1 1.946|7.74E-02|& 8.19E-02|1.56E-03|2.96E-02|l 3.97E-03|1.28E-02|4.92E-02|8.67E-03|2.02E-02|100%|
|M7-M6-M2|0.1|0.1|0.1025|0.0975|0 1.40E-01|I 2.12E-01|8.39E-02|7 5.45E-03|I 1.76E-03|1.84E-03|3.90E-02|2.13E-02|8.88E-03|100%|
||0.1|2|0.1535|1.946|/ 7.74E-02|1.25E-01|7.60E-04|2 1.68E-02|2.80E-03|n 7.00E-03|1.07E-01|3.05E-02|3.81E-02|100%|
|M7-M4-M3|0.1|0.1|0.1025|0.0975|0 1.40E-01|2.11E-01|n 8.39E-02|3 3.61E-02|1.51E-02|f 1.05E-02|7.18E-03|3.52E-03|1.83E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|9 1.21E-01|d 4.45E-04|9.62E-02|2.40E-02|o 3.61E-02|2.35E-02|5.05E-03|9.20E-03|100%|
|M7-M5-M3|0.1|0.1|0.1025|0.0975|1.40E-01|/ 2.04E-01|. 8.95E-02|1.24E-02|4.28E-03|4.07E-03|1.24E-02|6.05E-03|3.19E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|2 8.92E-02|7.19E-04|4.31E-02|6.80E-03|r 1.81E-02|4.47E-02|8.67E-03|1.80E-02|100%|
|M7-M6-M3|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|8.35E-02|P 7.29E-03|2.50E-03|2.40E-03|m 3.81E-02|2.13E-02|8.40E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|0 1.27E-01|4.10E-04|r 2.23E-02|3.97E-03|9.18E-03|1.03E-01|3.05E-02|3.65E-02|100%|
|M7-M5-M4|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|1 8.29E-02|o 3.48E-02|1.51E-02|9.87E-03|a 1.13E-02|6.05E-03|2.62E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.26E-01|2 1.17E-04|9.04E-02|2.40E-02|3.32E-02|3.56E-02|t 8.67E-03|1.35E-02|100%|
|M7-M6-M4|0.1|0.1|0.1025|0.0975|1.40E-01|2.13E-01|8.25E-02|1.14E-02|m 4.28E-03|3.54E-03|3.67E-02|i 2.13E-02|7.71E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.32E-01|1.08E-04|3.36E-02|6.80E-03|1.34E-02|9.79E-02|o 3.05E-02|3.37E-02|100%|
|M7-M6-M5|0.1|0.1|0.1025|0.0975|1.40E-01|2.21E-01|7.62E-02|3.35E-02|o 1.51E-02|9.20E-03|3.51E-02|n 2.13E-02|6.90E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.63E-01|1.97E-06|7.74E-02|2.40E-02|t 2.67E-02|8.53E-02|3.05E-02|2.74E-02|100%|
|M8-PO1-FOX|0.06|0.12|0.059|0.121|1.49E+01|1.94E-01|8.18E-02|2.75E-02|6.37E-03|i 1.06E-02|2.50E-03|5.27E-04|9.87E-04|100%|
||0.06|2.4|0.059|2.401|1.49E+01|9.08E-02|1.09E-03|8.11E-02|6.37E-03|o 3.74E-02|7.48E-03|5.27E-04|3.48E-03|100%|
|M8-M1-FOX|0.09|0.09|0.0975|0.0825|1.60E-01|2.32E-01|1.06E-01|1.76E-02|5.14E-03|n 6.22E-03|3.16E-03|1.09E-03|1.04E-03|100%|
||0.09|2|0.1525|1.938|8.62E-02|8.32E-02|3.76E-03|6.38E-02|8.17E-03|2.78E-02|1.18E-02|1.68E-03|5.06E-03|100%|
|M8-M1-OD|0.09|0.09|0.0975|0.0825|1.60E-01|2.35E-01|1.02E-01|2.90E-02|1.09E-02|9.05E-03|2.65E-03|1.09E-03|7.80E-04|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.08E-01|1.92E-03|9.50E-02|1.73E-02|3.89E-02|C 9.40E-03|1.68E-03|3.86E-03|100%|
|M8-M2-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.28E-02|1.25E-02|2.98E-03|4.77E-03|e 4.38E-03|1.38E-03|1.50E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.93E-02|5.19E-03|4.33E-02|4.73E-03|1.93E-02|1.56E-02|1.98E-03|6.83E-03|100%|
|M8-M2-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.18E-02|1.56E-02|4.30E-03|5.66E-03|3.93E-03|n 1.38E-03|1.27E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.61E-02|3.82E-03|5.42E-02|6.82E-03|2.37E-02|1.43E-02|t 1.98E-03|6.16E-03|100%|
|M8-M3-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.36E-02|9.27E-03|1.99E-03|3.64E-03|5.59E-03|e 1.65E-03|1.97E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.39E-02|6.15E-03|3.19E-02|3.16E-03|1.44E-02|1.97E-02|2.37E-03|r 8.66E-03|100%|
|M8-M3-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.32E-02|1.07E-02|2.50E-03|4.09E-03|5.21E-03|1.65E-03|1.78E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.67E-02|5.20E-03|3.75E-02|3.97E-03|1.68E-02|1.88E-02|2.37E-03|8.22E-03|100%|
|M8-M4-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.38E-02|7.28E-03|1.49E-03|2.89E-03|7.05E-03|2.05E-03|2.50E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.25E-02|6.48E-03|2.49E-02|2.37E-03|1.13E-02|2.47E-02|2.95E-03|1.09E-02|100%|
|M8-M4-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.36E-02|8.13E-03|1.76E-03|3.18E-03|6.73E-03|2.05E-03|2.34E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.39E-02|5.84E-03|2.83E-02|2.80E-03|1.27E-02|2.40E-02|2.95E-03|1.05E-02|100%|
|M8-M5-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.36E-02|5.77E-03|1.20E-03|2.29E-03|8.97E-03|2.72E-03|3.13E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.37E-02|6.15E-03|1.99E-02|1.90E-03|8.99E-03|3.15E-02|3.89E-03|1.38E-02|100%|
|M8-M5-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.35E-02|6.34E-03|1.36E-03|2.49E-03|8.69E-03|2.72E-03|2.99E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.45E-02|5.73E-03|2.21E-02|2.16E-03|9.96E-03|3.10E-02|3.89E-03|1.35E-02|100%|


-----

M8-M6-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.30E-02 4.52E-03 9.96E-04 1.76E-03 1.20E-02 4.00E-03 3.98E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.86E-02 5.15E-03 1.58E-02 1.58E-03 7.10E-03 4.25E-02 5.74E-03 1.84E-02 100%
M8-M6-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.29E-02 4.91E-03 1.11E-03 1.90E-03 1.17E-02 4.00E-03 3.86E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.90E-02 4.88E-03 1.73E-02 1.76E-03 7.76E-03 4.20E-02 5.74E-03 1.81E-02 100%
M8-M7-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.07E-01 9.20E-02 3.50E-03 8.54E-04 1.32E-03 1.96E-02 7.60E-03 5.98E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.52E-02 3.65E-03 1.19E-02 1.36E-03 5.29E-03 6.60E-02 1.09E-02 2.75E-02 100%
M8-M7-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.07E-01 9.19E-02 3.78E-03 9.36E-04 1.42E-03 1.93E-02 7.60E-03 5.87E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.54E-02 3.50E-03 1.29E-02 1.49E-03 5.73E-03 6.55E-02 1.09E-02 2.73E-02 100%
M8-M1-PO1(OD) 0.09 0.09 0.0975 0.0825 1.60E-01 2.39E-01 9.82E-02 4.01E-02 1.66E-02 1.17E-02 2.50E-03 1.09E-03 7.07E-04 100%
0.09 2 0.1525 1.938 8.62E-02 1.29E-01 1.40E-03 1.17E-01 2.64E-02 4.55E-02 8.39E-03 1.68E-03 3.35E-03 100%
M8-M1-PO1(FOX) 0.09 0.09 0.0975 0.0825 1.60E-01 2.41E-01 9.71E-02 4.39E-02 1.86E-02 1.26E-02 2.47E-03 1.09E-03 6.93E-04 100%
0.09 2 0.1525 1.938 8.62E-02 1.35E-01 1.31E-03 1.24E-01 2.95E-02 4.72E-02 8.16E-03 1.68E-03 3.24E-03 100%
M8-M2-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.13E-02 1.71E-02 4.97E-03 6.07E-03 3.79E-03 1.38E-03 1.20E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.94E-02 3.37E-03 5.89E-02 7.90E-03 2.55E-02 1.38E-02 1.98E-03 5.89E-03 100%
M8-M2-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 9.12E-02 1.75E-02 5.13E-03 6.17E-03 3.76E-03 1.38E-03 1.19E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.02E-02 3.28E-03 6.00E-02 8.15E-03 2.59E-02 1.37E-02 1.98E-03 5.84E-03 100%
M8-M3-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.30E-02 1.13E-02 2.72E-03 4.27E-03 5.09E-03 1.65E-03 1.72E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.80E-02 4.88E-03 3.97E-02 4.31E-03 1.77E-02 1.85E-02 2.37E-03 8.06E-03 100%
M8-M3-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.30E-02 1.14E-02 2.76E-03 4.31E-03 5.06E-03 1.65E-03 1.71E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.82E-02 4.82E-03 4.02E-02 4.39E-03 1.79E-02 1.84E-02 2.37E-03 8.03E-03 100%
M8-M4-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.35E-02 8.44E-03 1.87E-03 3.29E-03 6.63E-03 2.05E-03 2.29E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.45E-02 5.62E-03 2.95E-02 2.97E-03 1.33E-02 2.37E-02 2.95E-03 1.04E-02 100%
M8-M4-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.35E-02 8.51E-03 1.89E-03 3.31E-03 6.61E-03 2.05E-03 2.28E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.46E-02 5.58E-03 2.98E-02 3.00E-03 1.34E-02 2.37E-02 2.95E-03 1.04E-02 100%
M8-M5-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.35E-02 6.54E-03 1.42E-03 2.56E-03 8.60E-03 2.72E-03 2.94E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.48E-02 5.58E-03 2.29E-02 2.26E-03 1.03E-02 3.08E-02 3.89E-03 1.34E-02 100%
M8-M5-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.35E-02 6.58E-03 1.44E-03 2.57E-03 8.59E-03 2.72E-03 2.94E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.49E-02 5.55E-03 2.30E-02 2.28E-03 1.04E-02 3.07E-02 3.89E-03 1.34E-02 100%
M8-M6-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.29E-02 5.05E-03 1.15E-03 1.95E-03 1.16E-02 4.00E-03 3.82E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.92E-02 4.79E-03 1.78E-02 1.83E-03 7.99E-03 4.18E-02 5.74E-03 1.80E-02 100%
M8-M6-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.29E-02 5.08E-03 1.16E-03 1.96E-03 1.16E-02 4.00E-03 3.82E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.92E-02 4.77E-03 1.79E-02 1.84E-03 8.03E-03 4.18E-02 5.74E-03 1.80E-02 100%
M8-M7-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.07E-01 9.19E-02 3.87E-03 9.65E-04 1.45E-03 1.93E-02 7.60E-03 5.84E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.55E-02 3.45E-03 1.33E-02 1.53E-03 5.88E-03 6.53E-02 1.09E-02 2.72E-02 100%
M8-M7-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.07E-01 9.19E-02 3.89E-03 9.71E-04 1.46E-03 1.93E-02 7.60E-03 5.83E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.55E-02 3.44E-03 1.34E-02 1.54E-03 5.91E-03 6.53E-02 1.09E-02 2.72E-02 100%
M8-M2-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.48E-02 3.84E-02 1.51E-02 1.17E-02 3.20E-03 1.38E-03 9.10E-04 100%
0.1 2 0.1535 1.946 7.74E-02 1.18E-01 1.56E-03 1.04E-01 2.40E-02 4.01E-02 1.06E-02 1.98E-03 4.29E-03 100%
M8-M3-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.18E-02 1.51E-02 4.28E-03 5.40E-03 4.52E-03 1.65E-03 1.43E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.64E-02 3.39E-03 5.30E-02 6.80E-03 2.31E-02 1.66E-02 2.37E-03 7.14E-03 100%
M8-M4-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.30E-02 1.02E-02 2.50E-03 3.86E-03 6.13E-03 2.05E-03 2.04E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.80E-02 4.55E-03 3.64E-02 3.97E-03 1.62E-02 2.25E-02 2.95E-03 9.77E-03 100%
M8-M5-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.32E-02 7.59E-03 1.76E-03 2.91E-03 8.18E-03 2.72E-03 2.73E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.65E-02 4.86E-03 2.70E-02 2.80E-03 1.21E-02 2.98E-02 3.89E-03 1.29E-02 100%
M8-M6-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.27E-02 5.74E-03 1.36E-03 2.19E-03 1.13E-02 4.00E-03 3.64E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.01E-02 4.34E-03 2.04E-02 2.16E-03 9.13E-03 4.09E-02 5.74E-03 1.76E-02 100%
M8-M7-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.07E-01 9.18E-02 4.35E-03 1.11E-03 1.62E-03 1.90E-02 7.60E-03 5.68E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.59E-02 3.20E-03 1.50E-02 1.76E-03 6.61E-03 6.45E-02 1.09E-02 2.68E-02 100%
M8-M3-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.47E-02 3.80E-02 1.51E-02 1.15E-02 3.75E-03 1.65E-03 1.05E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.18E-01 1.35E-03 1.03E-01 2.40E-02 3.94E-02 1.24E-02 2.37E-03 4.99E-03 100%
M8-M4-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.15E-02 1.46E-02 4.28E-03 5.16E-03 5.38E-03 2.05E-03 1.66E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.72E-02 2.87E-03 5.16E-02 6.80E-03 2.24E-02 1.99E-02 2.95E-03 8.49E-03 100%
M8-M5-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.25E-02 9.65E-03 2.50E-03 3.58E-03 7.53E-03 2.72E-03 2.41E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.02E-02 3.68E-03 3.48E-02 3.97E-03 1.54E-02 2.80E-02 3.89E-03 1.20E-02 100%
M8-M6-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.23E-02 6.95E-03 1.76E-03 2.59E-03 1.07E-02 4.00E-03 3.36E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.16E-02 3.58E-03 2.50E-02 2.80E-03 1.11E-02 3.94E-02 5.74E-03 1.69E-02 100%
M8-M7-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.07E-01 9.16E-02 5.14E-03 1.36E-03 1.89E-03 1.85E-02 7.60E-03 5.44E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.64E-02 2.76E-03 1.78E-02 2.16E-03 7.80E-03 6.31E-02 1.09E-02 2.61E-02 100%
M8-M4-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.46E-02 3.75E-02 1.51E-02 1.12E-02 4.53E-03 2.05E-03 1.24E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.18E-01 1.08E-03 1.01E-01 2.40E-02 3.86E-02 1.49E-02 2.95E-03 6.00E-03 100%
M8-M5-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.12E-02 1.40E-02 4.28E-03 4.86E-03 6.70E-03 2.72E-03 1.99E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.91E-02 2.21E-03 4.97E-02 6.80E-03 2.14E-02 2.49E-02 3.89E-03 1.05E-02 100%
M8-M6-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.19E-02 8.95E-03 2.50E-03 3.23E-03 1.00E-02 4.00E-03 3.01E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.50E-02 2.60E-03 3.25E-02 3.97E-03 1.43E-02 3.73E-02 5.74E-03 1.58E-02 100%
M8-M7-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.07E-01 9.13E-02 6.32E-03 1.76E-03 2.28E-03 1.79E-02 7.60E-03 5.13E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.76E-02 2.21E-03 2.19E-02 2.80E-03 9.57E-03 6.13E-02 1.09E-02 2.52E-02 100%
M8-M5-M4 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.44E-02 3.68E-02 1.51E-02 1.09E-02 5.76E-03 2.72E-03 1.52E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.19E-01 7.49E-04 9.89E-02 2.40E-02 3.75E-02 1.89E-02 3.89E-03 7.53E-03 100%
M8-M6-M4 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.06E-02 1.32E-02 4.28E-03 4.48E-03 9.08E-03 4.00E-03 2.54E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.32E-02 1.44E-03 4.68E-02 6.80E-03 2.00E-02 3.36E-02 5.74E-03 1.39E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 578 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M8-M6-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.30E-02|4.52E-03|9.96E-04|1.76E-03|1.20E-02|4.00E-03|3.98E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.86E-02|5.15E-03|1.58E-02|1.58E-03|7.10E-03|4.25E-02|5.74E-03|1.84E-02|100%|
|M8-M6-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.29E-02|4.91E-03|1.11E-03|1.90E-03|1.17E-02|4.00E-03|3.86E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.90E-02|4.88E-03|1.73E-02|1.76E-03|7.76E-03|4.20E-02|5.74E-03|1.81E-02|100%|
|M8-M7-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.07E-01|9.20E-02|3.50E-03|8.54E-04|1.32E-03|1.96E-02|7.60E-03|5.98E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.52E-02|3.65E-03|1.19E-02|1.36E-03|5.29E-03|6.60E-02|1.09E-02|2.75E-02|100%|
|M8-M7-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.07E-01|9.19E-02|3.78E-03|9.36E-04|1.42E-03|1.93E-02|7.60E-03|5.87E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.54E-02|3.50E-03|1.29E-02|1.49E-03|5.73E-03|6.55E-02|1.09E-02|2.73E-02|100%|
|M8-M1-PO1(OD)|0.09|0.09|0.0975|0.0825|1.60E-01|2.39E-01|9.82E-02|4.01E-02|1.66E-02|1.17E-02|2.50E-03|1.09E-03|7.07E-04|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.29E-01|1.40E-03|1.17E-01|2.64E-02|4.55E-02|8.39E-03|1.68E-03|3.35E-03|100%|
|M8-M1-PO1(FOX)|0.09|0.09|0.0975|0.0825|1.60E-01|2.41E-01|9.71E-02|4.39E-02|1.86E-02|1.26E-02|2.47E-03|1.09E-03|6.93E-04|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.35E-01|1.31E-03|1.24E-01|2.95E-02|4.72E-02|8.16E-03|1.68E-03|3.24E-03|100%|
|S M8-M2-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.13E-02|1.71E-02|4.97E-03|6.07E-03|3.79E-03|1.38E-03|1.20E-03|100%|
|h|0.1|2|T 0.1535|1.946|7.74E-02|7.94E-02|3.37E-03|5.89E-02|7.90E-03|2.55E-02|1.38E-02|1.98E-03|5.89E-03|100%|
|M8-M2-PO1(FOX)|0.1|0.1|0.1025|S 0.0975|1.40E-01|2.04E-01|9.12E-02|1.75E-02|5.13E-03|6.17E-03|3.76E-03|1.38E-03|1.19E-03|100%|
|a|0.1|2|0.1535|1.946|7.74E-02|8.02E-02|3.28E-03|6.00E-02|8.15E-03|2.59E-02|1.37E-02|1.98E-03|5.84E-03|100%|
|n M8-M3-PO1(OD)|0.1|0.1|0.1025|M 0.0975|1.40E-01|2.02E-01|9.30E-02|1.13E-02|2.72E-03|4.27E-03|5.09E-03|1.65E-03|1.72E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.80E-02|4.88E-03|3.97E-02|4.31E-03|1.77E-02|1.85E-02|2.37E-03|8.06E-03|100%|
|M8-M3-PO1(FOX)|g 0.1|0.1|0.1025|0.0975|C 1.40E-01|2.02E-01|9.30E-02|1.14E-02|2.76E-03|4.31E-03|5.06E-03|1.65E-03|1.71E-03|100%|
||h 0.1|2|0.1535|1.946|7.74E-02|6.82E-02|4.82E-03|4.02E-02|4.39E-03|1.79E-02|1.84E-02|2.37E-03|8.03E-03|100%|
|M8-M4-PO1(OD)|0.1|a 0.1|0.1025|0.0975|1.40E-01|C 2.02E-01|9.35E-02|8.44E-03|1.87E-03|3.29E-03|6.63E-03|2.05E-03|2.29E-03|100%|
||0.1|i 2|0.1535|1.946|7.74E-02|6.45E-02|5.62E-03|2.95E-02|2.97E-03|1.33E-02|2.37E-02|2.95E-03|1.04E-02|100%|
|M8-M4-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|o 2.02E-01|9.35E-02|8.51E-03|1.89E-03|3.31E-03|6.61E-03|2.05E-03|2.28E-03|100%|
||0.1|2|I 0.1535|1.946|7.74E-02|n 6.46E-02|5.58E-03|2.98E-02|3.00E-03|1.34E-02|2.37E-02|2.95E-03|1.04E-02|100%|
|M8-M5-PO1(OD)|0.1|0.1|C 0.1025|0.0975|1.40E-01|2.02E-01|f 9.35E-02|6.54E-03|1.42E-03|2.56E-03|8.60E-03|2.72E-03|2.94E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.48E-02|i 5.58E-03|2.29E-02|2.26E-03|1.03E-02|3.08E-02|3.89E-03|1.34E-02|100%|
|M8-M5-PO1(FOX)|0.1|0.1|0.1025|T 0.0975|1.40E-01|2.02E-01|d 9.35E-02|6.58E-03|1.44E-03|2.57E-03|8.59E-03|2.72E-03|2.94E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.49E-02|5.55E-03|2.30E-02|2.28E-03|1.04E-02|3.07E-02|3.89E-03|1.34E-02|100%|
|M8-M6-PO1(OD)|0.1|0.1|0.1025|0.0975|e 1.40E-01|1 2.02E-01|9.29E-02|e 5.05E-03|1.15E-03|1.95E-03|1.16E-02|4.00E-03|3.82E-03|100%|
||0.1|2|0.1535|1.946|c 7.74E-02|6.92E-02|4.79E-03|n 1.78E-02|1.83E-03|7.99E-03|4.18E-02|5.74E-03|1.80E-02|100%|
|M8-M6-PO1(FOX)|0.1|0.1|0.1025|0.0975|h 1.40E-01|2.02E-01|2 9.29E-02|t 5.08E-03|1.16E-03|1.96E-03|1.16E-02|4.00E-03|3.82E-03|100%|
||0.1|2|0.1535|1.946|. 7.74E-02|6.92E-02|8 4.77E-03|i 1.79E-02|1.84E-03|8.03E-03|4.18E-02|5.74E-03|1.80E-02|100%|
|M8-M7-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.07E-01|5 9.19E-02|3.87E-03|a 9.65E-04|1.45E-03|1.93E-02|7.60E-03|5.84E-03|100%|
||0.1|2|0.1535|1 1.946|7.74E-02|& 8.55E-02|3.45E-03|1.33E-02|l 1.53E-03|5.88E-03|6.53E-02|1.09E-02|2.72E-02|100%|
|M8-M7-PO1(FOX)|0.1|0.1|0.1025|0.0975|0 1.40E-01|I 2.07E-01|9.19E-02|7 3.89E-03|I 9.71E-04|1.46E-03|1.93E-02|7.60E-03|5.83E-03|100%|
||0.1|2|0.1535|1.946|/ 7.74E-02|8.55E-02|3.44E-03|2 1.34E-02|1.54E-03|n 5.91E-03|6.53E-02|1.09E-02|2.72E-02|100%|
|M8-M2-M1|0.1|0.1|0.1025|0.0975|0 1.40E-01|2.11E-01|n 8.48E-02|3 3.84E-02|1.51E-02|f 1.17E-02|3.20E-03|1.38E-03|9.10E-04|100%|
||0.1|2|0.1535|1.946|7.74E-02|9 1.18E-01|d 1.56E-03|1.04E-01|2.40E-02|o 4.01E-02|1.06E-02|1.98E-03|4.29E-03|100%|
|M8-M3-M1|0.1|0.1|0.1025|0.0975|1.40E-01|/ 2.03E-01|. 9.18E-02|1.51E-02|4.28E-03|5.40E-03|4.52E-03|1.65E-03|1.43E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|2 7.64E-02|3.39E-03|5.30E-02|6.80E-03|r 2.31E-02|1.66E-02|2.37E-03|7.14E-03|100%|
|M8-M4-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.30E-02|P 1.02E-02|2.50E-03|3.86E-03|m 6.13E-03|2.05E-03|2.04E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|0 6.80E-02|4.55E-03|r 3.64E-02|3.97E-03|1.62E-02|2.25E-02|2.95E-03|9.77E-03|100%|
|M8-M5-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|1 9.32E-02|o 7.59E-03|1.76E-03|2.91E-03|a 8.18E-03|2.72E-03|2.73E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.65E-02|2 4.86E-03|2.70E-02|2.80E-03|1.21E-02|2.98E-02|t 3.89E-03|1.29E-02|100%|
|M8-M6-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.27E-02|5.74E-03|m 1.36E-03|2.19E-03|1.13E-02|i 4.00E-03|3.64E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.01E-02|4.34E-03|2.04E-02|2.16E-03|9.13E-03|4.09E-02|o 5.74E-03|1.76E-02|100%|
|M8-M7-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.07E-01|9.18E-02|4.35E-03|o 1.11E-03|1.62E-03|1.90E-02|n 7.60E-03|5.68E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.59E-02|3.20E-03|1.50E-02|1.76E-03|t 6.61E-03|6.45E-02|1.09E-02|2.68E-02|100%|
|M8-M3-M2|0.1|0.1|0.1025|0.0975|1.40E-01|2.11E-01|8.47E-02|3.80E-02|1.51E-02|i 1.15E-02|3.75E-03|1.65E-03|1.05E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.18E-01|1.35E-03|1.03E-01|2.40E-02|o 3.94E-02|1.24E-02|2.37E-03|4.99E-03|100%|
|M8-M4-M2|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.15E-02|1.46E-02|4.28E-03|n 5.16E-03|5.38E-03|2.05E-03|1.66E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.72E-02|2.87E-03|5.16E-02|6.80E-03|2.24E-02|1.99E-02|2.95E-03|8.49E-03|100%|
|M8-M5-M2|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.25E-02|9.65E-03|2.50E-03|3.58E-03|7.53E-03|2.72E-03|2.41E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.02E-02|3.68E-03|3.48E-02|3.97E-03|1.54E-02|C 2.80E-02|3.89E-03|1.20E-02|100%|
|M8-M6-M2|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.23E-02|6.95E-03|1.76E-03|2.59E-03|e 1.07E-02|4.00E-03|3.36E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.16E-02|3.58E-03|2.50E-02|2.80E-03|1.11E-02|3.94E-02|5.74E-03|1.69E-02|100%|
|M8-M7-M2|0.1|0.1|0.1025|0.0975|1.40E-01|2.07E-01|9.16E-02|5.14E-03|1.36E-03|1.89E-03|1.85E-02|n 7.60E-03|5.44E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.64E-02|2.76E-03|1.78E-02|2.16E-03|7.80E-03|6.31E-02|t 1.09E-02|2.61E-02|100%|
|M8-M4-M3|0.1|0.1|0.1025|0.0975|1.40E-01|2.11E-01|8.46E-02|3.75E-02|1.51E-02|1.12E-02|4.53E-03|e 2.05E-03|1.24E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.18E-01|1.08E-03|1.01E-01|2.40E-02|3.86E-02|1.49E-02|2.95E-03|r 6.00E-03|100%|
|M8-M5-M3|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.12E-02|1.40E-02|4.28E-03|4.86E-03|6.70E-03|2.72E-03|1.99E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.91E-02|2.21E-03|4.97E-02|6.80E-03|2.14E-02|2.49E-02|3.89E-03|1.05E-02|100%|
|M8-M6-M3|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.19E-02|8.95E-03|2.50E-03|3.23E-03|1.00E-02|4.00E-03|3.01E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.50E-02|2.60E-03|3.25E-02|3.97E-03|1.43E-02|3.73E-02|5.74E-03|1.58E-02|100%|
|M8-M7-M3|0.1|0.1|0.1025|0.0975|1.40E-01|2.07E-01|9.13E-02|6.32E-03|1.76E-03|2.28E-03|1.79E-02|7.60E-03|5.13E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.76E-02|2.21E-03|2.19E-02|2.80E-03|9.57E-03|6.13E-02|1.09E-02|2.52E-02|100%|
|M8-M5-M4|0.1|0.1|0.1025|0.0975|1.40E-01|2.11E-01|8.44E-02|3.68E-02|1.51E-02|1.09E-02|5.76E-03|2.72E-03|1.52E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.19E-01|7.49E-04|9.89E-02|2.40E-02|3.75E-02|1.89E-02|3.89E-03|7.53E-03|100%|
|M8-M6-M4|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.06E-02|1.32E-02|4.28E-03|4.48E-03|9.08E-03|4.00E-03|2.54E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.32E-02|1.44E-03|4.68E-02|6.80E-03|2.00E-02|3.36E-02|5.74E-03|1.39E-02|100%|


-----

M8-M7-M4 0.1 0.1 0.1025 0.0975 1.40E-01 2.07E-01 9.09E-02 8.30E-03 2.50E-03 2.90E-03 1.70E-02 7.60E-03 4.72E-03 100%
0.1 2 0.1535 1.946 7.74E-02 9.03E-02 1.50E-03 2.88E-02 3.97E-03 1.24E-02 5.86E-02 1.09E-02 2.38E-02 100%
M8-M6-M5 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.39E-02 3.59E-02 1.51E-02 1.04E-02 8.02E-03 4.00E-03 2.01E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.22E-01 3.95E-04 9.51E-02 2.40E-02 3.56E-02 2.60E-02 5.74E-03 1.01E-02 100%
M8-M7-M5 0.1 0.1 0.1025 0.0975 1.40E-01 2.08E-01 8.97E-02 1.26E-02 4.28E-03 4.14E-03 1.59E-02 7.60E-03 4.14E-03 100%
0.1 2 0.1535 1.946 7.74E-02 9.72E-02 7.17E-04 4.21E-02 6.80E-03 1.76E-02 5.37E-02 1.09E-02 2.14E-02 100%
M8-M7-M6 0.1 0.1 0.1025 0.0975 1.40E-01 2.16E-01 8.30E-02 3.52E-02 1.51E-02 1.01E-02 1.45E-02 7.60E-03 3.47E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.34E-01 1.46E-04 8.97E-02 2.40E-02 3.29E-02 4.36E-02 1.09E-02 1.64E-02 100%
M9-PO1-FOX 0.06 0.12 0.059 0.121 1.49E+01 1.93E-01 8.16E-02 2.80E-02 6.37E-03 1.08E-02 1.89E-03 3.90E-04 7.51E-04 100%
0.06 2.4 0.059 2.401 1.49E+01 9.15E-02 1.28E-03 8.32E-02 6.37E-03 3.84E-02 5.70E-03 3.90E-04 2.65E-03 100%
M9-M1-FOX 0.09 0.09 0.0975 0.0825 1.60E-01 2.32E-01 1.06E-01 1.82E-02 5.14E-03 6.54E-03 2.38E-03 7.84E-04 7.96E-04 100%
0.09 2 0.1525 1.938 8.62E-02 8.36E-02 4.29E-03 6.62E-02 8.17E-03 2.90E-02 8.87E-03 1.21E-03 3.83E-03 100%
M9-M1-OD 0.09 0.09 0.0975 0.0825 1.60E-01 2.35E-01 1.02E-01 2.96E-02 1.09E-02 9.34E-03 1.97E-03 7.84E-04 5.91E-04 100%
0.09 2 0.1525 1.938 8.62E-02 1.09E-01 2.21E-03 9.72E-02 1.73E-02 4.00E-02 6.98E-03 1.21E-03 2.88E-03 100%
M9-M2-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.30E-02 1.33E-02 2.98E-03 5.16E-03 3.25E-03 9.51E-04 1.15E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.90E-02 6.04E-03 4.55E-02 4.73E-03 2.04E-02 1.14E-02 1.36E-03 5.04E-03 100%
M9-M2-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.20E-02 1.64E-02 4.30E-03 6.04E-03 2.88E-03 9.51E-04 9.64E-04 100%
0.1 2 0.1535 1.946 7.74E-02 7.56E-02 4.47E-03 5.63E-02 6.82E-03 2.48E-02 1.04E-02 1.36E-03 4.50E-03 100%
M9-M3-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.39E-02 1.02E-02 1.99E-03 4.10E-03 4.05E-03 1.07E-03 1.49E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.28E-02 7.41E-03 3.41E-02 3.16E-03 1.55E-02 1.39E-02 1.54E-03 6.17E-03 100%
M9-M3-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.34E-02 1.16E-02 2.50E-03 4.56E-03 3.74E-03 1.07E-03 1.33E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.55E-02 6.29E-03 3.98E-02 3.97E-03 1.79E-02 1.31E-02 1.54E-03 5.80E-03 100%
M9-M4-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.42E-02 8.35E-03 1.49E-03 3.43E-03 4.95E-03 1.23E-03 1.86E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.03E-02 8.31E-03 2.73E-02 2.37E-03 1.24E-02 1.65E-02 1.76E-03 7.35E-03 100%
M9-M4-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.40E-02 9.22E-03 1.76E-03 3.73E-03 4.68E-03 1.23E-03 1.72E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.16E-02 7.51E-03 3.07E-02 2.80E-03 1.39E-02 1.59E-02 1.76E-03 7.06E-03 100%
M9-M5-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.44E-02 7.01E-03 1.20E-03 2.91E-03 5.98E-03 1.44E-03 2.27E-03 100%
0.1 2 0.1535 1.946 7.74E-02 5.96E-02 8.80E-03 2.25E-02 1.90E-03 1.03E-02 1.95E-02 2.06E-03 8.73E-03 100%
M9-M5-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.42E-02 7.62E-03 1.36E-03 3.13E-03 5.73E-03 1.44E-03 2.15E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.02E-02 8.22E-03 2.48E-02 2.16E-03 1.13E-02 1.90E-02 2.06E-03 8.47E-03 100%
M9-M6-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.43E-02 5.99E-03 9.96E-04 2.49E-03 7.26E-03 1.73E-03 2.76E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.05E-02 9.06E-03 1.90E-02 1.58E-03 8.70E-03 2.34E-02 2.48E-03 1.05E-02 100%
M9-M6-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.42E-02 6.44E-03 1.11E-03 2.66E-03 7.04E-03 1.73E-03 2.65E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.08E-02 8.63E-03 2.06E-02 1.76E-03 9.42E-03 2.29E-02 2.48E-03 1.02E-02 100%
M9-M7-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.05E-01 9.52E-02 5.36E-03 8.54E-04 2.25E-03 9.52E-03 2.18E-03 3.67E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.51E-02 9.81E-03 1.63E-02 1.36E-03 7.49E-03 2.91E-02 3.12E-03 1.30E-02 100%
M9-M7-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.05E-01 9.51E-02 5.73E-03 9.36E-04 2.40E-03 9.31E-03 2.18E-03 3.57E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.51E-02 9.47E-03 1.76E-02 1.49E-03 8.03E-03 2.86E-02 3.12E-03 1.28E-02 100%
M9-M8-FOX 0.4 0.4 0.45 0.35 2.18E-02 3.18E-01 1.29E-01 7.69E-03 3.23E-03 2.23E-03 5.29E-02 3.17E-02 1.06E-02 100%
0.4 2 0.45 1.95 2.14E-02 1.62E-01 1.97E-02 1.71E-02 3.23E-03 6.94E-03 1.05E-01 3.17E-02 3.67E-02 100%
M9-M8-OD 0.4 0.4 0.45 0.35 2.18E-02 3.18E-01 1.29E-01 8.19E-03 3.47E-03 2.36E-03 5.27E-02 3.17E-02 1.05E-02 100%
0.4 2 0.45 1.95 2.14E-02 1.62E-01 1.94E-02 1.83E-02 3.47E-03 7.41E-03 1.05E-01 3.17E-02 3.65E-02 100%
M9-M1-PO1(OD) 0.09 0.09 0.0975 0.0825 1.60E-01 2.40E-01 9.85E-02 4.07E-02 1.66E-02 1.20E-02 1.85E-03 7.84E-04 5.32E-04 100%
0.09 2 0.1525 1.938 8.62E-02 1.29E-01 1.63E-03 1.19E-01 2.64E-02 4.64E-02 6.19E-03 1.21E-03 2.49E-03 100%
M9-M1-PO1(FOX) 0.09 0.09 0.0975 0.0825 1.60E-01 2.41E-01 9.74E-02 4.44E-02 1.86E-02 1.29E-02 1.83E-03 7.84E-04 5.21E-04 100%
0.09 2 0.1525 1.938 8.62E-02 1.35E-01 1.52E-03 1.26E-01 2.95E-02 4.82E-02 6.02E-03 1.21E-03 2.40E-03 100%
M9-M2-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 9.14E-02 1.79E-02 4.97E-03 6.46E-03 2.76E-03 9.51E-04 9.06E-04 100%
0.1 2 0.1535 1.946 7.74E-02 7.90E-02 3.97E-03 6.11E-02 7.90E-03 2.66E-02 9.94E-03 1.36E-03 4.29E-03 100%
M9-M2-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 9.13E-02 1.82E-02 5.13E-03 6.55E-03 2.74E-03 9.51E-04 8.94E-04 100%
0.1 2 0.1535 1.946 7.74E-02 7.97E-02 3.87E-03 6.22E-02 8.15E-03 2.70E-02 9.85E-03 1.36E-03 4.24E-03 100%
M9-M3-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.32E-02 1.22E-02 2.72E-03 4.73E-03 3.64E-03 1.07E-03 1.28E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.67E-02 5.92E-03 4.20E-02 4.31E-03 1.88E-02 1.29E-02 1.54E-03 5.67E-03 100%
M9-M3-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.32E-02 1.23E-02 2.76E-03 4.77E-03 3.62E-03 1.07E-03 1.27E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.70E-02 5.85E-03 4.25E-02 4.39E-03 1.90E-02 1.28E-02 1.54E-03 5.65E-03 100%
M9-M4-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.39E-02 9.54E-03 1.87E-03 3.84E-03 4.59E-03 1.23E-03 1.68E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.22E-02 7.24E-03 3.20E-02 2.97E-03 1.45E-02 1.57E-02 1.76E-03 6.97E-03 100%
M9-M4-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.39E-02 9.61E-03 1.89E-03 3.86E-03 4.57E-03 1.23E-03 1.67E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.23E-02 7.19E-03 3.23E-02 3.00E-03 1.46E-02 1.57E-02 1.76E-03 6.95E-03 100%
M9-M5-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.42E-02 7.84E-03 1.42E-03 3.21E-03 5.65E-03 1.44E-03 2.11E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.05E-02 8.02E-03 2.56E-02 2.26E-03 1.17E-02 1.88E-02 2.06E-03 8.39E-03 100%
M9-M5-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.42E-02 7.88E-03 1.44E-03 3.22E-03 5.64E-03 1.44E-03 2.10E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.06E-02 7.99E-03 2.58E-02 2.28E-03 1.18E-02 1.88E-02 2.06E-03 8.37E-03 100%
M9-M6-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.42E-02 6.59E-03 1.15E-03 2.72E-03 6.97E-03 1.73E-03 2.62E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.09E-02 8.49E-03 2.12E-02 1.83E-03 9.68E-03 2.28E-02 2.48E-03 1.01E-02 100%
M9-M6-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.41E-02 6.63E-03 1.16E-03 2.73E-03 6.95E-03 1.73E-03 2.61E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.10E-02 8.46E-03 2.13E-02 1.84E-03 9.73E-03 2.27E-02 2.48E-03 1.01E-02 100%
M9-M7-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.05E-01 9.51E-02 5.86E-03 9.65E-04 2.45E-03 9.25E-03 2.18E-03 3.54E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.52E-02 9.37E-03 1.80E-02 1.53E-03 8.23E-03 2.85E-02 3.12E-03 1.27E-02 100%
M9-M7-PO1(FOX) 0.1 0.1 0.1025 0.0975 1.40E-01 2.05E-01 9.51E-02 5.88E-03 9.71E-04 2.46E-03 9.23E-03 2.18E-03 3.53E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.53E-02 9.36E-03 1.81E-02 1.54E-03 8.27E-03 2.85E-02 3.12E-03 1.27E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 579 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M8-M7-M4|0.1|0.1|0.1025|0.0975|1.40E-01|2.07E-01|9.09E-02|8.30E-03|2.50E-03|2.90E-03|1.70E-02|7.60E-03|4.72E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|9.03E-02|1.50E-03|2.88E-02|3.97E-03|1.24E-02|5.86E-02|1.09E-02|2.38E-02|100%|
|M8-M6-M5|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|8.39E-02|3.59E-02|1.51E-02|1.04E-02|8.02E-03|4.00E-03|2.01E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.22E-01|3.95E-04|9.51E-02|2.40E-02|3.56E-02|2.60E-02|5.74E-03|1.01E-02|100%|
|M8-M7-M5|0.1|0.1|0.1025|0.0975|1.40E-01|2.08E-01|8.97E-02|1.26E-02|4.28E-03|4.14E-03|1.59E-02|7.60E-03|4.14E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|9.72E-02|7.17E-04|4.21E-02|6.80E-03|1.76E-02|5.37E-02|1.09E-02|2.14E-02|100%|
|M8-M7-M6|0.1|0.1|0.1025|0.0975|1.40E-01|2.16E-01|8.30E-02|3.52E-02|1.51E-02|1.01E-02|1.45E-02|7.60E-03|3.47E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.34E-01|1.46E-04|8.97E-02|2.40E-02|3.29E-02|4.36E-02|1.09E-02|1.64E-02|100%|
|M9-PO1-FOX|0.06|0.12|0.059|0.121|1.49E+01|1.93E-01|8.16E-02|2.80E-02|6.37E-03|1.08E-02|1.89E-03|3.90E-04|7.51E-04|100%|
||0.06|2.4|0.059|2.401|1.49E+01|9.15E-02|1.28E-03|8.32E-02|6.37E-03|3.84E-02|5.70E-03|3.90E-04|2.65E-03|100%|
|M9-M1-FOX|0.09|0.09|0.0975|0.0825|1.60E-01|2.32E-01|1.06E-01|1.82E-02|5.14E-03|6.54E-03|2.38E-03|7.84E-04|7.96E-04|100%|
||0.09|2|0.1525|1.938|8.62E-02|8.36E-02|4.29E-03|6.62E-02|8.17E-03|2.90E-02|8.87E-03|1.21E-03|3.83E-03|100%|
|S M9-M1-OD|0.09|0.09|0.0975|0.0825|1.60E-01|2.35E-01|1.02E-01|2.96E-02|1.09E-02|9.34E-03|1.97E-03|7.84E-04|5.91E-04|100%|
|h|0.09|2|T 0.1525|1.938|8.62E-02|1.09E-01|2.21E-03|9.72E-02|1.73E-02|4.00E-02|6.98E-03|1.21E-03|2.88E-03|100%|
|M9-M2-FOX|0.1|0.1|0.1025|S 0.0975|1.40E-01|2.03E-01|9.30E-02|1.33E-02|2.98E-03|5.16E-03|3.25E-03|9.51E-04|1.15E-03|100%|
|a|0.1|2|0.1535|1.946|7.74E-02|6.90E-02|6.04E-03|4.55E-02|4.73E-03|2.04E-02|1.14E-02|1.36E-03|5.04E-03|100%|
|n M9-M2-OD|0.1|0.1|0.1025|M 0.0975|1.40E-01|2.03E-01|9.20E-02|1.64E-02|4.30E-03|6.04E-03|2.88E-03|9.51E-04|9.64E-04|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.56E-02|4.47E-03|5.63E-02|6.82E-03|2.48E-02|1.04E-02|1.36E-03|4.50E-03|100%|
|M9-M3-FOX|g 0.1|0.1|0.1025|0.0975|C 1.40E-01|2.02E-01|9.39E-02|1.02E-02|1.99E-03|4.10E-03|4.05E-03|1.07E-03|1.49E-03|100%|
||h 0.1|2|0.1535|1.946|7.74E-02|6.28E-02|7.41E-03|3.41E-02|3.16E-03|1.55E-02|1.39E-02|1.54E-03|6.17E-03|100%|
|M9-M3-OD|0.1|a 0.1|0.1025|0.0975|1.40E-01|C 2.02E-01|9.34E-02|1.16E-02|2.50E-03|4.56E-03|3.74E-03|1.07E-03|1.33E-03|100%|
||0.1|i 2|0.1535|1.946|7.74E-02|6.55E-02|6.29E-03|3.98E-02|3.97E-03|1.79E-02|1.31E-02|1.54E-03|5.80E-03|100%|
|M9-M4-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|o 2.02E-01|9.42E-02|8.35E-03|1.49E-03|3.43E-03|4.95E-03|1.23E-03|1.86E-03|100%|
||0.1|2|I 0.1535|1.946|7.74E-02|n 6.03E-02|8.31E-03|2.73E-02|2.37E-03|1.24E-02|1.65E-02|1.76E-03|7.35E-03|100%|
|M9-M4-OD|0.1|0.1|C 0.1025|0.0975|1.40E-01|2.02E-01|f 9.40E-02|9.22E-03|1.76E-03|3.73E-03|4.68E-03|1.23E-03|1.72E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.16E-02|i 7.51E-03|3.07E-02|2.80E-03|1.39E-02|1.59E-02|1.76E-03|7.06E-03|100%|
|M9-M5-FOX|0.1|0.1|0.1025|T 0.0975|1.40E-01|2.02E-01|d 9.44E-02|7.01E-03|1.20E-03|2.91E-03|5.98E-03|1.44E-03|2.27E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5.96E-02|8.80E-03|2.25E-02|1.90E-03|1.03E-02|1.95E-02|2.06E-03|8.73E-03|100%|
|M9-M5-OD|0.1|0.1|0.1025|0.0975|e 1.40E-01|1 2.02E-01|9.42E-02|e 7.62E-03|1.36E-03|3.13E-03|5.73E-03|1.44E-03|2.15E-03|100%|
||0.1|2|0.1535|1.946|c 7.74E-02|6.02E-02|8.22E-03|n 2.48E-02|2.16E-03|1.13E-02|1.90E-02|2.06E-03|8.47E-03|100%|
|M9-M6-FOX|0.1|0.1|0.1025|0.0975|h 1.40E-01|2.02E-01|2 9.43E-02|t 5.99E-03|9.96E-04|2.49E-03|7.26E-03|1.73E-03|2.76E-03|100%|
||0.1|2|0.1535|1.946|. 7.74E-02|6.05E-02|8 9.06E-03|i 1.90E-02|1.58E-03|8.70E-03|2.34E-02|2.48E-03|1.05E-02|100%|
|M9-M6-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|5 9.42E-02|6.44E-03|a 1.11E-03|2.66E-03|7.04E-03|1.73E-03|2.65E-03|100%|
||0.1|2|0.1535|1 1.946|7.74E-02|& 6.08E-02|8.63E-03|2.06E-02|l 1.76E-03|9.42E-03|2.29E-02|2.48E-03|1.02E-02|100%|
|M9-M7-FOX|0.1|0.1|0.1025|0.0975|0 1.40E-01|I 2.05E-01|9.52E-02|7 5.36E-03|I 8.54E-04|2.25E-03|9.52E-03|2.18E-03|3.67E-03|100%|
||0.1|2|0.1535|1.946|/ 7.74E-02|6.51E-02|9.81E-03|2 1.63E-02|1.36E-03|n 7.49E-03|2.91E-02|3.12E-03|1.30E-02|100%|
|M9-M7-OD|0.1|0.1|0.1025|0.0975|0 1.40E-01|2.05E-01|n 9.51E-02|3 5.73E-03|9.36E-04|f 2.40E-03|9.31E-03|2.18E-03|3.57E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|9 6.51E-02|d 9.47E-03|1.76E-02|1.49E-03|o 8.03E-03|2.86E-02|3.12E-03|1.28E-02|100%|
|M9-M8-FOX|0.4|0.4|0.45|0.35|2.18E-02|/ 3.18E-01|. 1.29E-01|7.69E-03|3.23E-03|2.23E-03|5.29E-02|3.17E-02|1.06E-02|100%|
||0.4|2|0.45|1.95|2.14E-02|2 1.62E-01|1.97E-02|1.71E-02|3.23E-03|r 6.94E-03|1.05E-01|3.17E-02|3.67E-02|100%|
|M9-M8-OD|0.4|0.4|0.45|0.35|2.18E-02|3.18E-01|1.29E-01|P 8.19E-03|3.47E-03|2.36E-03|m 5.27E-02|3.17E-02|1.05E-02|100%|
||0.4|2|0.45|1.95|2.14E-02|0 1.62E-01|1.94E-02|r 1.83E-02|3.47E-03|7.41E-03|1.05E-01|3.17E-02|3.65E-02|100%|
|M9-M1-PO1(OD)|0.09|0.09|0.0975|0.0825|1.60E-01|2.40E-01|1 9.85E-02|o 4.07E-02|1.66E-02|1.20E-02|a 1.85E-03|7.84E-04|5.32E-04|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.29E-01|2 1.63E-03|1.19E-01|2.64E-02|4.64E-02|6.19E-03|t 1.21E-03|2.49E-03|100%|
|M9-M1-PO1(FOX)|0.09|0.09|0.0975|0.0825|1.60E-01|2.41E-01|9.74E-02|4.44E-02|m 1.86E-02|1.29E-02|1.83E-03|i 7.84E-04|5.21E-04|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.35E-01|1.52E-03|1.26E-01|2.95E-02|4.82E-02|6.02E-03|o 1.21E-03|2.40E-03|100%|
|M9-M2-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.04E-01|9.14E-02|1.79E-02|o 4.97E-03|6.46E-03|2.76E-03|n 9.51E-04|9.06E-04|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.90E-02|3.97E-03|6.11E-02|7.90E-03|t 2.66E-02|9.94E-03|1.36E-03|4.29E-03|100%|
|M9-M2-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.04E-01|9.13E-02|1.82E-02|5.13E-03|i 6.55E-03|2.74E-03|9.51E-04|8.94E-04|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.97E-02|3.87E-03|6.22E-02|8.15E-03|o 2.70E-02|9.85E-03|1.36E-03|4.24E-03|100%|
|M9-M3-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.32E-02|1.22E-02|2.72E-03|n 4.73E-03|3.64E-03|1.07E-03|1.28E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.67E-02|5.92E-03|4.20E-02|4.31E-03|1.88E-02|1.29E-02|1.54E-03|5.67E-03|100%|
|M9-M3-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.32E-02|1.23E-02|2.76E-03|4.77E-03|3.62E-03|1.07E-03|1.27E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.70E-02|5.85E-03|4.25E-02|4.39E-03|1.90E-02|C 1.28E-02|1.54E-03|5.65E-03|100%|
|M9-M4-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.39E-02|9.54E-03|1.87E-03|3.84E-03|e 4.59E-03|1.23E-03|1.68E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.22E-02|7.24E-03|3.20E-02|2.97E-03|1.45E-02|1.57E-02|1.76E-03|6.97E-03|100%|
|M9-M4-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.39E-02|9.61E-03|1.89E-03|3.86E-03|4.57E-03|n 1.23E-03|1.67E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.23E-02|7.19E-03|3.23E-02|3.00E-03|1.46E-02|1.57E-02|t 1.76E-03|6.95E-03|100%|
|M9-M5-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.42E-02|7.84E-03|1.42E-03|3.21E-03|5.65E-03|e 1.44E-03|2.11E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.05E-02|8.02E-03|2.56E-02|2.26E-03|1.17E-02|1.88E-02|2.06E-03|r 8.39E-03|100%|
|M9-M5-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.42E-02|7.88E-03|1.44E-03|3.22E-03|5.64E-03|1.44E-03|2.10E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.06E-02|7.99E-03|2.58E-02|2.28E-03|1.18E-02|1.88E-02|2.06E-03|8.37E-03|100%|
|M9-M6-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.42E-02|6.59E-03|1.15E-03|2.72E-03|6.97E-03|1.73E-03|2.62E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.09E-02|8.49E-03|2.12E-02|1.83E-03|9.68E-03|2.28E-02|2.48E-03|1.01E-02|100%|
|M9-M6-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.41E-02|6.63E-03|1.16E-03|2.73E-03|6.95E-03|1.73E-03|2.61E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.10E-02|8.46E-03|2.13E-02|1.84E-03|9.73E-03|2.27E-02|2.48E-03|1.01E-02|100%|
|M9-M7-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.05E-01|9.51E-02|5.86E-03|9.65E-04|2.45E-03|9.25E-03|2.18E-03|3.54E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.52E-02|9.37E-03|1.80E-02|1.53E-03|8.23E-03|2.85E-02|3.12E-03|1.27E-02|100%|
|M9-M7-PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.05E-01|9.51E-02|5.88E-03|9.71E-04|2.46E-03|9.23E-03|2.18E-03|3.53E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.53E-02|9.36E-03|1.81E-02|1.54E-03|8.27E-03|2.85E-02|3.12E-03|1.27E-02|100%|


-----

M9-M8-PO1(OD) 0.4 0.4 0.45 0.35 2.18E-02 3.18E-01 1.29E-01 8.36E-03 3.56E-03 2.40E-03 5.26E-02 3.17E-02 1.05E-02 100%
0.4 2 0.45 1.95 2.14E-02 1.62E-01 1.94E-02 1.87E-02 3.56E-03 7.57E-03 1.05E-01 3.17E-02 3.65E-02 100%
M9-M8-PO1(FOX) 0.4 0.4 0.45 0.35 2.18E-02 3.18E-01 1.29E-01 8.40E-03 3.57E-03 2.41E-03 5.26E-02 3.17E-02 1.04E-02 100%
0.4 2 0.45 1.95 2.14E-02 1.62E-01 1.93E-02 1.88E-02 3.57E-03 7.60E-03 1.05E-01 3.17E-02 3.65E-02 100%
M9-M2-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.49E-02 3.92E-02 1.51E-02 1.20E-02 2.29E-03 9.51E-04 6.68E-04 100%
0.1 2 0.1535 1.946 7.74E-02 1.18E-01 1.91E-03 1.06E-01 2.40E-02 4.13E-02 7.53E-03 1.36E-03 3.08E-03 100%
M9-M3-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.20E-02 1.60E-02 4.28E-03 5.86E-03 3.17E-03 1.07E-03 1.05E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.55E-02 4.23E-03 5.55E-02 6.80E-03 2.44E-02 1.15E-02 1.54E-03 4.98E-03 100%
M9-M4-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.34E-02 1.13E-02 2.50E-03 4.42E-03 4.17E-03 1.23E-03 1.47E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.59E-02 6.00E-03 3.91E-02 3.97E-03 1.76E-02 1.48E-02 1.76E-03 6.50E-03 100%
M9-M5-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.39E-02 8.95E-03 1.76E-03 3.59E-03 5.28E-03 1.44E-03 1.92E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.24E-02 7.14E-03 3.01E-02 2.80E-03 1.36E-02 1.81E-02 2.06E-03 8.03E-03 100%
M9-M6-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.40E-02 7.37E-03 1.36E-03 3.00E-03 6.64E-03 1.73E-03 2.45E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.20E-02 7.87E-03 2.41E-02 2.16E-03 1.10E-02 2.21E-02 2.48E-03 9.82E-03 100%
M9-M7-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.05E-01 9.50E-02 6.46E-03 1.11E-03 2.68E-03 8.94E-03 2.18E-03 3.38E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.59E-02 8.93E-03 2.01E-02 1.76E-03 9.18E-03 2.79E-02 3.12E-03 1.24E-02 100%
M9-M8-M1 0.4 0.4 0.45 0.35 2.18E-02 3.17E-01 1.28E-01 9.18E-03 3.96E-03 2.61E-03 5.23E-02 3.17E-02 1.03E-02 100%
0.4 2 0.45 1.95 2.14E-02 1.63E-01 1.89E-02 2.06E-02 3.96E-03 8.31E-03 1.04E-01 3.17E-02 3.63E-02 100%
M9-M3-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.49E-02 3.90E-02 1.51E-02 1.19E-02 2.55E-03 1.07E-03 7.39E-04 100%
0.1 2 0.1535 1.946 7.74E-02 1.18E-01 1.80E-03 1.06E-01 2.40E-02 4.08E-02 8.38E-03 1.54E-03 3.42E-03 100%
M9-M4-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.19E-02 1.58E-02 4.28E-03 5.74E-03 3.56E-03 1.23E-03 1.17E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.56E-02 3.99E-03 5.47E-02 6.80E-03 2.40E-02 1.29E-02 1.76E-03 5.58E-03 100%
M9-M5-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.32E-02 1.11E-02 2.50E-03 4.28E-03 4.73E-03 1.44E-03 1.65E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.65E-02 5.67E-03 3.84E-02 3.97E-03 1.72E-02 1.68E-02 2.06E-03 7.39E-03 100%
M9-M6-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.36E-02 8.69E-03 1.76E-03 3.46E-03 6.15E-03 1.73E-03 2.21E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.40E-02 6.82E-03 2.93E-02 2.80E-03 1.32E-02 2.11E-02 2.48E-03 9.31E-03 100%
M9-M7-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.05E-01 9.47E-02 7.43E-03 1.36E-03 3.04E-03 8.48E-03 2.18E-03 3.15E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.70E-02 8.15E-03 2.36E-02 2.16E-03 1.07E-02 2.70E-02 3.12E-03 1.20E-02 100%
M9-M8-M2 0.4 0.4 0.45 0.35 2.18E-02 3.18E-01 1.28E-01 1.05E-02 4.61E-03 2.93E-03 5.18E-02 3.17E-02 1.01E-02 100%
0.4 2 0.45 1.95 2.14E-02 1.63E-01 1.81E-02 2.35E-02 4.61E-03 9.44E-03 1.03E-01 3.17E-02 3.58E-02 100%
M9-M4-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.49E-02 3.87E-02 1.51E-02 1.18E-02 2.88E-03 1.23E-03 8.28E-04 100%
0.1 2 0.1535 1.946 7.74E-02 1.18E-01 1.70E-03 1.05E-01 2.40E-02 4.04E-02 9.49E-03 1.76E-03 3.86E-03 100%
M9-M5-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.18E-02 1.55E-02 4.28E-03 5.60E-03 4.07E-03 1.44E-03 1.32E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.63E-02 3.78E-03 5.39E-02 6.80E-03 2.36E-02 1.48E-02 2.06E-03 6.38E-03 100%
M9-M6-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.30E-02 1.08E-02 2.50E-03 4.17E-03 5.55E-03 1.73E-03 1.91E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.81E-02 5.44E-03 3.76E-02 3.97E-03 1.68E-02 1.97E-02 2.48E-03 8.62E-03 100%
M9-M7-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.05E-01 9.43E-02 8.84E-03 1.76E-03 3.54E-03 7.92E-03 2.18E-03 2.87E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.91E-02 7.16E-03 2.88E-02 2.80E-03 1.30E-02 2.60E-02 3.12E-03 1.14E-02 100%
M9-M8-M3 0.4 0.4 0.45 0.35 2.18E-02 3.18E-01 1.27E-01 1.22E-02 5.51E-03 3.35E-03 5.14E-02 3.17E-02 9.84E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.64E-01 1.71E-02 2.75E-02 5.51E-03 1.10E-02 1.03E-01 3.17E-02 3.55E-02 100%
M9-M5-M4 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.48E-02 3.85E-02 1.51E-02 1.17E-02 3.33E-03 1.44E-03 9.46E-04 100%
0.1 2 0.1535 1.946 7.74E-02 1.18E-01 1.58E-03 1.04E-01 2.40E-02 3.99E-02 1.09E-02 2.06E-03 4.43E-03 100%
M9-M6-M4 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.16E-02 1.53E-02 4.28E-03 5.50E-03 4.81E-03 1.73E-03 1.54E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.75E-02 3.61E-03 5.29E-02 6.80E-03 2.31E-02 1.74E-02 2.48E-03 7.45E-03 100%
M9-M7-M4 0.1 0.1 0.1025 0.0975 1.40E-01 2.06E-01 9.38E-02 1.11E-02 2.50E-03 4.30E-03 7.23E-03 2.18E-03 2.52E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.30E-02 5.78E-03 3.71E-02 3.97E-03 1.66E-02 2.43E-02 3.12E-03 1.06E-02 100%
M9-M8-M4 0.4 0.4 0.45 0.35 2.18E-02 3.19E-01 1.27E-01 1.48E-02 6.85E-03 3.96E-03 5.09E-02 3.17E-02 9.59E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.67E-01 1.59E-02 3.33E-02 6.85E-03 1.32E-02 1.02E-01 3.17E-02 3.50E-02 100%
M9-M6-M5 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.45E-02 3.83E-02 1.51E-02 1.16E-02 3.97E-03 1.73E-03 1.12E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.19E-01 1.55E-03 1.03E-01 2.40E-02 3.93E-02 1.29E-02 2.48E-03 5.21E-03 100%
M9-M7-M5 0.1 0.1 0.1025 0.0975 1.40E-01 2.06E-01 9.21E-02 1.58E-02 4.28E-03 5.75E-03 6.34E-03 2.18E-03 2.08E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.23E-02 3.97E-03 5.27E-02 6.80E-03 2.29E-02 2.17E-02 3.12E-03 9.28E-03 100%
M9-M8-M5 0.4 0.4 0.45 0.35 2.18E-02 3.25E-01 1.28E-01 1.89E-02 9.05E-03 4.91E-03 5.03E-02 3.17E-02 9.31E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.71E-01 1.42E-02 4.23E-02 9.05E-03 1.66E-02 1.01E-01 3.17E-02 3.45E-02 100%
M9-M7-M6 0.1 0.1 0.1025 0.0975 1.40E-01 2.15E-01 8.51E-02 3.92E-02 1.51E-02 1.21E-02 5.27E-03 2.18E-03 1.54E-03 100%
0.1 2 0.1535 1.946 7.74E-02 1.23E-01 1.79E-03 1.03E-01 2.40E-02 3.97E-02 1.64E-02 3.12E-03 6.64E-03 100%
M9-M8-M6 0.4 0.4 0.45 0.35 2.18E-02 3.27E-01 1.25E-01 2.68E-02 1.33E-02 6.71E-03 4.98E-02 3.17E-02 9.06E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.81E-01 1.17E-02 5.81E-02 1.33E-02 2.24E-02 9.91E-02 3.17E-02 3.37E-02 100%
M9-M8-M7 0.4 0.4 0.45 0.35 2.18E-02 3.37E-01 1.19E-01 4.84E-02 2.53E-02 1.15E-02 4.94E-02 3.17E-02 8.87E-03 100%
0.4 2 0.45 1.95 2.14E-02 2.06E-01 7.89E-03 9.41E-02 2.53E-02 3.44E-02 9.60E-02 3.17E-02 3.22E-02 100%
M10-PO1-FOX 0.06 0.12 0.059 0.121 1.49E+01 1.95E-01 8.26E-02 2.84E-02 6.37E-03 1.10E-02 1.50E-03 3.04E-04 5.97E-04 100%
0.06 2.4 0.059 2.401 1.49E+01 9.11E-02 1.33E-03 8.39E-02 6.37E-03 3.88E-02 4.49E-03 3.04E-04 2.09E-03 100%
M10-M1-FOX 0.09 0.09 0.0975 0.0825 1.60E-01 2.32E-01 1.06E-01 1.86E-02 5.14E-03 6.75E-03 1.87E-03 6.00E-04 6.36E-04 100%
0.09 2 0.1525 1.938 8.62E-02 8.34E-02 4.50E-03 6.75E-02 8.17E-03 2.96E-02 6.95E-03 9.27E-04 3.01E-03 100%
M10-M1-OD 0.09 0.09 0.0975 0.0825 1.60E-01 2.34E-01 1.01E-01 3.00E-02 1.09E-02 9.54E-03 1.53E-03 6.00E-04 4.68E-04 100%
0.09 2 0.1525 1.938 8.62E-02 1.09E-01 2.39E-03 9.90E-02 1.73E-02 4.08E-02 5.47E-03 9.27E-04 2.27E-03 100%
M10-M2-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.35E-02 1.39E-02 2.98E-03 5.44E-03 2.54E-03 7.09E-04 9.17E-04 100%
0.1 2 0.1535 1.946 7.74E-02 6.86E-02 6.41E-03 4.69E-02 4.73E-03 2.11E-02 8.87E-03 1.02E-03 3.93E-03 100%
M10-M2-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 9.24E-02 1.69E-02 4.30E-03 6.31E-03 2.24E-03 7.09E-04 7.64E-04 100%
0.1 2 0.1535 1.946 7.74E-02 7.57E-02 4.83E-03 5.81E-02 6.82E-03 2.56E-02 8.02E-03 1.02E-03 3.50E-03 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 580 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M9-M8-PO1(OD)|0.4|0.4|0.45|0.35|2.18E-02|3.18E-01|1.29E-01|8.36E-03|3.56E-03|2.40E-03|5.26E-02|3.17E-02|1.05E-02|100%|
||0.4|2|0.45|1.95|2.14E-02|1.62E-01|1.94E-02|1.87E-02|3.56E-03|7.57E-03|1.05E-01|3.17E-02|3.65E-02|100%|
|M9-M8-PO1(FOX)|0.4|0.4|0.45|0.35|2.18E-02|3.18E-01|1.29E-01|8.40E-03|3.57E-03|2.41E-03|5.26E-02|3.17E-02|1.04E-02|100%|
||0.4|2|0.45|1.95|2.14E-02|1.62E-01|1.93E-02|1.88E-02|3.57E-03|7.60E-03|1.05E-01|3.17E-02|3.65E-02|100%|
|M9-M2-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.11E-01|8.49E-02|3.92E-02|1.51E-02|1.20E-02|2.29E-03|9.51E-04|6.68E-04|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.18E-01|1.91E-03|1.06E-01|2.40E-02|4.13E-02|7.53E-03|1.36E-03|3.08E-03|100%|
|M9-M3-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.20E-02|1.60E-02|4.28E-03|5.86E-03|3.17E-03|1.07E-03|1.05E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.55E-02|4.23E-03|5.55E-02|6.80E-03|2.44E-02|1.15E-02|1.54E-03|4.98E-03|100%|
|M9-M4-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.34E-02|1.13E-02|2.50E-03|4.42E-03|4.17E-03|1.23E-03|1.47E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.59E-02|6.00E-03|3.91E-02|3.97E-03|1.76E-02|1.48E-02|1.76E-03|6.50E-03|100%|
|M9-M5-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.39E-02|8.95E-03|1.76E-03|3.59E-03|5.28E-03|1.44E-03|1.92E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.24E-02|7.14E-03|3.01E-02|2.80E-03|1.36E-02|1.81E-02|2.06E-03|8.03E-03|100%|
|S M9-M6-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.02E-01|9.40E-02|7.37E-03|1.36E-03|3.00E-03|6.64E-03|1.73E-03|2.45E-03|100%|
|h|0.1|2|T 0.1535|1.946|7.74E-02|6.20E-02|7.87E-03|2.41E-02|2.16E-03|1.10E-02|2.21E-02|2.48E-03|9.82E-03|100%|
|M9-M7-M1|0.1|0.1|0.1025|S 0.0975|1.40E-01|2.05E-01|9.50E-02|6.46E-03|1.11E-03|2.68E-03|8.94E-03|2.18E-03|3.38E-03|100%|
|a|0.1|2|0.1535|1.946|7.74E-02|6.59E-02|8.93E-03|2.01E-02|1.76E-03|9.18E-03|2.79E-02|3.12E-03|1.24E-02|100%|
|n M9-M8-M1|0.4|0.4|0.45|M 0.35|2.18E-02|3.17E-01|1.28E-01|9.18E-03|3.96E-03|2.61E-03|5.23E-02|3.17E-02|1.03E-02|100%|
||0.4|2|0.45|1.95|2.14E-02|1.63E-01|1.89E-02|2.06E-02|3.96E-03|8.31E-03|1.04E-01|3.17E-02|3.63E-02|100%|
|M9-M3-M2|g 0.1|0.1|0.1025|0.0975|C 1.40E-01|2.11E-01|8.49E-02|3.90E-02|1.51E-02|1.19E-02|2.55E-03|1.07E-03|7.39E-04|100%|
||h 0.1|2|0.1535|1.946|7.74E-02|1.18E-01|1.80E-03|1.06E-01|2.40E-02|4.08E-02|8.38E-03|1.54E-03|3.42E-03|100%|
|M9-M4-M2|0.1|a 0.1|0.1025|0.0975|1.40E-01|C 2.03E-01|9.19E-02|1.58E-02|4.28E-03|5.74E-03|3.56E-03|1.23E-03|1.17E-03|100%|
||0.1|i 2|0.1535|1.946|7.74E-02|7.56E-02|3.99E-03|5.47E-02|6.80E-03|2.40E-02|1.29E-02|1.76E-03|5.58E-03|100%|
|M9-M5-M2|0.1|0.1|0.1025|0.0975|1.40E-01|o 2.02E-01|9.32E-02|1.11E-02|2.50E-03|4.28E-03|4.73E-03|1.44E-03|1.65E-03|100%|
||0.1|2|I 0.1535|1.946|7.74E-02|n 6.65E-02|5.67E-03|3.84E-02|3.97E-03|1.72E-02|1.68E-02|2.06E-03|7.39E-03|100%|
|M9-M6-M2|0.1|0.1|C 0.1025|0.0975|1.40E-01|2.02E-01|f 9.36E-02|8.69E-03|1.76E-03|3.46E-03|6.15E-03|1.73E-03|2.21E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.40E-02|i 6.82E-03|2.93E-02|2.80E-03|1.32E-02|2.11E-02|2.48E-03|9.31E-03|100%|
|M9-M7-M2|0.1|0.1|0.1025|T 0.0975|1.40E-01|2.05E-01|d 9.47E-02|7.43E-03|1.36E-03|3.04E-03|8.48E-03|2.18E-03|3.15E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.70E-02|8.15E-03|2.36E-02|2.16E-03|1.07E-02|2.70E-02|3.12E-03|1.20E-02|100%|
|M9-M8-M2|0.4|0.4|0.45|0.35|e 2.18E-02|1 3.18E-01|1.28E-01|e 1.05E-02|4.61E-03|2.93E-03|5.18E-02|3.17E-02|1.01E-02|100%|
||0.4|2|0.45|1.95|c 2.14E-02|1.63E-01|1.81E-02|n 2.35E-02|4.61E-03|9.44E-03|1.03E-01|3.17E-02|3.58E-02|100%|
|M9-M4-M3|0.1|0.1|0.1025|0.0975|h 1.40E-01|2.11E-01|2 8.49E-02|t 3.87E-02|1.51E-02|1.18E-02|2.88E-03|1.23E-03|8.28E-04|100%|
||0.1|2|0.1535|1.946|. 7.74E-02|1.18E-01|8 1.70E-03|i 1.05E-01|2.40E-02|4.04E-02|9.49E-03|1.76E-03|3.86E-03|100%|
|M9-M5-M3|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|5 9.18E-02|1.55E-02|a 4.28E-03|5.60E-03|4.07E-03|1.44E-03|1.32E-03|100%|
||0.1|2|0.1535|1 1.946|7.74E-02|& 7.63E-02|3.78E-03|5.39E-02|l 6.80E-03|2.36E-02|1.48E-02|2.06E-03|6.38E-03|100%|
|M9-M6-M3|0.1|0.1|0.1025|0.0975|0 1.40E-01|I 2.02E-01|9.30E-02|7 1.08E-02|I 2.50E-03|4.17E-03|5.55E-03|1.73E-03|1.91E-03|100%|
||0.1|2|0.1535|1.946|/ 7.74E-02|6.81E-02|5.44E-03|2 3.76E-02|3.97E-03|n 1.68E-02|1.97E-02|2.48E-03|8.62E-03|100%|
|M9-M7-M3|0.1|0.1|0.1025|0.0975|0 1.40E-01|2.05E-01|n 9.43E-02|3 8.84E-03|1.76E-03|f 3.54E-03|7.92E-03|2.18E-03|2.87E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|9 6.91E-02|d 7.16E-03|2.88E-02|2.80E-03|o 1.30E-02|2.60E-02|3.12E-03|1.14E-02|100%|
|M9-M8-M3|0.4|0.4|0.45|0.35|2.18E-02|/ 3.18E-01|. 1.27E-01|1.22E-02|5.51E-03|3.35E-03|5.14E-02|3.17E-02|9.84E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|2 1.64E-01|1.71E-02|2.75E-02|5.51E-03|r 1.10E-02|1.03E-01|3.17E-02|3.55E-02|100%|
|M9-M5-M4|0.1|0.1|0.1025|0.0975|1.40E-01|2.11E-01|8.48E-02|P 3.85E-02|1.51E-02|1.17E-02|m 3.33E-03|1.44E-03|9.46E-04|100%|
||0.1|2|0.1535|1.946|7.74E-02|0 1.18E-01|1.58E-03|r 1.04E-01|2.40E-02|3.99E-02|1.09E-02|2.06E-03|4.43E-03|100%|
|M9-M6-M4|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|1 9.16E-02|o 1.53E-02|4.28E-03|5.50E-03|a 4.81E-03|1.73E-03|1.54E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.75E-02|2 3.61E-03|5.29E-02|6.80E-03|2.31E-02|1.74E-02|t 2.48E-03|7.45E-03|100%|
|M9-M7-M4|0.1|0.1|0.1025|0.0975|1.40E-01|2.06E-01|9.38E-02|1.11E-02|m 2.50E-03|4.30E-03|7.23E-03|i 2.18E-03|2.52E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.30E-02|5.78E-03|3.71E-02|3.97E-03|1.66E-02|2.43E-02|o 3.12E-03|1.06E-02|100%|
|M9-M8-M4|0.4|0.4|0.45|0.35|2.18E-02|3.19E-01|1.27E-01|1.48E-02|o 6.85E-03|3.96E-03|5.09E-02|n 3.17E-02|9.59E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.67E-01|1.59E-02|3.33E-02|6.85E-03|t 1.32E-02|1.02E-01|3.17E-02|3.50E-02|100%|
|M9-M6-M5|0.1|0.1|0.1025|0.0975|1.40E-01|2.11E-01|8.45E-02|3.83E-02|1.51E-02|i 1.16E-02|3.97E-03|1.73E-03|1.12E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.19E-01|1.55E-03|1.03E-01|2.40E-02|o 3.93E-02|1.29E-02|2.48E-03|5.21E-03|100%|
|M9-M7-M5|0.1|0.1|0.1025|0.0975|1.40E-01|2.06E-01|9.21E-02|1.58E-02|4.28E-03|n 5.75E-03|6.34E-03|2.18E-03|2.08E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.23E-02|3.97E-03|5.27E-02|6.80E-03|2.29E-02|2.17E-02|3.12E-03|9.28E-03|100%|
|M9-M8-M5|0.4|0.4|0.45|0.35|2.18E-02|3.25E-01|1.28E-01|1.89E-02|9.05E-03|4.91E-03|5.03E-02|3.17E-02|9.31E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.71E-01|1.42E-02|4.23E-02|9.05E-03|1.66E-02|C 1.01E-01|3.17E-02|3.45E-02|100%|
|M9-M7-M6|0.1|0.1|0.1025|0.0975|1.40E-01|2.15E-01|8.51E-02|3.92E-02|1.51E-02|1.21E-02|e 5.27E-03|2.18E-03|1.54E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.23E-01|1.79E-03|1.03E-01|2.40E-02|3.97E-02|1.64E-02|3.12E-03|6.64E-03|100%|
|M9-M8-M6|0.4|0.4|0.45|0.35|2.18E-02|3.27E-01|1.25E-01|2.68E-02|1.33E-02|6.71E-03|4.98E-02|n 3.17E-02|9.06E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.81E-01|1.17E-02|5.81E-02|1.33E-02|2.24E-02|9.91E-02|t 3.17E-02|3.37E-02|100%|
|M9-M8-M7|0.4|0.4|0.45|0.35|2.18E-02|3.37E-01|1.19E-01|4.84E-02|2.53E-02|1.15E-02|4.94E-02|e 3.17E-02|8.87E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|2.06E-01|7.89E-03|9.41E-02|2.53E-02|3.44E-02|9.60E-02|3.17E-02|r 3.22E-02|100%|
|M10-PO1-FOX|0.06|0.12|0.059|0.121|1.49E+01|1.95E-01|8.26E-02|2.84E-02|6.37E-03|1.10E-02|1.50E-03|3.04E-04|5.97E-04|100%|
||0.06|2.4|0.059|2.401|1.49E+01|9.11E-02|1.33E-03|8.39E-02|6.37E-03|3.88E-02|4.49E-03|3.04E-04|2.09E-03|100%|
|M10-M1-FOX|0.09|0.09|0.0975|0.0825|1.60E-01|2.32E-01|1.06E-01|1.86E-02|5.14E-03|6.75E-03|1.87E-03|6.00E-04|6.36E-04|100%|
||0.09|2|0.1525|1.938|8.62E-02|8.34E-02|4.50E-03|6.75E-02|8.17E-03|2.96E-02|6.95E-03|9.27E-04|3.01E-03|100%|
|M10-M1-OD|0.09|0.09|0.0975|0.0825|1.60E-01|2.34E-01|1.01E-01|3.00E-02|1.09E-02|9.54E-03|1.53E-03|6.00E-04|4.68E-04|100%|
||0.09|2|0.1525|1.938|8.62E-02|1.09E-01|2.39E-03|9.90E-02|1.73E-02|4.08E-02|5.47E-03|9.27E-04|2.27E-03|100%|
|M10-M2-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.35E-02|1.39E-02|2.98E-03|5.44E-03|2.54E-03|7.09E-04|9.17E-04|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.86E-02|6.41E-03|4.69E-02|4.73E-03|2.11E-02|8.87E-03|1.02E-03|3.93E-03|100%|
|M10-M2-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.04E-01|9.24E-02|1.69E-02|4.30E-03|6.31E-03|2.24E-03|7.09E-04|7.64E-04|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.57E-02|4.83E-03|5.81E-02|6.82E-03|2.56E-02|8.02E-03|1.02E-03|3.50E-03|100%|


-----

M10-M3-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.44E-02 1.09E-02 1.99E-03 4.43E-03 3.15E-03 7.74E-04 1.19E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.22E-02 7.97E-03 3.57E-02 3.16E-03 1.63E-02 1.06E-02 1.11E-03 4.74E-03 100%
M10-M3-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.40E-02 1.23E-02 2.50E-03 4.88E-03 2.88E-03 7.74E-04 1.05E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.53E-02 6.86E-03 4.16E-02 3.97E-03 1.88E-02 1.00E-02 1.11E-03 4.45E-03 100%
M10-M4-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.48E-02 9.11E-03 1.49E-03 3.81E-03 3.80E-03 8.52E-04 1.47E-03 100%
0.1 2 0.1535 1.946 7.74E-02 5.94E-02 9.11E-03 2.89E-02 2.37E-03 1.33E-02 1.23E-02 1.22E-03 5.53E-03 100%
M10-M4-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.46E-02 9.99E-03 1.76E-03 4.11E-03 3.56E-03 8.52E-04 1.35E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.11E-02 8.33E-03 3.26E-02 2.80E-03 1.49E-02 1.18E-02 1.22E-03 5.30E-03 100%
M10-M5-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.51E-02 7.90E-03 1.20E-03 3.35E-03 4.51E-03 9.47E-04 1.78E-03 100%
0.1 2 0.1535 1.946 7.74E-02 5.83E-02 9.92E-03 2.43E-02 1.90E-03 1.12E-02 1.41E-02 1.36E-03 6.38E-03 100%
M10-M5-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.49E-02 8.52E-03 1.36E-03 3.58E-03 4.29E-03 9.47E-04 1.67E-03 100%
0.1 2 0.1535 1.946 7.74E-02 5.93E-02 9.36E-03 2.68E-02 2.16E-03 1.23E-02 1.37E-02 1.36E-03 6.19E-03 100%
M10-M6-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.51E-02 7.00E-03 9.96E-04 3.00E-03 5.35E-03 1.07E-03 2.14E-03 100%
0.1 2 0.1535 1.946 7.74E-02 5.85E-02 1.07E-02 2.10E-02 1.58E-03 9.70E-03 1.62E-02 1.53E-03 7.36E-03 100%
M10-M6-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.50E-02 7.48E-03 1.11E-03 3.18E-03 5.15E-03 1.07E-03 2.04E-03 100%
0.1 2 0.1535 1.946 7.74E-02 5.91E-02 1.02E-02 2.28E-02 1.76E-03 1.05E-02 1.59E-02 1.53E-03 7.18E-03 100%
M10-M7-FOX 0.1 0.1 0.1025 0.0975 1.40E-01 2.06E-01 9.63E-02 6.61E-03 8.54E-04 2.88E-03 6.76E-03 1.22E-03 2.77E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.20E-02 1.22E-02 1.85E-02 1.36E-03 8.59E-03 1.90E-02 1.75E-03 8.62E-03 100%
M10-M7-OD 0.1 0.1 0.1025 0.0975 1.40E-01 2.06E-01 9.62E-02 7.01E-03 9.36E-04 3.04E-03 6.56E-03 1.22E-03 2.67E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.24E-02 1.19E-02 1.99E-02 1.49E-03 9.20E-03 1.87E-02 1.75E-03 8.46E-03 100%
M10-M8-FOX 0.4 0.4 0.45 0.35 2.18E-02 3.03E-01 1.38E-01 8.78E-03 3.23E-03 2.78E-03 1.78E-02 8.49E-03 4.66E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.19E-01 3.10E-02 1.88E-02 3.23E-03 7.77E-03 3.78E-02 8.49E-03 1.46E-02 100%
M10-M8-OD 0.4 0.4 0.45 0.35 2.18E-02 3.03E-01 1.38E-01 9.31E-03 3.47E-03 2.92E-03 1.76E-02 8.49E-03 4.57E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.19E-01 3.05E-02 2.00E-02 3.47E-03 8.26E-03 3.75E-02 8.49E-03 1.45E-02 100%
M10-M9-FOX 0.4 0.4 0.45 0.35 2.18E-02 3.29E-01 1.38E-01 6.40E-03 2.45E-03 1.97E-03 4.57E-02 2.55E-02 1.01E-02 100%
0.4 2 0.45 1.95 2.14E-02 1.58E-01 2.44E-02 1.39E-02 2.45E-03 5.73E-03 9.52E-02 2.55E-02 3.48E-02 100%
M10-M9-OD 0.4 0.4 0.45 0.35 2.18E-02 3.29E-01 1.38E-01 6.71E-03 2.59E-03 2.06E-03 4.56E-02 2.55E-02 1.00E-02 100%
0.4 2 0.45 1.95 2.14E-02 1.58E-01 2.41E-02 1.46E-02 2.59E-03 6.01E-03 9.48E-02 2.55E-02 3.46E-02 100%
M10-M1-PO1(OD) 0.09 0.09 0.0975 0.0825 1.60E-01 2.38E-01 9.79E-02 4.10E-02 1.66E-02 1.22E-02 1.44E-03 6.00E-04 4.19E-04 100%
0.09 2 0.1525 1.938 8.62E-02 1.30E-01 1.78E-03 1.22E-01 2.64E-02 4.77E-02 4.85E-03 9.27E-04 1.96E-03 100%
M10-M1- 0.09 0.09 0.0975 0.0825 1.60E-01 2.40E-01 9.67E-02 4.48E-02 1.86E-02 1.31E-02 1.42E-03 6.00E-04 4.10E-04 100%
PO1(FOX)

0.09 2 0.1525 1.938 8.62E-02 1.36E-01 1.66E-03 1.28E-01 2.95E-02 4.94E-02 4.72E-03 9.27E-04 1.89E-03 100%
M10-M2-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 9.19E-02 1.84E-02 4.97E-03 6.72E-03 2.14E-03 7.09E-04 7.15E-04 100%
0.1 2 0.1535 1.946 7.74E-02 7.92E-02 4.31E-03 6.29E-02 7.90E-03 2.75E-02 7.69E-03 1.02E-03 3.34E-03 100%
M10-M2- 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 9.18E-02 1.88E-02 5.13E-03 6.82E-03 2.12E-03 7.09E-04 7.05E-04 100%
PO1(FOX)

0.1 2 0.1535 1.946 7.74E-02 8.00E-02 4.21E-03 6.40E-02 8.15E-03 2.79E-02 7.62E-03 1.02E-03 3.30E-03 100%
M10-M3-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.38E-02 1.28E-02 2.72E-03 5.06E-03 2.79E-03 7.74E-04 1.01E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.66E-02 6.49E-03 4.38E-02 4.31E-03 1.98E-02 9.80E-03 1.11E-03 4.35E-03 100%
M10-M3- 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.37E-02 1.30E-02 2.76E-03 5.09E-03 2.78E-03 7.74E-04 1.00E-03 100%
PO1(FOX)

0.1 2 0.1535 1.946 7.74E-02 6.69E-02 6.41E-03 4.43E-02 4.39E-03 2.00E-02 9.76E-03 1.11E-03 4.32E-03 100%
M10-M4-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.45E-02 1.03E-02 1.87E-03 4.22E-03 3.48E-03 8.52E-04 1.32E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.17E-02 8.05E-03 3.39E-02 2.97E-03 1.55E-02 1.17E-02 1.22E-03 5.23E-03 100%
M10-M4- 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.45E-02 1.04E-02 1.89E-03 4.24E-03 3.47E-03 8.52E-04 1.31E-03 100%
PO1(FOX)

0.1 2 0.1535 1.946 7.74E-02 6.18E-02 8.00E-03 3.42E-02 3.00E-03 1.56E-02 1.16E-02 1.22E-03 5.21E-03 100%
M10-M5-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.48E-02 8.73E-03 1.42E-03 3.65E-03 4.22E-03 9.47E-04 1.64E-03 100%
0.1 2 0.1535 1.946 7.74E-02 5.96E-02 9.17E-03 2.77E-02 2.26E-03 1.27E-02 1.36E-02 1.36E-03 6.12E-03 100%
M10-M5- 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.48E-02 8.78E-03 1.44E-03 3.67E-03 4.21E-03 9.47E-04 1.63E-03 100%
PO1(FOX)

0.1 2 0.1535 1.946 7.74E-02 5.97E-02 9.13E-03 2.79E-02 2.28E-03 1.28E-02 1.36E-02 1.36E-03 6.11E-03 100%
M10-M6-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.49E-02 7.64E-03 1.15E-03 3.25E-03 5.08E-03 1.07E-03 2.01E-03 100%
0.1 2 0.1535 1.946 7.74E-02 5.94E-02 1.01E-02 2.34E-02 1.83E-03 1.08E-02 1.58E-02 1.53E-03 7.12E-03 100%
M10-M6- 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.49E-02 7.67E-03 1.16E-03 3.26E-03 5.07E-03 1.07E-03 2.00E-03 100%
PO1(FOX)

0.1 2 0.1535 1.946 7.74E-02 5.94E-02 1.01E-02 2.35E-02 1.84E-03 1.08E-02 1.58E-02 1.53E-03 7.11E-03 100%
M10-M7-PO1(OD) 0.1 0.1 0.1025 0.0975 1.40E-01 2.06E-01 9.62E-02 7.15E-03 9.65E-04 3.09E-03 6.50E-03 1.22E-03 2.64E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.25E-02 1.18E-02 2.04E-02 1.53E-03 9.42E-03 1.86E-02 1.75E-03 8.41E-03 100%
M10-M7- 0.1 0.1 0.1025 0.0975 1.40E-01 2.06E-01 9.62E-02 7.18E-03 9.71E-04 3.10E-03 6.49E-03 1.22E-03 2.63E-03 100%
PO1(FOX)

0.1 2 0.1535 1.946 7.74E-02 6.25E-02 1.18E-02 2.05E-02 1.54E-03 9.46E-03 1.85E-02 1.75E-03 8.40E-03 100%
M10-M8-PO1(OD) 0.4 0.4 0.45 0.35 2.18E-02 3.03E-01 1.38E-01 9.49E-03 3.56E-03 2.97E-03 1.76E-02 8.49E-03 4.54E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.19E-01 3.04E-02 2.04E-02 3.56E-03 8.43E-03 3.75E-02 8.49E-03 1.45E-02 100%
M10-M8- 0.4 0.4 0.45 0.35 2.18E-02 3.03E-01 1.38E-01 9.53E-03 3.57E-03 2.98E-03 1.76E-02 8.49E-03 4.54E-03 100%
PO1(FOX)

0.4 2 0.45 1.95 2.14E-02 1.19E-01 3.04E-02 2.05E-02 3.57E-03 8.46E-03 3.74E-02 8.49E-03 1.45E-02 100%
M10-M9-PO1(OD) 0.4 0.4 0.45 0.35 2.18E-02 3.29E-01 1.38E-01 6.81E-03 2.63E-03 2.09E-03 4.55E-02 2.55E-02 9.99E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.58E-01 2.41E-02 1.48E-02 2.63E-03 6.10E-03 9.47E-02 2.55E-02 3.46E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 581 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M10-M3-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.44E-02|1.09E-02|1.99E-03|4.43E-03|3.15E-03|7.74E-04|1.19E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.22E-02|7.97E-03|3.57E-02|3.16E-03|1.63E-02|1.06E-02|1.11E-03|4.74E-03|100%|
|M10-M3-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.40E-02|1.23E-02|2.50E-03|4.88E-03|2.88E-03|7.74E-04|1.05E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.53E-02|6.86E-03|4.16E-02|3.97E-03|1.88E-02|1.00E-02|1.11E-03|4.45E-03|100%|
|M10-M4-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.48E-02|9.11E-03|1.49E-03|3.81E-03|3.80E-03|8.52E-04|1.47E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5.94E-02|9.11E-03|2.89E-02|2.37E-03|1.33E-02|1.23E-02|1.22E-03|5.53E-03|100%|
|M10-M4-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.46E-02|9.99E-03|1.76E-03|4.11E-03|3.56E-03|8.52E-04|1.35E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.11E-02|8.33E-03|3.26E-02|2.80E-03|1.49E-02|1.18E-02|1.22E-03|5.30E-03|100%|
|M10-M5-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.51E-02|7.90E-03|1.20E-03|3.35E-03|4.51E-03|9.47E-04|1.78E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5.83E-02|9.92E-03|2.43E-02|1.90E-03|1.12E-02|1.41E-02|1.36E-03|6.38E-03|100%|
|M10-M5-OD|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.49E-02|8.52E-03|1.36E-03|3.58E-03|4.29E-03|9.47E-04|1.67E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5.93E-02|9.36E-03|2.68E-02|2.16E-03|1.23E-02|1.37E-02|1.36E-03|6.19E-03|100%|
|S M10-M6-FOX|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.51E-02|7.00E-03|9.96E-04|3.00E-03|5.35E-03|1.07E-03|2.14E-03|100%|
|h|0.1|2|T 0.1535|1.946|7.74E-02|5.85E-02|1.07E-02|2.10E-02|1.58E-03|9.70E-03|1.62E-02|1.53E-03|7.36E-03|100%|
|M10-M6-OD|0.1|0.1|0.1025|S 0.0975|1.40E-01|2.03E-01|9.50E-02|7.48E-03|1.11E-03|3.18E-03|5.15E-03|1.07E-03|2.04E-03|100%|
|a|0.1|2|0.1535|1.946|7.74E-02|5.91E-02|1.02E-02|2.28E-02|1.76E-03|1.05E-02|1.59E-02|1.53E-03|7.18E-03|100%|
|n M10-M7-FOX|0.1|0.1|0.1025|M 0.0975|1.40E-01|2.06E-01|9.63E-02|6.61E-03|8.54E-04|2.88E-03|6.76E-03|1.22E-03|2.77E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.20E-02|1.22E-02|1.85E-02|1.36E-03|8.59E-03|1.90E-02|1.75E-03|8.62E-03|100%|
|M10-M7-OD|g 0.1|0.1|0.1025|0.0975|C 1.40E-01|2.06E-01|9.62E-02|7.01E-03|9.36E-04|3.04E-03|6.56E-03|1.22E-03|2.67E-03|100%|
||h 0.1|2|0.1535|1.946|7.74E-02|6.24E-02|1.19E-02|1.99E-02|1.49E-03|9.20E-03|1.87E-02|1.75E-03|8.46E-03|100%|
|M10-M8-FOX|0.4|a 0.4|0.45|0.35|2.18E-02|C 3.03E-01|1.38E-01|8.78E-03|3.23E-03|2.78E-03|1.78E-02|8.49E-03|4.66E-03|100%|
||0.4|i 2|0.45|1.95|2.14E-02|1.19E-01|3.10E-02|1.88E-02|3.23E-03|7.77E-03|3.78E-02|8.49E-03|1.46E-02|100%|
|M10-M8-OD|0.4|0.4|0.45|0.35|2.18E-02|o 3.03E-01|1.38E-01|9.31E-03|3.47E-03|2.92E-03|1.76E-02|8.49E-03|4.57E-03|100%|
||0.4|2|I 0.45|1.95|2.14E-02|n 1.19E-01|3.05E-02|2.00E-02|3.47E-03|8.26E-03|3.75E-02|8.49E-03|1.45E-02|100%|
|M10-M9-FOX|0.4|0.4|C 0.45|0.35|2.18E-02|3.29E-01|f 1.38E-01|6.40E-03|2.45E-03|1.97E-03|4.57E-02|2.55E-02|1.01E-02|100%|
||0.4|2|0.45|1.95|2.14E-02|1.58E-01|i 2.44E-02|1.39E-02|2.45E-03|5.73E-03|9.52E-02|2.55E-02|3.48E-02|100%|
|M10-M9-OD|0.4|0.4|0.45|T 0.35|2.18E-02|3.29E-01|d 1.38E-01|6.71E-03|2.59E-03|2.06E-03|4.56E-02|2.55E-02|1.00E-02|100%|
||0.4|2|0.45|1.95|2.14E-02|1.58E-01|2.41E-02|1.46E-02|2.59E-03|6.01E-03|9.48E-02|2.55E-02|3.46E-02|100%|
|M10-M1-PO1(OD)|0.09|0.09|0.0975|0.0825|e 1.60E-01|1 2.38E-01|9.79E-02|e 4.10E-02|1.66E-02|1.22E-02|1.44E-03|6.00E-04|4.19E-04|100%|
||0.09|2|0.1525|1.938|c 8.62E-02|1.30E-01|1.78E-03|n 1.22E-01|2.64E-02|4.77E-02|4.85E-03|9.27E-04|1.96E-03|100%|
|M10-M1- PO1(FOX)|0.09|0.09|0.0975|0.0825|h 1.60E-01|2.40E-01|2 8 9.67E-02|t i 4.48E-02|1.86E-02|1.31E-02|1.42E-03|6.00E-04|4.10E-04|100%|
||0.09|2|0.1525|1.938|. 8.62E-02|1.36E-01|5 1.66E-03|1.28E-01|a 2.95E-02|4.94E-02|4.72E-03|9.27E-04|1.89E-03|100%|
|M10-M2-PO1(OD)|0.1|0.1|0.1025|1 0.0975|1.40E-01|& 2.04E-01|9.19E-02|1.84E-02|l 4.97E-03|6.72E-03|2.14E-03|7.09E-04|7.15E-04|100%|
||0.1|2|0.1535|1.946|0 7.74E-02|7.92E-02|4.31E-03|7 6.29E-02|I 7.90E-03|2.75E-02|7.69E-03|1.02E-03|3.34E-03|100%|
|M10-M2- PO1(FOX)|0.1|0.1|0.1025|0.0975|/ 0 1.40E-01|I 2.04E-01|n 9.18E-02|2 1.88E-02 3|5.13E-03|n 6.82E-03 f|2.12E-03|7.09E-04|7.05E-04|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.00E-02|d 4.21E-03|6.40E-02|8.15E-03|2.79E-02|7.62E-03|1.02E-03|3.30E-03|100%|
|M10-M3-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|9 2.03E-01|. 9.38E-02|1.28E-02|2.72E-03|o 5.06E-03|2.79E-03|7.74E-04|1.01E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|/ 6.66E-02|6.49E-03|4.38E-02|4.31E-03|r 1.98E-02|9.80E-03|1.11E-03|4.35E-03|100%|
|M10-M3- PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2 0 2.03E-01|9.37E-02|P 1.30E-02 r|2.76E-03|5.09E-03|m 2.78E-03|7.74E-04|1.00E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.69E-02|1 6.41E-03|4.43E-02|4.39E-03|2.00E-02|a 9.76E-03|1.11E-03|4.32E-03|100%|
|M10-M4-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.45E-02|o 1.03E-02|1.87E-03|4.22E-03|3.48E-03|t 8.52E-04|1.32E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.17E-02|2 8.05E-03|3.39E-02|m 2.97E-03|1.55E-02|1.17E-02|i 1.22E-03|5.23E-03|100%|
|M10-M4- PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.45E-02|1.04E-02|o 1.89E-03|4.24E-03|3.47E-03|o 8.52E-04|1.31E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.18E-02|8.00E-03|3.42E-02|3.00E-03|t 1.56E-02|1.16E-02|n 1.22E-03|5.21E-03|100%|
|M10-M5-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.48E-02|8.73E-03|1.42E-03|i 3.65E-03|4.22E-03|9.47E-04|1.64E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5.96E-02|9.17E-03|2.77E-02|2.26E-03|o 1.27E-02|1.36E-02|1.36E-03|6.12E-03|100%|
|M10-M5- PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.48E-02|8.78E-03|1.44E-03|n 3.67E-03|4.21E-03|9.47E-04|1.63E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5.97E-02|9.13E-03|2.79E-02|2.28E-03|1.28E-02|1.36E-02|1.36E-03|6.11E-03|100%|
|M10-M6-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.49E-02|7.64E-03|1.15E-03|3.25E-03|C 5.08E-03|1.07E-03|2.01E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5.94E-02|1.01E-02|2.34E-02|1.83E-03|1.08E-02|e 1.58E-02|1.53E-03|7.12E-03|100%|
|M10-M6- PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.49E-02|7.67E-03|1.16E-03|3.26E-03|5.07E-03|n 1.07E-03|2.00E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|5.94E-02|1.01E-02|2.35E-02|1.84E-03|1.08E-02|1.58E-02|t 1.53E-03|7.11E-03|100%|
|M10-M7-PO1(OD)|0.1|0.1|0.1025|0.0975|1.40E-01|2.06E-01|9.62E-02|7.15E-03|9.65E-04|3.09E-03|6.50E-03|e 1.22E-03|2.64E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.25E-02|1.18E-02|2.04E-02|1.53E-03|9.42E-03|1.86E-02|1.75E-03|r 8.41E-03|100%|
|M10-M7- PO1(FOX)|0.1|0.1|0.1025|0.0975|1.40E-01|2.06E-01|9.62E-02|7.18E-03|9.71E-04|3.10E-03|6.49E-03|1.22E-03|2.63E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.25E-02|1.18E-02|2.05E-02|1.54E-03|9.46E-03|1.85E-02|1.75E-03|8.40E-03|100%|
|M10-M8-PO1(OD)|0.4|0.4|0.45|0.35|2.18E-02|3.03E-01|1.38E-01|9.49E-03|3.56E-03|2.97E-03|1.76E-02|8.49E-03|4.54E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.19E-01|3.04E-02|2.04E-02|3.56E-03|8.43E-03|3.75E-02|8.49E-03|1.45E-02|100%|
|M10-M8- PO1(FOX)|0.4|0.4|0.45|0.35|2.18E-02|3.03E-01|1.38E-01|9.53E-03|3.57E-03|2.98E-03|1.76E-02|8.49E-03|4.54E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.19E-01|3.04E-02|2.05E-02|3.57E-03|8.46E-03|3.74E-02|8.49E-03|1.45E-02|100%|
|M10-M9-PO1(OD)|0.4|0.4|0.45|0.35|2.18E-02|3.29E-01|1.38E-01|6.81E-03|2.63E-03|2.09E-03|4.55E-02|2.55E-02|9.99E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.58E-01|2.41E-02|1.48E-02|2.63E-03|6.10E-03|9.47E-02|2.55E-02|3.46E-02|100%|


-----

M10-M9- 0.4 0.4 0.45 0.35 2.18E-02 3.29E-01 1.38E-01 6.83E-03 2.64E-03 2.09E-03 4.55E-02 2.55E-02 9.98E-03 100%
PO1(FOX)

0.4 2 0.45 1.95 2.14E-02 1.58E-01 2.41E-02 1.49E-02 2.64E-03 6.12E-03 9.47E-02 2.55E-02 3.46E-02 100%
M10-M2-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.54E-02 3.97E-02 1.51E-02 1.23E-02 1.74E-03 7.09E-04 5.17E-04 100%
0.1 2 0.1535 1.946 7.74E-02 1.18E-01 2.11E-03 1.08E-01 2.40E-02 4.22E-02 5.77E-03 1.02E-03 2.38E-03 100%
M10-M3-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 9.25E-02 1.66E-02 4.28E-03 6.16E-03 2.40E-03 7.74E-04 8.14E-04 100%
0.1 2 0.1535 1.946 7.74E-02 7.56E-02 4.69E-03 5.75E-02 6.80E-03 2.54E-02 8.68E-03 1.11E-03 3.79E-03 100%
M10-M4-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.39E-02 1.21E-02 2.50E-03 4.79E-03 3.12E-03 8.52E-04 1.14E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.56E-02 6.73E-03 4.12E-02 3.97E-03 1.86E-02 1.09E-02 1.22E-03 4.84E-03 100%
M10-M5-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.45E-02 9.83E-03 1.76E-03 4.03E-03 3.89E-03 9.47E-04 1.47E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.16E-02 8.21E-03 3.22E-02 2.80E-03 1.47E-02 1.30E-02 1.36E-03 5.82E-03 100%
M10-M6-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.47E-02 8.42E-03 1.36E-03 3.53E-03 4.78E-03 1.07E-03 1.86E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.05E-02 9.40E-03 2.65E-02 2.16E-03 1.22E-02 1.53E-02 1.53E-03 6.86E-03 100%
M10-M7-M1 0.1 0.1 0.1025 0.0975 1.40E-01 2.06E-01 9.60E-02 7.78E-03 1.11E-03 3.34E-03 6.20E-03 1.22E-03 2.49E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.33E-02 1.13E-02 2.27E-02 1.76E-03 1.04E-02 1.81E-02 1.75E-03 8.18E-03 100%
M10-M8-M1 0.4 0.4 0.45 0.35 2.18E-02 3.05E-01 1.38E-01 1.03E-02 3.96E-03 3.19E-03 1.73E-02 8.49E-03 4.42E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.19E-01 2.99E-02 2.24E-02 3.96E-03 9.23E-03 3.72E-02 8.49E-03 1.43E-02 100%
M10-M9-M1 0.4 0.4 0.45 0.35 2.18E-02 3.30E-01 1.39E-01 7.29E-03 2.85E-03 2.22E-03 4.53E-02 2.55E-02 9.87E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.58E-01 2.38E-02 1.59E-02 2.85E-03 6.53E-03 9.43E-02 2.55E-02 3.44E-02 100%
M10-M3-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.12E-01 8.54E-02 3.95E-02 1.51E-02 1.22E-02 1.89E-03 7.74E-04 5.59E-04 100%
0.1 2 0.1535 1.946 7.74E-02 1.19E-01 2.07E-03 1.08E-01 2.40E-02 4.21E-02 6.27E-03 1.11E-03 2.58E-03 100%
M10-M4-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.04E-01 9.24E-02 1.65E-02 4.28E-03 6.09E-03 2.62E-03 8.52E-04 8.82E-04 100%
0.1 2 0.1535 1.946 7.74E-02 7.58E-02 4.60E-03 5.72E-02 6.80E-03 2.52E-02 9.47E-03 1.22E-03 4.13E-03 100%
M10-M5-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.39E-02 1.20E-02 2.50E-03 4.73E-03 3.43E-03 9.47E-04 1.24E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.61E-02 6.64E-03 4.08E-02 3.97E-03 1.84E-02 1.20E-02 1.36E-03 5.32E-03 100%
M10-M6-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.44E-02 9.77E-03 1.76E-03 4.01E-03 4.35E-03 1.07E-03 1.64E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.29E-02 8.27E-03 3.19E-02 2.80E-03 1.46E-02 1.44E-02 1.53E-03 6.46E-03 100%
M10-M7-M2 0.1 0.1 0.1025 0.0975 1.40E-01 2.06E-01 9.57E-02 8.81E-03 1.36E-03 3.72E-03 5.78E-03 1.22E-03 2.28E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.46E-02 1.04E-02 2.64E-02 2.16E-03 1.21E-02 1.74E-02 1.75E-03 7.82E-03 100%
M10-M8-M2 0.4 0.4 0.45 0.35 2.18E-02 3.04E-01 1.38E-01 1.17E-02 4.61E-03 3.53E-03 1.70E-02 8.49E-03 4.25E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.20E-01 2.90E-02 2.55E-02 4.61E-03 1.05E-02 3.68E-02 8.49E-03 1.41E-02 100%
M10-M9-M2 0.4 0.4 0.45 0.35 2.18E-02 3.30E-01 1.39E-01 7.97E-03 3.17E-03 2.40E-03 4.49E-02 2.55E-02 9.68E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.57E-01 2.33E-02 1.74E-02 3.17E-03 7.14E-03 9.34E-02 2.55E-02 3.39E-02 100%
M10-M4-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.49E-02 3.94E-02 1.51E-02 1.22E-02 2.07E-03 8.52E-04 6.10E-04 100%
0.1 2 0.1535 1.946 7.74E-02 1.18E-01 1.99E-03 1.07E-01 2.40E-02 4.16E-02 6.81E-03 1.22E-03 2.80E-03 100%
M10-M5-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.19E-02 1.64E-02 4.28E-03 6.05E-03 2.89E-03 9.47E-04 9.70E-04 100%
0.1 2 0.1535 1.946 7.74E-02 7.58E-02 4.46E-03 5.65E-02 6.80E-03 2.48E-02 1.04E-02 1.36E-03 4.51E-03 100%
M10-M6-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.02E-01 9.33E-02 1.19E-02 2.50E-03 4.72E-03 3.85E-03 1.07E-03 1.39E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.69E-02 6.63E-03 4.03E-02 3.97E-03 1.82E-02 1.33E-02 1.53E-03 5.88E-03 100%
M10-M7-M3 0.1 0.1 0.1025 0.0975 1.40E-01 2.05E-01 9.49E-02 1.03E-02 1.76E-03 4.26E-03 5.31E-03 1.22E-03 2.04E-03 100%
0.1 2 0.1535 1.946 7.74E-02 6.66E-02 9.16E-03 3.18E-02 2.80E-03 1.45E-02 1.65E-02 1.75E-03 7.37E-03 100%
M10-M8-M3 0.4 0.4 0.45 0.35 2.18E-02 3.04E-01 1.37E-01 1.35E-02 5.51E-03 3.98E-03 1.66E-02 8.49E-03 4.07E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.22E-01 2.79E-02 2.98E-02 5.51E-03 1.21E-02 3.64E-02 8.49E-03 1.39E-02 100%
M10-M9-M3 0.4 0.4 0.45 0.35 2.18E-02 3.29E-01 1.38E-01 8.82E-03 3.57E-03 2.62E-03 4.45E-02 2.55E-02 9.49E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.58E-01 2.28E-02 1.94E-02 3.57E-03 7.90E-03 9.28E-02 2.55E-02 3.36E-02 100%
M10-M5-M4 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.49E-02 3.93E-02 1.51E-02 1.21E-02 2.29E-03 9.47E-04 6.73E-04 100%
0.1 2 0.1535 1.946 7.74E-02 1.18E-01 1.95E-03 1.06E-01 2.40E-02 4.12E-02 7.50E-03 1.36E-03 3.07E-03 100%
M10-M6-M4 0.1 0.1 0.1025 0.0975 1.40E-01 2.03E-01 9.18E-02 1.64E-02 4.28E-03 6.06E-03 3.25E-03 1.07E-03 1.09E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.66E-02 4.53E-03 5.60E-02 6.80E-03 2.46E-02 1.16E-02 1.53E-03 5.01E-03 100%
M10-M7-M4 0.1 0.1 0.1025 0.0975 1.40E-01 2.06E-01 9.42E-02 1.26E-02 2.50E-03 5.05E-03 4.73E-03 1.22E-03 1.75E-03 100%
0.1 2 0.1535 1.946 7.74E-02 7.08E-02 7.53E-03 4.05E-02 3.97E-03 1.82E-02 1.53E-02 1.75E-03 6.77E-03 100%
M10-M8-M4 0.4 0.4 0.45 0.35 2.18E-02 3.04E-01 1.36E-01 1.61E-02 6.85E-03 4.63E-03 1.63E-02 8.49E-03 3.89E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.25E-01 2.65E-02 3.60E-02 6.85E-03 1.46E-02 3.60E-02 8.49E-03 1.37E-02 100%
M10-M9-M4 0.4 0.4 0.45 0.35 2.18E-02 3.29E-01 1.38E-01 9.89E-03 4.09E-03 2.90E-03 4.41E-02 2.55E-02 9.27E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.59E-01 2.23E-02 2.18E-02 4.09E-03 8.87E-03 9.22E-02 2.55E-02 3.33E-02 100%
M10-M6-M5 0.1 0.1 0.1025 0.0975 1.40E-01 2.11E-01 8.47E-02 3.94E-02 1.51E-02 1.22E-02 2.59E-03 1.07E-03 7.62E-04 100%
0.1 2 0.1535 1.946 7.74E-02 1.19E-01 2.06E-03 1.06E-01 2.40E-02 4.11E-02 8.40E-03 1.53E-03 3.44E-03 100%
M10-M7-M5 0.1 0.1 0.1025 0.0975 1.40E-01 2.07E-01 9.26E-02 1.73E-02 4.28E-03 6.52E-03 4.02E-03 1.22E-03 1.40E-03 100%
0.1 2 0.1535 1.946 7.74E-02 8.07E-02 5.35E-03 5.66E-02 6.80E-03 2.49E-02 1.34E-02 1.75E-03 5.83E-03 100%
M10-M8-M5 0.4 0.4 0.45 0.35 2.18E-02 3.07E-01 1.35E-01 2.03E-02 9.05E-03 5.63E-03 1.59E-02 8.49E-03 3.69E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.30E-01 2.43E-02 4.54E-02 9.05E-03 1.82E-02 3.54E-02 8.49E-03 1.35E-02 100%
M10-M9-M5 0.4 0.4 0.45 0.35 2.18E-02 3.30E-01 1.38E-01 1.13E-02 4.79E-03 3.24E-03 4.36E-02 2.55E-02 9.01E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.59E-01 2.13E-02 2.50E-02 4.79E-03 1.01E-02 9.13E-02 2.55E-02 3.29E-02 100%
M10-M7-M6 0.1 0.1 0.1025 0.0975 1.40E-01 2.15E-01 8.54E-02 4.08E-02 1.51E-02 1.29E-02 3.19E-03 1.22E-03 9.83E-04 100%
0.1 2 0.1535 1.946 7.74E-02 1.23E-01 2.56E-03 1.08E-01 2.40E-02 4.19E-02 9.88E-03 1.75E-03 4.06E-03 100%
M10-M8-M6 0.4 0.4 0.45 0.35 2.18E-02 3.09E-01 1.33E-01 2.84E-02 1.33E-02 7.52E-03 1.55E-02 8.49E-03 3.50E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.40E-01 2.13E-02 6.22E-02 1.33E-02 2.44E-02 3.47E-02 8.49E-03 1.31E-02 100%
M10-M9-M6 0.4 0.4 0.45 0.35 2.18E-02 3.31E-01 1.37E-01 1.32E-02 5.77E-03 3.70E-03 4.30E-02 2.55E-02 8.72E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.60E-01 2.02E-02 2.93E-02 5.77E-03 1.18E-02 9.04E-02 2.55E-02 3.24E-02 100%
M10-M8-M7 0.4 0.4 0.45 0.35 2.18E-02 3.23E-01 1.29E-01 5.04E-02 2.53E-02 1.25E-02 1.51E-02 8.49E-03 3.33E-03 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 582 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M10-M9- PO1(FOX)|0.4|0.4|0.45|0.35|2.18E-02|3.29E-01|1.38E-01|6.83E-03|2.64E-03|2.09E-03|4.55E-02|2.55E-02|9.98E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.58E-01|2.41E-02|1.49E-02|2.64E-03|6.12E-03|9.47E-02|2.55E-02|3.46E-02|100%|
|M10-M2-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|8.54E-02|3.97E-02|1.51E-02|1.23E-02|1.74E-03|7.09E-04|5.17E-04|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.18E-01|2.11E-03|1.08E-01|2.40E-02|4.22E-02|5.77E-03|1.02E-03|2.38E-03|100%|
|M10-M3-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.04E-01|9.25E-02|1.66E-02|4.28E-03|6.16E-03|2.40E-03|7.74E-04|8.14E-04|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.56E-02|4.69E-03|5.75E-02|6.80E-03|2.54E-02|8.68E-03|1.11E-03|3.79E-03|100%|
|M10-M4-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.39E-02|1.21E-02|2.50E-03|4.79E-03|3.12E-03|8.52E-04|1.14E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.56E-02|6.73E-03|4.12E-02|3.97E-03|1.86E-02|1.09E-02|1.22E-03|4.84E-03|100%|
|M10-M5-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.45E-02|9.83E-03|1.76E-03|4.03E-03|3.89E-03|9.47E-04|1.47E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.16E-02|8.21E-03|3.22E-02|2.80E-03|1.47E-02|1.30E-02|1.36E-03|5.82E-03|100%|
|M10-M6-M1|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.47E-02|8.42E-03|1.36E-03|3.53E-03|4.78E-03|1.07E-03|1.86E-03|100%|
|S|0.1|2|0.1535|1.946|7.74E-02|6.05E-02|9.40E-03|2.65E-02|2.16E-03|1.22E-02|1.53E-02|1.53E-03|6.86E-03|100%|
|h M10-M7-M1|0.1|0.1|T 0.1025|0.0975|1.40E-01|2.06E-01|9.60E-02|7.78E-03|1.11E-03|3.34E-03|6.20E-03|1.22E-03|2.49E-03|100%|
||0.1|2|0.1535|S 1.946|7.74E-02|6.33E-02|1.13E-02|2.27E-02|1.76E-03|1.04E-02|1.81E-02|1.75E-03|8.18E-03|100%|
|a M10-M8-M1|0.4|0.4|0.45|0.35|2.18E-02|3.05E-01|1.38E-01|1.03E-02|3.96E-03|3.19E-03|1.73E-02|8.49E-03|4.42E-03|100%|
|n|0.4|2|0.45|M 1.95|2.14E-02|1.19E-01|2.99E-02|2.24E-02|3.96E-03|9.23E-03|3.72E-02|8.49E-03|1.43E-02|100%|
|M10-M9-M1|0.4|0.4|0.45|0.35|2.18E-02|3.30E-01|1.39E-01|7.29E-03|2.85E-03|2.22E-03|4.53E-02|2.55E-02|9.87E-03|100%|
||g 0.4|2|0.45|1.95|C 2.14E-02|1.58E-01|2.38E-02|1.59E-02|2.85E-03|6.53E-03|9.43E-02|2.55E-02|3.44E-02|100%|
|M10-M3-M2|h 0.1|0.1|0.1025|0.0975|1.40E-01|2.12E-01|8.54E-02|3.95E-02|1.51E-02|1.22E-02|1.89E-03|7.74E-04|5.59E-04|100%|
||0.1|2|0.1535|1.946|7.74E-02|C 1.19E-01|2.07E-03|1.08E-01|2.40E-02|4.21E-02|6.27E-03|1.11E-03|2.58E-03|100%|
|M10-M4-M2|0.1|a 0.1|0.1025|0.0975|1.40E-01|2.04E-01|9.24E-02|1.65E-02|4.28E-03|6.09E-03|2.62E-03|8.52E-04|8.82E-04|100%|
||0.1|i 2|0.1535|1.946|7.74E-02|o 7.58E-02|4.60E-03|5.72E-02|6.80E-03|2.52E-02|9.47E-03|1.22E-03|4.13E-03|100%|
|M10-M5-M2|0.1|0.1|I 0.1025|0.0975|1.40E-01|n 2.03E-01|9.39E-02|1.20E-02|2.50E-03|4.73E-03|3.43E-03|9.47E-04|1.24E-03|100%|
||0.1|2|C 0.1535|1.946|7.74E-02|6.61E-02|f 6.64E-03|4.08E-02|3.97E-03|1.84E-02|1.20E-02|1.36E-03|5.32E-03|100%|
|M10-M6-M2|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|i 9.44E-02|9.77E-03|1.76E-03|4.01E-03|4.35E-03|1.07E-03|1.64E-03|100%|
||0.1|2|0.1535|T 1.946|7.74E-02|6.29E-02|d 8.27E-03|3.19E-02|2.80E-03|1.46E-02|1.44E-02|1.53E-03|6.46E-03|100%|
|M10-M7-M2|0.1|0.1|0.1025|0.0975|1.40E-01|2.06E-01|9.57E-02|8.81E-03|1.36E-03|3.72E-03|5.78E-03|1.22E-03|2.28E-03|100%|
||0.1|2|0.1535|1.946|e 7.74E-02|1 6.46E-02|1.04E-02|e 2.64E-02|2.16E-03|1.21E-02|1.74E-02|1.75E-03|7.82E-03|100%|
|M10-M8-M2|0.4|0.4|0.45|0.35|c 2.18E-02|3.04E-01|1.38E-01|n 1.17E-02|4.61E-03|3.53E-03|1.70E-02|8.49E-03|4.25E-03|100%|
||0.4|2|0.45|1.95|h 2.14E-02|1.20E-01|2 2.90E-02|t 2.55E-02|4.61E-03|1.05E-02|3.68E-02|8.49E-03|1.41E-02|100%|
|M10-M9-M2|0.4|0.4|0.45|0.35|2.18E-02|3.30E-01|8 1.39E-01|i 7.97E-03|3.17E-03|2.40E-03|4.49E-02|2.55E-02|9.68E-03|100%|
||0.4|2|0.45|1.95|. 2.14E-02|1.57E-01|5 2.33E-02|1.74E-02|a 3.17E-03|7.14E-03|9.34E-02|2.55E-02|3.39E-02|100%|
|M10-M4-M3|0.1|0.1|0.1025|1 0.0975|1.40E-01|& 2.11E-01|8.49E-02|3.94E-02|l 1.51E-02|1.22E-02|2.07E-03|8.52E-04|6.10E-04|100%|
||0.1|2|0.1535|1.946|0 7.74E-02|1.18E-01|1.99E-03|7 1.07E-01|I 2.40E-02|4.16E-02|6.81E-03|1.22E-03|2.80E-03|100%|
|M10-M5-M3|0.1|0.1|0.1025|0.0975|/ 1.40E-01|I 2.03E-01|9.19E-02|2 1.64E-02|4.28E-03|n 6.05E-03|2.89E-03|9.47E-04|9.70E-04|100%|
||0.1|2|0.1535|1.946|0 7.74E-02|7.58E-02|n 4.46E-03|3 5.65E-02|6.80E-03|f 2.48E-02|1.04E-02|1.36E-03|4.51E-03|100%|
|M10-M6-M3|0.1|0.1|0.1025|0.0975|1.40E-01|9 2.02E-01|d 9.33E-02|1.19E-02|2.50E-03|4.72E-03|3.85E-03|1.07E-03|1.39E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|/ 6.69E-02|. 6.63E-03|4.03E-02|3.97E-03|o 1.82E-02|1.33E-02|1.53E-03|5.88E-03|100%|
|M10-M7-M3|0.1|0.1|0.1025|0.0975|1.40E-01|2 2.05E-01|9.49E-02|1.03E-02|1.76E-03|r 4.26E-03|5.31E-03|1.22E-03|2.04E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|6.66E-02|9.16E-03|P 3.18E-02|2.80E-03|1.45E-02|m 1.65E-02|1.75E-03|7.37E-03|100%|
|M10-M8-M3|0.4|0.4|0.45|0.35|2.18E-02|0 3.04E-01|1.37E-01|r 1.35E-02|5.51E-03|3.98E-03|1.66E-02|8.49E-03|4.07E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.22E-01|1 2.79E-02|o 2.98E-02|5.51E-03|1.21E-02|a 3.64E-02|8.49E-03|1.39E-02|100%|
|M10-M9-M3|0.4|0.4|0.45|0.35|2.18E-02|3.29E-01|2 1.38E-01|8.82E-03|3.57E-03|2.62E-03|4.45E-02|t 2.55E-02|9.49E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.58E-01|2.28E-02|1.94E-02|m 3.57E-03|7.90E-03|9.28E-02|i 2.55E-02|3.36E-02|100%|
|M10-M5-M4|0.1|0.1|0.1025|0.0975|1.40E-01|2.11E-01|8.49E-02|3.93E-02|1.51E-02|1.21E-02|2.29E-03|o 9.47E-04|6.73E-04|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.18E-01|1.95E-03|1.06E-01|o 2.40E-02|4.12E-02|7.50E-03|n 1.36E-03|3.07E-03|100%|
|M10-M6-M4|0.1|0.1|0.1025|0.0975|1.40E-01|2.03E-01|9.18E-02|1.64E-02|4.28E-03|t 6.06E-03|3.25E-03|1.07E-03|1.09E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.66E-02|4.53E-03|5.60E-02|6.80E-03|i 2.46E-02|1.16E-02|1.53E-03|5.01E-03|100%|
|M10-M7-M4|0.1|0.1|0.1025|0.0975|1.40E-01|2.06E-01|9.42E-02|1.26E-02|2.50E-03|o 5.05E-03|4.73E-03|1.22E-03|1.75E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|7.08E-02|7.53E-03|4.05E-02|3.97E-03|n 1.82E-02|1.53E-02|1.75E-03|6.77E-03|100%|
|M10-M8-M4|0.4|0.4|0.45|0.35|2.18E-02|3.04E-01|1.36E-01|1.61E-02|6.85E-03|4.63E-03|1.63E-02|8.49E-03|3.89E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.25E-01|2.65E-02|3.60E-02|6.85E-03|1.46E-02|3.60E-02|8.49E-03|1.37E-02|100%|
|M10-M9-M4|0.4|0.4|0.45|0.35|2.18E-02|3.29E-01|1.38E-01|9.89E-03|4.09E-03|2.90E-03|C 4.41E-02|2.55E-02|9.27E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.59E-01|2.23E-02|2.18E-02|4.09E-03|8.87E-03|e 9.22E-02|2.55E-02|3.33E-02|100%|
|M10-M6-M5|0.1|0.1|0.1025|0.0975|1.40E-01|2.11E-01|8.47E-02|3.94E-02|1.51E-02|1.22E-02|2.59E-03|1.07E-03|7.62E-04|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.19E-01|2.06E-03|1.06E-01|2.40E-02|4.11E-02|8.40E-03|n 1.53E-03|3.44E-03|100%|
|M10-M7-M5|0.1|0.1|0.1025|0.0975|1.40E-01|2.07E-01|9.26E-02|1.73E-02|4.28E-03|6.52E-03|4.02E-03|t 1.22E-03|1.40E-03|100%|
||0.1|2|0.1535|1.946|7.74E-02|8.07E-02|5.35E-03|5.66E-02|6.80E-03|2.49E-02|1.34E-02|e 1.75E-03|5.83E-03|100%|
|M10-M8-M5|0.4|0.4|0.45|0.35|2.18E-02|3.07E-01|1.35E-01|2.03E-02|9.05E-03|5.63E-03|1.59E-02|8.49E-03|r 3.69E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.30E-01|2.43E-02|4.54E-02|9.05E-03|1.82E-02|3.54E-02|8.49E-03|1.35E-02|100%|
|M10-M9-M5|0.4|0.4|0.45|0.35|2.18E-02|3.30E-01|1.38E-01|1.13E-02|4.79E-03|3.24E-03|4.36E-02|2.55E-02|9.01E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.59E-01|2.13E-02|2.50E-02|4.79E-03|1.01E-02|9.13E-02|2.55E-02|3.29E-02|100%|
|M10-M7-M6|0.1|0.1|0.1025|0.0975|1.40E-01|2.15E-01|8.54E-02|4.08E-02|1.51E-02|1.29E-02|3.19E-03|1.22E-03|9.83E-04|100%|
||0.1|2|0.1535|1.946|7.74E-02|1.23E-01|2.56E-03|1.08E-01|2.40E-02|4.19E-02|9.88E-03|1.75E-03|4.06E-03|100%|
|M10-M8-M6|0.4|0.4|0.45|0.35|2.18E-02|3.09E-01|1.33E-01|2.84E-02|1.33E-02|7.52E-03|1.55E-02|8.49E-03|3.50E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.40E-01|2.13E-02|6.22E-02|1.33E-02|2.44E-02|3.47E-02|8.49E-03|1.31E-02|100%|
|M10-M9-M6|0.4|0.4|0.45|0.35|2.18E-02|3.31E-01|1.37E-01|1.32E-02|5.77E-03|3.70E-03|4.30E-02|2.55E-02|8.72E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.60E-01|2.02E-02|2.93E-02|5.77E-03|1.18E-02|9.04E-02|2.55E-02|3.24E-02|100%|
|M10-M8-M7|0.4|0.4|0.45|0.35|2.18E-02|3.23E-01|1.29E-01|5.04E-02|2.53E-02|1.25E-02|1.51E-02|8.49E-03|3.33E-03|100%|


-----

0.4 2 0.45 1.95 2.14E-02 1.67E-01 1.66E-02 1.00E-01 2.53E-02 3.73E-02 3.35E-02 8.49E-03 1.25E-02 100%
M10-M9-M7 0.4 0.4 0.45 0.35 2.18E-02 3.35E-01 1.38E-01 1.59E-02 7.26E-03 4.34E-03 4.23E-02 2.55E-02 8.40E-03 100%
0.4 2 0.45 1.95 2.14E-02 1.63E-01 1.88E-02 3.57E-02 7.26E-03 1.42E-02 8.95E-02 2.55E-02 3.20E-02 100%
M10-M9-M8 0.4 0.4 0.45 0.35 2.18E-02 3.48E-01 1.29E-01 4.85E-02 2.53E-02 1.16E-02 4.07E-02 2.55E-02 7.60E-03 100%
0.4 2 0.45 1.95 2.14E-02 2.01E-01 1.02E-02 9.57E-02 2.53E-02 3.52E-02 8.48E-02 2.55E-02 2.96E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 583 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
||0.4|2|0.45|1.95|2.14E-02|1.67E-01|1.66E-02|1.00E-01|2.53E-02|3.73E-02|3.35E-02|8.49E-03|1.25E-02|100%|
|M10-M9-M7|0.4|0.4|0.45|0.35|2.18E-02|3.35E-01|1.38E-01|1.59E-02|7.26E-03|4.34E-03|4.23E-02|2.55E-02|8.40E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|1.63E-01|1.88E-02|3.57E-02|7.26E-03|1.42E-02|8.95E-02|2.55E-02|3.20E-02|100%|
|M10-M9-M8|0.4|0.4|0.45|0.35|2.18E-02|3.48E-01|1.29E-01|4.85E-02|2.53E-02|1.16E-02|4.07E-02|2.55E-02|7.60E-03|100%|
||0.4|2|0.45|1.95|2.14E-02|2.01E-01|1.02E-02|9.57E-02|2.53E-02|3.52E-02|8.48E-02|2.55E-02|2.96E-02|100%|


-----

###### 12.14.3.2 M1MxMz process in CLN55GP 1.0V/2.5V, no My/Mr, x=2~7, z=8~9

 12.14.3.2.1 Structure A 25 °°°°C


Structure (as drawn) (after process bias)
width space Width Space Rs Ctotal Cc Cbottom Ca Cf Csum/
Ctotal
(um) (um) (um) (um) (Ohm/□) (fF/um) (fF/um) (fF/um) (fF/um) (fF/um)
PO1-FOX 0.054 0.108 0.039 0.123 1.50E+01 1.78E-01 7.51E-02 2.80E-02 4.21E-03 1.19E-02 100%
0.054 2.16 0.039 2.175 1.50E+01 8.36E-02 1.57E-03 8.05E-02 4.21E-03 3.82E-02 100%
M1-FOX 0.081 0.081 0.0875 0.0745 1.89E-01 2.31E-01 1.06E-01 1.93E-02 4.54E-03 7.40E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 8.04E-02 7.20E-03 6.60E-02 7.93E-03 2.91E-02 100%
M1-OD 0.081 0.081 0.0875 0.0745 1.89E-01 2.34E-01 1.02E-01 2.93E-02 9.62E-03 9.85E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.04E-01 3.94E-03 9.64E-02 1.68E-02 3.98E-02 100%
M1-PO1(OD) 0.081 0.081 0.0875 0.0745 1.89E-01 2.38E-01 9.92E-02 3.92E-02 1.47E-02 1.23E-02 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.24E-01 2.91E-03 1.18E-01 2.56E-02 4.62E-02 100%
M1-PO1(FOX) 0.081 0.081 0.0875 0.0745 1.89E-01 2.39E-01 9.82E-02 4.26E-02 1.64E-02 1.31E-02 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.30E-01 2.72E-03 1.25E-01 2.87E-02 4.80E-02 100%
M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.23E-02 1.56E-02 2.70E-03 6.43E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.72E-02 9.54E-03 4.81E-02 4.51E-03 2.18E-02 100%
M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.12E-02 1.83E-02 3.95E-03 7.19E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.37E-02 7.40E-03 5.89E-02 6.58E-03 2.62E-02 100%
M2-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.07E-02 1.97E-02 4.60E-03 7.56E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.70E-02 6.65E-03 6.37E-02 7.66E-03 2.80E-02 100%
M2-PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.05E-02 2.01E-02 4.75E-03 7.65E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.78E-02 6.49E-03 6.48E-02 7.92E-03 2.84E-02 100%
M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.47E-02 3.81E-02 1.33E-02 1.24E-02 100%
0.09 1.5 0.141 1.449 8.46E-02 1.12E-01 3.45E-03 1.05E-01 2.22E-02 4.15E-02 100%
M3-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.32E-02 1.32E-02 1.82E-03 5.67E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.16E-02 1.15E-02 3.86E-02 3.04E-03 1.78E-02 100%
M3-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.27E-02 1.44E-02 2.31E-03 6.04E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.43E-02 1.01E-02 4.41E-02 3.85E-03 2.01E-02 100%
M3-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.25E-02 1.49E-02 2.52E-03 6.19E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.55E-02 9.61E-03 4.63E-02 4.20E-03 2.10E-02 100%
M3-PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.24E-02 1.50E-02 2.57E-03 6.22E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.58E-02 9.51E-03 4.68E-02 4.28E-03 2.12E-02 100%
M3-M1 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.12E-02 1.82E-02 3.93E-03 7.11E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.34E-02 7.27E-03 5.88E-02 6.56E-03 2.61E-02 100%
M3-M2 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.47E-02 3.81E-02 1.33E-02 1.24E-02 100%
0.09 1.5 0.141 1.449 8.46E-02 1.12E-01 3.44E-03 1.05E-01 2.22E-02 4.16E-02 100%
M4-FOX 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.37E-02 1.19E-02 1.37E-03 5.28E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 5.91E-02 1.30E-02 3.32E-02 2.29E-03 1.55E-02 100%
M4-OD 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.34E-02 1.27E-02 1.64E-03 5.51E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.05E-02 1.20E-02 3.65E-02 2.73E-03 1.69E-02 100%
M4-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.33E-02 1.29E-02 1.74E-03 5.60E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.11E-02 1.17E-02 3.78E-02 2.90E-03 1.74E-02 100%
M4-PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.32E-02 1.30E-02 1.76E-03 5.62E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.12E-02 1.16E-02 3.80E-02 2.93E-03 1.75E-02 100%
M4-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.27E-02 1.44E-02 2.31E-03 6.05E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.44E-02 1.01E-02 4.42E-02 3.85E-03 2.02E-02 100%
M4-M2 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.12E-02 1.82E-02 3.93E-03 7.14E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.35E-02 7.26E-03 5.90E-02 6.56E-03 2.62E-02 100%
M4-M3 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.47E-02 3.81E-02 1.33E-02 1.24E-02 100%
0.09 1.5 0.141 1.449 8.46E-02 1.12E-01 3.43E-03 1.05E-01 2.22E-02 4.16E-02 100%
M5-FOX 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.40E-02 1.12E-02 1.10E-03 5.04E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 5.80E-02 1.41E-02 2.98E-02 1.84E-03 1.40E-02 100%
M5-OD 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.38E-02 1.17E-02 1.27E-03 5.21E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 5.88E-02 1.34E-02 3.20E-02 2.11E-03 1.49E-02 100%
M5-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.37E-02 1.19E-02 1.33E-03 5.27E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 5.92E-02 1.32E-02 3.28E-02 2.21E-03 1.53E-02 100%
M5-PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.37E-02 1.19E-02 1.34E-03 5.28E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 5.92E-02 1.31E-02 3.30E-02 2.23E-03 1.54E-02 100%
M5-M1 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.33E-02 1.28E-02 1.63E-03 5.56E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.09E-02 1.20E-02 3.68E-02 2.72E-03 1.70E-02 100%
M5-M2 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.26E-02 1.45E-02 2.31E-03 6.10E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.47E-02 1.01E-02 4.45E-02 3.85E-03 2.03E-02 100%
M5-M3 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.12E-02 1.83E-02 3.93E-03 7.19E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.38E-02 7.28E-03 5.93E-02 6.56E-03 2.64E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 584 of 705
whole or in part without prior written permission of TSMC.

|Structure|(as drawn)|Col3|(after process bias)|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|
|---|---|---|---|---|---|---|---|---|---|---|---|
||width|space|Width|Space|Rs|Ctotal|Cc|Cbottom|Ca|Cf|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|PO1-FOX|0.054|0.108|0.039|0.123|1.50E+01|1.78E-01|7.51E-02|2.80E-02|4.21E-03|1.19E-02|100%|
||0.054|2.16|0.039|2.175|1.50E+01|8.36E-02|1.57E-03|8.05E-02|4.21E-03|3.82E-02|100%|
|S M1-FOX|0.081|0.081|0.0875|0.0745|1.89E-01|2.31E-01|1.06E-01|1.93E-02|4.54E-03|7.40E-03|100%|
||0.081|T 1.5|0.1461|1.4349|9.26E-02|8.04E-02|7.20E-03|6.60E-02|7.93E-03|2.91E-02|100%|
|h M1-OD|0.081|0.081|S 0.0875|0.0745|1.89E-01|2.34E-01|1.02E-01|2.93E-02|9.62E-03|9.85E-03|100%|
|a|0.081|1.5|0.1461|1.4349|9.26E-02|1.04E-01|3.94E-03|9.64E-02|1.68E-02|3.98E-02|100%|
|n M1-PO1(OD)|0.081|0.081|M 0.0875|0.0745|1.89E-01|2.38E-01|9.92E-02|3.92E-02|1.47E-02|1.23E-02|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.24E-01|2.91E-03|1.18E-01|2.56E-02|4.62E-02|100%|
|M1-PO1(FOX)|g 0.081|0.081|0.0875|C 0.0745|1.89E-01|2.39E-01|9.82E-02|4.26E-02|1.64E-02|1.31E-02|100%|
||h 0.081|1.5|0.1461|1.4349|9.26E-02|1.30E-01|2.72E-03|1.25E-01|2.87E-02|4.80E-02|100%|
|M2-FOX|0.09|0.09|0.09|0.09|C 1.67E-01|2.00E-01|9.23E-02|1.56E-02|2.70E-03|6.43E-03|100%|
||a 0.09|1.5|0.141|1.449|8.46E-02|6.72E-02|9.54E-03|4.81E-02|4.51E-03|2.18E-02|100%|
|M2-OD|0.09|i 0.09|0.09|0.09|o 1.67E-01|2.01E-01|9.12E-02|1.83E-02|3.95E-03|7.19E-03|100%|
||0.09|I 1.5|0.141|1.449|8.46E-02|7.37E-02|7.40E-03|5.89E-02|6.58E-03|2.62E-02|100%|
|M2-PO1(OD)|0.09|C 0.09|0.09|0.09|n 1.67E-01|2.01E-01|9.07E-02|1.97E-02|4.60E-03|7.56E-03|100%|
||0.09|1.5|0.141|1.449|f 8.46E-02|i 7.70E-02|6.65E-03|6.37E-02|7.66E-03|2.80E-02|100%|
|M2-PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|d 2.01E-01|9.05E-02|2.01E-02|4.75E-03|7.65E-03|100%|
||0.09|1.5|T 0.141|1.449|8.46E-02|7.78E-02|6.49E-03|6.48E-02|7.92E-03|2.84E-02|100%|
|M2-M1|0.09|0.09|e 0.09|0.09|1.67E-01|e 2.08E-01|8.47E-02|3.81E-02|1.33E-02|1.24E-02|100%|
||0.09|1.5|0.141|c 1.449|1 8.46E-02|n 1.12E-01|3.45E-03|1.05E-01|2.22E-02|4.15E-02|100%|
|M3-FOX|0.09|0.09|0.09|0.09|2 1.67E-01|2.00E-01|t 9.32E-02|1.32E-02|1.82E-03|5.67E-03|100%|
||0.09|1.5|0.141|h 1.449|8.46E-02|8 6.16E-02|i 1.15E-02|3.86E-02|3.04E-03|1.78E-02|100%|
|M3-OD|0.09|0.09|0.09|. 0.09|1.67E-01|2.00E-01|a 9.27E-02|1.44E-02|2.31E-03|6.04E-03|100%|
||0.09|1.5|1 0.141|1.449|8.46E-02|5 6.43E-02|l 1.01E-02|4.41E-02|3.85E-03|2.01E-02|100%|
|M3-PO1(OD)|0.09|0.09|0.09|0 0.09|& 1.67E-01|7 2.00E-01|I 9.25E-02|1.49E-02|2.52E-03|6.19E-03|100%|
||0.09|1.5|0.141|/ 1.449|I 8.46E-02|2 6.55E-02|9.61E-03|4.63E-02|4.20E-03|2.10E-02|100%|
|M3-PO1(FOX)|0.09|0.09|0.09|0 0.09|n 1.67E-01|2.00E-01|9.24E-02|n 1.50E-02|2.57E-03|6.22E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|d 6.58E-02|3 9.51E-03|f 4.68E-02|4.28E-03|2.12E-02|100%|
|M3-M1|0.09|0.09|0.09|0.09|9 1.67E-01|. 2.01E-01|9.12E-02|o 1.82E-02|3.93E-03|7.11E-03|100%|
||0.09|1.5|0.141|1.449|/ 8.46E-02|7.34E-02|7.27E-03|r 5.88E-02|6.56E-03|2.61E-02|100%|
|M3-M2|0.09|0.09|0.09|0.09|2 1.67E-01|P 2.08E-01|8.47E-02|3.81E-02|1.33E-02|1.24E-02|100%|
||0.09|1.5|0.141|1.449|0 8.46E-02|r 1.12E-01|3.44E-03|1.05E-01|m 2.22E-02|4.16E-02|100%|
|M4-FOX|0.09|0.09|0.09|0.09|1 1.67E-01|1.99E-01|9.37E-02|1.19E-02|a 1.37E-03|5.28E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.91E-02|o 1.30E-02|3.32E-02|t 2.29E-03|1.55E-02|100%|
|M4-OD|0.09|0.09|0.09|0.09|1.67E-01|2 1.99E-01|m 9.34E-02|1.27E-02|i 1.64E-03|5.51E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.05E-02|1.20E-02|3.65E-02|2.73E-03|o 1.69E-02|100%|
|M4-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|o 9.33E-02|1.29E-02|1.74E-03|5.60E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.11E-02|1.17E-02|t 3.78E-02|2.90E-03|n 1.74E-02|100%|
|M4-PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.32E-02|i 1.30E-02|1.76E-03|5.62E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.12E-02|1.16E-02|o 3.80E-02|2.93E-03|1.75E-02|100%|
|M4-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.27E-02|1.44E-02|2.31E-03|6.05E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.44E-02|1.01E-02|n 4.42E-02|3.85E-03|2.02E-02|100%|
|M4-M2|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.12E-02|1.82E-02|3.93E-03|7.14E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.35E-02|7.26E-03|5.90E-02|C 6.56E-03|2.62E-02|100%|
|M4-M3|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.47E-02|3.81E-02|e 1.33E-02|1.24E-02|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.12E-01|3.43E-03|1.05E-01|2.22E-02|4.16E-02|100%|
|M5-FOX|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.40E-02|1.12E-02|n 1.10E-03|5.04E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.80E-02|1.41E-02|2.98E-02|1.84E-03|t 1.40E-02|100%|
|M5-OD|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.38E-02|1.17E-02|1.27E-03|e 5.21E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.88E-02|1.34E-02|3.20E-02|2.11E-03|r 1.49E-02|100%|
|M5-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.37E-02|1.19E-02|1.33E-03|5.27E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.92E-02|1.32E-02|3.28E-02|2.21E-03|1.53E-02|100%|
|M5-PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.37E-02|1.19E-02|1.34E-03|5.28E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.92E-02|1.31E-02|3.30E-02|2.23E-03|1.54E-02|100%|
|M5-M1|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.33E-02|1.28E-02|1.63E-03|5.56E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.09E-02|1.20E-02|3.68E-02|2.72E-03|1.70E-02|100%|
|M5-M2|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.26E-02|1.45E-02|2.31E-03|6.10E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.47E-02|1.01E-02|4.45E-02|3.85E-03|2.03E-02|100%|
|M5-M3|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.12E-02|1.83E-02|3.93E-03|7.19E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.38E-02|7.28E-03|5.93E-02|6.56E-03|2.64E-02|100%|


-----

Structure (as drawn) (after process bias)
width space Width Space Rs Ctotal Cc Cbottom Ca Cf Csum/
Ctotal
(um) (um) (um) (um) (Ohm/□) (fF/um) (fF/um) (fF/um) (fF/um) (fF/um)
M5-M4 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.47E-02 3.82E-02 1.33E-02 1.25E-02 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 3.45E-03 1.06E-01 2.22E-02 4.17E-02 100%
M6-FOX 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.42E-02 1.08E-02 9.21E-04 4.93E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 5.79E-02 1.52E-02 2.75E-02 1.53E-03 1.30E-02 100%
M6-OD 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.40E-02 1.12E-02 1.03E-03 5.06E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 5.85E-02 1.47E-02 2.91E-02 1.72E-03 1.37E-02 100%
M6-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.39E-02 1.13E-02 1.07E-03 5.11E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 5.87E-02 1.45E-02 2.97E-02 1.79E-03 1.39E-02 100%
M6-PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.39E-02 1.13E-02 1.08E-03 5.12E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 5.87E-02 1.45E-02 2.98E-02 1.80E-03 1.40E-02 100%
M6-M1 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.37E-02 1.19E-02 1.26E-03 5.33E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 5.97E-02 1.37E-02 3.23E-02 2.11E-03 1.51E-02 100%
M6-M2 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.33E-02 1.30E-02 1.63E-03 5.69E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.18E-02 1.23E-02 3.72E-02 2.72E-03 1.72E-02 100%
M6-M3 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.25E-02 1.48E-02 2.31E-03 6.24E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.56E-02 1.04E-02 4.49E-02 3.85E-03 2.05E-02 100%
M6-M4 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.11E-02 1.86E-02 3.93E-03 7.33E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.47E-02 7.51E-03 5.96E-02 6.56E-03 2.65E-02 100%
M6-M5 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.46E-02 3.85E-02 1.33E-02 1.26E-02 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 3.64E-03 1.06E-01 2.22E-02 4.19E-02 100%
M7-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.53E-02 1.11E-02 7.91E-04 5.16E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.09E-02 1.75E-02 2.59E-02 1.32E-03 1.23E-02 100%
M7-OD 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.51E-02 1.15E-02 8.71E-04 5.29E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.14E-02 1.71E-02 2.71E-02 1.45E-03 1.28E-02 100%
M7-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.51E-02 1.16E-02 8.99E-04 5.34E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.15E-02 1.70E-02 2.76E-02 1.50E-03 1.30E-02 100%
M7-PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.51E-02 1.16E-02 9.05E-04 5.35E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.15E-02 1.69E-02 2.77E-02 1.51E-03 1.31E-02 100%
M7-M1 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.49E-02 1.21E-02 1.03E-03 5.53E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.22E-02 1.63E-02 2.96E-02 1.72E-03 1.39E-02 100%
M7-M2 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.45E-02 1.29E-02 1.26E-03 5.83E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.35E-02 1.53E-02 3.29E-02 2.11E-03 1.54E-02 100%
M7-M3 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.41E-02 1.41E-02 1.63E-03 6.24E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.56E-02 1.39E-02 3.78E-02 2.72E-03 1.76E-02 100%
M7-M4 0.09 0.09 0.09 0.09 1.67E-01 2.03E-01 9.33E-02 1.60E-02 2.31E-03 6.86E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.95E-02 1.18E-02 4.58E-02 3.85E-03 2.10E-02 100%
M7-M5 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.17E-02 2.01E-02 3.93E-03 8.06E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.86E-02 8.85E-03 6.09E-02 6.56E-03 2.72E-02 100%
M7-M6 0.09 0.09 0.09 0.09 1.67E-01 2.11E-01 8.51E-02 4.04E-02 1.33E-02 1.36E-02 100%
0.09 1.5 0.141 1.449 8.46E-02 1.17E-01 4.58E-03 1.08E-01 2.22E-02 4.30E-02 100%
M8-FOX 0.36 0.36 0.405 0.315 2.21E-02 3.26E-01 1.55E-01 1.50E-02 3.25E-03 5.89E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.05E-01 3.83E-02 2.88E-02 3.25E-03 1.28E-02 100%
M8-OD 0.36 0.36 0.405 0.315 2.21E-02 3.26E-01 1.55E-01 1.56E-02 3.51E-03 6.05E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.06E-01 3.78E-02 3.03E-02 3.51E-03 1.34E-02 100%
M8-PO1(OD) 0.36 0.36 0.405 0.315 2.21E-02 3.26E-01 1.55E-01 1.58E-02 3.60E-03 6.10E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.06E-01 3.77E-02 3.08E-02 3.60E-03 1.36E-02 100%
M8-PO1(FOX) 0.36 0.36 0.405 0.315 2.21E-02 3.26E-01 1.55E-01 1.58E-02 3.62E-03 6.11E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.06E-01 3.76E-02 3.09E-02 3.62E-03 1.36E-02 100%
M8-M1 0.36 0.36 0.405 0.315 2.21E-02 3.26E-01 1.55E-01 1.67E-02 4.01E-03 6.33E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.07E-01 3.70E-02 3.30E-02 4.01E-03 1.45E-02 100%
M8-M2 0.36 0.36 0.405 0.315 2.21E-02 3.26E-01 1.54E-01 1.80E-02 4.67E-03 6.68E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.08E-01 3.59E-02 3.65E-02 4.67E-03 1.59E-02 100%
M8-M3 0.36 0.36 0.405 0.315 2.21E-02 3.27E-01 1.53E-01 1.99E-02 5.59E-03 7.15E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.10E-01 3.46E-02 4.12E-02 5.59E-03 1.78E-02 100%
M8-M4 0.36 0.36 0.405 0.315 2.21E-02 3.27E-01 1.52E-01 2.26E-02 6.96E-03 7.79E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.14E-01 3.28E-02 4.80E-02 6.96E-03 2.05E-02 100%
M8-M5 0.36 0.36 0.405 0.315 2.21E-02 3.29E-01 1.51E-01 2.68E-02 9.23E-03 8.80E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.19E-01 3.04E-02 5.84E-02 9.23E-03 2.46E-02 100%
M8-M6 0.36 0.36 0.405 0.315 2.21E-02 3.31E-01 1.48E-01 3.51E-02 1.37E-02 1.07E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.30E-01 2.69E-02 7.66E-02 1.37E-02 3.14E-02 100%
M8-M7 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.42E-01 5.79E-02 2.66E-02 1.57E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.60E-01 2.15E-02 1.17E-01 2.66E-02 4.53E-02 100%
M9-FOX 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.64E-01 1.32E-02 2.45E-03 5.36E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.09E-01 4.25E-02 2.39E-02 2.45E-03 1.07E-02 100%
M9-OD 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.64E-01 1.35E-02 2.60E-03 5.46E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.09E-01 4.22E-02 2.47E-02 2.60E-03 1.11E-02 100%
M9-PO1(OD) 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.64E-01 1.36E-02 2.65E-03 5.50E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.09E-01 4.21E-02 2.50E-02 2.65E-03 1.12E-02 100%
M9-PO1(FOX) 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.64E-01 1.37E-02 2.66E-03 5.50E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.09E-01 4.21E-02 2.51E-02 2.66E-03 1.12E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 585 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc Co|Col3|onfidential – Do Not Copy Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|
|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)|||||||||
||width|space|Width|Space|Rs|Ctotal|Cc|Cbottom|Ca|Cf|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M5-M4|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.47E-02|3.82E-02|1.33E-02|1.25E-02|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.13E-01|3.45E-03|1.06E-01|2.22E-02|4.17E-02|100%|
|M6-FOX|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.42E-02|1.08E-02|9.21E-04|4.93E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.79E-02|1.52E-02|2.75E-02|1.53E-03|1.30E-02|100%|
|M6-OD|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.40E-02|1.12E-02|1.03E-03|5.06E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.85E-02|1.47E-02|2.91E-02|1.72E-03|1.37E-02|100%|
|M6-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.39E-02|1.13E-02|1.07E-03|5.11E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.87E-02|1.45E-02|2.97E-02|1.79E-03|1.39E-02|100%|
|M6-PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.39E-02|1.13E-02|1.08E-03|5.12E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.87E-02|1.45E-02|2.98E-02|1.80E-03|1.40E-02|100%|
|M6-M1|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.37E-02|1.19E-02|1.26E-03|5.33E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.97E-02|1.37E-02|3.23E-02|2.11E-03|1.51E-02|100%|
|S M6-M2|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.33E-02|1.30E-02|1.63E-03|5.69E-03|100%|
|h|0.09|T 1.5|0.141|1.449|8.46E-02|6.18E-02|1.23E-02|3.72E-02|2.72E-03|1.72E-02|100%|
|M6-M3|0.09|0.09|S 0.09|0.09|1.67E-01|2.00E-01|9.25E-02|1.48E-02|2.31E-03|6.24E-03|100%|
|a|0.09|1.5|0.141|1.449|8.46E-02|6.56E-02|1.04E-02|4.49E-02|3.85E-03|2.05E-02|100%|
|n M6-M4|0.09|0.09|M 0.09|0.09|1.67E-01|2.01E-01|9.11E-02|1.86E-02|3.93E-03|7.33E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.47E-02|7.51E-03|5.96E-02|6.56E-03|2.65E-02|100%|
|M6-M5|g 0.09|0.09|0.09|C 0.09|1.67E-01|2.08E-01|8.46E-02|3.85E-02|1.33E-02|1.26E-02|100%|
||h 0.09|1.5|0.141|1.449|8.46E-02|1.13E-01|3.64E-03|1.06E-01|2.22E-02|4.19E-02|100%|
|M7-FOX|a 0.09|0.09|0.09|0.09|C 1.67E-01|2.02E-01|9.53E-02|1.11E-02|7.91E-04|5.16E-03|100%|
||0.09|i 1.5|0.141|1.449|8.46E-02|6.09E-02|1.75E-02|2.59E-02|1.32E-03|1.23E-02|100%|
|M7-OD|0.09|0.09|0.09|0.09|o 1.67E-01|2.02E-01|9.51E-02|1.15E-02|8.71E-04|5.29E-03|100%|
||0.09|I 1.5|0.141|1.449|n 8.46E-02|6.14E-02|1.71E-02|2.71E-02|1.45E-03|1.28E-02|100%|
|M7-PO1(OD)|0.09|C 0.09|0.09|0.09|f 1.67E-01|2.02E-01|9.51E-02|1.16E-02|8.99E-04|5.34E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|i 6.15E-02|1.70E-02|2.76E-02|1.50E-03|1.30E-02|100%|
|M7-PO1(FOX)|0.09|0.09|T 0.09|0.09|1.67E-01|d 2.02E-01|9.51E-02|1.16E-02|9.05E-04|5.35E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.15E-02|1.69E-02|2.77E-02|1.51E-03|1.31E-02|100%|
|M7-M1|0.09|0.09|e 0.09|0.09|1 1.67E-01|e 2.02E-01|9.49E-02|1.21E-02|1.03E-03|5.53E-03|100%|
||0.09|1.5|0.141|c 1.449|8.46E-02|n 6.22E-02|1.63E-02|2.96E-02|1.72E-03|1.39E-02|100%|
|M7-M2|0.09|0.09|0.09|h 0.09|2 1.67E-01|2.02E-01|t 9.45E-02|1.29E-02|1.26E-03|5.83E-03|100%|
||0.09|1.5|0.141|. 1.449|8.46E-02|8 6.35E-02|i 1.53E-02|3.29E-02|2.11E-03|1.54E-02|100%|
|M7-M3|0.09|0.09|0.09|0.09|1.67E-01|5 2.02E-01|a 9.41E-02|1.41E-02|1.63E-03|6.24E-03|100%|
||0.09|1.5|1 0.141|1.449|& 8.46E-02|6.56E-02|l 1.39E-02|3.78E-02|2.72E-03|1.76E-02|100%|
|M7-M4|0.09|0.09|0.09|0 0.09|I 1.67E-01|7 2.03E-01|I 9.33E-02|1.60E-02|2.31E-03|6.86E-03|100%|
||0.09|1.5|0.141|/ 1.449|8.46E-02|2 6.95E-02|1.18E-02|n 4.58E-02|3.85E-03|2.10E-02|100%|
|M7-M5|0.09|0.09|0.09|0 0.09|n 1.67E-01|2.04E-01|3 9.17E-02|f 2.01E-02|3.93E-03|8.06E-03|100%|
||0.09|1.5|0.141|1.449|9 8.46E-02|d 7.86E-02|8.85E-03|o 6.09E-02|6.56E-03|2.72E-02|100%|
|M7-M6|0.09|0.09|0.09|0.09|/ 1.67E-01|. 2.11E-01|8.51E-02|4.04E-02|1.33E-02|1.36E-02|100%|
||0.09|1.5|0.141|1.449|2 8.46E-02|1.17E-01|4.58E-03|r 1.08E-01|2.22E-02|4.30E-02|100%|
|M8-FOX|0.36|0.36|0.405|0.315|2.21E-02|P 3.26E-01|1.55E-01|1.50E-02|m 3.25E-03|5.89E-03|100%|
||0.36|2|0.405|1.955|0 2.20E-02|r 1.05E-01|3.83E-02|2.88E-02|3.25E-03|1.28E-02|100%|
|M8-OD|0.36|0.36|0.405|0.315|1 2.21E-02|3.26E-01|o 1.55E-01|1.56E-02|a 3.51E-03|6.05E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|2 1.06E-01|3.78E-02|3.03E-02|t 3.51E-03|1.34E-02|100%|
|M8-PO1(OD)|0.36|0.36|0.405|0.315|2.21E-02|3.26E-01|m 1.55E-01|1.58E-02|i 3.60E-03|6.10E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.06E-01|3.77E-02|3.08E-02|3.60E-03|o 1.36E-02|100%|
|M8-PO1(FOX)|0.36|0.36|0.405|0.315|2.21E-02|3.26E-01|o 1.55E-01|1.58E-02|3.62E-03|n 6.11E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.06E-01|3.76E-02|t 3.09E-02|3.62E-03|1.36E-02|100%|
|M8-M1|0.36|0.36|0.405|0.315|2.21E-02|3.26E-01|1.55E-01|i 1.67E-02|4.01E-03|6.33E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.07E-01|3.70E-02|o 3.30E-02|4.01E-03|1.45E-02|100%|
|M8-M2|0.36|0.36|0.405|0.315|2.21E-02|3.26E-01|1.54E-01|n 1.80E-02|4.67E-03|6.68E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.08E-01|3.59E-02|3.65E-02|4.67E-03|1.59E-02|100%|
|M8-M3|0.36|0.36|0.405|0.315|2.21E-02|3.27E-01|1.53E-01|1.99E-02|5.59E-03|7.15E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.10E-01|3.46E-02|4.12E-02|C 5.59E-03|1.78E-02|100%|
|M8-M4|0.36|0.36|0.405|0.315|2.21E-02|3.27E-01|1.52E-01|2.26E-02|e 6.96E-03|7.79E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.14E-01|3.28E-02|4.80E-02|6.96E-03|2.05E-02|100%|
|M8-M5|0.36|0.36|0.405|0.315|2.21E-02|3.29E-01|1.51E-01|2.68E-02|n 9.23E-03|8.80E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.19E-01|3.04E-02|5.84E-02|9.23E-03|t 2.46E-02|100%|
|M8-M6|0.36|0.36|0.405|0.315|2.21E-02|3.31E-01|1.48E-01|3.51E-02|1.37E-02|e 1.07E-02|100%|
||0.36|2|0.405|1.955|2.20E-02|1.30E-01|2.69E-02|7.66E-02|1.37E-02|r 3.14E-02|100%|
|M8-M7|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.42E-01|5.79E-02|2.66E-02|1.57E-02|100%|
||0.36|2|0.405|1.955|2.20E-02|1.60E-01|2.15E-02|1.17E-01|2.66E-02|4.53E-02|100%|
|M9-FOX|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.64E-01|1.32E-02|2.45E-03|5.36E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.09E-01|4.25E-02|2.39E-02|2.45E-03|1.07E-02|100%|
|M9-OD|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.64E-01|1.35E-02|2.60E-03|5.46E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.09E-01|4.22E-02|2.47E-02|2.60E-03|1.11E-02|100%|
|M9-PO1(OD)|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.64E-01|1.36E-02|2.65E-03|5.50E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.09E-01|4.21E-02|2.50E-02|2.65E-03|1.12E-02|100%|
|M9-PO1(FOX)|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.64E-01|1.37E-02|2.66E-03|5.50E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.09E-01|4.21E-02|2.51E-02|2.66E-03|1.12E-02|100%|


-----

Structure (as drawn) (after process bias)
width space Width Space Rs Ctotal Cc Cbottom Ca Cf Csum/
Ctotal
(um) (um) (um) (um) (Ohm/□) (fF/um) (fF/um) (fF/um) (fF/um) (fF/um)
M9-M1 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.64E-01 1.41E-02 2.86E-03 5.64E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.10E-01 4.17E-02 2.62E-02 2.86E-03 1.17E-02 100%
M9-M2 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.64E-01 1.49E-02 3.19E-03 5.85E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.10E-01 4.11E-02 2.80E-02 3.19E-03 1.24E-02 100%
M9-M3 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.63E-01 1.58E-02 3.59E-03 6.09E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.11E-01 4.03E-02 3.02E-02 3.59E-03 1.33E-02 100%
M9-M4 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.63E-01 1.69E-02 4.11E-03 6.38E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.12E-01 3.94E-02 3.29E-02 4.11E-03 1.44E-02 100%
M9-M5 0.36 0.36 0.405 0.315 2.21E-02 3.43E-01 1.62E-01 1.83E-02 4.81E-03 6.74E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.13E-01 3.83E-02 3.65E-02 4.81E-03 1.59E-02 100%
M9-M6 0.36 0.36 0.405 0.315 2.21E-02 3.43E-01 1.61E-01 2.02E-02 5.79E-03 7.20E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.15E-01 3.68E-02 4.14E-02 5.79E-03 1.78E-02 100%
M9-M7 0.36 0.36 0.405 0.315 2.21E-02 3.44E-01 1.60E-01 2.30E-02 7.28E-03 7.84E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.18E-01 3.48E-02 4.86E-02 7.28E-03 2.06E-02 100%
M9-M8 0.36 0.36 0.405 0.315 2.21E-02 3.57E-01 1.50E-01 5.71E-02 2.66E-02 1.53E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.63E-01 2.32E-02 1.16E-01 2.66E-02 4.49E-02 100%
M10-FOX 2.7 1.8 2.86 1.64 2.10E-02 1.78E-01 7.60E-02 2.63E-02 1.55E-02 5.39E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 9.07E-02 2.16E-02 4.74E-02 1.55E-02 1.60E-02 100%
M10-OD 2.7 1.8 2.86 1.64 2.10E-02 1.79E-01 7.57E-02 2.72E-02 1.62E-02 5.52E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 9.17E-02 2.12E-02 4.92E-02 1.62E-02 1.65E-02 100%
M10-PO1(OD) 2.7 1.8 2.86 1.64 2.10E-02 1.79E-01 7.56E-02 2.76E-02 1.64E-02 5.56E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 9.20E-02 2.11E-02 4.98E-02 1.64E-02 1.67E-02 100%
M10-PO1(FOX) 2.7 1.8 2.86 1.64 2.10E-02 1.79E-01 7.56E-02 2.76E-02 1.65E-02 5.57E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 9.21E-02 2.11E-02 4.99E-02 1.65E-02 1.67E-02 100%
M10-M1 2.7 1.8 2.86 1.64 2.10E-02 1.79E-01 7.51E-02 2.89E-02 1.74E-02 5.74E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 9.34E-02 2.06E-02 5.23E-02 1.74E-02 1.74E-02 100%
M10-M2 2.7 1.8 2.86 1.64 2.10E-02 1.80E-01 7.45E-02 3.09E-02 1.89E-02 6.02E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 9.55E-02 1.99E-02 5.58E-02 1.89E-02 1.85E-02 100%
M10-M3 2.7 1.8 2.86 1.64 2.10E-02 1.81E-01 7.38E-02 3.33E-02 2.06E-02 6.34E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 9.80E-02 1.91E-02 5.99E-02 2.06E-02 1.96E-02 100%
M10-M4 2.7 1.8 2.86 1.64 2.10E-02 1.82E-01 7.30E-02 3.62E-02 2.27E-02 6.74E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 1.01E-01 1.82E-02 6.47E-02 2.27E-02 2.10E-02 100%
M10-M5 2.7 1.8 2.86 1.64 2.10E-02 1.84E-01 7.20E-02 3.96E-02 2.52E-02 7.23E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 1.05E-01 1.72E-02 7.03E-02 2.52E-02 2.26E-02 100%
M10-M6 2.7 1.8 2.86 1.64 2.10E-02 1.86E-01 7.09E-02 4.40E-02 2.83E-02 7.85E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 1.09E-01 1.61E-02 7.72E-02 2.83E-02 2.44E-02 100%
M10-M7 2.7 1.8 2.86 1.64 2.10E-02 1.89E-01 6.95E-02 4.97E-02 3.24E-02 8.65E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 1.15E-01 1.49E-02 8.56E-02 3.24E-02 2.66E-02 100%
M10-M8 2.7 1.8 2.86 1.64 2.10E-02 2.07E-01 6.36E-02 7.99E-02 5.41E-02 1.29E-02 100%
2.7 7.2 2.86 7.04 2.10E-02 1.47E-01 1.08E-02 1.26E-01 5.41E-02 3.58E-02 100%
M10-M9 2.7 1.8 2.86 1.64 2.10E-02 3.25E-01 5.13E-02 2.23E-01 1.65E-01 2.91E-02 100%
2.7 7.2 2.86 7.04 2.10E-02 2.90E-01 5.78E-03 2.79E-01 1.65E-01 5.71E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 586 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc Co|Col3|onfidential – Do Not Copy Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|
|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)|||||||||
||width|space|Width|Space|Rs|Ctotal|Cc|Cbottom|Ca|Cf|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M9-M1|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.64E-01|1.41E-02|2.86E-03|5.64E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.10E-01|4.17E-02|2.62E-02|2.86E-03|1.17E-02|100%|
|M9-M2|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.64E-01|1.49E-02|3.19E-03|5.85E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.10E-01|4.11E-02|2.80E-02|3.19E-03|1.24E-02|100%|
|M9-M3|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.63E-01|1.58E-02|3.59E-03|6.09E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.11E-01|4.03E-02|3.02E-02|3.59E-03|1.33E-02|100%|
|M9-M4|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.63E-01|1.69E-02|4.11E-03|6.38E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.12E-01|3.94E-02|3.29E-02|4.11E-03|1.44E-02|100%|
|M9-M5|0.36|0.36|0.405|0.315|2.21E-02|3.43E-01|1.62E-01|1.83E-02|4.81E-03|6.74E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.13E-01|3.83E-02|3.65E-02|4.81E-03|1.59E-02|100%|
|M9-M6|0.36|0.36|0.405|0.315|2.21E-02|3.43E-01|1.61E-01|2.02E-02|5.79E-03|7.20E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.15E-01|3.68E-02|4.14E-02|5.79E-03|1.78E-02|100%|
|S M9-M7|0.36|0.36|0.405|0.315|2.21E-02|3.44E-01|1.60E-01|2.30E-02|7.28E-03|7.84E-03|100%|
|h|0.36|T 2|0.405|1.955|2.20E-02|1.18E-01|3.48E-02|4.86E-02|7.28E-03|2.06E-02|100%|
|M9-M8|0.36|0.36|S 0.405|0.315|2.21E-02|3.57E-01|1.50E-01|5.71E-02|2.66E-02|1.53E-02|100%|
|a|0.36|2|0.405|1.955|2.20E-02|1.63E-01|2.32E-02|1.16E-01|2.66E-02|4.49E-02|100%|
|n M10-FOX|2.7|1.8|M 2.86|1.64|2.10E-02|1.78E-01|7.60E-02|2.63E-02|1.55E-02|5.39E-03|100%|
||2.7|7.2|2.86|7.04|2.10E-02|9.07E-02|2.16E-02|4.74E-02|1.55E-02|1.60E-02|100%|
|M10-OD|g 2.7|1.8|2.86|C 1.64|2.10E-02|1.79E-01|7.57E-02|2.72E-02|1.62E-02|5.52E-03|100%|
||h 2.7|7.2|2.86|7.04|2.10E-02|9.17E-02|2.12E-02|4.92E-02|1.62E-02|1.65E-02|100%|
|M10-PO1(OD)|a 2.7|1.8|2.86|1.64|C 2.10E-02|1.79E-01|7.56E-02|2.76E-02|1.64E-02|5.56E-03|100%|
||2.7|i 7.2|2.86|7.04|2.10E-02|9.20E-02|2.11E-02|4.98E-02|1.64E-02|1.67E-02|100%|
|M10-PO1(FOX)|2.7|1.8|2.86|1.64|o 2.10E-02|1.79E-01|7.56E-02|2.76E-02|1.65E-02|5.57E-03|100%|
||2.7|I 7.2|2.86|7.04|n 2.10E-02|9.21E-02|2.11E-02|4.99E-02|1.65E-02|1.67E-02|100%|
|M10-M1|2.7|C 1.8|2.86|1.64|f 2.10E-02|1.79E-01|7.51E-02|2.89E-02|1.74E-02|5.74E-03|100%|
||2.7|7.2|2.86|7.04|2.10E-02|i 9.34E-02|2.06E-02|5.23E-02|1.74E-02|1.74E-02|100%|
|M10-M2|2.7|1.8|T 2.86|1.64|2.10E-02|d 1.80E-01|7.45E-02|3.09E-02|1.89E-02|6.02E-03|100%|
||2.7|7.2|2.86|7.04|2.10E-02|9.55E-02|1.99E-02|5.58E-02|1.89E-02|1.85E-02|100%|
|M10-M3|2.7|1.8|e 2.86|1.64|1 2.10E-02|e 1.81E-01|7.38E-02|3.33E-02|2.06E-02|6.34E-03|100%|
||2.7|7.2|2.86|c 7.04|2.10E-02|n 9.80E-02|1.91E-02|5.99E-02|2.06E-02|1.96E-02|100%|
|M10-M4|2.7|1.8|2.86|h 1.64|2 2.10E-02|1.82E-01|t 7.30E-02|3.62E-02|2.27E-02|6.74E-03|100%|
||2.7|7.2|2.86|. 7.04|2.10E-02|8 1.01E-01|i 1.82E-02|6.47E-02|2.27E-02|2.10E-02|100%|
|M10-M5|2.7|1.8|2.86|1.64|2.10E-02|5 1.84E-01|a 7.20E-02|3.96E-02|2.52E-02|7.23E-03|100%|
||2.7|7.2|1 2.86|7.04|& 2.10E-02|1.05E-01|l 1.72E-02|7.03E-02|2.52E-02|2.26E-02|100%|
|M10-M6|2.7|1.8|2.86|0 1.64|I 2.10E-02|7 1.86E-01|I 7.09E-02|4.40E-02|2.83E-02|7.85E-03|100%|
||2.7|7.2|2.86|/ 7.04|2.10E-02|2 1.09E-01|1.61E-02|n 7.72E-02|2.83E-02|2.44E-02|100%|
|M10-M7|2.7|1.8|2.86|0 1.64|n 2.10E-02|1.89E-01|3 6.95E-02|f 4.97E-02|3.24E-02|8.65E-03|100%|
||2.7|7.2|2.86|7.04|9 2.10E-02|d 1.15E-01|1.49E-02|o 8.56E-02|3.24E-02|2.66E-02|100%|
|M10-M8|2.7|1.8|2.86|1.64|/ 2.10E-02|. 2.07E-01|6.36E-02|7.99E-02|5.41E-02|1.29E-02|100%|
||2.7|7.2|2.86|7.04|2 2.10E-02|1.47E-01|1.08E-02|r 1.26E-01|5.41E-02|3.58E-02|100%|
|M10-M9|2.7|1.8|2.86|1.64|2.10E-02|P 3.25E-01|5.13E-02|2.23E-01|m 1.65E-01|2.91E-02|100%|
||2.7|7.2|2.86|7.04|0 2.10E-02|r 2.90E-01|5.78E-03|2.79E-01|1.65E-01|5.71E-02|100%|


-----

###### 12.14.3.2.2 Structure B 25 °°°°C

Structure (as drawn) (after process bias)

width space width space Rs Ctotal Cc Cbottom Cab Cfb Ctop Cat Cft Csum/
Ctotal
(um) (um) (um) (um) (Ohm/□) (fF/um) (fF/um) (fF/um) (fF/um) (fF/um) (fF/um) (fF/um) (fF/um)

M1-PO1-FOX 0.054 0.108 0.039 0.123 1.50E+01 1.87E-01 6.59E-02 1.81E-02 4.21E-03 6.94E-03 3.73E-02 3.15E-03 1.71E-02 100%
0.054 2.16 0.039 2.175 1.50E+01 1.22E-01 1.12E-06 4.16E-02 4.21E-03 1.87E-02 8.02E-02 3.15E-03 3.85E-02 100%
M2-PO1-FOX 0.054 0.108 0.039 0.123 1.50E+01 1.80E-01 7.30E-02 2.07E-02 4.21E-03 8.23E-03 1.29E-02 2.47E-03 5.21E-03 100%
0.054 2.16 0.039 2.175 1.50E+01 9.34E-02 6.23E-05 5.74E-02 4.21E-03 2.66E-02 3.59E-02 2.47E-03 1.67E-02 100%
M2-M1-FOX 0.081 0.081 0.0875 0.0745 1.89E-01 2.39E-01 9.79E-02 1.17E-02 4.54E-03 3.59E-03 3.14E-02 1.77E-02 6.84E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.34E-01 5.55E-04 3.81E-02 7.93E-03 1.51E-02 9.45E-02 2.86E-02 3.29E-02 100%
M2-M1-OD 0.081 0.081 0.0875 0.0745 1.89E-01 2.41E-01 9.50E-02 2.17E-02 9.62E-03 6.06E-03 2.97E-02 1.77E-02 5.95E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.50E-01 7.82E-05 6.47E-02 1.68E-02 2.39E-02 8.49E-02 2.86E-02 2.82E-02 100%
M2-M1-PO1(OD) 0.081 0.081 0.0875 0.0745 1.89E-01 2.45E-01 9.20E-02 3.14E-02 1.47E-02 8.38E-03 2.91E-02 1.77E-02 5.70E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.65E-01 2.21E-05 8.53E-02 2.56E-02 2.98E-02 8.01E-02 2.86E-02 2.57E-02 100%
M2-M1PO1(FOX) 0.081 0.081 0.0875 0.0745 1.89E-01 2.46E-01 9.11E-02 3.48E-02 1.64E-02 9.18E-03 2.91E-02 1.77E-02 5.66E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.71E-01 1.61E-05 9.17E-02 2.87E-02 3.15E-02 7.89E-02 2.86E-02 2.52E-02 100%
M3-PO1-FOX 0.054 0.108 0.039 0.123 1.50E+01 1.79E-01 7.43E-02 2.25E-02 4.21E-03 9.16E-03 7.74E-03 1.34E-03 3.20E-03 100%
0.054 2.16 0.039 2.175 1.50E+01 8.78E-02 2.60E-04 6.48E-02 4.21E-03 3.03E-02 2.25E-02 1.34E-03 1.06E-02 100%
M3-M1-FOX 0.081 0.081 0.0875 0.0745 1.89E-01 2.32E-01 1.04E-01 1.32E-02 4.54E-03 4.32E-03 1.14E-02 5.25E-03 3.08E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 9.44E-02 2.07E-03 4.80E-02 7.93E-03 2.00E-02 4.23E-02 8.46E-03 1.69E-02 100%
M3-M1-OD 0.081 0.081 0.0875 0.0745 1.89E-01 2.35E-01 1.01E-01 2.33E-02 9.62E-03 6.86E-03 1.02E-02 5.25E-03 2.49E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.15E-01 6.81E-04 7.75E-02 1.68E-02 3.03E-02 3.60E-02 8.46E-03 1.38E-02 100%
M3-M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.32E-02 8.09E-03 2.70E-03 2.69E-03 3.47E-02 1.86E-02 8.05E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.24E-01 1.05E-03 2.48E-02 4.51E-03 1.02E-02 9.70E-02 2.79E-02 3.46E-02 100%
M3-M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.10E-01 8.25E-02 1.09E-02 3.95E-03 3.50E-03 3.36E-02 1.86E-02 7.51E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.27E-01 4.88E-04 3.31E-02 6.58E-03 1.33E-02 9.34E-02 2.79E-02 3.28E-02 100%
M3-M1-PO1(OD) 0.081 0.081 0.0875 0.0745 1.89E-01 2.38E-01 9.77E-02 3.32E-02 1.47E-02 9.26E-03 9.88E-03 5.25E-03 2.32E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.33E-01 3.72E-04 9.92E-02 2.56E-02 3.68E-02 3.30E-02 8.46E-03 1.23E-02 100%
M3-M1PO1(FOX) 0.081 0.081 0.0875 0.0745 1.89E-01 2.40E-01 9.67E-02 3.66E-02 1.64E-02 1.01E-02 9.82E-03 5.25E-03 2.29E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.39E-01 3.22E-04 1.06E-01 2.87E-02 3.85E-02 3.23E-02 8.46E-03 1.19E-02 100%
M3-M2-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.10E-01 8.22E-02 1.24E-02 4.60E-03 3.89E-03 3.33E-02 1.86E-02 7.31E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.29E-01 3.37E-04 3.69E-02 7.66E-03 1.46E-02 9.18E-02 2.79E-02 3.20E-02 100%
M3-M2PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.10E-01 8.21E-02 1.27E-02 4.75E-03 3.98E-03 3.32E-02 1.86E-02 7.27E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.30E-01 3.09E-04 3.78E-02 7.92E-03 1.50E-02 9.14E-02 2.79E-02 3.18E-02 100%
M3-M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.16E-01 7.70E-02 3.04E-02 1.33E-02 8.56E-03 3.18E-02 1.86E-02 6.60E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.56E-01 2.38E-05 7.43E-02 2.22E-02 2.60E-02 8.15E-02 2.79E-02 2.68E-02 100%
M4-PO1-FOX 0.054 0.108 0.039 0.123 1.50E+01 1.79E-01 7.47E-02 2.36E-02 4.21E-03 9.72E-03 5.62E-03 9.15E-04 2.35E-03 100%
0.054 2.16 0.039 2.175 1.50E+01 8.59E-02 4.99E-04 6.85E-02 4.21E-03 3.22E-02 1.64E-02 9.15E-04 7.76E-03 100%
M4-M1-FOX 0.081 0.081 0.0875 0.0745 1.89E-01 2.32E-01 1.05E-01 1.43E-02 4.54E-03 4.88E-03 7.55E-03 3.08E-03 2.23E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 8.71E-02 3.48E-03 5.20E-02 7.93E-03 2.20E-02 2.81E-02 4.96E-03 1.16E-02 100%
M4-M1-OD 0.081 0.081 0.0875 0.0745 1.89E-01 2.34E-01 1.02E-01 2.46E-02 9.62E-03 7.50E-03 6.58E-03 3.08E-03 1.75E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.09E-01 1.50E-03 8.25E-02 1.68E-02 3.29E-02 2.35E-02 4.96E-03 9.29E-03 100%
M4-M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.97E-02 9.19E-03 2.70E-03 3.24E-03 1.29E-02 5.51E-03 3.68E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.33E-02 3.08E-03 3.17E-02 4.51E-03 1.36E-02 4.55E-02 8.24E-03 1.86E-02 100%
M4-M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.89E-02 1.21E-02 3.95E-03 4.07E-03 1.21E-02 5.51E-03 3.27E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.83E-02 1.96E-03 4.15E-02 6.58E-03 1.74E-02 4.29E-02 8.24E-03 1.73E-02 100%
M4-M3-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.37E-02 5.76E-03 1.82E-03 1.97E-03 3.56E-02 1.86E-02 8.47E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.21E-01 1.52E-03 1.79E-02 3.04E-03 7.43E-03 1.00E-01 2.79E-02 3.61E-02 100%
M4-M3-OD 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.35E-02 7.02E-03 2.31E-03 2.35E-03 3.49E-02 1.86E-02 8.13E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.22E-01 1.11E-03 2.18E-02 3.85E-03 8.98E-03 9.81E-02 2.79E-02 3.51E-02 100%
M4-M1-PO1(OD) 0.081 0.081 0.0875 0.0745 1.89E-01 2.38E-01 9.85E-02 3.46E-02 1.47E-02 9.94E-03 6.29E-03 3.08E-03 1.61E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.28E-01 9.75E-04 1.05E-01 2.56E-02 3.95E-02 2.13E-02 4.96E-03 8.19E-03 100%
M4-M1PO1(FOX) 0.081 0.081 0.0875 0.0745 1.89E-01 2.39E-01 9.76E-02 3.80E-02 1.64E-02 1.08E-02 6.24E-03 3.08E-03 1.58E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.34E-01 8.83E-04 1.11E-01 2.87E-02 4.13E-02 2.08E-02 4.96E-03 7.94E-03 100%
M4-M2-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.85E-02 1.35E-02 4.60E-03 4.47E-03 1.18E-02 5.51E-03 3.13E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 9.09E-02 1.61E-03 4.59E-02 7.66E-03 1.91E-02 4.18E-02 8.24E-03 1.68E-02 100%
M4-M2PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.84E-02 1.39E-02 4.75E-03 4.56E-03 1.17E-02 5.51E-03 3.11E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 9.15E-02 1.54E-03 4.70E-02 7.92E-03 1.95E-02 4.15E-02 8.24E-03 1.66E-02 100%
M4-M3-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.34E-02 7.54E-03 2.52E-03 2.51E-03 3.47E-02 1.86E-02 8.01E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.23E-01 9.69E-04 2.34E-02 4.20E-03 9.60E-03 9.74E-02 2.79E-02 3.48E-02 100%
M4-M3PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.34E-02 7.65E-03 2.57E-03 2.54E-03 3.46E-02 1.86E-02 7.99E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.23E-01 9.41E-04 2.37E-02 4.28E-03 9.73E-03 9.72E-02 2.79E-02 3.47E-02 100%

|Structure|(as drawn)|Col3|(after process bias)|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M1-PO1-FOX|0.054|0.108|0.039|0.123|1.50E+01|1.87E-01|6.59E-02|1.81E-02|4.21E-03|6.94E-03|3.73E-02|3.15E-03|1.71E-02|100%|
||0.054|2.16|0.039|2.175|1.50E+01|1.22E-01|1.12E-06|4.16E-02|4.21E-03|1.87E-02|8.02E-02|3.15E-03|3.85E-02|100%|
|M2-PO1-FOX|0.054|0.108|0.039|0.123|1.50E+01|1.80E-01|7.30E-02|2.07E-02|4.21E-03|8.23E-03|1.29E-02|2.47E-03|5.21E-03|100%|
||0.054|2.16|0.039|2.175|1.50E+01|9.34E-02|6.23E-05|5.74E-02|4.21E-03|2.66E-02|3.59E-02|2.47E-03|1.67E-02|100%|
|M2-M1-FOX|0.081|0.081|0.0875|0.0745|1.89E-01|2.39E-01|9.79E-02|1.17E-02|4.54E-03|3.59E-03|3.14E-02|1.77E-02|6.84E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.34E-01|5.55E-04|3.81E-02|7.93E-03|1.51E-02|9.45E-02|2.86E-02|3.29E-02|100%|
|S M2-M1-OD|0.081|0.081|T 0.0875|0.0745|1.89E-01|2.41E-01|9.50E-02|2.17E-02|9.62E-03|6.06E-03|2.97E-02|1.77E-02|5.95E-03|100%|
|h|0.081|1.5|0.1461|1.4349|9.26E-02|1.50E-01|7.82E-05|6.47E-02|1.68E-02|2.39E-02|8.49E-02|2.86E-02|2.82E-02|100%|
|M2-M1-PO1(OD)|0.081|0.081|0.0875|S 0.0745|1.89E-01|2.45E-01|9.20E-02|3.14E-02|1.47E-02|8.38E-03|2.91E-02|1.77E-02|5.70E-03|100%|
|a|0.081|1.5|0.1461|1.4349|9.26E-02|1.65E-01|2.21E-05|8.53E-02|2.56E-02|2.98E-02|8.01E-02|2.86E-02|2.57E-02|100%|
|n M2-M1- PO1(FOX)|0.081|0.081|0.0875|M 0.0745|1.89E-01|2.46E-01|9.11E-02|3.48E-02|1.64E-02|9.18E-03|2.91E-02|1.77E-02|5.66E-03|100%|
||g 0.081|1.5|0.1461|1.4349|C 9.26E-02|1.71E-01|1.61E-05|9.17E-02|2.87E-02|3.15E-02|7.89E-02|2.86E-02|2.52E-02|100%|
|M3-PO1-FOX|h 0.054|0.108|0.039|0.123|1.50E+01|1.79E-01|7.43E-02|2.25E-02|4.21E-03|9.16E-03|7.74E-03|1.34E-03|3.20E-03|100%|
||0.054|a 2.16|0.039|2.175|1.50E+01|C 8.78E-02|2.60E-04|6.48E-02|4.21E-03|3.03E-02|2.25E-02|1.34E-03|1.06E-02|100%|
|M3-M1-FOX|0.081|i 0.081|0.0875|0.0745|1.89E-01|2.32E-01|1.04E-01|1.32E-02|4.54E-03|4.32E-03|1.14E-02|5.25E-03|3.08E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|o 9.44E-02|2.07E-03|4.80E-02|7.93E-03|2.00E-02|4.23E-02|8.46E-03|1.69E-02|100%|
|M3-M1-OD|0.081|0.081|I 0.0875|0.0745|1.89E-01|n 2.35E-01|1.01E-01|2.33E-02|9.62E-03|6.86E-03|1.02E-02|5.25E-03|2.49E-03|100%|
||0.081|1.5|C 0.1461|1.4349|9.26E-02|1.15E-01|f 6.81E-04|7.75E-02|1.68E-02|3.03E-02|3.60E-02|8.46E-03|1.38E-02|100%|
|M3-M2-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|i 8.32E-02|8.09E-03|2.70E-03|2.69E-03|3.47E-02|1.86E-02|8.05E-03|100%|
||0.09|1.5|0.141|T 1.449|8.46E-02|1.24E-01|d 1.05E-03|2.48E-02|4.51E-03|1.02E-02|9.70E-02|2.79E-02|3.46E-02|100%|
|M3-M2-OD|0.09|0.09|0.09|0.09|1.67E-01|2.10E-01|8.25E-02|1.09E-02|3.95E-03|3.50E-03|3.36E-02|1.86E-02|7.51E-03|100%|
||0.09|1.5|0.141|e 1.449|8.46E-02|1 1.27E-01|e 4.88E-04|3.31E-02|6.58E-03|1.33E-02|9.34E-02|2.79E-02|3.28E-02|100%|
|M3-M1-PO1(OD)|0.081|0.081|0.0875|0.0745|c 1.89E-01|2.38E-01|9.77E-02|n 3.32E-02|1.47E-02|9.26E-03|9.88E-03|5.25E-03|2.32E-03|100%|
||0.081|1.5|0.1461|1.4349|h 9.26E-02|1.33E-01|2 3.72E-04|t 9.92E-02|2.56E-02|3.68E-02|3.30E-02|8.46E-03|1.23E-02|100%|
|M3-M1- PO1(FOX)|0.081|0.081|0.0875|0.0745|. 1.89E-01|2.40E-01|8 5 9.67E-02|i 3.66E-02|a 1.64E-02|1.01E-02|9.82E-03|5.25E-03|2.29E-03|100%|
||0.081|1.5|0.1461|1 1.4349|9.26E-02|& 1.39E-01|3.22E-04|1.06E-01|l 2.87E-02|3.85E-02|3.23E-02|8.46E-03|1.19E-02|100%|
|M3-M2-PO1(OD)|0.09|0.09|0.09|0.09|0 1.67E-01|2.10E-01|8.22E-02|7 1.24E-02|I 4.60E-03|3.89E-03|3.33E-02|1.86E-02|7.31E-03|100%|
||0.09|1.5|0.141|1.449|/ 8.46E-02|I 1.29E-01|3.37E-04|2 3.69E-02|n 7.66E-03|1.46E-02|9.18E-02|2.79E-02|3.20E-02|100%|
|M3-M2- PO1(FOX)|0.09|0.09|0.09|0.09|0 1.67E-01|2.10E-01|n d 8.21E-02|3 1.27E-02|4.75E-03|f 3.98E-03|3.32E-02|1.86E-02|7.27E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|9 / 1.30E-01|. 3.09E-04|3.78E-02|7.92E-03|o 1.50E-02|9.14E-02|2.79E-02|3.18E-02|100%|
|M3-M2-M1|0.09|0.09|0.09|0.09|1.67E-01|2 2.16E-01|7.70E-02|3.04E-02|1.33E-02|r 8.56E-03|3.18E-02|1.86E-02|6.60E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.56E-01|2.38E-05|P 7.43E-02|2.22E-02|2.60E-02|m 8.15E-02|2.79E-02|2.68E-02|100%|
|M4-PO1-FOX|0.054|0.108|0.039|0.123|1.50E+01|0 1.79E-01|7.47E-02|r 2.36E-02|4.21E-03|9.72E-03|5.62E-03|9.15E-04|2.35E-03|100%|
||0.054|2.16|0.039|2.175|1.50E+01|8.59E-02|1 4.99E-04|o 6.85E-02|4.21E-03|3.22E-02|a 1.64E-02|9.15E-04|7.76E-03|100%|
|M4-M1-FOX|0.081|0.081|0.0875|0.0745|1.89E-01|2.32E-01|2 1.05E-01|1.43E-02|4.54E-03|4.88E-03|t 7.55E-03|3.08E-03|2.23E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|8.71E-02|3.48E-03|5.20E-02|m 7.93E-03|2.20E-02|2.81E-02|i 4.96E-03|1.16E-02|100%|
|M4-M1-OD|0.081|0.081|0.0875|0.0745|1.89E-01|2.34E-01|1.02E-01|2.46E-02|9.62E-03|7.50E-03|6.58E-03|o 3.08E-03|1.75E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.09E-01|1.50E-03|8.25E-02|o 1.68E-02|3.29E-02|2.35E-02|n 4.96E-03|9.29E-03|100%|
|M4-M2-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|8.97E-02|9.19E-03|2.70E-03|t 3.24E-03|1.29E-02|5.51E-03|3.68E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.33E-02|3.08E-03|3.17E-02|4.51E-03|i 1.36E-02|4.55E-02|8.24E-03|1.86E-02|100%|
|M4-M2-OD|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|8.89E-02|1.21E-02|3.95E-03|o 4.07E-03|1.21E-02|5.51E-03|3.27E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.83E-02|1.96E-03|4.15E-02|6.58E-03|n 1.74E-02|4.29E-02|8.24E-03|1.73E-02|100%|
|M4-M3-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.37E-02|5.76E-03|1.82E-03|1.97E-03|3.56E-02|1.86E-02|8.47E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.21E-01|1.52E-03|1.79E-02|3.04E-03|7.43E-03|1.00E-01|2.79E-02|3.61E-02|100%|
|M4-M3-OD|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.35E-02|7.02E-03|2.31E-03|2.35E-03|C 3.49E-02|1.86E-02|8.13E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.22E-01|1.11E-03|2.18E-02|3.85E-03|8.98E-03|e 9.81E-02|2.79E-02|3.51E-02|100%|
|M4-M1-PO1(OD)|0.081|0.081|0.0875|0.0745|1.89E-01|2.38E-01|9.85E-02|3.46E-02|1.47E-02|9.94E-03|6.29E-03|3.08E-03|1.61E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.28E-01|9.75E-04|1.05E-01|2.56E-02|3.95E-02|2.13E-02|n 4.96E-03|8.19E-03|100%|
|M4-M1- PO1(FOX)|0.081|0.081|0.0875|0.0745|1.89E-01|2.39E-01|9.76E-02|3.80E-02|1.64E-02|1.08E-02|6.24E-03|t e 3.08E-03|1.58E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.34E-01|8.83E-04|1.11E-01|2.87E-02|4.13E-02|2.08E-02|4.96E-03|r 7.94E-03|100%|
|M4-M2-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|8.85E-02|1.35E-02|4.60E-03|4.47E-03|1.18E-02|5.51E-03|3.13E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|9.09E-02|1.61E-03|4.59E-02|7.66E-03|1.91E-02|4.18E-02|8.24E-03|1.68E-02|100%|
|M4-M2- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|8.84E-02|1.39E-02|4.75E-03|4.56E-03|1.17E-02|5.51E-03|3.11E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|9.15E-02|1.54E-03|4.70E-02|7.92E-03|1.95E-02|4.15E-02|8.24E-03|1.66E-02|100%|
|M4-M3-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.34E-02|7.54E-03|2.52E-03|2.51E-03|3.47E-02|1.86E-02|8.01E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.23E-01|9.69E-04|2.34E-02|4.20E-03|9.60E-03|9.74E-02|2.79E-02|3.48E-02|100%|
|M4-M3- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.34E-02|7.65E-03|2.57E-03|2.54E-03|3.46E-02|1.86E-02|7.99E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.23E-01|9.41E-04|2.37E-02|4.28E-03|9.73E-03|9.72E-02|2.79E-02|3.47E-02|100%|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 587 of 705
whole or in part without prior written permission of TSMC.


-----

M4-M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.30E-02 3.19E-02 1.33E-02 9.28E-03 1.08E-02 5.51E-03 2.63E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.22E-01 4.62E-04 8.65E-02 2.22E-02 3.22E-02 3.48E-02 8.24E-03 1.33E-02 100%
M4-M3-M1 0.09 0.09 0.09 0.09 1.67E-01 2.10E-01 8.26E-02 1.08E-02 3.93E-03 3.45E-03 3.35E-02 1.86E-02 7.45E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.27E-01 4.29E-04 3.29E-02 6.56E-03 1.32E-02 9.33E-02 2.79E-02 3.27E-02 100%
M4-M3-M2 0.09 0.09 0.09 0.09 1.67E-01 2.16E-01 7.70E-02 3.04E-02 1.33E-02 8.56E-03 3.18E-02 1.86E-02 6.60E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.56E-01 2.38E-05 7.43E-02 2.22E-02 2.60E-02 8.15E-02 2.79E-02 2.68E-02 100%
M5-PO1-FOX 0.054 0.108 0.039 0.123 1.50E+01 1.78E-01 7.48E-02 2.44E-02 4.21E-03 1.01E-02 4.43E-03 6.96E-04 1.87E-03 100%
0.054 2.16 0.039 2.175 1.50E+01 8.51E-02 7.13E-04 7.07E-02 4.21E-03 3.33E-02 1.30E-02 6.96E-04 6.13E-03 100%
M5-M1-FOX 0.081 0.081 0.0875 0.0745 1.89E-01 2.32E-01 1.05E-01 1.51E-02 4.54E-03 5.28E-03 5.75E-03 2.18E-03 1.79E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 8.43E-02 4.50E-03 5.42E-02 7.93E-03 2.31E-02 2.11E-02 3.51E-03 8.80E-03 100%
M5-M1-OD 0.081 0.081 0.0875 0.0745 1.89E-01 2.34E-01 1.02E-01 2.55E-02 9.62E-03 7.93E-03 4.92E-03 2.18E-03 1.37E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.07E-01 2.16E-03 8.51E-02 1.68E-02 3.42E-02 1.75E-02 3.51E-03 7.01E-03 100%
M5-M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.10E-02 1.01E-02 2.70E-03 3.72E-03 8.71E-03 3.23E-03 2.74E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.51E-02 4.85E-03 3.46E-02 4.51E-03 1.51E-02 3.07E-02 4.83E-03 1.30E-02 100%
M5-M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.01E-02 1.31E-02 3.95E-03 4.59E-03 8.02E-03 3.23E-03 2.39E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.07E-02 3.43E-03 4.51E-02 6.58E-03 1.92E-02 2.88E-02 4.83E-03 1.20E-02 100%
M5-M3-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.04E-02 6.72E-03 1.82E-03 2.45E-03 1.36E-02 5.51E-03 4.04E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.90E-02 4.04E-03 2.32E-02 3.04E-03 1.01E-02 4.77E-02 8.24E-03 1.97E-02 100%
M5-M3-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.01E-02 8.03E-03 2.31E-03 2.86E-03 1.30E-02 5.51E-03 3.76E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.09E-02 3.29E-03 2.80E-02 3.85E-03 1.21E-02 4.63E-02 8.24E-03 1.90E-02 100%
M5-M4-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.39E-02 4.53E-03 1.37E-03 1.58E-03 3.62E-02 1.86E-02 8.81E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.20E-01 1.94E-03 1.40E-02 2.29E-03 5.87E-03 1.02E-01 2.79E-02 3.70E-02 100%
M5-M4-OD 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.38E-02 5.25E-03 1.64E-03 1.81E-03 3.58E-02 1.86E-02 8.58E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.20E-01 1.66E-03 1.63E-02 2.73E-03 6.80E-03 1.01E-01 2.79E-02 3.64E-02 100%
M5-M1-PO1(OD) 0.081 0.081 0.0875 0.0745 1.89E-01 2.38E-01 9.88E-02 3.55E-02 1.47E-02 1.04E-02 4.67E-03 2.18E-03 1.24E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.26E-01 1.50E-03 1.07E-01 2.56E-02 4.08E-02 1.58E-02 3.51E-03 6.15E-03 100%
M5-M1PO1(FOX) 0.081 0.081 0.0875 0.0745 1.89E-01 2.39E-01 9.79E-02 3.88E-02 1.64E-02 1.12E-02 4.62E-03 2.18E-03 1.22E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.32E-01 1.38E-03 1.14E-01 2.87E-02 4.26E-02 1.54E-02 3.51E-03 5.96E-03 100%
M5-M2-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.96E-02 1.46E-02 4.60E-03 5.00E-03 7.78E-03 3.23E-03 2.27E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.36E-02 2.95E-03 4.98E-02 7.66E-03 2.11E-02 2.80E-02 4.83E-03 1.16E-02 100%
M5-M2PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.95E-02 1.49E-02 4.75E-03 5.09E-03 7.74E-03 3.23E-03 2.25E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.43E-02 2.85E-03 5.08E-02 7.92E-03 2.15E-02 2.78E-02 4.83E-03 1.15E-02 100%
M5-M3-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 8.99E-02 8.57E-03 2.52E-03 3.02E-03 1.28E-02 5.51E-03 3.66E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.18E-02 3.03E-03 3.00E-02 4.20E-03 1.29E-02 4.58E-02 8.24E-03 1.88E-02 100%
M5-M3PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 8.99E-02 8.69E-03 2.57E-03 3.06E-03 1.28E-02 5.51E-03 3.64E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.20E-02 2.97E-03 3.04E-02 4.28E-03 1.30E-02 4.57E-02 8.24E-03 1.87E-02 100%
M5-M4-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.38E-02 5.53E-03 1.74E-03 1.89E-03 3.56E-02 1.86E-02 8.50E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.21E-01 1.56E-03 1.72E-02 2.90E-03 7.15E-03 1.00E-01 2.79E-02 3.62E-02 100%
M5-M4PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.38E-02 5.58E-03 1.76E-03 1.91E-03 3.56E-02 1.86E-02 8.49E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.21E-01 1.53E-03 1.74E-02 2.93E-03 7.22E-03 1.00E-01 2.79E-02 3.62E-02 100%
M5-M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.40E-02 3.32E-02 1.33E-02 9.93E-03 6.91E-03 3.23E-03 1.84E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.17E-01 1.18E-03 9.15E-02 2.22E-02 3.47E-02 2.28E-02 4.83E-03 8.99E-03 100%
M5-M3-M1 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.90E-02 1.20E-02 3.93E-03 4.01E-03 1.20E-02 5.51E-03 3.24E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.79E-02 1.87E-03 4.13E-02 6.56E-03 1.74E-02 4.28E-02 8.24E-03 1.73E-02 100%
M5-M4-M1 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.35E-02 7.00E-03 2.31E-03 2.35E-03 3.49E-02 1.86E-02 8.13E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.22E-01 1.09E-03 2.18E-02 3.85E-03 8.96E-03 9.81E-02 2.79E-02 3.51E-02 100%
M5-M3-M2 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.30E-02 3.19E-02 1.33E-02 9.28E-03 1.08E-02 5.51E-03 2.63E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.22E-01 4.62E-04 8.65E-02 2.22E-02 3.22E-02 3.48E-02 8.24E-03 1.33E-02 100%
M5-M4-M2 0.09 0.09 0.09 0.09 1.67E-01 2.10E-01 8.26E-02 1.08E-02 3.93E-03 3.45E-03 3.35E-02 1.86E-02 7.45E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.27E-01 4.29E-04 3.29E-02 6.56E-03 1.32E-02 9.33E-02 2.79E-02 3.27E-02 100%
M5-M4-M3 0.09 0.09 0.09 0.09 1.67E-01 2.16E-01 7.70E-02 3.04E-02 1.33E-02 8.56E-03 3.18E-02 1.86E-02 6.60E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.56E-01 2.38E-05 7.43E-02 2.22E-02 2.60E-02 8.15E-02 2.79E-02 2.68E-02 100%
M6-PO1-FOX 0.054 0.108 0.039 0.123 1.50E+01 1.78E-01 7.49E-02 2.49E-02 4.21E-03 1.04E-02 3.66E-03 5.61E-04 1.55E-03 100%
0.054 2.16 0.039 2.175 1.50E+01 8.46E-02 8.86E-04 7.22E-02 4.21E-03 3.40E-02 1.07E-02 5.61E-04 5.07E-03 100%
M6-M1-FOX 0.081 0.081 0.0875 0.0745 1.89E-01 2.31E-01 1.06E-01 1.57E-02 4.54E-03 5.57E-03 4.68E-03 1.69E-03 1.49E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 8.29E-02 5.19E-03 5.56E-02 7.93E-03 2.38E-02 1.69E-02 2.72E-03 7.11E-03 100%
M6-M1-OD 0.081 0.081 0.0875 0.0745 1.89E-01 2.34E-01 1.02E-01 2.61E-02 9.62E-03 8.23E-03 3.94E-03 1.69E-03 1.13E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.06E-01 2.63E-03 8.68E-02 1.68E-02 3.50E-02 1.40E-02 2.72E-03 5.63E-03 100%
M6-M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.14E-02 1.09E-02 2.70E-03 4.08E-03 6.76E-03 2.29E-03 2.24E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.18E-02 6.11E-03 3.63E-02 4.51E-03 1.59E-02 2.33E-02 3.42E-03 9.96E-03 100%
M6-M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.05E-02 1.39E-02 3.95E-03 4.96E-03 6.14E-03 2.29E-03 1.93E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.78E-02 4.50E-03 4.70E-02 6.58E-03 2.02E-02 2.18E-02 3.42E-03 9.17E-03 100%
M6-M3-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.17E-02 7.55E-03 1.82E-03 2.87E-03 9.37E-03 3.23E-03 3.07E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.03E-02 6.10E-03 2.56E-02 3.04E-03 1.13E-02 3.25E-02 4.83E-03 1.38E-02 100%
M6-M3-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.13E-02 8.92E-03 2.31E-03 3.30E-03 8.87E-03 3.23E-03 2.82E-03 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 588 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M4-M2-M1|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.30E-02|3.19E-02|1.33E-02|9.28E-03|1.08E-02|5.51E-03|2.63E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.22E-01|4.62E-04|8.65E-02|2.22E-02|3.22E-02|3.48E-02|8.24E-03|1.33E-02|100%|
|M4-M3-M1|0.09|0.09|0.09|0.09|1.67E-01|2.10E-01|8.26E-02|1.08E-02|3.93E-03|3.45E-03|3.35E-02|1.86E-02|7.45E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.27E-01|4.29E-04|3.29E-02|6.56E-03|1.32E-02|9.33E-02|2.79E-02|3.27E-02|100%|
|M4-M3-M2|0.09|0.09|0.09|0.09|1.67E-01|2.16E-01|7.70E-02|3.04E-02|1.33E-02|8.56E-03|3.18E-02|1.86E-02|6.60E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.56E-01|2.38E-05|7.43E-02|2.22E-02|2.60E-02|8.15E-02|2.79E-02|2.68E-02|100%|
|M5-PO1-FOX|0.054|0.108|0.039|0.123|1.50E+01|1.78E-01|7.48E-02|2.44E-02|4.21E-03|1.01E-02|4.43E-03|6.96E-04|1.87E-03|100%|
||0.054|2.16|0.039|2.175|1.50E+01|8.51E-02|7.13E-04|7.07E-02|4.21E-03|3.33E-02|1.30E-02|6.96E-04|6.13E-03|100%|
|M5-M1-FOX|0.081|0.081|0.0875|0.0745|1.89E-01|2.32E-01|1.05E-01|1.51E-02|4.54E-03|5.28E-03|5.75E-03|2.18E-03|1.79E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|8.43E-02|4.50E-03|5.42E-02|7.93E-03|2.31E-02|2.11E-02|3.51E-03|8.80E-03|100%|
|M5-M1-OD|0.081|0.081|0.0875|0.0745|1.89E-01|2.34E-01|1.02E-01|2.55E-02|9.62E-03|7.93E-03|4.92E-03|2.18E-03|1.37E-03|100%|
|S|0.081|1.5|0.1461|1.4349|9.26E-02|1.07E-01|2.16E-03|8.51E-02|1.68E-02|3.42E-02|1.75E-02|3.51E-03|7.01E-03|100%|
|M5-M2-FOX|0.09|0.09|T 0.09|0.09|1.67E-01|2.01E-01|9.10E-02|1.01E-02|2.70E-03|3.72E-03|8.71E-03|3.23E-03|2.74E-03|100%|
|h|0.09|1.5|0.141|1.449|8.46E-02|7.51E-02|4.85E-03|3.46E-02|4.51E-03|1.51E-02|3.07E-02|4.83E-03|1.30E-02|100%|
|a M5-M2-OD|0.09|0.09|0.09|S 0.09|1.67E-01|2.01E-01|9.01E-02|1.31E-02|3.95E-03|4.59E-03|8.02E-03|3.23E-03|2.39E-03|100%|
||0.09|1.5|0.141|M 1.449|8.46E-02|8.07E-02|3.43E-03|4.51E-02|6.58E-03|1.92E-02|2.88E-02|4.83E-03|1.20E-02|100%|
|n M5-M3-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.04E-02|6.72E-03|1.82E-03|2.45E-03|1.36E-02|5.51E-03|4.04E-03|100%|
||g 0.09|1.5|0.141|1.449|C 8.46E-02|7.90E-02|4.04E-03|2.32E-02|3.04E-03|1.01E-02|4.77E-02|8.24E-03|1.97E-02|100%|
|M5-M3-OD|h 0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.01E-02|8.03E-03|2.31E-03|2.86E-03|1.30E-02|5.51E-03|3.76E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.09E-02|3.29E-03|2.80E-02|3.85E-03|1.21E-02|4.63E-02|8.24E-03|1.90E-02|100%|
|M5-M4-FOX|0.09|a 0.09|0.09|0.09|1.67E-01|C 2.09E-01|8.39E-02|4.53E-03|1.37E-03|1.58E-03|3.62E-02|1.86E-02|8.81E-03|100%|
||0.09|i 1.5|0.141|1.449|8.46E-02|o 1.20E-01|1.94E-03|1.40E-02|2.29E-03|5.87E-03|1.02E-01|2.79E-02|3.70E-02|100%|
|M5-M4-OD|0.09|0.09|I 0.09|0.09|1.67E-01|2.09E-01|8.38E-02|5.25E-03|1.64E-03|1.81E-03|3.58E-02|1.86E-02|8.58E-03|100%|
||0.09|1.5|C 0.141|1.449|8.46E-02|n 1.20E-01|1.66E-03|1.63E-02|2.73E-03|6.80E-03|1.01E-01|2.79E-02|3.64E-02|100%|
|M5-M1-PO1(OD)|0.081|0.081|0.0875|0.0745|1.89E-01|2.38E-01|f 9.88E-02|3.55E-02|1.47E-02|1.04E-02|4.67E-03|2.18E-03|1.24E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.26E-01|i 1.50E-03|1.07E-01|2.56E-02|4.08E-02|1.58E-02|3.51E-03|6.15E-03|100%|
|M5-M1- PO1(FOX)|0.081|0.081|0.0875|T e 0.0745|1.89E-01|2.39E-01|d e 9.79E-02|3.88E-02|1.64E-02|1.12E-02|4.62E-03|2.18E-03|1.22E-03|100%|
||0.081|1.5|0.1461|1.4349|c 9.26E-02|1 1.32E-01|1.38E-03|n 1.14E-01|2.87E-02|4.26E-02|1.54E-02|3.51E-03|5.96E-03|100%|
|M5-M2-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|2 8.96E-02|1.46E-02|4.60E-03|5.00E-03|7.78E-03|3.23E-03|2.27E-03|100%|
||0.09|1.5|0.141|1.449|h 8.46E-02|8.36E-02|8 2.95E-03|t i 4.98E-02|7.66E-03|2.11E-02|2.80E-02|4.83E-03|1.16E-02|100%|
|M5-M2- PO1(FOX)|0.09|0.09|0.09|1 0.09|. 1.67E-01|2.02E-01|5 8.95E-02|1.49E-02|a l 4.75E-03|5.09E-03|7.74E-03|3.23E-03|2.25E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|& 8.43E-02|2.85E-03|7 5.08E-02|7.92E-03|2.15E-02|2.78E-02|4.83E-03|1.15E-02|100%|
|M5-M3-PO1(OD)|0.09|0.09|0.09|0.09|0 1.67E-01|I 2.01E-01|8.99E-02|8.57E-03|I 2.52E-03|3.02E-03|1.28E-02|5.51E-03|3.66E-03|100%|
||0.09|1.5|0.141|1.449|/ 8.46E-02|8.18E-02|n 3.03E-03|2 3.00E-02|n 4.20E-03|1.29E-02|4.58E-02|8.24E-03|1.88E-02|100%|
|M5-M3- PO1(FOX)|0.09|0.09|0.09|0.09|0 1.67E-01|9 2.01E-01|d 8.99E-02|3 8.69E-03|2.57E-03|f o 3.06E-03|1.28E-02|5.51E-03|3.64E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|/ 8.20E-02|. 2.97E-03|3.04E-02|4.28E-03|r 1.30E-02|4.57E-02|8.24E-03|1.87E-02|100%|
|M5-M4-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2 2.09E-01|8.38E-02|5.53E-03|1.74E-03|1.89E-03|3.56E-02|1.86E-02|8.50E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|0 1.21E-01|1.56E-03|P 1.72E-02|2.90E-03|7.15E-03|m 1.00E-01|2.79E-02|3.62E-02|100%|
|M5-M4- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|1 8.38E-02|r o 5.58E-03|1.76E-03|1.91E-03|a 3.56E-02|1.86E-02|8.49E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.21E-01|2 1.53E-03|1.74E-02|2.93E-03|7.22E-03|t 1.00E-01|i 2.79E-02|3.62E-02|100%|
|M5-M2-M1|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.40E-02|3.32E-02|m 1.33E-02|9.93E-03|6.91E-03|o 3.23E-03|1.84E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.17E-01|1.18E-03|9.15E-02|2.22E-02|3.47E-02|2.28E-02|4.83E-03|8.99E-03|100%|
|M5-M3-M1|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|8.90E-02|1.20E-02|o 3.93E-03|4.01E-03|1.20E-02|n 5.51E-03|3.24E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.79E-02|1.87E-03|4.13E-02|6.56E-03|t 1.74E-02|4.28E-02|8.24E-03|1.73E-02|100%|
|M5-M4-M1|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.35E-02|7.00E-03|2.31E-03|i 2.35E-03|3.49E-02|1.86E-02|8.13E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.22E-01|1.09E-03|2.18E-02|3.85E-03|o 8.96E-03|9.81E-02|2.79E-02|3.51E-02|100%|
|M5-M3-M2|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.30E-02|3.19E-02|1.33E-02|n 9.28E-03|1.08E-02|5.51E-03|2.63E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.22E-01|4.62E-04|8.65E-02|2.22E-02|3.22E-02|3.48E-02|8.24E-03|1.33E-02|100%|
|M5-M4-M2|0.09|0.09|0.09|0.09|1.67E-01|2.10E-01|8.26E-02|1.08E-02|3.93E-03|3.45E-03|C 3.35E-02|1.86E-02|7.45E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.27E-01|4.29E-04|3.29E-02|6.56E-03|1.32E-02|9.33E-02|2.79E-02|3.27E-02|100%|
|M5-M4-M3|0.09|0.09|0.09|0.09|1.67E-01|2.16E-01|7.70E-02|3.04E-02|1.33E-02|8.56E-03|e 3.18E-02|1.86E-02|6.60E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.56E-01|2.38E-05|7.43E-02|2.22E-02|2.60E-02|8.15E-02|n 2.79E-02|2.68E-02|100%|
|M6-PO1-FOX|0.054|0.108|0.039|0.123|1.50E+01|1.78E-01|7.49E-02|2.49E-02|4.21E-03|1.04E-02|3.66E-03|t 5.61E-04|1.55E-03|100%|
||0.054|2.16|0.039|2.175|1.50E+01|8.46E-02|8.86E-04|7.22E-02|4.21E-03|3.40E-02|1.07E-02|e 5.61E-04|5.07E-03|100%|
|M6-M1-FOX|0.081|0.081|0.0875|0.0745|1.89E-01|2.31E-01|1.06E-01|1.57E-02|4.54E-03|5.57E-03|4.68E-03|1.69E-03|1.49E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|8.29E-02|5.19E-03|5.56E-02|7.93E-03|2.38E-02|1.69E-02|2.72E-03|r 7.11E-03|100%|
|M6-M1-OD|0.081|0.081|0.0875|0.0745|1.89E-01|2.34E-01|1.02E-01|2.61E-02|9.62E-03|8.23E-03|3.94E-03|1.69E-03|1.13E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.06E-01|2.63E-03|8.68E-02|1.68E-02|3.50E-02|1.40E-02|2.72E-03|5.63E-03|100%|
|M6-M2-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.14E-02|1.09E-02|2.70E-03|4.08E-03|6.76E-03|2.29E-03|2.24E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.18E-02|6.11E-03|3.63E-02|4.51E-03|1.59E-02|2.33E-02|3.42E-03|9.96E-03|100%|
|M6-M2-OD|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.05E-02|1.39E-02|3.95E-03|4.96E-03|6.14E-03|2.29E-03|1.93E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.78E-02|4.50E-03|4.70E-02|6.58E-03|2.02E-02|2.18E-02|3.42E-03|9.17E-03|100%|
|M6-M3-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.17E-02|7.55E-03|1.82E-03|2.87E-03|9.37E-03|3.23E-03|3.07E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.03E-02|6.10E-03|2.56E-02|3.04E-03|1.13E-02|3.25E-02|4.83E-03|1.38E-02|100%|
|M6-M3-OD|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.13E-02|8.92E-03|2.31E-03|3.30E-03|8.87E-03|3.23E-03|2.82E-03|100%|


-----

0.09 1.5 0.141 1.449 8.46E-02 7.25E-02 5.17E-03 3.07E-02 3.85E-03 1.34E-02 3.14E-02 4.83E-03 1.33E-02 100%
M6-M4-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.07E-02 5.39E-03 1.37E-03 2.01E-03 1.42E-02 5.51E-03 4.34E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.72E-02 4.80E-03 1.84E-02 2.29E-03 8.06E-03 4.92E-02 8.24E-03 2.05E-02 100%
M6-M4-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.05E-02 6.17E-03 1.64E-03 2.27E-03 1.38E-02 5.51E-03 4.14E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.81E-02 4.30E-03 2.13E-02 2.73E-03 9.27E-03 4.82E-02 8.24E-03 2.00E-02 100%
M6-M5-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.40E-02 3.74E-03 1.10E-03 1.32E-03 3.68E-02 1.86E-02 9.06E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.19E-01 2.25E-03 1.16E-02 1.84E-03 4.86E-03 1.03E-01 2.79E-02 3.76E-02 100%
M6-M5-OD 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.40E-02 4.21E-03 1.27E-03 1.47E-03 3.64E-02 1.86E-02 8.90E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.19E-01 2.06E-03 1.31E-02 2.11E-03 5.48E-03 1.02E-01 2.79E-02 3.72E-02 100%
M6-M1-PO1(OD) 0.081 0.081 0.0875 0.0745 1.89E-01 2.38E-01 9.89E-02 3.61E-02 1.47E-02 1.07E-02 3.72E-03 1.69E-03 1.02E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.25E-01 1.87E-03 1.09E-01 2.56E-02 4.17E-02 1.26E-02 2.72E-03 4.93E-03 100%
M6-M1PO1(FOX) 0.081 0.081 0.0875 0.0745 1.89E-01 2.39E-01 9.80E-02 3.95E-02 1.64E-02 1.15E-02 3.68E-03 1.69E-03 1.00E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.31E-01 1.73E-03 1.16E-01 2.87E-02 4.35E-02 1.23E-02 2.72E-03 4.77E-03 100%
M6-M2-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.00E-02 1.54E-02 4.60E-03 5.38E-03 5.94E-03 2.29E-03 1.83E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.08E-02 3.95E-03 5.18E-02 7.66E-03 2.21E-02 2.11E-02 3.42E-03 8.84E-03 100%
M6-M2PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 8.99E-02 1.57E-02 4.75E-03 5.48E-03 5.90E-03 2.29E-03 1.81E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.16E-02 3.84E-03 5.29E-02 7.92E-03 2.25E-02 2.10E-02 3.42E-03 8.77E-03 100%
M6-M3-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.12E-02 9.48E-03 2.52E-03 3.48E-03 8.70E-03 3.23E-03 2.74E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.35E-02 4.84E-03 3.28E-02 4.20E-03 1.43E-02 3.10E-02 4.83E-03 1.31E-02 100%
M6-M3PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.11E-02 9.60E-03 2.57E-03 3.52E-03 8.67E-03 3.23E-03 2.72E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.37E-02 4.77E-03 3.33E-02 4.28E-03 1.45E-02 3.09E-02 4.83E-03 1.30E-02 100%
M6-M4-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.04E-02 6.46E-03 1.74E-03 2.36E-03 1.36E-02 5.51E-03 4.07E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.85E-02 4.12E-03 2.23E-02 2.90E-03 9.73E-03 4.79E-02 8.24E-03 1.98E-02 100%
M6-M4PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.04E-02 6.52E-03 1.76E-03 2.38E-03 1.36E-02 5.51E-03 4.05E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.86E-02 4.09E-03 2.26E-02 2.93E-03 9.82E-03 4.79E-02 8.24E-03 1.98E-02 100%
M6-M5-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.40E-02 4.39E-03 1.33E-03 1.53E-03 3.63E-02 1.86E-02 8.84E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.20E-01 1.99E-03 1.36E-02 2.21E-03 5.70E-03 1.02E-01 2.79E-02 3.71E-02 100%
M6-M5PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.40E-02 4.42E-03 1.34E-03 1.54E-03 3.63E-02 1.86E-02 8.83E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.20E-01 1.97E-03 1.37E-02 2.23E-03 5.75E-03 1.02E-01 2.79E-02 3.71E-02 100%
M6-M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.43E-02 3.40E-02 1.33E-02 1.04E-02 5.16E-03 2.29E-03 1.44E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.15E-01 1.79E-03 9.41E-02 2.22E-02 3.60E-02 1.70E-02 3.42E-03 6.80E-03 100%
M6-M3-M1 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.01E-02 1.30E-02 3.93E-03 4.51E-03 7.96E-03 3.23E-03 2.37E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.03E-02 3.33E-03 4.49E-02 6.56E-03 1.92E-02 2.88E-02 4.83E-03 1.20E-02 100%
M6-M4-M1 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.01E-02 8.01E-03 2.31E-03 2.85E-03 1.30E-02 5.51E-03 3.75E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.08E-02 3.27E-03 2.80E-02 3.85E-03 1.21E-02 4.63E-02 8.24E-03 1.90E-02 100%
M6-M5-M1 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.38E-02 5.24E-03 1.63E-03 1.80E-03 3.58E-02 1.86E-02 8.58E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.20E-01 1.66E-03 1.63E-02 2.72E-03 6.79E-03 1.01E-01 2.79E-02 3.64E-02 100%
M6-M3-M2 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.40E-02 3.32E-02 1.33E-02 9.93E-03 6.91E-03 3.23E-03 1.84E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.17E-01 1.18E-03 9.15E-02 2.22E-02 3.47E-02 2.28E-02 4.83E-03 8.99E-03 100%
M6-M4-M2 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.90E-02 1.20E-02 3.93E-03 4.01E-03 1.20E-02 5.51E-03 3.24E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.79E-02 1.87E-03 4.13E-02 6.56E-03 1.74E-02 4.28E-02 8.24E-03 1.73E-02 100%
M6-M5-M2 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.35E-02 7.00E-03 2.31E-03 2.35E-03 3.49E-02 1.86E-02 8.13E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.22E-01 1.09E-03 2.18E-02 3.85E-03 8.96E-03 9.81E-02 2.79E-02 3.51E-02 100%
M6-M4-M3 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.30E-02 3.19E-02 1.33E-02 9.28E-03 1.08E-02 5.51E-03 2.63E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.22E-01 4.62E-04 8.65E-02 2.22E-02 3.22E-02 3.48E-02 8.24E-03 1.33E-02 100%
M6-M5-M3 0.09 0.09 0.09 0.09 1.67E-01 2.10E-01 8.26E-02 1.08E-02 3.93E-03 3.45E-03 3.35E-02 1.86E-02 7.45E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.27E-01 4.29E-04 3.29E-02 6.56E-03 1.32E-02 9.33E-02 2.79E-02 3.27E-02 100%
M6-M5-M4 0.09 0.09 0.09 0.09 1.67E-01 2.16E-01 7.70E-02 3.04E-02 1.33E-02 8.56E-03 3.18E-02 1.86E-02 6.60E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.56E-01 2.38E-05 7.43E-02 2.22E-02 2.60E-02 8.15E-02 2.79E-02 2.68E-02 100%
M7-PO1-FOX 0.054 0.108 0.039 0.123 1.50E+01 1.78E-01 7.50E-02 2.53E-02 4.21E-03 1.05E-02 3.12E-03 4.70E-04 1.33E-03 100%
0.054 2.16 0.039 2.175 1.50E+01 8.44E-02 1.02E-03 7.32E-02 4.21E-03 3.45E-02 9.13E-03 4.70E-04 4.33E-03 100%
M7-M1-FOX 0.081 0.081 0.0875 0.0745 1.89E-01 2.31E-01 1.06E-01 1.61E-02 4.54E-03 5.79E-03 3.95E-03 1.37E-03 1.29E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 8.22E-02 5.67E-03 5.67E-02 7.93E-03 2.44E-02 1.42E-02 2.22E-03 5.98E-03 100%
M7-M1-OD 0.081 0.081 0.0875 0.0745 1.89E-01 2.34E-01 1.02E-01 2.65E-02 9.62E-03 8.44E-03 3.30E-03 1.37E-03 9.62E-04 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.05E-01 2.95E-03 8.80E-02 1.68E-02 3.56E-02 1.16E-02 2.22E-03 4.71E-03 100%
M7-M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.17E-02 1.14E-02 2.70E-03 4.35E-03 5.58E-03 1.77E-03 1.90E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.02E-02 6.96E-03 3.74E-02 4.51E-03 1.65E-02 1.89E-02 2.65E-03 8.12E-03 100%
M7-M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.07E-02 1.44E-02 3.95E-03 5.25E-03 5.02E-03 1.77E-03 1.63E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.64E-02 5.24E-03 4.83E-02 6.58E-03 2.09E-02 1.75E-02 2.65E-03 7.45E-03 100%
M7-M3-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.22E-02 8.20E-03 1.82E-03 3.19E-03 7.37E-03 2.29E-03 2.54E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.68E-02 7.52E-03 2.69E-02 3.04E-03 1.20E-02 2.48E-02 3.42E-03 1.07E-02 100%
M7-M3-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.18E-02 9.60E-03 2.31E-03 3.65E-03 6.92E-03 2.29E-03 2.32E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.91E-02 6.49E-03 3.23E-02 3.85E-03 1.42E-02 2.39E-02 3.42E-03 1.02E-02 100%
M7-M4-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.20E-02 6.14E-03 1.37E-03 2.39E-03 9.93E-03 3.23E-03 3.35E-03 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 589 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
||0.09|1.5|0.141|1.449|8.46E-02|7.25E-02|5.17E-03|3.07E-02|3.85E-03|1.34E-02|3.14E-02|4.83E-03|1.33E-02|100%|
|M6-M4-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.07E-02|5.39E-03|1.37E-03|2.01E-03|1.42E-02|5.51E-03|4.34E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.72E-02|4.80E-03|1.84E-02|2.29E-03|8.06E-03|4.92E-02|8.24E-03|2.05E-02|100%|
|M6-M4-OD|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.05E-02|6.17E-03|1.64E-03|2.27E-03|1.38E-02|5.51E-03|4.14E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.81E-02|4.30E-03|2.13E-02|2.73E-03|9.27E-03|4.82E-02|8.24E-03|2.00E-02|100%|
|M6-M5-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.40E-02|3.74E-03|1.10E-03|1.32E-03|3.68E-02|1.86E-02|9.06E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.19E-01|2.25E-03|1.16E-02|1.84E-03|4.86E-03|1.03E-01|2.79E-02|3.76E-02|100%|
|M6-M5-OD|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.40E-02|4.21E-03|1.27E-03|1.47E-03|3.64E-02|1.86E-02|8.90E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.19E-01|2.06E-03|1.31E-02|2.11E-03|5.48E-03|1.02E-01|2.79E-02|3.72E-02|100%|
|M6-M1-PO1(OD)|0.081|0.081|0.0875|0.0745|1.89E-01|2.38E-01|9.89E-02|3.61E-02|1.47E-02|1.07E-02|3.72E-03|1.69E-03|1.02E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.25E-01|1.87E-03|1.09E-01|2.56E-02|4.17E-02|1.26E-02|2.72E-03|4.93E-03|100%|
|S M6-M1- PO1(FOX)|0.081|0.081|T 0.0875|0.0745|1.89E-01|2.39E-01|9.80E-02|3.95E-02|1.64E-02|1.15E-02|3.68E-03|1.69E-03|1.00E-03|100%|
|h|0.081|1.5|0.1461|1.4349|9.26E-02|1.31E-01|1.73E-03|1.16E-01|2.87E-02|4.35E-02|1.23E-02|2.72E-03|4.77E-03|100%|
|a M6-M2-PO1(OD)|0.09|0.09|0.09|S 0.09|1.67E-01|2.01E-01|9.00E-02|1.54E-02|4.60E-03|5.38E-03|5.94E-03|2.29E-03|1.83E-03|100%|
||0.09|1.5|0.141|M 1.449|8.46E-02|8.08E-02|3.95E-03|5.18E-02|7.66E-03|2.21E-02|2.11E-02|3.42E-03|8.84E-03|100%|
|n M6-M2- PO1(FOX)|g 0.09|0.09|0.09|0.09|C 1.67E-01|2.01E-01|8.99E-02|1.57E-02|4.75E-03|5.48E-03|5.90E-03|2.29E-03|1.81E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.16E-02|3.84E-03|5.29E-02|7.92E-03|2.25E-02|2.10E-02|3.42E-03|8.77E-03|100%|
|M6-M3-PO1(OD)|h 0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.12E-02|9.48E-03|2.52E-03|3.48E-03|8.70E-03|3.23E-03|2.74E-03|100%|
||0.09|a 1.5|0.141|1.449|8.46E-02|C 7.35E-02|4.84E-03|3.28E-02|4.20E-03|1.43E-02|3.10E-02|4.83E-03|1.31E-02|100%|
|M6-M3- PO1(FOX)|0.09|i 0.09|I 0.09|0.09|1.67E-01|o 2.01E-01|9.11E-02|9.60E-03|2.57E-03|3.52E-03|8.67E-03|3.23E-03|2.72E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|n 7.37E-02|4.77E-03|3.33E-02|4.28E-03|1.45E-02|3.09E-02|4.83E-03|1.30E-02|100%|
|M6-M4-PO1(OD)|0.09|0.09|C 0.09|0.09|1.67E-01|2.01E-01|f 9.04E-02|6.46E-03|1.74E-03|2.36E-03|1.36E-02|5.51E-03|4.07E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.85E-02|i 4.12E-03|2.23E-02|2.90E-03|9.73E-03|4.79E-02|8.24E-03|1.98E-02|100%|
|M6-M4- PO1(FOX)|0.09|0.09|0.09|T e 0.09|1.67E-01|2.01E-01|d e 9.04E-02|6.52E-03|1.76E-03|2.38E-03|1.36E-02|5.51E-03|4.05E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1 7.86E-02|4.09E-03|2.26E-02|2.93E-03|9.82E-03|4.79E-02|8.24E-03|1.98E-02|100%|
|M6-M5-PO1(OD)|0.09|0.09|0.09|0.09|c 1.67E-01|2.09E-01|2 8.40E-02|n 4.39E-03|1.33E-03|1.53E-03|3.63E-02|1.86E-02|8.84E-03|100%|
||0.09|1.5|0.141|1.449|h 8.46E-02|1.20E-01|1.99E-03|t 1.36E-02|2.21E-03|5.70E-03|1.02E-01|2.79E-02|3.71E-02|100%|
|M6-M5- PO1(FOX)|0.09|0.09|0.09|0.09|. 1.67E-01|2.09E-01|8 5 8.40E-02|i 4.42E-03|a 1.34E-03|1.54E-03|3.63E-02|1.86E-02|8.83E-03|100%|
||0.09|1.5|0.141|1 1.449|8.46E-02|& 1.20E-01|1.97E-03|7 1.37E-02|l 2.23E-03|5.75E-03|1.02E-01|2.79E-02|3.71E-02|100%|
|M6-M2-M1|0.09|0.09|0.09|0.09|0 1.67E-01|I 2.08E-01|8.43E-02|3.40E-02|I 1.33E-02|1.04E-02|5.16E-03|2.29E-03|1.44E-03|100%|
||0.09|1.5|0.141|1.449|/ 8.46E-02|1.15E-01|n 1.79E-03|2 9.41E-02|n 2.22E-02|3.60E-02|1.70E-02|3.42E-03|6.80E-03|100%|
|M6-M3-M1|0.09|0.09|0.09|0.09|0 1.67E-01|2.01E-01|9.01E-02|3 1.30E-02|3.93E-03|f 4.51E-03|7.96E-03|3.23E-03|2.37E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|9 8.03E-02|d 3.33E-03|4.49E-02|6.56E-03|o 1.92E-02|2.88E-02|4.83E-03|1.20E-02|100%|
|M6-M4-M1|0.09|0.09|0.09|0.09|1.67E-01|/ 2.01E-01|. 9.01E-02|8.01E-03|2.31E-03|r 2.85E-03|1.30E-02|5.51E-03|3.75E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|2 8.08E-02|3.27E-03|2.80E-02|3.85E-03|1.21E-02|4.63E-02|8.24E-03|1.90E-02|100%|
|M6-M5-M1|0.09|0.09|0.09|0.09|1.67E-01|0 2.09E-01|8.38E-02|P 5.24E-03|1.63E-03|1.80E-03|m 3.58E-02|1.86E-02|8.58E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.20E-01|1.66E-03|r 1.63E-02|2.72E-03|6.79E-03|1.01E-01|2.79E-02|3.64E-02|100%|
|M6-M3-M2|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|1 8.40E-02|o 3.32E-02|1.33E-02|9.93E-03|a 6.91E-03|3.23E-03|1.84E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.17E-01|2 1.18E-03|9.15E-02|2.22E-02|3.47E-02|t 2.28E-02|4.83E-03|8.99E-03|100%|
|M6-M4-M2|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|8.90E-02|1.20E-02|m 3.93E-03|4.01E-03|1.20E-02|i 5.51E-03|3.24E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.79E-02|1.87E-03|4.13E-02|6.56E-03|1.74E-02|4.28E-02|o 8.24E-03|1.73E-02|100%|
|M6-M5-M2|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.35E-02|7.00E-03|o 2.31E-03|2.35E-03|3.49E-02|n 1.86E-02|8.13E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.22E-01|1.09E-03|2.18E-02|3.85E-03|t 8.96E-03|9.81E-02|2.79E-02|3.51E-02|100%|
|M6-M4-M3|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.30E-02|3.19E-02|1.33E-02|i 9.28E-03|1.08E-02|5.51E-03|2.63E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.22E-01|4.62E-04|8.65E-02|2.22E-02|o 3.22E-02|3.48E-02|8.24E-03|1.33E-02|100%|
|M6-M5-M3|0.09|0.09|0.09|0.09|1.67E-01|2.10E-01|8.26E-02|1.08E-02|3.93E-03|n 3.45E-03|3.35E-02|1.86E-02|7.45E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.27E-01|4.29E-04|3.29E-02|6.56E-03|1.32E-02|9.33E-02|2.79E-02|3.27E-02|100%|
|M6-M5-M4|0.09|0.09|0.09|0.09|1.67E-01|2.16E-01|7.70E-02|3.04E-02|1.33E-02|8.56E-03|C 3.18E-02|1.86E-02|6.60E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.56E-01|2.38E-05|7.43E-02|2.22E-02|2.60E-02|8.15E-02|2.79E-02|2.68E-02|100%|
|M7-PO1-FOX|0.054|0.108|0.039|0.123|1.50E+01|1.78E-01|7.50E-02|2.53E-02|4.21E-03|1.05E-02|e 3.12E-03|4.70E-04|1.33E-03|100%|
||0.054|2.16|0.039|2.175|1.50E+01|8.44E-02|1.02E-03|7.32E-02|4.21E-03|3.45E-02|9.13E-03|n 4.70E-04|4.33E-03|100%|
|M7-M1-FOX|0.081|0.081|0.0875|0.0745|1.89E-01|2.31E-01|1.06E-01|1.61E-02|4.54E-03|5.79E-03|3.95E-03|t 1.37E-03|1.29E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|8.22E-02|5.67E-03|5.67E-02|7.93E-03|2.44E-02|1.42E-02|2.22E-03|5.98E-03|100%|
|M7-M1-OD|0.081|0.081|0.0875|0.0745|1.89E-01|2.34E-01|1.02E-01|2.65E-02|9.62E-03|8.44E-03|3.30E-03|e 1.37E-03|9.62E-04|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.05E-01|2.95E-03|8.80E-02|1.68E-02|3.56E-02|1.16E-02|2.22E-03|r 4.71E-03|100%|
|M7-M2-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.17E-02|1.14E-02|2.70E-03|4.35E-03|5.58E-03|1.77E-03|1.90E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.02E-02|6.96E-03|3.74E-02|4.51E-03|1.65E-02|1.89E-02|2.65E-03|8.12E-03|100%|
|M7-M2-OD|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.07E-02|1.44E-02|3.95E-03|5.25E-03|5.02E-03|1.77E-03|1.63E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.64E-02|5.24E-03|4.83E-02|6.58E-03|2.09E-02|1.75E-02|2.65E-03|7.45E-03|100%|
|M7-M3-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.22E-02|8.20E-03|1.82E-03|3.19E-03|7.37E-03|2.29E-03|2.54E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.68E-02|7.52E-03|2.69E-02|3.04E-03|1.20E-02|2.48E-02|3.42E-03|1.07E-02|100%|
|M7-M3-OD|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.18E-02|9.60E-03|2.31E-03|3.65E-03|6.92E-03|2.29E-03|2.32E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.91E-02|6.49E-03|3.23E-02|3.85E-03|1.42E-02|2.39E-02|3.42E-03|1.02E-02|100%|
|M7-M4-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.20E-02|6.14E-03|1.37E-03|2.39E-03|9.93E-03|3.23E-03|3.35E-03|100%|


-----

0.09 1.5 0.141 1.449 8.46E-02 6.81E-02 7.04E-03 2.04E-02 2.29E-03 9.05E-03 3.37E-02 4.83E-03 1.44E-02 100%
M7-M4-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.18E-02 6.97E-03 1.64E-03 2.67E-03 9.55E-03 3.23E-03 3.16E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.92E-02 6.43E-03 2.35E-02 2.73E-03 1.04E-02 3.29E-02 4.83E-03 1.40E-02 100%
M7-M5-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.08E-02 4.52E-03 1.10E-03 1.71E-03 1.47E-02 5.51E-03 4.58E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.62E-02 5.34E-03 1.53E-02 1.84E-03 6.73E-03 5.02E-02 8.24E-03 2.10E-02 100%
M7-M5-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.07E-02 5.05E-03 1.27E-03 1.89E-03 1.44E-02 5.51E-03 4.42E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.68E-02 5.01E-03 1.72E-02 2.11E-03 7.54E-03 4.96E-02 8.24E-03 2.07E-02 100%
M7-M6-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.41E-02 3.19E-03 9.21E-04 1.13E-03 3.71E-02 1.86E-02 9.26E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.19E-01 2.47E-03 9.84E-03 1.53E-03 4.15E-03 1.04E-01 2.79E-02 3.81E-02 100%
M7-M6-OD 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.41E-02 3.53E-03 1.03E-03 1.25E-03 3.69E-02 1.86E-02 9.14E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.19E-01 2.33E-03 1.09E-02 1.72E-03 4.59E-03 1.03E-01 2.79E-02 3.78E-02 100%
M7-M1-PO1(OD) 0.081 0.081 0.0875 0.0745 1.89E-01 2.38E-01 9.90E-02 3.65E-02 1.47E-02 1.09E-02 3.10E-03 1.37E-03 8.65E-04 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.25E-01 2.13E-03 1.10E-01 2.56E-02 4.22E-02 1.04E-02 2.22E-03 4.11E-03 100%
M7-M1PO1(FOX) 0.081 0.081 0.0875 0.0745 1.89E-01 2.39E-01 9.80E-02 3.99E-02 1.64E-02 1.17E-02 3.07E-03 1.37E-03 8.47E-04 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.31E-01 1.97E-03 1.17E-01 2.87E-02 4.41E-02 1.02E-02 2.22E-03 3.98E-03 100%
M7-M2-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.02E-02 1.59E-02 4.60E-03 5.67E-03 4.84E-03 1.77E-03 1.54E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.95E-02 4.64E-03 5.32E-02 7.66E-03 2.28E-02 1.70E-02 2.65E-03 7.17E-03 100%
M7-M2PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.01E-02 1.63E-02 4.75E-03 5.77E-03 4.80E-03 1.77E-03 1.52E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.02E-02 4.52E-03 5.43E-02 7.92E-03 2.32E-02 1.69E-02 2.65E-03 7.11E-03 100%
M7-M3-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.17E-02 1.02E-02 2.52E-03 3.83E-03 6.77E-03 2.29E-03 2.24E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.02E-02 6.12E-03 3.44E-02 4.20E-03 1.51E-02 2.35E-02 3.42E-03 1.01E-02 100%
M7-M3PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.16E-02 1.03E-02 2.57E-03 3.86E-03 6.74E-03 2.29E-03 2.22E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.04E-02 6.04E-03 3.49E-02 4.28E-03 1.53E-02 2.35E-02 3.42E-03 1.00E-02 100%
M7-M4-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.18E-02 7.28E-03 1.74E-03 2.77E-03 9.43E-03 3.23E-03 3.10E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.97E-02 6.21E-03 2.46E-02 2.90E-03 1.09E-02 3.27E-02 4.83E-03 1.39E-02 100%
M7-M4PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.17E-02 7.34E-03 1.76E-03 2.79E-03 9.40E-03 3.23E-03 3.09E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.98E-02 6.16E-03 2.49E-02 2.93E-03 1.10E-02 3.26E-02 4.83E-03 1.39E-02 100%
M7-M5-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.07E-02 5.24E-03 1.33E-03 1.96E-03 1.42E-02 5.51E-03 4.37E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.70E-02 4.88E-03 1.79E-02 2.21E-03 7.83E-03 4.93E-02 8.24E-03 2.05E-02 100%
M7-M5PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.07E-02 5.27E-03 1.34E-03 1.97E-03 1.42E-02 5.51E-03 4.36E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.70E-02 4.86E-03 1.80E-02 2.23E-03 7.89E-03 4.93E-02 8.24E-03 2.05E-02 100%
M7-M6-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.41E-02 3.65E-03 1.07E-03 1.29E-03 3.68E-02 1.86E-02 9.09E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.19E-01 2.28E-03 1.13E-02 1.79E-03 4.74E-03 1.03E-01 2.79E-02 3.77E-02 100%
M7-M6PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.41E-02 3.67E-03 1.08E-03 1.30E-03 3.68E-02 1.86E-02 9.08E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.19E-01 2.27E-03 1.14E-02 1.80E-03 4.78E-03 1.03E-01 2.79E-02 3.77E-02 100%
M7-M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.45E-02 3.47E-02 1.33E-02 1.07E-02 4.14E-03 1.77E-03 1.18E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.14E-01 2.23E-03 9.57E-02 2.22E-02 3.68E-02 1.36E-02 2.65E-03 5.48E-03 100%
M7-M3-M1 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.06E-02 1.37E-02 3.93E-03 4.89E-03 6.10E-03 2.29E-03 1.91E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.74E-02 4.40E-03 4.68E-02 6.56E-03 2.01E-02 2.17E-02 3.42E-03 9.16E-03 100%
M7-M4-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.13E-02 8.90E-03 2.31E-03 3.29E-03 8.86E-03 3.23E-03 2.82E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.24E-02 5.15E-03 3.07E-02 3.85E-03 1.34E-02 3.14E-02 4.83E-03 1.33E-02 100%
M7-M5-M1 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.05E-02 6.16E-03 1.63E-03 2.26E-03 1.38E-02 5.51E-03 4.14E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.81E-02 4.30E-03 2.12E-02 2.72E-03 9.26E-03 4.82E-02 8.24E-03 2.00E-02 100%
M7-M6-M1 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.40E-02 4.21E-03 1.26E-03 1.47E-03 3.64E-02 1.86E-02 8.90E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.19E-01 2.06E-03 1.31E-02 2.11E-03 5.47E-03 1.02E-01 2.79E-02 3.72E-02 100%
M7-M3-M2 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.43E-02 3.40E-02 1.33E-02 1.04E-02 5.16E-03 2.29E-03 1.44E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.15E-01 1.79E-03 9.41E-02 2.22E-02 3.60E-02 1.70E-02 3.42E-03 6.80E-03 100%
M7-M4-M2 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.01E-02 1.30E-02 3.93E-03 4.51E-03 7.96E-03 3.23E-03 2.37E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.03E-02 3.33E-03 4.49E-02 6.56E-03 1.92E-02 2.88E-02 4.83E-03 1.20E-02 100%
M7-M5-M2 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.01E-02 8.01E-03 2.31E-03 2.85E-03 1.30E-02 5.51E-03 3.75E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.08E-02 3.27E-03 2.80E-02 3.85E-03 1.21E-02 4.63E-02 8.24E-03 1.90E-02 100%
M7-M6-M2 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.38E-02 5.24E-03 1.63E-03 1.80E-03 3.58E-02 1.86E-02 8.58E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.20E-01 1.66E-03 1.63E-02 2.72E-03 6.79E-03 1.01E-01 2.79E-02 3.64E-02 100%
M7-M4-M3 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.40E-02 3.32E-02 1.33E-02 9.93E-03 6.91E-03 3.23E-03 1.84E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.17E-01 1.18E-03 9.15E-02 2.22E-02 3.47E-02 2.28E-02 4.83E-03 8.99E-03 100%
M7-M5-M3 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.90E-02 1.20E-02 3.93E-03 4.01E-03 1.20E-02 5.51E-03 3.24E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.79E-02 1.87E-03 4.13E-02 6.56E-03 1.74E-02 4.28E-02 8.24E-03 1.73E-02 100%
M7-M6-M3 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.35E-02 7.00E-03 2.31E-03 2.35E-03 3.49E-02 1.86E-02 8.13E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.22E-01 1.09E-03 2.18E-02 3.85E-03 8.96E-03 9.81E-02 2.79E-02 3.51E-02 100%
M7-M5-M4 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.30E-02 3.19E-02 1.33E-02 9.28E-03 1.08E-02 5.51E-03 2.63E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.22E-01 4.62E-04 8.65E-02 2.22E-02 3.22E-02 3.48E-02 8.24E-03 1.33E-02 100%
M7-M6-M4 0.09 0.09 0.09 0.09 1.67E-01 2.10E-01 8.26E-02 1.08E-02 3.93E-03 3.45E-03 3.35E-02 1.86E-02 7.45E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.27E-01 4.29E-04 3.29E-02 6.56E-03 1.32E-02 9.33E-02 2.79E-02 3.27E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 590 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
||0.09|1.5|0.141|1.449|8.46E-02|6.81E-02|7.04E-03|2.04E-02|2.29E-03|9.05E-03|3.37E-02|4.83E-03|1.44E-02|100%|
|M7-M4-OD|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.18E-02|6.97E-03|1.64E-03|2.67E-03|9.55E-03|3.23E-03|3.16E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.92E-02|6.43E-03|2.35E-02|2.73E-03|1.04E-02|3.29E-02|4.83E-03|1.40E-02|100%|
|M7-M5-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.08E-02|4.52E-03|1.10E-03|1.71E-03|1.47E-02|5.51E-03|4.58E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.62E-02|5.34E-03|1.53E-02|1.84E-03|6.73E-03|5.02E-02|8.24E-03|2.10E-02|100%|
|M7-M5-OD|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.07E-02|5.05E-03|1.27E-03|1.89E-03|1.44E-02|5.51E-03|4.42E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.68E-02|5.01E-03|1.72E-02|2.11E-03|7.54E-03|4.96E-02|8.24E-03|2.07E-02|100%|
|M7-M6-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.41E-02|3.19E-03|9.21E-04|1.13E-03|3.71E-02|1.86E-02|9.26E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.19E-01|2.47E-03|9.84E-03|1.53E-03|4.15E-03|1.04E-01|2.79E-02|3.81E-02|100%|
|M7-M6-OD|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.41E-02|3.53E-03|1.03E-03|1.25E-03|3.69E-02|1.86E-02|9.14E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.19E-01|2.33E-03|1.09E-02|1.72E-03|4.59E-03|1.03E-01|2.79E-02|3.78E-02|100%|
|S M7-M1-PO1(OD)|0.081|0.081|0.0875|0.0745|1.89E-01|2.38E-01|9.90E-02|3.65E-02|1.47E-02|1.09E-02|3.10E-03|1.37E-03|8.65E-04|100%|
||0.081|1.5|T 0.1461|1.4349|9.26E-02|1.25E-01|2.13E-03|1.10E-01|2.56E-02|4.22E-02|1.04E-02|2.22E-03|4.11E-03|100%|
|h a M7-M1- PO1(FOX)|0.081|0.081|0.0875|S 0.0745|1.89E-01|2.39E-01|9.80E-02|3.99E-02|1.64E-02|1.17E-02|3.07E-03|1.37E-03|8.47E-04|100%|
||0.081|1.5|0.1461|M 1.4349|9.26E-02|1.31E-01|1.97E-03|1.17E-01|2.87E-02|4.41E-02|1.02E-02|2.22E-03|3.98E-03|100%|
|n M7-M2-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.02E-02|1.59E-02|4.60E-03|5.67E-03|4.84E-03|1.77E-03|1.54E-03|100%|
||g 0.09|1.5|0.141|1.449|C 8.46E-02|7.95E-02|4.64E-03|5.32E-02|7.66E-03|2.28E-02|1.70E-02|2.65E-03|7.17E-03|100%|
|M7-M2- PO1(FOX)|h 0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.01E-02|1.63E-02|4.75E-03|5.77E-03|4.80E-03|1.77E-03|1.52E-03|100%|
||0.09|a 1.5|0.141|1.449|8.46E-02|C 8.02E-02|4.52E-03|5.43E-02|7.92E-03|2.32E-02|1.69E-02|2.65E-03|7.11E-03|100%|
|M7-M3-PO1(OD)|0.09|i 0.09|0.09|0.09|1.67E-01|o 2.00E-01|9.17E-02|1.02E-02|2.52E-03|3.83E-03|6.77E-03|2.29E-03|2.24E-03|100%|
||0.09|1.5|I 0.141|1.449|8.46E-02|7.02E-02|6.12E-03|3.44E-02|4.20E-03|1.51E-02|2.35E-02|3.42E-03|1.01E-02|100%|
|M7-M3- PO1(FOX)|0.09|0.09|C 0.09|0.09|1.67E-01|n 2.00E-01|f 9.16E-02|1.03E-02|2.57E-03|3.86E-03|6.74E-03|2.29E-03|2.22E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.04E-02|i 6.04E-03|3.49E-02|4.28E-03|1.53E-02|2.35E-02|3.42E-03|1.00E-02|100%|
|M7-M4-PO1(OD)|0.09|0.09|0.09|T 0.09|1.67E-01|2.00E-01|d 9.18E-02|7.28E-03|1.74E-03|2.77E-03|9.43E-03|3.23E-03|3.10E-03|100%|
||0.09|1.5|0.141|e 1.449|8.46E-02|6.97E-02|e 6.21E-03|2.46E-02|2.90E-03|1.09E-02|3.27E-02|4.83E-03|1.39E-02|100%|
|M7-M4- PO1(FOX)|0.09|0.09|0.09|0.09|c 1.67E-01|1 2.00E-01|2 9.17E-02|n 7.34E-03|1.76E-03|2.79E-03|9.40E-03|3.23E-03|3.09E-03|100%|
||0.09|1.5|0.141|1.449|h 8.46E-02|6.98E-02|6.16E-03|t 2.49E-02|2.93E-03|1.10E-02|3.26E-02|4.83E-03|1.39E-02|100%|
|M7-M5-PO1(OD)|0.09|0.09|0.09|0.09|. 1.67E-01|2.01E-01|8 9.07E-02|i 5.24E-03|1.33E-03|1.96E-03|1.42E-02|5.51E-03|4.37E-03|100%|
||0.09|1.5|0.141|1 1.449|8.46E-02|7.70E-02|5 4.88E-03|1.79E-02|a 2.21E-03|7.83E-03|4.93E-02|8.24E-03|2.05E-02|100%|
|M7-M5- PO1(FOX)|0.09|0.09|0.09|0.09|0 1.67E-01|& I 2.01E-01|9.07E-02|7 5.27E-03|l I 1.34E-03|1.97E-03|1.42E-02|5.51E-03|4.36E-03|100%|
||0.09|1.5|0.141|1.449|/ 8.46E-02|7.70E-02|n 4.86E-03|2 1.80E-02|n 2.23E-03|7.89E-03|4.93E-02|8.24E-03|2.05E-02|100%|
|M7-M6-PO1(OD)|0.09|0.09|0.09|0.09|0 1.67E-01|2.09E-01|8.41E-02|3 3.65E-03|1.07E-03|f 1.29E-03|3.68E-02|1.86E-02|9.09E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|9 1.19E-01|d 2.28E-03|1.13E-02|1.79E-03|o 4.74E-03|1.03E-01|2.79E-02|3.77E-02|100%|
|M7-M6- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|/ 2 2.09E-01|. 8.41E-02|3.67E-03|1.08E-03|r 1.30E-03|3.68E-02|1.86E-02|9.08E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.19E-01|2.27E-03|P 1.14E-02|1.80E-03|4.78E-03|m 1.03E-01|2.79E-02|3.77E-02|100%|
|M7-M2-M1|0.09|0.09|0.09|0.09|1.67E-01|0 2.08E-01|8.45E-02|r 3.47E-02|1.33E-02|1.07E-02|4.14E-03|1.77E-03|1.18E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.14E-01|1 2.23E-03|o 9.57E-02|2.22E-02|3.68E-02|a 1.36E-02|2.65E-03|5.48E-03|100%|
|M7-M3-M1|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|2 9.06E-02|1.37E-02|3.93E-03|4.89E-03|t 6.10E-03|2.29E-03|1.91E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.74E-02|4.40E-03|4.68E-02|m 6.56E-03|2.01E-02|2.17E-02|i 3.42E-03|9.16E-03|100%|
|M7-M4-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.13E-02|8.90E-03|2.31E-03|3.29E-03|8.86E-03|o 3.23E-03|2.82E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.24E-02|5.15E-03|3.07E-02|o 3.85E-03|1.34E-02|3.14E-02|n 4.83E-03|1.33E-02|100%|
|M7-M5-M1|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.05E-02|6.16E-03|1.63E-03|t 2.26E-03|1.38E-02|5.51E-03|4.14E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.81E-02|4.30E-03|2.12E-02|2.72E-03|i 9.26E-03|4.82E-02|8.24E-03|2.00E-02|100%|
|M7-M6-M1|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.40E-02|4.21E-03|1.26E-03|o 1.47E-03|3.64E-02|1.86E-02|8.90E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.19E-01|2.06E-03|1.31E-02|2.11E-03|n 5.47E-03|1.02E-01|2.79E-02|3.72E-02|100%|
|M7-M3-M2|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.43E-02|3.40E-02|1.33E-02|1.04E-02|5.16E-03|2.29E-03|1.44E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.15E-01|1.79E-03|9.41E-02|2.22E-02|3.60E-02|C 1.70E-02|3.42E-03|6.80E-03|100%|
|M7-M4-M2|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.01E-02|1.30E-02|3.93E-03|4.51E-03|7.96E-03|3.23E-03|2.37E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.03E-02|3.33E-03|4.49E-02|6.56E-03|1.92E-02|e 2.88E-02|4.83E-03|1.20E-02|100%|
|M7-M5-M2|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.01E-02|8.01E-03|2.31E-03|2.85E-03|1.30E-02|n 5.51E-03|3.75E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.08E-02|3.27E-03|2.80E-02|3.85E-03|1.21E-02|4.63E-02|8.24E-03|1.90E-02|100%|
|M7-M6-M2|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.38E-02|5.24E-03|1.63E-03|1.80E-03|3.58E-02|t 1.86E-02|8.58E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.20E-01|1.66E-03|1.63E-02|2.72E-03|6.79E-03|1.01E-01|e 2.79E-02|3.64E-02|100%|
|M7-M4-M3|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.40E-02|3.32E-02|1.33E-02|9.93E-03|6.91E-03|3.23E-03|r 1.84E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.17E-01|1.18E-03|9.15E-02|2.22E-02|3.47E-02|2.28E-02|4.83E-03|8.99E-03|100%|
|M7-M5-M3|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|8.90E-02|1.20E-02|3.93E-03|4.01E-03|1.20E-02|5.51E-03|3.24E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.79E-02|1.87E-03|4.13E-02|6.56E-03|1.74E-02|4.28E-02|8.24E-03|1.73E-02|100%|
|M7-M6-M3|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.35E-02|7.00E-03|2.31E-03|2.35E-03|3.49E-02|1.86E-02|8.13E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.22E-01|1.09E-03|2.18E-02|3.85E-03|8.96E-03|9.81E-02|2.79E-02|3.51E-02|100%|
|M7-M5-M4|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.30E-02|3.19E-02|1.33E-02|9.28E-03|1.08E-02|5.51E-03|2.63E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.22E-01|4.62E-04|8.65E-02|2.22E-02|3.22E-02|3.48E-02|8.24E-03|1.33E-02|100%|
|M7-M6-M4|0.09|0.09|0.09|0.09|1.67E-01|2.10E-01|8.26E-02|1.08E-02|3.93E-03|3.45E-03|3.35E-02|1.86E-02|7.45E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.27E-01|4.29E-04|3.29E-02|6.56E-03|1.32E-02|9.33E-02|2.79E-02|3.27E-02|100%|


-----

M7-M6-M5 0.09 0.09 0.09 0.09 1.67E-01 2.16E-01 7.70E-02 3.04E-02 1.33E-02 8.56E-03 3.18E-02 1.86E-02 6.60E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.56E-01 2.38E-05 7.43E-02 2.22E-02 2.60E-02 8.15E-02 2.79E-02 2.68E-02 100%
M8-PO1-FOX 0.054 0.108 0.039 0.123 1.50E+01 1.78E-01 7.50E-02 2.58E-02 4.21E-03 1.08E-02 2.52E-03 3.71E-04 1.07E-03 100%
0.054 2.16 0.039 2.175 1.50E+01 8.41E-02 1.17E-03 7.44E-02 4.21E-03 3.51E-02 7.34E-03 3.71E-04 3.48E-03 100%
M8-M1-FOX 0.081 0.081 0.0875 0.0745 1.89E-01 2.31E-01 1.06E-01 1.66E-02 4.54E-03 6.06E-03 3.16E-03 1.05E-03 1.05E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 8.15E-02 6.16E-03 5.80E-02 7.93E-03 2.50E-02 1.12E-02 1.70E-03 4.76E-03 100%
M8-M1-OD 0.081 0.081 0.0875 0.0745 1.89E-01 2.34E-01 1.02E-01 2.70E-02 9.62E-03 8.70E-03 2.60E-03 1.05E-03 7.74E-04 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.05E-01 3.28E-03 8.93E-02 1.68E-02 3.63E-02 9.13E-03 1.70E-03 3.72E-03 100%
M8-M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.19E-02 1.21E-02 2.70E-03 4.69E-03 4.37E-03 1.29E-03 1.54E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.90E-02 7.84E-03 3.88E-02 4.51E-03 1.72E-02 1.44E-02 1.93E-03 6.26E-03 100%
M8-M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.09E-02 1.51E-02 3.95E-03 5.59E-03 3.89E-03 1.29E-03 1.30E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.52E-02 5.99E-03 4.99E-02 6.58E-03 2.17E-02 1.34E-02 1.93E-03 5.71E-03 100%
M8-M3-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.26E-02 9.00E-03 1.82E-03 3.59E-03 5.57E-03 1.54E-03 2.01E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.43E-02 8.95E-03 2.84E-02 3.04E-03 1.27E-02 1.80E-02 2.31E-03 7.84E-03 100%
M8-M3-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.22E-02 1.04E-02 2.31E-03 4.05E-03 5.17E-03 1.54E-03 1.81E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.68E-02 7.81E-03 3.39E-02 3.85E-03 1.50E-02 1.73E-02 2.31E-03 7.47E-03 100%
M8-M4-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.28E-02 7.07E-03 1.37E-03 2.85E-03 7.03E-03 1.92E-03 2.55E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.32E-02 9.30E-03 2.21E-02 2.29E-03 9.93E-03 2.25E-02 2.88E-03 9.79E-03 100%
M8-M4-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.26E-02 7.94E-03 1.64E-03 3.15E-03 6.70E-03 1.92E-03 2.39E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.44E-02 8.59E-03 2.54E-02 2.73E-03 1.13E-02 2.19E-02 2.88E-03 9.49E-03 100%
M8-M5-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.26E-02 5.60E-03 1.10E-03 2.25E-03 8.94E-03 2.55E-03 3.20E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.43E-02 8.85E-03 1.77E-02 1.84E-03 7.95E-03 2.89E-02 3.81E-03 1.25E-02 100%
M8-M5-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.25E-02 6.18E-03 1.27E-03 2.46E-03 8.66E-03 2.55E-03 3.05E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.50E-02 8.40E-03 1.98E-02 2.11E-03 8.87E-03 2.84E-02 3.81E-03 1.23E-02 100%
M8-M6-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.19E-02 4.36E-03 9.21E-04 1.72E-03 1.19E-02 3.79E-03 4.07E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.89E-02 7.54E-03 1.42E-02 1.53E-03 6.34E-03 3.96E-02 5.66E-03 1.70E-02 100%
M8-M6-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.19E-02 4.77E-03 1.03E-03 1.87E-03 1.17E-02 3.79E-03 3.95E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.92E-02 7.26E-03 1.57E-02 1.72E-03 6.97E-03 3.91E-02 5.66E-03 1.67E-02 100%
M8-M7-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.06E-02 3.34E-03 7.91E-04 1.28E-03 1.96E-02 7.34E-03 6.12E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.51E-02 5.46E-03 1.09E-02 1.32E-03 4.79E-03 6.32E-02 1.10E-02 2.61E-02 100%
M8-M7-OD 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.06E-02 3.63E-03 8.71E-04 1.38E-03 1.94E-02 7.34E-03 6.02E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.53E-02 5.30E-03 1.19E-02 1.45E-03 5.21E-03 6.28E-02 1.10E-02 2.59E-02 100%
M8-M1-PO1(OD) 0.081 0.081 0.0875 0.0745 1.89E-01 2.38E-01 9.91E-02 3.70E-02 1.47E-02 1.12E-02 2.44E-03 1.05E-03 6.92E-04 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.24E-01 2.40E-03 1.11E-01 2.56E-02 4.29E-02 8.17E-03 1.70E-03 3.24E-03 100%
M8-M1PO1(FOX) 0.081 0.081 0.0875 0.0745 1.89E-01 2.39E-01 9.81E-02 4.04E-02 1.64E-02 1.20E-02 2.41E-03 1.05E-03 6.76E-04 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.31E-01 2.23E-03 1.18E-01 2.87E-02 4.47E-02 7.96E-03 1.70E-03 3.13E-03 100%
M8-M2-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.04E-02 1.66E-02 4.60E-03 6.01E-03 3.73E-03 1.29E-03 1.22E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.84E-02 5.34E-03 5.48E-02 7.66E-03 2.36E-02 1.29E-02 1.93E-03 5.49E-03 100%
M8-M2PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.03E-02 1.70E-02 4.75E-03 6.11E-03 3.70E-03 1.29E-03 1.21E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.92E-02 5.21E-03 5.59E-02 7.92E-03 2.40E-02 1.28E-02 1.93E-03 5.44E-03 100%
M8-M3-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.20E-02 1.10E-02 2.52E-03 4.24E-03 5.04E-03 1.54E-03 1.75E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.79E-02 7.40E-03 3.61E-02 4.20E-03 1.60E-02 1.70E-02 2.31E-03 7.34E-03 100%
M8-M3PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.20E-02 1.11E-02 2.57E-03 4.28E-03 5.02E-03 1.54E-03 1.74E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.82E-02 7.32E-03 3.66E-02 4.28E-03 1.62E-02 1.69E-02 2.31E-03 7.31E-03 100%
M8-M4-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.25E-02 8.26E-03 1.74E-03 3.26E-03 6.58E-03 1.92E-03 2.33E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.49E-02 8.33E-03 2.66E-02 2.90E-03 1.19E-02 2.17E-02 2.88E-03 9.39E-03 100%
M8-M4PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.25E-02 8.33E-03 1.76E-03 3.28E-03 6.56E-03 1.92E-03 2.32E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.50E-02 8.28E-03 2.69E-02 2.93E-03 1.20E-02 2.16E-02 2.88E-03 9.37E-03 100%
M8-M5-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.25E-02 6.39E-03 1.33E-03 2.53E-03 8.56E-03 2.55E-03 3.00E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.53E-02 8.24E-03 2.06E-02 2.21E-03 9.20E-03 2.82E-02 3.81E-03 1.22E-02 100%
M8-M5PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.24E-02 6.43E-03 1.34E-03 2.55E-03 8.54E-03 2.55E-03 2.99E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.53E-02 8.21E-03 2.08E-02 2.23E-03 9.27E-03 2.81E-02 3.81E-03 1.22E-02 100%
M8-M6-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.18E-02 4.91E-03 1.07E-03 1.92E-03 1.16E-02 3.79E-03 3.91E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.94E-02 7.16E-03 1.62E-02 1.79E-03 7.18E-03 3.89E-02 5.66E-03 1.66E-02 100%
M8-M6PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.18E-02 4.94E-03 1.08E-03 1.93E-03 1.16E-02 3.79E-03 3.90E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.94E-02 7.14E-03 1.63E-02 1.80E-03 7.23E-03 3.89E-02 5.66E-03 1.66E-02 100%
M8-M7-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.06E-02 3.73E-03 8.99E-04 1.41E-03 1.93E-02 7.34E-03 5.99E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.53E-02 5.25E-03 1.22E-02 1.50E-03 5.35E-03 6.26E-02 1.10E-02 2.58E-02 100%
M8-M7PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.06E-02 3.75E-03 9.05E-04 1.42E-03 1.93E-02 7.34E-03 5.98E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.53E-02 5.24E-03 1.23E-02 1.51E-03 5.38E-03 6.26E-02 1.10E-02 2.58E-02 100%
M8-M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.46E-02 3.54E-02 1.33E-02 1.10E-02 3.13E-03 1.29E-03 9.20E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 2.67E-03 9.75E-02 2.22E-02 3.77E-02 1.02E-02 1.93E-03 4.15E-03 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 591 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M7-M6-M5|0.09|0.09|0.09|0.09|1.67E-01|2.16E-01|7.70E-02|3.04E-02|1.33E-02|8.56E-03|3.18E-02|1.86E-02|6.60E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.56E-01|2.38E-05|7.43E-02|2.22E-02|2.60E-02|8.15E-02|2.79E-02|2.68E-02|100%|
|M8-PO1-FOX|0.054|0.108|0.039|0.123|1.50E+01|1.78E-01|7.50E-02|2.58E-02|4.21E-03|1.08E-02|2.52E-03|3.71E-04|1.07E-03|100%|
||0.054|2.16|0.039|2.175|1.50E+01|8.41E-02|1.17E-03|7.44E-02|4.21E-03|3.51E-02|7.34E-03|3.71E-04|3.48E-03|100%|
|M8-M1-FOX|0.081|0.081|0.0875|0.0745|1.89E-01|2.31E-01|1.06E-01|1.66E-02|4.54E-03|6.06E-03|3.16E-03|1.05E-03|1.05E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|8.15E-02|6.16E-03|5.80E-02|7.93E-03|2.50E-02|1.12E-02|1.70E-03|4.76E-03|100%|
|M8-M1-OD|0.081|0.081|0.0875|0.0745|1.89E-01|2.34E-01|1.02E-01|2.70E-02|9.62E-03|8.70E-03|2.60E-03|1.05E-03|7.74E-04|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.05E-01|3.28E-03|8.93E-02|1.68E-02|3.63E-02|9.13E-03|1.70E-03|3.72E-03|100%|
|M8-M2-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.19E-02|1.21E-02|2.70E-03|4.69E-03|4.37E-03|1.29E-03|1.54E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.90E-02|7.84E-03|3.88E-02|4.51E-03|1.72E-02|1.44E-02|1.93E-03|6.26E-03|100%|
|M8-M2-OD|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.09E-02|1.51E-02|3.95E-03|5.59E-03|3.89E-03|1.29E-03|1.30E-03|100%|
|S|0.09|1.5|0.141|1.449|8.46E-02|7.52E-02|5.99E-03|4.99E-02|6.58E-03|2.17E-02|1.34E-02|1.93E-03|5.71E-03|100%|
|M8-M3-FOX|0.09|0.09|T 0.09|0.09|1.67E-01|2.00E-01|9.26E-02|9.00E-03|1.82E-03|3.59E-03|5.57E-03|1.54E-03|2.01E-03|100%|
|h|0.09|1.5|0.141|1.449|8.46E-02|6.43E-02|8.95E-03|2.84E-02|3.04E-03|1.27E-02|1.80E-02|2.31E-03|7.84E-03|100%|
|a M8-M3-OD|0.09|0.09|0.09|S 0.09|1.67E-01|2.00E-01|9.22E-02|1.04E-02|2.31E-03|4.05E-03|5.17E-03|1.54E-03|1.81E-03|100%|
||0.09|1.5|0.141|M 1.449|8.46E-02|6.68E-02|7.81E-03|3.39E-02|3.85E-03|1.50E-02|1.73E-02|2.31E-03|7.47E-03|100%|
|n M8-M4-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.28E-02|7.07E-03|1.37E-03|2.85E-03|7.03E-03|1.92E-03|2.55E-03|100%|
||g 0.09|1.5|0.141|1.449|C 8.46E-02|6.32E-02|9.30E-03|2.21E-02|2.29E-03|9.93E-03|2.25E-02|2.88E-03|9.79E-03|100%|
|M8-M4-OD|h 0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.26E-02|7.94E-03|1.64E-03|3.15E-03|6.70E-03|1.92E-03|2.39E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.44E-02|8.59E-03|2.54E-02|2.73E-03|1.13E-02|2.19E-02|2.88E-03|9.49E-03|100%|
|M8-M5-FOX|0.09|a 0.09|0.09|0.09|1.67E-01|C 2.00E-01|9.26E-02|5.60E-03|1.10E-03|2.25E-03|8.94E-03|2.55E-03|3.20E-03|100%|
||0.09|i 1.5|0.141|1.449|8.46E-02|o 6.43E-02|8.85E-03|1.77E-02|1.84E-03|7.95E-03|2.89E-02|3.81E-03|1.25E-02|100%|
|M8-M5-OD|0.09|0.09|I 0.09|0.09|1.67E-01|2.00E-01|9.25E-02|6.18E-03|1.27E-03|2.46E-03|8.66E-03|2.55E-03|3.05E-03|100%|
||0.09|1.5|C 0.141|1.449|8.46E-02|n 6.50E-02|8.40E-03|1.98E-02|2.11E-03|8.87E-03|2.84E-02|3.81E-03|1.23E-02|100%|
|M8-M6-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|f 9.19E-02|4.36E-03|9.21E-04|1.72E-03|1.19E-02|3.79E-03|4.07E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.89E-02|i 7.54E-03|1.42E-02|1.53E-03|6.34E-03|3.96E-02|5.66E-03|1.70E-02|100%|
|M8-M6-OD|0.09|0.09|0.09|T 0.09|1.67E-01|2.00E-01|d 9.19E-02|4.77E-03|1.03E-03|1.87E-03|1.17E-02|3.79E-03|3.95E-03|100%|
||0.09|1.5|0.141|e 1.449|8.46E-02|6.92E-02|e 7.26E-03|1.57E-02|1.72E-03|6.97E-03|3.91E-02|5.66E-03|1.67E-02|100%|
|M8-M7-FOX|0.09|0.09|0.09|0.09|c 1.67E-01|1 2.04E-01|9.06E-02|n 3.34E-03|7.91E-04|1.28E-03|1.96E-02|7.34E-03|6.12E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.51E-02|2 5.46E-03|1.09E-02|1.32E-03|4.79E-03|6.32E-02|1.10E-02|2.61E-02|100%|
|M8-M7-OD|0.09|0.09|0.09|0.09|h 1.67E-01|2.04E-01|8 9.06E-02|t i 3.63E-03|8.71E-04|1.38E-03|1.94E-02|7.34E-03|6.02E-03|100%|
||0.09|1.5|0.141|1.449|. 8.46E-02|8.53E-02|5.30E-03|1.19E-02|a 1.45E-03|5.21E-03|6.28E-02|1.10E-02|2.59E-02|100%|
|M8-M1-PO1(OD)|0.081|0.081|0.0875|1 0.0745|1.89E-01|2.38E-01|5 9.91E-02|3.70E-02|l 1.47E-02|1.12E-02|2.44E-03|1.05E-03|6.92E-04|100%|
||0.081|1.5|0.1461|1.4349|0 9.26E-02|& 1.24E-01|2.40E-03|7 1.11E-01|2.56E-02|4.29E-02|8.17E-03|1.70E-03|3.24E-03|100%|
|M8-M1- PO1(FOX)|0.081|0.081|0.0875|0.0745|/ 1.89E-01|I 2.39E-01|n 9.81E-02|2 4.04E-02|I n 1.64E-02|1.20E-02|2.41E-03|1.05E-03|6.76E-04|100%|
||0.081|1.5|0.1461|1.4349|0 9.26E-02|1.31E-01|2.23E-03|3 1.18E-01|2.87E-02|f 4.47E-02|7.96E-03|1.70E-03|3.13E-03|100%|
|M8-M2-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|9 2.01E-01|d 9.04E-02|1.66E-02|4.60E-03|o 6.01E-03|3.73E-03|1.29E-03|1.22E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|/ 7.84E-02|. 5.34E-03|5.48E-02|7.66E-03|r 2.36E-02|1.29E-02|1.93E-03|5.49E-03|100%|
|M8-M2- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2 0 2.01E-01|9.03E-02|P 1.70E-02|4.75E-03|6.11E-03|m 3.70E-03|1.29E-03|1.21E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.92E-02|5.21E-03|r 5.59E-02|7.92E-03|2.40E-02|a 1.28E-02|1.93E-03|5.44E-03|100%|
|M8-M3-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|1 9.20E-02|o 1.10E-02|2.52E-03|4.24E-03|5.04E-03|1.54E-03|1.75E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.79E-02|2 7.40E-03|3.61E-02|4.20E-03|1.60E-02|t 1.70E-02|i 2.31E-03|7.34E-03|100%|
|M8-M3- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.20E-02|1.11E-02|m 2.57E-03|4.28E-03|5.02E-03|o 1.54E-03|1.74E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.82E-02|7.32E-03|3.66E-02|o 4.28E-03|1.62E-02|1.69E-02|n 2.31E-03|7.31E-03|100%|
|M8-M4-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.25E-02|8.26E-03|1.74E-03|t i 3.26E-03|6.58E-03|1.92E-03|2.33E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.49E-02|8.33E-03|2.66E-02|2.90E-03|1.19E-02|2.17E-02|2.88E-03|9.39E-03|100%|
|M8-M4- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.25E-02|8.33E-03|1.76E-03|o n 3.28E-03|6.56E-03|1.92E-03|2.32E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.50E-02|8.28E-03|2.69E-02|2.93E-03|1.20E-02|2.16E-02|2.88E-03|9.37E-03|100%|
|M8-M5-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.25E-02|6.39E-03|1.33E-03|2.53E-03|C 8.56E-03|2.55E-03|3.00E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.53E-02|8.24E-03|2.06E-02|2.21E-03|9.20E-03|2.82E-02|3.81E-03|1.22E-02|100%|
|M8-M5- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.24E-02|6.43E-03|1.34E-03|2.55E-03|e 8.54E-03|n 2.55E-03|2.99E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.53E-02|8.21E-03|2.08E-02|2.23E-03|9.27E-03|2.81E-02|t 3.81E-03|1.22E-02|100%|
|M8-M6-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.18E-02|4.91E-03|1.07E-03|1.92E-03|1.16E-02|3.79E-03|3.91E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.94E-02|7.16E-03|1.62E-02|1.79E-03|7.18E-03|3.89E-02|e 5.66E-03|1.66E-02|100%|
|M8-M6- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.18E-02|4.94E-03|1.08E-03|1.93E-03|1.16E-02|3.79E-03|r 3.90E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.94E-02|7.14E-03|1.63E-02|1.80E-03|7.23E-03|3.89E-02|5.66E-03|1.66E-02|100%|
|M8-M7-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.04E-01|9.06E-02|3.73E-03|8.99E-04|1.41E-03|1.93E-02|7.34E-03|5.99E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.53E-02|5.25E-03|1.22E-02|1.50E-03|5.35E-03|6.26E-02|1.10E-02|2.58E-02|100%|
|M8-M7- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.04E-01|9.06E-02|3.75E-03|9.05E-04|1.42E-03|1.93E-02|7.34E-03|5.98E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.53E-02|5.24E-03|1.23E-02|1.51E-03|5.38E-03|6.26E-02|1.10E-02|2.58E-02|100%|
|M8-M2-M1|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.46E-02|3.54E-02|1.33E-02|1.10E-02|3.13E-03|1.29E-03|9.20E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.13E-01|2.67E-03|9.75E-02|2.22E-02|3.77E-02|1.02E-02|1.93E-03|4.15E-03|100%|


-----

M8-M3-M1 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.09E-02 1.46E-02 3.93E-03 5.32E-03 4.47E-03 1.54E-03 1.46E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.54E-02 5.48E-03 4.88E-02 6.56E-03 2.11E-02 1.56E-02 2.31E-03 6.64E-03 100%
M8-M4-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.20E-02 9.94E-03 2.31E-03 3.82E-03 6.09E-03 1.92E-03 2.08E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.79E-02 7.10E-03 3.30E-02 3.85E-03 1.46E-02 2.07E-02 2.88E-03 8.92E-03 100%
M8-M5-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.22E-02 7.39E-03 1.63E-03 2.88E-03 8.14E-03 2.55E-03 2.79E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.67E-02 7.47E-03 2.43E-02 2.72E-03 1.08E-02 2.74E-02 3.81E-03 1.18E-02 100%
M8-M6-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.17E-02 5.57E-03 1.26E-03 2.15E-03 1.12E-02 3.79E-03 3.73E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.01E-02 6.70E-03 1.85E-02 2.11E-03 8.22E-03 3.82E-02 5.66E-03 1.63E-02 100%
M8-M7-M1 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.05E-02 4.18E-03 1.03E-03 1.57E-03 1.90E-02 7.34E-03 5.84E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.57E-02 4.99E-03 1.37E-02 1.72E-03 6.01E-03 6.19E-02 1.10E-02 2.55E-02 100%
M8-M3-M2 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.45E-02 3.50E-02 1.33E-02 1.08E-02 3.67E-03 1.54E-03 1.06E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 2.44E-03 9.65E-02 2.22E-02 3.72E-02 1.20E-02 2.31E-03 4.86E-03 100%
M8-M4-M2 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.07E-02 1.41E-02 3.93E-03 5.08E-03 5.33E-03 1.92E-03 1.70E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.64E-02 4.91E-03 4.77E-02 6.56E-03 2.06E-02 1.88E-02 2.88E-03 7.96E-03 100%
M8-M5-M2 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.17E-02 9.37E-03 2.31E-03 3.53E-03 7.49E-03 2.55E-03 2.47E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.00E-02 6.09E-03 3.18E-02 3.85E-03 1.40E-02 2.61E-02 3.81E-03 1.11E-02 100%
M8-M6-M2 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.15E-02 6.74E-03 1.63E-03 2.55E-03 1.07E-02 3.79E-03 3.46E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.16E-02 5.87E-03 2.29E-02 2.72E-03 1.01E-02 3.70E-02 5.66E-03 1.57E-02 100%
M8-M7-M2 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.04E-02 4.94E-03 1.26E-03 1.84E-03 1.86E-02 7.34E-03 5.61E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.64E-02 4.55E-03 1.64E-02 2.11E-03 7.14E-03 6.09E-02 1.10E-02 2.50E-02 100%
M8-M4-M3 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.44E-02 3.45E-02 1.33E-02 1.06E-02 4.44E-03 1.92E-03 1.26E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.14E-01 2.10E-03 9.52E-02 2.22E-02 3.65E-02 1.46E-02 2.88E-03 5.88E-03 100%
M8-M5-M3 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.04E-02 1.35E-02 3.93E-03 4.78E-03 6.65E-03 2.55E-03 2.05E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.82E-02 4.09E-03 4.63E-02 6.56E-03 1.98E-02 2.38E-02 3.81E-03 9.98E-03 100%
M8-M6-M3 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.10E-02 8.66E-03 2.31E-03 3.17E-03 9.98E-03 3.79E-03 3.10E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.47E-02 4.67E-03 3.00E-02 3.85E-03 1.31E-02 3.54E-02 5.66E-03 1.49E-02 100%
M8-M7-M3 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.02E-02 6.07E-03 1.63E-03 2.22E-03 1.79E-02 7.34E-03 5.30E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.76E-02 3.91E-03 2.03E-02 2.72E-03 8.80E-03 5.95E-02 1.10E-02 2.43E-02 100%
M8-M5-M4 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.42E-02 3.38E-02 1.33E-02 1.02E-02 5.66E-03 2.55E-03 1.55E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.15E-01 1.62E-03 9.33E-02 2.22E-02 3.56E-02 1.87E-02 3.81E-03 7.44E-03 100%
M8-M6-M4 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 8.98E-02 1.27E-02 3.93E-03 4.38E-03 9.03E-03 3.79E-03 2.62E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.23E-02 2.96E-03 4.39E-02 6.56E-03 1.87E-02 3.25E-02 5.66E-03 1.34E-02 100%
M8-M7-M4 0.09 0.09 0.09 0.09 1.67E-01 2.05E-01 8.98E-02 7.95E-03 2.31E-03 2.82E-03 1.71E-02 7.34E-03 4.89E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 9.02E-02 2.98E-03 2.69E-02 3.85E-03 1.15E-02 5.74E-02 1.10E-02 2.32E-02 100%
M8-M6-M5 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.37E-02 3.29E-02 1.33E-02 9.77E-03 7.91E-03 3.79E-03 2.06E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.18E-01 1.01E-03 9.02E-02 2.22E-02 3.40E-02 2.60E-02 5.66E-03 1.01E-02 100%
M8-M7-M5 0.09 0.09 0.09 0.09 1.67E-01 2.05E-01 8.87E-02 1.20E-02 3.93E-03 4.02E-03 1.60E-02 7.34E-03 4.31E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 9.68E-02 1.72E-03 3.99E-02 6.56E-03 1.67E-02 5.35E-02 1.10E-02 2.12E-02 100%
M8-M7-M6 0.09 0.09 0.09 0.09 1.67E-01 2.12E-01 8.27E-02 3.21E-02 1.33E-02 9.40E-03 1.45E-02 7.34E-03 3.59E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.30E-01 4.67E-04 8.50E-02 2.22E-02 3.14E-02 4.43E-02 1.10E-02 1.67E-02 100%
M9-PO1-FOX 0.054 0.108 0.039 0.123 1.50E+01 1.78E-01 7.51E-02 2.63E-02 4.21E-03 1.10E-02 1.89E-03 2.73E-04 8.10E-04 100%
0.054 2.16 0.039 2.175 1.50E+01 8.39E-02 1.32E-03 7.58E-02 4.21E-03 3.58E-02 5.50E-03 2.73E-04 2.62E-03 100%
M9-M1-FOX 0.081 0.081 0.0875 0.0745 1.89E-01 2.31E-01 1.06E-01 1.73E-02 4.54E-03 6.36E-03 2.36E-03 7.53E-04 8.03E-04 100%
0.081 1.5 0.1461 1.4349 9.26E-02 8.10E-02 6.59E-03 5.96E-02 7.93E-03 2.58E-02 8.29E-03 1.21E-03 3.54E-03 100%
M9-M1-OD 0.081 0.081 0.0875 0.0745 1.89E-01 2.34E-01 1.02E-01 2.76E-02 9.62E-03 8.98E-03 1.92E-03 7.53E-04 5.81E-04 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.05E-01 3.56E-03 9.09E-02 1.68E-02 3.70E-02 6.69E-03 1.21E-03 2.74E-03 100%
M9-M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.21E-02 1.28E-02 2.70E-03 5.07E-03 3.21E-03 8.80E-04 1.17E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.81E-02 8.56E-03 4.06E-02 4.51E-03 1.80E-02 1.04E-02 1.32E-03 4.55E-03 100%
M9-M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.10E-02 1.59E-02 3.95E-03 5.96E-03 2.83E-03 8.80E-04 9.73E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.45E-02 6.60E-03 5.17E-02 6.58E-03 2.26E-02 9.56E-03 1.32E-03 4.12E-03 100%
M9-M3-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.29E-02 9.91E-03 1.82E-03 4.04E-03 4.01E-03 9.92E-04 1.51E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.29E-02 1.01E-02 3.03E-02 3.04E-03 1.36E-02 1.25E-02 1.48E-03 5.50E-03 100%
M9-M3-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.24E-02 1.13E-02 2.31E-03 4.51E-03 3.68E-03 9.92E-04 1.34E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.55E-02 8.86E-03 3.59E-02 3.85E-03 1.60E-02 1.19E-02 1.48E-03 5.21E-03 100%
M9-M4-FOX 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.32E-02 8.14E-03 1.37E-03 3.38E-03 4.89E-03 1.14E-03 1.88E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.09E-02 1.10E-02 2.41E-02 2.29E-03 1.09E-02 1.47E-02 1.70E-03 6.52E-03 100%
M9-M4-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.30E-02 9.03E-03 1.64E-03 3.70E-03 4.61E-03 1.14E-03 1.74E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.22E-02 1.02E-02 2.75E-02 2.73E-03 1.24E-02 1.43E-02 1.70E-03 6.29E-03 100%
M9-M5-FOX 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.33E-02 6.85E-03 1.10E-03 2.88E-03 5.90E-03 1.33E-03 2.29E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.04E-02 1.15E-02 2.00E-02 1.84E-03 9.06E-03 1.75E-02 1.99E-03 7.74E-03 100%
M9-M5-OD 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.32E-02 7.47E-03 1.27E-03 3.10E-03 5.65E-03 1.33E-03 2.16E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.11E-02 1.10E-02 2.22E-02 2.11E-03 1.00E-02 1.70E-02 1.99E-03 7.53E-03 100%
M9-M6-FOX 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.32E-02 5.85E-03 9.21E-04 2.46E-03 7.16E-03 1.60E-03 2.78E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.13E-02 1.17E-02 1.69E-02 1.53E-03 7.67E-03 2.10E-02 2.39E-03 9.28E-03 100%
M9-M6-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.32E-02 6.31E-03 1.03E-03 2.64E-03 6.93E-03 1.60E-03 2.66E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.17E-02 1.13E-02 1.85E-02 1.72E-03 8.37E-03 2.06E-02 2.39E-03 9.09E-03 100%
M9-M7-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.39E-02 5.23E-03 7.91E-04 2.22E-03 9.36E-03 2.01E-03 3.67E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.58E-02 1.26E-02 1.45E-02 1.32E-03 6.60E-03 2.60E-02 3.01E-03 1.15E-02 100%
M9-M7-OD 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.38E-02 5.61E-03 8.71E-04 2.37E-03 9.15E-03 2.01E-03 3.57E-03 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 592 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M8-M3-M1|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.09E-02|1.46E-02|3.93E-03|5.32E-03|4.47E-03|1.54E-03|1.46E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.54E-02|5.48E-03|4.88E-02|6.56E-03|2.11E-02|1.56E-02|2.31E-03|6.64E-03|100%|
|M8-M4-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.20E-02|9.94E-03|2.31E-03|3.82E-03|6.09E-03|1.92E-03|2.08E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.79E-02|7.10E-03|3.30E-02|3.85E-03|1.46E-02|2.07E-02|2.88E-03|8.92E-03|100%|
|M8-M5-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.22E-02|7.39E-03|1.63E-03|2.88E-03|8.14E-03|2.55E-03|2.79E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.67E-02|7.47E-03|2.43E-02|2.72E-03|1.08E-02|2.74E-02|3.81E-03|1.18E-02|100%|
|M8-M6-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.17E-02|5.57E-03|1.26E-03|2.15E-03|1.12E-02|3.79E-03|3.73E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.01E-02|6.70E-03|1.85E-02|2.11E-03|8.22E-03|3.82E-02|5.66E-03|1.63E-02|100%|
|M8-M7-M1|0.09|0.09|0.09|0.09|1.67E-01|2.04E-01|9.05E-02|4.18E-03|1.03E-03|1.57E-03|1.90E-02|7.34E-03|5.84E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.57E-02|4.99E-03|1.37E-02|1.72E-03|6.01E-03|6.19E-02|1.10E-02|2.55E-02|100%|
|M8-M3-M2|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.45E-02|3.50E-02|1.33E-02|1.08E-02|3.67E-03|1.54E-03|1.06E-03|100%|
|S|0.09|1.5|0.141|1.449|8.46E-02|1.13E-01|2.44E-03|9.65E-02|2.22E-02|3.72E-02|1.20E-02|2.31E-03|4.86E-03|100%|
|M8-M4-M2|0.09|0.09|T 0.09|0.09|1.67E-01|2.01E-01|9.07E-02|1.41E-02|3.93E-03|5.08E-03|5.33E-03|1.92E-03|1.70E-03|100%|
|h|0.09|1.5|0.141|1.449|8.46E-02|7.64E-02|4.91E-03|4.77E-02|6.56E-03|2.06E-02|1.88E-02|2.88E-03|7.96E-03|100%|
|a M8-M5-M2|0.09|0.09|0.09|S 0.09|1.67E-01|2.00E-01|9.17E-02|9.37E-03|2.31E-03|3.53E-03|7.49E-03|2.55E-03|2.47E-03|100%|
||0.09|1.5|0.141|M 1.449|8.46E-02|7.00E-02|6.09E-03|3.18E-02|3.85E-03|1.40E-02|2.61E-02|3.81E-03|1.11E-02|100%|
|n M8-M6-M2|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.15E-02|6.74E-03|1.63E-03|2.55E-03|1.07E-02|3.79E-03|3.46E-03|100%|
||g 0.09|1.5|0.141|1.449|C 8.46E-02|7.16E-02|5.87E-03|2.29E-02|2.72E-03|1.01E-02|3.70E-02|5.66E-03|1.57E-02|100%|
|M8-M7-M2|h 0.09|0.09|0.09|0.09|1.67E-01|2.04E-01|9.04E-02|4.94E-03|1.26E-03|1.84E-03|1.86E-02|7.34E-03|5.61E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.64E-02|4.55E-03|1.64E-02|2.11E-03|7.14E-03|6.09E-02|1.10E-02|2.50E-02|100%|
|M8-M4-M3|0.09|a 0.09|0.09|0.09|1.67E-01|C 2.08E-01|8.44E-02|3.45E-02|1.33E-02|1.06E-02|4.44E-03|1.92E-03|1.26E-03|100%|
||0.09|i 1.5|0.141|1.449|8.46E-02|o 1.14E-01|2.10E-03|9.52E-02|2.22E-02|3.65E-02|1.46E-02|2.88E-03|5.88E-03|100%|
|M8-M5-M3|0.09|0.09|I 0.09|0.09|1.67E-01|2.01E-01|9.04E-02|1.35E-02|3.93E-03|4.78E-03|6.65E-03|2.55E-03|2.05E-03|100%|
||0.09|1.5|C 0.141|1.449|8.46E-02|n 7.82E-02|4.09E-03|4.63E-02|6.56E-03|1.98E-02|2.38E-02|3.81E-03|9.98E-03|100%|
|M8-M6-M3|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|f 9.10E-02|8.66E-03|2.31E-03|3.17E-03|9.98E-03|3.79E-03|3.10E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.47E-02|i 4.67E-03|3.00E-02|3.85E-03|1.31E-02|3.54E-02|5.66E-03|1.49E-02|100%|
|M8-M7-M3|0.09|0.09|0.09|T 0.09|1.67E-01|2.04E-01|d 9.02E-02|6.07E-03|1.63E-03|2.22E-03|1.79E-02|7.34E-03|5.30E-03|100%|
||0.09|1.5|0.141|e 1.449|8.46E-02|8.76E-02|e 3.91E-03|2.03E-02|2.72E-03|8.80E-03|5.95E-02|1.10E-02|2.43E-02|100%|
|M8-M5-M4|0.09|0.09|0.09|0.09|c 1.67E-01|1 2.08E-01|8.42E-02|n 3.38E-02|1.33E-02|1.02E-02|5.66E-03|2.55E-03|1.55E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.15E-01|2 1.62E-03|9.33E-02|2.22E-02|3.56E-02|1.87E-02|3.81E-03|7.44E-03|100%|
|M8-M6-M4|0.09|0.09|0.09|0.09|h 1.67E-01|2.01E-01|8 8.98E-02|t i 1.27E-02|3.93E-03|4.38E-03|9.03E-03|3.79E-03|2.62E-03|100%|
||0.09|1.5|0.141|1.449|. 8.46E-02|8.23E-02|2.96E-03|4.39E-02|a 6.56E-03|1.87E-02|3.25E-02|5.66E-03|1.34E-02|100%|
|M8-M7-M4|0.09|0.09|0.09|1 0.09|1.67E-01|2.05E-01|5 8.98E-02|7.95E-03|l 2.31E-03|2.82E-03|1.71E-02|7.34E-03|4.89E-03|100%|
||0.09|1.5|0.141|1.449|0 8.46E-02|& 9.02E-02|2.98E-03|7 2.69E-02|3.85E-03|1.15E-02|5.74E-02|1.10E-02|2.32E-02|100%|
|M8-M6-M5|0.09|0.09|0.09|0.09|/ 1.67E-01|I 2.08E-01|8.37E-02|2 3.29E-02|I 1.33E-02|9.77E-03|7.91E-03|3.79E-03|2.06E-03|100%|
||0.09|1.5|0.141|1.449|0 8.46E-02|1.18E-01|n 1.01E-03|9.02E-02|n 2.22E-02|3.40E-02|2.60E-02|5.66E-03|1.01E-02|100%|
|M8-M7-M5|0.09|0.09|0.09|0.09|1.67E-01|2.05E-01|d 8.87E-02|3 1.20E-02|3.93E-03|f 4.02E-03|1.60E-02|7.34E-03|4.31E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|9 9.68E-02|1.72E-03|3.99E-02|6.56E-03|o 1.67E-02|5.35E-02|1.10E-02|2.12E-02|100%|
|M8-M7-M6|0.09|0.09|0.09|0.09|1.67E-01|/ 2.12E-01|. 8.27E-02|3.21E-02|1.33E-02|r 9.40E-03|1.45E-02|7.34E-03|3.59E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|2 1.30E-01|4.67E-04|P 8.50E-02|2.22E-02|3.14E-02|4.43E-02|1.10E-02|1.67E-02|100%|
|M9-PO1-FOX|0.054|0.108|0.039|0.123|1.50E+01|0 1.78E-01|7.51E-02|2.63E-02|4.21E-03|1.10E-02|m 1.89E-03|2.73E-04|8.10E-04|100%|
||0.054|2.16|0.039|2.175|1.50E+01|8.39E-02|1 1.32E-03|r 7.58E-02|4.21E-03|3.58E-02|a 5.50E-03|2.73E-04|2.62E-03|100%|
|M9-M1-FOX|0.081|0.081|0.0875|0.0745|1.89E-01|2.31E-01|1.06E-01|o 1.73E-02|4.54E-03|6.36E-03|t 2.36E-03|7.53E-04|8.03E-04|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|8.10E-02|2 6.59E-03|5.96E-02|7.93E-03|2.58E-02|8.29E-03|i 1.21E-03|3.54E-03|100%|
|M9-M1-OD|0.081|0.081|0.0875|0.0745|1.89E-01|2.34E-01|1.02E-01|2.76E-02|m 9.62E-03|8.98E-03|1.92E-03|o 7.53E-04|5.81E-04|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.05E-01|3.56E-03|9.09E-02|o 1.68E-02|3.70E-02|6.69E-03|1.21E-03|2.74E-03|100%|
|M9-M2-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.21E-02|1.28E-02|2.70E-03|t 5.07E-03|3.21E-03|n 8.80E-04|1.17E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.81E-02|8.56E-03|4.06E-02|4.51E-03|i 1.80E-02|1.04E-02|1.32E-03|4.55E-03|100%|
|M9-M2-OD|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.10E-02|1.59E-02|3.95E-03|o 5.96E-03|2.83E-03|8.80E-04|9.73E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.45E-02|6.60E-03|5.17E-02|6.58E-03|2.26E-02|9.56E-03|1.32E-03|4.12E-03|100%|
|M9-M3-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.29E-02|9.91E-03|1.82E-03|n 4.04E-03|4.01E-03|9.92E-04|1.51E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.29E-02|1.01E-02|3.03E-02|3.04E-03|1.36E-02|1.25E-02|1.48E-03|5.50E-03|100%|
|M9-M3-OD|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.24E-02|1.13E-02|2.31E-03|4.51E-03|C 3.68E-03|9.92E-04|1.34E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.55E-02|8.86E-03|3.59E-02|3.85E-03|1.60E-02|1.19E-02|1.48E-03|5.21E-03|100%|
|M9-M4-FOX|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.32E-02|8.14E-03|1.37E-03|3.38E-03|e 4.89E-03|1.14E-03|1.88E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.09E-02|1.10E-02|2.41E-02|2.29E-03|1.09E-02|1.47E-02|n 1.70E-03|6.52E-03|100%|
|M9-M4-OD|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.30E-02|9.03E-03|1.64E-03|3.70E-03|4.61E-03|t 1.14E-03|1.74E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.22E-02|1.02E-02|2.75E-02|2.73E-03|1.24E-02|1.43E-02|e 1.70E-03|6.29E-03|100%|
|M9-M5-FOX|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.33E-02|6.85E-03|1.10E-03|2.88E-03|5.90E-03|1.33E-03|r 2.29E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.04E-02|1.15E-02|2.00E-02|1.84E-03|9.06E-03|1.75E-02|1.99E-03|7.74E-03|100%|
|M9-M5-OD|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.32E-02|7.47E-03|1.27E-03|3.10E-03|5.65E-03|1.33E-03|2.16E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.11E-02|1.10E-02|2.22E-02|2.11E-03|1.00E-02|1.70E-02|1.99E-03|7.53E-03|100%|
|M9-M6-FOX|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.32E-02|5.85E-03|9.21E-04|2.46E-03|7.16E-03|1.60E-03|2.78E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.13E-02|1.17E-02|1.69E-02|1.53E-03|7.67E-03|2.10E-02|2.39E-03|9.28E-03|100%|
|M9-M6-OD|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.32E-02|6.31E-03|1.03E-03|2.64E-03|6.93E-03|1.60E-03|2.66E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.17E-02|1.13E-02|1.85E-02|1.72E-03|8.37E-03|2.06E-02|2.39E-03|9.09E-03|100%|
|M9-M7-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|9.39E-02|5.23E-03|7.91E-04|2.22E-03|9.36E-03|2.01E-03|3.67E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.58E-02|1.26E-02|1.45E-02|1.32E-03|6.60E-03|2.60E-02|3.01E-03|1.15E-02|100%|
|M9-M7-OD|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|9.38E-02|5.61E-03|8.71E-04|2.37E-03|9.15E-03|2.01E-03|3.57E-03|100%|


-----

0.09 1.5 0.141 1.449 8.46E-02 6.61E-02 1.24E-02 1.57E-02 1.45E-03 7.13E-03 2.57E-02 3.01E-03 1.13E-02 100%
M9-M8-FOX 0.36 0.36 0.405 0.315 2.21E-02 3.41E-01 1.41E-01 7.41E-03 3.25E-03 2.08E-03 5.21E-02 3.01E-02 1.10E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.60E-01 1.80E-02 1.74E-02 3.25E-03 7.09E-03 1.07E-01 3.01E-02 3.84E-02 100%
M9-M8-OD 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.41E-01 7.92E-03 3.51E-03 2.21E-03 5.19E-02 3.01E-02 1.09E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.61E-01 1.77E-02 1.87E-02 3.51E-03 7.59E-03 1.07E-01 3.01E-02 3.83E-02 100%
M9-M1-PO1(OD) 0.081 0.081 0.0875 0.0745 1.89E-01 2.38E-01 9.91E-02 3.75E-02 1.47E-02 1.14E-02 1.79E-03 7.53E-04 5.16E-04 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.24E-01 2.62E-03 1.13E-01 2.56E-02 4.37E-02 5.97E-03 1.21E-03 2.38E-03 100%
M9-M1PO1(FOX) 0.081 0.081 0.0875 0.0745 1.89E-01 2.39E-01 9.82E-02 4.09E-02 1.64E-02 1.23E-02 1.76E-03 7.53E-04 5.04E-04 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.30E-01 2.44E-03 1.20E-01 2.87E-02 4.55E-02 5.80E-03 1.21E-03 2.29E-03 100%
M9-M2-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.05E-02 1.74E-02 4.60E-03 6.38E-03 2.70E-03 8.80E-04 9.10E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.77E-02 5.92E-03 5.67E-02 7.66E-03 2.45E-02 9.22E-03 1.32E-03 3.95E-03 100%
M9-M2PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.04E-02 1.77E-02 4.75E-03 6.48E-03 2.67E-03 8.80E-04 8.97E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.85E-02 5.78E-03 5.78E-02 7.92E-03 2.49E-02 9.15E-03 1.32E-03 3.91E-03 100%
M9-M3-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.23E-02 1.19E-02 2.52E-03 4.70E-03 3.57E-03 9.92E-04 1.29E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.67E-02 8.41E-03 3.81E-02 4.20E-03 1.70E-02 1.17E-02 1.48E-03 5.11E-03 100%
M9-M3PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.22E-02 1.20E-02 2.57E-03 4.74E-03 3.55E-03 9.92E-04 1.28E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.69E-02 8.32E-03 3.86E-02 4.28E-03 1.72E-02 1.17E-02 1.48E-03 5.09E-03 100%
M9-M4-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.29E-02 9.36E-03 1.74E-03 3.81E-03 4.51E-03 1.14E-03 1.69E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.28E-02 9.94E-03 2.88E-02 2.90E-03 1.29E-02 1.41E-02 1.70E-03 6.21E-03 100%
M9-M4PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.29E-02 9.43E-03 1.76E-03 3.84E-03 4.49E-03 1.14E-03 1.68E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.29E-02 9.88E-03 2.90E-02 2.93E-03 1.30E-02 1.41E-02 1.70E-03 6.19E-03 100%
M9-M5-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.31E-02 7.70E-03 1.33E-03 3.19E-03 5.56E-03 1.33E-03 2.12E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.14E-02 1.08E-02 2.30E-02 2.21E-03 1.04E-02 1.69E-02 1.99E-03 7.46E-03 100%
M9-M5PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.31E-02 7.74E-03 1.34E-03 3.20E-03 5.55E-03 1.33E-03 2.11E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.15E-02 1.07E-02 2.32E-02 2.23E-03 1.05E-02 1.69E-02 1.99E-03 7.45E-03 100%
M9-M6-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.31E-02 6.47E-03 1.07E-03 2.70E-03 6.85E-03 1.60E-03 2.63E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.19E-02 1.12E-02 1.90E-02 1.79E-03 8.62E-03 2.04E-02 2.39E-03 9.02E-03 100%
M9-M6PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.31E-02 6.51E-03 1.08E-03 2.71E-03 6.84E-03 1.60E-03 2.62E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.19E-02 1.12E-02 1.91E-02 1.80E-03 8.67E-03 2.04E-02 2.39E-03 9.01E-03 100%
M9-M7-PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.38E-02 5.74E-03 8.99E-04 2.42E-03 9.08E-03 2.01E-03 3.53E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.62E-02 1.23E-02 1.61E-02 1.50E-03 7.31E-03 2.55E-02 3.01E-03 1.13E-02 100%
M9-M7PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.38E-02 5.77E-03 9.05E-04 2.43E-03 9.06E-03 2.01E-03 3.53E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.62E-02 1.23E-02 1.62E-02 1.51E-03 7.35E-03 2.55E-02 3.01E-03 1.13E-02 100%
M9-M8-PO1(OD) 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.41E-01 8.10E-03 3.60E-03 2.25E-03 5.19E-02 3.01E-02 1.09E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.61E-01 1.76E-02 1.91E-02 3.60E-03 7.75E-03 1.07E-01 3.01E-02 3.82E-02 100%
M9-M8PO1(FOX) 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.41E-01 8.13E-03 3.62E-03 2.26E-03 5.18E-02 3.01E-02 1.09E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.61E-01 1.76E-02 1.92E-02 3.62E-03 7.79E-03 1.07E-01 3.01E-02 3.82E-02 100%
M9-M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.47E-02 3.61E-02 1.33E-02 1.14E-02 2.22E-03 8.80E-04 6.69E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 3.03E-03 9.93E-02 2.22E-02 3.86E-02 7.21E-03 1.32E-03 2.95E-03 100%
M9-M3-M1 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.11E-02 1.55E-02 3.93E-03 5.78E-03 3.11E-03 9.92E-04 1.06E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.43E-02 6.33E-03 5.10E-02 6.56E-03 2.22E-02 1.06E-02 1.48E-03 4.57E-03 100%
M9-M4-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.24E-02 1.11E-02 2.31E-03 4.38E-03 4.10E-03 1.14E-03 1.48E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.59E-02 8.57E-03 3.53E-02 3.85E-03 1.57E-02 1.34E-02 1.70E-03 5.85E-03 100%
M9-M5-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.29E-02 8.76E-03 1.63E-03 3.56E-03 5.20E-03 1.33E-03 1.94E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.30E-02 9.86E-03 2.70E-02 2.72E-03 1.21E-02 1.63E-02 1.99E-03 7.16E-03 100%
M9-M6-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.29E-02 7.22E-03 1.26E-03 2.98E-03 6.53E-03 1.60E-03 2.47E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.28E-02 1.06E-02 2.16E-02 2.11E-03 9.77E-03 1.99E-02 2.39E-03 8.76E-03 100%
M9-M7-M1 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.37E-02 6.33E-03 1.03E-03 2.65E-03 8.78E-03 2.01E-03 3.38E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.68E-02 1.19E-02 1.80E-02 1.72E-03 8.14E-03 2.51E-02 3.01E-03 1.10E-02 100%
M9-M8-M1 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.41E-01 8.88E-03 4.01E-03 2.44E-03 5.16E-02 3.01E-02 1.08E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.62E-01 1.72E-02 2.10E-02 4.01E-03 8.51E-03 1.06E-01 3.01E-02 3.80E-02 100%
M9-M3-M2 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.46E-02 3.59E-02 1.33E-02 1.13E-02 2.47E-03 9.92E-04 7.41E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 2.93E-03 9.88E-02 2.22E-02 3.83E-02 8.05E-03 1.48E-03 3.28E-03 100%
M9-M4-M2 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.10E-02 1.53E-02 3.93E-03 5.66E-03 3.49E-03 1.14E-03 1.18E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.47E-02 6.11E-03 5.05E-02 6.56E-03 2.20E-02 1.20E-02 1.70E-03 5.14E-03 100%
M9-M5-M2 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.23E-02 1.08E-02 2.31E-03 4.25E-03 4.66E-03 1.33E-03 1.66E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.66E-02 8.24E-03 3.48E-02 3.85E-03 1.55E-02 1.53E-02 1.99E-03 6.67E-03 100%
M9-M6-M2 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.26E-02 8.51E-03 1.63E-03 3.44E-03 6.05E-03 1.60E-03 2.22E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.46E-02 9.54E-03 2.64E-02 2.72E-03 1.18E-02 1.91E-02 2.39E-03 8.35E-03 100%
M9-M7-M2 0.09 0.09 0.09 0.09 1.67E-01 2.03E-01 9.35E-02 7.28E-03 1.26E-03 3.01E-03 8.33E-03 2.01E-03 3.16E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.78E-02 1.11E-02 2.12E-02 2.11E-03 9.54E-03 2.43E-02 3.01E-03 1.07E-02 100%
M9-M8-M2 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.40E-01 1.01E-02 4.67E-03 2.73E-03 5.12E-02 3.01E-02 1.06E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 593 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
||0.09|1.5|0.141|1.449|8.46E-02|6.61E-02|1.24E-02|1.57E-02|1.45E-03|7.13E-03|2.57E-02|3.01E-03|1.13E-02|100%|
|M9-M8-FOX|0.36|0.36|0.405|0.315|2.21E-02|3.41E-01|1.41E-01|7.41E-03|3.25E-03|2.08E-03|5.21E-02|3.01E-02|1.10E-02|100%|
||0.36|2|0.405|1.955|2.20E-02|1.60E-01|1.80E-02|1.74E-02|3.25E-03|7.09E-03|1.07E-01|3.01E-02|3.84E-02|100%|
|M9-M8-OD|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.41E-01|7.92E-03|3.51E-03|2.21E-03|5.19E-02|3.01E-02|1.09E-02|100%|
||0.36|2|0.405|1.955|2.20E-02|1.61E-01|1.77E-02|1.87E-02|3.51E-03|7.59E-03|1.07E-01|3.01E-02|3.83E-02|100%|
|M9-M1-PO1(OD)|0.081|0.081|0.0875|0.0745|1.89E-01|2.38E-01|9.91E-02|3.75E-02|1.47E-02|1.14E-02|1.79E-03|7.53E-04|5.16E-04|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.24E-01|2.62E-03|1.13E-01|2.56E-02|4.37E-02|5.97E-03|1.21E-03|2.38E-03|100%|
|M9-M1- PO1(FOX)|0.081|0.081|0.0875|0.0745|1.89E-01|2.39E-01|9.82E-02|4.09E-02|1.64E-02|1.23E-02|1.76E-03|7.53E-04|5.04E-04|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.30E-01|2.44E-03|1.20E-01|2.87E-02|4.55E-02|5.80E-03|1.21E-03|2.29E-03|100%|
|M9-M2-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.05E-02|1.74E-02|4.60E-03|6.38E-03|2.70E-03|8.80E-04|9.10E-04|100%|
|S|0.09|1.5|0.141|1.449|8.46E-02|7.77E-02|5.92E-03|5.67E-02|7.66E-03|2.45E-02|9.22E-03|1.32E-03|3.95E-03|100%|
|h M9-M2- PO1(FOX)|0.09|0.09|T 0.09|0.09|1.67E-01|2.01E-01|9.04E-02|1.77E-02|4.75E-03|6.48E-03|2.67E-03|8.80E-04|8.97E-04|100%|
|a|0.09|1.5|0.141|S 1.449|8.46E-02|7.85E-02|5.78E-03|5.78E-02|7.92E-03|2.49E-02|9.15E-03|1.32E-03|3.91E-03|100%|
|M9-M3-PO1(OD)|0.09|0.09|0.09|M 0.09|1.67E-01|2.00E-01|9.23E-02|1.19E-02|2.52E-03|4.70E-03|3.57E-03|9.92E-04|1.29E-03|100%|
|n|0.09|1.5|0.141|1.449|8.46E-02|6.67E-02|8.41E-03|3.81E-02|4.20E-03|1.70E-02|1.17E-02|1.48E-03|5.11E-03|100%|
|M9-M3- PO1(FOX)|g 0.09|0.09|0.09|0.09|C 1.67E-01|2.00E-01|9.22E-02|1.20E-02|2.57E-03|4.74E-03|3.55E-03|9.92E-04|1.28E-03|100%|
||h 0.09|1.5|0.141|1.449|8.46E-02|6.69E-02|8.32E-03|3.86E-02|4.28E-03|1.72E-02|1.17E-02|1.48E-03|5.09E-03|100%|
|M9-M4-PO1(OD)|0.09|a 0.09|0.09|0.09|1.67E-01|C 2.00E-01|9.29E-02|9.36E-03|1.74E-03|3.81E-03|4.51E-03|1.14E-03|1.69E-03|100%|
||0.09|i 1.5|0.141|1.449|8.46E-02|o 6.28E-02|9.94E-03|2.88E-02|2.90E-03|1.29E-02|1.41E-02|1.70E-03|6.21E-03|100%|
|M9-M4- PO1(FOX)|0.09|0.09|I 0.09|0.09|1.67E-01|n 2.00E-01|9.29E-02|9.43E-03|1.76E-03|3.84E-03|4.49E-03|1.14E-03|1.68E-03|100%|
||0.09|1.5|C 0.141|1.449|8.46E-02|6.29E-02|f 9.88E-03|2.90E-02|2.93E-03|1.30E-02|1.41E-02|1.70E-03|6.19E-03|100%|
|M9-M5-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|i 9.31E-02|7.70E-03|1.33E-03|3.19E-03|5.56E-03|1.33E-03|2.12E-03|100%|
||0.09|1.5|0.141|T 1.449|8.46E-02|6.14E-02|d 1.08E-02|2.30E-02|2.21E-03|1.04E-02|1.69E-02|1.99E-03|7.46E-03|100%|
|M9-M5- PO1(FOX)|0.09|0.09|0.09|e 0.09|1.67E-01|1 2.00E-01|e 9.31E-02|7.74E-03|1.34E-03|3.20E-03|5.55E-03|1.33E-03|2.11E-03|100%|
||0.09|1.5|0.141|1.449|c 8.46E-02|6.15E-02|2 1.07E-02|n 2.32E-02|2.23E-03|1.05E-02|1.69E-02|1.99E-03|7.45E-03|100%|
|M9-M6-PO1(OD)|0.09|0.09|0.09|0.09|h 1.67E-01|2.00E-01|9.31E-02|t 6.47E-03|1.07E-03|2.70E-03|6.85E-03|1.60E-03|2.63E-03|100%|
||0.09|1.5|0.141|1.449|. 8.46E-02|6.19E-02|8 1.12E-02|i 1.90E-02|1.79E-03|8.62E-03|2.04E-02|2.39E-03|9.02E-03|100%|
|M9-M6- PO1(FOX)|0.09|0.09|0.09|1 0.09|1.67E-01|& 2.00E-01|5 9.31E-02|7 6.51E-03|a l 1.08E-03|2.71E-03|6.84E-03|1.60E-03|2.62E-03|100%|
||0.09|1.5|0.141|1.449|0 8.46E-02|I 6.19E-02|1.12E-02|1.91E-02|I 1.80E-03|8.67E-03|2.04E-02|2.39E-03|9.01E-03|100%|
|M9-M7-PO1(OD)|0.09|0.09|0.09|0.09|/ 1.67E-01|2.02E-01|n 9.38E-02|2 5.74E-03|n 8.99E-04|2.42E-03|9.08E-03|2.01E-03|3.53E-03|100%|
||0.09|1.5|0.141|1.449|0 8.46E-02|6.62E-02|1.23E-02|3 1.61E-02|1.50E-03|f 7.31E-03|2.55E-02|3.01E-03|1.13E-02|100%|
|M9-M7- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|9 / 2.02E-01|d . 9.38E-02|5.77E-03|9.05E-04|o 2.43E-03|9.06E-03|2.01E-03|3.53E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|2 6.62E-02|1.23E-02|1.62E-02|1.51E-03|r 7.35E-03|2.55E-02|3.01E-03|1.13E-02|100%|
|M9-M8-PO1(OD)|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.41E-01|P 8.10E-03|3.60E-03|2.25E-03|m 5.19E-02|3.01E-02|1.09E-02|100%|
||0.36|2|0.405|1.955|2.20E-02|0 1.61E-01|1.76E-02|r 1.91E-02|3.60E-03|7.75E-03|1.07E-01|3.01E-02|3.82E-02|100%|
|M9-M8- PO1(FOX)|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1 2 1.41E-01|o 8.13E-03|3.62E-03|2.26E-03|a t 5.18E-02|3.01E-02|1.09E-02|100%|
||0.36|2|0.405|1.955|2.20E-02|1.61E-01|1.76E-02|1.92E-02|m 3.62E-03|7.79E-03|1.07E-01|i 3.01E-02|3.82E-02|100%|
|M9-M2-M1|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.47E-02|3.61E-02|1.33E-02|1.14E-02|2.22E-03|o 8.80E-04|6.69E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.13E-01|3.03E-03|9.93E-02|o 2.22E-02|3.86E-02|7.21E-03|n 1.32E-03|2.95E-03|100%|
|M9-M3-M1|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.11E-02|1.55E-02|3.93E-03|t 5.78E-03|3.11E-03|9.92E-04|1.06E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.43E-02|6.33E-03|5.10E-02|6.56E-03|i 2.22E-02|1.06E-02|1.48E-03|4.57E-03|100%|
|M9-M4-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.24E-02|1.11E-02|2.31E-03|o 4.38E-03|4.10E-03|1.14E-03|1.48E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.59E-02|8.57E-03|3.53E-02|3.85E-03|n 1.57E-02|1.34E-02|1.70E-03|5.85E-03|100%|
|M9-M5-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.29E-02|8.76E-03|1.63E-03|3.56E-03|5.20E-03|1.33E-03|1.94E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.30E-02|9.86E-03|2.70E-02|2.72E-03|1.21E-02|1.63E-02|1.99E-03|7.16E-03|100%|
|M9-M6-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.29E-02|7.22E-03|1.26E-03|2.98E-03|C 6.53E-03|1.60E-03|2.47E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.28E-02|1.06E-02|2.16E-02|2.11E-03|9.77E-03|e 1.99E-02|2.39E-03|8.76E-03|100%|
|M9-M7-M1|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|9.37E-02|6.33E-03|1.03E-03|2.65E-03|8.78E-03|2.01E-03|3.38E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.68E-02|1.19E-02|1.80E-02|1.72E-03|8.14E-03|2.51E-02|n 3.01E-03|1.10E-02|100%|
|M9-M8-M1|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.41E-01|8.88E-03|4.01E-03|2.44E-03|5.16E-02|t 3.01E-02|1.08E-02|100%|
||0.36|2|0.405|1.955|2.20E-02|1.62E-01|1.72E-02|2.10E-02|4.01E-03|8.51E-03|1.06E-01|e 3.01E-02|3.80E-02|100%|
|M9-M3-M2|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.46E-02|3.59E-02|1.33E-02|1.13E-02|2.47E-03|9.92E-04|r 7.41E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.13E-01|2.93E-03|9.88E-02|2.22E-02|3.83E-02|8.05E-03|1.48E-03|3.28E-03|100%|
|M9-M4-M2|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.10E-02|1.53E-02|3.93E-03|5.66E-03|3.49E-03|1.14E-03|1.18E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.47E-02|6.11E-03|5.05E-02|6.56E-03|2.20E-02|1.20E-02|1.70E-03|5.14E-03|100%|
|M9-M5-M2|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.23E-02|1.08E-02|2.31E-03|4.25E-03|4.66E-03|1.33E-03|1.66E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.66E-02|8.24E-03|3.48E-02|3.85E-03|1.55E-02|1.53E-02|1.99E-03|6.67E-03|100%|
|M9-M6-M2|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.26E-02|8.51E-03|1.63E-03|3.44E-03|6.05E-03|1.60E-03|2.22E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.46E-02|9.54E-03|2.64E-02|2.72E-03|1.18E-02|1.91E-02|2.39E-03|8.35E-03|100%|
|M9-M7-M2|0.09|0.09|0.09|0.09|1.67E-01|2.03E-01|9.35E-02|7.28E-03|1.26E-03|3.01E-03|8.33E-03|2.01E-03|3.16E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.78E-02|1.11E-02|2.12E-02|2.11E-03|9.54E-03|2.43E-02|3.01E-03|1.07E-02|100%|
|M9-M8-M2|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.40E-01|1.01E-02|4.67E-03|2.73E-03|5.12E-02|3.01E-02|1.06E-02|100%|


-----

0.36 2 0.405 1.955 2.20E-02 1.63E-01 1.65E-02 2.41E-02 4.67E-03 9.71E-03 1.06E-01 3.01E-02 3.77E-02 100%
M9-M4-M3 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.46E-02 3.57E-02 1.33E-02 1.12E-02 2.80E-03 1.14E-03 8.31E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 2.81E-03 9.83E-02 2.22E-02 3.80E-02 9.12E-03 1.70E-03 3.71E-03 100%
M9-M5-M3 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.09E-02 1.50E-02 3.93E-03 5.53E-03 3.99E-03 1.33E-03 1.33E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.53E-02 5.85E-03 4.98E-02 6.56E-03 2.16E-02 1.38E-02 1.99E-03 5.89E-03 100%
M9-M6-M3 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.20E-02 1.06E-02 2.31E-03 4.13E-03 5.46E-03 1.60E-03 1.93E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.81E-02 7.98E-03 3.41E-02 3.85E-03 1.51E-02 1.80E-02 2.39E-03 7.80E-03 100%
M9-M7-M3 0.09 0.09 0.09 0.09 1.67E-01 2.03E-01 9.31E-02 8.65E-03 1.63E-03 3.51E-03 7.79E-03 2.01E-03 2.89E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.96E-02 1.01E-02 2.59E-02 2.72E-03 1.16E-02 2.34E-02 3.01E-03 1.02E-02 100%
M9-M8-M3 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.40E-01 1.18E-02 5.59E-03 3.12E-03 5.07E-02 3.01E-02 1.03E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.64E-01 1.56E-02 2.82E-02 5.59E-03 1.13E-02 1.05E-01 3.01E-02 3.74E-02 100%
M9-M5-M4 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.45E-02 3.54E-02 1.33E-02 1.11E-02 3.23E-03 1.33E-03 9.50E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 2.67E-03 9.75E-02 2.22E-02 3.77E-02 1.05E-02 1.99E-03 4.27E-03 100%
M9-M6-M4 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.07E-02 1.48E-02 3.93E-03 5.43E-03 4.72E-03 1.60E-03 1.56E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.66E-02 5.67E-03 4.91E-02 6.56E-03 2.13E-02 1.62E-02 2.39E-03 6.91E-03 100%
M9-M7-M4 0.09 0.09 0.09 0.09 1.67E-01 2.03E-01 9.25E-02 1.08E-02 2.31E-03 4.26E-03 7.10E-03 2.01E-03 2.54E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.30E-02 8.56E-03 3.37E-02 3.85E-03 1.49E-02 2.22E-02 3.01E-03 9.60E-03 100%
M9-M8-M4 0.36 0.36 0.405 0.315 2.21E-02 3.43E-01 1.39E-01 1.43E-02 6.96E-03 3.68E-03 5.02E-02 3.01E-02 1.01E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.67E-01 1.44E-02 3.42E-02 6.96E-03 1.36E-02 1.04E-01 3.01E-02 3.70E-02 100%
M9-M6-M5 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.44E-02 3.52E-02 1.33E-02 1.10E-02 3.85E-03 1.60E-03 1.12E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.14E-01 2.62E-03 9.67E-02 2.22E-02 3.72E-02 1.25E-02 2.39E-03 5.04E-03 100%
M9-M7-M5 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.12E-02 1.53E-02 3.93E-03 5.67E-03 6.21E-03 2.01E-03 2.10E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.15E-02 6.27E-03 4.88E-02 6.56E-03 2.11E-02 2.02E-02 3.01E-03 8.59E-03 100%
M9-M8-M5 0.36 0.36 0.405 0.315 2.21E-02 3.44E-01 1.38E-01 1.83E-02 9.23E-03 4.56E-03 4.97E-02 3.01E-02 9.83E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.72E-01 1.27E-02 4.35E-02 9.23E-03 1.71E-02 1.03E-01 3.01E-02 3.65E-02 100%
M9-M7-M6 0.09 0.09 0.09 0.09 1.67E-01 2.11E-01 8.47E-02 3.62E-02 1.33E-02 1.14E-02 5.10E-03 2.01E-03 1.54E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.19E-01 3.10E-03 9.72E-02 2.22E-02 3.75E-02 1.58E-02 3.01E-03 6.39E-03 100%
M9-M8-M6 0.36 0.36 0.405 0.315 2.21E-02 3.47E-01 1.36E-01 2.62E-02 1.37E-02 6.23E-03 4.92E-02 3.01E-02 9.58E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.82E-01 1.03E-02 5.99E-02 1.37E-02 2.31E-02 1.01E-01 3.01E-02 3.56E-02 100%
M9-M8-M7 0.36 0.36 0.405 0.315 2.21E-02 3.57E-01 1.30E-01 4.83E-02 2.66E-02 1.09E-02 4.89E-02 3.01E-02 9.40E-03 100%
0.36 2 0.405 1.955 2.20E-02 2.09E-01 6.65E-03 9.76E-02 2.66E-02 3.55E-02 9.79E-02 3.01E-02 3.39E-02 100%
M10-PO1-FOX 0.054 0.108 0.039 0.123 1.50E+01 1.78E-01 7.51E-02 2.66E-02 4.21E-03 1.12E-02 1.48E-03 2.11E-04 6.37E-04 100%
0.054 2.16 0.039 2.175 1.50E+01 8.38E-02 1.40E-03 7.67E-02 4.21E-03 3.62E-02 4.31E-03 2.11E-04 2.05E-03 100%
M10-M1-FOX 0.081 0.081 0.0875 0.0745 1.89E-01 2.31E-01 1.06E-01 1.77E-02 4.54E-03 6.57E-03 1.85E-03 5.72E-04 6.37E-04 100%
0.081 1.5 0.1461 1.4349 9.26E-02 8.08E-02 6.80E-03 6.08E-02 7.93E-03 2.64E-02 6.45E-03 9.22E-04 2.77E-03 100%
M10-M1-OD 0.081 0.081 0.0875 0.0745 1.89E-01 2.34E-01 1.02E-01 2.79E-02 9.62E-03 9.16E-03 1.48E-03 5.72E-04 4.56E-04 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.05E-01 3.69E-03 9.20E-02 1.68E-02 3.76E-02 5.17E-03 9.22E-04 2.12E-03 100%
M10-M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.21E-02 1.34E-02 2.70E-03 5.34E-03 2.50E-03 6.51E-04 9.23E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 6.78E-02 8.91E-03 4.19E-02 4.51E-03 1.87E-02 8.02E-03 9.73E-04 3.52E-03 100%
M10-M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.11E-02 1.64E-02 3.95E-03 6.22E-03 2.18E-03 6.51E-04 7.62E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.42E-02 6.89E-03 5.31E-02 6.58E-03 2.33E-02 7.31E-03 9.73E-04 3.17E-03 100%
M10-M3-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.30E-02 1.06E-02 1.82E-03 4.37E-03 3.09E-03 7.10E-04 1.19E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.24E-02 1.06E-02 3.18E-02 3.04E-03 1.44E-02 9.45E-03 1.06E-03 4.20E-03 100%
M10-M3-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.25E-02 1.20E-02 2.31E-03 4.83E-03 2.81E-03 7.10E-04 1.05E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.50E-02 9.33E-03 3.74E-02 3.85E-03 1.68E-02 8.96E-03 1.06E-03 3.95E-03 100%
M10-M4-FOX 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.34E-02 8.90E-03 1.37E-03 3.76E-03 3.72E-03 7.81E-04 1.47E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.02E-02 1.18E-02 2.57E-02 2.29E-03 1.17E-02 1.09E-02 1.17E-03 4.88E-03 100%
M10-M4-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.31E-02 9.79E-03 1.64E-03 4.08E-03 3.47E-03 7.81E-04 1.35E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.15E-02 1.09E-02 2.91E-02 2.73E-03 1.32E-02 1.05E-02 1.17E-03 4.68E-03 100%
M10-M5-FOX 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.36E-02 7.73E-03 1.10E-03 3.31E-03 4.41E-03 8.67E-04 1.77E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 5.93E-02 1.25E-02 2.17E-02 1.84E-03 9.92E-03 1.26E-02 1.30E-03 5.63E-03 100%
M10-M5-OD 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.34E-02 8.36E-03 1.27E-03 3.55E-03 4.19E-03 8.67E-04 1.66E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.01E-02 1.20E-02 2.40E-02 2.11E-03 1.09E-02 1.22E-02 1.30E-03 5.45E-03 100%
M10-M6-FOX 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.36E-02 6.86E-03 9.21E-04 2.97E-03 5.22E-03 9.75E-04 2.12E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 5.96E-02 1.32E-02 1.88E-02 1.53E-03 8.62E-03 1.45E-02 1.46E-03 6.50E-03 100%
M10-M6-OD 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.35E-02 7.35E-03 1.03E-03 3.16E-03 5.02E-03 9.75E-04 2.02E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.01E-02 1.28E-02 2.04E-02 1.72E-03 9.36E-03 1.41E-02 1.46E-03 6.33E-03 100%
M10-M7-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.45E-02 6.48E-03 7.91E-04 2.85E-03 6.57E-03 1.11E-03 2.73E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.32E-02 1.49E-02 1.66E-02 1.32E-03 7.63E-03 1.69E-02 1.67E-03 7.60E-03 100%
M10-M7-OD 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.44E-02 6.90E-03 8.71E-04 3.01E-03 6.38E-03 1.11E-03 2.63E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.36E-02 1.46E-02 1.79E-02 1.45E-03 8.20E-03 1.66E-02 1.67E-03 7.44E-03 100%
M10-M8-FOX 0.36 0.36 0.405 0.315 2.21E-02 3.28E-01 1.51E-01 8.49E-03 3.25E-03 2.62E-03 1.69E-02 7.63E-03 4.66E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.15E-01 2.92E-02 1.92E-02 3.25E-03 7.98E-03 3.78E-02 7.63E-03 1.51E-02 100%
M10-M8-OD 0.36 0.36 0.405 0.315 2.21E-02 3.28E-01 1.51E-01 9.04E-03 3.51E-03 2.76E-03 1.68E-02 7.63E-03 4.57E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.16E-01 2.88E-02 2.05E-02 3.51E-03 8.51E-03 3.76E-02 7.63E-03 1.50E-02 100%
M10-M9-FOX 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.52E-01 6.15E-03 2.45E-03 1.85E-03 4.33E-02 2.32E-02 1.00E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.53E-01 2.25E-02 1.41E-02 2.45E-03 5.82E-03 9.39E-02 2.32E-02 3.53E-02 100%
M10-M9-OD 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.52E-01 6.46E-03 2.60E-03 1.93E-03 4.31E-02 2.32E-02 9.96E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.53E-01 2.23E-02 1.48E-02 2.60E-03 6.12E-03 9.36E-02 2.32E-02 3.52E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 594 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
||0.36|2|0.405|1.955|2.20E-02|1.63E-01|1.65E-02|2.41E-02|4.67E-03|9.71E-03|1.06E-01|3.01E-02|3.77E-02|100%|
|M9-M4-M3|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.46E-02|3.57E-02|1.33E-02|1.12E-02|2.80E-03|1.14E-03|8.31E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.13E-01|2.81E-03|9.83E-02|2.22E-02|3.80E-02|9.12E-03|1.70E-03|3.71E-03|100%|
|M9-M5-M3|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.09E-02|1.50E-02|3.93E-03|5.53E-03|3.99E-03|1.33E-03|1.33E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.53E-02|5.85E-03|4.98E-02|6.56E-03|2.16E-02|1.38E-02|1.99E-03|5.89E-03|100%|
|M9-M6-M3|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.20E-02|1.06E-02|2.31E-03|4.13E-03|5.46E-03|1.60E-03|1.93E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.81E-02|7.98E-03|3.41E-02|3.85E-03|1.51E-02|1.80E-02|2.39E-03|7.80E-03|100%|
|M9-M7-M3|0.09|0.09|0.09|0.09|1.67E-01|2.03E-01|9.31E-02|8.65E-03|1.63E-03|3.51E-03|7.79E-03|2.01E-03|2.89E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.96E-02|1.01E-02|2.59E-02|2.72E-03|1.16E-02|2.34E-02|3.01E-03|1.02E-02|100%|
|M9-M8-M3|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.40E-01|1.18E-02|5.59E-03|3.12E-03|5.07E-02|3.01E-02|1.03E-02|100%|
||0.36|2|0.405|1.955|2.20E-02|1.64E-01|1.56E-02|2.82E-02|5.59E-03|1.13E-02|1.05E-01|3.01E-02|3.74E-02|100%|
|S M9-M5-M4|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.45E-02|3.54E-02|1.33E-02|1.11E-02|3.23E-03|1.33E-03|9.50E-04|100%|
||0.09|1.5|T 0.141|1.449|8.46E-02|1.13E-01|2.67E-03|9.75E-02|2.22E-02|3.77E-02|1.05E-02|1.99E-03|4.27E-03|100%|
|h M9-M6-M4|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.07E-02|1.48E-02|3.93E-03|5.43E-03|4.72E-03|1.60E-03|1.56E-03|100%|
|a|0.09|1.5|0.141|S 1.449|8.46E-02|7.66E-02|5.67E-03|4.91E-02|6.56E-03|2.13E-02|1.62E-02|2.39E-03|6.91E-03|100%|
|M9-M7-M4|0.09|0.09|0.09|M 0.09|1.67E-01|2.03E-01|9.25E-02|1.08E-02|2.31E-03|4.26E-03|7.10E-03|2.01E-03|2.54E-03|100%|
|n|0.09|1.5|0.141|1.449|8.46E-02|7.30E-02|8.56E-03|3.37E-02|3.85E-03|1.49E-02|2.22E-02|3.01E-03|9.60E-03|100%|
|M9-M8-M4|g 0.36|0.36|0.405|0.315|C 2.21E-02|3.43E-01|1.39E-01|1.43E-02|6.96E-03|3.68E-03|5.02E-02|3.01E-02|1.01E-02|100%|
||h 0.36|2|0.405|1.955|2.20E-02|1.67E-01|1.44E-02|3.42E-02|6.96E-03|1.36E-02|1.04E-01|3.01E-02|3.70E-02|100%|
|M9-M6-M5|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.44E-02|3.52E-02|1.33E-02|1.10E-02|3.85E-03|1.60E-03|1.12E-03|100%|
||0.09|a 1.5|0.141|1.449|8.46E-02|C 1.14E-01|2.62E-03|9.67E-02|2.22E-02|3.72E-02|1.25E-02|2.39E-03|5.04E-03|100%|
|M9-M7-M5|0.09|i 0.09|0.09|0.09|1.67E-01|o 2.04E-01|9.12E-02|1.53E-02|3.93E-03|5.67E-03|6.21E-03|2.01E-03|2.10E-03|100%|
||0.09|1.5|I 0.141|1.449|8.46E-02|8.15E-02|6.27E-03|4.88E-02|6.56E-03|2.11E-02|2.02E-02|3.01E-03|8.59E-03|100%|
|M9-M8-M5|0.36|0.36|C 0.405|0.315|2.21E-02|n 3.44E-01|1.38E-01|1.83E-02|9.23E-03|4.56E-03|4.97E-02|3.01E-02|9.83E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.72E-01|f 1.27E-02|4.35E-02|9.23E-03|1.71E-02|1.03E-01|3.01E-02|3.65E-02|100%|
|M9-M7-M6|0.09|0.09|0.09|0.09|1.67E-01|2.11E-01|i 8.47E-02|3.62E-02|1.33E-02|1.14E-02|5.10E-03|2.01E-03|1.54E-03|100%|
||0.09|1.5|0.141|T 1.449|8.46E-02|1.19E-01|d 3.10E-03|9.72E-02|2.22E-02|3.75E-02|1.58E-02|3.01E-03|6.39E-03|100%|
|M9-M8-M6|0.36|0.36|0.405|e 0.315|2.21E-02|3.47E-01|e 1.36E-01|2.62E-02|1.37E-02|6.23E-03|4.92E-02|3.01E-02|9.58E-03|100%|
||0.36|2|0.405|1.955|c 2.20E-02|1 1.82E-01|1.03E-02|n 5.99E-02|1.37E-02|2.31E-02|1.01E-01|3.01E-02|3.56E-02|100%|
|M9-M8-M7|0.36|0.36|0.405|0.315|2.21E-02|3.57E-01|2 1.30E-01|4.83E-02|2.66E-02|1.09E-02|4.89E-02|3.01E-02|9.40E-03|100%|
||0.36|2|0.405|1.955|h 2.20E-02|2.09E-01|8 6.65E-03|t i 9.76E-02|2.66E-02|3.55E-02|9.79E-02|3.01E-02|3.39E-02|100%|
|M10-PO1-FOX|0.054|0.108|0.039|0.123|. 1.50E+01|1.78E-01|7.51E-02|2.66E-02|a 4.21E-03|1.12E-02|1.48E-03|2.11E-04|6.37E-04|100%|
||0.054|2.16|0.039|1 2.175|1.50E+01|8.38E-02|5 1.40E-03|7.67E-02|l 4.21E-03|3.62E-02|4.31E-03|2.11E-04|2.05E-03|100%|
|M10-M1-FOX|0.081|0.081|0.0875|0.0745|0 1.89E-01|& 2.31E-01|1.06E-01|7 1.77E-02|4.54E-03|6.57E-03|1.85E-03|5.72E-04|6.37E-04|100%|
||0.081|1.5|0.1461|1.4349|/ 9.26E-02|I 8.08E-02|6.80E-03|2 6.08E-02|I 7.93E-03|2.64E-02|6.45E-03|9.22E-04|2.77E-03|100%|
|M10-M1-OD|0.081|0.081|0.0875|0.0745|0 1.89E-01|2.34E-01|n 1.02E-01|2.79E-02|n 9.62E-03|9.16E-03|1.48E-03|5.72E-04|4.56E-04|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.05E-01|d 3.69E-03|3 9.20E-02|1.68E-02|f 3.76E-02|5.17E-03|9.22E-04|2.12E-03|100%|
|M10-M2-FOX|0.09|0.09|0.09|0.09|1.67E-01|9 2.00E-01|9.21E-02|1.34E-02|2.70E-03|o 5.34E-03|2.50E-03|6.51E-04|9.23E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|/ 6.78E-02|. 8.91E-03|4.19E-02|4.51E-03|r 1.87E-02|8.02E-03|9.73E-04|3.52E-03|100%|
|M10-M2-OD|0.09|0.09|0.09|0.09|1.67E-01|2 2.01E-01|9.11E-02|P 1.64E-02|3.95E-03|6.22E-03|2.18E-03|6.51E-04|7.62E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|0 7.42E-02|6.89E-03|5.31E-02|6.58E-03|2.33E-02|m 7.31E-03|9.73E-04|3.17E-03|100%|
|M10-M3-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|1 9.30E-02|r 1.06E-02|1.82E-03|4.37E-03|a 3.09E-03|7.10E-04|1.19E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.24E-02|1.06E-02|o 3.18E-02|3.04E-03|1.44E-02|t 9.45E-03|1.06E-03|4.20E-03|100%|
|M10-M3-OD|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|2 9.25E-02|1.20E-02|2.31E-03|4.83E-03|2.81E-03|i 7.10E-04|1.05E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.50E-02|9.33E-03|3.74E-02|m 3.85E-03|1.68E-02|8.96E-03|o 1.06E-03|3.95E-03|100%|
|M10-M4-FOX|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.34E-02|8.90E-03|o 1.37E-03|3.76E-03|3.72E-03|7.81E-04|1.47E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.02E-02|1.18E-02|2.57E-02|2.29E-03|t 1.17E-02|1.09E-02|n 1.17E-03|4.88E-03|100%|
|M10-M4-OD|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.31E-02|9.79E-03|1.64E-03|i 4.08E-03|3.47E-03|7.81E-04|1.35E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.15E-02|1.09E-02|2.91E-02|2.73E-03|o 1.32E-02|1.05E-02|1.17E-03|4.68E-03|100%|
|M10-M5-FOX|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.36E-02|7.73E-03|1.10E-03|3.31E-03|4.41E-03|8.67E-04|1.77E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.93E-02|1.25E-02|2.17E-02|1.84E-03|n 9.92E-03|1.26E-02|1.30E-03|5.63E-03|100%|
|M10-M5-OD|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.34E-02|8.36E-03|1.27E-03|3.55E-03|4.19E-03|8.67E-04|1.66E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.01E-02|1.20E-02|2.40E-02|2.11E-03|1.09E-02|C 1.22E-02|1.30E-03|5.45E-03|100%|
|M10-M6-FOX|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.36E-02|6.86E-03|9.21E-04|2.97E-03|5.22E-03|9.75E-04|2.12E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.96E-02|1.32E-02|1.88E-02|1.53E-03|8.62E-03|e 1.45E-02|1.46E-03|6.50E-03|100%|
|M10-M6-OD|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.35E-02|7.35E-03|1.03E-03|3.16E-03|5.02E-03|n 9.75E-04|2.02E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.01E-02|1.28E-02|2.04E-02|1.72E-03|9.36E-03|1.41E-02|t 1.46E-03|6.33E-03|100%|
|M10-M7-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|9.45E-02|6.48E-03|7.91E-04|2.85E-03|6.57E-03|e 1.11E-03|2.73E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.32E-02|1.49E-02|1.66E-02|1.32E-03|7.63E-03|1.69E-02|1.67E-03|r 7.60E-03|100%|
|M10-M7-OD|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|9.44E-02|6.90E-03|8.71E-04|3.01E-03|6.38E-03|1.11E-03|2.63E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.36E-02|1.46E-02|1.79E-02|1.45E-03|8.20E-03|1.66E-02|1.67E-03|7.44E-03|100%|
|M10-M8-FOX|0.36|0.36|0.405|0.315|2.21E-02|3.28E-01|1.51E-01|8.49E-03|3.25E-03|2.62E-03|1.69E-02|7.63E-03|4.66E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.15E-01|2.92E-02|1.92E-02|3.25E-03|7.98E-03|3.78E-02|7.63E-03|1.51E-02|100%|
|M10-M8-OD|0.36|0.36|0.405|0.315|2.21E-02|3.28E-01|1.51E-01|9.04E-03|3.51E-03|2.76E-03|1.68E-02|7.63E-03|4.57E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.16E-01|2.88E-02|2.05E-02|3.51E-03|8.51E-03|3.76E-02|7.63E-03|1.50E-02|100%|
|M10-M9-FOX|0.36|0.36|0.405|0.315|2.21E-02|3.53E-01|1.52E-01|6.15E-03|2.45E-03|1.85E-03|4.33E-02|2.32E-02|1.00E-02|100%|
||0.36|2|0.405|1.955|2.20E-02|1.53E-01|2.25E-02|1.41E-02|2.45E-03|5.82E-03|9.39E-02|2.32E-02|3.53E-02|100%|
|M10-M9-OD|0.36|0.36|0.405|0.315|2.21E-02|3.53E-01|1.52E-01|6.46E-03|2.60E-03|1.93E-03|4.31E-02|2.32E-02|9.96E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.53E-01|2.23E-02|1.48E-02|2.60E-03|6.12E-03|9.36E-02|2.32E-02|3.52E-02|100%|


-----

M10-M1PO1(OD) 0.081 0.081 0.0875 0.0745 1.89E-01 2.38E-01 9.91E-02 3.79E-02 1.47E-02 1.16E-02 1.38E-03 5.72E-04 4.03E-04 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.24E-01 2.73E-03 1.14E-01 2.56E-02 4.42E-02 4.60E-03 9.22E-04 1.84E-03 100%
M10-M1PO1(FOX) 0.081 0.081 0.0875 0.0745 1.89E-01 2.39E-01 9.82E-02 4.13E-02 1.64E-02 1.24E-02 1.36E-03 5.72E-04 3.93E-04 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.30E-01 2.54E-03 1.21E-01 2.87E-02 4.60E-02 4.47E-03 9.22E-04 1.77E-03 100%
M10-M2PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.06E-02 1.79E-02 4.60E-03 6.63E-03 2.07E-03 6.51E-04 7.11E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.74E-02 6.18E-03 5.80E-02 7.66E-03 2.52E-02 7.03E-03 9.73E-04 3.03E-03 100%
M10-M2PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.05E-02 1.82E-02 4.75E-03 6.73E-03 2.05E-03 6.51E-04 7.00E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.82E-02 6.04E-03 5.92E-02 7.92E-03 2.56E-02 6.97E-03 9.73E-04 3.00E-03 100%
M10-M3PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.23E-02 1.25E-02 2.52E-03 5.01E-03 2.72E-03 7.10E-04 1.00E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.62E-02 8.87E-03 3.97E-02 4.20E-03 1.77E-02 8.79E-03 1.06E-03 3.86E-03 100%
M10-M3PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.23E-02 1.27E-02 2.57E-03 5.05E-03 2.70E-03 7.10E-04 9.95E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 6.64E-02 8.77E-03 4.02E-02 4.28E-03 1.79E-02 8.75E-03 1.06E-03 3.85E-03 100%
M10-M4PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.30E-02 1.01E-02 1.74E-03 4.19E-03 3.39E-03 7.81E-04 1.31E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.21E-02 1.06E-02 3.04E-02 2.90E-03 1.38E-02 1.04E-02 1.17E-03 4.61E-03 100%
M10-M4PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.30E-02 1.02E-02 1.76E-03 4.22E-03 3.38E-03 7.81E-04 1.30E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.22E-02 1.06E-02 3.07E-02 2.93E-03 1.39E-02 1.04E-02 1.17E-03 4.59E-03 100%
M10-M5PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.34E-02 8.59E-03 1.33E-03 3.63E-03 4.11E-03 8.67E-04 1.62E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.04E-02 1.18E-02 2.48E-02 2.21E-03 1.13E-02 1.21E-02 1.30E-03 5.39E-03 100%
M10-M5PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.33E-02 8.63E-03 1.34E-03 3.65E-03 4.10E-03 8.67E-04 1.62E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.05E-02 1.17E-02 2.50E-02 2.23E-03 1.14E-02 1.20E-02 1.30E-03 5.38E-03 100%
M10-M6PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.35E-02 7.52E-03 1.07E-03 3.22E-03 4.95E-03 9.75E-04 1.99E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.03E-02 1.26E-02 2.10E-02 1.79E-03 9.61E-03 1.40E-02 1.46E-03 6.28E-03 100%
M10-M6PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.35E-02 7.55E-03 1.08E-03 3.24E-03 4.94E-03 9.75E-04 1.98E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.04E-02 1.26E-02 2.11E-02 1.80E-03 9.67E-03 1.40E-02 1.46E-03 6.27E-03 100%
M10-M7PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.44E-02 7.04E-03 8.99E-04 3.07E-03 6.31E-03 1.11E-03 2.60E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.37E-02 1.45E-02 1.83E-02 1.50E-03 8.40E-03 1.64E-02 1.67E-03 7.39E-03 100%
M10-M7PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.44E-02 7.07E-03 9.05E-04 3.08E-03 6.30E-03 1.11E-03 2.59E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.37E-02 1.44E-02 1.84E-02 1.51E-03 8.44E-03 1.64E-02 1.67E-03 7.38E-03 100%
M10-M8PO1(OD) 0.36 0.36 0.405 0.315 2.21E-02 3.28E-01 1.51E-01 9.22E-03 3.60E-03 2.81E-03 1.67E-02 7.63E-03 4.54E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.16E-01 2.87E-02 2.10E-02 3.60E-03 8.70E-03 3.75E-02 7.63E-03 1.49E-02 100%
M10-M8PO1(FOX) 0.36 0.36 0.405 0.315 2.21E-02 3.28E-01 1.51E-01 9.26E-03 3.62E-03 2.82E-03 1.67E-02 7.63E-03 4.54E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.16E-01 2.87E-02 2.11E-02 3.62E-03 8.73E-03 3.75E-02 7.63E-03 1.49E-02 100%
M10-M9PO1(OD) 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.52E-01 6.57E-03 2.65E-03 1.96E-03 4.31E-02 2.32E-02 9.93E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.53E-01 2.22E-02 1.51E-02 2.65E-03 6.22E-03 9.35E-02 2.32E-02 3.52E-02 100%
M10-M9PO1(FOX) 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.52E-01 6.59E-03 2.66E-03 1.96E-03 4.31E-02 2.32E-02 9.92E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.53E-01 2.22E-02 1.51E-02 2.66E-03 6.24E-03 9.35E-02 2.32E-02 3.52E-02 100%
M10-M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.47E-02 3.65E-02 1.33E-02 1.16E-02 1.68E-03 6.51E-04 5.14E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.12E-01 3.19E-03 1.01E-01 2.22E-02 3.92E-02 5.44E-03 9.73E-04 2.23E-03 100%
M10-M3-M1 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.11E-02 1.61E-02 3.93E-03 6.08E-03 2.34E-03 7.10E-04 8.13E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.39E-02 6.70E-03 5.26E-02 6.56E-03 2.30E-02 7.92E-03 1.06E-03 3.43E-03 100%
M10-M4-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.25E-02 1.18E-02 2.31E-03 4.76E-03 3.05E-03 7.81E-04 1.13E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.52E-02 9.17E-03 3.71E-02 3.85E-03 1.66E-02 9.77E-03 1.17E-03 4.30E-03 100%
M10-M5-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.31E-02 9.66E-03 1.63E-03 4.01E-03 3.80E-03 8.67E-04 1.47E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.20E-02 1.08E-02 2.89E-02 2.72E-03 1.31E-02 1.16E-02 1.30E-03 5.13E-03 100%
M10-M6-M1 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.33E-02 8.29E-03 1.26E-03 3.51E-03 4.66E-03 9.75E-04 1.84E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.13E-02 1.20E-02 2.38E-02 2.11E-03 1.08E-02 1.36E-02 1.46E-03 6.05E-03 100%
M10-M7-M1 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.42E-02 7.67E-03 1.03E-03 3.32E-03 6.04E-03 1.11E-03 2.46E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.43E-02 1.40E-02 2.03E-02 1.72E-03 9.29E-03 1.60E-02 1.67E-03 7.18E-03 100%
M10-M8-M1 0.36 0.36 0.405 0.315 2.21E-02 3.28E-01 1.51E-01 1.00E-02 4.01E-03 3.02E-03 1.65E-02 7.63E-03 4.43E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.17E-01 2.82E-02 2.30E-02 4.01E-03 9.51E-03 3.72E-02 7.63E-03 1.48E-02 100%
M10-M9-M1 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.51E-01 7.02E-03 2.86E-03 2.08E-03 4.28E-02 2.32E-02 9.82E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.53E-01 2.20E-02 1.62E-02 2.86E-03 6.65E-03 9.32E-02 2.32E-02 3.50E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 595 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M10-M1- PO1(OD)|0.081|0.081|0.0875|0.0745|1.89E-01|2.38E-01|9.91E-02|3.79E-02|1.47E-02|1.16E-02|1.38E-03|5.72E-04|4.03E-04|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.24E-01|2.73E-03|1.14E-01|2.56E-02|4.42E-02|4.60E-03|9.22E-04|1.84E-03|100%|
|M10-M1- PO1(FOX)|0.081|0.081|0.0875|0.0745|1.89E-01|2.39E-01|9.82E-02|4.13E-02|1.64E-02|1.24E-02|1.36E-03|5.72E-04|3.93E-04|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.30E-01|2.54E-03|1.21E-01|2.87E-02|4.60E-02|4.47E-03|9.22E-04|1.77E-03|100%|
|M10-M2- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.06E-02|1.79E-02|4.60E-03|6.63E-03|2.07E-03|6.51E-04|7.11E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.74E-02|6.18E-03|5.80E-02|7.66E-03|2.52E-02|7.03E-03|9.73E-04|3.03E-03|100%|
|M10-M2- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.05E-02|1.82E-02|4.75E-03|6.73E-03|2.05E-03|6.51E-04|7.00E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.82E-02|6.04E-03|5.92E-02|7.92E-03|2.56E-02|6.97E-03|9.73E-04|3.00E-03|100%|
|S h M10-M3- PO1(OD)|0.09|0.09|T 0.09|0.09|1.67E-01|2.00E-01|9.23E-02|1.25E-02|2.52E-03|5.01E-03|2.72E-03|7.10E-04|1.00E-03|100%|
||0.09|1.5|0.141|S 1.449|8.46E-02|6.62E-02|8.87E-03|3.97E-02|4.20E-03|1.77E-02|8.79E-03|1.06E-03|3.86E-03|100%|
|a n M10-M3- PO1(FOX)|0.09|0.09|0.09|M 0.09|1.67E-01|2.00E-01|9.23E-02|1.27E-02|2.57E-03|5.05E-03|2.70E-03|7.10E-04|9.95E-04|100%|
||g 0.09|1.5|0.141|1.449|8.46E-02|6.64E-02|8.77E-03|4.02E-02|4.28E-03|1.79E-02|8.75E-03|1.06E-03|3.85E-03|100%|
|M10-M4- PO1(OD)|h 0.09|0.09|0.09|0.09|C 1.67E-01|2.00E-01|9.30E-02|1.01E-02|1.74E-03|4.19E-03|3.39E-03|7.81E-04|1.31E-03|100%|
||0.09|a 1.5|0.141|1.449|8.46E-02|C 6.21E-02|1.06E-02|3.04E-02|2.90E-03|1.38E-02|1.04E-02|1.17E-03|4.61E-03|100%|
|M10-M4- PO1(FOX)|0.09|i 0.09|0.09|0.09|1.67E-01|o 2.00E-01|9.30E-02|1.02E-02|1.76E-03|4.22E-03|3.38E-03|7.81E-04|1.30E-03|100%|
||0.09|1.5|I 0.141|1.449|8.46E-02|n 6.22E-02|1.06E-02|3.07E-02|2.93E-03|1.39E-02|1.04E-02|1.17E-03|4.59E-03|100%|
|M10-M5- PO1(OD)|0.09|0.09|C 0.09|0.09|1.67E-01|1.99E-01|f i 9.34E-02|8.59E-03|1.33E-03|3.63E-03|4.11E-03|8.67E-04|1.62E-03|100%|
||0.09|1.5|0.141|T 1.449|8.46E-02|6.04E-02|d 1.18E-02|2.48E-02|2.21E-03|1.13E-02|1.21E-02|1.30E-03|5.39E-03|100%|
|M10-M5- PO1(FOX)|0.09|0.09|0.09|e 0.09|1.67E-01|1 1.99E-01|e 9.33E-02|8.63E-03|1.34E-03|3.65E-03|4.10E-03|8.67E-04|1.62E-03|100%|
||0.09|1.5|0.141|1.449|c 8.46E-02|6.05E-02|1.17E-02|n 2.50E-02|2.23E-03|1.14E-02|1.20E-02|1.30E-03|5.38E-03|100%|
|M10-M6- PO1(OD)|0.09|0.09|0.09|0.09|h 1.67E-01|1.99E-01|2 8 9.35E-02|t i 7.52E-03|1.07E-03|3.22E-03|4.95E-03|9.75E-04|1.99E-03|100%|
||0.09|1.5|0.141|1.449|. 8.46E-02|6.03E-02|1.26E-02|2.10E-02|a 1.79E-03|9.61E-03|1.40E-02|1.46E-03|6.28E-03|100%|
|M10-M6- PO1(FOX)|0.09|0.09|0.09|1 0.09|0 1.67E-01|& 1.99E-01|5 9.35E-02|7 7.55E-03|l I 1.08E-03|3.24E-03|4.94E-03|9.75E-04|1.98E-03|100%|
||0.09|1.5|0.141|1.449|/ 8.46E-02|I 6.04E-02|1.26E-02|2 2.11E-02|1.80E-03|9.67E-03|1.40E-02|1.46E-03|6.27E-03|100%|
|M10-M7- PO1(OD)|0.09|0.09|0.09|0.09|0 1.67E-01|2.02E-01|n d 9.44E-02|3 7.04E-03|n 8.99E-04|f 3.07E-03|6.31E-03|1.11E-03|2.60E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|9 6.37E-02|. 1.45E-02|1.83E-02|1.50E-03|o 8.40E-03|1.64E-02|1.67E-03|7.39E-03|100%|
|M10-M7- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|/ 2 2.02E-01|9.44E-02|P 7.07E-03|9.05E-04|r 3.08E-03|6.30E-03|1.11E-03|2.59E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|0 6.37E-02|1.44E-02|1.84E-02|1.51E-03|8.44E-03|m 1.64E-02|1.67E-03|7.38E-03|100%|
|M10-M8- PO1(OD)|0.36|0.36|0.405|0.315|2.21E-02|3.28E-01|1 1.51E-01|r o 9.22E-03|3.60E-03|2.81E-03|a 1.67E-02|7.63E-03|4.54E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.16E-01|2 2.87E-02|2.10E-02|3.60E-03|8.70E-03|t 3.75E-02|i 7.63E-03|1.49E-02|100%|
|M10-M8- PO1(FOX)|0.36|0.36|0.405|0.315|2.21E-02|3.28E-01|1.51E-01|9.26E-03|m 3.62E-03|2.82E-03|1.67E-02|o 7.63E-03|4.54E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.16E-01|2.87E-02|2.11E-02|o 3.62E-03|8.73E-03|3.75E-02|n 7.63E-03|1.49E-02|100%|
|M10-M9- PO1(OD)|0.36|0.36|0.405|0.315|2.21E-02|3.53E-01|1.52E-01|6.57E-03|2.65E-03|t i 1.96E-03|4.31E-02|2.32E-02|9.93E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.53E-01|2.22E-02|1.51E-02|2.65E-03|o 6.22E-03|9.35E-02|2.32E-02|3.52E-02|100%|
|M10-M9- PO1(FOX)|0.36|0.36|0.405|0.315|2.21E-02|3.53E-01|1.52E-01|6.59E-03|2.66E-03|n 1.96E-03|4.31E-02|2.32E-02|9.92E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.53E-01|2.22E-02|1.51E-02|2.66E-03|6.24E-03|C 9.35E-02|2.32E-02|3.52E-02|100%|
|M10-M2-M1|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.47E-02|3.65E-02|1.33E-02|1.16E-02|1.68E-03|6.51E-04|5.14E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.12E-01|3.19E-03|1.01E-01|2.22E-02|3.92E-02|e 5.44E-03|9.73E-04|2.23E-03|100%|
|M10-M3-M1|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.11E-02|1.61E-02|3.93E-03|6.08E-03|2.34E-03|n 7.10E-04|8.13E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.39E-02|6.70E-03|5.26E-02|6.56E-03|2.30E-02|7.92E-03|t 1.06E-03|3.43E-03|100%|
|M10-M4-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.25E-02|1.18E-02|2.31E-03|4.76E-03|3.05E-03|e 7.81E-04|1.13E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.52E-02|9.17E-03|3.71E-02|3.85E-03|1.66E-02|9.77E-03|1.17E-03|4.30E-03|100%|
|M10-M5-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.31E-02|9.66E-03|1.63E-03|4.01E-03|3.80E-03|8.67E-04|r 1.47E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.20E-02|1.08E-02|2.89E-02|2.72E-03|1.31E-02|1.16E-02|1.30E-03|5.13E-03|100%|
|M10-M6-M1|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.33E-02|8.29E-03|1.26E-03|3.51E-03|4.66E-03|9.75E-04|1.84E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.13E-02|1.20E-02|2.38E-02|2.11E-03|1.08E-02|1.36E-02|1.46E-03|6.05E-03|100%|
|M10-M7-M1|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|9.42E-02|7.67E-03|1.03E-03|3.32E-03|6.04E-03|1.11E-03|2.46E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.43E-02|1.40E-02|2.03E-02|1.72E-03|9.29E-03|1.60E-02|1.67E-03|7.18E-03|100%|
|M10-M8-M1|0.36|0.36|0.405|0.315|2.21E-02|3.28E-01|1.51E-01|1.00E-02|4.01E-03|3.02E-03|1.65E-02|7.63E-03|4.43E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.17E-01|2.82E-02|2.30E-02|4.01E-03|9.51E-03|3.72E-02|7.63E-03|1.48E-02|100%|
|M10-M9-M1|0.36|0.36|0.405|0.315|2.21E-02|3.53E-01|1.51E-01|7.02E-03|2.86E-03|2.08E-03|4.28E-02|2.32E-02|9.82E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.53E-01|2.20E-02|1.62E-02|2.86E-03|6.65E-03|9.32E-02|2.32E-02|3.50E-02|100%|


-----

M10-M3-M2 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.47E-02 3.64E-02 1.33E-02 1.16E-02 1.82E-03 7.10E-04 5.55E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 3.14E-03 1.00E-01 2.22E-02 3.91E-02 5.91E-03 1.06E-03 2.42E-03 100%
M10-M4-M2 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.11E-02 1.60E-02 3.93E-03 6.02E-03 2.55E-03 7.81E-04 8.82E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.41E-02 6.59E-03 5.23E-02 6.56E-03 2.29E-02 8.64E-03 1.17E-03 3.74E-03 100%
M10-M5-M2 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.24E-02 1.17E-02 2.31E-03 4.70E-03 3.35E-03 8.67E-04 1.24E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.57E-02 9.05E-03 3.69E-02 3.85E-03 1.65E-02 1.08E-02 1.30E-03 4.73E-03 100%
M10-M6-M2 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.29E-02 9.61E-03 1.63E-03 3.99E-03 4.25E-03 9.75E-04 1.64E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.31E-02 1.08E-02 2.87E-02 2.72E-03 1.30E-02 1.29E-02 1.46E-03 5.71E-03 100%
M10-M7-M2 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.40E-02 8.68E-03 1.26E-03 3.71E-03 5.64E-03 1.11E-03 2.26E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.54E-02 1.32E-02 2.37E-02 2.11E-03 1.08E-02 1.54E-02 1.67E-03 6.87E-03 100%
M10-M8-M2 0.36 0.36 0.405 0.315 2.21E-02 3.28E-01 1.50E-01 1.13E-02 4.67E-03 3.34E-03 1.62E-02 7.63E-03 4.27E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.18E-01 2.74E-02 2.63E-02 4.67E-03 1.08E-02 3.69E-02 7.63E-03 1.46E-02 100%
M10-M9-M2 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.51E-01 7.68E-03 3.19E-03 2.25E-03 4.25E-02 2.32E-02 9.66E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.54E-01 2.17E-02 1.78E-02 3.19E-03 7.29E-03 9.27E-02 2.32E-02 3.48E-02 100%
M10-M4-M3 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.46E-02 3.63E-02 1.33E-02 1.15E-02 1.99E-03 7.81E-04 6.05E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 3.08E-03 1.00E-01 2.22E-02 3.89E-02 6.47E-03 1.17E-03 2.65E-03 100%
M10-M5-M3 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.10E-02 1.59E-02 3.93E-03 5.97E-03 2.80E-03 8.67E-04 9.68E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.46E-02 6.50E-03 5.21E-02 6.56E-03 2.27E-02 9.53E-03 1.30E-03 4.11E-03 100%
M10-M6-M3 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.23E-02 1.17E-02 2.31E-03 4.69E-03 3.75E-03 9.75E-04 1.39E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.68E-02 9.10E-03 3.66E-02 3.85E-03 1.64E-02 1.20E-02 1.46E-03 5.26E-03 100%
M10-M7-M3 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.36E-02 1.01E-02 1.63E-03 4.24E-03 5.16E-03 1.11E-03 2.02E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.73E-02 1.20E-02 2.86E-02 2.72E-03 1.30E-02 1.47E-02 1.67E-03 6.51E-03 100%
M10-M8-M3 0.36 0.36 0.405 0.315 2.21E-02 3.29E-01 1.50E-01 1.31E-02 5.59E-03 3.76E-03 1.58E-02 7.63E-03 4.10E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.20E-01 2.63E-02 3.07E-02 5.59E-03 1.26E-02 3.65E-02 7.63E-03 1.44E-02 100%
M10-M9-M3 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.51E-01 8.50E-03 3.59E-03 2.46E-03 4.22E-02 2.32E-02 9.48E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.54E-01 2.12E-02 1.98E-02 3.59E-03 8.08E-03 9.22E-02 2.32E-02 3.45E-02 100%
M10-M5-M4 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.46E-02 3.62E-02 1.33E-02 1.15E-02 2.20E-03 8.67E-04 6.67E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 3.04E-03 9.98E-02 2.22E-02 3.88E-02 7.14E-03 1.30E-03 2.92E-03 100%
M10-M6-M4 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.09E-02 1.59E-02 3.93E-03 5.98E-03 3.16E-03 9.75E-04 1.09E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.56E-02 6.57E-03 5.18E-02 6.56E-03 2.26E-02 1.06E-02 1.46E-03 4.59E-03 100%
M10-M7-M4 0.09 0.09 0.09 0.09 1.67E-01 2.03E-01 9.29E-02 1.23E-02 2.31E-03 5.01E-03 4.59E-03 1.11E-03 1.74E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.10E-02 1.02E-02 3.67E-02 3.85E-03 1.64E-02 1.37E-02 1.67E-03 6.03E-03 100%
M10-M8-M4 0.36 0.36 0.405 0.315 2.21E-02 3.29E-01 1.49E-01 1.57E-02 6.96E-03 4.36E-03 1.55E-02 7.63E-03 3.92E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.23E-01 2.48E-02 3.71E-02 6.96E-03 1.51E-02 3.61E-02 7.63E-03 1.42E-02 100%
M10-M9-M4 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.51E-01 9.52E-03 4.11E-03 2.71E-03 4.18E-02 2.32E-02 9.27E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.55E-01 2.06E-02 2.22E-02 4.11E-03 9.07E-03 9.16E-02 2.32E-02 3.42E-02 100%
M10-M6-M5 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.45E-02 3.63E-02 1.33E-02 1.15E-02 2.48E-03 9.75E-04 7.53E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.14E-01 3.14E-03 9.95E-02 2.22E-02 3.86E-02 7.99E-03 1.46E-03 3.27E-03 100%
M10-M7-M5 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.15E-02 1.68E-02 3.93E-03 6.43E-03 3.89E-03 1.11E-03 1.39E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.97E-02 7.65E-03 5.22E-02 6.56E-03 2.28E-02 1.23E-02 1.67E-03 5.30E-03 100%
M10-M8-M5 0.36 0.36 0.405 0.315 2.21E-02 3.30E-01 1.48E-01 1.98E-02 9.23E-03 5.29E-03 1.51E-02 7.63E-03 3.73E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.28E-01 2.28E-02 4.70E-02 9.23E-03 1.89E-02 3.56E-02 7.63E-03 1.40E-02 100%
M10-M9-M5 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.51E-01 1.09E-02 4.81E-03 3.02E-03 4.13E-02 2.32E-02 9.03E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.56E-01 1.99E-02 2.55E-02 4.81E-03 1.04E-02 9.09E-02 2.32E-02 3.39E-02 100%
M10-M7-M6 0.09 0.09 0.09 0.09 1.67E-01 2.11E-01 8.50E-02 3.77E-02 1.33E-02 1.22E-02 3.05E-03 1.11E-03 9.67E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.18E-01 3.93E-03 1.01E-01 2.22E-02 3.93E-02 9.33E-03 1.67E-03 3.83E-03 100%
M10-M8-M6 0.36 0.36 0.405 0.315 2.21E-02 3.33E-01 1.45E-01 2.78E-02 1.37E-02 7.06E-03 1.47E-02 7.63E-03 3.55E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.39E-01 1.98E-02 6.45E-02 1.37E-02 2.54E-02 3.49E-02 7.63E-03 1.36E-02 100%
M10-M9-M6 0.36 0.36 0.405 0.315 2.21E-02 3.54E-01 1.50E-01 1.27E-02 5.79E-03 3.44E-03 4.07E-02 2.32E-02 8.76E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.58E-01 1.88E-02 3.00E-02 5.79E-03 1.21E-02 9.02E-02 2.32E-02 3.35E-02 100%
M10-M8-M7 0.36 0.36 0.405 0.315 2.21E-02 3.43E-01 1.39E-01 5.03E-02 2.66E-02 1.19E-02 1.44E-02 7.63E-03 3.38E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.68E-01 1.52E-02 1.04E-01 2.66E-02 3.88E-02 3.35E-02 7.63E-03 1.29E-02 100%
M10-M9-M7 0.36 0.36 0.405 0.315 2.21E-02 3.54E-01 1.49E-01 1.53E-02 7.28E-03 4.01E-03 4.01E-02 2.32E-02 8.45E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.61E-01 1.74E-02 3.65E-02 7.28E-03 1.46E-02 8.93E-02 2.32E-02 3.30E-02 100%
M10-M9-M8 0.36 0.36 0.405 0.315 2.21E-02 3.67E-01 1.40E-01 4.84E-02 2.66E-02 1.09E-02 3.85E-02 2.32E-02 7.66E-03 100%
0.36 2 0.405 1.955 2.20E-02 2.01E-01 8.81E-03 9.95E-02 2.66E-02 3.65E-02 8.41E-02 2.32E-02 3.04E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 596 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M10-M3-M2|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.47E-02|3.64E-02|1.33E-02|1.16E-02|1.82E-03|7.10E-04|5.55E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.13E-01|3.14E-03|1.00E-01|2.22E-02|3.91E-02|5.91E-03|1.06E-03|2.42E-03|100%|
|M10-M4-M2|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.11E-02|1.60E-02|3.93E-03|6.02E-03|2.55E-03|7.81E-04|8.82E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.41E-02|6.59E-03|5.23E-02|6.56E-03|2.29E-02|8.64E-03|1.17E-03|3.74E-03|100%|
|M10-M5-M2|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.24E-02|1.17E-02|2.31E-03|4.70E-03|3.35E-03|8.67E-04|1.24E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.57E-02|9.05E-03|3.69E-02|3.85E-03|1.65E-02|1.08E-02|1.30E-03|4.73E-03|100%|
|M10-M6-M2|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.29E-02|9.61E-03|1.63E-03|3.99E-03|4.25E-03|9.75E-04|1.64E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.31E-02|1.08E-02|2.87E-02|2.72E-03|1.30E-02|1.29E-02|1.46E-03|5.71E-03|100%|
|M10-M7-M2|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|9.40E-02|8.68E-03|1.26E-03|3.71E-03|5.64E-03|1.11E-03|2.26E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.54E-02|1.32E-02|2.37E-02|2.11E-03|1.08E-02|1.54E-02|1.67E-03|6.87E-03|100%|
|M10-M8-M2|0.36|0.36|0.405|0.315|2.21E-02|3.28E-01|1.50E-01|1.13E-02|4.67E-03|3.34E-03|1.62E-02|7.63E-03|4.27E-03|100%|
|S|0.36|2|0.405|1.955|2.20E-02|1.18E-01|2.74E-02|2.63E-02|4.67E-03|1.08E-02|3.69E-02|7.63E-03|1.46E-02|100%|
|M10-M9-M2|0.36|0.36|T 0.405|0.315|2.21E-02|3.53E-01|1.51E-01|7.68E-03|3.19E-03|2.25E-03|4.25E-02|2.32E-02|9.66E-03|100%|
|h|0.36|2|0.405|1.955|2.20E-02|1.54E-01|2.17E-02|1.78E-02|3.19E-03|7.29E-03|9.27E-02|2.32E-02|3.48E-02|100%|
|a M10-M4-M3|0.09|0.09|0.09|S 0.09|1.67E-01|2.08E-01|8.46E-02|3.63E-02|1.33E-02|1.15E-02|1.99E-03|7.81E-04|6.05E-04|100%|
||0.09|1.5|0.141|M 1.449|8.46E-02|1.13E-01|3.08E-03|1.00E-01|2.22E-02|3.89E-02|6.47E-03|1.17E-03|2.65E-03|100%|
|n M10-M5-M3|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.10E-02|1.59E-02|3.93E-03|5.97E-03|2.80E-03|8.67E-04|9.68E-04|100%|
||g 0.09|1.5|0.141|1.449|C 8.46E-02|7.46E-02|6.50E-03|5.21E-02|6.56E-03|2.27E-02|9.53E-03|1.30E-03|4.11E-03|100%|
|M10-M6-M3|h 0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.23E-02|1.17E-02|2.31E-03|4.69E-03|3.75E-03|9.75E-04|1.39E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.68E-02|9.10E-03|3.66E-02|3.85E-03|1.64E-02|1.20E-02|1.46E-03|5.26E-03|100%|
|M10-M7-M3|0.09|a 0.09|0.09|0.09|1.67E-01|C 2.02E-01|9.36E-02|1.01E-02|1.63E-03|4.24E-03|5.16E-03|1.11E-03|2.02E-03|100%|
||0.09|i 1.5|0.141|1.449|8.46E-02|o 6.73E-02|1.20E-02|2.86E-02|2.72E-03|1.30E-02|1.47E-02|1.67E-03|6.51E-03|100%|
|M10-M8-M3|0.36|0.36|I 0.405|0.315|2.21E-02|3.29E-01|1.50E-01|1.31E-02|5.59E-03|3.76E-03|1.58E-02|7.63E-03|4.10E-03|100%|
||0.36|2|C 0.405|1.955|2.20E-02|n 1.20E-01|2.63E-02|3.07E-02|5.59E-03|1.26E-02|3.65E-02|7.63E-03|1.44E-02|100%|
|M10-M9-M3|0.36|0.36|0.405|0.315|2.21E-02|3.53E-01|f 1.51E-01|8.50E-03|3.59E-03|2.46E-03|4.22E-02|2.32E-02|9.48E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.54E-01|i 2.12E-02|1.98E-02|3.59E-03|8.08E-03|9.22E-02|2.32E-02|3.45E-02|100%|
|M10-M5-M4|0.09|0.09|0.09|T 0.09|1.67E-01|2.08E-01|d 8.46E-02|3.62E-02|1.33E-02|1.15E-02|2.20E-03|8.67E-04|6.67E-04|100%|
||0.09|1.5|0.141|e 1.449|8.46E-02|1.13E-01|e 3.04E-03|9.98E-02|2.22E-02|3.88E-02|7.14E-03|1.30E-03|2.92E-03|100%|
|M10-M6-M4|0.09|0.09|0.09|0.09|c 1.67E-01|1 2.01E-01|9.09E-02|n 1.59E-02|3.93E-03|5.98E-03|3.16E-03|9.75E-04|1.09E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.56E-02|2 6.57E-03|5.18E-02|6.56E-03|2.26E-02|1.06E-02|1.46E-03|4.59E-03|100%|
|M10-M7-M4|0.09|0.09|0.09|0.09|h 1.67E-01|2.03E-01|8 9.29E-02|t i 1.23E-02|2.31E-03|5.01E-03|4.59E-03|1.11E-03|1.74E-03|100%|
||0.09|1.5|0.141|1.449|. 8.46E-02|7.10E-02|1.02E-02|3.67E-02|a 3.85E-03|1.64E-02|1.37E-02|1.67E-03|6.03E-03|100%|
|M10-M8-M4|0.36|0.36|0.405|1 0.315|2.21E-02|3.29E-01|5 1.49E-01|1.57E-02|l 6.96E-03|4.36E-03|1.55E-02|7.63E-03|3.92E-03|100%|
||0.36|2|0.405|1.955|0 2.20E-02|& 1.23E-01|2.48E-02|7 3.71E-02|6.96E-03|1.51E-02|3.61E-02|7.63E-03|1.42E-02|100%|
|M10-M9-M4|0.36|0.36|0.405|0.315|/ 2.21E-02|I 3.53E-01|1.51E-01|2 9.52E-03|I 4.11E-03|2.71E-03|4.18E-02|2.32E-02|9.27E-03|100%|
||0.36|2|0.405|1.955|0 2.20E-02|1.55E-01|n 2.06E-02|2.22E-02|n 4.11E-03|9.07E-03|9.16E-02|2.32E-02|3.42E-02|100%|
|M10-M6-M5|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|d 8.45E-02|3 3.63E-02|1.33E-02|f 1.15E-02|2.48E-03|9.75E-04|7.53E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|9 1.14E-01|3.14E-03|9.95E-02|2.22E-02|o 3.86E-02|7.99E-03|1.46E-03|3.27E-03|100%|
|M10-M7-M5|0.09|0.09|0.09|0.09|1.67E-01|/ 2.04E-01|. 9.15E-02|1.68E-02|3.93E-03|r 6.43E-03|3.89E-03|1.11E-03|1.39E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|2 7.97E-02|7.65E-03|P 5.22E-02|6.56E-03|2.28E-02|1.23E-02|1.67E-03|5.30E-03|100%|
|M10-M8-M5|0.36|0.36|0.405|0.315|2.21E-02|0 3.30E-01|1.48E-01|1.98E-02|9.23E-03|5.29E-03|m 1.51E-02|7.63E-03|3.73E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.28E-01|1 2.28E-02|r 4.70E-02|9.23E-03|1.89E-02|a 3.56E-02|7.63E-03|1.40E-02|100%|
|M10-M9-M5|0.36|0.36|0.405|0.315|2.21E-02|3.53E-01|1.51E-01|o 1.09E-02|4.81E-03|3.02E-03|t 4.13E-02|2.32E-02|9.03E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.56E-01|2 1.99E-02|2.55E-02|4.81E-03|1.04E-02|9.09E-02|i 2.32E-02|3.39E-02|100%|
|M10-M7-M6|0.09|0.09|0.09|0.09|1.67E-01|2.11E-01|8.50E-02|3.77E-02|m 1.33E-02|1.22E-02|3.05E-03|o 1.11E-03|9.67E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.18E-01|3.93E-03|1.01E-01|o 2.22E-02|3.93E-02|9.33E-03|1.67E-03|3.83E-03|100%|
|M10-M8-M6|0.36|0.36|0.405|0.315|2.21E-02|3.33E-01|1.45E-01|2.78E-02|1.37E-02|t 7.06E-03|1.47E-02|n 7.63E-03|3.55E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.39E-01|1.98E-02|6.45E-02|1.37E-02|i 2.54E-02|3.49E-02|7.63E-03|1.36E-02|100%|
|M10-M9-M6|0.36|0.36|0.405|0.315|2.21E-02|3.54E-01|1.50E-01|1.27E-02|5.79E-03|o 3.44E-03|4.07E-02|2.32E-02|8.76E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.58E-01|1.88E-02|3.00E-02|5.79E-03|1.21E-02|9.02E-02|2.32E-02|3.35E-02|100%|
|M10-M8-M7|0.36|0.36|0.405|0.315|2.21E-02|3.43E-01|1.39E-01|5.03E-02|2.66E-02|n 1.19E-02|1.44E-02|7.63E-03|3.38E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.68E-01|1.52E-02|1.04E-01|2.66E-02|3.88E-02|3.35E-02|7.63E-03|1.29E-02|100%|
|M10-M9-M7|0.36|0.36|0.405|0.315|2.21E-02|3.54E-01|1.49E-01|1.53E-02|7.28E-03|4.01E-03|C 4.01E-02|2.32E-02|8.45E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.61E-01|1.74E-02|3.65E-02|7.28E-03|1.46E-02|8.93E-02|2.32E-02|3.30E-02|100%|
|M10-M9-M8|0.36|0.36|0.405|0.315|2.21E-02|3.67E-01|1.40E-01|4.84E-02|2.66E-02|1.09E-02|e 3.85E-02|2.32E-02|7.66E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|2.01E-01|8.81E-03|9.95E-02|2.66E-02|3.65E-02|8.41E-02|n 2.32E-02|3.04E-02|100%|


-----

###### 12.14.3.3 M1MxMz process in CLN55LP 1.2V/2.5V, no My/Mr, x=2~7, z=8~9  

 12.14.3.3.1 Structure A 25 °°°°C

|Structure|(as drawn)|Col3|(after process bias)|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|
|---|---|---|---|---|---|---|---|---|---|---|---|
||width|space|Width|Space|Rs|Ctotal|Cc|Cbottom|Ca|Cf|Csum/Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|PO1-FOX|0.05|0.11|0.054|0.108|1.47E+01|2.05E-01|8.84E-02|2.79E-02|5.83E-03|1.10E-02|100%|
||0.05|2.16|0.054|2.16|1.47E+01|8.79E-02|1.73E-03|8.44E-02|5.83E-03|3.93E-02|100%|
|M1-FOX|0.08|0.08|0.0875|0.0745|1.89E-01|2.31E-01|1.06E-01|1.93E-02|4.54E-03|7.40E-03|100%|
|S|0.08|1.5|T 0.1461|1.4349|9.26E-02|8.04E-02|7.20E-03|6.60E-02|7.93E-03|2.91E-02|100%|
|h M1-OD|0.08|0.08|0.0875|0.0745|1.89E-01|2.34E-01|1.02E-01|2.93E-02|9.62E-03|9.85E-03|100%|
|a|0.08|1.5|S 0.1461|1.4349|9.26E-02|1.04E-01|3.94E-03|9.64E-02|1.68E-02|3.98E-02|100%|
|M1-PO1(OD)|0.08|0.08|0.0875|M 0.0745|1.89E-01|2.38E-01|9.92E-02|3.92E-02|1.47E-02|1.23E-02|100%|
|n|0.08|1.5|0.1461|1.4349|9.26E-02|1.24E-01|2.91E-03|1.18E-01|2.56E-02|4.62E-02|100%|
|M1-PO1(FOX)|g 0.08|0.08|0.0875|C 0.0745|1.89E-01|2.39E-01|9.82E-02|4.26E-02|1.64E-02|1.31E-02|100%|
||0.08|1.5|0.1461|1.4349|9.26E-02|1.30E-01|2.72E-03|1.25E-01|2.87E-02|4.80E-02|100%|
|M2-FOX|h 0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.23E-02|1.56E-02|2.70E-03|6.43E-03|100%|
||0.09|a 1.5|0.141|1.449|C 8.46E-02|6.72E-02|9.54E-03|4.81E-02|4.51E-03|2.18E-02|100%|
|M2-OD|0.09|i 0.09|0.09|0.09|o 1.67E-01|2.01E-01|9.12E-02|1.83E-02|3.95E-03|7.19E-03|100%|
||0.09|1.5|I 0.141|1.449|8.46E-02|7.37E-02|7.40E-03|5.89E-02|6.58E-03|2.62E-02|100%|
|M2-PO1(OD)|0.09|0.09|C 0.09|0.09|n 1.67E-01|2.01E-01|9.07E-02|1.97E-02|4.60E-03|7.56E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|f i 7.70E-02|6.65E-03|6.37E-02|7.66E-03|2.80E-02|100%|
|M2-PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|d 2.01E-01|9.05E-02|2.01E-02|4.75E-03|7.65E-03|100%|
||0.09|1.5|T 0.141|1.449|8.46E-02|7.78E-02|6.49E-03|6.48E-02|7.92E-03|2.84E-02|100%|
|M2-M1|0.09|0.09|0.09|e 0.09|1 1.67E-01|e 2.08E-01|8.47E-02|3.81E-02|1.33E-02|1.24E-02|100%|
||0.09|1.5|0.141|c 1.449|8.46E-02|1.12E-01|n 3.45E-03|1.05E-01|2.22E-02|4.15E-02|100%|
|M3-FOX|0.09|0.09|0.09|0.09|2 1.67E-01|2.00E-01|t 9.32E-02|1.32E-02|1.82E-03|5.67E-03|100%|
||0.09|1.5|0.141|h 1.449|8.46E-02|8 6.16E-02|i 1.15E-02|3.86E-02|3.04E-03|1.78E-02|100%|
|M3-OD|0.09|0.09|0.09|0.09|. 1.67E-01|5 2.00E-01|a 9.27E-02|1.44E-02|2.31E-03|6.04E-03|100%|
||0.09|1.5|0.141|1 1.449|& 8.46E-02|6.43E-02|1.01E-02|l 4.41E-02|3.85E-03|2.01E-02|100%|
|M3-PO1(OD)|0.09|0.09|0.09|0 0.09|1.67E-01|7 2.00E-01|9.25E-02|I 1.49E-02|2.52E-03|6.19E-03|100%|
||0.09|1.5|0.141|/ 1.449|I 8.46E-02|6.55E-02|2 9.61E-03|n 4.63E-02|4.20E-03|2.10E-02|100%|
|M3-PO1(FOX)|0.09|0.09|0.09|0 0.09|1.67E-01|n 2.00E-01|3 9.24E-02|f 1.50E-02|2.57E-03|6.22E-03|100%|
||0.09|1.5|0.141|1.449|9 8.46E-02|d 6.58E-02|9.51E-03|o 4.68E-02|4.28E-03|2.12E-02|100%|
|M3-M1|0.09|0.09|0.09|0.09|/ 1.67E-01|. 2.01E-01|9.12E-02|1.82E-02|3.93E-03|7.11E-03|100%|
||0.09|1.5|0.141|1.449|2 8.46E-02|7.34E-02|7.27E-03|5.88E-02|r 6.56E-03|2.61E-02|100%|
|M3-M2|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|P 8.47E-02|3.81E-02|m 1.33E-02|1.24E-02|100%|
||0.09|1.5|0.141|1.449|0 8.46E-02|1.12E-01|r 3.44E-03|1.05E-01|2.22E-02|4.16E-02|100%|
|M4-FOX|0.09|0.09|0.09|0.09|1.67E-01|1 1.99E-01|o 9.37E-02|1.19E-02|a 1.37E-03|5.28E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|2 5.91E-02|1.30E-02|3.32E-02|2.29E-03|t i 1.55E-02|100%|
|M4-OD|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|m 9.34E-02|1.27E-02|1.64E-03|o 5.51E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.05E-02|1.20E-02|3.65E-02|2.73E-03|1.69E-02|100%|
|M4-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.33E-02|o 1.29E-02|1.74E-03|n 5.60E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.11E-02|1.17E-02|t i 3.78E-02|2.90E-03|1.74E-02|100%|
|M4-PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.32E-02|o 1.30E-02|1.76E-03|5.62E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.12E-02|1.16E-02|3.80E-02|2.93E-03|1.75E-02|100%|
|M4-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.27E-02|1.44E-02|n 2.31E-03|6.05E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.44E-02|1.01E-02|4.42E-02|3.85E-03|2.02E-02|100%|
|M4-M2|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.12E-02|1.82E-02|C 3.93E-03|7.14E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.35E-02|7.26E-03|5.90E-02|6.56E-03|2.62E-02|100%|
|M4-M3|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.47E-02|3.81E-02|1.33E-02|e 1.24E-02|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.12E-01|3.43E-03|1.05E-01|2.22E-02|n 4.16E-02|100%|
|M5-FOX|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.40E-02|1.12E-02|1.10E-03|t 5.04E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.80E-02|1.41E-02|2.98E-02|1.84E-03|e 1.40E-02|100%|
|M5-OD|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.38E-02|1.17E-02|1.27E-03|5.21E-03|r 100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.88E-02|1.34E-02|3.20E-02|2.11E-03|1.49E-02|100%|
|M5-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.37E-02|1.19E-02|1.33E-03|5.27E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.92E-02|1.32E-02|3.28E-02|2.21E-03|1.53E-02|100%|
|M5-PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.37E-02|1.19E-02|1.34E-03|5.28E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.92E-02|1.31E-02|3.30E-02|2.23E-03|1.54E-02|100%|
|M5-M1|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.33E-02|1.28E-02|1.63E-03|5.56E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.09E-02|1.20E-02|3.68E-02|2.72E-03|1.70E-02|100%|
|M5-M2|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.26E-02|1.45E-02|2.31E-03|6.10E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.47E-02|1.01E-02|4.45E-02|3.85E-03|2.03E-02|100%|
|M5-M3|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.12E-02|1.83E-02|3.93E-03|7.19E-03|100%|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 597 of 705
whole or in part without prior written permission of TSMC.


-----

|Structure|(as drawn)|Col3|(after process bias)|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|
|---|---|---|---|---|---|---|---|---|---|---|---|
||width|space|Width|Space|Rs|Ctotal|Cc|Cbottom|Ca|Cf|Csum/Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
||0.09|1.5|0.141|1.449|8.46E-02|7.38E-02|7.28E-03|5.93E-02|6.56E-03|2.64E-02|100%|
|M5-M4|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.47E-02|3.82E-02|1.33E-02|1.25E-02|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.13E-01|3.45E-03|1.06E-01|2.22E-02|4.17E-02|100%|
|M6-FOX|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.42E-02|1.08E-02|9.21E-04|4.93E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.79E-02|1.52E-02|2.75E-02|1.53E-03|1.30E-02|100%|
|M6-OD|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.40E-02|1.12E-02|1.03E-03|5.06E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.85E-02|1.47E-02|2.91E-02|1.72E-03|1.37E-02|100%|
|M6-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.39E-02|1.13E-02|1.07E-03|5.11E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.87E-02|1.45E-02|2.97E-02|1.79E-03|1.39E-02|100%|
|M6-PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.39E-02|1.13E-02|1.08E-03|5.12E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.87E-02|1.45E-02|2.98E-02|1.80E-03|1.40E-02|100%|
|M6-M1|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.37E-02|1.19E-02|1.26E-03|5.33E-03|100%|
|S|0.09|1.5|0.141|1.449|8.46E-02|5.97E-02|1.37E-02|3.23E-02|2.11E-03|1.51E-02|100%|
|M6-M2|0.09|0.09|T 0.09|0.09|1.67E-01|2.00E-01|9.33E-02|1.30E-02|1.63E-03|5.69E-03|100%|
|h|0.09|1.5|S 0.141|1.449|8.46E-02|6.18E-02|1.23E-02|3.72E-02|2.72E-03|1.72E-02|100%|
|a M6-M3|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.25E-02|1.48E-02|2.31E-03|6.24E-03|100%|
|n|0.09|1.5|0.141|M 1.449|8.46E-02|6.56E-02|1.04E-02|4.49E-02|3.85E-03|2.05E-02|100%|
|M6-M4|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.11E-02|1.86E-02|3.93E-03|7.33E-03|100%|
||g 0.09|1.5|0.141|C 1.449|8.46E-02|7.47E-02|7.51E-03|5.96E-02|6.56E-03|2.65E-02|100%|
|M6-M5|h 0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.46E-02|3.85E-02|1.33E-02|1.26E-02|100%|
||0.09|1.5|0.141|1.449|C 8.46E-02|1.13E-01|3.64E-03|1.06E-01|2.22E-02|4.19E-02|100%|
|M7-FOX|0.09|a 0.09|0.09|0.09|1.67E-01|2.02E-01|9.53E-02|1.11E-02|7.91E-04|5.16E-03|100%|
||0.09|i 1.5|0.141|1.449|o 8.46E-02|6.09E-02|1.75E-02|2.59E-02|1.32E-03|1.23E-02|100%|
|M7-OD|0.09|0.09|I 0.09|0.09|n 1.67E-01|2.02E-01|9.51E-02|1.15E-02|8.71E-04|5.29E-03|100%|
||0.09|1.5|C 0.141|1.449|8.46E-02|f 6.14E-02|1.71E-02|2.71E-02|1.45E-03|1.28E-02|100%|
|M7-PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|i 2.02E-01|9.51E-02|1.16E-02|8.99E-04|5.34E-03|100%|
||0.09|1.5|T 0.141|1.449|8.46E-02|d 6.15E-02|1.70E-02|2.76E-02|1.50E-03|1.30E-02|100%|
|M7-PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|9.51E-02|1.16E-02|9.05E-04|5.35E-03|100%|
||0.09|1.5|0.141|e 1.449|1 8.46E-02|e 6.15E-02|1.69E-02|2.77E-02|1.51E-03|1.31E-02|100%|
|M7-M1|0.09|0.09|0.09|c 0.09|1.67E-01|2.02E-01|n 9.49E-02|1.21E-02|1.03E-03|5.53E-03|100%|
||0.09|1.5|0.141|h 1.449|2 8.46E-02|6.22E-02|t 1.63E-02|2.96E-02|1.72E-03|1.39E-02|100%|
|M7-M2|0.09|0.09|0.09|0.09|. 1.67E-01|8 2.02E-01|i 9.45E-02|1.29E-02|1.26E-03|5.83E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5 6.35E-02|a 1.53E-02|3.29E-02|2.11E-03|1.54E-02|100%|
|M7-M3|0.09|0.09|0.09|1 0.09|& 1.67E-01|7 2.02E-01|9.41E-02|l 1.41E-02|1.63E-03|6.24E-03|100%|
||0.09|1.5|0.141|0 1.449|I 8.46E-02|6.56E-02|1.39E-02|I 3.78E-02|2.72E-03|1.76E-02|100%|
|M7-M4|0.09|0.09|0.09|/ 0.09|1.67E-01|n 2.03E-01|2 9.33E-02|n 1.60E-02|2.31E-03|6.86E-03|100%|
||0.09|1.5|0.141|0 1.449|8.46E-02|6.95E-02|3 1.18E-02|f 4.58E-02|3.85E-03|2.10E-02|100%|
|M7-M5|0.09|0.09|0.09|0.09|9 1.67E-01|d 2.04E-01|9.17E-02|o 2.01E-02|3.93E-03|8.06E-03|100%|
||0.09|1.5|0.141|1.449|/ 8.46E-02|. 7.86E-02|8.85E-03|6.09E-02|r 6.56E-03|2.72E-02|100%|
|M7-M6|0.09|0.09|0.09|0.09|2 1.67E-01|2.11E-01|8.51E-02|4.04E-02|1.33E-02|1.36E-02|100%|
||0.09|1.5|0.141|1.449|0 8.46E-02|1.17E-01|P 4.58E-03|1.08E-01|m 2.22E-02|4.30E-02|100%|
|M8-FOX|0.36|0.36|0.405|0.315|2.21E-02|3.26E-01|r 1.55E-01|1.50E-02|a 3.25E-03|5.89E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1 1.05E-01|o 3.83E-02|2.88E-02|3.25E-03|1.28E-02|100%|
|M8-OD|0.36|0.36|0.405|0.315|2.21E-02|2 3.26E-01|1.55E-01|1.56E-02|3.51E-03|t i 6.05E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.06E-01|m 3.78E-02|3.03E-02|3.51E-03|o 1.34E-02|100%|
|M8-PO1(OD)|0.36|0.36|0.405|0.315|2.21E-02|3.26E-01|1.55E-01|o 1.58E-02|3.60E-03|6.10E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.06E-01|3.77E-02|t 3.08E-02|3.60E-03|n 1.36E-02|100%|
|M8-PO1(FOX)|0.36|0.36|0.405|0.315|2.21E-02|3.26E-01|1.55E-01|i 1.58E-02|3.62E-03|6.11E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.06E-01|3.76E-02|o 3.09E-02|3.62E-03|1.36E-02|100%|
|M8-M1|0.36|0.36|0.405|0.315|2.21E-02|3.26E-01|1.55E-01|1.67E-02|4.01E-03|6.33E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.07E-01|3.70E-02|3.30E-02|n 4.01E-03|1.45E-02|100%|
|M8-M2|0.36|0.36|0.405|0.315|2.21E-02|3.26E-01|1.54E-01|1.80E-02|4.67E-03|6.68E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.08E-01|3.59E-02|3.65E-02|C 4.67E-03|1.59E-02|100%|
|M8-M3|0.36|0.36|0.405|0.315|2.21E-02|3.27E-01|1.53E-01|1.99E-02|5.59E-03|e 7.15E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.10E-01|3.46E-02|4.12E-02|5.59E-03|1.78E-02|100%|
|M8-M4|0.36|0.36|0.405|0.315|2.21E-02|3.27E-01|1.52E-01|2.26E-02|6.96E-03|n 7.79E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.14E-01|3.28E-02|4.80E-02|6.96E-03|t 2.05E-02|100%|
|M8-M5|0.36|0.36|0.405|0.315|2.21E-02|3.29E-01|1.51E-01|2.68E-02|9.23E-03|e 8.80E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.19E-01|3.04E-02|5.84E-02|9.23E-03|2.46E-02|r 100%|
|M8-M6|0.36|0.36|0.405|0.315|2.21E-02|3.31E-01|1.48E-01|3.51E-02|1.37E-02|1.07E-02|100%|
||0.36|2|0.405|1.955|2.20E-02|1.30E-01|2.69E-02|7.66E-02|1.37E-02|3.14E-02|100%|
|M8-M7|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.42E-01|5.79E-02|2.66E-02|1.57E-02|100%|
||0.36|2|0.405|1.955|2.20E-02|1.60E-01|2.15E-02|1.17E-01|2.66E-02|4.53E-02|100%|
|M9-FOX|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.64E-01|1.32E-02|2.45E-03|5.36E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.09E-01|4.25E-02|2.39E-02|2.45E-03|1.07E-02|100%|
|M9-OD|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.64E-01|1.35E-02|2.60E-03|5.46E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.09E-01|4.22E-02|2.47E-02|2.60E-03|1.11E-02|100%|
|M9-PO1(OD)|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.64E-01|1.36E-02|2.65E-03|5.50E-03|100%|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 598 of 705
whole or in part without prior written permission of TSMC.


-----

0.36 2 0.405 1.955 2.20E-02 1.09E-01 4.21E-02 2.50E-02 2.65E-03 1.12E-02 100%
M9-PO1(FOX) 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.64E-01 1.37E-02 2.66E-03 5.50E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.09E-01 4.21E-02 2.51E-02 2.66E-03 1.12E-02 100%
M9-M1 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.64E-01 1.41E-02 2.86E-03 5.64E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.10E-01 4.17E-02 2.62E-02 2.86E-03 1.17E-02 100%
M9-M2 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.64E-01 1.49E-02 3.19E-03 5.85E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.10E-01 4.11E-02 2.80E-02 3.19E-03 1.24E-02 100%
M9-M3 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.63E-01 1.58E-02 3.59E-03 6.09E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.11E-01 4.03E-02 3.02E-02 3.59E-03 1.33E-02 100%
M9-M4 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.63E-01 1.69E-02 4.11E-03 6.38E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.12E-01 3.94E-02 3.29E-02 4.11E-03 1.44E-02 100%
M9-M5 0.36 0.36 0.405 0.315 2.21E-02 3.43E-01 1.62E-01 1.83E-02 4.81E-03 6.74E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.13E-01 3.83E-02 3.65E-02 4.81E-03 1.59E-02 100%
M9-M6 0.36 0.36 0.405 0.315 2.21E-02 3.43E-01 1.61E-01 2.02E-02 5.79E-03 7.20E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.15E-01 3.68E-02 4.14E-02 5.79E-03 1.78E-02 100%
M9-M7 0.36 0.36 0.405 0.315 2.21E-02 3.44E-01 1.60E-01 2.30E-02 7.28E-03 7.84E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.18E-01 3.48E-02 4.86E-02 7.28E-03 2.06E-02 100%
M9-M8 0.36 0.36 0.405 0.315 2.21E-02 3.57E-01 1.50E-01 5.71E-02 2.66E-02 1.53E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.63E-01 2.32E-02 1.16E-01 2.66E-02 4.49E-02 100%
M10-FOX 2.7 1.8 2.86 1.64 2.10E-02 1.78E-01 7.60E-02 2.63E-02 1.55E-02 5.39E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 9.07E-02 2.16E-02 4.74E-02 1.55E-02 1.60E-02 100%
M10-OD 2.7 1.8 2.86 1.64 2.10E-02 1.79E-01 7.57E-02 2.72E-02 1.62E-02 5.52E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 9.17E-02 2.12E-02 4.92E-02 1.62E-02 1.65E-02 100%
M10-PO1(OD) 2.7 1.8 2.86 1.64 2.10E-02 1.79E-01 7.56E-02 2.76E-02 1.64E-02 5.56E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 9.20E-02 2.11E-02 4.98E-02 1.64E-02 1.67E-02 100%
M10-PO1(FOX) 2.7 1.8 2.86 1.64 2.10E-02 1.79E-01 7.56E-02 2.76E-02 1.65E-02 5.57E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 9.21E-02 2.11E-02 4.99E-02 1.65E-02 1.67E-02 100%
M10-M1 2.7 1.8 2.86 1.64 2.10E-02 1.79E-01 7.51E-02 2.89E-02 1.74E-02 5.74E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 9.34E-02 2.06E-02 5.23E-02 1.74E-02 1.74E-02 100%
M10-M2 2.7 1.8 2.86 1.64 2.10E-02 1.80E-01 7.45E-02 3.09E-02 1.89E-02 6.02E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 9.55E-02 1.99E-02 5.58E-02 1.89E-02 1.85E-02 100%
M10-M3 2.7 1.8 2.86 1.64 2.10E-02 1.81E-01 7.38E-02 3.33E-02 2.06E-02 6.34E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 9.80E-02 1.91E-02 5.99E-02 2.06E-02 1.96E-02 100%
M10-M4 2.7 1.8 2.86 1.64 2.10E-02 1.82E-01 7.30E-02 3.62E-02 2.27E-02 6.74E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 1.01E-01 1.82E-02 6.47E-02 2.27E-02 2.10E-02 100%
M10-M5 2.7 1.8 2.86 1.64 2.10E-02 1.84E-01 7.20E-02 3.96E-02 2.52E-02 7.23E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 1.05E-01 1.72E-02 7.03E-02 2.52E-02 2.26E-02 100%
M10-M6 2.7 1.8 2.86 1.64 2.10E-02 1.86E-01 7.09E-02 4.40E-02 2.83E-02 7.85E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 1.09E-01 1.61E-02 7.72E-02 2.83E-02 2.44E-02 100%
M10-M7 2.7 1.8 2.86 1.64 2.10E-02 1.89E-01 6.95E-02 4.97E-02 3.24E-02 8.65E-03 100%
2.7 7.2 2.86 7.04 2.10E-02 1.15E-01 1.49E-02 8.56E-02 3.24E-02 2.66E-02 100%
M10-M8 2.7 1.8 2.86 1.64 2.10E-02 2.07E-01 6.36E-02 7.99E-02 5.41E-02 1.29E-02 100%
2.7 7.2 2.86 7.04 2.10E-02 1.47E-01 1.08E-02 1.26E-01 5.41E-02 3.58E-02 100%
M10-M9 2.7 1.8 2.86 1.64 2.10E-02 3.25E-01 5.13E-02 2.23E-01 1.65E-01 2.91E-02 100%
2.7 7.2 2.86 7.04 2.10E-02 2.90E-01 5.78E-03 2.79E-01 1.65E-01 5.71E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 599 of 705
whole or in part without prior written permission of TSMC.

|Structure|(as drawn)|Col3|(after process bias)|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|
|---|---|---|---|---|---|---|---|---|---|---|---|
||width|space|Width|Space|Rs|Ctotal|Cc|Cbottom|Ca|Cf|Csum/Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
||0.36|2|0.405|1.955|2.20E-02|1.09E-01|4.21E-02|2.50E-02|2.65E-03|1.12E-02|100%|
|M9-PO1(FOX)|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.64E-01|1.37E-02|2.66E-03|5.50E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.09E-01|4.21E-02|2.51E-02|2.66E-03|1.12E-02|100%|
|M9-M1|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.64E-01|1.41E-02|2.86E-03|5.64E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.10E-01|4.17E-02|2.62E-02|2.86E-03|1.17E-02|100%|
|M9-M2|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.64E-01|1.49E-02|3.19E-03|5.85E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.10E-01|4.11E-02|2.80E-02|3.19E-03|1.24E-02|100%|
|M9-M3|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.63E-01|1.58E-02|3.59E-03|6.09E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.11E-01|4.03E-02|3.02E-02|3.59E-03|1.33E-02|100%|
|M9-M4|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.63E-01|1.69E-02|4.11E-03|6.38E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.12E-01|3.94E-02|3.29E-02|4.11E-03|1.44E-02|100%|
|M9-M5|0.36|0.36|0.405|0.315|2.21E-02|3.43E-01|1.62E-01|1.83E-02|4.81E-03|6.74E-03|100%|
|S|0.36|2|0.405|1.955|2.20E-02|1.13E-01|3.83E-02|3.65E-02|4.81E-03|1.59E-02|100%|
|M9-M6|0.36|0.36|T 0.405|0.315|2.21E-02|3.43E-01|1.61E-01|2.02E-02|5.79E-03|7.20E-03|100%|
|h|0.36|2|S 0.405|1.955|2.20E-02|1.15E-01|3.68E-02|4.14E-02|5.79E-03|1.78E-02|100%|
|a M9-M7|0.36|0.36|0.405|0.315|2.21E-02|3.44E-01|1.60E-01|2.30E-02|7.28E-03|7.84E-03|100%|
|n|0.36|2|0.405|M 1.955|2.20E-02|1.18E-01|3.48E-02|4.86E-02|7.28E-03|2.06E-02|100%|
|M9-M8|0.36|0.36|0.405|0.315|2.21E-02|3.57E-01|1.50E-01|5.71E-02|2.66E-02|1.53E-02|100%|
||g 0.36|2|0.405|C 1.955|2.20E-02|1.63E-01|2.32E-02|1.16E-01|2.66E-02|4.49E-02|100%|
|M10-FOX|h 2.7|1.8|2.86|1.64|2.10E-02|1.78E-01|7.60E-02|2.63E-02|1.55E-02|5.39E-03|100%|
||2.7|7.2|2.86|7.04|C 2.10E-02|9.07E-02|2.16E-02|4.74E-02|1.55E-02|1.60E-02|100%|
|M10-OD|2.7|a 1.8|2.86|1.64|2.10E-02|1.79E-01|7.57E-02|2.72E-02|1.62E-02|5.52E-03|100%|
||2.7|i 7.2|2.86|7.04|o 2.10E-02|9.17E-02|2.12E-02|4.92E-02|1.62E-02|1.65E-02|100%|
|M10-PO1(OD)|2.7|1.8|I 2.86|1.64|n 2.10E-02|1.79E-01|7.56E-02|2.76E-02|1.64E-02|5.56E-03|100%|
||2.7|7.2|C 2.86|7.04|2.10E-02|f 9.20E-02|2.11E-02|4.98E-02|1.64E-02|1.67E-02|100%|
|M10-PO1(FOX)|2.7|1.8|2.86|1.64|2.10E-02|i 1.79E-01|7.56E-02|2.76E-02|1.65E-02|5.57E-03|100%|
||2.7|7.2|T 2.86|7.04|2.10E-02|d 9.21E-02|2.11E-02|4.99E-02|1.65E-02|1.67E-02|100%|
|M10-M1|2.7|1.8|2.86|1.64|2.10E-02|1.79E-01|7.51E-02|2.89E-02|1.74E-02|5.74E-03|100%|
||2.7|7.2|2.86|e 7.04|1 2.10E-02|e 9.34E-02|2.06E-02|5.23E-02|1.74E-02|1.74E-02|100%|
|M10-M2|2.7|1.8|2.86|c 1.64|2.10E-02|1.80E-01|n 7.45E-02|3.09E-02|1.89E-02|6.02E-03|100%|
||2.7|7.2|2.86|h 7.04|2 2.10E-02|9.55E-02|t 1.99E-02|5.58E-02|1.89E-02|1.85E-02|100%|
|M10-M3|2.7|1.8|2.86|1.64|. 2.10E-02|8 1.81E-01|i 7.38E-02|3.33E-02|2.06E-02|6.34E-03|100%|
||2.7|7.2|2.86|7.04|2.10E-02|5 9.80E-02|a 1.91E-02|5.99E-02|2.06E-02|1.96E-02|100%|
|M10-M4|2.7|1.8|2.86|1 1.64|& 2.10E-02|7 1.82E-01|7.30E-02|l 3.62E-02|2.27E-02|6.74E-03|100%|
||2.7|7.2|2.86|0 7.04|I 2.10E-02|1.01E-01|1.82E-02|I 6.47E-02|2.27E-02|2.10E-02|100%|
|M10-M5|2.7|1.8|2.86|/ 1.64|2.10E-02|n 1.84E-01|2 7.20E-02|n 3.96E-02|2.52E-02|7.23E-03|100%|
||2.7|7.2|2.86|0 7.04|2.10E-02|1.05E-01|3 1.72E-02|f 7.03E-02|2.52E-02|2.26E-02|100%|
|M10-M6|2.7|1.8|2.86|1.64|9 2.10E-02|d 1.86E-01|7.09E-02|o 4.40E-02|2.83E-02|7.85E-03|100%|
||2.7|7.2|2.86|7.04|/ 2.10E-02|. 1.09E-01|1.61E-02|7.72E-02|r 2.83E-02|2.44E-02|100%|
|M10-M7|2.7|1.8|2.86|1.64|2 2.10E-02|1.89E-01|6.95E-02|4.97E-02|3.24E-02|8.65E-03|100%|
||2.7|7.2|2.86|7.04|0 2.10E-02|1.15E-01|P 1.49E-02|8.56E-02|m 3.24E-02|2.66E-02|100%|
|M10-M8|2.7|1.8|2.86|1.64|2.10E-02|2.07E-01|r 6.36E-02|7.99E-02|a 5.41E-02|1.29E-02|100%|
||2.7|7.2|2.86|7.04|2.10E-02|1 1.47E-01|o 1.08E-02|1.26E-01|5.41E-02|3.58E-02|100%|
|M10-M9|2.7|1.8|2.86|1.64|2.10E-02|2 3.25E-01|5.13E-02|2.23E-01|1.65E-01|t i 2.91E-02|100%|
||2.7|7.2|2.86|7.04|2.10E-02|2.90E-01|m 5.78E-03|2.79E-01|1.65E-01|o 5.71E-02|100%|


-----

###### 12.14.3.3.2 Structure B 25 °°°°C

Structure (as drawn) (after process bias)
width space width space Rs Ctotal Cc Cbottom Cab Cfb Ctop Cat Cft Csum/
Ctotal
(um) (um) (um) (um) (Ohm/□) (fF/um) (fF/um) (fF/um) (fF/um) (fF/um) (fF/um) (fF/um) (fF/um)

M1-PO1-FOX 0.054 0.108 0.054 0.108 1.47E+01 2.14E-01 7.87E-02 1.83E-02 5.83E-03 6.21E-03 3.87E-02 4.37E-03 1.72E-02 100%
0.054 2.16 0.054 2.16 1.47E+01 1.31E-01 1.41E-06 4.42E-02 5.83E-03 1.92E-02 8.69E-02 4.37E-03 4.12E-02 100%
M2-PO1-FOX 0.054 0.108 0.054 0.108 1.47E+01 2.06E-01 8.63E-02 2.07E-02 5.83E-03 7.41E-03 1.29E-02 3.42E-03 4.76E-03 100%
0.054 2.16 0.054 2.16 1.47E+01 9.86E-02 7.23E-05 6.05E-02 5.83E-03 2.74E-02 3.79E-02 3.42E-03 1.73E-02 100%
M2-M1-FOX 0.081 0.081 0.0875 0.0745 1.89E-01 2.39E-01 9.79E-02 1.17E-02 4.54E-03 3.59E-03 3.14E-02 1.77E-02 6.84E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.34E-01 5.55E-04 3.81E-02 7.93E-03 1.51E-02 9.45E-02 2.86E-02 3.29E-02 100%
M2-M1-OD 0.081 0.081 0.0875 0.0745 1.89E-01 2.41E-01 9.50E-02 2.17E-02 9.62E-03 6.06E-03 2.97E-02 1.77E-02 5.95E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.50E-01 7.82E-05 6.47E-02 1.68E-02 2.39E-02 8.49E-02 2.86E-02 2.82E-02 100%
M2-M1- 0.081 0.081 0.0875 0.0745 1.89E-01 2.45E-01 9.20E-02 3.14E-02 1.47E-02 8.38E-03 2.91E-02 1.77E-02 5.70E-03 100%
PO1(OD)

0.081 1.5 0.1461 1.4349 9.26E-02 1.65E-01 2.21E-05 8.53E-02 2.56E-02 2.98E-02 8.01E-02 2.86E-02 2.57E-02 100%
M2-M1- 0.081 0.081 0.0875 0.0745 1.89E-01 2.46E-01 9.11E-02 3.48E-02 1.64E-02 9.18E-03 2.91E-02 1.77E-02 5.66E-03 100%
PO1(FOX)

0.081 1.5 0.1461 1.4349 9.26E-02 1.71E-01 1.61E-05 9.17E-02 2.87E-02 3.15E-02 7.89E-02 2.86E-02 2.52E-02 100%
M3-PO1-FOX 0.054 0.108 0.054 0.108 1.47E+01 2.05E-01 8.75E-02 2.25E-02 5.83E-03 8.31E-03 7.72E-03 1.85E-03 2.93E-03 100%
0.054 2.16 0.054 2.16 1.47E+01 9.24E-02 2.94E-04 6.82E-02 5.83E-03 3.12E-02 2.36E-02 1.85E-03 1.09E-02 100%
M3-M1-FOX 0.081 0.081 0.0875 0.0745 1.89E-01 2.32E-01 1.04E-01 1.32E-02 4.54E-03 4.32E-03 1.14E-02 5.25E-03 3.08E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 9.44E-02 2.07E-03 4.80E-02 7.93E-03 2.00E-02 4.23E-02 8.46E-03 1.69E-02 100%
M3-M1-OD 0.081 0.081 0.0875 0.0745 1.89E-01 2.35E-01 1.01E-01 2.33E-02 9.62E-03 6.86E-03 1.02E-02 5.25E-03 2.49E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.15E-01 6.81E-04 7.75E-02 1.68E-02 3.03E-02 3.60E-02 8.46E-03 1.38E-02 100%
M3-M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.32E-02 8.09E-03 2.70E-03 2.69E-03 3.47E-02 1.86E-02 8.05E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.24E-01 1.05E-03 2.48E-02 4.51E-03 1.02E-02 9.70E-02 2.79E-02 3.46E-02 100%
M3-M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.10E-01 8.25E-02 1.09E-02 3.95E-03 3.50E-03 3.36E-02 1.86E-02 7.51E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.27E-01 4.88E-04 3.31E-02 6.58E-03 1.33E-02 9.34E-02 2.79E-02 3.28E-02 100%
M3-M1- 0.081 0.081 0.0875 0.0745 1.89E-01 2.38E-01 9.77E-02 3.32E-02 1.47E-02 9.26E-03 9.88E-03 5.25E-03 2.32E-03 100%
PO1(OD)

0.081 1.5 0.1461 1.4349 9.26E-02 1.33E-01 3.72E-04 9.92E-02 2.56E-02 3.68E-02 3.30E-02 8.46E-03 1.23E-02 100%
M3-M1- 0.081 0.081 0.0875 0.0745 1.89E-01 2.40E-01 9.67E-02 3.66E-02 1.64E-02 1.01E-02 9.82E-03 5.25E-03 2.29E-03 100%
PO1(FOX)

0.081 1.5 0.1461 1.4349 9.26E-02 1.39E-01 3.22E-04 1.06E-01 2.87E-02 3.85E-02 3.23E-02 8.46E-03 1.19E-02 100%
M3-M2- 0.09 0.09 0.09 0.09 1.67E-01 2.10E-01 8.22E-02 1.24E-02 4.60E-03 3.89E-03 3.33E-02 1.86E-02 7.31E-03 100%
PO1(OD)

0.09 1.5 0.141 1.449 8.46E-02 1.29E-01 3.37E-04 3.69E-02 7.66E-03 1.46E-02 9.18E-02 2.79E-02 3.20E-02 100%
M3-M2- 0.09 0.09 0.09 0.09 1.67E-01 2.10E-01 8.21E-02 1.27E-02 4.75E-03 3.98E-03 3.32E-02 1.86E-02 7.27E-03 100%
PO1(FOX)

0.09 1.5 0.141 1.449 8.46E-02 1.30E-01 3.09E-04 3.78E-02 7.92E-03 1.50E-02 9.14E-02 2.79E-02 3.18E-02 100%
M3-M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.16E-01 7.70E-02 3.04E-02 1.33E-02 8.56E-03 3.18E-02 1.86E-02 6.60E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.56E-01 2.38E-05 7.43E-02 2.22E-02 2.60E-02 8.15E-02 2.79E-02 2.68E-02 100%
M4-PO1-FOX 0.054 0.108 0.054 0.108 1.47E+01 2.05E-01 8.80E-02 2.35E-02 5.83E-03 8.86E-03 5.59E-03 1.27E-03 2.16E-03 100%
0.054 2.16 0.054 2.16 1.47E+01 9.04E-02 5.57E-04 7.20E-02 5.83E-03 3.31E-02 1.73E-02 1.27E-03 7.99E-03 100%
M4-M1-FOX 0.081 0.081 0.0875 0.0745 1.89E-01 2.32E-01 1.05E-01 1.43E-02 4.54E-03 4.88E-03 7.55E-03 3.08E-03 2.23E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 8.71E-02 3.48E-03 5.20E-02 7.93E-03 2.20E-02 2.81E-02 4.96E-03 1.16E-02 100%
M4-M1-OD 0.081 0.081 0.0875 0.0745 1.89E-01 2.34E-01 1.02E-01 2.46E-02 9.62E-03 7.50E-03 6.58E-03 3.08E-03 1.75E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.09E-01 1.50E-03 8.25E-02 1.68E-02 3.29E-02 2.35E-02 4.96E-03 9.29E-03 100%
M4-M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.97E-02 9.19E-03 2.70E-03 3.24E-03 1.29E-02 5.51E-03 3.68E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.33E-02 3.08E-03 3.17E-02 4.51E-03 1.36E-02 4.55E-02 8.24E-03 1.86E-02 100%
M4-M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.89E-02 1.21E-02 3.95E-03 4.07E-03 1.21E-02 5.51E-03 3.27E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.83E-02 1.96E-03 4.15E-02 6.58E-03 1.74E-02 4.29E-02 8.24E-03 1.73E-02 100%
M4-M3-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.37E-02 5.76E-03 1.82E-03 1.97E-03 3.56E-02 1.86E-02 8.47E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.21E-01 1.52E-03 1.79E-02 3.04E-03 7.43E-03 1.00E-01 2.79E-02 3.61E-02 100%
M4-M3-OD 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.35E-02 7.02E-03 2.31E-03 2.35E-03 3.49E-02 1.86E-02 8.13E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.22E-01 1.11E-03 2.18E-02 3.85E-03 8.98E-03 9.81E-02 2.79E-02 3.51E-02 100%
M4-M1- 0.081 0.081 0.0875 0.0745 1.89E-01 2.38E-01 9.85E-02 3.46E-02 1.47E-02 9.94E-03 6.29E-03 3.08E-03 1.61E-03 100%
PO1(OD)

0.081 1.5 0.1461 1.4349 9.26E-02 1.28E-01 9.75E-04 1.05E-01 2.56E-02 3.95E-02 2.13E-02 4.96E-03 8.19E-03 100%
M4-M1- 0.081 0.081 0.0875 0.0745 1.89E-01 2.39E-01 9.76E-02 3.80E-02 1.64E-02 1.08E-02 6.24E-03 3.08E-03 1.58E-03 100%
PO1(FOX)

0.081 1.5 0.1461 1.4349 9.26E-02 1.34E-01 8.83E-04 1.11E-01 2.87E-02 4.13E-02 2.08E-02 4.96E-03 7.94E-03 100%
M4-M2- 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.85E-02 1.35E-02 4.60E-03 4.47E-03 1.18E-02 5.51E-03 3.13E-03 100%
PO1(OD)

0.09 1.5 0.141 1.449 8.46E-02 9.09E-02 1.61E-03 4.59E-02 7.66E-03 1.91E-02 4.18E-02 8.24E-03 1.68E-02 100%
M4-M2- 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.84E-02 1.39E-02 4.75E-03 4.56E-03 1.17E-02 5.51E-03 3.11E-03 100%
PO1(FOX)

0.09 1.5 0.141 1.449 8.46E-02 9.15E-02 1.54E-03 4.70E-02 7.92E-03 1.95E-02 4.15E-02 8.24E-03 1.66E-02 100%
M4-M3- 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.34E-02 7.54E-03 2.52E-03 2.51E-03 3.47E-02 1.86E-02 8.01E-03 100%

|Structure|(as drawn)|Col3|(after process bias)|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M1-PO1-FOX|0.054|0.108|0.054|0.108|1.47E+01|2.14E-01|7.87E-02|1.83E-02|5.83E-03|6.21E-03|3.87E-02|4.37E-03|1.72E-02|100%|
||0.054|2.16|0.054|2.16|1.47E+01|1.31E-01|1.41E-06|4.42E-02|5.83E-03|1.92E-02|8.69E-02|4.37E-03|4.12E-02|100%|
|M2-PO1-FOX|0.054|0.108|0.054|0.108|1.47E+01|2.06E-01|8.63E-02|2.07E-02|5.83E-03|7.41E-03|1.29E-02|3.42E-03|4.76E-03|100%|
||0.054|2.16|0.054|2.16|1.47E+01|9.86E-02|7.23E-05|6.05E-02|5.83E-03|2.74E-02|3.79E-02|3.42E-03|1.73E-02|100%|
|M2-M1-FOX|0.081|0.081|0.0875|0.0745|1.89E-01|2.39E-01|9.79E-02|1.17E-02|4.54E-03|3.59E-03|3.14E-02|1.77E-02|6.84E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.34E-01|5.55E-04|3.81E-02|7.93E-03|1.51E-02|9.45E-02|2.86E-02|3.29E-02|100%|
|M2-M1-OD|0.081|0.081|0.0875|0.0745|1.89E-01|2.41E-01|9.50E-02|2.17E-02|9.62E-03|6.06E-03|2.97E-02|1.77E-02|5.95E-03|100%|
|S|0.081|1.5|T 0.1461|1.4349|9.26E-02|1.50E-01|7.82E-05|6.47E-02|1.68E-02|2.39E-02|8.49E-02|2.86E-02|2.82E-02|100%|
|h M2-M1- PO1(OD)|0.081|0.081|0.0875|S 0.0745|1.89E-01|2.45E-01|9.20E-02|3.14E-02|1.47E-02|8.38E-03|2.91E-02|1.77E-02|5.70E-03|100%|
|a|0.081|1.5|0.1461|1.4349|9.26E-02|1.65E-01|2.21E-05|8.53E-02|2.56E-02|2.98E-02|8.01E-02|2.86E-02|2.57E-02|100%|
|M2-M1- PO1(FOX)|n 0.081|0.081|0.0875|M 0.0745|1.89E-01|2.46E-01|9.11E-02|3.48E-02|1.64E-02|9.18E-03|2.91E-02|1.77E-02|5.66E-03|100%|
||g 0.081|1.5|0.1461|1.4349|C 9.26E-02|1.71E-01|1.61E-05|9.17E-02|2.87E-02|3.15E-02|7.89E-02|2.86E-02|2.52E-02|100%|
|M3-PO1-FOX|h 0.054|0.108|0.054|0.108|1.47E+01|2.05E-01|8.75E-02|2.25E-02|5.83E-03|8.31E-03|7.72E-03|1.85E-03|2.93E-03|100%|
||0.054|a 2.16|0.054|2.16|C 1.47E+01|9.24E-02|2.94E-04|6.82E-02|5.83E-03|3.12E-02|2.36E-02|1.85E-03|1.09E-02|100%|
|M3-M1-FOX|0.081|i 0.081|0.0875|0.0745|1.89E-01|2.32E-01|1.04E-01|1.32E-02|4.54E-03|4.32E-03|1.14E-02|5.25E-03|3.08E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|o 9.44E-02|2.07E-03|4.80E-02|7.93E-03|2.00E-02|4.23E-02|8.46E-03|1.69E-02|100%|
|M3-M1-OD|0.081|0.081|I 0.0875|0.0745|1.89E-01|n 2.35E-01|1.01E-01|2.33E-02|9.62E-03|6.86E-03|1.02E-02|5.25E-03|2.49E-03|100%|
||0.081|1.5|C 0.1461|1.4349|9.26E-02|1.15E-01|f 6.81E-04|7.75E-02|1.68E-02|3.03E-02|3.60E-02|8.46E-03|1.38E-02|100%|
|M3-M2-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|i 8.32E-02|8.09E-03|2.70E-03|2.69E-03|3.47E-02|1.86E-02|8.05E-03|100%|
||0.09|1.5|0.141|T 1.449|8.46E-02|1.24E-01|d 1.05E-03|2.48E-02|4.51E-03|1.02E-02|9.70E-02|2.79E-02|3.46E-02|100%|
|M3-M2-OD|0.09|0.09|0.09|0.09|1.67E-01|2.10E-01|8.25E-02|1.09E-02|3.95E-03|3.50E-03|3.36E-02|1.86E-02|7.51E-03|100%|
||0.09|1.5|0.141|e 1.449|8.46E-02|1 1.27E-01|4.88E-04|e 3.31E-02|6.58E-03|1.33E-02|9.34E-02|2.79E-02|3.28E-02|100%|
|M3-M1- PO1(OD)|0.081|0.081|0.0875|0.0745|c 1.89E-01 h|2 2.38E-01|9.77E-02|n 3.32E-02 t|1.47E-02|9.26E-03|9.88E-03|5.25E-03|2.32E-03|100%|
||0.081|1.5|0.1461|1.4349|. 9.26E-02|1.33E-01|8 3.72E-04|i 9.92E-02|2.56E-02|3.68E-02|3.30E-02|8.46E-03|1.23E-02|100%|
|M3-M1- PO1(FOX)|0.081|0.081|0.0875|1 0.0745|1.89E-01|& 2.40E-01|5 9.67E-02|3.66E-02|a l 1.64E-02|1.01E-02|9.82E-03|5.25E-03|2.29E-03|100%|
||0.081|1.5|0.1461|1.4349|0 9.26E-02|1.39E-01|3.22E-04|7 1.06E-01|I 2.87E-02|3.85E-02|3.23E-02|8.46E-03|1.19E-02|100%|
|M3-M2- PO1(OD)|0.09|0.09|0.09|0.09|/ 0 1.67E-01|I 2.10E-01|n 8.22E-02|2 1.24E-02 3|4.60E-03|n 3.89E-03|3.33E-02|1.86E-02|7.31E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.29E-01|d 3.37E-04|3.69E-02|7.66E-03|f 1.46E-02|9.18E-02|2.79E-02|3.20E-02|100%|
|M3-M2- PO1(FOX)|0.09|0.09|0.09|0.09|9 1.67E-01|/ 2.10E-01|. 8.21E-02|1.27E-02|4.75E-03|o 3.98E-03|r 3.32E-02|1.86E-02|7.27E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|2 1.30E-01|3.09E-04|P 3.78E-02|7.92E-03|1.50E-02|m 9.14E-02|2.79E-02|3.18E-02|100%|
|M3-M2-M1|0.09|0.09|0.09|0.09|1.67E-01|0 2.16E-01|7.70E-02|r 3.04E-02|1.33E-02|8.56E-03|3.18E-02|1.86E-02|6.60E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.56E-01|1 2.38E-05|7.43E-02|2.22E-02|2.60E-02|a 8.15E-02|2.79E-02|2.68E-02|100%|
|M4-PO1-FOX|0.054|0.108|0.054|0.108|1.47E+01|2.05E-01|8.80E-02|2.35E-02|o 5.83E-03|8.86E-03|5.59E-03|t 1.27E-03|2.16E-03|100%|
||0.054|2.16|0.054|2.16|1.47E+01|9.04E-02|2 5.57E-04|7.20E-02|m 5.83E-03|3.31E-02|1.73E-02|i 1.27E-03|7.99E-03|100%|
|M4-M1-FOX|0.081|0.081|0.0875|0.0745|1.89E-01|2.32E-01|1.05E-01|1.43E-02|4.54E-03|4.88E-03|7.55E-03|o 3.08E-03|2.23E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|8.71E-02|3.48E-03|5.20E-02|o 7.93E-03|2.20E-02|2.81E-02|4.96E-03|1.16E-02|100%|
|M4-M1-OD|0.081|0.081|0.0875|0.0745|1.89E-01|2.34E-01|1.02E-01|2.46E-02|9.62E-03|t 7.50E-03|6.58E-03|n 3.08E-03|1.75E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.09E-01|1.50E-03|8.25E-02|1.68E-02|i 3.29E-02|2.35E-02|4.96E-03|9.29E-03|100%|
|M4-M2-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|8.97E-02|9.19E-03|2.70E-03|o 3.24E-03|1.29E-02|5.51E-03|3.68E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.33E-02|3.08E-03|3.17E-02|4.51E-03|1.36E-02|4.55E-02|8.24E-03|1.86E-02|100%|
|M4-M2-OD|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|8.89E-02|1.21E-02|3.95E-03|4.07E-03|n 1.21E-02|5.51E-03|3.27E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.83E-02|1.96E-03|4.15E-02|6.58E-03|1.74E-02|4.29E-02|8.24E-03|1.73E-02|100%|
|M4-M3-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.37E-02|5.76E-03|1.82E-03|1.97E-03|C 3.56E-02|1.86E-02|8.47E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.21E-01|1.52E-03|1.79E-02|3.04E-03|7.43E-03|1.00E-01|e 2.79E-02|3.61E-02|100%|
|M4-M3-OD|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.35E-02|7.02E-03|2.31E-03|2.35E-03|3.49E-02|1.86E-02|8.13E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.22E-01|1.11E-03|2.18E-02|3.85E-03|8.98E-03|9.81E-02|n 2.79E-02|3.51E-02|100%|
|M4-M1- PO1(OD)|0.081|0.081|0.0875|0.0745|1.89E-01|2.38E-01|9.85E-02|3.46E-02|1.47E-02|9.94E-03|6.29E-03|t e 3.08E-03|1.61E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.28E-01|9.75E-04|1.05E-01|2.56E-02|3.95E-02|2.13E-02|4.96E-03|r 8.19E-03|100%|
|M4-M1- PO1(FOX)|0.081|0.081|0.0875|0.0745|1.89E-01|2.39E-01|9.76E-02|3.80E-02|1.64E-02|1.08E-02|6.24E-03|3.08E-03|1.58E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.34E-01|8.83E-04|1.11E-01|2.87E-02|4.13E-02|2.08E-02|4.96E-03|7.94E-03|100%|
|M4-M2- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|8.85E-02|1.35E-02|4.60E-03|4.47E-03|1.18E-02|5.51E-03|3.13E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|9.09E-02|1.61E-03|4.59E-02|7.66E-03|1.91E-02|4.18E-02|8.24E-03|1.68E-02|100%|
|M4-M2- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|8.84E-02|1.39E-02|4.75E-03|4.56E-03|1.17E-02|5.51E-03|3.11E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|9.15E-02|1.54E-03|4.70E-02|7.92E-03|1.95E-02|4.15E-02|8.24E-03|1.66E-02|100%|
|M4-M3-|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.34E-02|7.54E-03|2.52E-03|2.51E-03|3.47E-02|1.86E-02|8.01E-03|100%|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 600 of 705
whole or in part without prior written permission of TSMC.


-----

0.09 1.5 0.141 1.449 8.46E-02 1.23E-01 9.69E-04 2.34E-02 4.20E-03 9.60E-03 9.74E-02 2.79E-02 3.48E-02 100%
M4-M3- 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.34E-02 7.65E-03 2.57E-03 2.54E-03 3.46E-02 1.86E-02 7.99E-03 100%
PO1(FOX)

0.09 1.5 0.141 1.449 8.46E-02 1.23E-01 9.41E-04 2.37E-02 4.28E-03 9.73E-03 9.72E-02 2.79E-02 3.47E-02 100%
M4-M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.30E-02 3.19E-02 1.33E-02 9.28E-03 1.08E-02 5.51E-03 2.63E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.22E-01 4.62E-04 8.65E-02 2.22E-02 3.22E-02 3.48E-02 8.24E-03 1.33E-02 100%
M4-M3-M1 0.09 0.09 0.09 0.09 1.67E-01 2.10E-01 8.26E-02 1.08E-02 3.93E-03 3.45E-03 3.35E-02 1.86E-02 7.45E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.27E-01 4.29E-04 3.29E-02 6.56E-03 1.32E-02 9.33E-02 2.79E-02 3.27E-02 100%
M4-M3-M2 0.09 0.09 0.09 0.09 1.67E-01 2.16E-01 7.70E-02 3.04E-02 1.33E-02 8.56E-03 3.18E-02 1.86E-02 6.60E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.56E-01 2.38E-05 7.43E-02 2.22E-02 2.60E-02 8.15E-02 2.79E-02 2.68E-02 100%
M5-PO1-FOX 0.054 0.108 0.054 0.108 1.47E+01 2.05E-01 8.81E-02 2.43E-02 5.83E-03 9.22E-03 4.40E-03 9.63E-04 1.72E-03 100%
0.054 2.16 0.054 2.16 1.47E+01 8.95E-02 7.93E-04 7.43E-02 5.83E-03 3.42E-02 1.36E-02 9.63E-04 6.32E-03 100%
M5-M1-FOX 0.081 0.081 0.0875 0.0745 1.89E-01 2.32E-01 1.05E-01 1.51E-02 4.54E-03 5.28E-03 5.75E-03 2.18E-03 1.79E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 8.43E-02 4.50E-03 5.42E-02 7.93E-03 2.31E-02 2.11E-02 3.51E-03 8.80E-03 100%
M5-M1-OD 0.081 0.081 0.0875 0.0745 1.89E-01 2.34E-01 1.02E-01 2.55E-02 9.62E-03 7.93E-03 4.92E-03 2.18E-03 1.37E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.07E-01 2.16E-03 8.51E-02 1.68E-02 3.42E-02 1.75E-02 3.51E-03 7.01E-03 100%
M5-M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.10E-02 1.01E-02 2.70E-03 3.72E-03 8.71E-03 3.23E-03 2.74E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.51E-02 4.85E-03 3.46E-02 4.51E-03 1.51E-02 3.07E-02 4.83E-03 1.30E-02 100%
M5-M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.01E-02 1.31E-02 3.95E-03 4.59E-03 8.02E-03 3.23E-03 2.39E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.07E-02 3.43E-03 4.51E-02 6.58E-03 1.92E-02 2.88E-02 4.83E-03 1.20E-02 100%
M5-M3-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.04E-02 6.72E-03 1.82E-03 2.45E-03 1.36E-02 5.51E-03 4.04E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.90E-02 4.04E-03 2.32E-02 3.04E-03 1.01E-02 4.77E-02 8.24E-03 1.97E-02 100%
M5-M3-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.01E-02 8.03E-03 2.31E-03 2.86E-03 1.30E-02 5.51E-03 3.76E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.09E-02 3.29E-03 2.80E-02 3.85E-03 1.21E-02 4.63E-02 8.24E-03 1.90E-02 100%
M5-M4-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.39E-02 4.53E-03 1.37E-03 1.58E-03 3.62E-02 1.86E-02 8.81E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.20E-01 1.94E-03 1.40E-02 2.29E-03 5.87E-03 1.02E-01 2.79E-02 3.70E-02 100%
M5-M4-OD 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.38E-02 5.25E-03 1.64E-03 1.81E-03 3.58E-02 1.86E-02 8.58E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.20E-01 1.66E-03 1.63E-02 2.73E-03 6.80E-03 1.01E-01 2.79E-02 3.64E-02 100%
M5-M1- 0.081 0.081 0.0875 0.0745 1.89E-01 2.38E-01 9.88E-02 3.55E-02 1.47E-02 1.04E-02 4.67E-03 2.18E-03 1.24E-03 100%
PO1(OD)

0.081 1.5 0.1461 1.4349 9.26E-02 1.26E-01 1.50E-03 1.07E-01 2.56E-02 4.08E-02 1.58E-02 3.51E-03 6.15E-03 100%
M5-M1- 0.081 0.081 0.0875 0.0745 1.89E-01 2.39E-01 9.79E-02 3.88E-02 1.64E-02 1.12E-02 4.62E-03 2.18E-03 1.22E-03 100%
PO1(FOX)

0.081 1.5 0.1461 1.4349 9.26E-02 1.32E-01 1.38E-03 1.14E-01 2.87E-02 4.26E-02 1.54E-02 3.51E-03 5.96E-03 100%
M5-M2- 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.96E-02 1.46E-02 4.60E-03 5.00E-03 7.78E-03 3.23E-03 2.27E-03 100%
PO1(OD)

0.09 1.5 0.141 1.449 8.46E-02 8.36E-02 2.95E-03 4.98E-02 7.66E-03 2.11E-02 2.80E-02 4.83E-03 1.16E-02 100%
M5-M2- 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.95E-02 1.49E-02 4.75E-03 5.09E-03 7.74E-03 3.23E-03 2.25E-03 100%
PO1(FOX)

0.09 1.5 0.141 1.449 8.46E-02 8.43E-02 2.85E-03 5.08E-02 7.92E-03 2.15E-02 2.78E-02 4.83E-03 1.15E-02 100%
M5-M3- 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 8.99E-02 8.57E-03 2.52E-03 3.02E-03 1.28E-02 5.51E-03 3.66E-03 100%
PO1(OD)

0.09 1.5 0.141 1.449 8.46E-02 8.18E-02 3.03E-03 3.00E-02 4.20E-03 1.29E-02 4.58E-02 8.24E-03 1.88E-02 100%
M5-M3- 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 8.99E-02 8.69E-03 2.57E-03 3.06E-03 1.28E-02 5.51E-03 3.64E-03 100%
PO1(FOX)

0.09 1.5 0.141 1.449 8.46E-02 8.20E-02 2.97E-03 3.04E-02 4.28E-03 1.30E-02 4.57E-02 8.24E-03 1.87E-02 100%
M5-M4- 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.38E-02 5.53E-03 1.74E-03 1.89E-03 3.56E-02 1.86E-02 8.50E-03 100%
PO1(OD)

0.09 1.5 0.141 1.449 8.46E-02 1.21E-01 1.56E-03 1.72E-02 2.90E-03 7.15E-03 1.00E-01 2.79E-02 3.62E-02 100%
M5-M4- 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.38E-02 5.58E-03 1.76E-03 1.91E-03 3.56E-02 1.86E-02 8.49E-03 100%
PO1(FOX)

0.09 1.5 0.141 1.449 8.46E-02 1.21E-01 1.53E-03 1.74E-02 2.93E-03 7.22E-03 1.00E-01 2.79E-02 3.62E-02 100%
M5-M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.40E-02 3.32E-02 1.33E-02 9.93E-03 6.91E-03 3.23E-03 1.84E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.17E-01 1.18E-03 9.15E-02 2.22E-02 3.47E-02 2.28E-02 4.83E-03 8.99E-03 100%
M5-M3-M1 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.90E-02 1.20E-02 3.93E-03 4.01E-03 1.20E-02 5.51E-03 3.24E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.79E-02 1.87E-03 4.13E-02 6.56E-03 1.74E-02 4.28E-02 8.24E-03 1.73E-02 100%
M5-M4-M1 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.35E-02 7.00E-03 2.31E-03 2.35E-03 3.49E-02 1.86E-02 8.13E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.22E-01 1.09E-03 2.18E-02 3.85E-03 8.96E-03 9.81E-02 2.79E-02 3.51E-02 100%
M5-M3-M2 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.30E-02 3.19E-02 1.33E-02 9.28E-03 1.08E-02 5.51E-03 2.63E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.22E-01 4.62E-04 8.65E-02 2.22E-02 3.22E-02 3.48E-02 8.24E-03 1.33E-02 100%
M5-M4-M2 0.09 0.09 0.09 0.09 1.67E-01 2.10E-01 8.26E-02 1.08E-02 3.93E-03 3.45E-03 3.35E-02 1.86E-02 7.45E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.27E-01 4.29E-04 3.29E-02 6.56E-03 1.32E-02 9.33E-02 2.79E-02 3.27E-02 100%
M5-M4-M3 0.09 0.09 0.09 0.09 1.67E-01 2.16E-01 7.70E-02 3.04E-02 1.33E-02 8.56E-03 3.18E-02 1.86E-02 6.60E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.56E-01 2.38E-05 7.43E-02 2.22E-02 2.60E-02 8.15E-02 2.79E-02 2.68E-02 100%
M6-PO1-FOX 0.054 0.108 0.054 0.108 1.47E+01 2.05E-01 8.82E-02 2.48E-02 5.83E-03 9.48E-03 3.64E-03 7.77E-04 1.43E-03 100%
0.054 2.16 0.054 2.16 1.47E+01 8.90E-02 9.82E-04 7.58E-02 5.83E-03 3.50E-02 1.12E-02 7.77E-04 5.22E-03 100%
M6-M1-FOX 0.081 0.081 0.0875 0.0745 1.89E-01 2.31E-01 1.06E-01 1.57E-02 4.54E-03 5.57E-03 4.68E-03 1.69E-03 1.49E-03 100%
0.081 1.5 0.1461 1.4349 9.26E-02 8.29E-02 5.19E-03 5.56E-02 7.93E-03 2.38E-02 1.69E-02 2.72E-03 7.11E-03 100%
M6-M1-OD 0.081 0.081 0.0875 0.0745 1.89E-01 2.34E-01 1.02E-01 2.61E-02 9.62E-03 8.23E-03 3.94E-03 1.69E-03 1.13E-03 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 601 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|PO1(OD)|||||||||||||||
||0.09|1.5|0.141|1.449|8.46E-02|1.23E-01|9.69E-04|2.34E-02|4.20E-03|9.60E-03|9.74E-02|2.79E-02|3.48E-02|100%|
|M4-M3- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.34E-02|7.65E-03|2.57E-03|2.54E-03|3.46E-02|1.86E-02|7.99E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.23E-01|9.41E-04|2.37E-02|4.28E-03|9.73E-03|9.72E-02|2.79E-02|3.47E-02|100%|
|M4-M2-M1|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.30E-02|3.19E-02|1.33E-02|9.28E-03|1.08E-02|5.51E-03|2.63E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.22E-01|4.62E-04|8.65E-02|2.22E-02|3.22E-02|3.48E-02|8.24E-03|1.33E-02|100%|
|M4-M3-M1|0.09|0.09|0.09|0.09|1.67E-01|2.10E-01|8.26E-02|1.08E-02|3.93E-03|3.45E-03|3.35E-02|1.86E-02|7.45E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.27E-01|4.29E-04|3.29E-02|6.56E-03|1.32E-02|9.33E-02|2.79E-02|3.27E-02|100%|
|M4-M3-M2|0.09|0.09|0.09|0.09|1.67E-01|2.16E-01|7.70E-02|3.04E-02|1.33E-02|8.56E-03|3.18E-02|1.86E-02|6.60E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.56E-01|2.38E-05|7.43E-02|2.22E-02|2.60E-02|8.15E-02|2.79E-02|2.68E-02|100%|
|M5-PO1-FOX|0.054|0.108|0.054|0.108|1.47E+01|2.05E-01|8.81E-02|2.43E-02|5.83E-03|9.22E-03|4.40E-03|9.63E-04|1.72E-03|100%|
|S|0.054|2.16|0.054|2.16|1.47E+01|8.95E-02|7.93E-04|7.43E-02|5.83E-03|3.42E-02|1.36E-02|9.63E-04|6.32E-03|100%|
|h M5-M1-FOX|0.081|0.081|T 0.0875|0.0745|1.89E-01|2.32E-01|1.05E-01|1.51E-02|4.54E-03|5.28E-03|5.75E-03|2.18E-03|1.79E-03|100%|
||0.081|1.5|0.1461|S 1.4349|9.26E-02|8.43E-02|4.50E-03|5.42E-02|7.93E-03|2.31E-02|2.11E-02|3.51E-03|8.80E-03|100%|
|a M5-M1-OD|0.081|0.081|0.0875|0.0745|1.89E-01|2.34E-01|1.02E-01|2.55E-02|9.62E-03|7.93E-03|4.92E-03|2.18E-03|1.37E-03|100%|
||n 0.081|1.5|0.1461|M 1.4349|9.26E-02|1.07E-01|2.16E-03|8.51E-02|1.68E-02|3.42E-02|1.75E-02|3.51E-03|7.01E-03|100%|
|M5-M2-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.10E-02|1.01E-02|2.70E-03|3.72E-03|8.71E-03|3.23E-03|2.74E-03|100%|
||g 0.09|1.5|0.141|1.449|C 8.46E-02|7.51E-02|4.85E-03|3.46E-02|4.51E-03|1.51E-02|3.07E-02|4.83E-03|1.30E-02|100%|
|M5-M2-OD|h 0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.01E-02|1.31E-02|3.95E-03|4.59E-03|8.02E-03|3.23E-03|2.39E-03|100%|
||0.09|1.5|0.141|1.449|C 8.46E-02|8.07E-02|3.43E-03|4.51E-02|6.58E-03|1.92E-02|2.88E-02|4.83E-03|1.20E-02|100%|
|M5-M3-FOX|0.09|a 0.09|0.09|0.09|1.67E-01|2.01E-01|9.04E-02|6.72E-03|1.82E-03|2.45E-03|1.36E-02|5.51E-03|4.04E-03|100%|
||0.09|i 1.5|0.141|1.449|8.46E-02|o 7.90E-02|4.04E-03|2.32E-02|3.04E-03|1.01E-02|4.77E-02|8.24E-03|1.97E-02|100%|
|M5-M3-OD|0.09|0.09|I 0.09|0.09|1.67E-01|n 2.01E-01|9.01E-02|8.03E-03|2.31E-03|2.86E-03|1.30E-02|5.51E-03|3.76E-03|100%|
||0.09|1.5|C 0.141|1.449|8.46E-02|8.09E-02|f 3.29E-03|2.80E-02|3.85E-03|1.21E-02|4.63E-02|8.24E-03|1.90E-02|100%|
|M5-M4-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|i 8.39E-02|4.53E-03|1.37E-03|1.58E-03|3.62E-02|1.86E-02|8.81E-03|100%|
||0.09|1.5|0.141|T 1.449|8.46E-02|1.20E-01|d 1.94E-03|1.40E-02|2.29E-03|5.87E-03|1.02E-01|2.79E-02|3.70E-02|100%|
|M5-M4-OD|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.38E-02|5.25E-03|1.64E-03|1.81E-03|3.58E-02|1.86E-02|8.58E-03|100%|
||0.09|1.5|0.141|e 1.449|8.46E-02|1 1.20E-01|1.66E-03|e 1.63E-02|2.73E-03|6.80E-03|1.01E-01|2.79E-02|3.64E-02|100%|
|M5-M1- PO1(OD)|0.081|0.081|0.0875|0.0745|c 1.89E-01|2 2.38E-01|9.88E-02|n 3.55E-02 t|1.47E-02|1.04E-02|4.67E-03|2.18E-03|1.24E-03|100%|
||0.081|1.5|0.1461|1.4349|h 9.26E-02|1.26E-01|8 1.50E-03|i 1.07E-01|2.56E-02|4.08E-02|1.58E-02|3.51E-03|6.15E-03|100%|
|M5-M1- PO1(FOX)|0.081|0.081|0.0875|1 0.0745|. 1.89E-01|2.39E-01|5 9.79E-02|3.88E-02|a 1.64E-02 l|1.12E-02|4.62E-03|2.18E-03|1.22E-03|100%|
||0.081|1.5|0.1461|1.4349|0 9.26E-02|& 1.32E-01|1.38E-03|7 1.14E-01|I 2.87E-02|4.26E-02|1.54E-02|3.51E-03|5.96E-03|100%|
|M5-M2- PO1(OD)|0.09|0.09|0.09|0.09|/ 1.67E-01 0|I 2.02E-01|n 8.96E-02|2 1.46E-02|4.60E-03|n 5.00E-03|7.78E-03|3.23E-03|2.27E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.36E-02|d 2.95E-03|3 4.98E-02|7.66E-03|f 2.11E-02|2.80E-02|4.83E-03|1.16E-02|100%|
|M5-M2- PO1(FOX)|0.09|0.09|0.09|0.09|9 1.67E-01|/ 2.02E-01|. 8.95E-02|1.49E-02|4.75E-03|o 5.09E-03|r 7.74E-03|3.23E-03|2.25E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|2 8.43E-02|2.85E-03|P 5.08E-02|7.92E-03|2.15E-02|2.78E-02|4.83E-03|1.15E-02|100%|
|M5-M3- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|0 2.01E-01|8.99E-02 1|r 8.57E-03|2.52E-03|3.02E-03|m 1.28E-02 a|5.51E-03|3.66E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.18E-02|3.03E-03|3.00E-02|o 4.20E-03|1.29E-02|4.58E-02|t 8.24E-03|1.88E-02|100%|
|M5-M3- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|2 8.99E-02|8.69E-03|m 2.57E-03|3.06E-03|1.28E-02|i o 5.51E-03|3.64E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.20E-02|2.97E-03|3.04E-02|o 4.28E-03|1.30E-02|4.57E-02|8.24E-03|1.87E-02|100%|
|M5-M4- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.38E-02|5.53E-03|1.74E-03|t 1.89E-03 i|3.56E-02|n 1.86E-02|8.50E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.21E-01|1.56E-03|1.72E-02|2.90E-03|o 7.15E-03|1.00E-01|2.79E-02|3.62E-02|100%|
|M5-M4- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.38E-02|5.58E-03|1.76E-03|1.91E-03|n 3.56E-02|1.86E-02|8.49E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.21E-01|1.53E-03|1.74E-02|2.93E-03|7.22E-03|1.00E-01|2.79E-02|3.62E-02|100%|
|M5-M2-M1|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.40E-02|3.32E-02|1.33E-02|9.93E-03|C 6.91E-03|3.23E-03|1.84E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.17E-01|1.18E-03|9.15E-02|2.22E-02|3.47E-02|2.28E-02|4.83E-03|8.99E-03|100%|
|M5-M3-M1|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|8.90E-02|1.20E-02|3.93E-03|4.01E-03|1.20E-02|e 5.51E-03|3.24E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.79E-02|1.87E-03|4.13E-02|6.56E-03|1.74E-02|4.28E-02|n 8.24E-03|1.73E-02|100%|
|M5-M4-M1|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.35E-02|7.00E-03|2.31E-03|2.35E-03|3.49E-02|t 1.86E-02|8.13E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.22E-01|1.09E-03|2.18E-02|3.85E-03|8.96E-03|9.81E-02|e 2.79E-02|3.51E-02|100%|
|M5-M3-M2|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.30E-02|3.19E-02|1.33E-02|9.28E-03|1.08E-02|5.51E-03|2.63E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.22E-01|4.62E-04|8.65E-02|2.22E-02|3.22E-02|3.48E-02|8.24E-03|r 1.33E-02|100%|
|M5-M4-M2|0.09|0.09|0.09|0.09|1.67E-01|2.10E-01|8.26E-02|1.08E-02|3.93E-03|3.45E-03|3.35E-02|1.86E-02|7.45E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.27E-01|4.29E-04|3.29E-02|6.56E-03|1.32E-02|9.33E-02|2.79E-02|3.27E-02|100%|
|M5-M4-M3|0.09|0.09|0.09|0.09|1.67E-01|2.16E-01|7.70E-02|3.04E-02|1.33E-02|8.56E-03|3.18E-02|1.86E-02|6.60E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.56E-01|2.38E-05|7.43E-02|2.22E-02|2.60E-02|8.15E-02|2.79E-02|2.68E-02|100%|
|M6-PO1-FOX|0.054|0.108|0.054|0.108|1.47E+01|2.05E-01|8.82E-02|2.48E-02|5.83E-03|9.48E-03|3.64E-03|7.77E-04|1.43E-03|100%|
||0.054|2.16|0.054|2.16|1.47E+01|8.90E-02|9.82E-04|7.58E-02|5.83E-03|3.50E-02|1.12E-02|7.77E-04|5.22E-03|100%|
|M6-M1-FOX|0.081|0.081|0.0875|0.0745|1.89E-01|2.31E-01|1.06E-01|1.57E-02|4.54E-03|5.57E-03|4.68E-03|1.69E-03|1.49E-03|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|8.29E-02|5.19E-03|5.56E-02|7.93E-03|2.38E-02|1.69E-02|2.72E-03|7.11E-03|100%|
|M6-M1-OD|0.081|0.081|0.0875|0.0745|1.89E-01|2.34E-01|1.02E-01|2.61E-02|9.62E-03|8.23E-03|3.94E-03|1.69E-03|1.13E-03|100%|


-----

0.081 1.5 0.1461 1.4349 9.26E-02 1.06E-01 2.63E-03 8.68E-02 1.68E-02 3.50E-02 1.40E-02 2.72E-03 5.63E-03 100%
M6-M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.14E-02 1.09E-02 2.70E-03 4.08E-03 6.76E-03 2.29E-03 2.24E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.18E-02 6.11E-03 3.63E-02 4.51E-03 1.59E-02 2.33E-02 3.42E-03 9.96E-03 100%
M6-M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.05E-02 1.39E-02 3.95E-03 4.96E-03 6.14E-03 2.29E-03 1.93E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.78E-02 4.50E-03 4.70E-02 6.58E-03 2.02E-02 2.18E-02 3.42E-03 9.17E-03 100%
M6-M3-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.17E-02 7.55E-03 1.82E-03 2.87E-03 9.37E-03 3.23E-03 3.07E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.03E-02 6.10E-03 2.56E-02 3.04E-03 1.13E-02 3.25E-02 4.83E-03 1.38E-02 100%
M6-M3-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.13E-02 8.92E-03 2.31E-03 3.30E-03 8.87E-03 3.23E-03 2.82E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.25E-02 5.17E-03 3.07E-02 3.85E-03 1.34E-02 3.14E-02 4.83E-03 1.33E-02 100%
M6-M4-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.07E-02 5.39E-03 1.37E-03 2.01E-03 1.42E-02 5.51E-03 4.34E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.72E-02 4.80E-03 1.84E-02 2.29E-03 8.06E-03 4.92E-02 8.24E-03 2.05E-02 100%
M6-M4-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.05E-02 6.17E-03 1.64E-03 2.27E-03 1.38E-02 5.51E-03 4.14E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.81E-02 4.30E-03 2.13E-02 2.73E-03 9.27E-03 4.82E-02 8.24E-03 2.00E-02 100%
M6-M5-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.40E-02 3.74E-03 1.10E-03 1.32E-03 3.68E-02 1.86E-02 9.06E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.19E-01 2.25E-03 1.16E-02 1.84E-03 4.86E-03 1.03E-01 2.79E-02 3.76E-02 100%
M6-M5-OD 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.40E-02 4.21E-03 1.27E-03 1.47E-03 3.64E-02 1.86E-02 8.90E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.19E-01 2.06E-03 1.31E-02 2.11E-03 5.48E-03 1.02E-01 2.79E-02 3.72E-02 100%
M6-M1- 0.081 0.081 0.0875 0.0745 1.89E-01 2.38E-01 9.89E-02 3.61E-02 1.47E-02 1.07E-02 3.72E-03 1.69E-03 1.02E-03 100%
PO1(OD)

0.081 1.5 0.1461 1.4349 9.26E-02 1.25E-01 1.87E-03 1.09E-01 2.56E-02 4.17E-02 1.26E-02 2.72E-03 4.93E-03 100%
M6-M1- 0.081 0.081 0.0875 0.0745 1.89E-01 2.39E-01 9.80E-02 3.95E-02 1.64E-02 1.15E-02 3.68E-03 1.69E-03 1.00E-03 100%
PO1(FOX)

0.081 1.5 0.1461 1.4349 9.26E-02 1.31E-01 1.73E-03 1.16E-01 2.87E-02 4.35E-02 1.23E-02 2.72E-03 4.77E-03 100%
M6-M2- 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.00E-02 1.54E-02 4.60E-03 5.38E-03 5.94E-03 2.29E-03 1.83E-03 100%
PO1(OD)

0.09 1.5 0.141 1.449 8.46E-02 8.08E-02 3.95E-03 5.18E-02 7.66E-03 2.21E-02 2.11E-02 3.42E-03 8.84E-03 100%
M6-M2- 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 8.99E-02 1.57E-02 4.75E-03 5.48E-03 5.90E-03 2.29E-03 1.81E-03 100%
PO1(FOX)

0.09 1.5 0.141 1.449 8.46E-02 8.16E-02 3.84E-03 5.29E-02 7.92E-03 2.25E-02 2.10E-02 3.42E-03 8.77E-03 100%
M6-M3- 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.12E-02 9.48E-03 2.52E-03 3.48E-03 8.70E-03 3.23E-03 2.74E-03 100%
PO1(OD)

0.09 1.5 0.141 1.449 8.46E-02 7.35E-02 4.84E-03 3.28E-02 4.20E-03 1.43E-02 3.10E-02 4.83E-03 1.31E-02 100%
M6-M3- 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.11E-02 9.60E-03 2.57E-03 3.52E-03 8.67E-03 3.23E-03 2.72E-03 100%
PO1(FOX)

0.09 1.5 0.141 1.449 8.46E-02 7.37E-02 4.77E-03 3.33E-02 4.28E-03 1.45E-02 3.09E-02 4.83E-03 1.30E-02 100%
M6-M4- 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.04E-02 6.46E-03 1.74E-03 2.36E-03 1.36E-02 5.51E-03 4.07E-03 100%
PO1(OD)

0.09 1.5 0.141 1.449 8.46E-02 7.85E-02 4.12E-03 2.23E-02 2.90E-03 9.73E-03 4.79E-02 8.24E-03 1.98E-02 100%
M6-M4- 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.04E-02 6.52E-03 1.76E-03 2.38E-03 1.36E-02 5.51E-03 4.05E-03 100%
PO1(FOX)

0.09 1.5 0.141 1.449 8.46E-02 7.86E-02 4.09E-03 2.26E-02 2.93E-03 9.82E-03 4.79E-02 8.24E-03 1.98E-02 100%
M6-M5- 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.40E-02 4.39E-03 1.33E-03 1.53E-03 3.63E-02 1.86E-02 8.84E-03 100%
PO1(OD)

0.09 1.5 0.141 1.449 8.46E-02 1.20E-01 1.99E-03 1.36E-02 2.21E-03 5.70E-03 1.02E-01 2.79E-02 3.71E-02 100%
M6-M5- 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.40E-02 4.42E-03 1.34E-03 1.54E-03 3.63E-02 1.86E-02 8.83E-03 100%
PO1(FOX)

0.09 1.5 0.141 1.449 8.46E-02 1.20E-01 1.97E-03 1.37E-02 2.23E-03 5.75E-03 1.02E-01 2.79E-02 3.71E-02 100%
M6-M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.43E-02 3.40E-02 1.33E-02 1.04E-02 5.16E-03 2.29E-03 1.44E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.15E-01 1.79E-03 9.41E-02 2.22E-02 3.60E-02 1.70E-02 3.42E-03 6.80E-03 100%
M6-M3-M1 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.01E-02 1.30E-02 3.93E-03 4.51E-03 7.96E-03 3.23E-03 2.37E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.03E-02 3.33E-03 4.49E-02 6.56E-03 1.92E-02 2.88E-02 4.83E-03 1.20E-02 100%
M6-M4-M1 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.01E-02 8.01E-03 2.31E-03 2.85E-03 1.30E-02 5.51E-03 3.75E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.08E-02 3.27E-03 2.80E-02 3.85E-03 1.21E-02 4.63E-02 8.24E-03 1.90E-02 100%
M6-M5-M1 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.38E-02 5.24E-03 1.63E-03 1.80E-03 3.58E-02 1.86E-02 8.58E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.20E-01 1.66E-03 1.63E-02 2.72E-03 6.79E-03 1.01E-01 2.79E-02 3.64E-02 100%
M6-M3-M2 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.40E-02 3.32E-02 1.33E-02 9.93E-03 6.91E-03 3.23E-03 1.84E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.17E-01 1.18E-03 9.15E-02 2.22E-02 3.47E-02 2.28E-02 4.83E-03 8.99E-03 100%
M6-M4-M2 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.90E-02 1.20E-02 3.93E-03 4.01E-03 1.20E-02 5.51E-03 3.24E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.79E-02 1.87E-03 4.13E-02 6.56E-03 1.74E-02 4.28E-02 8.24E-03 1.73E-02 100%
M6-M5-M2 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.35E-02 7.00E-03 2.31E-03 2.35E-03 3.49E-02 1.86E-02 8.13E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.22E-01 1.09E-03 2.18E-02 3.85E-03 8.96E-03 9.81E-02 2.79E-02 3.51E-02 100%
M6-M4-M3 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.30E-02 3.19E-02 1.33E-02 9.28E-03 1.08E-02 5.51E-03 2.63E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.22E-01 4.62E-04 8.65E-02 2.22E-02 3.22E-02 3.48E-02 8.24E-03 1.33E-02 100%
M6-M5-M3 0.09 0.09 0.09 0.09 1.67E-01 2.10E-01 8.26E-02 1.08E-02 3.93E-03 3.45E-03 3.35E-02 1.86E-02 7.45E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.27E-01 4.29E-04 3.29E-02 6.56E-03 1.32E-02 9.33E-02 2.79E-02 3.27E-02 100%
M6-M5-M4 0.09 0.09 0.09 0.09 1.67E-01 2.16E-01 7.70E-02 3.04E-02 1.33E-02 8.56E-03 3.18E-02 1.86E-02 6.60E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.56E-01 2.38E-05 7.43E-02 2.22E-02 2.60E-02 8.15E-02 2.79E-02 2.68E-02 100%
M7-PO1-FOX 0.054 0.108 0.054 0.108 1.47E+01 2.05E-01 8.83E-02 2.52E-02 5.83E-03 9.67E-03 3.10E-03 6.51E-04 1.23E-03 100%
0.054 2.16 0.054 2.16 1.47E+01 8.87E-02 1.13E-03 7.68E-02 5.83E-03 3.55E-02 9.56E-03 6.51E-04 4.45E-03 100%
M7-M1-FOX 0.081 0.081 0.0875 0.0745 1.89E-01 2.31E-01 1.06E-01 1.61E-02 4.54E-03 5.79E-03 3.95E-03 1.37E-03 1.29E-03 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 602 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
||0.081|1.5|0.1461|1.4349|9.26E-02|1.06E-01|2.63E-03|8.68E-02|1.68E-02|3.50E-02|1.40E-02|2.72E-03|5.63E-03|100%|
|M6-M2-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.14E-02|1.09E-02|2.70E-03|4.08E-03|6.76E-03|2.29E-03|2.24E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.18E-02|6.11E-03|3.63E-02|4.51E-03|1.59E-02|2.33E-02|3.42E-03|9.96E-03|100%|
|M6-M2-OD|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.05E-02|1.39E-02|3.95E-03|4.96E-03|6.14E-03|2.29E-03|1.93E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.78E-02|4.50E-03|4.70E-02|6.58E-03|2.02E-02|2.18E-02|3.42E-03|9.17E-03|100%|
|M6-M3-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.17E-02|7.55E-03|1.82E-03|2.87E-03|9.37E-03|3.23E-03|3.07E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.03E-02|6.10E-03|2.56E-02|3.04E-03|1.13E-02|3.25E-02|4.83E-03|1.38E-02|100%|
|M6-M3-OD|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.13E-02|8.92E-03|2.31E-03|3.30E-03|8.87E-03|3.23E-03|2.82E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.25E-02|5.17E-03|3.07E-02|3.85E-03|1.34E-02|3.14E-02|4.83E-03|1.33E-02|100%|
|M6-M4-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.07E-02|5.39E-03|1.37E-03|2.01E-03|1.42E-02|5.51E-03|4.34E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.72E-02|4.80E-03|1.84E-02|2.29E-03|8.06E-03|4.92E-02|8.24E-03|2.05E-02|100%|
|M6-M4-OD|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.05E-02|6.17E-03|1.64E-03|2.27E-03|1.38E-02|5.51E-03|4.14E-03|100%|
|S|0.09|1.5|0.141|1.449|8.46E-02|7.81E-02|4.30E-03|2.13E-02|2.73E-03|9.27E-03|4.82E-02|8.24E-03|2.00E-02|100%|
|h M6-M5-FOX|0.09|0.09|T 0.09|0.09|1.67E-01|2.09E-01|8.40E-02|3.74E-03|1.10E-03|1.32E-03|3.68E-02|1.86E-02|9.06E-03|100%|
||0.09|1.5|0.141|S 1.449|8.46E-02|1.19E-01|2.25E-03|1.16E-02|1.84E-03|4.86E-03|1.03E-01|2.79E-02|3.76E-02|100%|
|a M6-M5-OD|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.40E-02|4.21E-03|1.27E-03|1.47E-03|3.64E-02|1.86E-02|8.90E-03|100%|
||n 0.09|1.5|0.141|M 1.449|8.46E-02|1.19E-01|2.06E-03|1.31E-02|2.11E-03|5.48E-03|1.02E-01|2.79E-02|3.72E-02|100%|
|M6-M1- PO1(OD)|g 0.081|0.081|0.0875|0.0745|C 1.89E-01|2.38E-01|9.89E-02|3.61E-02|1.47E-02|1.07E-02|3.72E-03|1.69E-03|1.02E-03|100%|
||h 0.081|1.5|0.1461|1.4349|9.26E-02|1.25E-01|1.87E-03|1.09E-01|2.56E-02|4.17E-02|1.26E-02|2.72E-03|4.93E-03|100%|
|M6-M1- PO1(FOX)|0.081|a 0.081|0.0875|0.0745|C 1.89E-01|2.39E-01|9.80E-02|3.95E-02|1.64E-02|1.15E-02|3.68E-03|1.69E-03|1.00E-03|100%|
||0.081|i 1.5|0.1461|1.4349|9.26E-02|o 1.31E-01|1.73E-03|1.16E-01|2.87E-02|4.35E-02|1.23E-02|2.72E-03|4.77E-03|100%|
|M6-M2- PO1(OD)|0.09|0.09|I C 0.09|0.09|1.67E-01|n 2.01E-01|9.00E-02|1.54E-02|4.60E-03|5.38E-03|5.94E-03|2.29E-03|1.83E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.08E-02|f i 3.95E-03|5.18E-02|7.66E-03|2.21E-02|2.11E-02|3.42E-03|8.84E-03|100%|
|M6-M2- PO1(FOX)|0.09|0.09|0.09|T 0.09|1.67E-01|2.01E-01|d 8.99E-02|1.57E-02|4.75E-03|5.48E-03|5.90E-03|2.29E-03|1.81E-03|100%|
||0.09|1.5|0.141|e 1.449|8.46E-02|8.16E-02|3.84E-03|e 5.29E-02|7.92E-03|2.25E-02|2.10E-02|3.42E-03|8.77E-03|100%|
|M6-M3- PO1(OD)|0.09|0.09|0.09|0.09|c 1.67E-01|1 2 2.01E-01|9.12E-02|n 9.48E-03 t|2.52E-03|3.48E-03|8.70E-03|3.23E-03|2.74E-03|100%|
||0.09|1.5|0.141|1.449|h 8.46E-02|7.35E-02|8 4.84E-03|i 3.28E-02|4.20E-03|1.43E-02|3.10E-02|4.83E-03|1.31E-02|100%|
|M6-M3- PO1(FOX)|0.09|0.09|0.09|1 0.09|. 1.67E-01|2.01E-01|5 9.11E-02|9.60E-03|a 2.57E-03 l|3.52E-03|8.67E-03|3.23E-03|2.72E-03|100%|
||0.09|1.5|0.141|1.449|0 8.46E-02|& 7.37E-02|4.77E-03|7 3.33E-02|4.28E-03|1.45E-02|3.09E-02|4.83E-03|1.30E-02|100%|
|M6-M4- PO1(OD)|0.09|0.09|0.09|0.09|/ 1.67E-01|I 2.01E-01|n 9.04E-02|2 6.46E-03|I 1.74E-03|n 2.36E-03|1.36E-02|5.51E-03|4.07E-03|100%|
||0.09|1.5|0.141|1.449|0 8.46E-02|7.85E-02|4.12E-03|3 2.23E-02|2.90E-03|f 9.73E-03|4.79E-02|8.24E-03|1.98E-02|100%|
|M6-M4- PO1(FOX)|0.09|0.09|0.09|0.09|9 1.67E-01|/ 2.01E-01|d . 9.04E-02|6.52E-03|1.76E-03|o 2.38E-03|1.36E-02 r|5.51E-03|4.05E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|2 7.86E-02|4.09E-03|P 2.26E-02|2.93E-03|9.82E-03|4.79E-02|8.24E-03|1.98E-02|100%|
|M6-M5- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|0 2.09E-01|8.40E-02|r 4.39E-03|1.33E-03|1.53E-03|m 3.63E-02|1.86E-02|8.84E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.20E-01|1 1.99E-03|1.36E-02|o 2.21E-03|5.70E-03|a 1.02E-01|2.79E-02|3.71E-02|100%|
|M6-M5- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|2 8.40E-02|4.42E-03|m 1.34E-03|1.54E-03|3.63E-02|t i 1.86E-02|8.83E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.20E-01|1.97E-03|1.37E-02|2.23E-03|5.75E-03|1.02E-01|o 2.79E-02|3.71E-02|100%|
|M6-M2-M1|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.43E-02|3.40E-02|o 1.33E-02|1.04E-02|5.16E-03|n 2.29E-03|1.44E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.15E-01|1.79E-03|9.41E-02|2.22E-02|t 3.60E-02|1.70E-02|3.42E-03|6.80E-03|100%|
|M6-M3-M1|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.01E-02|1.30E-02|3.93E-03|i 4.51E-03|7.96E-03|3.23E-03|2.37E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.03E-02|3.33E-03|4.49E-02|6.56E-03|o 1.92E-02|2.88E-02|4.83E-03|1.20E-02|100%|
|M6-M4-M1|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.01E-02|8.01E-03|2.31E-03|2.85E-03|n 1.30E-02|5.51E-03|3.75E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.08E-02|3.27E-03|2.80E-02|3.85E-03|1.21E-02|4.63E-02|8.24E-03|1.90E-02|100%|
|M6-M5-M1|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.38E-02|5.24E-03|1.63E-03|1.80E-03|C 3.58E-02|1.86E-02|8.58E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.20E-01|1.66E-03|1.63E-02|2.72E-03|6.79E-03|1.01E-01|2.79E-02|3.64E-02|100%|
|M6-M3-M2|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.40E-02|3.32E-02|1.33E-02|9.93E-03|6.91E-03|e 3.23E-03|1.84E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.17E-01|1.18E-03|9.15E-02|2.22E-02|3.47E-02|2.28E-02|n 4.83E-03|8.99E-03|100%|
|M6-M4-M2|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|8.90E-02|1.20E-02|3.93E-03|4.01E-03|1.20E-02|t 5.51E-03|3.24E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.79E-02|1.87E-03|4.13E-02|6.56E-03|1.74E-02|4.28E-02|e 8.24E-03|1.73E-02|100%|
|M6-M5-M2|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.35E-02|7.00E-03|2.31E-03|2.35E-03|3.49E-02|1.86E-02|8.13E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.22E-01|1.09E-03|2.18E-02|3.85E-03|8.96E-03|9.81E-02|2.79E-02|r 3.51E-02|100%|
|M6-M4-M3|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.30E-02|3.19E-02|1.33E-02|9.28E-03|1.08E-02|5.51E-03|2.63E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.22E-01|4.62E-04|8.65E-02|2.22E-02|3.22E-02|3.48E-02|8.24E-03|1.33E-02|100%|
|M6-M5-M3|0.09|0.09|0.09|0.09|1.67E-01|2.10E-01|8.26E-02|1.08E-02|3.93E-03|3.45E-03|3.35E-02|1.86E-02|7.45E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.27E-01|4.29E-04|3.29E-02|6.56E-03|1.32E-02|9.33E-02|2.79E-02|3.27E-02|100%|
|M6-M5-M4|0.09|0.09|0.09|0.09|1.67E-01|2.16E-01|7.70E-02|3.04E-02|1.33E-02|8.56E-03|3.18E-02|1.86E-02|6.60E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.56E-01|2.38E-05|7.43E-02|2.22E-02|2.60E-02|8.15E-02|2.79E-02|2.68E-02|100%|
|M7-PO1-FOX|0.054|0.108|0.054|0.108|1.47E+01|2.05E-01|8.83E-02|2.52E-02|5.83E-03|9.67E-03|3.10E-03|6.51E-04|1.23E-03|100%|
||0.054|2.16|0.054|2.16|1.47E+01|8.87E-02|1.13E-03|7.68E-02|5.83E-03|3.55E-02|9.56E-03|6.51E-04|4.45E-03|100%|
|M7-M1-FOX|0.081|0.081|0.0875|0.0745|1.89E-01|2.31E-01|1.06E-01|1.61E-02|4.54E-03|5.79E-03|3.95E-03|1.37E-03|1.29E-03|100%|


-----

0.081 1.5 0.1461 1.4349 9.26E-02 8.22E-02 5.67E-03 5.67E-02 7.93E-03 2.44E-02 1.42E-02 2.22E-03 5.98E-03 100%
M7-M1-OD 0.081 0.081 0.0875 0.0745 1.89E-01 2.34E-01 1.02E-01 2.65E-02 9.62E-03 8.44E-03 3.30E-03 1.37E-03 9.62E-04 100%
0.081 1.5 0.1461 1.4349 9.26E-02 1.05E-01 2.95E-03 8.80E-02 1.68E-02 3.56E-02 1.16E-02 2.22E-03 4.71E-03 100%
M7-M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.17E-02 1.14E-02 2.70E-03 4.35E-03 5.58E-03 1.77E-03 1.90E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.02E-02 6.96E-03 3.74E-02 4.51E-03 1.65E-02 1.89E-02 2.65E-03 8.12E-03 100%
M7-M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.07E-02 1.44E-02 3.95E-03 5.25E-03 5.02E-03 1.77E-03 1.63E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.64E-02 5.24E-03 4.83E-02 6.58E-03 2.09E-02 1.75E-02 2.65E-03 7.45E-03 100%
M7-M3-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.22E-02 8.20E-03 1.82E-03 3.19E-03 7.37E-03 2.29E-03 2.54E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.68E-02 7.52E-03 2.69E-02 3.04E-03 1.20E-02 2.48E-02 3.42E-03 1.07E-02 100%
M7-M3-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.18E-02 9.60E-03 2.31E-03 3.65E-03 6.92E-03 2.29E-03 2.32E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.91E-02 6.49E-03 3.23E-02 3.85E-03 1.42E-02 2.39E-02 3.42E-03 1.02E-02 100%
M7-M4-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.20E-02 6.14E-03 1.37E-03 2.39E-03 9.93E-03 3.23E-03 3.35E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.81E-02 7.04E-03 2.04E-02 2.29E-03 9.05E-03 3.37E-02 4.83E-03 1.44E-02 100%
M7-M4-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.18E-02 6.97E-03 1.64E-03 2.67E-03 9.55E-03 3.23E-03 3.16E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.92E-02 6.43E-03 2.35E-02 2.73E-03 1.04E-02 3.29E-02 4.83E-03 1.40E-02 100%
M7-M5-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.08E-02 4.52E-03 1.10E-03 1.71E-03 1.47E-02 5.51E-03 4.58E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.62E-02 5.34E-03 1.53E-02 1.84E-03 6.73E-03 5.02E-02 8.24E-03 2.10E-02 100%
M7-M5-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.07E-02 5.05E-03 1.27E-03 1.89E-03 1.44E-02 5.51E-03 4.42E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.68E-02 5.01E-03 1.72E-02 2.11E-03 7.54E-03 4.96E-02 8.24E-03 2.07E-02 100%
M7-M6-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.41E-02 3.19E-03 9.21E-04 1.13E-03 3.71E-02 1.86E-02 9.26E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.19E-01 2.47E-03 9.84E-03 1.53E-03 4.15E-03 1.04E-01 2.79E-02 3.81E-02 100%
M7-M6-OD 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.41E-02 3.53E-03 1.03E-03 1.25E-03 3.69E-02 1.86E-02 9.14E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.19E-01 2.33E-03 1.09E-02 1.72E-03 4.59E-03 1.03E-01 2.79E-02 3.78E-02 100%
M7-M1- 0.081 0.081 0.0875 0.0745 1.89E-01 2.38E-01 9.90E-02 3.65E-02 1.47E-02 1.09E-02 3.10E-03 1.37E-03 8.65E-04 100%
PO1(OD)

0.081 1.5 0.1461 1.4349 9.26E-02 1.25E-01 2.13E-03 1.10E-01 2.56E-02 4.22E-02 1.04E-02 2.22E-03 4.11E-03 100%
M7-M1- 0.081 0.081 0.0875 0.0745 1.89E-01 2.39E-01 9.80E-02 3.99E-02 1.64E-02 1.17E-02 3.07E-03 1.37E-03 8.47E-04 100%
PO1(FOX)

0.081 1.5 0.1461 1.4349 9.26E-02 1.31E-01 1.97E-03 1.17E-01 2.87E-02 4.41E-02 1.02E-02 2.22E-03 3.98E-03 100%
M7-M2- 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.02E-02 1.59E-02 4.60E-03 5.67E-03 4.84E-03 1.77E-03 1.54E-03 100%
PO1(OD)

0.09 1.5 0.141 1.449 8.46E-02 7.95E-02 4.64E-03 5.32E-02 7.66E-03 2.28E-02 1.70E-02 2.65E-03 7.17E-03 100%
M7-M2- 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.01E-02 1.63E-02 4.75E-03 5.77E-03 4.80E-03 1.77E-03 1.52E-03 100%
PO1(FOX)

0.09 1.5 0.141 1.449 8.46E-02 8.02E-02 4.52E-03 5.43E-02 7.92E-03 2.32E-02 1.69E-02 2.65E-03 7.11E-03 100%
M7-M3- 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.17E-02 1.02E-02 2.52E-03 3.83E-03 6.77E-03 2.29E-03 2.24E-03 100%
PO1(OD)

0.09 1.5 0.141 1.449 8.46E-02 7.02E-02 6.12E-03 3.44E-02 4.20E-03 1.51E-02 2.35E-02 3.42E-03 1.01E-02 100%
M7-M3- 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.16E-02 1.03E-02 2.57E-03 3.86E-03 6.74E-03 2.29E-03 2.22E-03 100%
PO1(FOX)

0.09 1.5 0.141 1.449 8.46E-02 7.04E-02 6.04E-03 3.49E-02 4.28E-03 1.53E-02 2.35E-02 3.42E-03 1.00E-02 100%
M7-M4- 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.18E-02 7.28E-03 1.74E-03 2.77E-03 9.43E-03 3.23E-03 3.10E-03 100%
PO1(OD)

0.09 1.5 0.141 1.449 8.46E-02 6.97E-02 6.21E-03 2.46E-02 2.90E-03 1.09E-02 3.27E-02 4.83E-03 1.39E-02 100%
M7-M4- 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.17E-02 7.34E-03 1.76E-03 2.79E-03 9.40E-03 3.23E-03 3.09E-03 100%
PO1(FOX)

0.09 1.5 0.141 1.449 8.46E-02 6.98E-02 6.16E-03 2.49E-02 2.93E-03 1.10E-02 3.26E-02 4.83E-03 1.39E-02 100%
M7-M5- 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.07E-02 5.24E-03 1.33E-03 1.96E-03 1.42E-02 5.51E-03 4.37E-03 100%
PO1(OD)

0.09 1.5 0.141 1.449 8.46E-02 7.70E-02 4.88E-03 1.79E-02 2.21E-03 7.83E-03 4.93E-02 8.24E-03 2.05E-02 100%
M7-M5- 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.07E-02 5.27E-03 1.34E-03 1.97E-03 1.42E-02 5.51E-03 4.36E-03 100%
PO1(FOX)

0.09 1.5 0.141 1.449 8.46E-02 7.70E-02 4.86E-03 1.80E-02 2.23E-03 7.89E-03 4.93E-02 8.24E-03 2.05E-02 100%
M7-M6- 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.41E-02 3.65E-03 1.07E-03 1.29E-03 3.68E-02 1.86E-02 9.09E-03 100%
PO1(OD)

0.09 1.5 0.141 1.449 8.46E-02 1.19E-01 2.28E-03 1.13E-02 1.79E-03 4.74E-03 1.03E-01 2.79E-02 3.77E-02 100%
M7-M6- 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.41E-02 3.67E-03 1.08E-03 1.30E-03 3.68E-02 1.86E-02 9.08E-03 100%
PO1(FOX)

0.09 1.5 0.141 1.449 8.46E-02 1.19E-01 2.27E-03 1.14E-02 1.80E-03 4.78E-03 1.03E-01 2.79E-02 3.77E-02 100%
M7-M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.45E-02 3.47E-02 1.33E-02 1.07E-02 4.14E-03 1.77E-03 1.18E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.14E-01 2.23E-03 9.57E-02 2.22E-02 3.68E-02 1.36E-02 2.65E-03 5.48E-03 100%
M7-M3-M1 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.06E-02 1.37E-02 3.93E-03 4.89E-03 6.10E-03 2.29E-03 1.91E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.74E-02 4.40E-03 4.68E-02 6.56E-03 2.01E-02 2.17E-02 3.42E-03 9.16E-03 100%
M7-M4-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.13E-02 8.90E-03 2.31E-03 3.29E-03 8.86E-03 3.23E-03 2.82E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.24E-02 5.15E-03 3.07E-02 3.85E-03 1.34E-02 3.14E-02 4.83E-03 1.33E-02 100%
M7-M5-M1 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.05E-02 6.16E-03 1.63E-03 2.26E-03 1.38E-02 5.51E-03 4.14E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.81E-02 4.30E-03 2.12E-02 2.72E-03 9.26E-03 4.82E-02 8.24E-03 2.00E-02 100%
M7-M6-M1 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.40E-02 4.21E-03 1.26E-03 1.47E-03 3.64E-02 1.86E-02 8.90E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.19E-01 2.06E-03 1.31E-02 2.11E-03 5.47E-03 1.02E-01 2.79E-02 3.72E-02 100%
M7-M3-M2 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.43E-02 3.40E-02 1.33E-02 1.04E-02 5.16E-03 2.29E-03 1.44E-03 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 603 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
||0.081|1.5|0.1461|1.4349|9.26E-02|8.22E-02|5.67E-03|5.67E-02|7.93E-03|2.44E-02|1.42E-02|2.22E-03|5.98E-03|100%|
|M7-M1-OD|0.081|0.081|0.0875|0.0745|1.89E-01|2.34E-01|1.02E-01|2.65E-02|9.62E-03|8.44E-03|3.30E-03|1.37E-03|9.62E-04|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.05E-01|2.95E-03|8.80E-02|1.68E-02|3.56E-02|1.16E-02|2.22E-03|4.71E-03|100%|
|M7-M2-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.17E-02|1.14E-02|2.70E-03|4.35E-03|5.58E-03|1.77E-03|1.90E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.02E-02|6.96E-03|3.74E-02|4.51E-03|1.65E-02|1.89E-02|2.65E-03|8.12E-03|100%|
|M7-M2-OD|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.07E-02|1.44E-02|3.95E-03|5.25E-03|5.02E-03|1.77E-03|1.63E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.64E-02|5.24E-03|4.83E-02|6.58E-03|2.09E-02|1.75E-02|2.65E-03|7.45E-03|100%|
|M7-M3-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.22E-02|8.20E-03|1.82E-03|3.19E-03|7.37E-03|2.29E-03|2.54E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.68E-02|7.52E-03|2.69E-02|3.04E-03|1.20E-02|2.48E-02|3.42E-03|1.07E-02|100%|
|M7-M3-OD|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.18E-02|9.60E-03|2.31E-03|3.65E-03|6.92E-03|2.29E-03|2.32E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.91E-02|6.49E-03|3.23E-02|3.85E-03|1.42E-02|2.39E-02|3.42E-03|1.02E-02|100%|
|M7-M4-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.20E-02|6.14E-03|1.37E-03|2.39E-03|9.93E-03|3.23E-03|3.35E-03|100%|
|S|0.09|1.5|0.141|1.449|8.46E-02|6.81E-02|7.04E-03|2.04E-02|2.29E-03|9.05E-03|3.37E-02|4.83E-03|1.44E-02|100%|
|h M7-M4-OD|0.09|0.09|T 0.09|0.09|1.67E-01|2.00E-01|9.18E-02|6.97E-03|1.64E-03|2.67E-03|9.55E-03|3.23E-03|3.16E-03|100%|
||0.09|1.5|0.141|S 1.449|8.46E-02|6.92E-02|6.43E-03|2.35E-02|2.73E-03|1.04E-02|3.29E-02|4.83E-03|1.40E-02|100%|
|a M7-M5-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.08E-02|4.52E-03|1.10E-03|1.71E-03|1.47E-02|5.51E-03|4.58E-03|100%|
||n 0.09|1.5|0.141|M 1.449|8.46E-02|7.62E-02|5.34E-03|1.53E-02|1.84E-03|6.73E-03|5.02E-02|8.24E-03|2.10E-02|100%|
|M7-M5-OD|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.07E-02|5.05E-03|1.27E-03|1.89E-03|1.44E-02|5.51E-03|4.42E-03|100%|
||g 0.09|1.5|0.141|1.449|C 8.46E-02|7.68E-02|5.01E-03|1.72E-02|2.11E-03|7.54E-03|4.96E-02|8.24E-03|2.07E-02|100%|
|M7-M6-FOX|h 0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.41E-02|3.19E-03|9.21E-04|1.13E-03|3.71E-02|1.86E-02|9.26E-03|100%|
||0.09|a 1.5|0.141|1.449|C 8.46E-02|1.19E-01|2.47E-03|9.84E-03|1.53E-03|4.15E-03|1.04E-01|2.79E-02|3.81E-02|100%|
|M7-M6-OD|0.09|i 0.09|0.09|0.09|1.67E-01|2.09E-01|8.41E-02|3.53E-03|1.03E-03|1.25E-03|3.69E-02|1.86E-02|9.14E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|o 1.19E-01|2.33E-03|1.09E-02|1.72E-03|4.59E-03|1.03E-01|2.79E-02|3.78E-02|100%|
|M7-M1- PO1(OD)|0.081|0.081|I C 0.0875|0.0745|1.89E-01|n 2.38E-01|9.90E-02 f|3.65E-02|1.47E-02|1.09E-02|3.10E-03|1.37E-03|8.65E-04|100%|
||0.081|1.5|0.1461|1.4349|9.26E-02|1.25E-01|i 2.13E-03|1.10E-01|2.56E-02|4.22E-02|1.04E-02|2.22E-03|4.11E-03|100%|
|M7-M1- PO1(FOX)|0.081|0.081|0.0875|T 0.0745|1.89E-01|2.39E-01|d 9.80E-02|3.99E-02|1.64E-02|1.17E-02|3.07E-03|1.37E-03|8.47E-04|100%|
||0.081|1.5|0.1461|e 1.4349|9.26E-02|1 1.31E-01|1.97E-03|e 1.17E-01|2.87E-02|4.41E-02|1.02E-02|2.22E-03|3.98E-03|100%|
|M7-M2- PO1(OD)|0.09|0.09|0.09|0.09|c 1.67E-01|2 2.01E-01|9.02E-02|n 1.59E-02 t|4.60E-03|5.67E-03|4.84E-03|1.77E-03|1.54E-03|100%|
||0.09|1.5|0.141|1.449|h 8.46E-02|7.95E-02|8 4.64E-03|i 5.32E-02|7.66E-03|2.28E-02|1.70E-02|2.65E-03|7.17E-03|100%|
|M7-M2- PO1(FOX)|0.09|0.09|0.09|1 0.09|. 1.67E-01|2.01E-01|5 9.01E-02|1.63E-02|a 4.75E-03 l|5.77E-03|4.80E-03|1.77E-03|1.52E-03|100%|
||0.09|1.5|0.141|1.449|0 8.46E-02|& 8.02E-02|4.52E-03|7 5.43E-02|I 7.92E-03|2.32E-02|1.69E-02|2.65E-03|7.11E-03|100%|
|M7-M3- PO1(OD)|0.09|0.09|0.09|0.09|/ 1.67E-01 0|I 2.00E-01|n 9.17E-02|2 1.02E-02|2.52E-03|n 3.83E-03|6.77E-03|2.29E-03|2.24E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.02E-02|d 6.12E-03|3 3.44E-02|4.20E-03|f 1.51E-02|2.35E-02|3.42E-03|1.01E-02|100%|
|M7-M3- PO1(FOX)|0.09|0.09|0.09|0.09|9 1.67E-01|/ 2.00E-01|. 9.16E-02|1.03E-02|2.57E-03|o 3.86E-03|r 6.74E-03|2.29E-03|2.22E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|2 7.04E-02|6.04E-03|P 3.49E-02|4.28E-03|1.53E-02|2.35E-02|3.42E-03|1.00E-02|100%|
|M7-M4- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|0 2.00E-01|9.18E-02|r 7.28E-03|1.74E-03|2.77E-03|m 9.43E-03 a|3.23E-03|3.10E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.97E-02|1 6.21E-03|2.46E-02|o 2.90E-03|1.09E-02|3.27E-02|t 4.83E-03|1.39E-02|100%|
|M7-M4- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|2 9.17E-02|7.34E-03|m 1.76E-03|2.79E-03|9.40E-03|i 3.23E-03 o|3.09E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.98E-02|6.16E-03|2.49E-02|2.93E-03|1.10E-02|3.26E-02|4.83E-03|1.39E-02|100%|
|M7-M5- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.07E-02|5.24E-03|o 1.33E-03|t 1.96E-03 i|1.42E-02|n 5.51E-03|4.37E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.70E-02|4.88E-03|1.79E-02|2.21E-03|7.83E-03|4.93E-02|8.24E-03|2.05E-02|100%|
|M7-M5- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.07E-02|5.27E-03|1.34E-03|o 1.97E-03|n 1.42E-02|5.51E-03|4.36E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.70E-02|4.86E-03|1.80E-02|2.23E-03|7.89E-03|4.93E-02|8.24E-03|2.05E-02|100%|
|M7-M6- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.41E-02|3.65E-03|1.07E-03|1.29E-03|C 3.68E-02|1.86E-02|9.09E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.19E-01|2.28E-03|1.13E-02|1.79E-03|4.74E-03|1.03E-01|e 2.79E-02|3.77E-02|100%|
|M7-M6- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.41E-02|3.67E-03|1.08E-03|1.30E-03|3.68E-02|n 1.86E-02|9.08E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.19E-01|2.27E-03|1.14E-02|1.80E-03|4.78E-03|1.03E-01|t 2.79E-02|3.77E-02|100%|
|M7-M2-M1|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.45E-02|3.47E-02|1.33E-02|1.07E-02|4.14E-03|e 1.77E-03|1.18E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.14E-01|2.23E-03|9.57E-02|2.22E-02|3.68E-02|1.36E-02|2.65E-03|r 5.48E-03|100%|
|M7-M3-M1|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.06E-02|1.37E-02|3.93E-03|4.89E-03|6.10E-03|2.29E-03|1.91E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.74E-02|4.40E-03|4.68E-02|6.56E-03|2.01E-02|2.17E-02|3.42E-03|9.16E-03|100%|
|M7-M4-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.13E-02|8.90E-03|2.31E-03|3.29E-03|8.86E-03|3.23E-03|2.82E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.24E-02|5.15E-03|3.07E-02|3.85E-03|1.34E-02|3.14E-02|4.83E-03|1.33E-02|100%|
|M7-M5-M1|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.05E-02|6.16E-03|1.63E-03|2.26E-03|1.38E-02|5.51E-03|4.14E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.81E-02|4.30E-03|2.12E-02|2.72E-03|9.26E-03|4.82E-02|8.24E-03|2.00E-02|100%|
|M7-M6-M1|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.40E-02|4.21E-03|1.26E-03|1.47E-03|3.64E-02|1.86E-02|8.90E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.19E-01|2.06E-03|1.31E-02|2.11E-03|5.47E-03|1.02E-01|2.79E-02|3.72E-02|100%|
|M7-M3-M2|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.43E-02|3.40E-02|1.33E-02|1.04E-02|5.16E-03|2.29E-03|1.44E-03|100%|


-----

0.09 1.5 0.141 1.449 8.46E-02 1.15E-01 1.79E-03 9.41E-02 2.22E-02 3.60E-02 1.70E-02 3.42E-03 6.80E-03 100%
M7-M4-M2 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.01E-02 1.30E-02 3.93E-03 4.51E-03 7.96E-03 3.23E-03 2.37E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.03E-02 3.33E-03 4.49E-02 6.56E-03 1.92E-02 2.88E-02 4.83E-03 1.20E-02 100%
M7-M5-M2 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.01E-02 8.01E-03 2.31E-03 2.85E-03 1.30E-02 5.51E-03 3.75E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.08E-02 3.27E-03 2.80E-02 3.85E-03 1.21E-02 4.63E-02 8.24E-03 1.90E-02 100%
M7-M6-M2 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.38E-02 5.24E-03 1.63E-03 1.80E-03 3.58E-02 1.86E-02 8.58E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.20E-01 1.66E-03 1.63E-02 2.72E-03 6.79E-03 1.01E-01 2.79E-02 3.64E-02 100%
M7-M4-M3 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.40E-02 3.32E-02 1.33E-02 9.93E-03 6.91E-03 3.23E-03 1.84E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.17E-01 1.18E-03 9.15E-02 2.22E-02 3.47E-02 2.28E-02 4.83E-03 8.99E-03 100%
M7-M5-M3 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 8.90E-02 1.20E-02 3.93E-03 4.01E-03 1.20E-02 5.51E-03 3.24E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.79E-02 1.87E-03 4.13E-02 6.56E-03 1.74E-02 4.28E-02 8.24E-03 1.73E-02 100%
M7-M6-M3 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.35E-02 7.00E-03 2.31E-03 2.35E-03 3.49E-02 1.86E-02 8.13E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.22E-01 1.09E-03 2.18E-02 3.85E-03 8.96E-03 9.81E-02 2.79E-02 3.51E-02 100%
M7-M5-M4 0.09 0.09 0.09 0.09 1.67E-01 2.09E-01 8.30E-02 3.19E-02 1.33E-02 9.28E-03 1.08E-02 5.51E-03 2.63E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.22E-01 4.62E-04 8.65E-02 2.22E-02 3.22E-02 3.48E-02 8.24E-03 1.33E-02 100%
M7-M6-M4 0.09 0.09 0.09 0.09 1.67E-01 2.10E-01 8.26E-02 1.08E-02 3.93E-03 3.45E-03 3.35E-02 1.86E-02 7.45E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.27E-01 4.29E-04 3.29E-02 6.56E-03 1.32E-02 9.33E-02 2.79E-02 3.27E-02 100%
M7-M6-M5 0.09 0.09 0.09 0.09 1.67E-01 2.16E-01 7.70E-02 3.04E-02 1.33E-02 8.56E-03 3.18E-02 1.86E-02 6.60E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.56E-01 2.38E-05 7.43E-02 2.22E-02 2.60E-02 8.15E-02 2.79E-02 2.68E-02 100%
M8-PO1-FOX 0.05 0.11 0.054 0.108 1.47E+01 2.05E-01 8.83E-02 2.56E-02 5.83E-03 9.90E-03 2.50E-03 5.14E-04 9.92E-04 100%
0.05 2.16 0.054 2.16 1.47E+01 8.84E-02 1.30E-03 7.81E-02 5.83E-03 3.61E-02 7.69E-03 5.14E-04 3.59E-03 100%
M8-M1-FOX 0.08 0.08 0.0875 0.0745 1.89E-01 2.31E-01 1.06E-01 1.66E-02 4.54E-03 6.06E-03 3.16E-03 1.05E-03 1.05E-03 100%
0.08 1.5 0.1461 1.4349 9.26E-02 8.15E-02 6.16E-03 5.80E-02 7.93E-03 2.50E-02 1.12E-02 1.70E-03 4.76E-03 100%
M8-M1-OD 0.08 0.08 0.0875 0.0745 1.89E-01 2.34E-01 1.02E-01 2.70E-02 9.62E-03 8.70E-03 2.60E-03 1.05E-03 7.74E-04 100%
0.08 1.5 0.1461 1.4349 9.26E-02 1.05E-01 3.28E-03 8.93E-02 1.68E-02 3.63E-02 9.13E-03 1.70E-03 3.72E-03 100%
M8-M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.19E-02 1.21E-02 2.70E-03 4.69E-03 4.37E-03 1.29E-03 1.54E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.90E-02 7.84E-03 3.88E-02 4.51E-03 1.72E-02 1.44E-02 1.93E-03 6.26E-03 100%
M8-M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.09E-02 1.51E-02 3.95E-03 5.59E-03 3.89E-03 1.29E-03 1.30E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.52E-02 5.99E-03 4.99E-02 6.58E-03 2.17E-02 1.34E-02 1.93E-03 5.71E-03 100%
M8-M3-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.26E-02 9.00E-03 1.82E-03 3.59E-03 5.57E-03 1.54E-03 2.01E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.43E-02 8.95E-03 2.84E-02 3.04E-03 1.27E-02 1.80E-02 2.31E-03 7.84E-03 100%
M8-M3-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.22E-02 1.04E-02 2.31E-03 4.05E-03 5.17E-03 1.54E-03 1.81E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.68E-02 7.81E-03 3.39E-02 3.85E-03 1.50E-02 1.73E-02 2.31E-03 7.47E-03 100%
M8-M4-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.28E-02 7.07E-03 1.37E-03 2.85E-03 7.03E-03 1.92E-03 2.55E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.32E-02 9.30E-03 2.21E-02 2.29E-03 9.93E-03 2.25E-02 2.88E-03 9.79E-03 100%
M8-M4-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.26E-02 7.94E-03 1.64E-03 3.15E-03 6.70E-03 1.92E-03 2.39E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.44E-02 8.59E-03 2.54E-02 2.73E-03 1.13E-02 2.19E-02 2.88E-03 9.49E-03 100%
M8-M5-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.26E-02 5.60E-03 1.10E-03 2.25E-03 8.94E-03 2.55E-03 3.20E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.43E-02 8.85E-03 1.77E-02 1.84E-03 7.95E-03 2.89E-02 3.81E-03 1.25E-02 100%
M8-M5-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.25E-02 6.18E-03 1.27E-03 2.46E-03 8.66E-03 2.55E-03 3.05E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.50E-02 8.40E-03 1.98E-02 2.11E-03 8.87E-03 2.84E-02 3.81E-03 1.23E-02 100%
M8-M6-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.19E-02 4.36E-03 9.21E-04 1.72E-03 1.19E-02 3.79E-03 4.07E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.89E-02 7.54E-03 1.42E-02 1.53E-03 6.34E-03 3.96E-02 5.66E-03 1.70E-02 100%
M8-M6-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.19E-02 4.77E-03 1.03E-03 1.87E-03 1.17E-02 3.79E-03 3.95E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.92E-02 7.26E-03 1.57E-02 1.72E-03 6.97E-03 3.91E-02 5.66E-03 1.67E-02 100%
M8-M7-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.06E-02 3.34E-03 7.91E-04 1.28E-03 1.96E-02 7.34E-03 6.12E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.51E-02 5.46E-03 1.09E-02 1.32E-03 4.79E-03 6.32E-02 1.10E-02 2.61E-02 100%
M8-M7-OD 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.06E-02 3.63E-03 8.71E-04 1.38E-03 1.94E-02 7.34E-03 6.02E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.53E-02 5.30E-03 1.19E-02 1.45E-03 5.21E-03 6.28E-02 1.10E-02 2.59E-02 100%
M8-M1PO1(OD) 0.08 0.08 0.0875 0.0745 1.89E-01 2.38E-01 9.91E-02 3.70E-02 1.47E-02 1.12E-02 2.44E-03 1.05E-03 6.92E-04 100%
0.08 1.5 0.1461 1.4349 9.26E-02 1.24E-01 2.40E-03 1.11E-01 2.56E-02 4.29E-02 8.17E-03 1.70E-03 3.24E-03 100%
M8-M1PO1(FOX) 0.08 0.08 0.0875 0.0745 1.89E-01 2.39E-01 9.81E-02 4.04E-02 1.64E-02 1.20E-02 2.41E-03 1.05E-03 6.76E-04 100%
0.08 1.5 0.1461 1.4349 9.26E-02 1.31E-01 2.23E-03 1.18E-01 2.87E-02 4.47E-02 7.96E-03 1.70E-03 3.13E-03 100%
M8-M2PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.04E-02 1.66E-02 4.60E-03 6.01E-03 3.73E-03 1.29E-03 1.22E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.84E-02 5.34E-03 5.48E-02 7.66E-03 2.36E-02 1.29E-02 1.93E-03 5.49E-03 100%
M8-M2PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.03E-02 1.70E-02 4.75E-03 6.11E-03 3.70E-03 1.29E-03 1.21E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.92E-02 5.21E-03 5.59E-02 7.92E-03 2.40E-02 1.28E-02 1.93E-03 5.44E-03 100%
M8-M3PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.20E-02 1.10E-02 2.52E-03 4.24E-03 5.04E-03 1.54E-03 1.75E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.79E-02 7.40E-03 3.61E-02 4.20E-03 1.60E-02 1.70E-02 2.31E-03 7.34E-03 100%
M8-M3PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.20E-02 1.11E-02 2.57E-03 4.28E-03 5.02E-03 1.54E-03 1.74E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.82E-02 7.32E-03 3.66E-02 4.28E-03 1.62E-02 1.69E-02 2.31E-03 7.31E-03 100%
M8-M4PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.25E-02 8.26E-03 1.74E-03 3.26E-03 6.58E-03 1.92E-03 2.33E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.49E-02 8.33E-03 2.66E-02 2.90E-03 1.19E-02 2.17E-02 2.88E-03 9.39E-03 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 604 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
||0.09|1.5|0.141|1.449|8.46E-02|1.15E-01|1.79E-03|9.41E-02|2.22E-02|3.60E-02|1.70E-02|3.42E-03|6.80E-03|100%|
|M7-M4-M2|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.01E-02|1.30E-02|3.93E-03|4.51E-03|7.96E-03|3.23E-03|2.37E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.03E-02|3.33E-03|4.49E-02|6.56E-03|1.92E-02|2.88E-02|4.83E-03|1.20E-02|100%|
|M7-M5-M2|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.01E-02|8.01E-03|2.31E-03|2.85E-03|1.30E-02|5.51E-03|3.75E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.08E-02|3.27E-03|2.80E-02|3.85E-03|1.21E-02|4.63E-02|8.24E-03|1.90E-02|100%|
|M7-M6-M2|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.38E-02|5.24E-03|1.63E-03|1.80E-03|3.58E-02|1.86E-02|8.58E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.20E-01|1.66E-03|1.63E-02|2.72E-03|6.79E-03|1.01E-01|2.79E-02|3.64E-02|100%|
|M7-M4-M3|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.40E-02|3.32E-02|1.33E-02|9.93E-03|6.91E-03|3.23E-03|1.84E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.17E-01|1.18E-03|9.15E-02|2.22E-02|3.47E-02|2.28E-02|4.83E-03|8.99E-03|100%|
|M7-M5-M3|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|8.90E-02|1.20E-02|3.93E-03|4.01E-03|1.20E-02|5.51E-03|3.24E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.79E-02|1.87E-03|4.13E-02|6.56E-03|1.74E-02|4.28E-02|8.24E-03|1.73E-02|100%|
|M7-M6-M3|0.09|0.09|0.09|0.09|1.67E-01|2.09E-01|8.35E-02|7.00E-03|2.31E-03|2.35E-03|3.49E-02|1.86E-02|8.13E-03|100%|
|S|0.09|1.5|0.141|1.449|8.46E-02|1.22E-01|1.09E-03|2.18E-02|3.85E-03|8.96E-03|9.81E-02|2.79E-02|3.51E-02|100%|
|h M7-M5-M4|0.09|0.09|T 0.09|0.09|1.67E-01|2.09E-01|8.30E-02|3.19E-02|1.33E-02|9.28E-03|1.08E-02|5.51E-03|2.63E-03|100%|
||0.09|1.5|0.141|S 1.449|8.46E-02|1.22E-01|4.62E-04|8.65E-02|2.22E-02|3.22E-02|3.48E-02|8.24E-03|1.33E-02|100%|
|a M7-M6-M4|0.09|0.09|0.09|0.09|1.67E-01|2.10E-01|8.26E-02|1.08E-02|3.93E-03|3.45E-03|3.35E-02|1.86E-02|7.45E-03|100%|
||n 0.09|1.5|0.141|M 1.449|8.46E-02|1.27E-01|4.29E-04|3.29E-02|6.56E-03|1.32E-02|9.33E-02|2.79E-02|3.27E-02|100%|
|M7-M6-M5|0.09|0.09|0.09|0.09|1.67E-01|2.16E-01|7.70E-02|3.04E-02|1.33E-02|8.56E-03|3.18E-02|1.86E-02|6.60E-03|100%|
||g 0.09|1.5|0.141|1.449|C 8.46E-02|1.56E-01|2.38E-05|7.43E-02|2.22E-02|2.60E-02|8.15E-02|2.79E-02|2.68E-02|100%|
|M8-PO1-FOX|h 0.05|0.11|0.054|0.108|1.47E+01|2.05E-01|8.83E-02|2.56E-02|5.83E-03|9.90E-03|2.50E-03|5.14E-04|9.92E-04|100%|
||0.05|a 2.16|0.054|2.16|C 1.47E+01|8.84E-02|1.30E-03|7.81E-02|5.83E-03|3.61E-02|7.69E-03|5.14E-04|3.59E-03|100%|
|M8-M1-FOX|0.08|i 0.08|0.0875|0.0745|1.89E-01|2.31E-01|1.06E-01|1.66E-02|4.54E-03|6.06E-03|3.16E-03|1.05E-03|1.05E-03|100%|
||0.08|1.5|0.1461|1.4349|9.26E-02|o 8.15E-02|6.16E-03|5.80E-02|7.93E-03|2.50E-02|1.12E-02|1.70E-03|4.76E-03|100%|
|M8-M1-OD|0.08|0.08|I 0.0875|0.0745|1.89E-01|n 2.34E-01|1.02E-01|2.70E-02|9.62E-03|8.70E-03|2.60E-03|1.05E-03|7.74E-04|100%|
||0.08|1.5|C 0.1461|1.4349|9.26E-02|1.05E-01|f 3.28E-03|8.93E-02|1.68E-02|3.63E-02|9.13E-03|1.70E-03|3.72E-03|100%|
|M8-M2-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|i 9.19E-02|1.21E-02|2.70E-03|4.69E-03|4.37E-03|1.29E-03|1.54E-03|100%|
||0.09|1.5|0.141|T 1.449|8.46E-02|6.90E-02|d 7.84E-03|3.88E-02|4.51E-03|1.72E-02|1.44E-02|1.93E-03|6.26E-03|100%|
|M8-M2-OD|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.09E-02|1.51E-02|3.95E-03|5.59E-03|3.89E-03|1.29E-03|1.30E-03|100%|
||0.09|1.5|0.141|e 1.449|8.46E-02|1 7.52E-02|5.99E-03|e 4.99E-02|6.58E-03|2.17E-02|1.34E-02|1.93E-03|5.71E-03|100%|
|M8-M3-FOX|0.09|0.09|0.09|0.09|c 1.67E-01|2.00E-01|9.26E-02|n 9.00E-03|1.82E-03|3.59E-03|5.57E-03|1.54E-03|2.01E-03|100%|
||0.09|1.5|0.141|1.449|h 8.46E-02|2 6.43E-02|8.95E-03|t 2.84E-02|3.04E-03|1.27E-02|1.80E-02|2.31E-03|7.84E-03|100%|
|M8-M3-OD|0.09|0.09|0.09|0.09|. 1.67E-01|2.00E-01|8 9.22E-02|i 1.04E-02|2.31E-03|4.05E-03|5.17E-03|1.54E-03|1.81E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.68E-02|5 7.81E-03|3.39E-02|a 3.85E-03|1.50E-02|1.73E-02|2.31E-03|7.47E-03|100%|
|M8-M4-FOX|0.09|0.09|0.09|1 0.09|1.67E-01|& 2.00E-01|9.28E-02|7.07E-03|l 1.37E-03|2.85E-03|7.03E-03|1.92E-03|2.55E-03|100%|
||0.09|1.5|0.141|1.449|0 8.46E-02|I 6.32E-02|9.30E-03|7 2.21E-02|I 2.29E-03|9.93E-03|2.25E-02|2.88E-03|9.79E-03|100%|
|M8-M4-OD|0.09|0.09|0.09|0.09|/ 1.67E-01|2.00E-01|9.26E-02|2 7.94E-03|1.64E-03|n 3.15E-03|6.70E-03|1.92E-03|2.39E-03|100%|
||0.09|1.5|0.141|1.449|0 8.46E-02|6.44E-02|n 8.59E-03|3 2.54E-02|2.73E-03|f 1.13E-02|2.19E-02|2.88E-03|9.49E-03|100%|
|M8-M5-FOX|0.09|0.09|0.09|0.09|9 1.67E-01|2.00E-01|d 9.26E-02|5.60E-03|1.10E-03|o 2.25E-03|8.94E-03|2.55E-03|3.20E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|/ 6.43E-02|. 8.85E-03|1.77E-02|1.84E-03|7.95E-03|2.89E-02|3.81E-03|1.25E-02|100%|
|M8-M5-OD|0.09|0.09|0.09|0.09|1.67E-01|2 2.00E-01|9.25E-02|6.18E-03|1.27E-03|2.46E-03|r 8.66E-03|2.55E-03|3.05E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.50E-02|8.40E-03|P 1.98E-02|2.11E-03|8.87E-03|m 2.84E-02|3.81E-03|1.23E-02|100%|
|M8-M6-FOX|0.09|0.09|0.09|0.09|1.67E-01|0 2.00E-01|9.19E-02|r 4.36E-03|9.21E-04|1.72E-03|1.19E-02|3.79E-03|4.07E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.89E-02|1 7.54E-03|1.42E-02|o 1.53E-03|6.34E-03|a 3.96E-02|5.66E-03|1.70E-02|100%|
|M8-M6-OD|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|2 9.19E-02|4.77E-03|1.03E-03|1.87E-03|1.17E-02|t 3.79E-03|3.95E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.92E-02|7.26E-03|1.57E-02|m 1.72E-03|6.97E-03|3.91E-02|i 5.66E-03|1.67E-02|100%|
|M8-M7-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.04E-01|9.06E-02|3.34E-03|7.91E-04|1.28E-03|1.96E-02|o 7.34E-03|6.12E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.51E-02|5.46E-03|1.09E-02|o 1.32E-03|4.79E-03|6.32E-02|n 1.10E-02|2.61E-02|100%|
|M8-M7-OD|0.09|0.09|0.09|0.09|1.67E-01|2.04E-01|9.06E-02|3.63E-03|8.71E-04|t 1.38E-03|1.94E-02|7.34E-03|6.02E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.53E-02|5.30E-03|1.19E-02|1.45E-03|i 5.21E-03|6.28E-02|1.10E-02|2.59E-02|100%|
|M8-M1- PO1(OD)|0.08|0.08|0.0875|0.0745|1.89E-01|2.38E-01|9.91E-02|3.70E-02|1.47E-02|o 1.12E-02|n 2.44E-03|1.05E-03|6.92E-04|100%|
||0.08|1.5|0.1461|1.4349|9.26E-02|1.24E-01|2.40E-03|1.11E-01|2.56E-02|4.29E-02|8.17E-03|1.70E-03|3.24E-03|100%|
|M8-M1- PO1(FOX)|0.08|0.08|0.0875|0.0745|1.89E-01|2.39E-01|9.81E-02|4.04E-02|1.64E-02|1.20E-02|C 2.41E-03|1.05E-03|6.76E-04|100%|
||0.08|1.5|0.1461|1.4349|9.26E-02|1.31E-01|2.23E-03|1.18E-01|2.87E-02|4.47E-02|7.96E-03|e 1.70E-03|3.13E-03|100%|
|M8-M2- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.04E-02|1.66E-02|4.60E-03|6.01E-03|3.73E-03|n 1.29E-03|1.22E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.84E-02|5.34E-03|5.48E-02|7.66E-03|2.36E-02|1.29E-02|t 1.93E-03|5.49E-03|100%|
|M8-M2- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.03E-02|1.70E-02|4.75E-03|6.11E-03|3.70E-03|e 1.29E-03|r 1.21E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.92E-02|5.21E-03|5.59E-02|7.92E-03|2.40E-02|1.28E-02|1.93E-03|5.44E-03|100%|
|M8-M3- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.20E-02|1.10E-02|2.52E-03|4.24E-03|5.04E-03|1.54E-03|1.75E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.79E-02|7.40E-03|3.61E-02|4.20E-03|1.60E-02|1.70E-02|2.31E-03|7.34E-03|100%|
|M8-M3- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.20E-02|1.11E-02|2.57E-03|4.28E-03|5.02E-03|1.54E-03|1.74E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.82E-02|7.32E-03|3.66E-02|4.28E-03|1.62E-02|1.69E-02|2.31E-03|7.31E-03|100%|
|M8-M4- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.25E-02|8.26E-03|1.74E-03|3.26E-03|6.58E-03|1.92E-03|2.33E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.49E-02|8.33E-03|2.66E-02|2.90E-03|1.19E-02|2.17E-02|2.88E-03|9.39E-03|100%|


-----

M8-M4PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.25E-02 8.33E-03 1.76E-03 3.28E-03 6.56E-03 1.92E-03 2.32E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.50E-02 8.28E-03 2.69E-02 2.93E-03 1.20E-02 2.16E-02 2.88E-03 9.37E-03 100%
M8-M5PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.25E-02 6.39E-03 1.33E-03 2.53E-03 8.56E-03 2.55E-03 3.00E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.53E-02 8.24E-03 2.06E-02 2.21E-03 9.20E-03 2.82E-02 3.81E-03 1.22E-02 100%
M8-M5PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.24E-02 6.43E-03 1.34E-03 2.55E-03 8.54E-03 2.55E-03 2.99E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.53E-02 8.21E-03 2.08E-02 2.23E-03 9.27E-03 2.81E-02 3.81E-03 1.22E-02 100%
M8-M6PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.18E-02 4.91E-03 1.07E-03 1.92E-03 1.16E-02 3.79E-03 3.91E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.94E-02 7.16E-03 1.62E-02 1.79E-03 7.18E-03 3.89E-02 5.66E-03 1.66E-02 100%
M8-M6PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.18E-02 4.94E-03 1.08E-03 1.93E-03 1.16E-02 3.79E-03 3.90E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.94E-02 7.14E-03 1.63E-02 1.80E-03 7.23E-03 3.89E-02 5.66E-03 1.66E-02 100%
M8-M7PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.06E-02 3.73E-03 8.99E-04 1.41E-03 1.93E-02 7.34E-03 5.99E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.53E-02 5.25E-03 1.22E-02 1.50E-03 5.35E-03 6.26E-02 1.10E-02 2.58E-02 100%
M8-M7PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.06E-02 3.75E-03 9.05E-04 1.42E-03 1.93E-02 7.34E-03 5.98E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.53E-02 5.24E-03 1.23E-02 1.51E-03 5.38E-03 6.26E-02 1.10E-02 2.58E-02 100%
M8-M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.46E-02 3.54E-02 1.33E-02 1.10E-02 3.13E-03 1.29E-03 9.20E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 2.67E-03 9.75E-02 2.22E-02 3.77E-02 1.02E-02 1.93E-03 4.15E-03 100%
M8-M3-M1 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.09E-02 1.46E-02 3.93E-03 5.32E-03 4.47E-03 1.54E-03 1.46E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.54E-02 5.48E-03 4.88E-02 6.56E-03 2.11E-02 1.56E-02 2.31E-03 6.64E-03 100%
M8-M4-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.20E-02 9.94E-03 2.31E-03 3.82E-03 6.09E-03 1.92E-03 2.08E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.79E-02 7.10E-03 3.30E-02 3.85E-03 1.46E-02 2.07E-02 2.88E-03 8.92E-03 100%
M8-M5-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.22E-02 7.39E-03 1.63E-03 2.88E-03 8.14E-03 2.55E-03 2.79E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.67E-02 7.47E-03 2.43E-02 2.72E-03 1.08E-02 2.74E-02 3.81E-03 1.18E-02 100%
M8-M6-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.17E-02 5.57E-03 1.26E-03 2.15E-03 1.12E-02 3.79E-03 3.73E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.01E-02 6.70E-03 1.85E-02 2.11E-03 8.22E-03 3.82E-02 5.66E-03 1.63E-02 100%
M8-M7-M1 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.05E-02 4.18E-03 1.03E-03 1.57E-03 1.90E-02 7.34E-03 5.84E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.57E-02 4.99E-03 1.37E-02 1.72E-03 6.01E-03 6.19E-02 1.10E-02 2.55E-02 100%
M8-M3-M2 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.45E-02 3.50E-02 1.33E-02 1.08E-02 3.67E-03 1.54E-03 1.06E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 2.44E-03 9.65E-02 2.22E-02 3.72E-02 1.20E-02 2.31E-03 4.86E-03 100%
M8-M4-M2 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.07E-02 1.41E-02 3.93E-03 5.08E-03 5.33E-03 1.92E-03 1.70E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.64E-02 4.91E-03 4.77E-02 6.56E-03 2.06E-02 1.88E-02 2.88E-03 7.96E-03 100%
M8-M5-M2 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.17E-02 9.37E-03 2.31E-03 3.53E-03 7.49E-03 2.55E-03 2.47E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.00E-02 6.09E-03 3.18E-02 3.85E-03 1.40E-02 2.61E-02 3.81E-03 1.11E-02 100%
M8-M6-M2 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.15E-02 6.74E-03 1.63E-03 2.55E-03 1.07E-02 3.79E-03 3.46E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.16E-02 5.87E-03 2.29E-02 2.72E-03 1.01E-02 3.70E-02 5.66E-03 1.57E-02 100%
M8-M7-M2 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.04E-02 4.94E-03 1.26E-03 1.84E-03 1.86E-02 7.34E-03 5.61E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.64E-02 4.55E-03 1.64E-02 2.11E-03 7.14E-03 6.09E-02 1.10E-02 2.50E-02 100%
M8-M4-M3 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.44E-02 3.45E-02 1.33E-02 1.06E-02 4.44E-03 1.92E-03 1.26E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.14E-01 2.10E-03 9.52E-02 2.22E-02 3.65E-02 1.46E-02 2.88E-03 5.88E-03 100%
M8-M5-M3 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.04E-02 1.35E-02 3.93E-03 4.78E-03 6.65E-03 2.55E-03 2.05E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.82E-02 4.09E-03 4.63E-02 6.56E-03 1.98E-02 2.38E-02 3.81E-03 9.98E-03 100%
M8-M6-M3 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.10E-02 8.66E-03 2.31E-03 3.17E-03 9.98E-03 3.79E-03 3.10E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.47E-02 4.67E-03 3.00E-02 3.85E-03 1.31E-02 3.54E-02 5.66E-03 1.49E-02 100%
M8-M7-M3 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.02E-02 6.07E-03 1.63E-03 2.22E-03 1.79E-02 7.34E-03 5.30E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.76E-02 3.91E-03 2.03E-02 2.72E-03 8.80E-03 5.95E-02 1.10E-02 2.43E-02 100%
M8-M5-M4 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.42E-02 3.38E-02 1.33E-02 1.02E-02 5.66E-03 2.55E-03 1.55E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.15E-01 1.62E-03 9.33E-02 2.22E-02 3.56E-02 1.87E-02 3.81E-03 7.44E-03 100%
M8-M6-M4 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 8.98E-02 1.27E-02 3.93E-03 4.38E-03 9.03E-03 3.79E-03 2.62E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.23E-02 2.96E-03 4.39E-02 6.56E-03 1.87E-02 3.25E-02 5.66E-03 1.34E-02 100%
M8-M7-M4 0.09 0.09 0.09 0.09 1.67E-01 2.05E-01 8.98E-02 7.95E-03 2.31E-03 2.82E-03 1.71E-02 7.34E-03 4.89E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 9.02E-02 2.98E-03 2.69E-02 3.85E-03 1.15E-02 5.74E-02 1.10E-02 2.32E-02 100%
M8-M6-M5 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.37E-02 3.29E-02 1.33E-02 9.77E-03 7.91E-03 3.79E-03 2.06E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.18E-01 1.01E-03 9.02E-02 2.22E-02 3.40E-02 2.60E-02 5.66E-03 1.01E-02 100%
M8-M7-M5 0.09 0.09 0.09 0.09 1.67E-01 2.05E-01 8.87E-02 1.20E-02 3.93E-03 4.02E-03 1.60E-02 7.34E-03 4.31E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 9.68E-02 1.72E-03 3.99E-02 6.56E-03 1.67E-02 5.35E-02 1.10E-02 2.12E-02 100%
M8-M7-M6 0.09 0.09 0.09 0.09 1.67E-01 2.12E-01 8.27E-02 3.21E-02 1.33E-02 9.40E-03 1.45E-02 7.34E-03 3.59E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.30E-01 4.67E-04 8.50E-02 2.22E-02 3.14E-02 4.43E-02 1.10E-02 1.67E-02 100%
M9-PO1-FOX 0.05 0.11 0.054 0.108 1.47E+01 2.05E-01 8.84E-02 2.61E-02 5.83E-03 1.02E-02 1.88E-03 3.78E-04 7.50E-04 100%
0.05 2.16 0.054 2.16 1.47E+01 8.81E-02 1.46E-03 7.95E-02 5.83E-03 3.68E-02 5.76E-03 3.78E-04 2.69E-03 100%
M9-M1-FOX 0.08 0.08 0.0875 0.0745 1.89E-01 2.31E-01 1.06E-01 1.73E-02 4.54E-03 6.36E-03 2.36E-03 7.53E-04 8.03E-04 100%
0.08 1.5 0.1461 1.4349 9.26E-02 8.10E-02 6.59E-03 5.96E-02 7.93E-03 2.58E-02 8.29E-03 1.21E-03 3.54E-03 100%
M9-M1-OD 0.08 0.08 0.0875 0.0745 1.89E-01 2.34E-01 1.02E-01 2.76E-02 9.62E-03 8.98E-03 1.92E-03 7.53E-04 5.81E-04 100%
0.08 1.5 0.1461 1.4349 9.26E-02 1.05E-01 3.56E-03 9.09E-02 1.68E-02 3.70E-02 6.69E-03 1.21E-03 2.74E-03 100%
M9-M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.21E-02 1.28E-02 2.70E-03 5.07E-03 3.21E-03 8.80E-04 1.17E-03 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 605 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M8-M4- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.25E-02|8.33E-03|1.76E-03|3.28E-03|6.56E-03|1.92E-03|2.32E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.50E-02|8.28E-03|2.69E-02|2.93E-03|1.20E-02|2.16E-02|2.88E-03|9.37E-03|100%|
|M8-M5- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.25E-02|6.39E-03|1.33E-03|2.53E-03|8.56E-03|2.55E-03|3.00E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.53E-02|8.24E-03|2.06E-02|2.21E-03|9.20E-03|2.82E-02|3.81E-03|1.22E-02|100%|
|M8-M5- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.24E-02|6.43E-03|1.34E-03|2.55E-03|8.54E-03|2.55E-03|2.99E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.53E-02|8.21E-03|2.08E-02|2.23E-03|9.27E-03|2.81E-02|3.81E-03|1.22E-02|100%|
|M8-M6- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.18E-02|4.91E-03|1.07E-03|1.92E-03|1.16E-02|3.79E-03|3.91E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.94E-02|7.16E-03|1.62E-02|1.79E-03|7.18E-03|3.89E-02|5.66E-03|1.66E-02|100%|
|S M8-M6- PO1(FOX)|0.09|0.09|T 0.09|0.09|1.67E-01|2.00E-01|9.18E-02|4.94E-03|1.08E-03|1.93E-03|1.16E-02|3.79E-03|3.90E-03|100%|
|h|0.09|1.5|0.141|S 1.449|8.46E-02|6.94E-02|7.14E-03|1.63E-02|1.80E-03|7.23E-03|3.89E-02|5.66E-03|1.66E-02|100%|
|a M8-M7- PO1(OD)|0.09|0.09|0.09|M 0.09|1.67E-01|2.04E-01|9.06E-02|3.73E-03|8.99E-04|1.41E-03|1.93E-02|7.34E-03|5.99E-03|100%|
||n 0.09|1.5|0.141|1.449|8.46E-02|8.53E-02|5.25E-03|1.22E-02|1.50E-03|5.35E-03|6.26E-02|1.10E-02|2.58E-02|100%|
|M8-M7- PO1(FOX)|g 0.09|0.09|0.09|0.09|C 1.67E-01|2.04E-01|9.06E-02|3.75E-03|9.05E-04|1.42E-03|1.93E-02|7.34E-03|5.98E-03|100%|
||h 0.09|1.5|0.141|1.449|8.46E-02|8.53E-02|5.24E-03|1.23E-02|1.51E-03|5.38E-03|6.26E-02|1.10E-02|2.58E-02|100%|
|M8-M2-M1|0.09|a 0.09|0.09|0.09|C 1.67E-01|2.08E-01|8.46E-02|3.54E-02|1.33E-02|1.10E-02|3.13E-03|1.29E-03|9.20E-04|100%|
||0.09|i 1.5|0.141|1.449|8.46E-02|o 1.13E-01|2.67E-03|9.75E-02|2.22E-02|3.77E-02|1.02E-02|1.93E-03|4.15E-03|100%|
|M8-M3-M1|0.09|0.09|I 0.09|0.09|1.67E-01|2.01E-01|9.09E-02|1.46E-02|3.93E-03|5.32E-03|4.47E-03|1.54E-03|1.46E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|n 7.54E-02|5.48E-03|4.88E-02|6.56E-03|2.11E-02|1.56E-02|2.31E-03|6.64E-03|100%|
|M8-M4-M1|0.09|0.09|C 0.09|0.09|1.67E-01|2.00E-01|f 9.20E-02|9.94E-03|2.31E-03|3.82E-03|6.09E-03|1.92E-03|2.08E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.79E-02|i 7.10E-03|3.30E-02|3.85E-03|1.46E-02|2.07E-02|2.88E-03|8.92E-03|100%|
|M8-M5-M1|0.09|0.09|0.09|T 0.09|1.67E-01|2.00E-01|d 9.22E-02|7.39E-03|1.63E-03|2.88E-03|8.14E-03|2.55E-03|2.79E-03|100%|
||0.09|1.5|0.141|e 1.449|8.46E-02|6.67E-02|7.47E-03|e 2.43E-02|2.72E-03|1.08E-02|2.74E-02|3.81E-03|1.18E-02|100%|
|M8-M6-M1|0.09|0.09|0.09|0.09|c 1.67E-01|1 2.00E-01|9.17E-02|n 5.57E-03|1.26E-03|2.15E-03|1.12E-02|3.79E-03|3.73E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|2 7.01E-02|6.70E-03|1.85E-02|2.11E-03|8.22E-03|3.82E-02|5.66E-03|1.63E-02|100%|
|M8-M7-M1|0.09|0.09|0.09|0.09|h 1.67E-01|2.04E-01|8 9.05E-02|t i 4.18E-03|1.03E-03|1.57E-03|1.90E-02|7.34E-03|5.84E-03|100%|
||0.09|1.5|0.141|1.449|. 8.46E-02|8.57E-02|4.99E-03|1.37E-02|a 1.72E-03|6.01E-03|6.19E-02|1.10E-02|2.55E-02|100%|
|M8-M3-M2|0.09|0.09|0.09|1 0.09|1.67E-01|2.08E-01|5 8.45E-02|3.50E-02|l 1.33E-02|1.08E-02|3.67E-03|1.54E-03|1.06E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|& 1.13E-01|2.44E-03|7 9.65E-02|2.22E-02|3.72E-02|1.20E-02|2.31E-03|4.86E-03|100%|
|M8-M4-M2|0.09|0.09|0.09|0.09|0 1.67E-01|I 2.01E-01|9.07E-02|2 1.41E-02|I 3.93E-03|5.08E-03|5.33E-03|1.92E-03|1.70E-03|100%|
||0.09|1.5|0.141|1.449|/ 8.46E-02|7.64E-02|n 4.91E-03|4.77E-02|6.56E-03|n 2.06E-02|1.88E-02|2.88E-03|7.96E-03|100%|
|M8-M5-M2|0.09|0.09|0.09|0.09|0 1.67E-01|2.00E-01|9.17E-02|3 9.37E-03|2.31E-03|f 3.53E-03|7.49E-03|2.55E-03|2.47E-03|100%|
||0.09|1.5|0.141|1.449|9 8.46E-02|7.00E-02|d 6.09E-03|3.18E-02|3.85E-03|o 1.40E-02|2.61E-02|3.81E-03|1.11E-02|100%|
|M8-M6-M2|0.09|0.09|0.09|0.09|1.67E-01|/ 2.00E-01|. 9.15E-02|6.74E-03|1.63E-03|2.55E-03|r 1.07E-02|3.79E-03|3.46E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|2 7.16E-02|5.87E-03|P 2.29E-02|2.72E-03|1.01E-02|3.70E-02|5.66E-03|1.57E-02|100%|
|M8-M7-M2|0.09|0.09|0.09|0.09|1.67E-01|0 2.04E-01|9.04E-02|4.94E-03|1.26E-03|1.84E-03|m 1.86E-02|7.34E-03|5.61E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.64E-02|4.55E-03|r 1.64E-02|2.11E-03|7.14E-03|a 6.09E-02|1.10E-02|2.50E-02|100%|
|M8-M4-M3|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|1 8.44E-02|3.45E-02|o 1.33E-02|1.06E-02|4.44E-03|t 1.92E-03|1.26E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.14E-01|2 2.10E-03|9.52E-02|2.22E-02|3.65E-02|1.46E-02|i 2.88E-03|5.88E-03|100%|
|M8-M5-M3|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.04E-02|1.35E-02|m 3.93E-03|4.78E-03|6.65E-03|o 2.55E-03|2.05E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.82E-02|4.09E-03|4.63E-02|o 6.56E-03|1.98E-02|2.38E-02|3.81E-03|9.98E-03|100%|
|M8-M6-M3|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.10E-02|8.66E-03|2.31E-03|3.17E-03|9.98E-03|n 3.79E-03|3.10E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.47E-02|4.67E-03|3.00E-02|3.85E-03|t i 1.31E-02|3.54E-02|5.66E-03|1.49E-02|100%|
|M8-M7-M3|0.09|0.09|0.09|0.09|1.67E-01|2.04E-01|9.02E-02|6.07E-03|1.63E-03|o 2.22E-03|1.79E-02|7.34E-03|5.30E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.76E-02|3.91E-03|2.03E-02|2.72E-03|8.80E-03|5.95E-02|1.10E-02|2.43E-02|100%|
|M8-M5-M4|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.42E-02|3.38E-02|1.33E-02|1.02E-02|n 5.66E-03|2.55E-03|1.55E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.15E-01|1.62E-03|9.33E-02|2.22E-02|3.56E-02|1.87E-02|3.81E-03|7.44E-03|100%|
|M8-M6-M4|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|8.98E-02|1.27E-02|3.93E-03|4.38E-03|C 9.03E-03|3.79E-03|2.62E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.23E-02|2.96E-03|4.39E-02|6.56E-03|1.87E-02|3.25E-02|5.66E-03|1.34E-02|100%|
|M8-M7-M4|0.09|0.09|0.09|0.09|1.67E-01|2.05E-01|8.98E-02|7.95E-03|2.31E-03|2.82E-03|1.71E-02|e 7.34E-03|4.89E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|9.02E-02|2.98E-03|2.69E-02|3.85E-03|1.15E-02|5.74E-02|n 1.10E-02|2.32E-02|100%|
|M8-M6-M5|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.37E-02|3.29E-02|1.33E-02|9.77E-03|7.91E-03|t 3.79E-03|2.06E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.18E-01|1.01E-03|9.02E-02|2.22E-02|3.40E-02|2.60E-02|e 5.66E-03|1.01E-02|100%|
|M8-M7-M5|0.09|0.09|0.09|0.09|1.67E-01|2.05E-01|8.87E-02|1.20E-02|3.93E-03|4.02E-03|1.60E-02|7.34E-03|r 4.31E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|9.68E-02|1.72E-03|3.99E-02|6.56E-03|1.67E-02|5.35E-02|1.10E-02|2.12E-02|100%|
|M8-M7-M6|0.09|0.09|0.09|0.09|1.67E-01|2.12E-01|8.27E-02|3.21E-02|1.33E-02|9.40E-03|1.45E-02|7.34E-03|3.59E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.30E-01|4.67E-04|8.50E-02|2.22E-02|3.14E-02|4.43E-02|1.10E-02|1.67E-02|100%|
|M9-PO1-FOX|0.05|0.11|0.054|0.108|1.47E+01|2.05E-01|8.84E-02|2.61E-02|5.83E-03|1.02E-02|1.88E-03|3.78E-04|7.50E-04|100%|
||0.05|2.16|0.054|2.16|1.47E+01|8.81E-02|1.46E-03|7.95E-02|5.83E-03|3.68E-02|5.76E-03|3.78E-04|2.69E-03|100%|
|M9-M1-FOX|0.08|0.08|0.0875|0.0745|1.89E-01|2.31E-01|1.06E-01|1.73E-02|4.54E-03|6.36E-03|2.36E-03|7.53E-04|8.03E-04|100%|
||0.08|1.5|0.1461|1.4349|9.26E-02|8.10E-02|6.59E-03|5.96E-02|7.93E-03|2.58E-02|8.29E-03|1.21E-03|3.54E-03|100%|
|M9-M1-OD|0.08|0.08|0.0875|0.0745|1.89E-01|2.34E-01|1.02E-01|2.76E-02|9.62E-03|8.98E-03|1.92E-03|7.53E-04|5.81E-04|100%|
||0.08|1.5|0.1461|1.4349|9.26E-02|1.05E-01|3.56E-03|9.09E-02|1.68E-02|3.70E-02|6.69E-03|1.21E-03|2.74E-03|100%|
|M9-M2-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.21E-02|1.28E-02|2.70E-03|5.07E-03|3.21E-03|8.80E-04|1.17E-03|100%|


-----

0.09 1.5 0.141 1.449 8.46E-02 6.81E-02 8.56E-03 4.06E-02 4.51E-03 1.80E-02 1.04E-02 1.32E-03 4.55E-03 100%
M9-M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.10E-02 1.59E-02 3.95E-03 5.96E-03 2.83E-03 8.80E-04 9.73E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.45E-02 6.60E-03 5.17E-02 6.58E-03 2.26E-02 9.56E-03 1.32E-03 4.12E-03 100%
M9-M3-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.29E-02 9.91E-03 1.82E-03 4.04E-03 4.01E-03 9.92E-04 1.51E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.29E-02 1.01E-02 3.03E-02 3.04E-03 1.36E-02 1.25E-02 1.48E-03 5.50E-03 100%
M9-M3-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.24E-02 1.13E-02 2.31E-03 4.51E-03 3.68E-03 9.92E-04 1.34E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.55E-02 8.86E-03 3.59E-02 3.85E-03 1.60E-02 1.19E-02 1.48E-03 5.21E-03 100%
M9-M4-FOX 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.32E-02 8.14E-03 1.37E-03 3.38E-03 4.89E-03 1.14E-03 1.88E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.09E-02 1.10E-02 2.41E-02 2.29E-03 1.09E-02 1.47E-02 1.70E-03 6.52E-03 100%
M9-M4-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.30E-02 9.03E-03 1.64E-03 3.70E-03 4.61E-03 1.14E-03 1.74E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.22E-02 1.02E-02 2.75E-02 2.73E-03 1.24E-02 1.43E-02 1.70E-03 6.29E-03 100%
M9-M5-FOX 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.33E-02 6.85E-03 1.10E-03 2.88E-03 5.90E-03 1.33E-03 2.29E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.04E-02 1.15E-02 2.00E-02 1.84E-03 9.06E-03 1.75E-02 1.99E-03 7.74E-03 100%
M9-M5-OD 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.32E-02 7.47E-03 1.27E-03 3.10E-03 5.65E-03 1.33E-03 2.16E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.11E-02 1.10E-02 2.22E-02 2.11E-03 1.00E-02 1.70E-02 1.99E-03 7.53E-03 100%
M9-M6-FOX 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.32E-02 5.85E-03 9.21E-04 2.46E-03 7.16E-03 1.60E-03 2.78E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.13E-02 1.17E-02 1.69E-02 1.53E-03 7.67E-03 2.10E-02 2.39E-03 9.28E-03 100%
M9-M6-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.32E-02 6.31E-03 1.03E-03 2.64E-03 6.93E-03 1.60E-03 2.66E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.17E-02 1.13E-02 1.85E-02 1.72E-03 8.37E-03 2.06E-02 2.39E-03 9.09E-03 100%
M9-M7-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.39E-02 5.23E-03 7.91E-04 2.22E-03 9.36E-03 2.01E-03 3.67E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.58E-02 1.26E-02 1.45E-02 1.32E-03 6.60E-03 2.60E-02 3.01E-03 1.15E-02 100%
M9-M7-OD 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.38E-02 5.61E-03 8.71E-04 2.37E-03 9.15E-03 2.01E-03 3.57E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.61E-02 1.24E-02 1.57E-02 1.45E-03 7.13E-03 2.57E-02 3.01E-03 1.13E-02 100%
M9-M8-FOX 0.36 0.36 0.405 0.315 2.21E-02 3.41E-01 1.41E-01 7.41E-03 3.25E-03 2.08E-03 5.21E-02 3.01E-02 1.10E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.60E-01 1.80E-02 1.74E-02 3.25E-03 7.09E-03 1.07E-01 3.01E-02 3.84E-02 100%
M9-M8-OD 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.41E-01 7.92E-03 3.51E-03 2.21E-03 5.19E-02 3.01E-02 1.09E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.61E-01 1.77E-02 1.87E-02 3.51E-03 7.59E-03 1.07E-01 3.01E-02 3.83E-02 100%
M9-M1PO1(OD) 0.08 0.08 0.0875 0.0745 1.89E-01 2.38E-01 9.91E-02 3.75E-02 1.47E-02 1.14E-02 1.79E-03 7.53E-04 5.16E-04 100%
0.08 1.5 0.1461 1.4349 9.26E-02 1.24E-01 2.62E-03 1.13E-01 2.56E-02 4.37E-02 5.97E-03 1.21E-03 2.38E-03 100%
M9-M1PO1(FOX) 0.08 0.08 0.0875 0.0745 1.89E-01 2.39E-01 9.82E-02 4.09E-02 1.64E-02 1.23E-02 1.76E-03 7.53E-04 5.04E-04 100%
0.08 1.5 0.1461 1.4349 9.26E-02 1.30E-01 2.44E-03 1.20E-01 2.87E-02 4.55E-02 5.80E-03 1.21E-03 2.29E-03 100%
M9-M2PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.05E-02 1.74E-02 4.60E-03 6.38E-03 2.70E-03 8.80E-04 9.10E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.77E-02 5.92E-03 5.67E-02 7.66E-03 2.45E-02 9.22E-03 1.32E-03 3.95E-03 100%
M9-M2PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.04E-02 1.77E-02 4.75E-03 6.48E-03 2.67E-03 8.80E-04 8.97E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.85E-02 5.78E-03 5.78E-02 7.92E-03 2.49E-02 9.15E-03 1.32E-03 3.91E-03 100%
M9-M3PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.23E-02 1.19E-02 2.52E-03 4.70E-03 3.57E-03 9.92E-04 1.29E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.67E-02 8.41E-03 3.81E-02 4.20E-03 1.70E-02 1.17E-02 1.48E-03 5.11E-03 100%
M9-M3PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.22E-02 1.20E-02 2.57E-03 4.74E-03 3.55E-03 9.92E-04 1.28E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.69E-02 8.32E-03 3.86E-02 4.28E-03 1.72E-02 1.17E-02 1.48E-03 5.09E-03 100%
M9-M4PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.29E-02 9.36E-03 1.74E-03 3.81E-03 4.51E-03 1.14E-03 1.69E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.28E-02 9.94E-03 2.88E-02 2.90E-03 1.29E-02 1.41E-02 1.70E-03 6.21E-03 100%
M9-M4PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.29E-02 9.43E-03 1.76E-03 3.84E-03 4.49E-03 1.14E-03 1.68E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.29E-02 9.88E-03 2.90E-02 2.93E-03 1.30E-02 1.41E-02 1.70E-03 6.19E-03 100%
M9-M5PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.31E-02 7.70E-03 1.33E-03 3.19E-03 5.56E-03 1.33E-03 2.12E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.14E-02 1.08E-02 2.30E-02 2.21E-03 1.04E-02 1.69E-02 1.99E-03 7.46E-03 100%
M9-M5PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.31E-02 7.74E-03 1.34E-03 3.20E-03 5.55E-03 1.33E-03 2.11E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.15E-02 1.07E-02 2.32E-02 2.23E-03 1.05E-02 1.69E-02 1.99E-03 7.45E-03 100%
M9-M6PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.31E-02 6.47E-03 1.07E-03 2.70E-03 6.85E-03 1.60E-03 2.63E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.19E-02 1.12E-02 1.90E-02 1.79E-03 8.62E-03 2.04E-02 2.39E-03 9.02E-03 100%
M9-M6PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.31E-02 6.51E-03 1.08E-03 2.71E-03 6.84E-03 1.60E-03 2.62E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.19E-02 1.12E-02 1.91E-02 1.80E-03 8.67E-03 2.04E-02 2.39E-03 9.01E-03 100%
M9-M7PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.38E-02 5.74E-03 8.99E-04 2.42E-03 9.08E-03 2.01E-03 3.53E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.62E-02 1.23E-02 1.61E-02 1.50E-03 7.31E-03 2.55E-02 3.01E-03 1.13E-02 100%
M9-M7PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.38E-02 5.77E-03 9.05E-04 2.43E-03 9.06E-03 2.01E-03 3.53E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.62E-02 1.23E-02 1.62E-02 1.51E-03 7.35E-03 2.55E-02 3.01E-03 1.13E-02 100%
M9-M8PO1(OD) 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.41E-01 8.10E-03 3.60E-03 2.25E-03 5.19E-02 3.01E-02 1.09E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 606 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
||0.09|1.5|0.141|1.449|8.46E-02|6.81E-02|8.56E-03|4.06E-02|4.51E-03|1.80E-02|1.04E-02|1.32E-03|4.55E-03|100%|
|M9-M2-OD|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.10E-02|1.59E-02|3.95E-03|5.96E-03|2.83E-03|8.80E-04|9.73E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.45E-02|6.60E-03|5.17E-02|6.58E-03|2.26E-02|9.56E-03|1.32E-03|4.12E-03|100%|
|M9-M3-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.29E-02|9.91E-03|1.82E-03|4.04E-03|4.01E-03|9.92E-04|1.51E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.29E-02|1.01E-02|3.03E-02|3.04E-03|1.36E-02|1.25E-02|1.48E-03|5.50E-03|100%|
|M9-M3-OD|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.24E-02|1.13E-02|2.31E-03|4.51E-03|3.68E-03|9.92E-04|1.34E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.55E-02|8.86E-03|3.59E-02|3.85E-03|1.60E-02|1.19E-02|1.48E-03|5.21E-03|100%|
|M9-M4-FOX|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.32E-02|8.14E-03|1.37E-03|3.38E-03|4.89E-03|1.14E-03|1.88E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.09E-02|1.10E-02|2.41E-02|2.29E-03|1.09E-02|1.47E-02|1.70E-03|6.52E-03|100%|
|M9-M4-OD|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.30E-02|9.03E-03|1.64E-03|3.70E-03|4.61E-03|1.14E-03|1.74E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.22E-02|1.02E-02|2.75E-02|2.73E-03|1.24E-02|1.43E-02|1.70E-03|6.29E-03|100%|
|M9-M5-FOX|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.33E-02|6.85E-03|1.10E-03|2.88E-03|5.90E-03|1.33E-03|2.29E-03|100%|
|S|0.09|1.5|0.141|1.449|8.46E-02|6.04E-02|1.15E-02|2.00E-02|1.84E-03|9.06E-03|1.75E-02|1.99E-03|7.74E-03|100%|
|h M9-M5-OD|0.09|0.09|T 0.09|0.09|1.67E-01|1.99E-01|9.32E-02|7.47E-03|1.27E-03|3.10E-03|5.65E-03|1.33E-03|2.16E-03|100%|
||0.09|1.5|0.141|S 1.449|8.46E-02|6.11E-02|1.10E-02|2.22E-02|2.11E-03|1.00E-02|1.70E-02|1.99E-03|7.53E-03|100%|
|a M9-M6-FOX|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.32E-02|5.85E-03|9.21E-04|2.46E-03|7.16E-03|1.60E-03|2.78E-03|100%|
||n 0.09|1.5|0.141|M 1.449|8.46E-02|6.13E-02|1.17E-02|1.69E-02|1.53E-03|7.67E-03|2.10E-02|2.39E-03|9.28E-03|100%|
|M9-M6-OD|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.32E-02|6.31E-03|1.03E-03|2.64E-03|6.93E-03|1.60E-03|2.66E-03|100%|
||g 0.09|1.5|0.141|1.449|C 8.46E-02|6.17E-02|1.13E-02|1.85E-02|1.72E-03|8.37E-03|2.06E-02|2.39E-03|9.09E-03|100%|
|M9-M7-FOX|h 0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|9.39E-02|5.23E-03|7.91E-04|2.22E-03|9.36E-03|2.01E-03|3.67E-03|100%|
||0.09|a 1.5|0.141|1.449|C 8.46E-02|6.58E-02|1.26E-02|1.45E-02|1.32E-03|6.60E-03|2.60E-02|3.01E-03|1.15E-02|100%|
|M9-M7-OD|0.09|i 0.09|0.09|0.09|1.67E-01|2.02E-01|9.38E-02|5.61E-03|8.71E-04|2.37E-03|9.15E-03|2.01E-03|3.57E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|o 6.61E-02|1.24E-02|1.57E-02|1.45E-03|7.13E-03|2.57E-02|3.01E-03|1.13E-02|100%|
|M9-M8-FOX|0.36|0.36|I 0.405|0.315|2.21E-02|n 3.41E-01|1.41E-01|7.41E-03|3.25E-03|2.08E-03|5.21E-02|3.01E-02|1.10E-02|100%|
||0.36|2|C 0.405|1.955|2.20E-02|1.60E-01|f 1.80E-02|1.74E-02|3.25E-03|7.09E-03|1.07E-01|3.01E-02|3.84E-02|100%|
|M9-M8-OD|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|i 1.41E-01|7.92E-03|3.51E-03|2.21E-03|5.19E-02|3.01E-02|1.09E-02|100%|
||0.36|2|0.405|T 1.955|2.20E-02|1.61E-01|d 1.77E-02|1.87E-02|3.51E-03|7.59E-03|1.07E-01|3.01E-02|3.83E-02|100%|
|M9-M1- PO1(OD)|0.08|0.08|0.0875|e 0.0745|1.89E-01|1 2.38E-01|9.91E-02|e 3.75E-02|1.47E-02|1.14E-02|1.79E-03|7.53E-04|5.16E-04|100%|
||0.08|1.5|0.1461|1.4349|c 9.26E-02|1.24E-01|2.62E-03|n 1.13E-01|2.56E-02|4.37E-02|5.97E-03|1.21E-03|2.38E-03|100%|
|M9-M1- PO1(FOX)|0.08|0.08|0.0875|0.0745|h 1.89E-01|2 2.39E-01|8 9.82E-02|t i 4.09E-02|1.64E-02|1.23E-02|1.76E-03|7.53E-04|5.04E-04|100%|
||0.08|1.5|0.1461|1.4349|. 9.26E-02|1.30E-01|5 2.44E-03|1.20E-01|a 2.87E-02|4.55E-02|5.80E-03|1.21E-03|2.29E-03|100%|
|M9-M2- PO1(OD)|0.09|0.09|0.09|1 0.09|0 1.67E-01|& 2.01E-01|9.05E-02|7 1.74E-02|l I 4.60E-03|6.38E-03|2.70E-03|8.80E-04|9.10E-04|100%|
||0.09|1.5|0.141|1.449|/ 8.46E-02|I 7.77E-02|5.92E-03|2 5.67E-02|7.66E-03|n 2.45E-02|9.22E-03|1.32E-03|3.95E-03|100%|
|M9-M2- PO1(FOX)|0.09|0.09|0.09|0.09|0 1.67E-01|2.01E-01|n d 9.04E-02|3 1.77E-02|4.75E-03|f 6.48E-03|2.67E-03|8.80E-04|8.97E-04|100%|
||0.09|1.5|0.141|1.449|9 8.46E-02|7.85E-02|. 5.78E-03|5.78E-02|7.92E-03|o 2.49E-02|9.15E-03|1.32E-03|3.91E-03|100%|
|M9-M3- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|/ 2 2.00E-01|9.23E-02|P 1.19E-02|2.52E-03|4.70E-03|r 3.57E-03|9.92E-04|1.29E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|0 6.67E-02|8.41E-03|3.81E-02|4.20E-03|1.70E-02|m 1.17E-02|1.48E-03|5.11E-03|100%|
|M9-M3- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|1 9.22E-02|r 1.20E-02|o 2.57E-03|4.74E-03|a 3.55E-03|t 9.92E-04|1.28E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.69E-02|2 8.32E-03|3.86E-02|4.28E-03|1.72E-02|1.17E-02|i 1.48E-03|5.09E-03|100%|
|M9-M4- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.29E-02|9.36E-03|m o 1.74E-03|3.81E-03|4.51E-03|o 1.14E-03|1.69E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.28E-02|9.94E-03|2.88E-02|2.90E-03|1.29E-02|1.41E-02|n 1.70E-03|6.21E-03|100%|
|M9-M4- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.29E-02|9.43E-03|1.76E-03|t i o 3.84E-03|4.49E-03|1.14E-03|1.68E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.29E-02|9.88E-03|2.90E-02|2.93E-03|1.30E-02|1.41E-02|1.70E-03|6.19E-03|100%|
|M9-M5- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.31E-02|7.70E-03|1.33E-03|3.19E-03|n 5.56E-03|1.33E-03|2.12E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.14E-02|1.08E-02|2.30E-02|2.21E-03|1.04E-02|C 1.69E-02|1.99E-03|7.46E-03|100%|
|M9-M5- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.31E-02|7.74E-03|1.34E-03|3.20E-03|5.55E-03|e 1.33E-03|2.11E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.15E-02|1.07E-02|2.32E-02|2.23E-03|1.05E-02|1.69E-02|n 1.99E-03|7.45E-03|100%|
|M9-M6- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.31E-02|6.47E-03|1.07E-03|2.70E-03|6.85E-03|t 1.60E-03|2.63E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.19E-02|1.12E-02|1.90E-02|1.79E-03|8.62E-03|2.04E-02|e 2.39E-03|9.02E-03|100%|
|M9-M6- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.31E-02|6.51E-03|1.08E-03|2.71E-03|6.84E-03|1.60E-03|r 2.62E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.19E-02|1.12E-02|1.91E-02|1.80E-03|8.67E-03|2.04E-02|2.39E-03|9.01E-03|100%|
|M9-M7- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|9.38E-02|5.74E-03|8.99E-04|2.42E-03|9.08E-03|2.01E-03|3.53E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.62E-02|1.23E-02|1.61E-02|1.50E-03|7.31E-03|2.55E-02|3.01E-03|1.13E-02|100%|
|M9-M7- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|9.38E-02|5.77E-03|9.05E-04|2.43E-03|9.06E-03|2.01E-03|3.53E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.62E-02|1.23E-02|1.62E-02|1.51E-03|7.35E-03|2.55E-02|3.01E-03|1.13E-02|100%|
|M9-M8- PO1(OD)|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.41E-01|8.10E-03|3.60E-03|2.25E-03|5.19E-02|3.01E-02|1.09E-02|100%|


-----

0.36 2 0.405 1.955 2.20E-02 1.61E-01 1.76E-02 1.91E-02 3.60E-03 7.75E-03 1.07E-01 3.01E-02 3.82E-02 100%
M9-M8PO1(FOX) 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.41E-01 8.13E-03 3.62E-03 2.26E-03 5.18E-02 3.01E-02 1.09E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.61E-01 1.76E-02 1.92E-02 3.62E-03 7.79E-03 1.07E-01 3.01E-02 3.82E-02 100%
M9-M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.47E-02 3.61E-02 1.33E-02 1.14E-02 2.22E-03 8.80E-04 6.69E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 3.03E-03 9.93E-02 2.22E-02 3.86E-02 7.21E-03 1.32E-03 2.95E-03 100%
M9-M3-M1 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.11E-02 1.55E-02 3.93E-03 5.78E-03 3.11E-03 9.92E-04 1.06E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.43E-02 6.33E-03 5.10E-02 6.56E-03 2.22E-02 1.06E-02 1.48E-03 4.57E-03 100%
M9-M4-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.24E-02 1.11E-02 2.31E-03 4.38E-03 4.10E-03 1.14E-03 1.48E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.59E-02 8.57E-03 3.53E-02 3.85E-03 1.57E-02 1.34E-02 1.70E-03 5.85E-03 100%
M9-M5-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.29E-02 8.76E-03 1.63E-03 3.56E-03 5.20E-03 1.33E-03 1.94E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.30E-02 9.86E-03 2.70E-02 2.72E-03 1.21E-02 1.63E-02 1.99E-03 7.16E-03 100%
M9-M6-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.29E-02 7.22E-03 1.26E-03 2.98E-03 6.53E-03 1.60E-03 2.47E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.28E-02 1.06E-02 2.16E-02 2.11E-03 9.77E-03 1.99E-02 2.39E-03 8.76E-03 100%
M9-M7-M1 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.37E-02 6.33E-03 1.03E-03 2.65E-03 8.78E-03 2.01E-03 3.38E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.68E-02 1.19E-02 1.80E-02 1.72E-03 8.14E-03 2.51E-02 3.01E-03 1.10E-02 100%
M9-M8-M1 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.41E-01 8.88E-03 4.01E-03 2.44E-03 5.16E-02 3.01E-02 1.08E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.62E-01 1.72E-02 2.10E-02 4.01E-03 8.51E-03 1.06E-01 3.01E-02 3.80E-02 100%
M9-M3-M2 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.46E-02 3.59E-02 1.33E-02 1.13E-02 2.47E-03 9.92E-04 7.41E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 2.93E-03 9.88E-02 2.22E-02 3.83E-02 8.05E-03 1.48E-03 3.28E-03 100%
M9-M4-M2 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.10E-02 1.53E-02 3.93E-03 5.66E-03 3.49E-03 1.14E-03 1.18E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.47E-02 6.11E-03 5.05E-02 6.56E-03 2.20E-02 1.20E-02 1.70E-03 5.14E-03 100%
M9-M5-M2 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.23E-02 1.08E-02 2.31E-03 4.25E-03 4.66E-03 1.33E-03 1.66E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.66E-02 8.24E-03 3.48E-02 3.85E-03 1.55E-02 1.53E-02 1.99E-03 6.67E-03 100%
M9-M6-M2 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.26E-02 8.51E-03 1.63E-03 3.44E-03 6.05E-03 1.60E-03 2.22E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.46E-02 9.54E-03 2.64E-02 2.72E-03 1.18E-02 1.91E-02 2.39E-03 8.35E-03 100%
M9-M7-M2 0.09 0.09 0.09 0.09 1.67E-01 2.03E-01 9.35E-02 7.28E-03 1.26E-03 3.01E-03 8.33E-03 2.01E-03 3.16E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.78E-02 1.11E-02 2.12E-02 2.11E-03 9.54E-03 2.43E-02 3.01E-03 1.07E-02 100%
M9-M8-M2 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.40E-01 1.01E-02 4.67E-03 2.73E-03 5.12E-02 3.01E-02 1.06E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.63E-01 1.65E-02 2.41E-02 4.67E-03 9.71E-03 1.06E-01 3.01E-02 3.77E-02 100%
M9-M4-M3 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.46E-02 3.57E-02 1.33E-02 1.12E-02 2.80E-03 1.14E-03 8.31E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 2.81E-03 9.83E-02 2.22E-02 3.80E-02 9.12E-03 1.70E-03 3.71E-03 100%
M9-M5-M3 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.09E-02 1.50E-02 3.93E-03 5.53E-03 3.99E-03 1.33E-03 1.33E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.53E-02 5.85E-03 4.98E-02 6.56E-03 2.16E-02 1.38E-02 1.99E-03 5.89E-03 100%
M9-M6-M3 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.20E-02 1.06E-02 2.31E-03 4.13E-03 5.46E-03 1.60E-03 1.93E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.81E-02 7.98E-03 3.41E-02 3.85E-03 1.51E-02 1.80E-02 2.39E-03 7.80E-03 100%
M9-M7-M3 0.09 0.09 0.09 0.09 1.67E-01 2.03E-01 9.31E-02 8.65E-03 1.63E-03 3.51E-03 7.79E-03 2.01E-03 2.89E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.96E-02 1.01E-02 2.59E-02 2.72E-03 1.16E-02 2.34E-02 3.01E-03 1.02E-02 100%
M9-M8-M3 0.36 0.36 0.405 0.315 2.21E-02 3.42E-01 1.40E-01 1.18E-02 5.59E-03 3.12E-03 5.07E-02 3.01E-02 1.03E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.64E-01 1.56E-02 2.82E-02 5.59E-03 1.13E-02 1.05E-01 3.01E-02 3.74E-02 100%
M9-M5-M4 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.45E-02 3.54E-02 1.33E-02 1.11E-02 3.23E-03 1.33E-03 9.50E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 2.67E-03 9.75E-02 2.22E-02 3.77E-02 1.05E-02 1.99E-03 4.27E-03 100%
M9-M6-M4 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.07E-02 1.48E-02 3.93E-03 5.43E-03 4.72E-03 1.60E-03 1.56E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.66E-02 5.67E-03 4.91E-02 6.56E-03 2.13E-02 1.62E-02 2.39E-03 6.91E-03 100%
M9-M7-M4 0.09 0.09 0.09 0.09 1.67E-01 2.03E-01 9.25E-02 1.08E-02 2.31E-03 4.26E-03 7.10E-03 2.01E-03 2.54E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.30E-02 8.56E-03 3.37E-02 3.85E-03 1.49E-02 2.22E-02 3.01E-03 9.60E-03 100%
M9-M8-M4 0.36 0.36 0.405 0.315 2.21E-02 3.43E-01 1.39E-01 1.43E-02 6.96E-03 3.68E-03 5.02E-02 3.01E-02 1.01E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.67E-01 1.44E-02 3.42E-02 6.96E-03 1.36E-02 1.04E-01 3.01E-02 3.70E-02 100%
M9-M6-M5 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.44E-02 3.52E-02 1.33E-02 1.10E-02 3.85E-03 1.60E-03 1.12E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.14E-01 2.62E-03 9.67E-02 2.22E-02 3.72E-02 1.25E-02 2.39E-03 5.04E-03 100%
M9-M7-M5 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.12E-02 1.53E-02 3.93E-03 5.67E-03 6.21E-03 2.01E-03 2.10E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 8.15E-02 6.27E-03 4.88E-02 6.56E-03 2.11E-02 2.02E-02 3.01E-03 8.59E-03 100%
M9-M8-M5 0.36 0.36 0.405 0.315 2.21E-02 3.44E-01 1.38E-01 1.83E-02 9.23E-03 4.56E-03 4.97E-02 3.01E-02 9.83E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.72E-01 1.27E-02 4.35E-02 9.23E-03 1.71E-02 1.03E-01 3.01E-02 3.65E-02 100%
M9-M7-M6 0.09 0.09 0.09 0.09 1.67E-01 2.11E-01 8.47E-02 3.62E-02 1.33E-02 1.14E-02 5.10E-03 2.01E-03 1.54E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 1.19E-01 3.10E-03 9.72E-02 2.22E-02 3.75E-02 1.58E-02 3.01E-03 6.39E-03 100%
M9-M8-M6 0.36 0.36 0.405 0.315 2.21E-02 3.47E-01 1.36E-01 2.62E-02 1.37E-02 6.23E-03 4.92E-02 3.01E-02 9.58E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.82E-01 1.03E-02 5.99E-02 1.37E-02 2.31E-02 1.01E-01 3.01E-02 3.56E-02 100%
M9-M8-M7 0.36 0.36 0.405 0.315 2.21E-02 3.57E-01 1.30E-01 4.83E-02 2.66E-02 1.09E-02 4.89E-02 3.01E-02 9.40E-03 100%
0.36 2 0.405 1.955 2.20E-02 2.09E-01 6.65E-03 9.76E-02 2.66E-02 3.55E-02 9.79E-02 3.01E-02 3.39E-02 100%
M10-PO1-FOX 0.05 0.11 0.054 0.108 1.47E+01 2.05E-01 8.84E-02 2.65E-02 5.83E-03 1.03E-02 1.47E-03 2.92E-04 5.90E-04 100%
0.05 2.16 0.054 2.16 1.47E+01 8.80E-02 1.55E-03 8.04E-02 5.83E-03 3.73E-02 4.51E-03 2.92E-04 2.11E-03 100%
M10-M1-FOX 0.08 0.08 0.0875 0.0745 1.89E-01 2.31E-01 1.06E-01 1.77E-02 4.54E-03 6.57E-03 1.85E-03 5.72E-04 6.37E-04 100%
0.08 1.5 0.1461 1.4349 9.26E-02 8.08E-02 6.80E-03 6.08E-02 7.93E-03 2.64E-02 6.45E-03 9.22E-04 2.77E-03 100%
M10-M1-OD 0.08 0.08 0.0875 0.0745 1.89E-01 2.34E-01 1.02E-01 2.79E-02 9.62E-03 9.16E-03 1.48E-03 5.72E-04 4.56E-04 100%
0.08 1.5 0.1461 1.4349 9.26E-02 1.05E-01 3.69E-03 9.20E-02 1.68E-02 3.76E-02 5.17E-03 9.22E-04 2.12E-03 100%
M10-M2-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.21E-02 1.34E-02 2.70E-03 5.34E-03 2.50E-03 6.51E-04 9.23E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 6.78E-02 8.91E-03 4.19E-02 4.51E-03 1.87E-02 8.02E-03 9.73E-04 3.52E-03 100%
M10-M2-OD 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.11E-02 1.64E-02 3.95E-03 6.22E-03 2.18E-03 6.51E-04 7.62E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.42E-02 6.89E-03 5.31E-02 6.58E-03 2.33E-02 7.31E-03 9.73E-04 3.17E-03 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 607 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
||0.36|2|0.405|1.955|2.20E-02|1.61E-01|1.76E-02|1.91E-02|3.60E-03|7.75E-03|1.07E-01|3.01E-02|3.82E-02|100%|
|M9-M8- PO1(FOX)|0.36|0.36|0.405|0.315|2.21E-02|3.42E-01|1.41E-01|8.13E-03|3.62E-03|2.26E-03|5.18E-02|3.01E-02|1.09E-02|100%|
||0.36|2|0.405|1.955|2.20E-02|1.61E-01|1.76E-02|1.92E-02|3.62E-03|7.79E-03|1.07E-01|3.01E-02|3.82E-02|100%|
|M9-M2-M1|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.47E-02|3.61E-02|1.33E-02|1.14E-02|2.22E-03|8.80E-04|6.69E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.13E-01|3.03E-03|9.93E-02|2.22E-02|3.86E-02|7.21E-03|1.32E-03|2.95E-03|100%|
|M9-M3-M1|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.11E-02|1.55E-02|3.93E-03|5.78E-03|3.11E-03|9.92E-04|1.06E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.43E-02|6.33E-03|5.10E-02|6.56E-03|2.22E-02|1.06E-02|1.48E-03|4.57E-03|100%|
|M9-M4-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.24E-02|1.11E-02|2.31E-03|4.38E-03|4.10E-03|1.14E-03|1.48E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.59E-02|8.57E-03|3.53E-02|3.85E-03|1.57E-02|1.34E-02|1.70E-03|5.85E-03|100%|
|M9-M5-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.29E-02|8.76E-03|1.63E-03|3.56E-03|5.20E-03|1.33E-03|1.94E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.30E-02|9.86E-03|2.70E-02|2.72E-03|1.21E-02|1.63E-02|1.99E-03|7.16E-03|100%|
|S M9-M6-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.29E-02|7.22E-03|1.26E-03|2.98E-03|6.53E-03|1.60E-03|2.47E-03|100%|
|h|0.09|1.5|T 0.141|1.449|8.46E-02|6.28E-02|1.06E-02|2.16E-02|2.11E-03|9.77E-03|1.99E-02|2.39E-03|8.76E-03|100%|
|M9-M7-M1|0.09|0.09|0.09|S 0.09|1.67E-01|2.02E-01|9.37E-02|6.33E-03|1.03E-03|2.65E-03|8.78E-03|2.01E-03|3.38E-03|100%|
|a|0.09|1.5|0.141|1.449|8.46E-02|6.68E-02|1.19E-02|1.80E-02|1.72E-03|8.14E-03|2.51E-02|3.01E-03|1.10E-02|100%|
|M9-M8-M1|n 0.36|0.36|0.405|M 0.315|2.21E-02|3.42E-01|1.41E-01|8.88E-03|4.01E-03|2.44E-03|5.16E-02|3.01E-02|1.08E-02|100%|
||0.36|2|0.405|1.955|2.20E-02|1.62E-01|1.72E-02|2.10E-02|4.01E-03|8.51E-03|1.06E-01|3.01E-02|3.80E-02|100%|
|M9-M3-M2|g 0.09|0.09|0.09|0.09|C 1.67E-01|2.08E-01|8.46E-02|3.59E-02|1.33E-02|1.13E-02|2.47E-03|9.92E-04|7.41E-04|100%|
||h 0.09|1.5|0.141|1.449|8.46E-02|1.13E-01|2.93E-03|9.88E-02|2.22E-02|3.83E-02|8.05E-03|1.48E-03|3.28E-03|100%|
|M9-M4-M2|0.09|0.09|0.09|0.09|C 1.67E-01|2.01E-01|9.10E-02|1.53E-02|3.93E-03|5.66E-03|3.49E-03|1.14E-03|1.18E-03|100%|
||0.09|a 1.5|0.141|1.449|8.46E-02|7.47E-02|6.11E-03|5.05E-02|6.56E-03|2.20E-02|1.20E-02|1.70E-03|5.14E-03|100%|
|M9-M5-M2|0.09|i 0.09|0.09|0.09|1.67E-01|o 2.00E-01|9.23E-02|1.08E-02|2.31E-03|4.25E-03|4.66E-03|1.33E-03|1.66E-03|100%|
||0.09|1.5|I 0.141|1.449|8.46E-02|n 6.66E-02|8.24E-03|3.48E-02|3.85E-03|1.55E-02|1.53E-02|1.99E-03|6.67E-03|100%|
|M9-M6-M2|0.09|0.09|C 0.09|0.09|1.67E-01|2.00E-01|f 9.26E-02|8.51E-03|1.63E-03|3.44E-03|6.05E-03|1.60E-03|2.22E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.46E-02|i 9.54E-03|2.64E-02|2.72E-03|1.18E-02|1.91E-02|2.39E-03|8.35E-03|100%|
|M9-M7-M2|0.09|0.09|0.09|T 0.09|1.67E-01|2.03E-01|d 9.35E-02|7.28E-03|1.26E-03|3.01E-03|8.33E-03|2.01E-03|3.16E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.78E-02|1.11E-02|2.12E-02|2.11E-03|9.54E-03|2.43E-02|3.01E-03|1.07E-02|100%|
|M9-M8-M2|0.36|0.36|0.405|e 0.315|2.21E-02|1 3.42E-01|1.40E-01|e 1.01E-02|4.67E-03|2.73E-03|5.12E-02|3.01E-02|1.06E-02|100%|
||0.36|2|0.405|1.955|c 2.20E-02|1.63E-01|1.65E-02|n 2.41E-02|4.67E-03|9.71E-03|1.06E-01|3.01E-02|3.77E-02|100%|
|M9-M4-M3|0.09|0.09|0.09|0.09|h 1.67E-01|2 2.08E-01|8.46E-02|t 3.57E-02|1.33E-02|1.12E-02|2.80E-03|1.14E-03|8.31E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.13E-01|8 2.81E-03|i 9.83E-02|2.22E-02|3.80E-02|9.12E-03|1.70E-03|3.71E-03|100%|
|M9-M5-M3|0.09|0.09|0.09|0.09|. 1.67E-01|2.01E-01|5 9.09E-02|1.50E-02|a 3.93E-03|5.53E-03|3.99E-03|1.33E-03|1.33E-03|100%|
||0.09|1.5|0.141|1 1.449|8.46E-02|& 7.53E-02|5.85E-03|4.98E-02|l 6.56E-03|2.16E-02|1.38E-02|1.99E-03|5.89E-03|100%|
|M9-M6-M3|0.09|0.09|0.09|0.09|0 1.67E-01|2.00E-01|9.20E-02|7 1.06E-02|I 2.31E-03|4.13E-03|5.46E-03|1.60E-03|1.93E-03|100%|
||0.09|1.5|0.141|1.449|/ 8.46E-02|I 6.81E-02|7.98E-03|2 3.41E-02|3.85E-03|n 1.51E-02|1.80E-02|2.39E-03|7.80E-03|100%|
|M9-M7-M3|0.09|0.09|0.09|0.09|0 1.67E-01|2.03E-01|n 9.31E-02|3 8.65E-03|1.63E-03|f 3.51E-03|7.79E-03|2.01E-03|2.89E-03|100%|
||0.09|1.5|0.141|1.449|9 8.46E-02|6.96E-02|d 1.01E-02|2.59E-02|2.72E-03|1.16E-02|2.34E-02|3.01E-03|1.02E-02|100%|
|M9-M8-M3|0.36|0.36|0.405|0.315|2.21E-02|/ 3.42E-01|. 1.40E-01|1.18E-02|5.59E-03|o 3.12E-03|5.07E-02|3.01E-02|1.03E-02|100%|
||0.36|2|0.405|1.955|2.20E-02|2 1.64E-01|1.56E-02|2.82E-02|5.59E-03|1.13E-02|r 1.05E-01|3.01E-02|3.74E-02|100%|
|M9-M5-M4|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.45E-02|P 3.54E-02|1.33E-02|1.11E-02|m 3.23E-03|1.33E-03|9.50E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|0 1.13E-01|2.67E-03|r 9.75E-02|2.22E-02|3.77E-02|1.05E-02|1.99E-03|4.27E-03|100%|
|M9-M6-M4|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|1 9.07E-02|1.48E-02|o 3.93E-03|5.43E-03|a 4.72E-03|1.60E-03|1.56E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.66E-02|2 5.67E-03|4.91E-02|6.56E-03|2.13E-02|1.62E-02|t 2.39E-03|6.91E-03|100%|
|M9-M7-M4|0.09|0.09|0.09|0.09|1.67E-01|2.03E-01|9.25E-02|1.08E-02|m 2.31E-03|4.26E-03|7.10E-03|i 2.01E-03|2.54E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.30E-02|8.56E-03|3.37E-02|3.85E-03|1.49E-02|2.22E-02|o 3.01E-03|9.60E-03|100%|
|M9-M8-M4|0.36|0.36|0.405|0.315|2.21E-02|3.43E-01|1.39E-01|1.43E-02|o 6.96E-03|3.68E-03|5.02E-02|n 3.01E-02|1.01E-02|100%|
||0.36|2|0.405|1.955|2.20E-02|1.67E-01|1.44E-02|3.42E-02|6.96E-03|t 1.36E-02|1.04E-01|3.01E-02|3.70E-02|100%|
|M9-M6-M5|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.44E-02|3.52E-02|1.33E-02|i 1.10E-02|3.85E-03|1.60E-03|1.12E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.14E-01|2.62E-03|9.67E-02|2.22E-02|o 3.72E-02|1.25E-02|2.39E-03|5.04E-03|100%|
|M9-M7-M5|0.09|0.09|0.09|0.09|1.67E-01|2.04E-01|9.12E-02|1.53E-02|3.93E-03|5.67E-03|n 6.21E-03|2.01E-03|2.10E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|8.15E-02|6.27E-03|4.88E-02|6.56E-03|2.11E-02|2.02E-02|3.01E-03|8.59E-03|100%|
|M9-M8-M5|0.36|0.36|0.405|0.315|2.21E-02|3.44E-01|1.38E-01|1.83E-02|9.23E-03|4.56E-03|4.97E-02|3.01E-02|9.83E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.72E-01|1.27E-02|4.35E-02|9.23E-03|1.71E-02|C 1.03E-01|3.01E-02|3.65E-02|100%|
|M9-M7-M6|0.09|0.09|0.09|0.09|1.67E-01|2.11E-01|8.47E-02|3.62E-02|1.33E-02|1.14E-02|5.10E-03|e 2.01E-03|1.54E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.19E-01|3.10E-03|9.72E-02|2.22E-02|3.75E-02|1.58E-02|3.01E-03|6.39E-03|100%|
|M9-M8-M6|0.36|0.36|0.405|0.315|2.21E-02|3.47E-01|1.36E-01|2.62E-02|1.37E-02|6.23E-03|4.92E-02|n 3.01E-02|9.58E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.82E-01|1.03E-02|5.99E-02|1.37E-02|2.31E-02|1.01E-01|t 3.01E-02|3.56E-02|100%|
|M9-M8-M7|0.36|0.36|0.405|0.315|2.21E-02|3.57E-01|1.30E-01|4.83E-02|2.66E-02|1.09E-02|4.89E-02|e 3.01E-02|9.40E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|2.09E-01|6.65E-03|9.76E-02|2.66E-02|3.55E-02|9.79E-02|3.01E-02|r 3.39E-02|100%|
|M10-PO1-FOX|0.05|0.11|0.054|0.108|1.47E+01|2.05E-01|8.84E-02|2.65E-02|5.83E-03|1.03E-02|1.47E-03|2.92E-04|5.90E-04|100%|
||0.05|2.16|0.054|2.16|1.47E+01|8.80E-02|1.55E-03|8.04E-02|5.83E-03|3.73E-02|4.51E-03|2.92E-04|2.11E-03|100%|
|M10-M1-FOX|0.08|0.08|0.0875|0.0745|1.89E-01|2.31E-01|1.06E-01|1.77E-02|4.54E-03|6.57E-03|1.85E-03|5.72E-04|6.37E-04|100%|
||0.08|1.5|0.1461|1.4349|9.26E-02|8.08E-02|6.80E-03|6.08E-02|7.93E-03|2.64E-02|6.45E-03|9.22E-04|2.77E-03|100%|
|M10-M1-OD|0.08|0.08|0.0875|0.0745|1.89E-01|2.34E-01|1.02E-01|2.79E-02|9.62E-03|9.16E-03|1.48E-03|5.72E-04|4.56E-04|100%|
||0.08|1.5|0.1461|1.4349|9.26E-02|1.05E-01|3.69E-03|9.20E-02|1.68E-02|3.76E-02|5.17E-03|9.22E-04|2.12E-03|100%|
|M10-M2-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.21E-02|1.34E-02|2.70E-03|5.34E-03|2.50E-03|6.51E-04|9.23E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.78E-02|8.91E-03|4.19E-02|4.51E-03|1.87E-02|8.02E-03|9.73E-04|3.52E-03|100%|
|M10-M2-OD|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.11E-02|1.64E-02|3.95E-03|6.22E-03|2.18E-03|6.51E-04|7.62E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.42E-02|6.89E-03|5.31E-02|6.58E-03|2.33E-02|7.31E-03|9.73E-04|3.17E-03|100%|


-----

M10-M3-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.30E-02 1.06E-02 1.82E-03 4.37E-03 3.09E-03 7.10E-04 1.19E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.24E-02 1.06E-02 3.18E-02 3.04E-03 1.44E-02 9.45E-03 1.06E-03 4.20E-03 100%
M10-M3-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.25E-02 1.20E-02 2.31E-03 4.83E-03 2.81E-03 7.10E-04 1.05E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.50E-02 9.33E-03 3.74E-02 3.85E-03 1.68E-02 8.96E-03 1.06E-03 3.95E-03 100%
M10-M4-FOX 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.34E-02 8.90E-03 1.37E-03 3.76E-03 3.72E-03 7.81E-04 1.47E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.02E-02 1.18E-02 2.57E-02 2.29E-03 1.17E-02 1.09E-02 1.17E-03 4.88E-03 100%
M10-M4-OD 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.31E-02 9.79E-03 1.64E-03 4.08E-03 3.47E-03 7.81E-04 1.35E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.15E-02 1.09E-02 2.91E-02 2.73E-03 1.32E-02 1.05E-02 1.17E-03 4.68E-03 100%
M10-M5-FOX 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.36E-02 7.73E-03 1.10E-03 3.31E-03 4.41E-03 8.67E-04 1.77E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 5.93E-02 1.25E-02 2.17E-02 1.84E-03 9.92E-03 1.26E-02 1.30E-03 5.63E-03 100%
M10-M5-OD 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.34E-02 8.36E-03 1.27E-03 3.55E-03 4.19E-03 8.67E-04 1.66E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.01E-02 1.20E-02 2.40E-02 2.11E-03 1.09E-02 1.22E-02 1.30E-03 5.45E-03 100%
M10-M6-FOX 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.36E-02 6.86E-03 9.21E-04 2.97E-03 5.22E-03 9.75E-04 2.12E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 5.96E-02 1.32E-02 1.88E-02 1.53E-03 8.62E-03 1.45E-02 1.46E-03 6.50E-03 100%
M10-M6-OD 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.35E-02 7.35E-03 1.03E-03 3.16E-03 5.02E-03 9.75E-04 2.02E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.01E-02 1.28E-02 2.04E-02 1.72E-03 9.36E-03 1.41E-02 1.46E-03 6.33E-03 100%
M10-M7-FOX 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.45E-02 6.48E-03 7.91E-04 2.85E-03 6.57E-03 1.11E-03 2.73E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.32E-02 1.49E-02 1.66E-02 1.32E-03 7.63E-03 1.69E-02 1.67E-03 7.60E-03 100%
M10-M7-OD 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.44E-02 6.90E-03 8.71E-04 3.01E-03 6.38E-03 1.11E-03 2.63E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.36E-02 1.46E-02 1.79E-02 1.45E-03 8.20E-03 1.66E-02 1.67E-03 7.44E-03 100%
M10-M8-FOX 0.36 0.36 0.405 0.315 2.21E-02 3.28E-01 1.51E-01 8.49E-03 3.25E-03 2.62E-03 1.69E-02 7.63E-03 4.66E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.15E-01 2.92E-02 1.92E-02 3.25E-03 7.98E-03 3.78E-02 7.63E-03 1.51E-02 100%
M10-M8-OD 0.36 0.36 0.405 0.315 2.21E-02 3.28E-01 1.51E-01 9.04E-03 3.51E-03 2.76E-03 1.68E-02 7.63E-03 4.57E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.16E-01 2.88E-02 2.05E-02 3.51E-03 8.51E-03 3.76E-02 7.63E-03 1.50E-02 100%
M10-M9-FOX 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.52E-01 6.15E-03 2.45E-03 1.85E-03 4.33E-02 2.32E-02 1.00E-02 100%
0.36 2 0.405 1.955 2.20E-02 1.53E-01 2.25E-02 1.41E-02 2.45E-03 5.82E-03 9.39E-02 2.32E-02 3.53E-02 100%
M10-M9-OD 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.52E-01 6.46E-03 2.60E-03 1.93E-03 4.31E-02 2.32E-02 9.96E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.53E-01 2.23E-02 1.48E-02 2.60E-03 6.12E-03 9.36E-02 2.32E-02 3.52E-02 100%
M10-M1PO1(OD) 0.08 0.08 0.0875 0.0745 1.89E-01 2.38E-01 9.91E-02 3.79E-02 1.47E-02 1.16E-02 1.38E-03 5.72E-04 4.03E-04 100%
0.08 1.5 0.1461 1.4349 9.26E-02 1.24E-01 2.73E-03 1.14E-01 2.56E-02 4.42E-02 4.60E-03 9.22E-04 1.84E-03 100%
M10-M1PO1(FOX) 0.08 0.08 0.0875 0.0745 1.89E-01 2.39E-01 9.82E-02 4.13E-02 1.64E-02 1.24E-02 1.36E-03 5.72E-04 3.93E-04 100%
0.08 1.5 0.1461 1.4349 9.26E-02 1.30E-01 2.54E-03 1.21E-01 2.87E-02 4.60E-02 4.47E-03 9.22E-04 1.77E-03 100%
M10-M2PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.06E-02 1.79E-02 4.60E-03 6.63E-03 2.07E-03 6.51E-04 7.11E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.74E-02 6.18E-03 5.80E-02 7.66E-03 2.52E-02 7.03E-03 9.73E-04 3.03E-03 100%
M10-M2PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.05E-02 1.82E-02 4.75E-03 6.73E-03 2.05E-03 6.51E-04 7.00E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.82E-02 6.04E-03 5.92E-02 7.92E-03 2.56E-02 6.97E-03 9.73E-04 3.00E-03 100%
M10-M3PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.23E-02 1.25E-02 2.52E-03 5.01E-03 2.72E-03 7.10E-04 1.00E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.62E-02 8.87E-03 3.97E-02 4.20E-03 1.77E-02 8.79E-03 1.06E-03 3.86E-03 100%
M10-M3PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.23E-02 1.27E-02 2.57E-03 5.05E-03 2.70E-03 7.10E-04 9.95E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 6.64E-02 8.77E-03 4.02E-02 4.28E-03 1.79E-02 8.75E-03 1.06E-03 3.85E-03 100%
M10-M4PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.30E-02 1.01E-02 1.74E-03 4.19E-03 3.39E-03 7.81E-04 1.31E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.21E-02 1.06E-02 3.04E-02 2.90E-03 1.38E-02 1.04E-02 1.17E-03 4.61E-03 100%
M10-M4PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.30E-02 1.02E-02 1.76E-03 4.22E-03 3.38E-03 7.81E-04 1.30E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.22E-02 1.06E-02 3.07E-02 2.93E-03 1.39E-02 1.04E-02 1.17E-03 4.59E-03 100%
M10-M5PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.34E-02 8.59E-03 1.33E-03 3.63E-03 4.11E-03 8.67E-04 1.62E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.04E-02 1.18E-02 2.48E-02 2.21E-03 1.13E-02 1.21E-02 1.30E-03 5.39E-03 100%
M10-M5PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.33E-02 8.63E-03 1.34E-03 3.65E-03 4.10E-03 8.67E-04 1.62E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.05E-02 1.17E-02 2.50E-02 2.23E-03 1.14E-02 1.20E-02 1.30E-03 5.38E-03 100%
M10-M6PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.35E-02 7.52E-03 1.07E-03 3.22E-03 4.95E-03 9.75E-04 1.99E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.03E-02 1.26E-02 2.10E-02 1.79E-03 9.61E-03 1.40E-02 1.46E-03 6.28E-03 100%
M10-M6PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.35E-02 7.55E-03 1.08E-03 3.24E-03 4.94E-03 9.75E-04 1.98E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.04E-02 1.26E-02 2.11E-02 1.80E-03 9.67E-03 1.40E-02 1.46E-03 6.27E-03 100%
M10-M7PO1(OD) 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.44E-02 7.04E-03 8.99E-04 3.07E-03 6.31E-03 1.11E-03 2.60E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.37E-02 1.45E-02 1.83E-02 1.50E-03 8.40E-03 1.64E-02 1.67E-03 7.39E-03 100%
M10-M7PO1(FOX) 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.44E-02 7.07E-03 9.05E-04 3.08E-03 6.30E-03 1.11E-03 2.59E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.37E-02 1.44E-02 1.84E-02 1.51E-03 8.44E-03 1.64E-02 1.67E-03 7.38E-03 100%
M10-M8- 0.36 0.36 0.405 0.315 2.21E-02 3.28E-01 1.51E-01 9.22E-03 3.60E-03 2.81E-03 1.67E-02 7.63E-03 4.54E-03 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 608 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|M10-M3-FOX|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.30E-02|1.06E-02|1.82E-03|4.37E-03|3.09E-03|7.10E-04|1.19E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.24E-02|1.06E-02|3.18E-02|3.04E-03|1.44E-02|9.45E-03|1.06E-03|4.20E-03|100%|
|M10-M3-OD|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.25E-02|1.20E-02|2.31E-03|4.83E-03|2.81E-03|7.10E-04|1.05E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.50E-02|9.33E-03|3.74E-02|3.85E-03|1.68E-02|8.96E-03|1.06E-03|3.95E-03|100%|
|M10-M4-FOX|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.34E-02|8.90E-03|1.37E-03|3.76E-03|3.72E-03|7.81E-04|1.47E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.02E-02|1.18E-02|2.57E-02|2.29E-03|1.17E-02|1.09E-02|1.17E-03|4.88E-03|100%|
|M10-M4-OD|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.31E-02|9.79E-03|1.64E-03|4.08E-03|3.47E-03|7.81E-04|1.35E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.15E-02|1.09E-02|2.91E-02|2.73E-03|1.32E-02|1.05E-02|1.17E-03|4.68E-03|100%|
|M10-M5-FOX|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.36E-02|7.73E-03|1.10E-03|3.31E-03|4.41E-03|8.67E-04|1.77E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|5.93E-02|1.25E-02|2.17E-02|1.84E-03|9.92E-03|1.26E-02|1.30E-03|5.63E-03|100%|
|M10-M5-OD|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.34E-02|8.36E-03|1.27E-03|3.55E-03|4.19E-03|8.67E-04|1.66E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.01E-02|1.20E-02|2.40E-02|2.11E-03|1.09E-02|1.22E-02|1.30E-03|5.45E-03|100%|
|S M10-M6-FOX|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.36E-02|6.86E-03|9.21E-04|2.97E-03|5.22E-03|9.75E-04|2.12E-03|100%|
|h|0.09|1.5|T 0.141|1.449|8.46E-02|5.96E-02|1.32E-02|1.88E-02|1.53E-03|8.62E-03|1.45E-02|1.46E-03|6.50E-03|100%|
|M10-M6-OD|0.09|0.09|0.09|S 0.09|1.67E-01|1.99E-01|9.35E-02|7.35E-03|1.03E-03|3.16E-03|5.02E-03|9.75E-04|2.02E-03|100%|
|a|0.09|1.5|0.141|1.449|8.46E-02|6.01E-02|1.28E-02|2.04E-02|1.72E-03|9.36E-03|1.41E-02|1.46E-03|6.33E-03|100%|
|M10-M7-FOX|n 0.09|0.09|0.09|M 0.09|1.67E-01|2.02E-01|9.45E-02|6.48E-03|7.91E-04|2.85E-03|6.57E-03|1.11E-03|2.73E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.32E-02|1.49E-02|1.66E-02|1.32E-03|7.63E-03|1.69E-02|1.67E-03|7.60E-03|100%|
|M10-M7-OD|g 0.09|0.09|0.09|0.09|C 1.67E-01|2.02E-01|9.44E-02|6.90E-03|8.71E-04|3.01E-03|6.38E-03|1.11E-03|2.63E-03|100%|
||h 0.09|1.5|0.141|1.449|8.46E-02|6.36E-02|1.46E-02|1.79E-02|1.45E-03|8.20E-03|1.66E-02|1.67E-03|7.44E-03|100%|
|M10-M8-FOX|0.36|a 0.36|0.405|0.315|C 2.21E-02|3.28E-01|1.51E-01|8.49E-03|3.25E-03|2.62E-03|1.69E-02|7.63E-03|4.66E-03|100%|
||0.36|i 2|0.405|1.955|2.20E-02|1.15E-01|2.92E-02|1.92E-02|3.25E-03|7.98E-03|3.78E-02|7.63E-03|1.51E-02|100%|
|M10-M8-OD|0.36|0.36|0.405|0.315|2.21E-02|o 3.28E-01|1.51E-01|9.04E-03|3.51E-03|2.76E-03|1.68E-02|7.63E-03|4.57E-03|100%|
||0.36|2|I 0.405|1.955|2.20E-02|n 1.16E-01|2.88E-02|2.05E-02|3.51E-03|8.51E-03|3.76E-02|7.63E-03|1.50E-02|100%|
|M10-M9-FOX|0.36|0.36|C 0.405|0.315|2.21E-02|3.53E-01|f 1.52E-01|6.15E-03|2.45E-03|1.85E-03|4.33E-02|2.32E-02|1.00E-02|100%|
||0.36|2|0.405|1.955|2.20E-02|1.53E-01|i 2.25E-02|1.41E-02|2.45E-03|5.82E-03|9.39E-02|2.32E-02|3.53E-02|100%|
|M10-M9-OD|0.36|0.36|0.405|T 0.315|2.21E-02|3.53E-01|d 1.52E-01|6.46E-03|2.60E-03|1.93E-03|4.31E-02|2.32E-02|9.96E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.53E-01|2.23E-02|1.48E-02|2.60E-03|6.12E-03|9.36E-02|2.32E-02|3.52E-02|100%|
|M10-M1- PO1(OD)|0.08|0.08|0.0875|e 0.0745|c 1.89E-01|1 2.38E-01|9.91E-02|e n 3.79E-02|1.47E-02|1.16E-02|1.38E-03|5.72E-04|4.03E-04|100%|
||0.08|1.5|0.1461|1.4349|h 9.26E-02|2 1.24E-01|2.73E-03|t 1.14E-01|2.56E-02|4.42E-02|4.60E-03|9.22E-04|1.84E-03|100%|
|M10-M1- PO1(FOX)|0.08|0.08|0.0875|0.0745|. 1.89E-01|2.39E-01|8 5 9.82E-02|i 4.13E-02|a 1.64E-02|1.24E-02|1.36E-03|5.72E-04|3.93E-04|100%|
||0.08|1.5|0.1461|1 1.4349|9.26E-02|& 1.30E-01|2.54E-03|1.21E-01|l 2.87E-02|4.60E-02|4.47E-03|9.22E-04|1.77E-03|100%|
|M10-M2- PO1(OD)|0.09|0.09|0.09|0.09|0 / 1.67E-01|I 2.01E-01|9.06E-02|7 2 1.79E-02|I 4.60E-03|n 6.63E-03|2.07E-03|6.51E-04|7.11E-04|100%|
||0.09|1.5|0.141|1.449|0 8.46E-02|7.74E-02|n 6.18E-03|3 5.80E-02|7.66E-03|2.52E-02|7.03E-03|9.73E-04|3.03E-03|100%|
|M10-M2- PO1(FOX)|0.09|0.09|0.09|0.09|9 1.67E-01|2.01E-01|d . 9.05E-02|1.82E-02|4.75E-03|f o 6.73E-03|2.05E-03|6.51E-04|7.00E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|/ 7.82E-02|6.04E-03|5.92E-02|7.92E-03|2.56E-02|r 6.97E-03|9.73E-04|3.00E-03|100%|
|M10-M3- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2 0 2.00E-01|9.23E-02|P 1.25E-02|2.52E-03|5.01E-03|m 2.72E-03|7.10E-04|1.00E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.62E-02|1 8.87E-03|r 3.97E-02|4.20E-03|1.77E-02|a 8.79E-03|1.06E-03|3.86E-03|100%|
|M10-M3- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|2 9.23E-02|1.27E-02|o 2.57E-03|5.05E-03|2.70E-03|t i 7.10E-04|9.95E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.64E-02|8.77E-03|4.02E-02|m 4.28E-03|1.79E-02|8.75E-03|o 1.06E-03|3.85E-03|100%|
|M10-M4- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.30E-02|1.01E-02|o 1.74E-03|4.19E-03|3.39E-03|n 7.81E-04|1.31E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.21E-02|1.06E-02|3.04E-02|2.90E-03|t i 1.38E-02|1.04E-02|1.17E-03|4.61E-03|100%|
|M10-M4- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.30E-02|1.02E-02|1.76E-03|o 4.22E-03|3.38E-03|7.81E-04|1.30E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.22E-02|1.06E-02|3.07E-02|2.93E-03|1.39E-02|n 1.04E-02|1.17E-03|4.59E-03|100%|
|M10-M5- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.34E-02|8.59E-03|1.33E-03|3.63E-03|C 4.11E-03|8.67E-04|1.62E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.04E-02|1.18E-02|2.48E-02|2.21E-03|1.13E-02|1.21E-02|1.30E-03|5.39E-03|100%|
|M10-M5- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.33E-02|8.63E-03|1.34E-03|3.65E-03|4.10E-03|e n 8.67E-04|1.62E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.05E-02|1.17E-02|2.50E-02|2.23E-03|1.14E-02|1.20E-02|t 1.30E-03|5.38E-03|100%|
|M10-M6- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.35E-02|7.52E-03|1.07E-03|3.22E-03|4.95E-03|e 9.75E-04|1.99E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.03E-02|1.26E-02|2.10E-02|1.79E-03|9.61E-03|1.40E-02|1.46E-03|r 6.28E-03|100%|
|M10-M6- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.35E-02|7.55E-03|1.08E-03|3.24E-03|4.94E-03|9.75E-04|1.98E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.04E-02|1.26E-02|2.11E-02|1.80E-03|9.67E-03|1.40E-02|1.46E-03|6.27E-03|100%|
|M10-M7- PO1(OD)|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|9.44E-02|7.04E-03|8.99E-04|3.07E-03|6.31E-03|1.11E-03|2.60E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.37E-02|1.45E-02|1.83E-02|1.50E-03|8.40E-03|1.64E-02|1.67E-03|7.39E-03|100%|
|M10-M7- PO1(FOX)|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|9.44E-02|7.07E-03|9.05E-04|3.08E-03|6.30E-03|1.11E-03|2.59E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.37E-02|1.44E-02|1.84E-02|1.51E-03|8.44E-03|1.64E-02|1.67E-03|7.38E-03|100%|
|M10-M8-|0.36|0.36|0.405|0.315|2.21E-02|3.28E-01|1.51E-01|9.22E-03|3.60E-03|2.81E-03|1.67E-02|7.63E-03|4.54E-03|100%|


-----

PO1(OD)
0.36 2 0.405 1.955 2.20E-02 1.16E-01 2.87E-02 2.10E-02 3.60E-03 8.70E-03 3.75E-02 7.63E-03 1.49E-02 100%
M10-M8PO1(FOX) 0.36 0.36 0.405 0.315 2.21E-02 3.28E-01 1.51E-01 9.26E-03 3.62E-03 2.82E-03 1.67E-02 7.63E-03 4.54E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.16E-01 2.87E-02 2.11E-02 3.62E-03 8.73E-03 3.75E-02 7.63E-03 1.49E-02 100%
M10-M9PO1(OD) 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.52E-01 6.57E-03 2.65E-03 1.96E-03 4.31E-02 2.32E-02 9.93E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.53E-01 2.22E-02 1.51E-02 2.65E-03 6.22E-03 9.35E-02 2.32E-02 3.52E-02 100%
M10-M9PO1(FOX) 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.52E-01 6.59E-03 2.66E-03 1.96E-03 4.31E-02 2.32E-02 9.92E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.53E-01 2.22E-02 1.51E-02 2.66E-03 6.24E-03 9.35E-02 2.32E-02 3.52E-02 100%
M10-M2-M1 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.47E-02 3.65E-02 1.33E-02 1.16E-02 1.68E-03 6.51E-04 5.14E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.12E-01 3.19E-03 1.01E-01 2.22E-02 3.92E-02 5.44E-03 9.73E-04 2.23E-03 100%
M10-M3-M1 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.11E-02 1.61E-02 3.93E-03 6.08E-03 2.34E-03 7.10E-04 8.13E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.39E-02 6.70E-03 5.26E-02 6.56E-03 2.30E-02 7.92E-03 1.06E-03 3.43E-03 100%
M10-M4-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.25E-02 1.18E-02 2.31E-03 4.76E-03 3.05E-03 7.81E-04 1.13E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.52E-02 9.17E-03 3.71E-02 3.85E-03 1.66E-02 9.77E-03 1.17E-03 4.30E-03 100%
M10-M5-M1 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.31E-02 9.66E-03 1.63E-03 4.01E-03 3.80E-03 8.67E-04 1.47E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.20E-02 1.08E-02 2.89E-02 2.72E-03 1.31E-02 1.16E-02 1.30E-03 5.13E-03 100%
M10-M6-M1 0.09 0.09 0.09 0.09 1.67E-01 1.99E-01 9.33E-02 8.29E-03 1.26E-03 3.51E-03 4.66E-03 9.75E-04 1.84E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.13E-02 1.20E-02 2.38E-02 2.11E-03 1.08E-02 1.36E-02 1.46E-03 6.05E-03 100%
M10-M7-M1 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.42E-02 7.67E-03 1.03E-03 3.32E-03 6.04E-03 1.11E-03 2.46E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.43E-02 1.40E-02 2.03E-02 1.72E-03 9.29E-03 1.60E-02 1.67E-03 7.18E-03 100%
M10-M8-M1 0.36 0.36 0.405 0.315 2.21E-02 3.28E-01 1.51E-01 1.00E-02 4.01E-03 3.02E-03 1.65E-02 7.63E-03 4.43E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.17E-01 2.82E-02 2.30E-02 4.01E-03 9.51E-03 3.72E-02 7.63E-03 1.48E-02 100%
M10-M9-M1 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.51E-01 7.02E-03 2.86E-03 2.08E-03 4.28E-02 2.32E-02 9.82E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.53E-01 2.20E-02 1.62E-02 2.86E-03 6.65E-03 9.32E-02 2.32E-02 3.50E-02 100%
M10-M3-M2 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.47E-02 3.64E-02 1.33E-02 1.16E-02 1.82E-03 7.10E-04 5.55E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 3.14E-03 1.00E-01 2.22E-02 3.91E-02 5.91E-03 1.06E-03 2.42E-03 100%
M10-M4-M2 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.11E-02 1.60E-02 3.93E-03 6.02E-03 2.55E-03 7.81E-04 8.82E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.41E-02 6.59E-03 5.23E-02 6.56E-03 2.29E-02 8.64E-03 1.17E-03 3.74E-03 100%
M10-M5-M2 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.24E-02 1.17E-02 2.31E-03 4.70E-03 3.35E-03 8.67E-04 1.24E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.57E-02 9.05E-03 3.69E-02 3.85E-03 1.65E-02 1.08E-02 1.30E-03 4.73E-03 100%
M10-M6-M2 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.29E-02 9.61E-03 1.63E-03 3.99E-03 4.25E-03 9.75E-04 1.64E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.31E-02 1.08E-02 2.87E-02 2.72E-03 1.30E-02 1.29E-02 1.46E-03 5.71E-03 100%
M10-M7-M2 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.40E-02 8.68E-03 1.26E-03 3.71E-03 5.64E-03 1.11E-03 2.26E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.54E-02 1.32E-02 2.37E-02 2.11E-03 1.08E-02 1.54E-02 1.67E-03 6.87E-03 100%
M10-M8-M2 0.36 0.36 0.405 0.315 2.21E-02 3.28E-01 1.50E-01 1.13E-02 4.67E-03 3.34E-03 1.62E-02 7.63E-03 4.27E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.18E-01 2.74E-02 2.63E-02 4.67E-03 1.08E-02 3.69E-02 7.63E-03 1.46E-02 100%
M10-M9-M2 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.51E-01 7.68E-03 3.19E-03 2.25E-03 4.25E-02 2.32E-02 9.66E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.54E-01 2.17E-02 1.78E-02 3.19E-03 7.29E-03 9.27E-02 2.32E-02 3.48E-02 100%
M10-M4-M3 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.46E-02 3.63E-02 1.33E-02 1.15E-02 1.99E-03 7.81E-04 6.05E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 3.08E-03 1.00E-01 2.22E-02 3.89E-02 6.47E-03 1.17E-03 2.65E-03 100%
M10-M5-M3 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.10E-02 1.59E-02 3.93E-03 5.97E-03 2.80E-03 8.67E-04 9.68E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 7.46E-02 6.50E-03 5.21E-02 6.56E-03 2.27E-02 9.53E-03 1.30E-03 4.11E-03 100%
M10-M6-M3 0.09 0.09 0.09 0.09 1.67E-01 2.00E-01 9.23E-02 1.17E-02 2.31E-03 4.69E-03 3.75E-03 9.75E-04 1.39E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.68E-02 9.10E-03 3.66E-02 3.85E-03 1.64E-02 1.20E-02 1.46E-03 5.26E-03 100%
M10-M7-M3 0.09 0.09 0.09 0.09 1.67E-01 2.02E-01 9.36E-02 1.01E-02 1.63E-03 4.24E-03 5.16E-03 1.11E-03 2.02E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 6.73E-02 1.20E-02 2.86E-02 2.72E-03 1.30E-02 1.47E-02 1.67E-03 6.51E-03 100%
M10-M8-M3 0.36 0.36 0.405 0.315 2.21E-02 3.29E-01 1.50E-01 1.31E-02 5.59E-03 3.76E-03 1.58E-02 7.63E-03 4.10E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.20E-01 2.63E-02 3.07E-02 5.59E-03 1.26E-02 3.65E-02 7.63E-03 1.44E-02 100%
M10-M9-M3 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.51E-01 8.50E-03 3.59E-03 2.46E-03 4.22E-02 2.32E-02 9.48E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.54E-01 2.12E-02 1.98E-02 3.59E-03 8.08E-03 9.22E-02 2.32E-02 3.45E-02 100%
M10-M5-M4 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.46E-02 3.62E-02 1.33E-02 1.15E-02 2.20E-03 8.67E-04 6.67E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.13E-01 3.04E-03 9.98E-02 2.22E-02 3.88E-02 7.14E-03 1.30E-03 2.92E-03 100%
M10-M6-M4 0.09 0.09 0.09 0.09 1.67E-01 2.01E-01 9.09E-02 1.59E-02 3.93E-03 5.98E-03 3.16E-03 9.75E-04 1.09E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.56E-02 6.57E-03 5.18E-02 6.56E-03 2.26E-02 1.06E-02 1.46E-03 4.59E-03 100%
M10-M7-M4 0.09 0.09 0.09 0.09 1.67E-01 2.03E-01 9.29E-02 1.23E-02 2.31E-03 5.01E-03 4.59E-03 1.11E-03 1.74E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.10E-02 1.02E-02 3.67E-02 3.85E-03 1.64E-02 1.37E-02 1.67E-03 6.03E-03 100%
M10-M8-M4 0.36 0.36 0.405 0.315 2.21E-02 3.29E-01 1.49E-01 1.57E-02 6.96E-03 4.36E-03 1.55E-02 7.63E-03 3.92E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.23E-01 2.48E-02 3.71E-02 6.96E-03 1.51E-02 3.61E-02 7.63E-03 1.42E-02 100%
M10-M9-M4 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.51E-01 9.52E-03 4.11E-03 2.71E-03 4.18E-02 2.32E-02 9.27E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.55E-01 2.06E-02 2.22E-02 4.11E-03 9.07E-03 9.16E-02 2.32E-02 3.42E-02 100%
M10-M6-M5 0.09 0.09 0.09 0.09 1.67E-01 2.08E-01 8.45E-02 3.63E-02 1.33E-02 1.15E-02 2.48E-03 9.75E-04 7.53E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.14E-01 3.14E-03 9.95E-02 2.22E-02 3.86E-02 7.99E-03 1.46E-03 3.27E-03 100%
M10-M7-M5 0.09 0.09 0.09 0.09 1.67E-01 2.04E-01 9.15E-02 1.68E-02 3.93E-03 6.43E-03 3.89E-03 1.11E-03 1.39E-03 100%
0.09 1.5 0.141 1.449 8.46E-02 7.97E-02 7.65E-03 5.22E-02 6.56E-03 2.28E-02 1.23E-02 1.67E-03 5.30E-03 100%
M10-M8-M5 0.36 0.36 0.405 0.315 2.21E-02 3.30E-01 1.48E-01 1.98E-02 9.23E-03 5.29E-03 1.51E-02 7.63E-03 3.73E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.28E-01 2.28E-02 4.70E-02 9.23E-03 1.89E-02 3.56E-02 7.63E-03 1.40E-02 100%
M10-M9-M5 0.36 0.36 0.405 0.315 2.21E-02 3.53E-01 1.51E-01 1.09E-02 4.81E-03 3.02E-03 4.13E-02 2.32E-02 9.03E-03 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 609 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
|PO1(OD)|||||||||||||||
||0.36|2|0.405|1.955|2.20E-02|1.16E-01|2.87E-02|2.10E-02|3.60E-03|8.70E-03|3.75E-02|7.63E-03|1.49E-02|100%|
|M10-M8- PO1(FOX)|0.36|0.36|0.405|0.315|2.21E-02|3.28E-01|1.51E-01|9.26E-03|3.62E-03|2.82E-03|1.67E-02|7.63E-03|4.54E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.16E-01|2.87E-02|2.11E-02|3.62E-03|8.73E-03|3.75E-02|7.63E-03|1.49E-02|100%|
|M10-M9- PO1(OD)|0.36|0.36|0.405|0.315|2.21E-02|3.53E-01|1.52E-01|6.57E-03|2.65E-03|1.96E-03|4.31E-02|2.32E-02|9.93E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.53E-01|2.22E-02|1.51E-02|2.65E-03|6.22E-03|9.35E-02|2.32E-02|3.52E-02|100%|
|M10-M9- PO1(FOX)|0.36|0.36|0.405|0.315|2.21E-02|3.53E-01|1.52E-01|6.59E-03|2.66E-03|1.96E-03|4.31E-02|2.32E-02|9.92E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.53E-01|2.22E-02|1.51E-02|2.66E-03|6.24E-03|9.35E-02|2.32E-02|3.52E-02|100%|
|M10-M2-M1|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.47E-02|3.65E-02|1.33E-02|1.16E-02|1.68E-03|6.51E-04|5.14E-04|100%|
|S|0.09|1.5|0.141|1.449|8.46E-02|1.12E-01|3.19E-03|1.01E-01|2.22E-02|3.92E-02|5.44E-03|9.73E-04|2.23E-03|100%|
|M10-M3-M1|0.09|0.09|T 0.09|0.09|1.67E-01|2.01E-01|9.11E-02|1.61E-02|3.93E-03|6.08E-03|2.34E-03|7.10E-04|8.13E-04|100%|
|h|0.09|1.5|0.141|S 1.449|8.46E-02|7.39E-02|6.70E-03|5.26E-02|6.56E-03|2.30E-02|7.92E-03|1.06E-03|3.43E-03|100%|
|a M10-M4-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.25E-02|1.18E-02|2.31E-03|4.76E-03|3.05E-03|7.81E-04|1.13E-03|100%|
||n 0.09|1.5|0.141|M 1.449|8.46E-02|6.52E-02|9.17E-03|3.71E-02|3.85E-03|1.66E-02|9.77E-03|1.17E-03|4.30E-03|100%|
|M10-M5-M1|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.31E-02|9.66E-03|1.63E-03|4.01E-03|3.80E-03|8.67E-04|1.47E-03|100%|
||g 0.09|1.5|0.141|1.449|C 8.46E-02|6.20E-02|1.08E-02|2.89E-02|2.72E-03|1.31E-02|1.16E-02|1.30E-03|5.13E-03|100%|
|M10-M6-M1|h 0.09|0.09|0.09|0.09|1.67E-01|1.99E-01|9.33E-02|8.29E-03|1.26E-03|3.51E-03|4.66E-03|9.75E-04|1.84E-03|100%|
||0.09|1.5|0.141|1.449|C 8.46E-02|6.13E-02|1.20E-02|2.38E-02|2.11E-03|1.08E-02|1.36E-02|1.46E-03|6.05E-03|100%|
|M10-M7-M1|0.09|a 0.09|0.09|0.09|1.67E-01|2.02E-01|9.42E-02|7.67E-03|1.03E-03|3.32E-03|6.04E-03|1.11E-03|2.46E-03|100%|
||0.09|i 1.5|0.141|1.449|8.46E-02|o 6.43E-02|1.40E-02|2.03E-02|1.72E-03|9.29E-03|1.60E-02|1.67E-03|7.18E-03|100%|
|M10-M8-M1|0.36|0.36|I 0.405|0.315|2.21E-02|n 3.28E-01|1.51E-01|1.00E-02|4.01E-03|3.02E-03|1.65E-02|7.63E-03|4.43E-03|100%|
||0.36|2|C 0.405|1.955|2.20E-02|1.17E-01|2.82E-02|2.30E-02|4.01E-03|9.51E-03|3.72E-02|7.63E-03|1.48E-02|100%|
|M10-M9-M1|0.36|0.36|0.405|0.315|2.21E-02|3.53E-01|f i 1.51E-01|7.02E-03|2.86E-03|2.08E-03|4.28E-02|2.32E-02|9.82E-03|100%|
||0.36|2|0.405|T 1.955|2.20E-02|1.53E-01|d 2.20E-02|1.62E-02|2.86E-03|6.65E-03|9.32E-02|2.32E-02|3.50E-02|100%|
|M10-M3-M2|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.47E-02|3.64E-02|1.33E-02|1.16E-02|1.82E-03|7.10E-04|5.55E-04|100%|
||0.09|1.5|0.141|e 1.449|8.46E-02|1.13E-01|3.14E-03|e 1.00E-01|2.22E-02|3.91E-02|5.91E-03|1.06E-03|2.42E-03|100%|
|M10-M4-M2|0.09|0.09|0.09|0.09|c 1.67E-01|1 2.01E-01|9.11E-02|n 1.60E-02|3.93E-03|6.02E-03|2.55E-03|7.81E-04|8.82E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|2 7.41E-02|6.59E-03|t 5.23E-02|6.56E-03|2.29E-02|8.64E-03|1.17E-03|3.74E-03|100%|
|M10-M5-M2|0.09|0.09|0.09|0.09|h 1.67E-01|2.00E-01|8 9.24E-02|i 1.17E-02|2.31E-03|4.70E-03|3.35E-03|8.67E-04|1.24E-03|100%|
||0.09|1.5|0.141|1.449|. 8.46E-02|6.57E-02|9.05E-03|3.69E-02|a 3.85E-03|1.65E-02|1.08E-02|1.30E-03|4.73E-03|100%|
|M10-M6-M2|0.09|0.09|0.09|1 0.09|1.67E-01|2.00E-01|5 9.29E-02|9.61E-03|l 1.63E-03|3.99E-03|4.25E-03|9.75E-04|1.64E-03|100%|
||0.09|1.5|0.141|1.449|0 8.46E-02|& 6.31E-02|1.08E-02|7 2.87E-02|I 2.72E-03|1.30E-02|1.29E-02|1.46E-03|5.71E-03|100%|
|M10-M7-M2|0.09|0.09|0.09|0.09|/ 1.67E-01|I 2.02E-01|9.40E-02|2 8.68E-03|1.26E-03|n 3.71E-03|5.64E-03|1.11E-03|2.26E-03|100%|
||0.09|1.5|0.141|1.449|0 8.46E-02|6.54E-02|n 1.32E-02|3 2.37E-02|2.11E-03|1.08E-02|1.54E-02|1.67E-03|6.87E-03|100%|
|M10-M8-M2|0.36|0.36|0.405|0.315|2.21E-02|3.28E-01|d 1.50E-01|1.13E-02|4.67E-03|f 3.34E-03|1.62E-02|7.63E-03|4.27E-03|100%|
||0.36|2|0.405|1.955|9 2.20E-02|1.18E-01|. 2.74E-02|2.63E-02|4.67E-03|o 1.08E-02|3.69E-02|7.63E-03|1.46E-02|100%|
|M10-M9-M2|0.36|0.36|0.405|0.315|2.21E-02|/ 3.53E-01|1.51E-01|7.68E-03|3.19E-03|2.25E-03|r 4.25E-02|2.32E-02|9.66E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|2 1.54E-01|2.17E-02|P 1.78E-02|3.19E-03|7.29E-03|m 9.27E-02|2.32E-02|3.48E-02|100%|
|M10-M4-M3|0.09|0.09|0.09|0.09|1.67E-01|0 2.08E-01|8.46E-02|r 3.63E-02|1.33E-02|1.15E-02|1.99E-03|7.81E-04|6.05E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.13E-01|1 3.08E-03|1.00E-01|2.22E-02|3.89E-02|a 6.47E-03|1.17E-03|2.65E-03|100%|
|M10-M5-M3|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.10E-02|1.59E-02|o 3.93E-03|5.97E-03|2.80E-03|t 8.67E-04|9.68E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.46E-02|2 6.50E-03|5.21E-02|m 6.56E-03|2.27E-02|9.53E-03|i 1.30E-03|4.11E-03|100%|
|M10-M6-M3|0.09|0.09|0.09|0.09|1.67E-01|2.00E-01|9.23E-02|1.17E-02|2.31E-03|4.69E-03|3.75E-03|o 9.75E-04|1.39E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.68E-02|9.10E-03|3.66E-02|o 3.85E-03|1.64E-02|1.20E-02|n 1.46E-03|5.26E-03|100%|
|M10-M7-M3|0.09|0.09|0.09|0.09|1.67E-01|2.02E-01|9.36E-02|1.01E-02|1.63E-03|t 4.24E-03|5.16E-03|1.11E-03|2.02E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|6.73E-02|1.20E-02|2.86E-02|2.72E-03|i 1.30E-02|1.47E-02|1.67E-03|6.51E-03|100%|
|M10-M8-M3|0.36|0.36|0.405|0.315|2.21E-02|3.29E-01|1.50E-01|1.31E-02|5.59E-03|o 3.76E-03|1.58E-02|7.63E-03|4.10E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.20E-01|2.63E-02|3.07E-02|5.59E-03|1.26E-02|3.65E-02|7.63E-03|1.44E-02|100%|
|M10-M9-M3|0.36|0.36|0.405|0.315|2.21E-02|3.53E-01|1.51E-01|8.50E-03|3.59E-03|2.46E-03|n 4.22E-02|2.32E-02|9.48E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.54E-01|2.12E-02|1.98E-02|3.59E-03|8.08E-03|9.22E-02|2.32E-02|3.45E-02|100%|
|M10-M5-M4|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.46E-02|3.62E-02|1.33E-02|1.15E-02|C 2.20E-03|8.67E-04|6.67E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.13E-01|3.04E-03|9.98E-02|2.22E-02|3.88E-02|7.14E-03|e 1.30E-03|2.92E-03|100%|
|M10-M6-M4|0.09|0.09|0.09|0.09|1.67E-01|2.01E-01|9.09E-02|1.59E-02|3.93E-03|5.98E-03|3.16E-03|9.75E-04|1.09E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.56E-02|6.57E-03|5.18E-02|6.56E-03|2.26E-02|1.06E-02|n 1.46E-03|4.59E-03|100%|
|M10-M7-M4|0.09|0.09|0.09|0.09|1.67E-01|2.03E-01|9.29E-02|1.23E-02|2.31E-03|5.01E-03|4.59E-03|t 1.11E-03|1.74E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.10E-02|1.02E-02|3.67E-02|3.85E-03|1.64E-02|1.37E-02|e 1.67E-03|6.03E-03|100%|
|M10-M8-M4|0.36|0.36|0.405|0.315|2.21E-02|3.29E-01|1.49E-01|1.57E-02|6.96E-03|4.36E-03|1.55E-02|7.63E-03|r 3.92E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.23E-01|2.48E-02|3.71E-02|6.96E-03|1.51E-02|3.61E-02|7.63E-03|1.42E-02|100%|
|M10-M9-M4|0.36|0.36|0.405|0.315|2.21E-02|3.53E-01|1.51E-01|9.52E-03|4.11E-03|2.71E-03|4.18E-02|2.32E-02|9.27E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.55E-01|2.06E-02|2.22E-02|4.11E-03|9.07E-03|9.16E-02|2.32E-02|3.42E-02|100%|
|M10-M6-M5|0.09|0.09|0.09|0.09|1.67E-01|2.08E-01|8.45E-02|3.63E-02|1.33E-02|1.15E-02|2.48E-03|9.75E-04|7.53E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.14E-01|3.14E-03|9.95E-02|2.22E-02|3.86E-02|7.99E-03|1.46E-03|3.27E-03|100%|
|M10-M7-M5|0.09|0.09|0.09|0.09|1.67E-01|2.04E-01|9.15E-02|1.68E-02|3.93E-03|6.43E-03|3.89E-03|1.11E-03|1.39E-03|100%|
||0.09|1.5|0.141|1.449|8.46E-02|7.97E-02|7.65E-03|5.22E-02|6.56E-03|2.28E-02|1.23E-02|1.67E-03|5.30E-03|100%|
|M10-M8-M5|0.36|0.36|0.405|0.315|2.21E-02|3.30E-01|1.48E-01|1.98E-02|9.23E-03|5.29E-03|1.51E-02|7.63E-03|3.73E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.28E-01|2.28E-02|4.70E-02|9.23E-03|1.89E-02|3.56E-02|7.63E-03|1.40E-02|100%|
|M10-M9-M5|0.36|0.36|0.405|0.315|2.21E-02|3.53E-01|1.51E-01|1.09E-02|4.81E-03|3.02E-03|4.13E-02|2.32E-02|9.03E-03|100%|


-----

0.36 2 0.405 1.955 2.20E-02 1.56E-01 1.99E-02 2.55E-02 4.81E-03 1.04E-02 9.09E-02 2.32E-02 3.39E-02 100%
M10-M7-M6 0.09 0.09 0.09 0.09 1.67E-01 2.11E-01 8.50E-02 3.77E-02 1.33E-02 1.22E-02 3.05E-03 1.11E-03 9.67E-04 100%
0.09 1.5 0.141 1.449 8.46E-02 1.18E-01 3.93E-03 1.01E-01 2.22E-02 3.93E-02 9.33E-03 1.67E-03 3.83E-03 100%
M10-M8-M6 0.36 0.36 0.405 0.315 2.21E-02 3.33E-01 1.45E-01 2.78E-02 1.37E-02 7.06E-03 1.47E-02 7.63E-03 3.55E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.39E-01 1.98E-02 6.45E-02 1.37E-02 2.54E-02 3.49E-02 7.63E-03 1.36E-02 100%
M10-M9-M6 0.36 0.36 0.405 0.315 2.21E-02 3.54E-01 1.50E-01 1.27E-02 5.79E-03 3.44E-03 4.07E-02 2.32E-02 8.76E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.58E-01 1.88E-02 3.00E-02 5.79E-03 1.21E-02 9.02E-02 2.32E-02 3.35E-02 100%
M10-M8-M7 0.36 0.36 0.405 0.315 2.21E-02 3.43E-01 1.39E-01 5.03E-02 2.66E-02 1.19E-02 1.44E-02 7.63E-03 3.38E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.68E-01 1.52E-02 1.04E-01 2.66E-02 3.88E-02 3.35E-02 7.63E-03 1.29E-02 100%
M10-M9-M7 0.36 0.36 0.405 0.315 2.21E-02 3.54E-01 1.49E-01 1.53E-02 7.28E-03 4.01E-03 4.01E-02 2.32E-02 8.45E-03 100%
0.36 2 0.405 1.955 2.20E-02 1.61E-01 1.74E-02 3.65E-02 7.28E-03 1.46E-02 8.93E-02 2.32E-02 3.30E-02 100%
M10-M9-M8 0.36 0.36 0.405 0.315 2.21E-02 3.67E-01 1.40E-01 4.84E-02 2.66E-02 1.09E-02 3.85E-02 2.32E-02 7.66E-03 100%
0.36 2 0.405 1.955 2.20E-02 2.01E-01 8.81E-03 9.95E-02 2.66E-02 3.65E-02 8.41E-02 2.32E-02 3.04E-02 100%

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 610 of 705
whole or in part without prior written permission of TSMC.

|tsm|mc|Col3|Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|Structure|(as drawn)||(after process bias)||||||||||||
||width|space|width|space|Rs|Ctotal|Cc|Cbottom|Cab|Cfb|Ctop|Cat|Cft|Csum/ Ctotal|
||(um)|(um)|(um)|(um)|(Ohm/□)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)|(fF/um)||
||0.36|2|0.405|1.955|2.20E-02|1.56E-01|1.99E-02|2.55E-02|4.81E-03|1.04E-02|9.09E-02|2.32E-02|3.39E-02|100%|
|M10-M7-M6|0.09|0.09|0.09|0.09|1.67E-01|2.11E-01|8.50E-02|3.77E-02|1.33E-02|1.22E-02|3.05E-03|1.11E-03|9.67E-04|100%|
||0.09|1.5|0.141|1.449|8.46E-02|1.18E-01|3.93E-03|1.01E-01|2.22E-02|3.93E-02|9.33E-03|1.67E-03|3.83E-03|100%|
|M10-M8-M6|0.36|0.36|0.405|0.315|2.21E-02|3.33E-01|1.45E-01|2.78E-02|1.37E-02|7.06E-03|1.47E-02|7.63E-03|3.55E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.39E-01|1.98E-02|6.45E-02|1.37E-02|2.54E-02|3.49E-02|7.63E-03|1.36E-02|100%|
|M10-M9-M6|0.36|0.36|0.405|0.315|2.21E-02|3.54E-01|1.50E-01|1.27E-02|5.79E-03|3.44E-03|4.07E-02|2.32E-02|8.76E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.58E-01|1.88E-02|3.00E-02|5.79E-03|1.21E-02|9.02E-02|2.32E-02|3.35E-02|100%|
|M10-M8-M7|0.36|0.36|0.405|0.315|2.21E-02|3.43E-01|1.39E-01|5.03E-02|2.66E-02|1.19E-02|1.44E-02|7.63E-03|3.38E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.68E-01|1.52E-02|1.04E-01|2.66E-02|3.88E-02|3.35E-02|7.63E-03|1.29E-02|100%|
|M10-M9-M7|0.36|0.36|0.405|0.315|2.21E-02|3.54E-01|1.49E-01|1.53E-02|7.28E-03|4.01E-03|4.01E-02|2.32E-02|8.45E-03|100%|
||0.36|2|0.405|1.955|2.20E-02|1.61E-01|1.74E-02|3.65E-02|7.28E-03|1.46E-02|8.93E-02|2.32E-02|3.30E-02|100%|
|M10-M9-M8|0.36|0.36|0.405|0.315|2.21E-02|3.67E-01|1.40E-01|4.84E-02|2.66E-02|1.09E-02|3.85E-02|2.32E-02|7.66E-03|100%|
|S|0.36|2|0.405|1.955|2.20E-02|2.01E-01|8.81E-03|9.95E-02|2.66E-02|3.65E-02|8.41E-02|2.32E-02|3.04E-02|100%|


-----

###### 12.15 MIM Capacitor Model Please refer to T-N65-CM-SP-007.

 12.15.1 Model Usage Guide Two types of metal-insulator-metal (MIM) capacitor, with and without underlying metal, are modeled based on the two-port S-parameter measurement and Y-parameter fitting. Capacitance density of 1.0fF/µm[2], 1.5fF/µm[2 ]
 and 2.0fF/µm[2] are supported for both MIM types, which can be fabricated with processes 1PM4 to 1PM9. We use mimflag to select capacitance density, whose selection are minflag=1 for 1.0fF/µm[2], minflag=2 for 1.5fF/µm[2], and minflag=3 for 2.0fF/µm[2]. Moreover, process for MiM capacitor with UTM direct contact (UDC) is allowed to use the metal scheme from M4 to M8. Measurement data come from seven MIM capacitor testers of areas (width (WT) x length (LT)), 4x4, 10x10, 20x20, 30x30, 4x100, 30x100, and 100x100, all in µm[2]. In addition, there are another seven MiM capacitors with UTM direct contact (UDC) of areas 4x4, 10x10, 20x20, 30x30, 4x25, 4x100, and 100x100 (all in µm[2]) are characterized. The convention in area specification is to have the length larger than or equal to width. Scalable models are generated for capacitors of areas with both the width and length in the range from 4µm to 100µm.  EXAMPLE To use a MIM capacitor of area 10x10 µm[2 ]and density 2.0fF/µm[2] with underneath metal (node “um”): X1_mimcap1 top bottom um mimcap_um_sin_rf lt=10u wt=10u mimflag=3 To use a MIM capacitor of area 10x10 µm[2 ]and density 2.0fF/µm[2] without underneath metal: X2_mimcap2 top bottom mimcap_woum_sin_rf lt=10u wt=10u mimflag=3


###### 12.15.2 Test Structure and Measurement Procedures
 The layout in Fig. 12.15.1 (a) and the cross-section view in Fig. 12.15.1 (b) show the structure of a MIM capacitor, using top metal layer M8 and underlying metals M5 and M6, which are normally tied to the ground node. The same MIM capacitor less the underlying metals are shown in Fig. 12.15.2. To characterize the MIM capacitors, two-port S-parameter measurements have been performed with a frequency of from 200 MHz to 30.0 GHz. Open and short test structure measurements are used as RF de-embedding for each MIM.


###### M6/M5 underground


###### M7M8M7M8

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|
|---|---|---|---|---|---|---|---|

|23 as|nform 3 RF de-embedding for|
|---|---|
||m MMMM7878|
|||


###### To CTM To CBM

 W

 M6/M5 underground


###### CTM

 CBM
 M6M7M6M7 M6M7M6M7

|o|Col2|Col3|
|---|---|---|


###### M5M6M5M6

 M4M5M4M5


###### M5M6M5M6 M5M6M5M6 M5M6M5M6

 M4M5M4M5 M4M5M4M5


###### L

 W


###### (a) Layout (b) Cross-section

 Fig. 12.15.1: (a) Layout and (b) Cross-section of a MIM capacitor with M5 and M4 as the underlying metal.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 611 of 705
whole or in part without prior written permission of TSMC.


-----

###### (a) Layout (b) Cross-section

 Fig. 12.15.2: (a) Layout and (b) Cross-section of a MIM capacitor without underlying metal.


###### M8 M8


###### 12.15.3 Equivalent Circuit Model
 The equivalent circuit model for the MIM capacitor with underlying metal is shown in Fig. 12.15.3. Circuit elements are described in the following: � Cmim models the main element of the capacitor due to the inter-metal dielectric material � Rtop and Ltop are the parasitic resistance and inductance of the top plate (port 1) � Rbot and Lbot are the parasitic resistance and inductance of the bottom plate (port 2) � Cox represents the capacitance between the bottom-plate to the underlying metal


###### Rtop Cmin Rbot
 Top Bottom
 Ltop Lbot

 Cox

|857 d.  n|572 d. R|
|---|---|
|.||
|||


###### Fig. 12.15.3: Equivalent circuit of the MIM capacitor with underlying metal. The equivalent circuit model for the MIM capacitor without the underlying metal is shown in Fig. 12.15.4. Circuit elements are same as those in Fig. 12.15.3, with two additional elements: � Rsub and Csub are parasitic resistance and capacitance from the substrate

Rtop Cm im Rbot

Top BottomBottom

Ltop Lbot

Cox


Rsub Csub


###### Fig. 12.15.4: Equivalent circuit of the MIM capacitor without underlying metal.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 612 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.15.4 Model Details 12.15.4.1 Scaling Rule
 The scaling equations for the equivalent circuit elements just described, which are empirically determined, are shown for the MIMCAP and UDC MIMCAP in Table 12.15.1, and Table 12.15.2, respectively. The scaling equations for the equivalent circuit elements just described, which are empirically determined, are shown for the MIMCAP in Table 12.15.1.  Table 12.15.1 Scaling equations for the equivalent circuit elements of MIMCAP with and without underlying metal.
Ltop (H) ltop_para

|L (H) top|ltop_para|
|---|---|
|S R (Ω) top|rtop_para·(0.003·(temper-25)+1)|
|h C (F) mim|T cmim_para·(1+v(n2,n3)·vcc1+(abs(v(n2,n3))2)·vcc2)·cmim_corner|
|a R (Ω) bot|S rbot_para·(0.003·(temper-25)+1)|
|n L (H) bot|M lbot_para|
|C (F) ox|g C cox_para·((1/(4.35717+(1.42106)·(lay-2)))/0.0872414)|
|C (F) sub|h C a csub_para|
|R (Ω) sub|i o rsub_para|
|I n where,||
|mis|C f ((mismatchflag-1)·(mismatchflag-2)·(mismatchflag-3)/(0-1)/(0-2)/(0-3)·(0)+(mismatchflag-0) i T d ·(mismatchflag-2)·(mismatchflag-3)/(1-0)/(1-2)/(1-3)·(0.007083)+(mismatchflag-0)·(mismatchflag- 1)·(mismatchflag-3)/(2-0)/(2-1)/(2-3)·(0.006203)+(mismatchflag-0)·(mismatchflag-1)*(mismatchflag- e e 2)/(3-0)/(3-1)/(3-2)*(0.006082))|
|geo_fac|1 c n 1/sqrt((lt·scale)·(wt·scale)·1e12)|
|factmis|2 h t mis·geo_fac|
|ltop_para|8 i . a 5 ((0.24·((wt·scale)·1e6)·(log(((wt·scale)·1e6)/((lt·scale)·1e6+0.08))+1.19+0.022·((lt·scale)·1e6+0.08)/((wt· 1 l scale)·1e6))/1+1.5)/3+3.6)·1e-12|
|lbot_cbm|& 7 0 I ((0.24·((wt·scale)·1e6+3.52)·(log(((wt·scale)·1e6+3.52)/(((lt·scale)·1e6+3.52)+0.2))+1.19+0.022 / I 2 n ·(((lt·scale)·1e6+3.52)+0.2)/((wt·scale)·1e6+3.52))/1+1.5)/3+3.6)·1e-12|
|lbot_lead|n 0 3 f d ((0.606+0.24·(((lt·scale)·1e6+3.52)/2)·(log((((lt·scale)·1e6+3.52)/2)/(1+0.9))+1.19+0.022 9 o ·(1+0.9)/(((lt·scale)·1e6+3.52)/2))/1+1.5)/2+3.6)·1e-12|
|lbot_para|/ . r (lbot_cbm+lbot_lead)|
|via_v|2 P m 0 int(((lt·scale)·1e6/2-1.196)/(0.91)+1)|
|res_v|r 1 a (via_v-1)·(2·via_v-1)/(6·via_v)·0.007902299+23.975/via_v|
|via_h|o 2 t int(((wt·scale)·1e6-3.24)/(2.69)+1)|
|rtop_para|m i o (0.067902542+(via_h-1)·(2·via_h-1)/(6·via_h)·0.010063559+res_v/2/via_h+0.25)|
|r1|o n ((lt·scale)·1e6+0.2)/2/((wt·scale)·1e6+0.2)·0.3/3|
|r3|t ((wt·scale)·1e6+0.2)/2/((lt·scale)·1e6+0.2)·0.3/3|
|rcbm|i o (1/(2/r1+2/r3))|
|via_left|n int(((((wt·scale)·1e6+3.52)-0.83+(((lt·scale)·1e6+3.52)/2-2.85))-0.76)/(0.91)+1)|
|res_left|0.003012048+(via_left-1)·(2·via_left-1)/(6·via_left)·0.008283133+0.615/via_left|
|via_vert|C int(((((lt·scale)·1e6+3.52)/2-2.85)-0.76)/(0.91)+1)|
|res_vert|e 0.003012048+(via_vert-1)·(2·via_vert-1)/(6·via_vert)·0.008283133+0.615/via_vert|
|res_cbm|n 1/(1/res_left+1/res_vert)|
|res_lead|t (2/1.66+((lt·scale)·1e6+3.52)/2/1.66)·0.025|
|res_upper|e res_cbm+res_lead|
|rbot_para|r (res_upper/2+rcbm+0.25)|
|mim_a|((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(-0.029u)+(mimflag-1)·(mimflag-3)/(2-1)/(2-3) ·(-0.049u)+(mimflag-1)·(mimflag-2)/(3-1)/(3-2)·(-0.037u))|
|mim_b|((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(1.03)+(mimflag-1)·(mimflag-3)/(2-1)/(2-3) ·(1.485)+(mimflag-1)·(mimflag-2)/(3-1)/(3-2)·(2.014))|
|mim_c|((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(0.207)+(mimflag-1)·(mimflag-3)/(2-1)/(2-3) ·(0.21)+(mimflag-1)·(mimflag-2)/(3-1)/(3-2)·(0.218))|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 613 of 705
whole or in part without prior written permission of TSMC.


-----

(1/(2/(((lt·scale)·1e6+3.52)/2/((wt·scale)·1e6+3.52)·1100/3)+2/(((wt·scale)·1e6+3.52)/2/((lt·scale)·1e6+3.52
rsub_para
)·1100/3)))·(-0.0000114365·(temper-25)·(temper-25)+0.0045985091·(temper-25)+1)
csub_para (312/rsub_para)·1e-15 For MIMcap without underlying metal
###### Table 12.15.2 Scaling equations for the equivalent circuit elements of MIMCAP with and without underlying metal.

Ltop (H) ltop_para

Rtop (Ω) rtop_para·(0.003·(temper-25)+1)

Cmim (F) cmim_para·(1+v(n2,n3)·vcc1+(abs(v(n2,n3))[2])·vcc2)·cmim_corner

Rbot (Ω) rbot_para·(0.003·(temper-25)+1)

Lbot (H) lbot_para

Cox (F) cox_para·((1/(4.35717+(1.42106)·(lay-2)))/0.0872414)

Csub (F) csub_para

Rsub (Ω) rsub_para

where,
mis ((mismatchflag-1)·(mismatchflag-2)·(mismatchflag-3)/(0-1)/(0-2)/(0-3)·(0)+(mismatchflag0)·(mismatchflag-2)·(mismatchflag-3)/(1-0)/(1-2)/(1-3)·(0.007083)+(mismatchflag-0)·(mismatchflag1)·(mismatchflag-3)/(2-0)/(2-1)/(2-3)·(0.006203)+(mismatchflag-0)·(mismatchflag-1)*(mismatchflag2)/(3-0)/(3-1)/(3-2)*(0.006082))
geo_fac 1/sqrt((lt·scale)·(wt·scale)·1e12)
factmis mis·geo_fac
ltop_para ((0.24·((wt·scale)·1e6)·(log(((wt·scale)·1e6)/((lt·scale)·1e6+0.08))+1.19+0.022·((lt·scale)·1e6+0.08)/((wt·
scale)·1e6))/1+1.5)/3+3.6)·1e-12

lbot_cbm ((0.24·((wt·scale)·1e6+7.84)·(log(((wt·scale)·1e6+7.84)/(((lt·scale)·1e6+7.84)+0.2))+1.19+0.022·(((lt·scal
e)·1e6+7.84)+0.2)/((wt·scale)·1e6+7.84))/1)/3)·1e-12

lbot_lead ((0.606+0.24·(((lt·scale)·1e6+7.84)/2)·(log((((lt·scale)·1e6+7.84)/2)/(2+3.4))+1.19+0.022·(2+3.4)/(((lt·sca
le)·1e6+7.84)/2))/1)/2)·1e-12

lbot (lbot_cbm+lbot_lead)·1e12
lbot_para 9.05445538528849·lbot[0.590075891297729]·1e-12-(1.18350020828306·((lt·scale)/(wt·scale))-1)·1e-12
via_v int(((lt·scale)·1e6/2-0.7)/(0.9)+1)
res_v (via_v-1)·(2·via_v-1)/(6·via_v)·0.0009712230216+23.975/via_v
via_h int(((wt·scale)·1e6-3.075)/(5.385)+1)
rtop (0.0170868644+(via_h-1)·(2·via_h-1)/(6·via_h)·0.0055190678+res_v/2/via_h)
rtop_para 1.06872158·rtop[0.697186362 ]

r1 ((lt·scale)·1e6+3.72)/2/((wt·scale)·1e6+3.72)·0.26/3
r3 ((wt·scale)·1e6+3.72)/2/((lt·scale)·1e6+3.72)·0.26/3
rcbm (1/(2/r1+2/r3))
via_left int(((((wt·scale)·1e6+7.84)-1.03+(((lt·scale)·1e6+7.84)/2-4.21))-1.16)/(0.9)+1)
res_left 0.0009708737864/2+(via_left-1)·(2·via_left-1)/(6·via_left)·0.0013106796+0.615/via_left
via_vert int(((((lt·scale)·1e6+7.84)/2-4.21)-1.16)/(0.9)+1)
res_vert 0.0009708737864/2+(via_vert-1)·(2·via_vert-1)/(6·via_vert)·0.0013106796+0.615/via_vert
res_cbm 1/(1/res_left+1/res_vert)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 614 of 705
whole or in part without prior written permission of TSMC.

|tsmc|c Confidential – Do Not Copy Document No. : T-N65-CL-DR-0 Version  : 2.1|
|---|---|
|mim_d|((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(0.193)+(mimflag-1)·(mimflag-3)/(2-1)/(2-3) ·(0.193)+(mimflag-1)·(mimflag-2)/(3-1)/(3-2)·(0.193))|
|tcc1|((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(-5.11e-5)+(mimflag-1)·(mimflag-3)/(2-1)/(2-3) ·(-5.365e-5)+(mimflag-1)·(mimflag-2)/(3-1)/(3-2)·(-1.573e-5))|
|tcc2|((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(-0.03e-6)+(mimflag-1)·(mimflag-3)/(2-1)/(2-3) ·(-0.052e-6)+(mimflag-1)·(mimflag-2)/(3-1)/(3-2)·(-0.018e-6))|
|vcc1|((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(3.66e-5)+(mimflag-1)·(mimflag-3)/(2-1)/(2-3) ·(4.335e-5)+(mimflag-1)·(mimflag-2)/(3-1)/(3-2)·(-2.9e-5))|
|vcc2|((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(-1.84e-5)+(mimflag-1)·(mimflag-3)/(2-1)/(2-3) ·(-4.23e-5)+(mimflag-1)·(mimflag-2)/(3-1)/(3-2)·(-2.97e-5))|
|cmim_corner|((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(cmim_mimfac)+(mimflag-1)·(mimflag-3)/(2-1) /(2-3)·(cmim_mimfac)+(mimflag-1)·(mimflag-2)/(3-1)/(3-2)·(cmim2p0_mimfac))|
|S cmim_para|(1+factmis)·((((wt·scale)+mim_a)·((lt·scale)+mim_a)·1e12·mim_b)+2·(((wt·scale)+mim_a)+((lt·scale)+mim _a))·1e6·mim_c+mim_d)·1e-15·(1+(temper-25)·tcc1+(temper-25)·(temper-25)·tcc2)|
|h cox_para|T (((lt·scale)·1e6+3.52)·((wt·scale)·1e6+3.52)·0.0105357+0.04382+((lt·scale)·1e6+3.52)·0.0066)·1e-15|
|a n rsub_para|S M (1/(2/(((lt·scale)·1e6+3.52)/2/((wt·scale)·1e6+3.52)·1100/3)+2/(((wt·scale)·1e6+3.52)/2/((lt·scale)·1e6+3.52 )·1100/3)))·(-0.0000114365·(temper-25)·(temper-25)+0.0045985091·(temper-25)+1)|
|csub_para|g C (312/rsub_para)·1e-15 For MIMcap without underlying metal|

|L (H) top|i o ltop_para|
|---|---|
|R (Ω) top|I n C rtop_para·(0.003·(temper-25)+1)|
|C (F) mim|f i cmim_para·(1+v(n2,n3)·vcc1+(abs(v(n2,n3))2)·vcc2)·cmim_corner|
|R (Ω) bot|T d rbot_para·(0.003·(temper-25)+1)|
|L (H) bot|e e 1 lbot_para|
|C (F) ox|c n 2 cox_para·((1/(4.35717+(1.42106)·(lay-2)))/0.0872414)|
|C (F) sub|h t 8 i csub_para .|
|R (Ω) sub|a 5 1 l rsub_para|
|& 7 0 I where,||
|mis|/ I n 2 n ((mismatchflag-1)·(mismatchflag-2)·(mismatchflag-3)/(0-1)/(0-2)/(0-3)·(0)+(mismatchflag- 0 3 f d 0)·(mismatchflag-2)·(mismatchflag-3)/(1-0)/(1-2)/(1-3)·(0.007083)+(mismatchflag-0)·(mismatchflag- 9 o 1)·(mismatchflag-3)/(2-0)/(2-1)/(2-3)·(0.006203)+(mismatchflag-0)·(mismatchflag-1)*(mismatchflag- / . 2)/(3-0)/(3-1)/(3-2)*(0.006082))|
|geo_fac|r 2 P 1/sqrt((lt·scale)·(wt·scale)·1e12)|
|factmis|m 0 r mis·geo_fac|
|ltop_para|1 o a ((0.24·((wt·scale)·1e6)·(log(((wt·scale)·1e6)/((lt·scale)·1e6+0.08))+1.19+0.022·((lt·scale)·1e6+0.08)/((wt· 2 t scale)·1e6))/1+1.5)/3+3.6)·1e-12 i|
|lbot_cbm|m o ((0.24·((wt·scale)·1e6+7.84)·(log(((wt·scale)·1e6+7.84)/(((lt·scale)·1e6+7.84)+0.2))+1.19+0.022·(((lt·scal o e)·1e6+7.84)+0.2)/((wt·scale)·1e6+7.84))/1)/3)·1e-12|
|lbot_lead|n t ((0.606+0.24·(((lt·scale)·1e6+7.84)/2)·(log((((lt·scale)·1e6+7.84)/2)/(2+3.4))+1.19+0.022·(2+3.4)/(((lt·sca i le)·1e6+7.84)/2))/1)/2)·1e-12|
|lbot|o (lbot_cbm+lbot_lead)·1e12|
|lbot_para|n 9.05445538528849·lbot0.590075891297729·1e-12-(1.18350020828306·((lt·scale)/(wt·scale))-1)·1e-12|
|via_v|C int(((lt·scale)·1e6/2-0.7)/(0.9)+1)|
|res_v|e (via_v-1)·(2·via_v-1)/(6·via_v)·0.0009712230216+23.975/via_v|
|via_h|int(((wt·scale)·1e6-3.075)/(5.385)+1)|
|rtop|n t (0.0170868644+(via_h-1)·(2·via_h-1)/(6·via_h)·0.0055190678+res_v/2/via_h)|
|rtop_para|e 1.06872158·rtop0.697186362|
|r1|r ((lt·scale)·1e6+3.72)/2/((wt·scale)·1e6+3.72)·0.26/3|
|r3|((wt·scale)·1e6+3.72)/2/((lt·scale)·1e6+3.72)·0.26/3|
|rcbm|(1/(2/r1+2/r3))|
|via_left|int(((((wt·scale)·1e6+7.84)-1.03+(((lt·scale)·1e6+7.84)/2-4.21))-1.16)/(0.9)+1)|
|res_left|0.0009708737864/2+(via_left-1)·(2·via_left-1)/(6·via_left)·0.0013106796+0.615/via_left|
|via_vert|int(((((lt·scale)·1e6+7.84)/2-4.21)-1.16)/(0.9)+1)|
|res_vert|0.0009708737864/2+(via_vert-1)·(2·via_vert-1)/(6·via_vert)·0.0013106796+0.615/via_vert|
|res_cbm|1/(1/res_left+1/res_vert)|


-----

|tsmc|c Confidential – Do Not Copy Document No. : T-N65-CL-DR-0 Version  : 2.1|
|---|---|
|res_lead|(2/2.06+((lt·scale)·1e6+7.84)/2/2)·0.005|
|res_upper|res_cbm+res_lead|
|rbot_para|(res_upper/2+rcbm+0.25)|
|mim_a|((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(-0.029u)+(mimflag-1)·(mimflag-3)/(2-1)/(2-3)·(-0.049u)+(mimflag- 1)·(mimflag-2)/(3-1)/(3-2)·(-0.037u))|
|mim_b|((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(1.03)+(mimflag-1)·(mimflag-3)/(2-1)/(2-3)·(1.485)+(mimflag- 1)·(mimflag-2)/(3-1)/(3-2)·(2.014))|
|mim_c|((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(0.207)+(mimflag-1)·(mimflag-3)/(2-1)/(2-3)·(0.21)+(mimflag- 1)·(mimflag-2)/(3-1)/(3-2)·(0.218))|
|mim_d|((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(0.199)+(mimflag-1)·(mimflag-3)/(2-1)/(2-3)·(0.199)+(mimflag- 1)·(mimflag-2)/(3-1)/(3-2)·(0.199))|
|tcc1|((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(-5.11e-5)+(mimflag-1)·(mimflag-3)/(2-1)/(2-3)·(-5.365e- 5)+(mimflag-1)·(mimflag-2)/(3-1)/(3-2)·(-1.573e-5))|
|S h tcc2|T ((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(-0.03e-6)+(mimflag-1)·(mimflag-3)/(2-1)/(2-3)·(-0.052e- S 6)+(mimflag-1)·(mimflag-2)/(3-1)/(3-2)·(-0.018e-6))|
|a vcc1 n|M ((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(3.66e-5)+(mimflag-1)·(mimflag-3)/(2-1)/(2-3)·(4.335e-5)+(mimflag- 1)·(mimflag-2)/(3-1)/(3-2)·(-2.9e-5))|
|vcc2|g C ((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(-1.84e-5)+(mimflag-1)·(mimflag-3)/(2-1)/(2-3)·(-4.23e-5)+(mimflag- h 1)·(mimflag-2)/(3-1)/(3-2)·(-2.97e-5))|
|cmim_corner|C a ((mimflag-2)·(mimflag-3)/(1-2)/(1-3)·(cmim_mimfac)+(mimflag-1)·(mimflag-3)/(2-1)/(2- i 3)·(cmim_mimfac)+(mimflag-1)·(mimflag-2)/(3-1)/(3-2)·(cmim2p0_mimfac))|
|cmim_para|o I n (1+factmis)·((((wt·scale)+mim_a)·((lt·scale)+mim_a)·1e12·mim_b)+2·(((wt·scale)+mim_a)+((lt·scale)+mi C m_a))·1e6·mim_c+mim_d)·1e-15·(1+(temper-25)·tcc1+(temper-25)·(temper-25)·tcc2)|
|cox_para|f i (((lt·scale)·1e6+7.84)·((wt·scale)·1e6+7.84)·0.0105357+0.04382+((lt·scale)·1e6+7.84)·0.0066)·1e-15|
|rsub_para|T d (1/(2/(((lt·scale)·1e6+7.84)/2/((wt·scale)·1e6+7.84)·1100/3)+2/(((wt·scale)·1e6+7.84)/2/((lt·scale)·1e6+7. e e 84)·1100/3)))·(-0.0000114365·(temper-25)·(temper-25)+0.0045985091·(temper-25)+1)|
|csub_para|1 c n (312/rsub_para)·1e-15|


###### 12.15.4.2 Model Parameter
 Values of the equivalent circuit elements for the seven MIMCAP and UDC MIMCAP testers with underlying metal are shown in Table 12.15.3, and Table 12.15.4, respectively. These are used as the bases to derive the models for the MIMCAP without underlying metal. For instance, models for the 1.5fF/µm[2] MIMCAP without underlying metal are generated based on those of the same MIMCAP with underlying metal, but replacing the ground node with the substrate of the 1.5 fF/µm[2] MIMCAP without underlying metal.

|Lt(µm)|4|10|20|30|100|100|100|
|---|---|---|---|---|---|---|---|
|Wt(µm)|4|10|20|30|100|o t 4|30|
|L (pH) top|4.48|5.06|6.03|7.00|13.79|i o 3.63|4.24|
|R (Ω) top|12.31|1.12|0.51|0.42|0.44|n 0.61|0.38|
|R (mΩ) bot|348.17|355.98|391.29|430.25|725.83|697.49|710.03|
|L (pH) bot|10.32|12.05|15.28|18.77|46.70|36.00|C 37.02|
|C (fF) ox|0.69|2.06|6.03|12.10|113.63|8.93|e 37.29|
|C (fF) sub|6.81|6.81|6.81|6.81|6.81|47.10|11.61|
|R (Ω) sub|45.83|45.83|45.83|45.83|45.83|6.62|26.87|


###### Table 12.15.3: Equivalent circuit parameters for MIMCAP with underlying metal.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 615 of 705
whole or in part without prior written permission of TSMC.


-----

Lt(µm) 4 10 20 30 100 4 4
Wt(µm) 4 10 20 30 100 25 100
Ltop(pH) 4.482 5.063 6.033 7.003 13.79 10.113 39.22
Rtop(Ω) 3.732 1.226 0.456 0.286 0.15 1.229 0.545
Rbot(mΩ) 294.989 289.231 291.575 296.825 342.742 280.76 287.676
Lbot(pH) 14.846 19.853 27.315 34.039 71.526 29.384 68.892
Cox(fF) 1.599 3.515 8.393 15.379 123.28 4.219 13.574
Csub(fF) 6.807 6.807 6.807 6.807 6.807 10.668 31.374
Rsub(Ω) 45.833 45.833 45.833 45.833 45.833 29.247 9.944

###### Table 12.15.4: Equivalent circuit parameters for UDC MIMCAP with underlying metal.
 12.15.4.3 Model Error Table Fitting errors are obtained by fitting the real and imaginary parts of the four Y-parameters according to the equations given in Chapter 13 of T-N65-CM-SP-007. Fitting errors for MIMCAPs and UDC MIMCAPs with underlying metal are shown in Tables 12.15.5,12.15.6 and Tables 12.15.9 . Fitting errors for MIMCAPs and UDC MIMCAPs without underlying metal are shown in Tables 12.15.7, 12.15.8 and Tables 12.15.10 .  

W(μμμμm) 4 10 20 30 100 4 30

L(μμμμm) 4 10 20 30 100 100 100

Real(Y11)(%) 16.07 10.70 12.37 17.13 10.43 6.20 4.85

Real(Y21)(%) 12.42 8.99 12.41 18.40 9.34 6.43 4.48

Real(Y12)(%) 13.49 9.84 12.25 18.47 9.41 6.30 4.52

Real(Y22)(%) 12.39 10.73 12.77 19.73 8.36 6.15 4.28

Imag(Y11)(%) 4.71 1.18 2.71 3.97 3.31 3.75 7.35

Imag(Y21)(%) 5.47 1.20 2.73 4.09 3.50 4.79 6.70

Imag(Y12)(%) 5.46 1.20 2.72 4.11 3.49 4.79 6.75

Imag(Y22)(%) 9.77 2.70 3.85 4.14 3.37 4.60 6.45

###### Table 12.15.5: Fitting errors (Real and Imaginary) for 1.0fF/µµµµm[2 ]MIMCAP with underlying metal.

|Lt(µm)|4|10|20|30|100|4|4|
|---|---|---|---|---|---|---|---|
|Wt(µm)|4|10|20|30|100|25|100|
|L (pH) top|4.482|5.063|6.033|7.003|13.79|10.113|39.22|
|R (Ω) top|3.732|1.226|0.456|0.286|0.15|1.229|0.545|
|R (mΩ) bot|294.989|289.231|291.575|296.825|342.742|280.76|287.676|
|L (pH) bot|14.846|19.853|27.315|34.039|71.526|29.384|68.892|
|C (fF) ox|1.599|3.515|8.393|15.379|123.28|4.219|13.574|
|C (fF) sub|6.807|6.807|6.807|6.807|6.807|10.668|31.374|
|R (Ω) sub|45.833|45.833|45.833|45.833|45.833|29.247|9.944|

|W(μμμμm)|C 4|10|f i 20|30|100|4|30|
|---|---|---|---|---|---|---|---|
|L(μμμμm)|T 4|10|d 20|30|100|100|100|
|Real(Y11)(%)|e 16.07|10.70|1 12.37|e 17.13|10.43|6.20|4.85|
|Real(Y21)(%)|12.42|c h 8.99|2 12.41|n t 18.40|9.34|6.43|4.48|
|Real(Y12)(%)|13.49|. 9.84|8 12.25|i a 18.47|9.41|6.30|4.52|
|Real(Y22)(%)|1 12.39|& 10.73|5 12.77|7 19.73|l 8.36|6.15|4.28|
|Imag(Y11)(%)|0 4.71|/ 1.18|I n 2.71|2 3.97|I n 3.31|3.75|7.35|
|Imag(Y21)(%)|5.47|0 1.20|d 2.73|3 4.09|f 3.50|4.79|6.70|
|Imag(Y12)(%)|5.46|9 / 1.20|. 2.72|4.11|3.49|o r 4.79|6.75|
|Imag(Y22)(%)|9.77|2 2.70|3.85|P 4.14|3.37|m 4.60|6.45|

|W(μμμμm)|4|10|2 20|30|m 100|4|t i 30|
|---|---|---|---|---|---|---|---|
|L(μμμμm)|4|10|20|30|o 100|100|o 100|
|Real(Y11)(%)|26.57|19.74|16.92|9.71|t 13.45|28.40|n 16.92|
|Real(Y21)(%)|19.22|20.15|16.80|8.96|i o 12.87|29.20|16.15|
|Real(Y12)(%)|18.36|20.21|16.90|8.96|12.86|n 29.41|16.17|
|Real(Y22)(%)|14.50|22.91|16.82|8.25|12.30|C 30.10|15.43|
|Imag(Y11)(%)|6.19|8.23|16.24|10.92|10.61|2.65|e 18.44|
|Imag(Y21)(%)|6.05|8.25|16.09|10.36|10.82|3.50|n 16.83|
|Imag(Y12)(%)|6.07|8.25|16.11|10.36|10.78|3.47|t e 16.86|
|Imag(Y22)(%)|8.14|9.01|15.85|10.01|10.41|3.75|r 16.03|


###### Table 12.15.6: Fitting errors (Real and Imaginary) for 2.0fF/µµµµm[2] MIMCAP with underlying metal.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 616 of 705
whole or in part without prior written permission of TSMC.


-----

|W(μμμμm)|4|10|20|30|100|4|30|
|---|---|---|---|---|---|---|---|
|L(μμμμm)|4|10|20|30|100|100|100|
|Real(Y11)(%)|8.89|12.34|4.90|9.00|11.75|3.09|15.77|
|Real(Y21)(%)|15.86|13.62|4.78|9.06|11.58|3.16|15.61|
|Real(Y12)(%)|15.19|13.05|4.84|9.06|11.57|3.13|15.64|
|Real(Y22)(%)|31.48|17.68|4.78|9.11|11.32|3.38|15.47|
|Imag(Y11)(%)|3.58|1.21|4.36|16.39|7.50|1.89|9.61|
|Imag(Y21)(%)|5.97|1.28|4.33|16.47|7.56|1.92|9.53|
|Imag(Y12)(%)|5.96|1.28|4.33|16.44|7.55|1.90|9.55|
|Imag(Y22)(%)|T 6.41|1.89|3.85|16.26|7.42|2.16|9.63|


###### Table 12.15.7: Fitting errors (Real and Imaginary) for 1.0fF/µµµµm[2 ]MIMCAP without underlying metal.

W(μμμμm) 4 10 20 30 100 4 30

L(μμμμm) 4 10 20 30 100 100 100

Real(Y11)(%) 34.76 9.71 31.76 10.37 10.99 6.24 10.99

Real(Y21)(%) 36.87 10.81 31.61 10.33 10.86 6.35 10.86

Real(Y12)(%) 36.33 10.06 31.35 10.34 10.92 6.41 10.92

Real(Y22)(%) 11.31 9.94 31.12 10.30 10.76 6.55 10.76

Imag(Y11)(%) 5.86 3.44 9.47 14.74 11.26 7.29 11.26

Imag(Y21)(%) 6.15 3.65 9.38 14.71 11.29 7.27 11.29

Imag(Y12)(%) 6.16 3.66 9.37 14.70 11.28 7.30 11.28

Imag(Y22)(%) 7.70 4.29 9.11 14.70 11.17 7.04 11.17

|g W(μμμμm)|4|C 10|20|30|100|4|30|
|---|---|---|---|---|---|---|---|
|h a L(μμμμm)|4|C 10|20|30|100|100|100|
|i Real(Y11)(%)|34.76|o 9.71|31.76|10.37|10.99|6.24|10.99|
|I Real(Y21)(%)|36.87|10.81|n 31.61|10.33|10.86|6.35|10.86|
|Real(Y12)(%)|C 36.33|10.06|f i 31.35|10.34|10.92|6.41|10.92|
|Real(Y22)(%)|T 11.31|9.94|d 31.12|10.30|10.76|6.55|10.76|
|Imag(Y11)(%)|e 5.86|3.44|1 9.47|e 14.74|11.26|7.29|11.26|
|Imag(Y21)(%)|6.15|c h 3.65|2 9.38|n t 14.71|11.29|7.27|11.29|
|Imag(Y12)(%)|6.16|. 3.66|8 9.37|i a 14.70|11.28|7.30|11.28|
|Imag(Y22)(%)|1 7.70|& 4.29|5 9.11|7 14.70|l 11.17|7.04|11.17|


###### Table 12.15.8: Fitting errors (Real and Imaginary) for 2.0fF/µµµµm[2 ]MIMCAP without underlying metal.

W(μμμμm) 4 10 20 30 100 4 4

L(μμμμm) 4 10 20 30 100 25 100

Real(Y11)(%) 29.94 29.20 14.31 20.75 37.20 7.75 8.33

Real(Y21)(%) 37.23 28.36 14.62 21.72 37.20 12.19 8.01

Real(Y12)(%) 35.18 31.22 14.90 22.17 37.21 11.53 8.09

Real(Y22)(%) 39.36 28.24 15.17 23.13 37.16 4.63 6.00

Imag(Y11)(%) 11.05 5.08 11.42 10.37 14.28 4.74 5.30

Imag(Y21)(%) 11.74 4.11 10.84 9.86 15.03 4.74 5.31

Imag(Y12)(%) 11.77 4.15 10.87 9.91 15.01 8.16 6.07

Imag(Y22)(%) 18.71 7.11 10.77 9.64 14.78 3.75 16.03
###### Table 12.15.9: Fitting errors (Real and Imaginary) for 2.0fF/µµµµm[2 ]UDC MIMCAP with underlying metal.

|W(μμμμm)|4|2 10|20|P 30|100|m 4|4|
|---|---|---|---|---|---|---|---|
|L(μμμμm)|4|10|0 1 20|r 30|100|a 25|100|
|Real(Y11)(%)|29.94|29.20|2 14.31|o 20.75|37.20|t 7.75|i 8.33|
|Real(Y21)(%)|37.23|28.36|14.62|m 21.72|37.20|12.19|o 8.01|
|Real(Y12)(%)|35.18|31.22|14.90|22.17|o 37.21|11.53|n 8.09|
|Real(Y22)(%)|39.36|28.24|15.17|23.13|t i 37.16|4.63|6.00|
|Imag(Y11)(%)|11.05|5.08|11.42|10.37|o 14.28|4.74|5.30|
|Imag(Y21)(%)|11.74|4.11|10.84|9.86|15.03|n 4.74|5.31|
|Imag(Y12)(%)|11.77|4.15|10.87|9.91|15.01|C 8.16|6.07|
|Imag(Y22)(%)|18.71|7.11|10.77|9.64|14.78|e 3.75|16.03|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 617 of 705
whole or in part without prior written permission of TSMC.


-----

Imag(Y22)(%) 12.57 4.74 7.34 4.37 6.97 5.42 8.38
###### Table 12.15.10: Fitting errors (Real and Imaginary) for 2.0fF/µµµµm[2 ]UDC MIMCAP without underlying metal.

 12.15.5 Corner Model Table

|W(μμμμm)|4|10|20|30|100|4|4|
|---|---|---|---|---|---|---|---|
|L(μμμμm)|4|10|20|30|100|25|100|
|Real(Y11)(%)|26.31|7.81|13.99|15.36|31.21|8.59|8.25|
|Real(Y21)(%)|34.67|10.52|14.68|15.44|31.20|12.04|9.01|
|Real(Y12)(%)|33.17|9.82|14.57|15.37|31.23|11.24|8.91|
|Real(Y22)(%)|33.25|13.47|15.25|15.45|31.21|15.67|9.72|
|Imag(Y11)(%)|8.34|3.46|7.40|4.17|6.99|3.64|8.43|
|Imag(Y21)(%)|9.12|3.56|7.46|4.30|6.98|3.85|8.65|
|Imag(Y12)(%)|9.13|3.58|7.41|4.27|6.99|3.86|8.60|
|Imag(Y22)(%)|12.57|4.74|7.34|4.37|6.97|5.42|8.38|


###### Table 12.15.11 lists the skew parameters for the slow-corner (SS), typical (TT) and fast-corner (FF) cases, corresponding to libraries SS_RFMIM, TT_RFMIM and FF_RFMIM.

Skew Parameter SS TT FF

cm7_mimfac 1.08 1.0 0.926
cm5_mimfac 1.074 1.0 0.931
rctm_mimfac 1.1 1.0 0.9
rsub_mimfac 1.2 1.0 0.8
csub_mimfac 0.833 1.0 1.25
cmim_mimfac 1.1 1.0 0.9
cmim2p0_mimfac 1.15 1.0 0.85
l_mimfac 1.0235 1.0 0.9762

###### Table 12.15.11: Skew parameters for MIMCAP with and without underlying metal.

|e c Skew Parameter|1 2 SS|e n TT|FF|
|---|---|---|---|
|h cm7_mimfac|8 1.08|t i 1.0|0.926|
|. 1 cm5_mimfac|1.074|5 1.0|a 0.931|
|0 rctm_mimfac|& 1.1|7 1.0|l 0.9|
|/ rsub_mimfac|I 1.2|2 1.0|I n 0.8|
|0 csub_mimfac|n 0.833|3 1.0|1.25|
|9 cmim_mimfac|d 1.1|. 1.0|0.9|
|/ cmim2p0_mimfac|2 1.15|1.0|0.85|
|l_mimfac|0 1.0235|P 1.0|0.9762|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 618 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.15.6 Temperature Effect Model
 A MIMCAP tester with area of 4x100 µm[2] is used to study the temperature characteristics. As for MiM capacitor with UTM direct contact (UDC), a UDC MIMCAP tester with area of 30x30 µm[2] is used. The parasitic resistance elements, Rtop and Rbot, show linear dependences on temperature as modeled by the following functions, Rtop(T)=Rtop*(0.003*(temper-25)+1) Rbot(T)=Rbot*(0.003*(temper-25)+1) Values of the quality factor (Q) as function of frequency at temperatures -40℃, 25 ℃, 125℃ are shown in Fig. 12.15.5 (a), 12.15.6 (a) and 12.15.7 (a). The Q is measured up to 30 GHz, and its variations with temperature are evident, which may be due to the sensitivity of the parasitic resistances to temperature. On the other hand, the capacitance, as plotted in Fig. 12.15.5 (b), Fig. 12.15.6 (b) and Fig. 12.15.7 (b), changes little with temperature.


######        (a)                            (b)


Fig. 12.15.5: Quality factor (a) and capacitance (b) versus frequency for the 1.0fF/µµµµm[2] MIMCAP tester at 125℃℃℃℃, 25
℃℃℃℃ and -40℃℃℃℃.

1000 100000

25_m 25_m
25_s 25_s
-40_m -40_m
-40_s -40_s
125_m 125_m

100 125_s 10000 125_s

10 1000

1 100

0 5 10 15 20 25 30 0 5 10 15 20 25 30
###### Freq (GHz) Freq (GHz)

        (a)                            (b)


Fig. 12.15.6: Quality factor (a) and capacitance (b) versus frequency for the 2.0fF/µµµµm[2] MIMCAP tester at 125℃℃℃℃, 25
℃℃℃℃ and -40℃℃℃℃.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 619 of 705
whole or in part without prior written permission of TSMC.


-----

1000

100


10

1


10000

1000

|25_m 25_s -40_m -40_s 125_m 125_s T S M n|Col2|
|---|---|
|||

|Col1|25_m 25_s -40_m -40_s 125_m 125_s|
|---|---|
|||


0 5 10 15 20 25 30
Freq (GHz)


0 5 10 15 20 25 30
Freq (GHz)


###### Fig. 12.15.7: Quality factor (a) and capacitance (b) versus frequency for the 2.0fF/µµµµm[2 ]UDC MIMCAP tester at 125℃℃℃℃, 25℃℃℃℃ and -40℃℃℃℃.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 620 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.15.7 TCC and VCC
 The sensitivity of the capacitances to the DC bias voltage (VCC) and temperature (TCC) variations are characterized using a MIMCAP tester with area of 30x30 µm[2]. The data for the capacitance measured at 25 °C while stepping the DC bias voltage from –4V to 4V (in 0.5V steps, see Fig. 12.15.8 (a) and Fig. 12.15.9 (a)) can be fit to a quadratic function with voltage coefficients Vcc2 = -18.36 ppm/V[2 ]and Vcc1 = 36.6 ppm/V for 1.0fF/µm[2] MIMCAP, and Vcc2 = -29.658 ppm/V[2 ]and Vcc1 = -28.97 ppm/V for 2.0fF/µm[2] MIMCAP. Likewise, at zero bias voltage, and temperature varying from -40°C to 125°C, the temperature coefficients Tcc2 = -0.03 ppm/°C[2] and Tcc1 = -51.1 ppm/°C have been obtained for 1.0fF/µm[2] MIMCAP (see Fig. 12.15.8 (b)), and Tcc2 = -0.018 ppm/°C[2] and Tcc1 = -15.73 ppm/°C for 2.0fF/µm[2] MIMCAP (Fig. 12.15.9 (b)).


C[ (F)]


1.0001E+00

1.0000E+00

9.9990E-01

9.9980E-01

9.9970E-01

9.9960E-01

9.9950E-01

9.9940E-01

|TSM n C2 and Tcc1 = -15.73 ppm/°C for 2.0fF/µ VCC(@30x30x6um 2)|Col2|
|---|---|
|M||
|C||
|h||
|C a y = -1.84E-05x2 + 3.66E-05x + 1.00E+00||
||i o R2 = 9.91E-01 I|
|n C||
|i f||


-5 -4 -3 -2 -1 0 1 2 3 4 5
Voltage (V)


######        (a)                            (b)

Fig. 12.15.8: Curve-fitting capacitance data of 1.0fF/µµµµm[2] MIMCAP to (a) DC bias voltage variations, (b)
temperature variations


C[ (F][)]


1.0001E+00

1.0000E+00

9.9990E-01

9.9980E-01

9.9970E-01

9.9960E-01

9.9950E-01

9.9940E-01

9.9930E-01

|d 9/201 VCC(@30x30x6um 2)|Col2|Col3|
|---|---|---|
|0|||
||||
||||
||||
|y = -2.98E-05x2 - 2.91E-05x + 1.00E+00|||
|R2 = 9.99E-01|||
||||


-5 -4 -3 -2 -1 0 1 2 3 4 5
Voltage (V)


######        (a)                            (b)

Fig. 12.15.9: Curve-fitting capacitance data of 2.0fF/µµµµm[2] MIMCAP to (a) DC bias voltage variations, (b)
temperature variations.

Notes for Fig. 12.15.7 and 12.15.8:
1 Curve fitting of the measured C for VCC uses C(V)=Co[1+Vcc1(V)+Vcc2(V)2 ], where Co is capacitance at 0V bias.


2 Curve fitting of the measured C for TCC uses C(T)=C(Tnom)[1+Tcc1(T-Tnom)+Tcc2(T-Tnom)2 ], where Tnom is at 25℃[ and C(Tnom) is capacitance at 25]℃[. ]

3 Measurements have been carried out using the HP 4284 LCR meter @100KHz.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 621 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.15.8 Mismatch Model The model for this technology has added the capability for mismatch analysis of pairs of identical MIMCAPs in proximity. Random variations in the Gaussian distribution of the total capacitance are included in the model to account for the mismatch effects. Fig.12.15.10 shows the simulation results and the measured data in terms of the sigma of the percentage difference of the capacitances versus 1/(Area)[ 0.5]. 


0.10

0.08


0.10

0.08


0.10

0.08


0.06

0.04


0.06

0.04


0.06

0.04


0.02

0.00


0.02

0.00


0.02

0.00


0.00 0.02 0.04 0.06 0.08 0.10

1/(Area)[0.5](um[-1])


0.00 0.02 0.04 0.06 0.08 0.10

1/(Area)[0.5](um[-1])


0.00 0.05 0.10

1/(Area)[0.5](um[-1])


######                  (a)                         (b)                    (c)

Fig. 12.15.10: Measurement and simulation results of 1000 Monte Carlo random tests of sigma 2*(C1-C2)/(C1+C2)
for (a) 1.0fF/µµµµm[2], (b) 1.5fF/µµµµm[2] MIMCAP, and (c) 2.0fF/µµµµm[2] MIMCAP pair.


###### 12.15.9 Statistical Model In addition to the corner models described in Section 12.15.5, a statistical library like MC_MIM and MC_RFMIM are also available for Monte-Carlo simulation. The statistical model is derived from the corner cases based on the PCA (Principal Component Analysis) result. Fig. 12.15.11 shows results of the Monte- Carlo simulations with various corner cases.

 TT FF SS

Fig. 12.15.11: The MC distribution of MIMCAP.


###### TT FF SS


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 622 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.16 MOM Capacitor Model

 12.16.1 RF Model Usage Guide The rotative metal capacitor (RTMOM) with poly shield is modeled for RF design based on the two-port S- parameter measurement and Y-parameter fitting. Top-level metal up to M7 is supported. The design parameters include the number of metal fingers in X and Y directions (NH and NV, see Fig. 12.16.1), the width and space of the metal fingers (W and S), and the start-metal and stop-metal layer (STM and SPM). STM is the lower level metal on which at least two more layers are stacked (i.e. SPM – STM ≥ 2). Even numbers in the range from 6 to 288 are allowed for NH and NV, and widths and spaces are between 0.1µm and 0.16µm. Model parameters are summarized in Table 12.16.1. Regrding the BB RTMOM model, designer can refer to DOC T-N65-CM-SP-002 for the mismatch and TCC&VCC characteristic of RTMOM.


VCC -5V to 5V

###### Table 12.16.1: Parameters and values for the RTMOM capacitor
 EXAMPLE
 To use an RF RTMOM with W=L=0.1µm, NH=NV=32 and start/stop metal=M1/M7:
X1_rf_rtmom a b p crtmom_rf nv=32 nh=32 w=0.1u s=0.1u stm=1 spm=7

|TSM e allowed for NH and NV, marized in Table 12.16.1 r the mismatch and TCC&|and widths and spaces are 1. Regrding the BB RTMOM m &VCC characteristic of RTMO|
|---|---|
|M Model Parameter|Range|
|C Valid NV number|6 ~ 288 (even fingers)|
|C Valid NH number|6 ~ 288 (even fingers)|
|o Valid spacing|0.1µm ~ 0.16µm|
|n Valid width|0.1µm ~ 0.16µm|
|C Start metal layer (STM)|f i M1, M2, M3, M4, M5|
|T Stop metal layer (SPM)|d M3, M4, M5, M6, M7|
|e 1 Bus metal width|e 0.18um|
|c 2 h Ftip|n t 0.2um|
|. TCC|8 i a -40℃℃℃℃ to 125℃℃℃℃|
|1 & VCC|5 l 7 -5V to 5V|


###### 12.16.2 RF Test Structure and Measurement Procedures
 The structure of the RTMOM capacitor is illustrated in Fig. 12.16.1. The capacitor has two ports with a poly shield connected to the ground node. Width and space of metal fingers are same in both the X and Y directions, which along with NH and NV determine the area of the capacitor. Fingers for both electrodes in each metal layer are connected with L-shape strips. The strips in different layers are then shunted together with vias. Two-port S-parameters have been measured in a frequency range of 200 MHz to 30 GHz, with RF de-embedding using open and short test structures.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 623 of 705
whole or in part without prior written permission of TSMC.


-----

###### Layout Fig. 12.16.1: The top layout view of structure of an RTMOM capacitor with NV x NH = 8 x 8, showing only the top two metal layers

 12.16.3 RF Equivalent Circuit Model


###### The equivalent circuit model for the RF RTMOM capacitor with poly shield is shown in Fig. 12.16.2. The circuit elements are described below: � Cmom is the main capacitor element due to the inter-metal dielectric material � Ra and La are the resistive and inductive parasitic at electrode ‘a’ (port 1) � Rb and Lb are the resistive and inductive parasitic at electrode ‘b’ (port 2) � Cpa and Cpb represent the capacitances between metal and poly shield.

 Fig. 12.16.2: Equivalent circuit of the RF RTMOM capacitor with poly shield.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 624 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.16.4 RF Model Details 12.16.4.1 Scaling Rule
 The scaling equations for the various elements R, L and C are empirically determined and shown in Table 12.16.2.

|Component|Equation|
|---|---|
|L (H) a|total_l|
|R (Ω) a|total_res·(0.0036·(temper-25)+1)|
|S h C (F) ab a|T (1+factmis)·(Cc1·Edg+Cf·FRI1+Ca·AREA+Cc2·FRI2)·1e-9·(1+(temper-25)·tcc1+(temper-25) ·(temper- S 25)·tcc2)·(1+vcc1·v(a1,b1)+vcc2·v(a1,b1)·v(a1,b1))|
|n C (F) pa|M (Ca_p·(Abm+Afm)+Cf_p·Pf+Cc_p·Pfb)·1e-9·(1+(temper-25)·tcc1+(temper-25)·(temper- 25) ·tcc2)·(1+vcc1·v(a1,p)+vcc2·v(a1,p)·v(a1,p))|
|C (F) pb|g C h (Ca_p·(Abm+Afm)+Cf_p·Pf+Cc_p·Pfb)·1e-9·(1+(temper-25)·tcc1+(temper-25)·(temper- 25) ·tcc2)·(1+vcc1·v(b1,p)+vcc2·v(b1,p)·v(b1,p))|
|R (Ω) b|C a i total_res·(0.0036·(temper-25)+1)|
|L (H) b|o I total_l|
|n C f where,||
|layno|i spm-stm+1|
|laym1|T d INT(layno/spm)|
|layodd|e e 1 INT((layno+j1+j3+j5)/2)-laym1|
|layeven|c n 2 INT((layno+j2+j4)/2)|
|r|h t 8 i 0.92|
|dw|. a 5 1 ((0.228495016028492)·(w·scale·1e6)+(0.864862940554024)·(s·scale·1e6)+(- & 7 l 4.46733713068237)·(s·scale·1e6)·(w·scale·1e6)+(-6.35923905319406E-02))·(1e-6)|
|ww|0 I I 2 / w·scale +dw|
|ss|n n 0 3 f s·scale -dw|
|wb|d 9 o 0.18u+dw|
|sb|/ . r 0.2u-dw|
|lnv|2 P m nh·(ww+ss)-ss|
|lnh|0 r nv·(ww+ss)-ss|
|tcc1|1 o a t -12.4·1e-6|
|tcc2|2 m i 0.0133·1e-6|
|vcc1|o o -0.1·1e-6|
|vcc2|n t 0.8·1e-6|
|j1|i (stm-2)·(stm-3)·(stm-4)·(stm-5)/(1-2)/(1-3)/(1-4)/(1-5)|
|j2|o (stm-1)·(stm-3)·(stm-4)·(stm-5)/(2-1)/(2-3)/(2-4)/(2-5)|
|j3|n (stm-1)·(stm-2)·(stm-4)·(stm-5)/(3-1)/(3-2)/(3-4)/(3-5)|
|j4|C (stm-1)·(stm-2)·(stm-3)·(stm-5)/(4-1)/(4-2)/(4-3)/(4-5)|
|j5|e (stm-1)·(stm-2)·(stm-3)·(stm-4)/(5-1)/(5-2)/(5-3)/(5-4)|
|Edg|n ((layodd+r·laym1)·(nv-1)·lnv+layeven·(nh-1)·lnh)|
|AREA|t nv·nh/2·ww·(layno-1)|
|FRI1|e (2·nh·nv·ww)·(layno-1)|
|FRI2|r (layodd+r·laym1)·lnv·2+layeven·(lnh+sb)·2+((layodd+r·laym1)·nv·ww+layeven·nh·ww) +layno·wb·2|
|Abm|((lnh+(wb+sb)·2)+(lnv+sb))·wb/ww·(1.7·j1+8·j2+8·(j3+j4+j5))|
|Afm|(j1+j3+j5)·(nv·(lnv+sb))/2+(j2+j4)·(nh·(lnh+sb))/2|
|Pf|(j1+j3+j5)·nv·(lnv+sb)+(j2+j4)·nh·(lnh+sb)+2·(lnv+lnh)+6·wb+6·sb|
|Pfb|j1·(lnv+2·wb+sb)·1|
|Cc1|((3.31778571428518E-03)/(w·scale·1e6)+(4.58367293233029E-03)/(s·scale·1e6) +(3.33151365255902E- 05)/(s·scale·1e6)/(w·scale·1e6)+(3.18642857143291E-03))·1.0005|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 625 of 705
whole or in part without prior written permission of TSMC.


-----

|tsmc|c Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|
|---|---|
|Cc2|(0.0471)·1.49|
|Cf|((0.217378960485214)·(w·scale·1e6)+(0.152520469919126)·(s·scale·1e6)+(- 0.787958348173258)·(s·scale·1e6) ·(w·scale·1e6)+(-1.11529681382862E-02))·0.7|
|Ca|(((-7.4178977970751E-03)·(w·scale·1e6)+(1.64193663145724E- 02)·(s·scale·1e6)+(0.22479975089191)·(s·scale·1e6)·(w·scale·1e6)+(5.00430980214061E-03))·0.5)|
|ca_p_a|(j1·(0.228499695208201)·0.6308+j2·(9.21578947359392E-02)·0.4976+j3·(4.63684210684769E- 02)·0.4055+j4·(2.64537201083299E-02)·0.4055+j5·(2.00000889208476E-02)·0.4055)|
|ca_p_b|(j1·(9.07506717796861E-02)·0.6308+j2·(5.95789473675215E-02)·0.4976+j3·(3.06315789633253E- 02)·0.4055+j4·(2.07273050345198E-02)·0.4055+j5·(1.56699002205504E-02)·0.4055)|
|ca_p_c|(j1·(-0.377728701830403)·0.6308+j2·(-0.354986149577421)·0.4976+j3·(-0.176869806250642)·0.4055+j4·(- 0.105731576687923)·0.4055+j5·(-7.99127797182435E-02)·0.4055)|
|ca_p_d|(j1·(-8.09567284527284E-03)·0.6308+j2·(-6.66999999988505E-03)·0.4976+j3·(-3.22000000149291E- 03)·0.4055+j4·(-1.82074224563325E-03)·0.4055+j5·(-1.36635723238263E-03)·0.4055)|
|S h cf_p_a a|T (j1·(3.92322184993517E-03)·0.6308+j2·(9.73684223713357E- S 04)·0.4976+j3·(0.008631579009041)·0.4055+j4·(-1.35697747026833E-03)·0.4055+j5·(-1.38305409476152E- 04)·0.4055)|
|n cf_p_b|M (j1·(5.26195109392581E-02)·0.6308+j2·(6.47368422147126E-03)·0.4976+j3·(8.02631583671123E- 03)·0.4055+j4·(2.91660738192766E-03)·0.4055+j5·(3.3899964647692E-03)·0.4055)|
|cf_p_c|g C h (j1·(0.095762967753077)·0.6308+j2·(0.121952908482245)·0.4976+j3·(4.46675895930827E- 02)·0.4055+j4·(0.055633676966577)·0.4055+j5·(4.34229260807518E-02)·0.4055)|
|cf_p_d|C a (j1·(8.54632956062667E-03)·0.6308+j2·(5.82999999863725E-03)·0.4976+j3·(4.2199999931874E- i o 03)·0.4055+j4·(5.05353060446388E-03)·0.4055+j5·(4.65741277617021E-03)·0.4055)|
|Ca_p|I n (ca_p_a·(w·scale·1e6)+ca_p_b·(s·scale·1e6)+ca_p_c·(s·scale·1e6)·(w·scale·1e6)+ca_p_d)·1|
|Cf_p|C f i (cf_p_a·(w·scale·1e6)+cf_p_b·(s·scale·1e6)+cf_p_c·(s·scale·1e6)·(w·scale·1e6)+cf_p_d)·1|
|Cc_p|T d (0.017)·4|
|geo_fac|e e 1/sqrt((Cc1·Edg·1e-9+Cf·1e-9·FRI1+Ca·1e-9·AREA+Cc2·1e-9·FRI2)·1e15)|
|mis|1 c n 2 0.32·(((geo_fac-0.027)2+0.000000000000000001)0.5+geo_fac)+2.4·(((geo_fac- h t 0.027)2+0.000000000000000001)0.5-geo_fac)+0.084|
|factmis|8 i . a mis/1.414/100·mismatchflag|
|length_nv|5 1 & l nh·((w·scale)+(s·scale))-(s·scale)|
|res_nv|7 0 I I length_nv/(w·scale)·0.14+0.2·1e-6/(w·scale)·0.14|
|latres_nv|/ n 2 n 0 ((w·scale)+2·(s·scale))/(0.18·1e-6)·0.14|
|fin_nv|3 f d 9 o nv/2|
|totres_nv|/ . r (latres_nv/2+(fin_nv/2-1)·(fin_nv-1)/(6·fin_nv/2)·latres_nv+res_nv/(fin_nv/2))/2|
|allres_nv|2 P m totres_nv/(layodd+laym1)|
|length_nh|0 r nv·((w·scale)+(s·scale))-(s·scale)|
|res_nh|1 o a length_nh/(w·scale)·0.14+0.2·1e-6/(w·scale)·0.14|
|latres_nh|2 t m i ((w·scale)+2·(s·scale))/(0.18·1e-6)·0.14|
|fin_nh|o nh/2|
|rend_nh|o n (0.2·1e-6+(w·scale)+(s·scale)+length_nh/2+0.2·1e-6)/(0.18·1e-6)·0.14|
|totres_nh|t i rend_nh+(fin_nh-1)·(2·fin_nh-1)/(6·fin_nh)·latres_nh+res_nh/fin_nh|
|allres_nh|o totres_nh/layeven|
|total_res|n 1/(1/allres_nv+1/allres_nh)·(((-0.00712873084974587·nh/nv+3.35551710606971/nh)+(- C 0.00895910254712926·nv/nh+2.01477796505834/nv)+6.5884069072713E-07·nv·nh)·(- 35.140406193376·((w·scale)·1e6)- 68.3803850278667·((s·scale)·1e6)+0.108753331486981/((w·scale)·1e6)/((s·scale)·1e6)+1023.2423085004|
|l_nvnh|e n ((0.2·(length_nv·1e6)·(log((length_nv·1e6)/(length_nh·1e6+0.22))+1.19+0.022·(length_nh·1e6+0.22)/(length_nv· 1e6))+1.5))|
|total_nvnh|t e (0.1+(layno-1)·(2·layno-1)/(6·layno)·0.1+l_nvnh/layno)|
|total_l|r ((0.229289757299351·total_nvnh2+0.365863332205633·total_nvnh- 0.242677462368036)·(0.205246455834331·(((w·scale)·1e6)+((s·scale)·1e6))(- 0.30997693758166))·((0.139488733019201·nv·nh+0.268982725644102·nv/nh- 4.97906032421557·nh/nv)(0.0850436841380641))·(0.138127474751232·(lay|


###### Table 12.16.2: Subcircuit elements for a RTMOM.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 626 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.16.4.2 Model Parameter
 Values for the equivalent circuit elements are shown in Table 12.16.3. The testers have metal finger widths and spaces of (0.1µm, 0.1µm) and (0.16µm, 0.1µm) start metal layers (stm) from M1 to M5 and stop metal layer (spm) from M3 to M7, with NV values ranging from 6 to 288 and NH values from 6 to 288.

|nv|6|6|48|48|6|48|72|288|6|48|48|288|6|48|288|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|nh|48|288|48|288|288|48|72|6|288|48|48|6|288|48|6|
|w (µm)|0.1|0.1|0.1|0.1|0.1|0.1|0.1|0.1|0.1|0.1|0.1|0.1|0.16|0.16|0.16|
|s (µm)|0.1|0.1|0.1|0.1|0.1|0.1|0.1|0.1|0.1|0.1|0.1|0.1|0.1|0.1|0.1|
|stm|1|1|1|1|1|1|1|1|1|1|2|2|1|1|1|
|spm|5|5|5|5|7|7|7|7|3|3|4|4|5|5|5|
|L,L (pH) a b|4.82|T 26.63|4.56|20.39|24.89|4.59|4.83|4.20|30.55|4.56|4.56|4.26|37.89|4.64|4.22|
|h R, R (Ω) a b|3.14|2.06|S 0.58|0.85|1.47|0.46|0.43|1.42|3.56|0.83|1.30|5.04|2.08|0.58|2.20|


###### Table 12.16.3: Equivalent circuit parameters for RF RTMOM.
 12.16.4.3 Model Error Table
 Fitting errors are summarized in Table 12.16.4; the root mean square of capacitance fitting error CRMS is calculated from 1GHz to 20GHz according to the equation given in Chapter 13. The Q fitting is higher priority fitting in the range of 2GHz~15GHz to get trade-off best fitting accuracy for each size. Due to the RF measurement limitation, the parasitic elements of RTMOM with small dimension are evaluated by physical extrapolation based on larger devices.


###### Qf=10GHz (%) -3.4 -4.8 16.9 -1.1 -9.3 -13.1 -12.6 2.7 -13.7 -3.8 -12.6 -6.4 -7.9 0.6 -5.9
 Table 12.16.4: Capacitance and Q value fitting errors for RF RTMOM.

|nv|6|6|48|c h 48|6|2 48|72|n t 288|6|48|48|288|6|48|288|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|nh|48|288|48|288|. 288|48|8 72|6|i a 288|48|48|6|288|48|6|
|w (um)|0.1|0.1|1 0.1|0.1|& 0.1|0.1|5 0.1|7 0.1|l 0.1|0.1|0.1|0.1|0.16|0.16|0.16|
|w (um)|0.1|0.1|0.1|0 / 0.1|0.1|I n 0.1|0.1|2 0.1|0.1|I n 0.1|0.1|0.1|0.1|0.1|0.1|
|stm|1|1|1|0 1|9 1|1|d 1|3 1|1|1|f 2|2|1|1|1|
|spm|5|5|5|5|/ 7|7|. 7|7|3|3|o r 4|4|5|5|5|
|C (%) * RMS|0.7|1.8|1.1|3.8|8.2|2 0 5.5|5.4|P r 2.6|3.2|4.7|2.6|m 2.9|2.3|0.3|1.2|
|C (%) f=10GHz|-0.6|-1.5|-0.8|-4.7|4.6|1 5.4|5.3|2.5|o -3.1|-4.7|2.6|a 2.9|2.3 t|-0.1|-1.0|
|Q (%) f=10GHz|-3.4|-4.8|16.9|-1.1|-9.3|-13.1|2 -12.6|2.7|m -13.7|-3.8|-12.6|-6.4|i o -7.9|0.6|-5.9|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 627 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.16.5 RF Corner Model Table
 Table 12.16.5 lists the skew parameters for the slow-corner (SS), typical (TT) and fast-corner (FF) cases, which correspond to libraries SS_RFRTMOM, TT_RFRTMOM and FF_RFRTMOM. There is also a statistical model library, MC_RFRTMOM, for Monte Carlo simulation


Skew Parameter SS TT FF

RTMOM_momfac1 1.15 1 0.85
RTMOM_momfac2 1.4 1 0.6
l_momfac 1.0235 1 0.9762
r_momfac 1.3 1 0.7


###### Table 12.16.5: Skew parameters for RF RTMOM.

 12.16.6 RF Temperature Effect Model


###### A capacitor tester with W/S=0.16µm /0.16µm, NV/NH=8/288 and metal stack M1 to M7 is used to study the temperature characteristics. The parasitic resistance elements, Ra and Rb, show linear dependences on temperature as modeled by the following functions, Ra(T)=Ra*(0.0036*(temper-25)+1) Rb(T)=Rb*(0.0036*(temper-25)+1) Values of the quality factor (Q) as function of frequency at temperatures -40℃, 25 ℃, 125℃ are shown in Fig. 12.16.3 (a); variations of Q with temperature in the whole frequency range (~DC to 30 GHz) are evident. Note that lower Q at higher temperature is most likely due to the larger parasitic resistances. On the other hand, the capacitance, as plotted in Fig. 12.16.3 (b), changes little with temperature up to about 22 GHz. 

1000 10000

25_m 25_m
25_s 25_s
-40_m -40_m
-40_s -40_s
125_m 125_m

100 125_s 125_s

1000

10

1 100

0 5 10 15 20 25 30 0 5 10 15 20 25 30
###### Freq (GHz) Freq (GHz)

 (a)                     (b) Fig. 12.16.3: Quality factor (a) and capacitance (b) versus frequency for the RF RTMOM tester at 125℃℃℃℃, 25℃℃℃℃ and -40℃℃℃℃.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 628 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.17 Inductor Model

 12.17.1 Model Usage Guide


###### Testers for the standard and symmetric octagonal spiral inductors using thick Cu metal (physical thickness: 3.4 mm) on P-substrate have been fabricated and modeled based on two-port Y-parameter fitting. The symmetric inductors can be used in both single-ended and differential mode operations, with the latter having an extra node (“tap”) as the center tap. Two metallization technologies for fabricating the core inductor are supported: One uses UTM in processes 1P5M to 1P9M (i.e., mu_z), and the other uses Mz+AL_RDL and Mu+AL_RDL in processes 1P5M to 1P8M (i.e., mza_a, mu_a, respectively). Scalable models for the three types of inductors, the standard (spiral_std_mu_z; spiral_std_mza_a; spiral_std_mu_a), symmetric (spiral_sym_mu_z; spiral_sym_mza_a; spiral_sym_mu_a) and symmetric with center tap (spiral_sym_ct_mu_z; spiral_sym_ct_mza_a; spiral_sym_ct_mu_a), are included in this release. The guard- ring effect is included in these models. The valid parameter values are listed in Table 12.17.1.
 Table 12.17.1: Parameters and valid values of the inductor models

Type Mz+Mu inductor Mz+ALRDL inductor Mu+ALRDL inductor
Specification STD SYM CT STD SYM CT STD SYM CT
Inductance(nH) 0.06~12.17 0.086~15.26 0.086~15.26 0.06~12.38 0.086~15.26 0.086~15.26 0.06~12.17 0.086~15.26 0.086~15.26
Valid width(um) 3~30 3~30 3~30 7.5~30 7.5~30 7.5~30 6.2~30 6.2~30 6.2~30

0.5 ~ 5.5 1 ~ 6 1 ~ 6 0.5 ~ 5.5 1 ~ 6 1 ~ 6 0.5 ~ 5.5 1 ~ 6 1 ~ 6

Valid Turns(N) (1/4 per step) (1 per step) (1 per step) (1/4 per step) (1 per step) (1 per step) (1/4 per step) (1 per step) (1 per step)

Valid Radius(R:um) 15 ~ 90(when width <20), 20 ~ 90(when width >=20)
Spacing(um) 2 ~ 4
Guard-ring distance 10 ~ 50 um
Variable Metal Layer 1P5M ~ 1P9M 1P5M ~ 1P8M 1P5M ~ 1P8M
Valid Temperature   - 40 ~ 125 (degree)
Valid Frequency min(30GHz, Fsr)

###### No devices should be placed under the inductor, as the performance will be affected by the magnetic field penetrating into the silicon substrate. Designers can change the number of turns (NR), the spacing (SPACING), the inner radius (RAD) and track width (W) to adjust the inductance (L) value. Parameter gdis (10µm to 50µm) sets the distance between core inductor and the guard-ring. Minimum value of gdis should be avoided because couplings with other devices are not included in the models. For more information regarding the inductor design, please refer to the thick metal rule, T-N65-CM-DR-001, at the TSMC website.  EXAMPLE To use standard inductor processed with UTM metal (i.e., mu_z; maximum lay = 9):
Xl_spiral_1 top bottom gnode spiral_std_mu_z nr=3.5 rad=60u spacing=3u w=15u lay=9 gdis=50u
###### To use symmetric inductor with center tap processed with AL_RDL metal (i.e., mza_a; maximum lay = 8):
Xl_spiral_2 top bottom gnode tap spiral_sym_ct_mza_a nr=3 rad=60u spacing=3u w=15u lay=8 gdis=50u

|Type|i Mz+Mu inductor|Col3|Col4|Mz+ALRDL inductor|Col6|Col7|Mu+ALRDL inductor|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|Specification|STD|SYM|o CT|STD|SYM|CT|STD|SYM|CT|
|Inductance(nH)|I 0.06~12.17|0.086~15.26|n 0.086~15.26|0.06~12.38|0.086~15.26|0.086~15.26|0.06~12.17|0.086~15.26|0.086~15.26|
|Valid width(um)|C 3~30|3~30|3~30|f 7.5~30|7.5~30|7.5~30|6.2~30|6.2~30|6.2~30|
|Valid Turns(N)|0.5 ~ 5.5 (1/4 per step)|T 1 ~ 6 (1 per step)|1 ~ 6 (1 per step)|i d 0.5 ~ 5.5 (1/4 per step)|1 ~ 6 (1 per step)|1 ~ 6 (1 per step)|0.5 ~ 5.5 (1/4 per step)|1 ~ 6 (1 per step)|1 ~ 6 (1 per step)|
|Valid Radius(R:um)|e e 15 ~ 90(when width <20), 20 ~ 90(when width >=20)|||||||||
|Spacing(um)|1 c n 2 ~ 4|||||||||
|Guard-ring distance|2 t 10 ~ 50 um|||||||||
|Variable Metal Layer|h 1P5M ~ 1P9M|||8 i 1P5M ~ 1P8M|||1P5M ~ 1P8M|||
|Valid Temperature|. a - 40 ~ 125 (degree)|||||||||
|Valid Frequency|5 1 & l min(30GHz, Fsr)|||||||||


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 629 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.17.2 Test Structure and Measurement Procedures
 Top layout views of the three types of inductors are shown in Fig. 12.17.1 with the key design parameters:
� N: number of turns
� W: inductor track width
� S: spacing between tracks
� R: inner radius of inductor
� Gdis: guard-ring distance


P-substrate N=3 2R N=3 2R

W N=3.5 2R S Pick-up

Under
path(M8)

Under Center tap(M7)

Port2 crossing(M8)

###### Standard inductor Symmetric inductor Symmetric inductor with CT


Port1 Port2

N=3 2R

Center tap(M7)


Port1

M9

P-substrate

W N=3.5 2R S Pick-up

50um

Under
path(M8)

Port2


Fig. 12.17.1: Top views of inductor layouts.

###### 12.17.3 Equivalent Circuit Model


Port1 Port2

N=3 2R

Under
crossing(M8)


###### Lumped RLC equivalent 2-πcircuit representation of the standard, symmetric andπcircuit for center-tapped inductor is shown in Fig. 12.17.2. These models are fitted with empirical equations. The component values are extracted by fitting the two-port Y-parameters, simulated from calibrated EM tools. The calibrated EM tools have good agreements with measurement data, which are de-embedded with equivalent open and thru. The equivalent circuit are as follows, where K is the mutual inductance:

 K1 K2

 K12

 Fig. 12.17.2: Equivalent circuit of a standard inductor.


###### K1 K2

 K12


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 630 of 705
whole or in part without prior written permission of TSMC.


-----

###### K1 K2

 K12


###### Fig. 12.17.3: Equivalent circuit of a symmetric inductor.

 Fig. 12.17.4: Equivalent circuit of a symmetric center-tapped inductor.


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 631 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.17.4 Model Details 12.17.4.1 Standard Inductor Model Error Table
 Modeling errors are obtained by fitting the real and imaginary parts of the four Y-parameters according to the equations given in Chapter 13 of T-N65-CM-SP-007. Fitting errors for the mu_z (mza_a) [mu_a] standard inductors with track widths of 3µm, 6µm, 9µm, 15µm and 30µm (7.5µm, 15µm and 30µm) [6.2µm, 9µm, 15µm and 30µm ] and different guard-ring distance are summarized in Tables 12.17.2 to 12.17.12.

|N (turns)|3.5|5.5|3.5|5.5|1.5|3.5|5.5|1.5|3.5|5.5|
|---|---|---|---|---|---|---|---|---|---|---|
|R(radius in µm)|15|15|30|30|60|60|60|90|90|90|
|Real(Y11)(%)|14.82|6.22|7.20|3.43|14.13|2.86|0.31|10.03|0.59|0.32|
|T Real(Y21)(%)|14.84|6.25|7.21|3.43|14.13|2.87|0.26|10.04|0.59|0.31|
|Real(Y12)(%)|S 14.84|6.25|7.21|3.43|14.13|2.87|0.26|10.04|0.59|0.31|
|n Real(Y22)(%)|M 14.83|6.22|7.20|3.40|14.13|2.86|0.26|10.04|0.58|0.28|
|g Imag(Y11)(%)|0.33|0.89|0.36|0.11|2.61|0.25|0.42|0.61|0.21|0.24|
|h Imag(Y21)(%)|0.34|C 0.89|0.36|0.08|2.60|0.27|0.41|0.62|0.21|0.24|
|a Imag(Y12)(%)|0.34|0.89|C 0.36|0.08|2.60|0.27|0.41|0.62|0.21|0.24|
|i Imag(Y22)(%)|0.34|0.90|o 0.35|0.08|2.61|0.24|0.41|0.62|0.21|0.23|


###### Table 12.17.2: Fitting errors (Real and Imaginary) for a mu_z standard inductor with W=15µµµµm, gdis=50µµµµm, spacing=3µµµµm

N (turns) 3.5 5.5 3.5 5.5 1.5 3.5 5.5 1.5 3.5 5.5
R(radius in µm) 15 15 30 30 60 60 60 90 90 90
Real(Y11)(%) 1.92 1.37 4.93 1.15 7.22 1.01 1.92 4.60 0.42 1.00
Real(Y21)(%) 1.92 1.37 4.93 1.15 7.22 1.01 1.92 4.60 0.41 0.99
Real(Y12)(%) 1.92 1.37 4.93 1.15 7.22 1.01 1.92 4.60 0.41 0.99
Real(Y22)(%) 1.92 1.36 4.92 1.15 7.22 1.02 1.55 4.60 0.42 1.00
Imag(Y11)(%) 4.17 5.33 14.64 8.56 12.52 8.37 6.18 8.30 6.79 4.55
Imag(Y21)(%) 4.15 5.30 14.56 8.51 12.46 8.32 6.13 8.25 6.74 4.51
Imag(Y12)(%) 4.15 5.30 14.56 8.51 12.46 8.32 6.13 8.25 6.74 4.51
Imag(Y22)(%) 4.16 5.32 14.62 8.55 12.52 8.36 6.18 8.30 6.79 4.55

###### Table 12.17.3: Fitting errors (Real and Imaginary) for a mu_z standard inductor with W=3µµµµm, gdis=50µµµµm, spacing=3µµµµm.

|N (turns)|e 3.5|5.5|3.5|5.5|e 1.5|3.5|5.5|1.5|3.5|5.5|
|---|---|---|---|---|---|---|---|---|---|---|
|R(radius in µm)|15|c 15|1 30|2 30|n 60|60|60|90|90|90|
|Real(Y11)(%)|1.92|h 1.37|4.93|8 1.15|t 7.22|i 1.01|1.92|4.60|0.42|1.00|
|Real(Y21)(%)|1.92|1.37|. 4.93|5 1.15|7.22|a 1.01|1.92|4.60|0.41|0.99|
|Real(Y12)(%)|1 1.92|1.37|& 4.93|1.15|7 7.22|l 1.01|1.92|4.60|0.41|0.99|
|Real(Y22)(%)|1.92|0 / 1.36|I 4.92|1.15|2 7.22|1.02|I n 1.55|4.60|0.42|1.00|
|Imag(Y11)(%)|4.17|0 5.33|14.64|n 8.56|12.52|3 8.37|f 6.18|8.30|6.79|4.55|
|Imag(Y21)(%)|4.15|5.30|9 14.56|d 8.51|12.46|8.32|6.13|o 8.25|6.74|4.51|
|Imag(Y12)(%)|4.15|5.30|/ 2 14.56|. 8.51|12.46|8.32|6.13|r 8.25|6.74|4.51|
|Imag(Y22)(%)|4.16|5.32|14.62|0 8.55|P 12.52|8.36|6.18|m 8.30|6.79|4.55|

|m, spacing=3µµµµm.|Col2|Col3|1|12|ro 2|romo|mot|a t|atio|tion|
|---|---|---|---|---|---|---|---|---|---|---|
|N (turns)|3.5|5.5|3.5|5.5|1.5|3.5|o t 5.5|1.5|3.5|n 5.5|
|R(radius in µm)|15|15|30|30|60|60|i 60|90|90|90|
|Real(Y11)(%)|2.44|1.65|2.51|0.96|1.10|0.85|1.63|o 0.23|1.69|2.55|
|Real(Y21)(%)|2.44|1.65|2.51|0.97|1.11|0.85|1.63|n 0.22|1.69|2.57|
|Real(Y12)(%)|2.44|1.65|2.51|0.97|1.11|0.85|1.63|0.22|C 1.69|2.57|
|Real(Y22)(%)|2.44|1.65|2.51|0.97|1.10|0.85|1.62|0.22|e 1.68|2.55|
|Imag(Y11)(%)|5.32|1.40|0.48|0.24|1.04|0.56|0.29|1.22|0.29|0.58|
|Imag(Y21)(%)|5.30|1.38|0.49|0.24|1.04|0.55|0.24|1.22|0.22|n t 0.52|
|Imag(Y12)(%)|5.30|1.38|0.49|0.24|1.04|0.55|0.24|1.22|0.22|e 0.52|
|Imag(Y22)(%)|5.31|1.39|0.49|0.23|1.04|0.55|0.25|1.22|0.22|0.51|


###### Table 12.17.4: Fitting errors (Real and Imaginary) for a mu_z standard inductor with W=6µµµµm, gdis=50µµµµm, spacing=3µµµµm.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 632 of 705
whole or in part without prior written permission of TSMC.


-----

|N (turns)|3.5|5.5|3.5|5.5|1.5|3.5|5.5|1.5|3.5|5.5|
|---|---|---|---|---|---|---|---|---|---|---|
|R(radius in µm)|15|15|30|30|60|60|60|90|90|90|
|Real(Y11)(%)|7.75|0.69|8.16|3.79|3.69|5.87|1.95|1.75|2.32|0.34|
|Real(Y21)(%)|7.75|0.63|8.16|3.80|3.69|5.88|1.97|1.75|2.32|0.34|
|Real(Y12)(%)|7.75|0.63|8.16|3.80|3.69|5.88|1.97|1.75|2.32|0.34|
|Real(Y22)(%)|7.75|0.68|8.16|3.80|3.69|5.87|1.97|1.75|2.08|0.34|
|Imag(Y11)(%)|2.63|1.10|3.00|1.45|2.88|1.81|1.27|0.86|1.29|1.41|
|Imag(Y21)(%)|2.62|1.11|2.99|1.43|2.88|1.81|1.26|0.86|1.28|1.41|
|Imag(Y12)(%)|2.62|1.11|2.99|1.43|2.88|1.81|1.26|0.86|1.28|1.41|
|Imag(Y22)(%)|2.63|1.11|2.99|1.43|2.88|1.81|1.25|0.85|1.28|1.38|


###### Table 12.17.5: Fitting errors (Real and Imaginary) for a mu_z standard inductor with W=9µµµµm, gdis=50µµµµm, spacing=3µµµµm.

N (turns) 3.5 5.5 3.5 5.5 1.5 3.5 5.5
R(radius in µm) 20 20 55 55 90 90 90
Real(Y11)(%) 12.63 0.36 1.72 0.02 23.85 1.01 0.42
Real(Y21)(%) 12.70 0.31 1.75 0.12 23.89 1.04 0.55
Real(Y12)(%) 12.70 0.31 1.75 0.12 23.89 1.04 0.55
Real(Y22)(%) 12.64 0.34 1.74 0.17 23.86 1.05 0.49
Imag(Y11)(%) 3.54 1.07 1.31 0.29 1.47 0.46 0.08
Imag(Y21)(%) 3.52 1.05 1.30 0.29 1.47 0.45 0.13
Imag(Y12)(%) 3.52 1.05 1.30 0.29 1.47 0.45 0.13
Imag(Y22)(%) 3.54 1.08 1.31 0.30 1.47 0.46 0.03

###### Table 12.17.6: Fitting errors (Real and Imaginary) for a mu_z standard inductor with W=30µµµµm, gdis=50µµµµm, spacing=3µµµµm.

|TSM =3µµµµm.|Col2|Col3|Col4|Col5|Col6|Col7|Col8|
|---|---|---|---|---|---|---|---|
|N (turns)|3.5|5.5|3.5|5.5|1.5|3.5|5.5|
|M R(radius in µm)|20|20|55|55|90|90|90|
|C Real(Y11)(%)|12.63|0.36|1.72|0.02|23.85|1.01|0.42|
|Real(Y21)(%)|12.70|0.31|1.75|0.12|23.89|1.04|0.55|
|Real(Y12)(%)|C 12.70|0.31|1.75|0.12|23.89|1.04|0.55|
|i Real(Y22)(%)|12.64|o 0.34|1.74|0.17|23.86|1.05|0.49|
|I Imag(Y11)(%)|3.54|n 1.07|1.31|0.29|1.47|0.46|0.08|
|C Imag(Y21)(%)|3.52|f 1.05|i 1.30|0.29|1.47|0.45|0.13|
|T Imag(Y12)(%)|3.52|1.05|d 1.30|0.29|1.47|0.45|0.13|
|e Imag(Y22)(%)|3.54|1.08|e 1.31|0.30|1.47|0.46|0.03|

|N (turns)|1 3.5|5.5|3.5|5 5.5|1.5|a l 3.5|5.5|1.5|3.5|5.5|
|---|---|---|---|---|---|---|---|---|---|---|
|R(radius in µm)|15|0 15|& 30|30|7 60|60|I 60|90|90|90|
|Real(Y11)(%)|2.28|/ 1.08|I 2.21|n 1.11|2 3.40|0.46|n 1.39|1.55|0.75|0.91|
|Real(Y21)(%)|2.28|0 1.03|2.20|d 1.01|3.40|3 0.15|f 1.30|1.55|0.49|0.53|
|Real(Y12)(%)|2.28|1.03|9 / 2.20|. 1.01|3.40|0.15|1.30|o 1.55|0.49|0.53|
|Real(Y22)(%)|2.28|1.04|2 2.21|1.07|3.40|0.36|1.40|r 1.55|0.69|1.05|
|Imag(Y11)(%)|0.57|0.62|1.04|0 0.28|P r 4.09|0.51|0.40|m 0.34|0.35|0.35|
|Imag(Y21)(%)|0.54|0.57|1.04|1 0.29|4.08|o 0.52|0.36|0.34|a 0.35|0.28|
|Imag(Y12)(%)|0.54|0.57|1.04|2 0.29|4.08|0.52|0.36|0.34|t i 0.35|0.28|
|Imag(Y22)(%)|0.54|0.59|1.04|0.28|4.09|m 0.50|0.33|0.34|0.33|o 0.25|


###### Table 12.17.7: Fitting errors (Real and Imaginary) for a mza_a standard inductor with W=15µµµµm, gdis=50µµµµm, spacing=3µµµµm.

N (turns) 3.5 5.5 1.5 3.5 5.5 1.5 3.5 5.5
R(radius in µm) 20 20 55 55 55 90 90 90
Real(Y11)(%) 3.83 1.83 8.47 2.98 1.44 14.02 1.85 2.82
Real(Y21)(%) 3.83 1.69 8.48 2.94 0.94 14.04 1.54 1.45
Real(Y12)(%) 3.83 1.69 8.48 2.94 0.94 14.04 1.54 1.45
Real(Y22)(%) 3.84 1.86 8.47 2.94 1.44 14.02 1.67 2.42
Imag(Y11)(%) 1.97 0.67 0.39 0.63 0.38 1.03 0.25 0.62
Imag(Y21)(%) 1.94 0.57 0.38 0.55 0.11 1.01 0.13 0.26
Imag(Y12)(%) 1.94 0.57 0.38 0.55 0.11 1.01 0.13 0.26
Imag(Y22)(%) 1.97 0.66 0.39 0.57 0.23 1.03 0.11 0.29

###### Table 12.17.8: Fitting errors (Real and Imaginary) for a mza_a standard inductor with W=30µµµµm, gdis=50µµµµm, spacing=3µµµµm.

|ing=3µµµµm.|Col2|Col3|Col4|Col5|o|otion|tion|n|
|---|---|---|---|---|---|---|---|---|
|N (turns)|3.5|5.5|1.5|3.5|5.5|1.5|o 3.5|5.5|
|R(radius in µm)|20|20|55|55|55|90|n 90|90|
|Real(Y11)(%)|3.83|1.83|8.47|2.98|1.44|14.02|1.85|C 2.82|
|Real(Y21)(%)|3.83|1.69|8.48|2.94|0.94|14.04|1.54|e 1.45|
|Real(Y12)(%)|3.83|1.69|8.48|2.94|0.94|14.04|1.54|1.45|
|Real(Y22)(%)|3.84|1.86|8.47|2.94|1.44|14.02|1.67|2.42|
|Imag(Y11)(%)|1.97|0.67|0.39|0.63|0.38|1.03|0.25|0.62|
|Imag(Y21)(%)|1.94|0.57|0.38|0.55|0.11|1.01|0.13|0.26|
|Imag(Y12)(%)|1.94|0.57|0.38|0.55|0.11|1.01|0.13|0.26|
|Imag(Y22)(%)|1.97|0.66|0.39|0.57|0.23|1.03|0.11|0.29|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 633 of 705
whole or in part without prior written permission of TSMC.


-----

|N (turns)|3.5|5.5|3.5|5.5|1.5|3.5|5.5|1.5|3.5|5.5|
|---|---|---|---|---|---|---|---|---|---|---|
|R(radius in µm)|15|15|30|30|60|60|60|90|90|90|
|Real(Y11)(%)|0.42|0.25|1.07|0.26|1.91|0.21|0.37|1.60|0.43|0.58|
|Real(Y21)(%)|0.41|0.12|1.07|0.18|1.91|0.13|0.24|1.60|0.32|0.48|
|Real(Y12)(%)|0.41|0.12|1.07|0.18|1.91|0.13|0.24|1.60|0.32|0.48|
|Real(Y22)(%)|0.42|0.19|1.07|0.26|1.91|0.21|0.41|1.60|0.41|0.62|
|Imag(Y11)(%)|2.81|0.42|2.97|1.94|2.43|2.34|1.16|3.12|1.61|1.02|
|Imag(Y21)(%)|2.79|0.37|2.93|1.89|2.40|2.30|1.07|3.08|1.56|0.89|
|Imag(Y12)(%)|2.79|0.37|2.93|1.89|2.40|2.30|1.07|3.08|1.56|0.89|
|Imag(Y22)(%)|2.80|0.39|2.97|1.93|2.43|2.33|1.14|3.12|1.61|1.01|


###### Table 12.17.9: Fitting errors (Real and Imaginary) for a mza_a standard inductor with W=7.5µµµµm, gdis=50µµµµm, spacing=3µµµµm.

N (turns) 3.5 5.5 3.5 5.5 1.5 3.5 5.5 1.5 3.5 5.5
R(radius in µm) 15 15 30 30 60 60 60 90 90 90
Real(Y11)(%) 16.62 6.09 6.60 4.95 17.47 3.38 7.23 8.84 6.43 11.10
Real(Y21)(%) 16.65 5.52 6.53 2.60 17.48 1.42 2.89 8.83 4.88 5.57
Real(Y12)(%) 16.65 5.52 6.53 2.60 17.48 1.42 2.89 8.83 4.88 5.57
Real(Y22)(%) 16.63 5.76 6.56 4.03 17.48 2.66 6.23 8.84 6.04 10.35
Imag(Y11)(%) 1.87 0.42 0.43 0.58 5.73 0.41 0.89 0.48 0.50 1.25
Imag(Y21)(%) 1.88 0.38 0.38 0.43 5.72 0.31 0.50 0.40 0.51 0.75
Imag(Y12)(%) 1.88 0.38 0.38 0.43 5.72 0.31 0.50 0.40 0.51 0.75
Imag(Y22)(%) 1.88 0.28 0.41 0.27 5.73 0.24 0.43 0.47 0.25 0.68

###### Table 12.17.10: Fitting errors (Real and Imaginary) for a mu_a standard inductor with W=15µµµµm, gdis=50µµµµm, spacing=3µµµµm.

|TS a m, spacing=3µµµµm.|TSM|M|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|
|---|---|---|---|---|---|---|---|---|---|---|
|N (turns)|3.5|5.5|3.5|5.5|1.5|3.5|5.5|1.5|3.5|5.5|
|n R(radius in µm)|M 15|15|30|30|60|60|60|90|90|90|
|g Real(Y11)(%)|16.62|C 6.09|6.60|4.95|17.47|3.38|7.23|8.84|6.43|11.10|
|h Real(Y21)(%)|16.65|5.52|6.53|2.60|17.48|1.42|2.89|8.83|4.88|5.57|
|a Real(Y12)(%)|16.65|5.52|C 6.53|2.60|17.48|1.42|2.89|8.83|4.88|5.57|
|i Real(Y22)(%)|16.63|5.76|o 6.56|4.03|17.48|2.66|6.23|8.84|6.04|10.35|
|I Imag(Y11)(%)|1.87|0.42|n 0.43|0.58|5.73|0.41|0.89|0.48|0.50|1.25|
|C Imag(Y21)(%)|1.88|0.38|0.38|f i 0.43|5.72|0.31|0.50|0.40|0.51|0.75|
|Imag(Y12)(%)|T 1.88|0.38|0.38|d 0.43|5.72|0.31|0.50|0.40|0.51|0.75|
|Imag(Y22)(%)|e 1.88|0.28|0.41|0.27|e 5.73|0.24|0.43|0.47|0.25|0.68|

|N (turns)|1 3.5|5.5|3.5|5 5.5|1.5|a l 3.5|5.5|1.5|3.5|5.5|
|---|---|---|---|---|---|---|---|---|---|---|
|R(radius in µm)|15|0 15|& 30|30|7 60|60|I 60|90|90|90|
|Real(Y11)(%)|2.99|/ 2.96|I 2.30|n 1.66|2 2.69|1.63|n 2.96|1.26|1.92|4.46|
|Real(Y21)(%)|2.98|0 2.86|2.26|d 0.85|2.69|3 1.28|f 1.30|1.23|1.06|3.18|
|Real(Y12)(%)|2.98|2.86|9 / 2.26|. 0.85|2.69|1.28|1.30|o 1.23|1.06|3.18|
|Real(Y22)(%)|2.99|2.94|2 2.30|1.43|2.69|1.54|2.70|r 1.26|1.80|4.45|
|Imag(Y11)(%)|5.74|1.97|2.03|0 2.25|P r 1.03|2.72|1.52|m 1.81|1.74|1.88|
|Imag(Y21)(%)|5.73|1.97|1.96|1 2.10|0.95|o 2.59|1.12|1.75|a 1.50|1.19|
|Imag(Y12)(%)|5.73|1.97|1.96|2 2.10|0.95|2.59|1.12|1.75|t i 1.50|1.19|
|Imag(Y22)(%)|5.74|1.95|2.01|2.19|1.03|m 2.69|1.38|1.81|1.71|o 1.75|


###### Table 12.17.11: Fitting errors (Real and Imaginary) for a mu_a standard inductor with W=6.2µµµµm, gdis=50µµµµm, spacing=3µµµµm.

N (turns) 3.5 5.5 3.5 5.5 1.5 3.5 5.5 1.5 3.5 5.5
R(radius in µm) 15 15 30 30 60 60 60 90 90 90
Real(Y11)(%) 5.15 2.59 3.81 1.17 4.51 1.97 4.80 2.98 2.99 6.75
Real(Y21)(%) 5.15 2.23 3.75 1.17 4.50 1.00 2.50 2.95 1.32 3.55
Real(Y12)(%) 5.15 2.23 3.75 1.17 4.50 1.00 2.50 2.95 1.32 3.55
Real(Y22)(%) 5.15 2.45 3.80 1.93 4.51 1.66 4.38 2.98 2.69 6.51
Imag(Y11)(%) 2.68 0.34 0.93 0.47 5.38 0.44 0.82 1.76 0.59 1.16
Imag(Y21)(%) 2.68 0.20 0.92 0.30 5.37 0.24 0.66 1.77 0.50 0.64
Imag(Y12)(%) 2.68 0.20 0.92 0.30 5.37 0.24 0.66 1.77 0.50 0.64
Imag(Y22)(%) 2.68 0.18 0.92 0.20 5.38 0.32 0.56 1.76 0.49 0.79

###### Table 12.17.12: Fitting errors (Real and Imaginary) for a mu_a standard inductor with W=9µµµµm, gdis=50µµµµm, spacing=3µµµµm.

|m, spacing=3µµµµm.|Col2|Col3|Col4|Col5|Col6|o|otion|tion|n|n|
|---|---|---|---|---|---|---|---|---|---|---|
|N (turns)|3.5|5.5|3.5|5.5|1.5|3.5|5.5|o 1.5|3.5|5.5|
|R(radius in µm)|15|15|30|30|60|60|60|n 90|90|90|
|Real(Y11)(%)|5.15|2.59|3.81|1.17|4.51|1.97|4.80|2.98|C 2.99|6.75|
|Real(Y21)(%)|5.15|2.23|3.75|1.17|4.50|1.00|2.50|2.95|e 1.32|3.55|
|Real(Y12)(%)|5.15|2.23|3.75|1.17|4.50|1.00|2.50|2.95|1.32|n 3.55|
|Real(Y22)(%)|5.15|2.45|3.80|1.93|4.51|1.66|4.38|2.98|2.69|t 6.51|
|Imag(Y11)(%)|2.68|0.34|0.93|0.47|5.38|0.44|0.82|1.76|0.59|e 1.16|
|Imag(Y21)(%)|2.68|0.20|0.92|0.30|5.37|0.24|0.66|1.77|0.50|0.64|
|Imag(Y12)(%)|2.68|0.20|0.92|0.30|5.37|0.24|0.66|1.77|0.50|0.64|
|Imag(Y22)(%)|2.68|0.18|0.92|0.20|5.38|0.32|0.56|1.76|0.49|0.79|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 634 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.17.4.2 Symmetric Inductor Model Error Table
 Modeling errors for the mu_z (mza_a) [mu_a] symmetric inductor are obtained as outlined in this section, and summarized in Tables 12.17.13 to 12.17.24 for track widths of 3µm, 6µm, 9µm, 15µm and 30µm (7.5µm, 15µm and 30µm) [6.2µm, 9µm, 15µm and 30µm].

|N (turns)|3|5|3|5|3|5|3|5|
|---|---|---|---|---|---|---|---|---|
|R(radius in µm)|15|15|30|30|60|60|90|90|
|Real(Y11)(%)|21.95|6.08|10.81|0.48|2.16|1.88|8.84|0.79|
|Real(Y21)(%)|21.96|6.09|10.82|0.48|2.17|1.89|8.87|0.79|
|Real(Y12)(%)|21.96|6.09|10.82|0.48|2.17|1.89|8.87|0.79|
|Real(Y22)(%)|21.95|6.08|10.82|0.48|2.17|1.88|8.84|0.78|
|T Imag(Y11)(%)|3.91|1.30|0.31|0.74|0.36|0.34|0.23|0.28|
|S Imag(Y21)(%)|3.90|1.30|0.31|0.74|0.38|0.35|0.24|0.25|
|M Imag(Y12)(%)|3.90|1.30|0.31|0.74|0.38|0.35|0.24|0.25|
|Imag(Y22)(%)|3.91|1.30|0.31|0.74|0.36|0.34|0.22|0.26|


###### Table 12.17.13: Fitting errors (Real and Imaginary) for mu_z symmetric inductor with W=15µµµµm, gdis=50µµµµm, spacing=3µµµµm.

N (turns) 3 5 3 5 3 5
R(radius in µm) 20 20 55 55 90 90
Real(Y11)(%) 16.38 2.25 21.06 0.63 1.93 0.66
Real(Y21)(%) 16.43 2.32 21.22 0.70 1.89 0.21
Real(Y12)(%) 16.43 2.32 21.22 0.70 1.89 0.21
Real(Y22)(%) 16.38 2.26 21.10 0.61 1.91 0.71
Imag(Y11)(%) 3.66 2.36 2.46 1.29 1.42 0.68
Imag(Y21)(%) 3.64 2.33 2.45 1.26 1.40 0.68
Imag(Y12)(%) 3.64 2.33 2.45 1.26 1.40 0.68
Imag(Y22)(%) 3.66 2.36 2.46 1.29 1.42 0.68

###### Table 12.17.14: Fitting errors (Real and Imaginary) for mu_z symmetric inductor with W=30µµµµm, gdis=50µµµµm, spacing=3µµµµm.

|C Co i IC rrors (Real and Im m.|Con magina|on ary) for|r mu_z|symme|etric in|nductor|
|---|---|---|---|---|---|---|
|I N (turns)|n 3|5|3|5|3|5|
|C R(radius in µm)|20|f i 20|55|55|90|90|
|T Real(Y11)(%)|16.38|d 2.25|21.06|0.63|1.93|0.66|
|e Real(Y21)(%)|16.43|2.32|e 21.22|0.70|1.89|0.21|
|c Real(Y12)(%)|1 16.43|2.32|n 21.22|0.70|1.89|0.21|
|h Real(Y22)(%)|16.38|2 2.26|t 21.10|0.61|1.91|0.71|
|Imag(Y11)(%)|. 3.66|8 2.36|2.46|i a 1.29|1.42|0.68|
|1 Imag(Y21)(%)|& 3.64|5 2.33|2.45|l 1.26|1.40|0.68|
|0 Imag(Y12)(%)|I 3.64|2.33|7 2.45|1.26|I 1.40|0.68|
|/ 0 Imag(Y22)(%)|3.66|n 2.36|2 2.46|3 1.29|n 1.42|0.68|

|pacing=3µµµµm.|Col2|9/2|d 9/201|d. Pr 01|Pro|o|orma|ma|
|---|---|---|---|---|---|---|---|---|
|N (turns)|3|5|1 3|5|o 3|5|a 1 3|5|
|R(radius in µm)|15|15|30|2 30|60|60|90 90|t i 90|
|Real(Y11)(%)|4.68|0.42|5.99|1.99|3.31|m 2.18|6.26 0.85|o 1.08|
|Real(Y21)(%)|4.68|0.42|6.00|2.00|3.31|o 2.18|6.26 0.85|1.08|
|Real(Y12)(%)|4.68|0.42|6.00|2.00|3.31|2.18|t i 6.26 0.85|1.08|
|Real(Y22)(%)|4.68|0.42|5.99|1.99|3.29|2.18|o 6.26 0.85|1.08|
|Imag(Y11)(%)|7.09|0.94|15.70|10.08|7.33|5.69|n 9.32 6.32|5.47|
|Imag(Y21)(%)|7.07|0.95|15.64|10.03|7.28|5.66|9.26 6.28|5.42|
|Imag(Y12)(%)|7.07|0.95|15.64|10.03|7.28|5.66|C 9.26 6.28|5.42|
|Imag(Y22)(%)|7.09|0.94|15.70|10.08|7.33|5.69|9.32 6.32|e 5.47|


###### Table 12.17.15: Fitting errors (Real and Imaginary) for mu_z symmetric inductor with W=3µµµµm, gdis=50µµµµm,spacing=3µµµµm.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 635 of 705
whole or in part without prior written permission of TSMC.


-----

|N (turns)|3|5|3|5|3|5|1 3|5|
|---|---|---|---|---|---|---|---|---|
|R(radius in µm)|15|15|30|30|60|60|90 90|90|
|Real(Y11)(%)|1.44|1.92|0.95|1.30|0.12|1.90|0.12 1.35|3.14|
|Real(Y21)(%)|1.44|1.92|0.96|1.30|0.14|1.90|0.10 1.35|3.15|
|Real(Y12)(%)|1.44|1.92|0.96|1.30|0.14|1.90|0.10 1.35|3.15|
|Real(Y22)(%)|1.44|1.90|0.95|1.30|0.12|1.90|0.12 1.34|3.13|
|Imag(Y11)(%)|9.26|0.88|4.42|0.77|0.34|0.37|0.94 0.29|0.49|
|Imag(Y21)(%)|9.24|0.87|4.41|0.78|0.38|0.39|0.94 0.29|0.46|
|Imag(Y12)(%)|9.24|0.87|4.41|0.78|0.38|0.39|0.94 0.29|0.46|
|Imag(Y22)(%)|9.26|0.88|4.42|0.77|0.34|0.36|0.94 0.28|0.48|


###### Table 12.17.16: Fitting errors (Real and Imaginary) for mu_z symmetric inductor with W=6µµµµm, gdis=50µµµµm, spacing=3µµµµm.

N (turns) 3 5 3 5 3 5 1 3 5
R(radius in µm) 15 15 30 30 60 60 90 90 90
Real(Y11)(%) 8.99 5.48 1.73 7.14 0.24 3.80 1.82 3.27 1.25
Real(Y21)(%) 8.99 5.48 1.73 7.15 0.23 3.81 1.82 3.28 1.26
Real(Y12)(%) 8.99 5.48 1.73 7.15 0.23 3.81 1.82 3.28 1.26
Real(Y22)(%) 8.99 5.48 1.74 7.14 0.25 3.80 1.82 3.27 1.25
Imag(Y11)(%) 7.12 0.40 0.76 1.58 0.89 0.86 4.08 1.27 0.90
Imag(Y21)(%) 7.11 0.41 0.76 1.59 0.91 0.88 4.07 1.27 0.90
Imag(Y12)(%) 7.11 0.41 0.76 1.59 0.91 0.88 4.07 1.27 0.90
Imag(Y22)(%) 7.12 0.40 0.75 1.58 0.89 0.85 4.08 1.27 0.90

###### Table 12.17.17: Fitting errors (Real and Imaginary) for mu_z symmetric inductor with W=9µµµµm, gdis=50µµµµm, spacing=3µµµµm.

|TSM pacing=3µµµµm.|SM|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
|N (turns)|3|5|3|5|3|5|1 3|5|
|R(radius in µm)|M 15|15|30|30|60|60|90 90|90|
|g Real(Y11)(%)|C 8.99|5.48|1.73|7.14|0.24|3.80|1.82 3.27|1.25|
|h Real(Y21)(%)|8.99|5.48|1.73|7.15|0.23|3.81|1.82 3.28|1.26|
|a Real(Y12)(%)|8.99|C 5.48|1.73|7.15|0.23|3.81|1.82 3.28|1.26|
|i Real(Y22)(%)|8.99|5.48|o 1.74|7.14|0.25|3.80|1.82 3.27|1.25|
|I Imag(Y11)(%)|7.12|0.40|n 0.76|1.58|0.89|0.86|4.08 1.27|0.90|
|C Imag(Y21)(%)|7.11|0.41|f 0.76|i 1.59|0.91|0.88|4.07 1.27|0.90|
|Imag(Y12)(%)|T 7.11|0.41|0.76|d 1.59|0.91|0.88|4.07 1.27|0.90|
|Imag(Y22)(%)|e 7.12|0.40|0.75|e 1.58|0.89|0.85|4.08 1.27|0.90|

|N (turns)|1 3|5|3|5 5|a 3|l 5|1|3|5|
|---|---|---|---|---|---|---|---|---|---|
|R(radius in µm)|0 15|15|& 30|7 30|60|I 60|90|90|90|
|Real(Y11)(%)|/ 3.55|2.55|I n 0.86|0.99|2 2.70|n 2.77|0.78|1.07|3.15|
|Real(Y21)(%)|3.55|0 2.57|0.85|d 1.00|3 2.70|2.75|f 0.77|1.06|3.13|
|Real(Y12)(%)|3.55|9 / 2.57|0.85|. 1.00|2.70|2.75|o 0.77|1.06|3.13|
|Real(Y22)(%)|3.55|2.55|2 0.86|1.00|2.70|2.77|0.77|r 1.08|3.16|
|Imag(Y11)(%)|1.57|0.39|0 0.31|P 0.43|r 1.05|0.44|2.30|m 0.13|0.38|
|Imag(Y21)(%)|1.57|0.37|1 0.32|0.40|o 1.05|0.40|2.29|a 0.14|0.30|
|Imag(Y12)(%)|1.57|0.37|0.32|2 0.40|1.05|0.40|2.29|0.14|t i 0.30|
|Imag(Y22)(%)|1.57|0.39|0.31|0.43|1.05|m 0.45|2.30|0.14|o 0.40|


###### Table 12.17.18: Fitting errors (Real and Imaginary) for mza_a symmetric inductor with W=15µµµµm, gdis=50µµµµm, spacing=3µµµµm.

N (turns) 3 5 3 5 3 5
R(radius in µm) 20 20 55 55 90 90
Real(Y11)(%) 4.57 1.26 6.66 6.71 7.42 1.47
Real(Y21)(%) 4.58 1.36 6.70 6.97 7.50 0.92
Real(Y12)(%) 4.58 1.36 6.70 6.97 7.50 0.92
Real(Y22)(%) 4.57 1.30 6.66 6.73 7.43 1.57
Imag(Y11)(%) 2.66 1.58 1.09 0.83 0.74 0.38
Imag(Y21)(%) 2.64 1.50 1.07 0.77 0.71 0.13
Imag(Y12)(%) 2.64 1.50 1.07 0.77 0.71 0.13
Imag(Y22)(%) 2.66 1.58 1.09 0.84 0.74 0.40

###### Table 12.17.19: Fitting errors (Real and Imaginary) for mza_a symmetric inductor with W=30µµµµm, gdis=50µµµµm, spacing=3µµµµm.

|m.|Col2|Col3|Col4|o|otion|tion|
|---|---|---|---|---|---|---|
|N (turns)|3|5|3|5|3|o 5|
|R(radius in µm)|20|20|55|55|90|n 90|
|Real(Y11)(%)|4.57|1.26|6.66|6.71|7.42|1.47|
|Real(Y21)(%)|4.58|1.36|6.70|6.97|7.50|0.92|
|Real(Y12)(%)|4.58|1.36|6.70|6.97|7.50|0.92|
|Real(Y22)(%)|4.57|1.30|6.66|6.73|7.43|1.57|
|Imag(Y11)(%)|2.66|1.58|1.09|0.83|0.74|0.38|
|Imag(Y21)(%)|2.64|1.50|1.07|0.77|0.71|0.13|
|Imag(Y12)(%)|2.64|1.50|1.07|0.77|0.71|0.13|
|Imag(Y22)(%)|2.66|1.58|1.09|0.84|0.74|0.40|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 636 of 705
whole or in part without prior written permission of TSMC.


-----

|N (turns)|3|5|3|5|3|5|1|3|5|
|---|---|---|---|---|---|---|---|---|---|
|R(radius in µm)|15|15|30|30|60|60|90|90|90|
|Real(Y11)(%)|0.50|0.16|1.90|0.15|0.72|1.55|1.77|0.18|0.29|
|Real(Y21)(%)|0.50|0.19|1.90|0.15|0.72|1.55|1.77|0.17|0.23|
|Real(Y12)(%)|0.50|0.19|1.90|0.15|0.72|1.55|1.77|0.17|0.23|
|Real(Y22)(%)|0.50|0.17|1.90|0.15|0.72|1.56|1.77|0.19|0.30|
|Imag(Y11)(%)|1.89|1.06|3.51|3.70|1.88|2.86|2.87|2.23|1.87|
|Imag(Y21)(%)|1.88|1.06|3.49|3.67|1.86|2.81|2.85|2.19|1.82|
|Imag(Y12)(%)|1.88|1.06|3.49|3.67|1.86|2.81|2.85|2.19|1.82|
|Imag(Y22)(%)|1.89|1.06|3.51|3.70|1.89|2.86|2.87|2.23|1.87|


###### Table 12.17.20: Fitting errors (Real and Imaginary) for mza_a symmetric inductor with W=7.5µµµµm, gdis=50µµµµm, spacing=3µµµµm.

N (turns) 3 5 3 5 3 5 3 5
R(radius in µm) 15 15 30 30 60 60 90 90
Real(Y11)(%) 14.37 14.18 10.91 14.92 6.07 1.61 1.82 0.45
Real(Y21)(%) 14.36 14.22 10.89 15.01 6.08 1.60 1.86 0.46
Real(Y12)(%) 14.36 14.22 10.89 15.01 6.08 1.60 1.86 0.46
Real(Y22)(%) 14.38 14.18 10.91 14.93 6.07 1.58 1.81 0.43
Imag(Y11)(%) 5.16 0.55 1.63 0.92 0.37 0.21 0.21 0.33
Imag(Y21)(%) 5.15 0.55 1.63 0.92 0.39 0.26 0.25 0.49
Imag(Y12)(%) 5.15 0.55 1.63 0.92 0.39 0.26 0.25 0.49
Imag(Y22)(%) 5.16 0.56 1.63 0.93 0.38 0.23 0.23 0.35

###### Table 12.17.21: Fitting errors (Real and Imaginary) for mu_a symmetric inductor with W=15µµµµm, gdis=50µµµµm, spacing=3µµµµm.

|TSM ing=3µµµµm.|M|Col3|Col4|Col5|Col6|Col7|Col8|
|---|---|---|---|---|---|---|---|
|N (turns)|3|5|3|5|3|5|3 5|
|M R(radius in µm)|15|15|30|30|60|60|90 90|
|Real(Y11)(%)|C 14.37|14.18|10.91|14.92|6.07|1.61|1.82 0.45|
|Real(Y21)(%)|14.36|14.22|10.89|15.01|6.08|1.60|1.86 0.46|
|a Real(Y12)(%)|14.36|C 14.22|10.89|15.01|6.08|1.60|1.86 0.46|
|i Real(Y22)(%)|14.38|o 14.18|10.91|14.93|6.07|1.58|1.81 0.43|
|I Imag(Y11)(%)|5.16|n 0.55|1.63|0.92|0.37|0.21|0.21 0.33|
|C Imag(Y21)(%)|5.15|0.55|f i 1.63|0.92|0.39|0.26|0.25 0.49|
|T Imag(Y12)(%)|5.15|0.55|d 1.63|0.92|0.39|0.26|0.25 0.49|
|e Imag(Y22)(%)|5.16|0.56|1.63|e 0.93|0.38|0.23|0.23 0.35|

|ch. & 1 m.|12 h. &|1285 &|ntia 85|ntial|al|Col7|
|---|---|---|---|---|---|---|
|1 N (turns)|3|5 5|3|a l 5|3|5|
|0 R(radius in µm)|& 20|20|7 55|55|I 90|90|
|/ Real(Y11)(%)|I 5.95|n 2.30|2 17.66|1.77|n 5.70|1.14|
|0 Real(Y21)(%)|5.97|d 2.38|17.80|3 1.79|f 5.80|1.55|
|Real(Y12)(%)|9 / 5.97|. 2.38|17.80|1.79|5.80|o 1.55|
|Real(Y22)(%)|2 5.96|2.30|17.67|1.70|5.70|r 0.99|
|Imag(Y11)(%)|3.32|0 2.35|P r 2.29|0.45|1.37|m 0.28|
|Imag(Y21)(%)|3.30|1 2.31|2.28|o 0.40|1.35|0.10|
|Imag(Y12)(%)|3.30|2 2.31|2.28|0.40|1.35|0.10|
|Imag(Y22)(%)|3.32|2.35|2.29|m 0.46|1.37|0.26|


###### Table 12.17.22: Fitting errors (Real and Imaginary) for mu_a symmetric inductor with W=30µµµµm, gdis=50µµµµm, spacing=3µµµµm.

N (turns) 3 5 3 5 3 5 3 5
R(radius in µm) 30 30 60 60 90 90 90 90
Real(Y11)(%) 1.90 1.56 0.68 0.36 3.18 2.81 2.05 1.46
Real(Y21)(%) 1.89 1.56 0.68 0.35 3.18 2.81 2.06 1.46
Real(Y12)(%) 1.89 1.56 0.68 0.35 3.18 2.81 2.06 1.46
Real(Y22)(%) 1.90 1.56 0.68 0.36 3.19 2.80 2.05 1.46
Imag(Y11)(%) 1.71 2.19 2.24 1.96 0.61 1.73 0.91 1.73
Imag(Y21)(%) 1.71 2.18 2.23 1.95 0.62 1.71 0.93 1.72
Imag(Y12)(%) 1.71 2.18 2.23 1.95 0.62 1.71 0.93 1.72
Imag(Y22)(%) 1.71 2.19 2.24 1.96 0.60 1.72 0.91 1.73

###### Table 12.17.23: Fitting errors (Real and Imaginary) for mu_a symmetric inductor with W=6.2µµµµm, gdis=50µµµµm, spacing=3µµµµm.

|ing=3µµµµm.|Col2|Col3|Col4|Col5|o|otion|tion|
|---|---|---|---|---|---|---|---|
|N (turns)|3|5|3|5|3|5|o 3 5|
|R(radius in µm)|30|30|60|60|90|90|n 90 90|
|Real(Y11)(%)|1.90|1.56|0.68|0.36|3.18|2.81|C 2.05 1.46|
|Real(Y21)(%)|1.89|1.56|0.68|0.35|3.18|2.81|e 2.06 1.46|
|Real(Y12)(%)|1.89|1.56|0.68|0.35|3.18|2.81|2.06 1.46|
|Real(Y22)(%)|1.90|1.56|0.68|0.36|3.19|2.80|2.05 1.46|
|Imag(Y11)(%)|1.71|2.19|2.24|1.96|0.61|1.73|0.91 1.73|
|Imag(Y21)(%)|1.71|2.18|2.23|1.95|0.62|1.71|0.93 1.72|
|Imag(Y12)(%)|1.71|2.18|2.23|1.95|0.62|1.71|0.93 1.72|
|Imag(Y22)(%)|1.71|2.19|2.24|1.96|0.60|1.72|0.91 1.73|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 637 of 705
whole or in part without prior written permission of TSMC.


-----

|N (turns)|3|5|3|5|3|5|3 5|
|---|---|---|---|---|---|---|---|
|R(radius in µm)|15|15|30|30|60|60|90 90|
|Real(Y11)(%)|2.87|2.99|1.70|2.54|1.28|0.18|4.12 1.83|
|Real(Y21)(%)|2.86|2.99|1.69|2.55|1.29|0.15|4.12 1.83|
|Real(Y12)(%)|2.86|2.99|1.69|2.55|1.29|0.15|4.12 1.83|
|Real(Y22)(%)|2.87|2.99|1.70|2.55|1.29|0.20|4.12 1.82|
|Imag(Y11)(%)|4.63|0.39|1.02|0.26|0.29|0.16|0.96 0.19|
|Imag(Y21)(%)|4.61|0.39|1.01|0.27|0.30|0.21|0.99 0.19|
|Imag(Y12)(%)|4.61|0.39|1.01|0.27|0.30|0.21|0.99 0.19|
|Imag(Y22)(%)|4.63|0.39|1.02|0.26|0.30|0.18|0.96 0.20|


###### Table 12.17.24: Fitting errors (Real and Imaginary) for mu_a symmetric inductor with W=9µµµµm, gdis=50µµµµm, spacing=3µµµµm.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 638 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.17.5 Corner Model Table Table 12.17.25 lists the skew parameters for the slow-corner (SS), typical (TT) and fast-corner (FF) cases. Please refer to Table 1-1 of T-N65-CM-SP-007 for library names.

Skew
SS TT FF
Parameter

rm9_indfac 1.1 1.0 0.9
cm9_indfac 1.07 1.0 0.913
c12_indfac 1.081 1.0 0.926
rsub_indfac 1.2 1.0 0.8
csub_indfac 0.8333 1.0 1.25
l_indfac 1.0235 1.0 0.9762

###### Table 12.17.25: Parameters and values for inductor corner cases.

|Skew Parameter|SS|TT|FF|
|---|---|---|---|
|rm9_indfac|1.1|1.0|0.9|
|cm9_indfac|1.07|1.0|0.913|
|c12_indfac|1.081|1.0|0.926|
|rsub_indfac|1.2|1.0|0.8|
|csub_indfac|0.8333|1.0|1.25|
|l_indfac|1.0235|1.0|0.9762|


###### 12.17.6 Temperature Effect Model The temperature effects have been analyzed by S-parameter measurements at three temperatures, -40℃, 25 ℃, and 125℃, for both the standard and symmetric inductors. The following functions have been implemented to model the temperature effects.  R(T)=R*(0.0026*(temper-25)+1) Rs(T)=Rs*(0.0026*(temper-25)+1)[0.5] Rsub(T)=Rsub*(-0.0000114*(temper-25)*(temper-25)+0.0046*(temper-25)+1) The temperature effects on the quality factor (Q) are determined primarily by the temperature coefficients (TCR) of the spiral metal (e.g., UTM) and substrate resistances. Both materials have positive temperature coefficients, but their effects on the quality factor are different. As temperature increases, the resistance in the spiral metal causes the quality factor to decrease, while the resistance in the substrate improves the quality factor at high frequencies. Fig. 12.17.5 (a) shows the simulated and measured data for a 1P9M standard inductor at temperatures -40℃, 25℃, and 125℃. Fig. 8-5(b) shows the data for a 1P9M symmetric inductor. 

 Circle: Measured; Line: Simulated (a)                 (b) Fig. 12.17.5: Temperature effect of mu_z standard inductor (a), and symmetric inductor (b).


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 639 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.17.7 Variable Metal Layer Model Inductors using different metal layers (1P5M to 1P9M) have different capacitances over the substrate (Cox). The higher the metal layer the lower the Cox, which results in a higher quality factor. Inductors fabricated in three processes, 1P6M and 1P9M for Mu_z or 1P4M and 1P8M for Mza_a and Mu_a, have been characterized to model the effects of the different metal layers. The following function has been implemented in the model. Cox (layer)=Cox(layer=9)*[(1/(12.5039+(1.7014)*(layer-3)))/(0.0444)] Fig. 12.17.6 (a) shows the simulated and measured data for mu_z standard inductors processed with 1P6M, and 1P9M. Fig. 12.17.6 (b) shows the results for mu_z symmetric inductors.

 Circle: Measured; Line: Simulated (a)                (b) Fig. 12.17.6: Effects of different metal layer: (a) standard inductors; (b) symmetric inductors.


###### 12.17.8 Statistical Model
 In this version inductor provides statistical model and their corresponding corner models. Whenever the corners of inductor were provided, their statistical model was made accordingly based on PCA result. Statistical libraries for Monte-Carlo simulation are denoted by MC. RF models are labeled as “RFIND”. For example, the library “TT_RFIND” is for typical RF model; “MC_RFIND” for statistical RF model. The simulation results with corner of inductor are shown in Fig. 12.17.7.


###### Fig. 12.17.7: Simulation results of 250 Monte-Carlo random tests.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 640 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.18 RF I/O PAD MODEL

 12.18.1 Model Usage Guide


###### Low-capacitance pads used for input/output (I/O) ESD low-capacitance purpose are modeled for high- frequency application based on the one-port S-parameter measurement and Y-parameter fitting. The pads are scalable both in width (wt = 47~80um) and length (lt = 47~80um). Four different metal schemes (1PXM, X=6,7,8, and 9 for MuMz scheme) are available by using “lay” as parameter. Dummy metal with two different dummy-metal densities (15% and 23%) underneath MuMz metal layers can be utilized for design flexibility (lowcpad_d15 for 15% and lowcpad_d23 for 23%). The usage example of this RF I/O pad is given as follows. Usage Example: To use a low-capacitance pad with size 50um by 50um with dummy-metal density 15% in 1P9M metal scheme:
X_lowcpad APAD 0 lowcpad_d15 wt=50u lt=50u lay=9

###### 12.18.2 Test Structure and Measurement Procedure


###### The cross section of low-capacitance pads are shown in Fig. 12.18.1. Solid rectangular pads located in Mtop (Mu) and Mtop-1 (Mz) layers are connected with each other by vias. Dummy metal layers inserted from M1 to Mtop-2 with two different metal densities (15% and 23%) are available. Poly shielding is adopted just beneath M1. One-port S-parameter measurements are performed from 200MHz to 20GHz.

 M (Mu)
top


###### Via

 Dummy Metal (M ~M )
1 top-2

|iden 1 Tec er measurements are performed from 20|iden 1 Tec asurements are performed from 20|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|7 5 8 2 1 & . h c e 1|1 c e|||||||||||||||
||||||||h|.|||2|8|5|||
||7 & 1|||||||||||||||


###### Dummy Option: Density (15%, 23%)

 Contact


###### M (Mz)
top-1


###### Poly Shielding

|n 0 3 d 9 / . Dummy 2 P 0 Density ( r ) 1 o p-2 2 m o|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
||||||
||||||
||||||
||||||


###### Fig. 12.18.1: Cross-section of the RF I/O low-capacitance pad.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 641 of 705
whole or in part without prior written permission of TSMC.


-----

###### 12.18.3 Equivalent Circuit and Model Scaling Rule  The equivalent circuit model of this RF pad can be simply considered as a lumped capacitor since the extracted capacitance from admittance (Y) matrix varies slightly with frequency. In addition, the parasitic resistance value is of µΩ order thus can almost be neglected. For use convenience, three pad subcircuits are built for three different dummy-metal densities. The scaling equations for the capacitance which can be empirically determined, are shown in Table 12.18.1. 

Density Element Scaling Equation

lowcpad_d15 15 % cpad (F) [(0.0186*lt*scale*wt*scale*1e12+2.4107)*(0.0171*lay**2 - 0.3719*lay + ]
2.6155)*1e-15

lowcpad_d23 23 % cpad (F) [(0.0197*lt*scale*wt*scale*1e12+1.4200)*(0.0164*lay**2 - 0.3622*lay + ]
2.5815)*1e-15
###### Table 12.18.1: Scaling equations for the equivalent-circuit elements of low-capacitance pad.

|Col1|Density|Element|Scaling Equation|
|---|---|---|---|
|lowcpad_d15|15 %|cpad (F)|(0.0186*lt*scale*wt*scale*1e12+2.4107)*(0.0171*lay**2 - 0.3719*lay + 2.6155)*1e-15|
|S h lowcpad_d23|23 %|T cpad (F)|(0.0197*lt*scale*wt*scale*1e12+1.4200)*(0.0164*lay**2 - 0.3622*lay + 2.5815)*1e-15|


###### 12.18.4 Modeled Capacitance and Model Error Table 12.18.4.1 Modeled and Measured Capacitance Modeled and measured capacitance of the equivalent circuit elements for the ten low-capacitance pad samples in 1P6M and 1P9M metal schemes are shown in Table 12.18.2 for demonstration. Note that pads with 0% dummy density are used for width and length scaling purpose and pad model with this 0% dymmy density is not provided.

1P6M 1P9M

Capacitance (cpad) Capacitance (cpad)

Size (wt * lt) Dummy Metal Density

Modeled Measured Modeled Measured

44um * 44um 0 % 36.64 fF 34.36 fF 24.44 fF 23.73 fF

50um * 50um 0 % 45.4 fF 43.44 fF 30.28 fF 30.10 fF

80um * 80um 0 % 105.9 fF 105.0 fF 70.65 fF 72.41 fF

50um * 50um 15 % 48.9 fF 46.26 fF 31.96 fF 31.83 fF

50um * 50um 23 % 50.6 fF 47.67 fF 32.94 fF 33.50 fF

###### Table 12.18.2: Modeled and measured capacitaqnce for the ten low-capacitance pad samples.
 12.18.4.2 Fitting Error Table Fitting errors of imaginary part of Y11 between measurement and simulation results for the ten low- capacitance pad samples in 1P6M and 1P9M metal schemes, summarized in Table 12.18.3, are obtained according to the calculation equations given in Chapter 13 of T-N65-CM-SP-007.

|Tec nsity is not provided.|Col2|iden 1|Col4|Col5|Col6|
|---|---|---|---|---|---|
|c e||e 1 n 1P6M||1P9M||
|Size (wt * lt)|h . Dummy Metal Density|2 t Capacitance (cpad) i||Capacitance (cpad)||
|||8 5 Modeled|a Measured|Modeled|Measured|
|44um * 44um|1 0 0 %|& 7 36.64 fF|l I 34.36 fF|24.44 fF|23.73 fF|
|50um * 50um|/ 0 %|I n 45.4 fF|2 n 43.44 fF|30.28 fF|30.10 fF|
|80um * 80um|0 9 0 %|d 105.9 fF|3 105.0 fF|f o 70.65 fF|72.41 fF|
|50um * 50um|15 %|/ . 2 48.9 fF|46.26 fF|r 31.96 fF|31.83 fF|
|50um * 50um|23 %|0 50.6 fF|P r 47.67 fF|m 32.94 fF|33.50 fF|

|Col1|Col2|1P6M|1P9M|
|---|---|---|---|
|Size (wt * lt)|Dummy Metal Density|Fitting Error imag(Y11)|C Fitting Error imag(Y11)|
|44um * 44um|0 %|7.29287 %|e n 3.98673 %|
|50um * 50um|0 %|4.97394 %|t 1.34188 %|
|80um * 80um|0 %|1.41830 %|e r 1.77413 %|
|50um * 50um|15 %|6.00569 %|1.15426 %|
|50um * 50um|23 %|6.60680 %|1.08686 %|


###### Table 12.18.3: Fitting errors (Imaginary part of Y11).

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 642 of 705
whole or in part without prior written permission of TSMC.


-----

###### Appendix A Revision History

 A.1 T-N65-CL-DR-001 (Logic)


###### A.1.1 From Version 0.1 to Version 0.2

From Version 0.1 to Version 0.2
Rule Sec. No. Section Title Revision Description

1. 3.3 Dummy Pattern CAD Modifies Table 3.3.1 for metal datatypes.
Layers

2. 3.4 Special Recognition Adds new CAD layers, SRAMDMY;1, CO;11,
CAD Layer Summary RRuleRequire, RRuleRecommend, RRuleAnalog,
and FILLER.
Modifies the CAD layers, SRAMDMY;0 and
SRAMDMY;4.
3. G.5 3.7.1 Design Geometry Adds the rule.
Rules

4. OPC.R.1® 3.7.2 OPC Adds the recommendation.
Recommendations
and Guidelines

5. OPC.R.2g[U] 3.7.2 OPC Adds the guideline.
Recommendations
and Guidelines

6. DNW.S.6/ 4.5.1 DNW Layout Rules Adds the rules.
DNW.EN.2

7. OD.S.3 4.5.2 OD Layout Rules Changes the entire rule and figure.
8. OD.S.3.1 4.5.2 OD Layout Rules Changes the entire rule and figure.
9. OD.S.6® 4.5.2 OD Layout Rules Adds the recommendation.
10. OD.W.1® 4.5.2 OD Layout Rules Deletes the recommendation of “Recommended
minimum interconnect OD width ≥ 0.11”.
11. NW.S.6.1/ 4.5.3 NW Layout Rules Adds the rules.
NW.EN.2.1

12. NT_N.EN.1 4.5.6 NT_N Layout Rules Modifies the rule as a range.
13. PO.R.6/PO.DN.3/ 4.5.8 PO Layout Rules Adds the rules.
PO.DN.4

14. PO.DN.1 4.5.8 PO Layout Rules Changes the rule from “≤ 50%” to “≤ 40%”.
15. PO.EX.2 4.5.8 PO Layout Rules Changes the rule from “0.13” to “0.115”.
16. PO.S.1.1® 4.5.8 PO Layout Rules Adds the recommendation.
17. PO.S.11® 4.5.8 PO Layout Rules Adds the recommendation.
18. PO.S.12® 4.5.8 PO Layout Rules Adds the recommendation.
19. PO.S.13® 4.5.8 PO Layout Rules Adds the recommendation.
20. PO.S.14® 4.5.8 PO Layout Rules Adds the recommendation.
21. PO.EN.1® 4.5.8 PO Layout Rules Adds the recommendation.
22. PO.EN.2® 4.5.8 PO Layout Rules Adds the recommendation.
23. PO.EN.3® 4.5.8 PO Layout Rules Adds the recommendation.
24. PO.W.1® 4.5.8 PO Layout Rules Deletes the recommendation.
25. PO.A.3® 4.5.8 PO Layout Rules Deletes the recommendation.
26. VTH_N.W.1 4.5.9 VTH_N Layout Rules Changes the rule from “0.28” to “0.18”.
27. VTH_N.S.3 4.5.9 VTH_N Layout Rules Changes the rule from “0.26” to “0.22”.
28. VTH_P.W.1 4.5.10 VTH_P Layout Rules Changes the rule from “0.28” to “0.18”.
29. VTH_P.S.3 4.5.10 VTH_P Layout Rules Changes the rule from “0.26” to “0.22”.
30. VTL_N.W.1 4.5.11 VTL_N Layout Rules Changes the rule from “0.28” to “0.18”.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 643 of 705
whole or in part without prior written permission of TSMC.

|Col1|From Version 0.1 to Version 0.2|Col3|Col4|Col5|
|---|---|---|---|---|
||Rule|Sec. No.|Section Title|Revision Description|
|S 1.||3.3 T|Dummy Pattern CAD Layers|Modifies Table 3.3.1 for metal datatypes.|
|2.|g n a h|S 3.4 M|Special Recognition CAD Layer Summary C|Adds new CAD layers, SRAMDMY;1, CO;11, RRuleRequire, RRuleRecommend, RRuleAnalog, and FILLER. Modifies the CAD layers, SRAMDMY;0 and SRAMDMY;4.|
|3.|h a G.5 i|3.7.1|C Design Geometry Rules|Adds the rule.|
|4.|OPC.R.1®|I 3.7.2 C|o n OPC Recommendations f i and Guidelines|Adds the recommendation.|
|5.|OPC.R.2gU|T 3.7.2 e|d OPC e Recommendations c 1 n and Guidelines|Adds the guideline.|
|6.|DNW.S.6/ DNW.EN.2|4.5.1|2 h DNW Layout Rules 8 .|t Adds the rules. i|
|7.|OD.S.3|1 4.5.2|5 OD Layout Rules|a l Changes the entire rule and figure.|
|8.|OD.S.3.1|0 4.5.2|& 7 OD Layout Rules|I Changes the entire rule and figure.|
|9.|OD.S.6®|4.5.2|I / n OD Layout Rules|2 n Adds the recommendation.|
|10.|OD.W.1®|4.5.2|0 d 9 OD Layout Rules / .|3 f o Deletes the recommendation of “Recommended minimum interconnect OD width ≥ 0.11”.|
|11.|NW.S.6.1/ NW.EN.2.1|4.5.3|2 P NW Layout Rules 0|r m Adds the rules. r|
|12.|NT_N.EN.1|4.5.6|1 NT_N Layout Rules|a o Modifies the rule as a range.|
|13.|PO.R.6/PO.DN.3/ PO.DN.4|4.5.8|2 PO Layout Rules|t m i Adds the rules. o|
|14.|PO.DN.1|4.5.8|PO Layout Rules|o n Changes the rule from “≤ 50%” to “≤ 40%”.|
|15.|PO.EX.2|4.5.8|PO Layout Rules|t i Changes the rule from “0.13” to “0.115”.|
|16.|PO.S.1.1®|4.5.8|PO Layout Rules|o Adds the recommendation.|
|17.|PO.S.11®|4.5.8|PO Layout Rules|n Adds the recommendation.|
|18.|PO.S.12®|4.5.8|PO Layout Rules|Adds the recommendation.|
|19.|PO.S.13®|4.5.8|PO Layout Rules|C Adds the recommendation.|
|20.|PO.S.14®|4.5.8|PO Layout Rules|e Adds the recommendation.|
|21.|PO.EN.1®|4.5.8|PO Layout Rules|n Adds the recommendation.|
|22.|PO.EN.2®|4.5.8|PO Layout Rules|t e Adds the recommendation.|
|23.|PO.EN.3®|4.5.8|PO Layout Rules|r Adds the recommendation.|
|24.|PO.W.1®|4.5.8|PO Layout Rules|Deletes the recommendation.|
|25.|PO.A.3®|4.5.8|PO Layout Rules|Deletes the recommendation.|
|26.|VTH_N.W.1|4.5.9|VTH_N Layout Rules|Changes the rule from “0.28” to “0.18”.|
|27.|VTH_N.S.3|4.5.9|VTH_N Layout Rules|Changes the rule from “0.26” to “0.22”.|
|28.|VTH_P.W.1|4.5.10|VTH_P Layout Rules|Changes the rule from “0.28” to “0.18”.|
|29.|VTH_P.S.3|4.5.10|VTH_P Layout Rules|Changes the rule from “0.26” to “0.22”.|
|30.|VTL_N.W.1|4.5.11|VTL_N Layout Rules|Changes the rule from “0.28” to “0.18”.|


-----

|ts|smc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 0.1 to Version 0.2||||
||Rule|Sec. No.|Section Title|Revision Description|
|31.|VTL_N.S.3|4.5.11|VTL_N Layout Rules|Changes the rule from “0.26” to “0.22”.|
|32.|VTL_P.W.1|4.5.12|VTL_P Layout Rules|Changes the rule from “0.28” to “0.18”.|
|33.|VTL_P.S.3|4.5.12|VTL_P Layout Rules|Changes the rule from “0.26” to “0.22”.|
|34.|PP.EX.2®|4.5.13|PP Layout Rules|Deletes the recommendation.|
|35.|NP.EX.2®|4.5.13|NP Layout Rules|Deletes the recommendation.|
|36.|RES.8g|4.5.17|OD and PO Resistor Guidelines|Adds the guideline.|
|37.|RES.9g|4.5.17|OD and PO Resistor Guidelines|Adds the guideline.|
|S 38.||4.5.18 T|MOS Varactor Layout Rules|Adds the section.|
|39.|h CO.EN.1.1|S 4.5.19|CO Layout Rules|Adds the rule.|
|40.|a CO.EN.2|4.5.19|CO Layout Rules|Changes the rule from “0.02” to “0.01”.|
|41.|n CO.R.7gU|M 4.5.19|CO Layout Rules|Adds the guideline.|
|42.|g M1.DN.4|4.5.20|C M1 Layout Rules|Adds the rule.|
|43.|h M1.S.2 a|4.5.20|C M1 Layout Rules|Modifies the parallel metal run length from “> 0.42 µm” to “> 0.38 µm”.|
|44.|i M1.DN.1|4.5.20 I|o M1 Layout Rules n|Modifies the lower density window from “100x100” to “50x50”.|
|45.|M1.DN.3|C 4.5.20|f i M1 Layout Rules d|Modifies the lower density window from “100x100” to “25x25”.|
|46.|M1.S.1®|T 4.5.20|e M1 Layout Rules|Adds the recommendation.|
|47.|M1.S.7®|e 4.5.20|1 c n M1 Layout Rules|Adds the recommendation.|
|48.|M1.DN.3®|4.5.20|2 h M1 Layout Rules|t Adds the recommendation.|
|49.|VIAx.EN.1®|4.5.21|8 . VIAx Layout Rules|i Adds the recommendation.|
|50.|VIAx.R.10gU|1 4.5.21|5 VIAx Layout Rules|a l Adds the guideline.|
|51.|Mx.DN.4/Mx.R.3|0 4.5.22|& 7 I Mx Layout Rules|I Adds the rules.|
|52.|Mx.DN.1|4.5.22|/ n 0 Mx Layout Rules d|2 n Modifies the lower density window from “100x100” 3 f to “50x50”.|
|53.|Mx.DN.3|4.5.22|9 / . Mx Layout Rules 2|o r Modifies the lower density window from “100x100” to “25x25”.|
|54.|Mx.W.4®|4.5.22|P 0 Mx Layout Rules|m r Adds the recommendation.|
|55.|Mx.S.1®|4.5.22|1 Mx Layout Rules|a o Adds the recommendation.|
|56.|Mx.S.7®|4.5.22|2 Mx Layout Rules|t i Adds the recommendation.|
|57.|Mx.EN.1®|4.5.22|Mx Layout Rules|m o Adds the recommendation.|
|58.|Mx.DN.3®|4.5.22|Mx Layout Rules|o n Adds the recommendation.|
|59.|Mx.R.2gU|4.5.22|Mx Layout Rules|t i Adds the guideline.|
|60.|VIAz.R.6gU|4.5.23|VIAz Layout Rules|o Adds the guideline.|
|61.|Mz.DN.1|4.5.24|Mz Layout Rules|n Modifies the lower density window from “100x100” to “50x50”.|
|62.|Mz.DN.3|4.5.24|Mz Layout Rules|C Modifies the lower density window from “100x100” e to “25x25”.|
|63.|Mz.W.3®|4.5.24|Mz Layout Rules|n Adds the recommendation.|
|64.|Mz.R.2gU|4.5.24|Mz Layout Rules|t Adds the guideline.|
|65.|AP.S.1|4.5.26|Al RDL Layout Rules|e r Changes the rule from “3” to “2”.|
|66.|AP.DN.1|4.5.26|Al RDL Layout Rules|Changes the higher bound density from “50% to “70%”.|
|67.|SRAM.EX.1|4.5.29|SRAM Rules|Adds the rule.|
|68.|SRAM.O.1|4.5.29|SRAM Rules|Adds the rule.|
|69.|SRAM.R.12|4.5.29|SRAM Rules|Adds the rule.|
|70.|SRAM.R.13|4.5.29|SRAM Rules|Adds the rule.|
|71.|SRAM.R.14|4.5.29|SRAM Rules|Adds the rule.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 644 of 705
whole or in part without prior written permission of TSMC.


-----

|ts|smc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 0.1 to Version 0.2||||
||Rule|Sec. No.|Section Title|Revision Description|
|72.|SRAM.R.15|4.5.29|SRAM Rules|Adds the rule.|
|73.|SRAM.R.16U|4.5.29|SRAM Rules|Adds the rule.|
|74.|SRAM.R.7U|4.5.29|SRAM Rules|Adds the description “SRAMDMY_4 (186;4) is a must for CO mask tape-out if SRAM decoder is rule pushed.”|
|75.|SRAM.W.1|4.5.29|SRAM Rules|Changes the rule from “0.47” to “0.28”.|
|76.|SRAM.S.1|4.5.29|SRAM Rules|Changes the rule from “0.47” to “0.28”.|
|77.|SRAM.S.2|4.5.29|SRAM Rules|Changes the rule from “0.2” to “0.12”.|
|78.|SRAM.EN.1|4.5.29|SRAM Rules|Changes the rule from “0.2” to “0.12”.|
|79.||4.5.31|CSR Layout Rules|Adds the section.|
|S 80.|h|T 4.5.32 S|Seal Ring Layout Rules|Adds the section.|
|81.|a DMx.S.3.1|5.3|DM Rules|Adds the rule.|
|82.|n DMx.W.1|M 5.3|DM Rules|Changes the rule from “0.32” to “0.3” for M1/Mx.|
|83.|g DMx.S.1|5.3|C DM Rules|Changes the rule from “0.4” to “0.3” for M1/Mx.|
|84.|h DMx.S.2|5.3|DM Rules|Changes the rule from “0.6” to “0.3” for M1/Mx.|
|85.|a DMx.A.1 i|5.3|C o DM Rules|Changes the rule from “0.32” to “0.24” for M1/Mx. Changes the rule from “0.6” to “0.565” for Mz.|
|86.|DMx.W.1gU|I 5.3|n DM Rules|Modifies the table.|
|87.||C 6 T|f i Design for d Manufacturing|Modifies the entire chapter.|
|88.|ESD.46gU|e 7.2.4|e ESD Guidelines|Adds the guideline.|
|89.|ESD.47gU|7.2.4|1 c n ESD Guidelines|Adds the guideline.|
|90.|ESD.2g|7.2.4|2 h 8 ESD Guidelines .|t i Modifies the description by adding “(for gate poly a width ≥ 0.13µm)”.|
|91.|ESD.35g|1 7.2.4|5 & ESD Guidelines|l Changes the guideline number from “20” to “10”.|
|92.|ESD.14gU|0 7.2.4|7 I ESD Guidelines / n|I 2 n Changes the dimensions of 1.0V or 1.2V I/O NMOS and PMOS from “20/0.15” to “20/0.1”.|
|93.||8.1|0 d 9 Back-end Process / . Reliability Rules|3 f o Modifies the entire section.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 645 of 705
whole or in part without prior written permission of TSMC.


-----

###### A.1.2 From Version 0.2 to Version 0.3

From Version 0.2 to Version 0.3
Rule Sec. No. Section Title Revision Description

1. 3.1 Mask Information, Modifies Table 3.1.1 & Table 3.1.3.
Key Process
Sequence, & CAD
Layer

2. 3.4 Special Recognition Adds the layer usage of SRAMDMY_5 (186;5).
CAD Layer Summary

3. 3.6 Mask Requirement Modifies Table 3.6.1.
for Device Options

4. G.1 3.7.1 Design Geometry Modifies the layer 186;4 as 186;5 in the rule
Rules description.
5. NT_N.W.2.1 4.5.6 Native Device Layout Adds this rule.
Rules

6. PO.S.13® 4.5.8 PO Layout Rules Changes the rule numbers from
“0.14~0.19/0.27~0.3/0.39~0.46” to
“0.14~0.185/0.27~0.295/0.39~0.455”.
7. PO.DN.4 4.5.8 PO Layout Rules Modifies the rule description of checking window
from “25 µm x 25 µm” to “30 µm x 30 µm”.
8. CO.S.3 4.5.19 CO Layout Rules Modifies the rule description from “[space can be
0.043 µm inside SRAM word line decoder covered
by layer 186;4]” to “[space can be ≥ 0.05 µm
inside SRAM word line decoder covered by layer
186;4, and space ≥ 0.043 µm covered by 186;5]”.
9. 4.5.30 SRAM Periphery Adds the section for layout rules in word line
Rules decoder.
10. 5.3 Dummy Metal Rules Changes the width/space rules of dummy Mz.
11. 6 Design for Modifies some wordings.
Manufacturing

12. 7 Layout Guidelines for Modifies the entire chapter to remove 3.3V part.
Latch-up and I/O
ESD

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 646 of 705
whole or in part without prior written permission of TSMC.

|Col1|From Version 0.2 to Version 0.3|Col3|Col4|Col5|
|---|---|---|---|---|
||Rule|Sec. No.|Section Title|Revision Description|
|1.||3.1|Mask Information, Key Process Sequence, & CAD Layer|Modifies Table 3.1.1 & Table 3.1.3.|
|2.||3.4|Special Recognition CAD Layer Summary|Adds the layer usage of SRAMDMY_5 (186;5).|
|S 3.|h|T 3.6|Mask Requirement for Device Options|Modifies Table 3.6.1.|
|4.|a G.1|S 3.7.1 M|Design Geometry Rules|Modifies the layer 186;4 as 186;5 in the rule description.|
|5.|n g NT_N.W.2.1|4.5.6|C Native Device Layout Rules|Adds this rule.|
|6.|h a PO.S.13® i|4.5.8|C PO Layout Rules o|Changes the rule numbers from “0.14~0.19/0.27~0.3/0.39~0.46” to “0.14~0.185/0.27~0.295/0.39~0.455”.|
|7.|PO.DN.4|I C 4.5.8|n PO Layout Rules f|Modifies the rule description of checking window from “25 µm x 25 µm” to “30 µm x 30 µm”.|
|8.|CO.S.3|T 4.5.19 e|i d CO Layout Rules e 1 c n 2 h 8|Modifies the rule description from “[space can be ≥ 0.043 µm inside SRAM word line decoder covered by layer 186;4]” to “[space can be ≥ 0.05 µm t inside SRAM word line decoder covered by layer i 186;4, and space ≥ 0.043 µm covered by 186;5]”.|
|9.||1 4.5.30|. 5 SRAM Periphery & 7 Rules|a Adds the section for layout rules in word line l decoder.|
|10.||0 5.3|I / Dummy Metal Rules|I 2 n Changes the width/space rules of dummy Mz.|
|11.||6|n 0 d Design for 9 Manufacturing|3 f Modifies some wordings. o|
|12.||7|/ . 2 Layout Guidelines for P 0 Latch-up and I/O ESD|r Modifies the entire chapter to remove 3.3V part. m r|


-----

###### A.1.3 From Version 0.3 to Version 1.0

From Version 0.3 to Version 1.0
Rule Sec. No. Section Title Revision Description

1 3.1 Mask Information, Key Modifies Table 3.1.1 & Table 3.1.2.
Process Sequence, &
CAD Layer

2 3.4 Special Recognition CAD Adds the layer usage of Ncap_NTN (11;20), BJTDMY(110;0).
Layer Summary

3 3.5.2 Device Truth Tables Modifies Table 3.5.3
4 3.5.3 Device Truth Tables Deletes the section
5 NW.S.6.1/ 4.5.3 NW Layout Rules Changes the rule from “0.22” to “0.19”.
NW.EN.2.1
6 NWROD.R.1® 4.5.4 N-Well Within OD Layout Modifies the recommendation.
Rules

7 NWRSTI.R.1® 4.5.5 N-Well Within STI Layout Adds the recommendation.
Rules

8 NT_N.W.2.2 4.5.6 Native Device Layout Adds the rule.
Rules

9 OD2.R.2U 4.5.7 OD2 Layout Rules Adds the rule.

10 PO.S.5® 4.5.8 PO Layout Rules Modifies the recommendation.
11 PO.S.13® 4.5.8 PO Layout Rules Modifies the recommendation.
12 PO.EX.4® 4.5.8 PO Layout Rules Adds the rule.
13 PO.EX.5® 4.5.8 PO Layout Rules Adds the rule.
14 PO.DN.4 4.5.8 PO Layout Rules Modifies the rule
15 VTH_N.R.2 4.5.9 VTH_N Layout Rules Adds the rule.
16 VTH_P.R.2 4.5.10 VTH_P Layout Rules Adds the rule.
17 VTL_N.R.2 4.5.11 VTL_N Layout Rules Adds the rule.
18 VTL_P.R.2 4.5.12 VTL_P Layout Rules Adds the rule.
19 4.5.13 mVTL Layout Rules Adds the section for layout rules
20 CO.EN.0/ CO.EN.4 4.5.20 CO Layout Rules Adds the rules.
21 CO.EN.1 4.5.20 CO Layout Rules Modifies the rule.
20 CO.EN.1.1 4.5.20 CO Layout Rules Modifies the rule.

21 CO.EN.1.2 4.5.20 CO Layout Rules Adds the rule.

22 M1.S.5 4.5.21 M1 Layout Rules Modifies the rule.
23 Mx.S.5 4.5.23 Mx Layout Rules Modifies the rule.
24 SRAM.R.4[U] 4.5.30 SRAM Layout Rules Modifies the rule
25 SRAM.R.17 4.5.30 SRAM Layout Rules Adds the rule.
26 WLD.R.5 4.5.31 SRAM Periphery Rules Deletes the rule.
27 WLD.R.7 4.5.31 SRAM Periphery Rules Adds the rule.
28 5 Layout Rules and Adds the chapter
Recommendations for
Analog Circuits

29 6.3 Dummy Metal Rules Modifies some wordings.
30 DMx.S.10 6.3 Dummy Metal Rules Adds the rule.
31 6.4 Dummy Pattern Fill Usage Modifies some wordings.
Summary

32 7 Design for Manufacturing Modifies some wordings.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 647 of 705
whole or in part without prior written permission of TSMC.

|Col1|From Version 0.3 to Version 1.0|Col3|Col4|Col5|
|---|---|---|---|---|
||Rule|Sec. No.|Section Title|Revision Description|
|1||3.1|Mask Information, Key Process Sequence, & CAD Layer|Modifies Table 3.1.1 & Table 3.1.2.|
|2||3.4|Special Recognition CAD Layer Summary|Adds the layer usage of Ncap_NTN (11;20), BJTDMY(110;0).|
|3||3.5.2|Device Truth Tables|Modifies Table 3.5.3|
|4||3.5.3|Device Truth Tables|Deletes the section|
|S 5|NW.S.6.1/ NW.EN.2.1|4.5.3 T|NW Layout Rules|Changes the rule from “0.22” to “0.19”.|
|6|h NWROD.R.1® a|S 4.5.4|N-Well Within OD Layout Rules|Modifies the recommendation.|
|7|n NWRSTI.R.1®|M 4.5.5|N-Well Within STI Layout Rules|Adds the recommendation.|
|8|g NT_N.W.2.2|4.5.6|C Native Device Layout Rules|Adds the rule.|
|9|h OD2.R.2U|4.5.7|C OD2 Layout Rules|Adds the rule.|
|10|a PO.S.5®|4.5.8|PO Layout Rules|Modifies the recommendation.|
|11|i PO.S.13®|4.5.8|o PO Layout Rules|Modifies the recommendation.|
|12|PO.EX.4®|I 4.5.8|n PO Layout Rules|Adds the rule.|
|13|PO.EX.5®|C 4.5.8|f PO Layout Rules|Adds the rule.|
|14|PO.DN.4|4.5.8|i PO Layout Rules|Modifies the rule|
|15|VTH_N.R.2|T 4.5.9|d VTH_N Layout Rules|Adds the rule.|
|16|VTH_P.R.2|e 4.5.10|e 1 VTH_P Layout Rules|Adds the rule.|
|17|VTL_N.R.2|4.5.11|c n 2 VTL_N Layout Rules|Adds the rule.|
|18|VTL_P.R.2|4.5.12|h VTL_P Layout Rules|t i Adds the rule.|
|19||4.5.13|8 . mVTL Layout Rules|a Adds the section for layout rules|
|20|CO.EN.0/ CO.EN.4|1 4.5.20|5 CO Layout Rules|l Adds the rules.|
|21|CO.EN.1|0 4.5.20|& 7 CO Layout Rules|I Modifies the rule.|
|20|CO.EN.1.1|4.5.20|I / CO Layout Rules|2 n Modifies the rule.|
|21|CO.EN.1.2|4.5.20|n 0 CO Layout Rules|3 f Adds the rule.|
|22|M1.S.5|4.5.21|d 9 M1 Layout Rules|o Modifies the rule.|
|23|Mx.S.5|4.5.23|/ . Mx Layout Rules|r Modifies the rule.|
|24|SRAM.R.4U|4.5.30|2 P SRAM Layout Rules|m Modifies the rule|
|25|SRAM.R.17|4.5.30|0 SRAM Layout Rules|r Adds the rule.|
|26|WLD.R.5|4.5.31|1 SRAM Periphery Rules|a o Deletes the rule.|
|27|WLD.R.7|4.5.31|2 SRAM Periphery Rules|t i Adds the rule.|
|28||5|Layout Rules and Recommendations for Analog Circuits|m o Adds the chapter o n|
|29||6.3|Dummy Metal Rules|t i Modifies some wordings.|
|30|DMx.S.10|6.3|Dummy Metal Rules|o Adds the rule.|
|31||6.4|Dummy Pattern Fill Usage Summary|n Modifies some wordings.|
|32||7|Design for Manufacturing|Modifies some wordings.|


-----

###### A.1.4 From Version 1.0 to Version 1.1

From Version 1.0 to Version 1.1
Rule Sec. No. Section Title Revision Description

|Col1|From Version 1.0 to Version 1.1|Col3|Col4|Col5|
|---|---|---|---|---|
||Rule|Sec. No.|Section Title|Revision Description|
|1.||1.1|Overview|Adds CLN65G+ technology|
|2.||1.2|Reference Documentation|Modifies Table 1.2.1|
|3. S||1.3 T|Guidelines for Half Node Technologies (CLN65 only)|Adds the section|
|4.|h|S 2.1.1|Front-End Features|Modifies GateOX, SRAM, Varactor informations|
|5.|a|2.1.2|Back-End Features|Adds My selections for inter-layer and top-layer.|
|6.|n|M 2.2|Devices|Modifies Table 2.2.1|
|7.|a h g|2.3|C Power Supply and C Operation Temperature Ranges|Modifies Table 2.3.1|
|8.|i|2.4|o Cross–section|Modifies Fig. 2.41, Fig. 2.4.2, Fig.2.4.3|
|9.||I 2.5|n Metallization Options|Modifies Table 2.5.1 to Table 2.5.5|
|10.||C 3.1 T e|f i Mask Information, d Key Process e Sequence, and CAD 1 Layers|Modifies Table 3.1.1 to Table 3.1.8|
|11.||3.2|c n 2 h Metal/Via CAD Layer 8 . Information for 5 Metallization Options|t Adds data type 20 for VIAy/My i a|
|12.||1 0 3.3|& 7 Dummy Pattern Fill I / CAD Layers|l Adds data type 21 for DMy 2 I|
|13.||3.4|n 0 d Special Recognition 9 CAD Layer Summary|n 3 f Adds special layers, POFUSE, OD25_33, OD25_18 o|
|14.||3.5|/ . Device Truth Tables|r Modifies Table 3.5.1 to Table 3.5.4|
|15.||3.6|2 P 0 Mask Requirement 1 for Device options (High/STD/Low VT)|m Modifies Table 3.6.1 r a o|
|16.|G.5|3.7.1|2 Design Geometry Rules|t m i o Modifies reserved layers (adding 40, removing 168)|
|17.||4.2.1|Derived Geometries|o n Modifies OD2 definition (including OD_33)|
|18.||4.3|Definition of Layout Geometrical Terminology|t i o Adds Definition of cut, channel width, and channel length n|
|19.||4.4|Minimum Pitches|Adds VIAy/My minimum pitches.|
|20.|DNW.S.3|4.5.1|DNW Layout Rules|C Changes the rule from “1.32” to “1.65”.|
|21.|DNW.S.4|4.5.1|DNW Layout Rules|e Modifies the rule (PW is considered)|
|22.|DNW.S.5|4.5.1|DNW Layout Rules|n Modifies the rule (PW is considered)|
|23.|DNW.S.6|4.5.1|DNW Layout Rules|t e Modifies the rule (DNW cut PMOS gate is not r allowed)|
|24.|DNW.S.7|4.5.1|DNW Layout Rules|Adds the rule|
|25.|DNW.EN.1®|4.5.1|DNW Layout Rules|DNW.EN.1 is changed to DNW.EN.1®|
|26.|DNW.R.1|4.5.1|DNW Layout Rules|Deletes the rule.|
|27.|DNW.R.5|4.5.1|DNW Layout Rules|Adds the rule.|
|28.|OD.W.3|4.5.2|OD Layout Rules|Modifies the rule (3.3V is considered)|
|29.|OD.S.3|4.5.2|OD Layout Rules|Modifies the rule|
|30.|OD.S.3.1|4.5.2|OD Layout Rules|Modifies the rule|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 648 of 705
whole or in part without prior written permission of TSMC.


-----

|ts|smc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.0 to Version 1.1||||
||Rule|Sec. No.|Section Title|Revision Description|
|31.|OD.DN.3|4.5.2|OD Layout Rules|Modifies the rule|
|32.|OD.R.1|4.5.2|OD Layout Rules|Changes the description from “DOD” to “{DOD OR NWDMY}”.|
|33.|NW.S.6.1|4.5.3|NW Layout Rules|Deletes the rule|
|34.|NW.EN.2.1|4.5.3|NW Layout Rules|Deletes the rule|
|35.|NWROD.S.3®|4.5.4|NWROD Layout Rules|Adds the recommendation.|
|36.|NWROD.R.2g|4.5.4|NWROD Layout Rules|Adds the guideline.|
|S 37.|NWROD.R.3g|4.5.4 T|NWROD Layout Rules|Adds the guideline.|
|38.|h a NWRSTI.EN.2®|S 4.5.5|NWRSTI Layout Rules|Adds the recommendation.|
|39.|n g NWRSTI.R.2g|M 4.5.5|C NWRSTI Layout Rules|Adds the guideline.|
|40.|h NWRSTI.R.3g a|4.5.5|C NWRSTI Layout Rules|Adds the guideline.|
|41.|i NT_N.W.2|4.5.6 I|o NT_N Layout Rules|Modifies the rule (1.05V is removed)|
|42.|NT_N.W.3|C 4.5.6|n f NT_N Layout Rules|Modifies the rule (3.3V is added)|
|43.|NT_N.S.2|T 4.5.6|i d NT_N Layout Rules|Modifies the rule (OD is changed to Active)|
|44.|NT_N.R.2|e 4.5.6|e 1 NT_N Layout Rules c n|Deletes the rule.|
|45.|OD2.S.3|4.5.7|2 h 8 OD2 Layout Rules|t Modifies the rule (in S/D direction is added) i|
|46.|OD2.EN.1|1 4.5.7|. 5 OD2 Layout Rules|a Modifies the rule (3.3V is added) l|
|47.|OD2.R.1|0 4.5.7|& 7 I OD2 Layout Rules /|I Modifies the rule (OD_33 is added) 2 n|
|48.|OD25_33.W.1|4.5.8|n 0 d OD25_33 Layout 9 Rules|3 f Adds the rule. o|
|49.|OD25_33.W.2|4.5.8|/ . 2 P OD25_33 Layout Rules|r Adds the rule. m|
|50.|OD25_33.R.1|4.5.8|0 1 OD25_33 Layout Rules|r a o Adds the rule. t|
|51.|OD25_18.W.1|4.5.9|2 OD25_18 Layout Rules|m i o Adds the rule.|
|52.|OD25_18.R.1|4.5.9|OD25_18 Layout Rules|o n t Adds the rule. i|
|53.|PO.W.3|4.5.10|PO Layout Rules|o Adds the rule.|
|54.|PO.S.2®|4.5.10|PO Layout Rules|n Modifies the recommendation (only LP is considered)|
|55.|PO.S.4.1|4.5.10|PO Layout Rules|C Adds the rule.|
|56.|PO.S.4.1®|4.5.10|PO Layout Rules|e Adds the recommendation.|
|57.|PO.S.10|4.5.10|PO Layout Rules|n t Modifies the rule|
|58.|PO.S.12®|4.5.10|PO Layout Rules|e Deletes the recommendation.|
|59.|PO.S.15|4.5.10|PO Layout Rules|r Changes the rule from PO.DN.4|
|60.|PO.EN.2®|4.5.10|PO Layout Rules|Modifies the recommendation (3.3V is added)|
|61.|PO.EN.3®|4.5.10|PO Layout Rules|Modifies the recommendation (3.3V is added)|
|62.|PO.A.1.1|4.5.10|PO Layout Rules|Adds the rule.|
|63.|PO.A.2|4.5.10|PO Layout Rules|Changes the rule from “0.077” to “0.094”.|
|64.|PO.R.1|4.5.10|PO Layout Rules|Modifies the rule (including Gate to have jog)|
|65.|PO.R.5|4.5.10|PO Layout Rules|Modifies the rule|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 649 of 705
whole or in part without prior written permission of TSMC.


-----

|ts|smc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.0 to Version 1.1||||
||Rule|Sec. No.|Section Title|Revision Description|
|66.|VTH_N.R.2|4.5.11|VTH_N Layout Rules|Change the description from “edge length” to “width”|
|67.|VTH_P.R.2|4.5.12|VTH_P Layout Rules|Change the description from “edge length” to “width”|
|68.|VTL_N.R.2|4.5.13|VTL_N Layout Rules|Change the description from “edge length” to “width”|
|69.|VTL_P.R.2|4.5.14|VTL_P Layout Rules|Change the description from “edge length” to “width”|
|70. S|LDN.EX.3|4.5.18|Layout Rules for LDD Mask Logical Operations|Change the description from “RH” to “{RH OR BJTDMY}”|
|71.|h LDP.EX.2 a n|T S 4.5.18 M|Layout Rules for LDD Mask Logical Operations|Change the description from “RH” to “{RH OR BJTDMY}”|
|72.|g RES.2®|4.5.20|C OD and Poly Resistor Guidelines|RES.2g is changed to RES.2® (Change the length from “0.4” to “0.8”).|
|73.|h a RES.5®|4.5.20|C OD and Poly Resistor Guidelines|RES.5g is changed to RES.5®.|
|74.|i RES.8®|I 4.5.20 C|o n OD and Poly Resistor Guidelines|RES.8g is changed to RES.8® (Change the space from “0.32” to “0.185”).|
|75.|RES.9®|4.5.20 T|f i OD and Poly d Resistor Guidelines|RES.9g is changed to RES.9®. (RH enclosure of unsilicided OD/PO resistor ≥ 0.13)|
|76.|RES.3g|e 4.5.20|e 1 OD and Poly c n Resistor Guidelines|Adds the table, Performance and variation of unsilicided OD/PO resistance|
|77.|RES.4g|4.5.20|2 h 8 OD and Poly . Resistor Guidelines|t i Modifies the guideline (Maximum current density for a unsilicided PO: 0.25 mA/µm)|
|78.|RES.10g|1 4.5.20 0|5 & 7 OD and Poly I Resistor Guidelines|l Adds the guideline I|
|79.|RES.11g|4.5.20|/ n 0 OD and Poly d Resistor Guidelines|2 n Adds the guideline 3 f|
|80.|RES.12g|4.5.20|9 / . OD and Poly 2 Resistor Guidelines|o r Adds the guideline|
|81.|RES.13g|4.5.20|P 0 OD and Poly 1 Resistor Guidelines|m r Adds the guideline o a|
|82.|RES.14g|4.5.20|2 OD and Poly Resistor Guidelines|t m i Adds the guideline o|
|83.|RES.15g|4.5.20|OD and Poly Resistor Guidelines|o n Adds the guideline t|
|84.|VAR.R.2|4.5.21|MOS Varactor Layout Rules|i o Change the description from “PSPO” to “mVTL”|
|85.|CO.W.2|4.5.22|CO Layout Rules|n Adds the rule|
|86.|CO.S.5|4.5.22|CO Layout Rules|C Change the rule from “0.11” to “0.09”. 3.3V is e included.|
|87.|CO.EN.1.1|4.5.22|CO Layout Rules|n Change the description from “three sides” to “two t opposite sides”|
|88.|CO.EN.1.2|4.5.22|CO Layout Rules|e Deletes the rule|
|89.|CO.R.7g|4.5.22|CO Layout Rules|r Deletes the guideline|
|90.|M1.S.5|4.5.23|M1 Layout Rules|Modifies the rule|
|91.|M1.EN.0®|4.5.23|M1 Layout Rules|Adds the recommendation|
|92.|M1.DN.3|4.5.23|M1 Layout Rules|Modifies the rule (with 3 µm x 3 µm open area)|
|93.|M1.DN.4|4.5.23|M1 Layout Rules|Change checking window from “100 µm x 100 µm” to “200 µm x 200 µm”.|
|94.|VIAx.W.2|4.5.24|VIAx Layout Rules|Adds the rule|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 650 of 705
whole or in part without prior written permission of TSMC.


-----

|ts|smc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.0 to Version 1.1||||
||Rule|Sec. No.|Section Title|Revision Description|
|95.|VIAx.EN.0®|4.5.24|VIAx Layout Rules|Adds the recommendation|
|96.|VIAx.EN.1|4.5.24|VIAx Layout Rules|Modifies the rule (including M1)|
|97.|VIAx.EN.1®|4.5.24|VIAx Layout Rules|Modifies the recommendation (including M1)|
|98.|VIAx.EN.2|4.5.24|VIAx Layout Rules|Modifies the rule (including M1)|
|99.|VIAx.EN.2®|4.5.24|VIAx Layout Rules|Modifies the recommendation (including M1)|
|100.|VIAx.R.8®|4.5.24|VIAx Layout Rules|VIAx.R.8 is changed to VIAx.R.8®|
|101.|VIAx.R.10g|4.5.24|VIAx Layout Rules|Deletes the guideline|
|102.|Mx.S.2.1|4.5.25|Mx Layout Rules|Change W2/L2 from “0.38/0.38” to “0.4/0.4”.|
|103.|Mx.S.5|4.5.25|Mx Layout Rules|Modifies the rule|
|S 104.|Mx.EN.0®|T 4.5.25|Mx Layout Rules|Adds the recommendation|
|105.|h Mx.DN.3|S 4.5.25|Mx Layout Rules|Modifies the rule (with 3 µm x 3 µm open area)|
|106.|a n Mx.DN.4|M 4.5.25|Mx Layout Rules|Change checking window from “100 µm x 100 µm” to “200 µm x 200 µm”.|
|107.|g Mx.DN.5 h|4.5.25|C Mx Layout Rules|Modifies the rule (excluding top2 metals at CUP area)|
|108.|i a|4.5.26|C VIAy Layout Rules o|Adds the section for layout rules in VIAy Layout Rules|
|109.||I C 4.5.27|n My Layout Rules f|Adds the section for layout rules in My Layout Rules|
|110.|VIAz.W.2|T 4.5.28|i d VIAz Layout Rules|Adds the rule|
|111.|VIAz.EN.1|e 4.5.28|e 1 VIAz Layout Rules|Modifies the rule (including Mx or My)|
|112.|VIAz.EN.2|4.5.28|c n 2 h VIAz Layout Rules|t Modifies the rule (including Mx or My)|
|113.|VIAz.R.6g|4.5.28|8 . 5 VIAz Layout Rules|i a Deletes the guideline|
|114.|Mz.DN.3|1 0 4.5.29|& 7 Mz Layout Rules I|l I Modifies the rule (with 3 µm x 3 µm open area)|
|115.|Mz.DN.4|4.5.29|/ n 0 Mz Layout Rules d|2 n 3 f Change checking window from “100 µm x 100 µm” to “200 µm x 200 µm”.|
|116.|RV.S.2|4.5.30|9 / . RV Layout Rules|o r Deletes the rule|
|117.|AP.W.1|4.5.31|2 P 0 Al RDL Layout Rules|m Modifies the rule (excluding UBM) r|
|118.|AP.W.2®|4.5.31|1 Al RDL Layout Rules|a o Deletes the recommendation t|
|119.||4.5.32|2 Via Layout Recommendations|m i o Modifies some wordings|
|120.|SRAM.R.4|4.5.34|SRAM Rules|o n t Modifies the rule i|
|121.|SRAM.R.15|4.5.34|SRAM Rules|o Modifies the rule|
|122.|WLD.R.3.1|4.5.35|SRAM Periphery Rules|n Deletes the rule|
|123.|WLD.R.4|4.5.35|SRAM Periphery Rules|C e Deletes the rule|
|124.|WLD.R.7|4.5.35|SRAM Periphery Rules|n t Modifies the rule (including 186;4) e|
|125.||4.5.37|Guidelines for Placing Chip Corner Stress Relief (CSR) Patterns|r Adds the section|
|126.||4.5.38|CSR Layout Rules|Modifies some wordings|
|127.||4.5.39|Seal Ring Layout Rules|Modifies some wordings|
|128.||4.5.40|CDU Layout Rules|Adds the section for layout rules in CDU Layout|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 651 of 705
whole or in part without prior written permission of TSMC.


-----

|ts|smc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.0 to Version 1.1||||
||Rule|Sec. No.|Section Title|Revision Description|
|||||Rules|
|129.|A.R.6|4.5.41|Antenna Layout Rules|Change OD2 rule (except 1.8V IO) from “1000” to “5000”.|
|130.|A.R.9|4.5.41|Antenna Layout Rules|Adds the rule|
|131.|PO,S.14m|5.4.1|Layout Rules for the WPE|Modifies the rule (including NT_N)|
|132.|PO.EN.1m|5.4.1|Layout Rules for the WPE|Modifies the rule (including NT_N)|
|S 133.|PO.EN.2m|5.4.1|Layout Rules for the WPE|Modifies the rule (including NT_N)|
|134.|h PO.EN.3m a|T S 5.4.1|Layout Rules for the WPE|Modifies the rule (including NT_N)|
|135.|n PO.S.5m® g|M 5.4.2|MOS C Recommendations|Adds the recommendation|
|136.|h PO.S.6m®|5.4.2|MOS C Recommendations|Adds the recommendation|
|137.|a i PO.EX.2m®|5.4.2 I|o MOS Recommendations|Adds the recommendation|
|138.|BJT.R.1|C 5.4.3|n f BJT Rules and i Recommendations|Modifies the rule (adding F=0.6µm)|
|139.|BJT.R.7®|T 5.4.3 e|d e BJT Rules and Recommendations|Modifies the recommendation (excluding RH)|
|140.|BJT.R.8|5.4.3|1 c n 2 BJT Rules and h Recommendations|Adds the rule t i|
|141.|RES.2m|5.4.4|8 . 5 Resistor Rules|a Changes the length rule from “0.8” to “0.4”.|
|142.|A.N.R.19mg|1 0 5.5.3|& 7 Electrical I Performance Rules / 0 n and Guidelines|l Deletes the guideline I 2 n|
|143.|A.N.R.25mg|5.5.4|d 9 Noise Rules|3 f o Modifies the guideline (adding NT_N width>1 µm)|
|144.|DOD.S.2|6.1|/ . DOD Rules|r Changes the rule from “0.6” to “0.34”.|
|145.|DOD.S.3|6.1|2 P DOD Rules|m Changes the rule from “0.6” to “0.3”.|
|146.|DOD.S.5|6.1|0 DOD Rules|r Changes the rule from “0.6” to “0.3”.|
|147.|DOD.S.7.0|6.1|1 2 DOD Rules|a o t Adds the rule m i|
|148.|DOD.S.7.1||DOD Rules|o o n Adds the rule t|
|149.|DOD.EN.1|6.1|DOD Rules|i o Changes the rule from “0.6” to “0.3”.|
|150.|OD.DN.3|6.1|DOD Rules|n Modifies the rule|
|151.|DPO.S.6.0|6.2|DPO Rules|Adds the rule|
|152.|DPO.S.6.1|6.2|DPO Rules|C Adds the rule|
|153.|DMx.S.5.0|6.3|DMx Rules|e Adds the rule|
|154.|DMx.S.5.1|6.3|DMx Rules|n Adds the rule|
|155.|Mx.DN.3|6.3|DMx Rules|t e Modifies the rule|
|156.|DMx.R.3|6.3|DMx Rules|r Modifies the rule (45 degree shape is allowed)|
|157.||7|Design for Manufacturing|Modifies some wordings.|
|158.||8.2|ESD Protection Circuit Design and Layout Guidelines|Adds the 3.3V ESD Protection Circuit Design and Layout Guidelines|
|159.|ESD.38g|8.2|ESD Protection Circuit Design and Layout Guidelines|Deletes the guideline|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 652 of 705
whole or in part without prior written permission of TSMC.


-----

|ts|smc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.0 to Version 1.1||||
||Rule|Sec. No.|Section Title|Revision Description|
|160.|ESD.45g|8.2|ESD Protection Circuit Design and Layout Guidelines|Modifies the guideline|
|161.||8.2.6|Tips for the Power Bus|Modifies the approach|
|162.||9.2|Front-End Process Reliability Rules and Models|Adds the section for layout rules in Front-End Process Reliability Rules and Models|
|163.||9.3|Back-End Process Reliability Rules|Modifies the section for layout rules in Back-End Process Reliability Rules|
|S 164.|a h|T 10 S|Electrical Parameters Summary|Adds the chapter|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 653 of 705
whole or in part without prior written permission of TSMC.


-----

###### A.1.5 From Version 1.1 to Version 1.2

From Version 1.1 to Version 1.2
Rule Sec. No. Section Title Revision Description

1 VIAz.W.2 4.5.28 VIAz Layout Rules Corrects the rule from “0.34” to “0.36”
2 Mz.DN.4 4.5.29 Mz Layout Rules Corrects the stepping from “100µm” to “200µm”.
3 SRAM.R.15 4.5.34 SRAM Rules Corrects the description from “SRAM cell or SRAM
decoder ” to “SRAM cell”.
4 CSR.W.3 4.5.38 CSR Layout Rules Corrects the description from “L-mark” to “L-slot”.
5 CSR.EN.7 4.5.38 CSR Layout Rules Corrects the description from “L-mark” to “L-slot”.
6 CSR.EN.8 4.5.38 CSR Layout Rules Corrects the description from “L-mark” to “L-slot”.
7 BJT.R.7® 5.4.3 BJT Rules and Corrects the description from “VTLN” to “VTL_N”.
Recommendations

8 DOD.S.8 6.1 Dummy OD Rules Corrects the rule from “0.3” to “0.6”.
9 DOD.EN.1 6.1 Dummy OD Rules Corrects the rule from “0.6” to “0.3”.
10 Mx.DN.3 6.3 Dummy Metal Rules Corrects the Mz/UTM rule from “20% in 50x50” to
“20% in 25x25 (with 3 µm x 3 µm open area)”.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 654 of 705
whole or in part without prior written permission of TSMC.

|Col1|From Version 1.1 to Version 1.2|Col3|Col4|Col5|
|---|---|---|---|---|
||Rule|Sec. No.|Section Title|Revision Description|
|1|VIAz.W.2|4.5.28|VIAz Layout Rules|Corrects the rule from “0.34” to “0.36”|
|2|Mz.DN.4|4.5.29|Mz Layout Rules|Corrects the stepping from “100µm” to “200µm”.|
|3|SRAM.R.15|4.5.34|SRAM Rules|Corrects the description from “SRAM cell or SRAM decoder ” to “SRAM cell”.|
|S 4|CSR.W.3|4.5.38|CSR Layout Rules|Corrects the description from “L-mark” to “L-slot”.|
|5|CSR.EN.7|T 4.5.38|CSR Layout Rules|Corrects the description from “L-mark” to “L-slot”.|
|6|h CSR.EN.8|S 4.5.38|CSR Layout Rules|Corrects the description from “L-mark” to “L-slot”.|
|7|a n BJT.R.7®|M 5.4.3|BJT Rules and Recommendations|Corrects the description from “VTLN” to “VTL_N”.|
|8|g DOD.S.8|6.1|C Dummy OD Rules|Corrects the rule from “0.3” to “0.6”.|
|9|h DOD.EN.1|6.1|Dummy OD Rules|Corrects the rule from “0.6” to “0.3”.|
|10|a i Mx.DN.3|6.3|C o Dummy Metal Rules|Corrects the Mz/UTM rule from “20% in 50x50” to “20% in 25x25 (with 3 µm x 3 µm open area)”.|


-----

###### A.1.6 From Version 1.2 to Version 1.3

From Version 1.2 to Version 1.3
Rule Sec. No. Section Title Revision Description
1. Title Add (G/G+/LP/LPG) in the title
2. 1.1 Overview Adds CLN65LPG technology
3. 1.2 Reference Modifies Table 1.2.1
Documentation

4. 1.3 Guidelines for Half Adds the description, “CLN65G+ can be shrunk to
Node Technologies CLN55”
(CLN55 only)

5. 2.1.1 Front-End Features 1. Add LPG information
2. Modifies SRAM informations
6. 2.1.2 Back-End Features Adds Mr for top-layer metal.
7. 2.2 Devices Add LPG information in Table 2.2.1
8. 2.3 Power Supply and Add LPG information in Table 2.3.1
Operation
Temperature Ranges

9. 2.4 Cross–section Add Fig. 2.4.4,
10. 2.5 Metallization Options Add Mr/VIAr information
11. 3.1 Mask Information, 1. Modifies Table 3.1.1 to Table 3.1.7, and Table
Key Process 3.1.9.
Sequence, and CAD 2. Add Table 3.1.8 for the LPG.
Layers

12. 3.2 Metal/Via CAD Layer Adds Mr/VIAr information
Information for
Metallization Options

13. 3.3 Dummy Pattern Fill Adds data type 81 for DMr
CAD Layers

14. 3.4 Special Recognition 1. Adds special layers, MOMDMY_1,
CAD Layer Summary MOMDMY_2, MOMDMY_3, MOMDMY_4,
MOMDMY_5, MOMDMY_6, MOMDMY_7,
MOMDMY_8, MOMDMY_9, MOMDMY_AP,
RTMOMDMY, FUSELINK,
2. Modify special layers, SRM, SRMDMY_0,
SRAMDMY_4, SRMDMY_0, CO_11,
15. 3.5.4 LP-based Triple Add the section
Gate Oxide (LPG)
Design

16. 3.6 Mask Requirements Modify the G+/LP information and add LPG
for Device options infromation
(High/STD/Low VT)

17. 3.7 Design Geometry Nodify the G.4 for OPC layer
Rules

18. G.6g[U] 3.7 Design Geometry Add G.6g[U]
Rules

19. 3.7.2 OPC Add the description, ”Using the commercial LPC
Recommendations tools or tsmc DFM LPC service, to identify the
and Guidelines potential patterening marginalities (such as pinch

or bridge) with process window, and then modify
the layout.”
20. 4.3 Definition of Layout Add the vertex
Geometrical
Terminology

21. 4.4 Minimum Pitches Add Mr/VIAr information
22. DNW.S.6 4.5.1 DNW Rules Remove the rule

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 655 of 705
whole or in part without prior written permission of TSMC.

|Col1|From Version 1.2 to Version 1.3|Col3|Col4|Col5|
|---|---|---|---|---|
||Rule|Sec. No.|Section Title|Revision Description|
|1.||Title||Add (G/G+/LP/LPG) in the title|
|2.||1.1|Overview|Adds CLN65LPG technology|
|3.||1.2|Reference Documentation|Modifies Table 1.2.1|
|4.|h S|1.3 T|Guidelines for Half Node Technologies (CLN55 only)|Adds the description, “CLN65G+ can be shrunk to CLN55”|
|5.|a|S 2.1.1 M|Front-End Features|1. Add LPG information 2. Modifies SRAM informations|
|6.|n|2.1.2|Back-End Features|Adds Mr for top-layer metal.|
|7.|g|2.2|C Devices|Add LPG information in Table 2.2.1|
|8.|i a h|2.3|C Power Supply and Operation o Temperature Ranges|Add LPG information in Table 2.3.1|
|9.||I 2.4|n Cross–section|Add Fig. 2.4.4,|
|10.||C 2.5|f Metallization Options|Add Mr/VIAr information|
|11.||T 3.1 e|i d Mask Information, e Key Process 1 c Sequence, and CAD 2 Layers|1. Modifies Table 3.1.1 to Table 3.1.7, and Table 3.1.9. n 2. Add Table 3.1.8 for the LPG.|
|12.||3.2 1|h 8 Metal/Via CAD Layer . 5 Information for & Metallization Options|t i Adds Mr/VIAr information a l|
|13.||0 3.3|7 I Dummy Pattern Fill / n CAD Layers|I Adds data type 81 for DMr 2 n|
|14.||3.4|0 d 9 Special Recognition / . CAD Layer Summary 2 P 0 1 2|3 f o 1. Adds special layers, MOMDMY_1, MOMDMY_2, MOMDMY_3, MOMDMY_4, r m MOMDMY_5, MOMDMY_6, MOMDMY_7, MOMDMY_8, MOMDMY_9, MOMDMY_AP, r a RTMOMDMY, FUSELINK, o t 2. Modify special layers, SRM, SRMDMY_0, i SRAMDMY_4, SRMDMY_0, CO_11,|
|15.||3.5.4|LP-based Triple Gate Oxide (LPG) Design|m o Add the section o n t|
|16.||3.6|Mask Requirements for Device options (High/STD/Low VT)|i o Modify the G+/LP information and add LPG n infromation|
|17.||3.7|Design Geometry Rules|C Nodify the G.4 for OPC layer|
|18.|G.6gU|3.7|Design Geometry Rules|e Add G.6gU n|
|19.||3.7.2|OPC Recommendations and Guidelines|t e Add the description, ”Using the commercial LPC r tools or tsmc DFM LPC service, to identify the potential patterening marginalities (such as pinch or bridge) with process window, and then modify the layout.”|
|20.||4.3|Definition of Layout Geometrical Terminology|Add the vertex|
|21.||4.4|Minimum Pitches|Add Mr/VIAr information|
|22.|DNW.S.6|4.5.1|DNW Rules|Remove the rule|


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.2 to Version 1.3||||
||Rule|Sec. No.|Section Title|Revision Description|
|23.|DNW.EN.2|4.5.1|DNW Rules|Remove the rule|
|24.|DNW.EN.3|4.5.1|DNW Rules|Change the rule number from DNW.S.7 to DNW.EN.3|
|25.|DNW.R.6gU|4.5.1|DNW Rules|Add the guideline|
|26.|OD.W.1®|4.5.2|OD Rules|Remove the rule|
|27.|OD.W.4|4.5.2|OD Rules|1. Change the rule vaule from 0.4 to 0.18 2. Add the description, “Please make sure the vertex of 45 degree pattern is on 5nm grid (refer to the guideline, G.6gU, in section 3.7)”|
|28.|OD.S.4|4.5.2|OD Rules|Change the rule vaule from 0.4 to 0.18|
|29.|S h OD.L.2|T 4.5.2 S|OD Rules|Change the wording from “[OD width is ≤ 0.15 µm]” “[OD width is < 0.15 µm]”|
|30.|a OD.L.3|4.5.2|OD Rules|Remove the rule|
|31.|n NW.A.1|M 4.5.3|NW Rules|Change the rule vaule from 1.2 to 0.64|
|32.|g NW.A.2|4.5.3|C NW Rules|Change the rule vaule from 1.2 to 0.64|
|33.|h NW.A.3|4.5.3|NW Rules|Add the rule|
|34.|a NW.A.4|4.5.3|C NW Rules|Add the rule|
|35.|i NW.R.1gU|4.5.3 I|o NW Rules|Modify the the description from “unintentional floating well” to “floating well unless necessary”|
|36.|NT_N.EN.1|C 4.5.6|n f NT_N Rules i|Remove the wording, “If the layout will be shrunk 10%, it should be plotted = 0.285.”|
|37.|NT_N.A.1|T 4.5.6|d NT_N Rules|Change the rule vaule from 1.2 to 0.64|
|38.|NT_N.A.2|e 4.5.6|e NT_N Rules|Change the rule vaule from 1.2 to 0.64|
|39.|NT_N.A.3|4.5.6|1 c NT_N Rules|n Add the rule|
|40.|NT_N.A.4|4.5.6|2 h NT_N Rules|t i Add the rule|
|41.|NT_N.R.2|4.5.6 1|8 . 5 NT_N Rules &|a Change the rule wording from “P+OD” to “P+ l Gate”|
|42.|OD2.W.2|0 4.5.7|7 I OD2 Rules|I Add the rule|
|43.|OD2.S.2|4.5.7|/ n OD2 Rules|2 n Add the “Gate” in the rule|
|44.|OD2.S.5|4.5.7|0 d OD2 Rules|3 f Add the rule|
|45.|OD2.S.6|4.5.7|9 / . OD2 Rules|o Add the rule|
|46.|OD2.S.7|4.5.7|2 OD2 Rules|r Add the rule|
|47.||4.5.8|P 0 DCO Rules|m r Add the section|
|48.||4.5.9|1 OD25_33 Rules|a o Add G/G+|
|49.|PO.W.3|4.5.11|2 PO Rules|t m i Add the description, “(for 2.5V overdrive to 3.3V, o please refer to section 4.5.9)”|
|50.|PO.W.4|4.5.11|PO Rules|o n Add the description, “(for 2.5V underdrive to 1.8V, t please refer to section 4.5.10)”|
|51.|PO.W.5|4.5.11|PO Rules|i Add the rule|
|52.|PO.S.1.1®|4.5.11|PO Rules|o Remove the recommendation|
|53.|PO.S.5®|4.5.11|PO Rules|n Change from J<0.2 to J<0.1|
|54.|PO.S.6®|4.5.11|PO Rules|C Remove the recommendation|
|55.|PO.S.10|4.5.11|PO Rules|e Add the wording” (except for small jog with edge length < 0.06 (R))”|
|56.|PO.S.11®|4.5.11|PO Rules|n Add the condition, [channel length ≤ 0.08um]|
|57.|PO.S.16|4.5.11|PO Rules|t e Add the rule|
|58.|PO.S.14®|4.5.11|PO Rules|r Add the description, “, to reduce the impact by well proximity effect.”|
|59.|PO.EN.1®|4.5.11|PO Rules|Add the description, “, to reduce the impact by well proximity effect.”|
|60.|PO.EN.2®|4.5.11|PO Rules|Add the description, “, to reduce the impact by well proximity effect.”|
|61.|PO.EN.3®|4.5.11|PO Rules|Add the description, “, to reduce the impact by well proximity effect.”|
|62.|PO.EX.2®|4.5.11|PO Rules|Add the description, “especially for channel|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 656 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.2 to Version 1.3||||
||Rule|Sec. No.|Section Title|Revision Description|
|||||width>1µm.”|
|63.|PO.EX.4®|4.5.11|PO Rules|Remove the recommendation|
|64.|PO.EX.5®|4.5.11|PO Rules|Remove the recommendation|
|65.|PO.L.1|||Modify the decription from “Maximum PO length between two contacts, as well as between one contact and PO line end, when the PO width is < 0.13 µm.” to “Maximum PO length between two contacts without gate, as well as the length from any point inside PO gate to nearest CO, when the PO width is < 0.13 µm.”|
|66.|S PO.R.4 h|T 4.5.11|PO Rules|Add the description, “except RTMOM region (RTMOMDMY, CAD, 155;21).”|
|67.|a PO.R.5|S 4.5.11|PO Rules|Remove the rule|
|68.|n PO.R.7gU|M 4.5.11|PO Rules|Add the guideline|
|69.|g mVTL.R.1|4.5.16|mVTL Rules|Add VTL_N, VTL_P in the rule description|
|70.|LDN.EX.2|4.5.19|C LDD Rules|Add DCO in the rule description|
|71.|h LDN.O.1|4.5.19|C LDD Rules|Add DCO in the rule description|
|72.|a i LDP.EX.1|4.5.19|LDD Rules|Add DCO in the rule description|
|73.|LDP.O.2|I 4.5.19|o LDD Rules|Add DCO in the rule description|
|74.|VT.S.1|C 4.5.19|n LDD Rules|Add DCO in the rule description|
|75.|VT.EX.2|4.5.19|f i LDD Rules|Add DCO in the rule description|
|76.||T 4.5.21 e|d OD and Poly e 1 Resistor c Recommendations 2 and Guidelines|Update the resistance examples in T-N65-CL-SP- 009 from V1.0 to V1.2. n t|
|77.|VAR.W.1|4.5.22|h 8 . VAR Rules 5|i a Add the description, “for the baseband circuit, according to the SPICE model”|
|78.|VAR.W.2|1 4.5.22|& 7 VAR Rules|l Add the rule|
|79.|VAR.W.3|0 4.5.22|I / VAR Rules|I 2 n Add the rule|
|80.|VAR.W.4|4.5.22|n 0 VAR Rules|3 f Add the rule|
|81.|VAR.S.2®|4.5.22|d 9 VAR Rules|o Remove the recommendation|
|82.|VAR.S.3®|4.5.22|/ . VAR Rules|r Remove the recommendation|
|83.|VAR.A.1®|4.5.22|2 P VAR Rules|m Add the decription, “for baseband circuit”|
|84.|CO.S.3®|4.5.23|0 CO Rules|r Add the recommendation|
|85.|CO.EN.1®|4.5.23|1 2 CO Rules|a o t Change the recommendation vaule from 0.06 to m i 0.04|
|86.|CO.R.5gU|4.5.23|CO Rules|o Add the description, “ 1. Recommended to use o n double CO or more on the resistor connection. 2. t i Double CO on Poly gate to reduce the probability o of high Rc 3.Recommend putting multiple and n symmetrical source/drain CO for SPICE simulation accuracy. 4.For large transistor, limit the number C of source/drain CO: have the number of CO e necessary for the current, and then spread them all over the Source/Drain area. If possible, also n increase the CO to gate spacing (to reduce the t short possibility by particle)”|
|87.|CO.R.6gU|4.5.23|CO Rules|e Merge the guideline to CO.R.5gU|
|88.|M1.W.2|4.5.24|M1 Rules|r 1. Change the rule vaule from 0.4 to 0.19 2. Add the description, “Please make sure the vertex of 45 degree pattern is on 5nm grid (refer to the guideline, G.6gU, in section 3.7)”|
|89.|M1.S.4|4.5.24|M1 Rules|Add the decription. “Note: When M1 width > 9um is used, please take care of the M1.DN.2 rule by using larger space.For example, if two M1 with width 12um and space 1.5um, it will get 92.5% density violation on M1.DN.2; either enlarger the|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 657 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.2 to Version 1.3||||
||Rule|Sec. No.|Section Title|Revision Description|
|||||M1 space (like 2um) or reduce the M1 width (like 9um) to meet M1.DN.2.”|
|90.|M1.S.5|4.5.24|M1 Rules|Add the wording “(except for small jog with edge length < 0.09um (R))”|
|91.|M1.S.6|4.5.24|M1 Rules|Change the rule vaule from 0.4 to 0.19|
|92.|M1.S.7®|4.5.24|M1 Rules|Add the decription. “e.g. enlarge the metal width ≥ 0.35 for the guard ring design.”|
|93.|M1.L.1|4.5.24|M1 Rules|Remove the rule|
|94.|M1.DN.4 S|4.5.24 T|M1 Rules|Add the decription. “Anticipate metal density gradient from layout of small cell by targeting density ~40% (this way, it will limit the risk of low density and of high gradient)”|
|95.|h VIAx.EN.0|4.5.25|VIAx Rules|Add the rule.|
|96.|a VIAx.EN.1® n g|S M 4.5.25|VIAx Rules|Add the decription. “Please refer to the “Via Layout Recommendations” section in Chapter 4.5.34”|
|97.|h VIAx.EN.2® a|4.5.25|C VIAx Rules C|Add the decription. “Please refer to the “Via Layout Recommendations” section in Chapter 4.5.34”|
|98.|i VIAx.EN.3|4.5.25|o VIAx Rules|Add the rule|
|99.|VIAx.R.11|I 4.5.25|n VIAx Rules|Add the rule|
|100.|Mx.W.2|C 4.5.26 T e|f i Mx Rules d e 1|1. Change the rule vaule from 0.4 to 0.19 2. Add the description, “Please make sure the vertex of 45 degree pattern is on 5nm grid (refer to the guideline, G.6gU, in section 3.7)”|
|101.|Mx.S.4|4.5.26 1 0|c 2 h Mx Rules 8 . 5 & 7 I / n 0|n t Add the decription. “Note: When Mx width > 9um i is used, please take care of the Mx.DN.2 rule by a using larger space. For example, if two Mx with l width 12um and space 1.5um, it will get 92.5% I density violation on Mx.DN.2; either enlarger the 2 n Mx space (like 2um) or reduce the Mx width (like 3 f 9um) to meet Mx.DN.2.”|
|102.|Mx.S.5|4.5.26|d 9 / . Mx Rules 2|o Add the wording “(except for small jog with edge r length < 0.1um (R))”|
|103.|Mx.S.6|4.5.26|P 0 Mx Rules|m Change the rule vaule from 0.4 to 0.19|
|104.|Mx.S.7®|4.5.26|1 Mx Rules|r a o Add the decription. “e.g. enlarge the metal width ≥ t 0.35 for the guard ring design.”|
|105.|Mx.EN.0|4.5.26|2 Mx Rules|m i Add the rule|
|106.|Mx.EN.1®|4.5.26|Mx Rules|o o n Add the decription. “Please refer to the “Via t Layout Recommendations” section in Chapter i 4.5.34”|
|107.|Mx.EN.2®|4.5.26|Mx Rules|o Add the decription. “Please refer to the “Via n Layout Recommendations” section in Chapter 4.5.34”|
|108.|Mx.EN.3|4.5.26|Mx Rules|C Add the rule|
|109.|Mx.L.1|4.5.26|Mx Rules|e Remove the rule|
|110.|Mx.DN.4|4.5.26|Mx Rules|n Add the decription. “Anticipate metal density t gradient from layout of small cell by targeting e density ~40% (this way, it will limit the risk of low r density and of high gradient)”|
|111.|Mx.R.2gU|4.5.26|Mx Rules|Change the description, from “Recommended to enlarge the metal space“ to “For the small metal space, recommended to enlarge the metal space”|
|112.|VIAy.EN.1®|4.5.27|VIAy Rules|Add the decription. “Please refer to the “Via Layout Recommendations” section in Chapter 4.5.34”|
|113.|VIAy.EN.2®|4.5.27|VIAy Rules|Add the decription. “Please refer to the “Via Layout Recommendations” section in Chapter|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 658 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.2 to Version 1.3||||
||Rule|Sec. No.|Section Title|Revision Description|
|||||4.5.34”|
|114.|My.W.2|4.5.28|My Rules|1. Change the rule vaule from 0.4 to 0.39 2. Add the description, “Please make sure the vertex of 45 degree pattern is on 5nm grid (refer to the guideline, G.6gU, in section 3.7)”|
|115.|My.S.2|4.5.28|My Rules|Change ”≥0.39” and “≥1.0” to ”>0.39” and “>1.0”|
|116.|My.S.4 S h|4.5.28 T|My Rules|Add the decription. “Note: When My width > 9um is used, please take care of the My.DN.2 rule by using larger space. For example, if two My with width 12um and space 1.5um, it will get 92.5% density violation on My.DN.2; either enlarger the My space (like 2um) or reduce the My width (like 9um) to meet My.DN.2.”|
|117.|a My.S.5|S 4.5.28|My Rules|Change the rule vaule from 0.4 to 0.39|
|118.|n My.S.6®|M 4.5.28|My Rules|Add the decription. “e.g. enlarge the metal width ≥ 0.35 for the guard ring design.”|
|119.|g h My.EN.1® a|4.5.28|C My Rules C|Add the decription. “Please refer to the “Via Layout Recommendations” section in Chapter 4.5.34”|
|120.|i My.EN.2®|4.5.28 I C|o My Rules n f|Add the decription. “Please refer to the “Via Layout Recommendations” section in Chapter 4.5.34”|
|121.|My.L.1|4.5.28|i My Rules|Remove the rule|
|122.|My.DN.4|T e 4.5.28|d e My Rules 1 c 2 h|Add the decription. “Anticipate metal density n gradient from layout of small cell by targeting density ~40% (this way, it will limit the risk of low t density and of high gradient)”|
|123.|My.R.2gU|4.5.28 1 0|8 . 5 My Rules & 7 I / n 0 d 9 / .|i a Change “Recommended to enlarge the metal l space, by using Wire Spreading function of EDA I tool, to reduce the wire capacitance and the 2 n possibility of metal short” to “For the small space, 3 f recommended to enlarge the metal space, by o using Wire Spreading function of EDA tool, to r reduce the wire capacitance”|
|124.|My.R.8®|4.5.28|2 P My Rules|m Remove the recommendation|
|125.|Mz.S.3|4.5.30|0 1 Mz Rules 2|r a Add the decription. “Note: When Mz width > 9um o t is used, please take care of the Mz.DN.2 rule by m i using larger space. For example, if two Mz with o width 12um and space 1.5um, it will get 92.5% o n density violation on Mz.DN.2; either enlarger the t Mz space (like 2um) or reduce the Mz width (like i 9um) to meet Mz.DN.2.”|
|126.|Mz.DN.4|4.5.30|Mz Rules|o n Add the decription. “Anticipate metal density gradient from layout of small cell by targeting C density ~40% (this way, it will limit the risk of low density and of high gradient)”|
|127.||4.5.31|VIAr Rules|e Add the section|
|128.||4.5.32|Mr Rules|n Add the section|
|129.|||RV Rules|t Move it to T-000-CL-DR-002|
|130.|||AP Rules|e Move it to T-000-CL-DR-002|
|131.||4.5.33|MOM Rules|r Add the section|
|132.|LOGO.O.1|4.5.35|LOGO Rules|Remove the AP in the rule|
|133.|LOGO.R.2|4.5.35|LOGO Rules|Remove PO.EX.1® in the rule|
|134.|SRAM.R.4U|4.5.36|SRAM Rules|1. Add 0.525 mm²/ 0.62 mm²/ 0.974 mm²/8T 1.158 mm²/10T 1.158 mm² for G/G+. 2. Add 0.974 mm²/8T 1.158 mm²/10T 1.158 mm² for LP. 1. Add LPG SRAM cell|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 659 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.2 to Version 1.3||||
||Rule|Sec. No.|Section Title|Revision Description|
|135.|SRAM.R.7U|4.5.36|SRAM Rules|Remove the description, “(0.499 µm² and 0.525 µm²)”|
|136.|SRAM.R.15|4.5.36|SRAM Rules|Add item 4. CO_11 must be fully covered by SRM (50;0) and SRAMDMY_0 (186;0)|
|137.|SRAM.R.16 U|4.5.36|SRAM Rules|Remove the rule|
|138.||4.5.37|SRAM Periphery (Word Line Decoder) Rules|Modify the description, “186;4 is used for LP process and 186;5 is used for G process.“ to “186;4 is used for 0.499µm² cell and 186;5 is used for 0.525 µm², 0.62 µm², 0.974µm², 1.158µm² cell”|
|139.||4.5.39|Fuse Rules|Add the section|
|140.|a h S|4.5.40 T S|Guidelines for Placing Chip Corner Stress Relief (CSR) Patterns|Add Mr information|
|141.|n|M 4.5.40.1|Metallization Options|Add Mr information|
|142.|h g|4.5.40.1. 3|C Metallization Options Using Mr as the Top Metal|Add the section|
|143.|a CSR.S.5 i|4.5.41|C o Chip Corner Stress Relief Pattern (CSR)|Add the rule|
|144.|CSR.EN.9|I C 4.5.41|n Chip Corner Stress f Relief Pattern (CSR)|Add the rule|
|145.|CSR.R.3|T 4.5.41|i d Chip Corner Stress Relief Pattern (CSR)|Add VIAr in the rule and change the “≥” to “=”|
|146.|CSR.W.1|e 4.5.41|e 1 c Chip Corner Stress 2 Relief Pattern (CSR)|n Remove the “minimum”|
|147.|CSR.W.3|4.5.41|h 8 Chip Corner Stress . Relief Pattern (CSR)|t i Add VIAr in the rule a|
|148.|CSR.EN.7|1 4.5.41 0|5 & 7 Chip Corner Stress I Relief Pattern (CSR)|l Add VIAr in the rule I|
|149.|VIAr.W.2|4.5.42|/ n Seal Ring Rules|2 n Add the rule|
|150.||4.5.44|0 d Antenna Rules|3 f Add item 12:Failure Criterion|
|151.||5.2|9 / . Layout Rules for the 2 P WPE (Well Proximity 0 Effect) 1|o r Add item 4, “If the distance between gate and well m is the same, the WPE impact from the poly end r cap direction is smaller than that from the a source/drain direction.”|
|152.|AN.R.34mgU|5.4.1|2 General Guidelines|o t Add the guideline|
|153.|AN.R.35mgU|5.4.1|General Guidelines|m i Add the guideline|
|154.|AN.R.36mgU|5.4.1|General Guidelines|o o Add the guideline|
|155.|PO.EX.2mgU|5.4.2|5.4.2 MOS Recommendations|n t Change PO.EX.2m® to PO.EX.2mgU i|
|156.|AN.R.37mgU|5.4.5|Capacitor Guidelines|o Add the guideline|
|157.|AN.R.38mgU|5.4.5|Capacitor Guidelines|n Add the guideline|
|158.|AN.R.39mU|5.5.2|Matching Rules and Guidelines|C Add the rule|
|159.|AN.R.10mgU|5.5.2|Matching Rules and Guidelines|e Change the decription, “Pay attention on the n associated routing layout, of the matching pair. " t to “Pay attention on the associated routing layout, e as well as the associated pattern density, of the r matching pair, to minimize the Rs difference.”|
|160.|AN.R.12mgU|5.5.2|Matching Rules and Guidelines|Add “current mirror” in the decription.|
|161.|AN.R.40.mgU|5.5.2|Matching Rules and Guidelines|Add the guideline|
|162.|AN.R.15mgU|5.5.3|Electrical Performance Rules and Guidelines|Change the decription, from “Maximum” to “optimize”|
|163.|AN.R.16mgU|5.5.3|Electrical|Add “unsilicided” in the descrition.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 660 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.2 to Version 1.3||||
||Rule|Sec. No.|Section Title|Revision Description|
||||Performance Rules and Guidelines||
|164.|AN.R.41.mgU|5.5.3|Electrical Performance Rules and Guidelines|Add the guideline|
|165.||5.6|Burn-in Guidelines for Analog Circuits|Add the section|
|166.|DOD.EN.1|6.1|DOD Rules|Add the description, “(fully outside is allowed)”|
|167.||6.3|DMx Rules|Add dummy Mr related rules|
|168.|DMx.S.8|6.3|DMx Rules|Change the rule value from 18 to 2.5|
|169.|S Mx.DN.3|6.3 T|DMx Rules|Add the description, “if there is 3 µm x 3 µm open area inside the region <15%/20%.”|
|170.|n a h|S 7.1.1 M|Layout Tips for Minimizing Critical Areas|Add the item 1: Enlarge the width of the wire|
|171.|i a h g|7.2.4|C Grouping Table of DFM Action- C Required Rules, Recommendations o and Guidelines|Add the section|
|172.||I 7.4|n DFM Service|Add the section|
|173.||C 7.5|f MFU Optimization kit|Add the section|
|174.||T 8.1|i d Layout Guidelines for Latch-Up Prevention|Change the rule vaule from 15 to 10.|
|175.|ESD.35gU|e 8.2.4|e 1 c ESD Guidelines 2|n 1. Change the guidleine vaule from 10 to 15 2. Add the description, “(wire bond and flip chip)”|
|176.||9.2.2.3|h 8 Test Methodology|t i Add LPG information|
|177.||1 9.2.3.3.3|. 5 Dimension Ranges & 7 of Stress Devices|a 0.18 µm ~ 0.315 µm for 1.8V I/O N/PMOS devices l in channel length|
|178.||0 9.2.3.3.5|I / n DC Lifetime and 0 Vmax|I 2 n Add G/G+ information|
|179.||9.2.4.4.4|d 9 DC Lifetime and / . Vmax|3 f o Add G/G+ information r|
|180.||9.3.3|2 P Cu Metal Current 0 Density (EM) 1 Specifications|m Add Mr/VIAr information r a|
|181.||9.3.5|2 Cu Metal AC Operation|o t m i Add Mr information o|
|182.||9.3.6|AlCu RDL AC Operation|o n Add the description, “The I rule for AP RDL is peak t 58 mA/um”|
|183.||9.3.6|Poly Current Density Guidelines|i o Add the description, “For silicided poly, the maximum DC current density should be less than n 6mA/um to avoid silicided poly melting or burn out.”|
|184.||9.3.7||C 1. Change the EM spec for unsilicide PO from e 0.25 mA/µm to 0.5 mA/µm. n 2. Add the wording for the EM of silicided poly, t “For silicided poly, the maximum DC current e density is 6mA/um at a junction temperature of r 110°C. This density is calculated using 0.1% point of measurement data at a 5% resistance increase after 100K hours of continuous operation.”|
|185.||9.4|Product Early Failure Rate Screening Guidelines|Add the section|
|186.||9.5|e-Reliability Model System Introduction|Add the section|
|187.||10|Electrical|1. Update the electrical parameters summary|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 661 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.2 to Version 1.3||||
||Rule|Sec. No.|Section Title|Revision Description|
||||Parameters Summary|based on T-000-CL-SP-009 from V1.2. 2. Update the electrical parameters summary based on T-000-CL-SP-031 to V1.1. 3. Update the electrical parameters summary based on T-000-CL-SP-040 to V1.1. 4. Update the electrical parameters summary based on T-000-CL-SP-041 to V1.1.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 662 of 705
whole or in part without prior written permission of TSMC.


-----

###### A.1.7 From Version 1.3 to Version 1.4

From Version 1.3 to Version 1.4
Rule Sec. No. Section Title Revision Description
1. Merge T-N65-CM-DR-001( MS_RF rule, V1.0), T000-CL-DR-001( PAD rule, V1.4), and T-N55-CLDR-001(N55 rule, V1.0) into T-N65-CL-DR001(Logic rule, V1.4)
2. Title Add ULP in CLN65, CLN55: GP, CMN65: GP/LP,
in the title
3. 1.1 Overview Add ULP in CLN65, CLN55: GP, CMN65: GP/LP
4. 1.2 Reference Modifies Table 1.2.1
Documentation

5. 1.3 Guidelines for Half removed
Node Technologies
(CLN55 only)

6. 2.1.1 Front-End Features 1. Add the description “subtrate resistivity of 8-12
Ω-cm)”
2. Add ULP in CLN65, CLN55: GP, CMN65:
GP/LP
3. Remove 1.2/1.8 in CLN65LP
4. Update SRAM information
5. Add NW resistor information
7. 2.1.2 Back-End Features 1. Add infromnation of CLN55, CMN65 metal
2. Add infromnation of MOM, MiM, Industor
3. Add the descripton, “TSMC N55 generation
does not support MIM capacitor and inductor
devices.”
8. 2.2 Devices 1. Add information of MOM, MiM, Industor
2. Add CLN55, CMN65
9. 2.3 Power Supply and 1. Add CLN55, CMN65
Operation 2. Remove 1.2/1.8 in CLN65LP
Temperature Ranges 3. Add 2.5V overdrive to 3.3V

4. Add 2.5V underdrive to 1.8V
10. 2.4 Cross section Add Cross section for CMN65
11. 2.5 Metallization Options 1. Add infromnation of CLN55, CMN65 metal/ Via
2. Add table 2.5.5-7
3. Add Mr in table 2.5.8
12. 3.1 Mask Information, 1. Add item 6, “In the tabe of section 3.1, “ *
Key Process “ means optional mask. “ # “ means non-design
Sequence, and CAD level mask which is no need to draw (or design)
Layers this layer. This non-design level mask is

generated by logical operation from other drawn
layers.”
2. Remove table for CLN65LP 1.8V
3. Add the table 3.1.8-12
4. Add thecolumn, Non-design level mask, in table
3.1.13
13. 3.2 Metal/Via CAD Layer Add thecolumn, u, in table 3.2.1
Information for
Metallization Options

14. 3.3 Dummy Pattern Fill Add thecolumn, u, in table 3.3.1
CAD Layers

15. 3.4 Special Recognition 1. Modify Ncap_NTN, SEALRING, SRAMDMY_0
CAD Layer Summary 2. Add SRAMDMY_1, LUPWDMY, TCDDMY,
RruleGuildeline, excludeRRuleRequire,
excludeRRuleRecommended, excludeRRuleAnalog,
excludeRRuleGuideline.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 663 of 705
whole or in part without prior written permission of TSMC.

|Col1|From Version 1.3 to Version 1.4|Col3|Col4|Col5|
|---|---|---|---|---|
||Rule|Sec. No.|Section Title|Revision Description|
|1.||||Merge T-N65-CM-DR-001( MS_RF rule, V1.0), T- 000-CL-DR-001( PAD rule, V1.4), and T-N55-CL- DR-001(N55 rule, V1.0) into T-N65-CL-DR- 001(Logic rule, V1.4)|
|2.||Title||Add ULP in CLN65, CLN55: GP, CMN65: GP/LP, in the title|
|3.|S|1.1|Overview|Add ULP in CLN65, CLN55: GP, CMN65: GP/LP|
|4.|h|T 1.2 S|Reference Documentation|Modifies Table 1.2.1|
|5.|g n a|M 1.3|Guidelines for Half C Node Technologies (CLN55 only)|removed|
|6.|i a h|2.1.1 I C T|C Front-End Features o n f i d|1. Add the description “subtrate resistivity of 8-12 Ω-cm)” 2. Add ULP in CLN65, CLN55: GP, CMN65: GP/LP 3. Remove 1.2/1.8 in CLN65LP 4. Update SRAM information 5. Add NW resistor information|
|7.||e 2.1.2 1|e 1 Back-End Features c 2 h 8 . 5|1. Add infromnation of CLN55, CMN65 metal n 2. Add infromnation of MOM, MiM, Industor t 3. Add the descripton, “TSMC N55 generation i a does not support MIM capacitor and inductor l devices.”|
|8.||0 2.2|& 7 Devices I /|I 1. Add information of MOM, MiM, Industor 2 n 2. Add CLN55, CMN65|
|9.||2.3|n 0 d Power Supply and 9 Operation / . 2 Temperature Ranges P|3 f 1. Add CLN55, CMN65 o 2. Remove 1.2/1.8 in CLN65LP r 3. Add 2.5V overdrive to 3.3V m 4. Add 2.5V underdrive to 1.8V|
|10.||2.4|0 Cross section|r Add Cross section for CMN65|
|11.||2.5|1 2 Metallization Options|a o t 1. Add infromnation of CLN55, CMN65 metal/ Via m i 2. Add table 2.5.5-7 o 3. Add Mr in table 2.5.8|
|12.||3.1|Mask Information, Key Process Sequence, and CAD Layers|o n 1. Add item 6, “In the tabe of section 3.1, “ * t i “ means optional mask. “ # “ means non-design o level mask which is no need to draw (or design) n this layer. This non-design level mask is generated by logical operation from other drawn C layers.” 2. Remove table for CLN65LP 1.8V e 3. Add the table 3.1.8-12 n 4. Add thecolumn, Non-design level mask, in table t 3.1.13|
|13.||3.2|Metal/Via CAD Layer Information for Metallization Options|e Add thecolumn, u, in table 3.2.1 r|
|14.||3.3|Dummy Pattern Fill CAD Layers|Add thecolumn, u, in table 3.3.1|
|15.||3.4|Special Recognition CAD Layer Summary|1. Modify Ncap_NTN, SEALRING, SRAMDMY_0 2. Add SRAMDMY_1, LUPWDMY, TCDDMY, RruleGuildeline, excludeRRuleRequire, excludeRRuleRecommended, excludeRRuleAnalog, excludeRRuleGuideline.|


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.3 to Version 1.4||||
||Rule|Sec. No.|Section Title|Revision Description|
|||||3. Copy Ms_RF related layers from T-N65-CM- DR-001 4. Copy WBDMY from T-000-CL-DR-002. 5. Remove ESD1DMY and ESD2DMY.|
|16.||3.5|Device Truth Tables|1. Add more diode information in table 3.5.2-5 2. Add CLN65LPG 3. Add CLN65ULP 4. Add CLN55GP 5. Add CMN65 MiM/Inductor|
|17.|S|3.6|Mask Requirements for Device Options (High/STD/Low VT)|1. Add CLN55, CMN65 2. Remove 1.2/1.8 in CLN65LP|
|18.|h OPC.R.1® a|T S 3.7.2 M|OPC Recommendations and Guidelines|Modify it from 0.5 to 0.27.|
|19.|n g OPC.R.2g h|3.7.2|C OPC Recommendations and Guidelines|Change it to DRC checkable|
|20.|a|4.2.2|C Special Definition|Add information of CUP|
|21.|i|4.4 I|o Minimum Pitches n|Add pitch information of Mu/ CBM/ CTM/ VIAr/ VIAu ≥ 3 neighboring|
|22.||C 4.5 T|f CLN65(Logic) Layout i d Rules and Guidelines|Modify the title to add CLN65(Logic)|
|23.|DNW.R.6g|e 4.5.1.|e 1 c DNW Rules 2 h 8 .|n 1. change it to DRC checkable 2. Add the description, DRC can flag RW is not t i with CO in PPOD, but DRC can not flag STRAP is a not connected to Vdd/Vss.|
|24.|NW.R.1g|1 4.5.3 0|5 & 7 NW Rules I / n 0 d 9|l 1. Change it to DRC checkable I 2. Add the description, DRC can flag both NW is 2 n not with CO in NPOD and PW is not with CO in 3 f PPOD, but DRC can not flag STRAP is not o connected to Vdd/Vss.|
|25.|NWROD.R.2gU|4.5.4|/ . NWROD Rules|r Removed|
|26.|NWROD.R.3g|4.5.4|2 P 0 NWROD Rules 1|m 1. Change it to DRC checkable r a o 2. Add the description, DRC can flag {NWDMY t AND NW} is not a rectangle.|
|27.|NWRSTI.R.2gU|4.5.5|2 NWRSTI Rules|m i Removed|
|28.|NWRSTI.R.3g|4.5.5|NWRSTI Rules|o 1. Change it to DRC checkable o n 2. Add the description, DRC can flag {NWDMY t i AND NW} is not a rectangle.|
|29.|NT_N.W.2|4.5.6|NT_N Rules|o Change it from “1.0 native device” to “core native n device [G/GP/G in LPG process]”|
|30.|NT_N.W.2.1|4.5.6|NT_N Rules|Change it from “1.2 native device [LP process] ” to C “core native device [LP/ULP/LP in LPG process]”|
|31.|NT_N.W.2.2|4.5.6|NT_N Rules|e Change it from “1.2 native device [LP process with n limited E and M (E<=1um, M<=0.5um)]” to “core t native device [LP/ULP/LP in LPG process with limited E and M (E<=1um, M<=0.5um)]”|
|32.|NT_N.R.3|4.5.6|NT_N Rules|e r Add the description” You have to draw a NCap_NTN layer to cover the NMOS capacitors. The NCap_NTN enclosure of OD have to be ≥ 0um. DRC also flags NCap_NTN and OD outside of the NCap_NTN in the same NT_N.”|
|33.||4.5.9|OD25_33 Rules|Add N65 LPG/ ULP process, and N55 GP process.|
|34.|OD25_33.W.1|4.5.9|OD25_33 Rules|Add the description, “except gate without PO CO in RFDMY”|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 664 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.3 to Version 1.4||||
||Rule|Sec. No.|Section Title|Revision Description|
|35.|OD25_33.W.2|4.5.9|OD25_33 Rules|Add the description, “except gate without PO CO in RFDMY”|
|36.||4.5.10|OD25_18 Rules|N65G/ GP/ LPG/ ULP process, not in N55 GP process.|
|37.|PO.W.3|4.5.11|PO Rules|Add the description, “except gate without PO CO in RFDMY”|
|38.|PO.EN.1®|4.5.11|PO Rules|Separate it to {(NW NOT OD2) NOT NT_N} for 3.3V IO process and (NW NOT NT_N) for1.8V or 2.5V IO process|
|39.|PO.EN.3® S|4.5.11|PO Rules|Separate it to 3.3V PMOS gate enclosure by {(NW AND OD2) NOT NT_N} and 1.8V or 2.5V PMOS gate enclosure by (NW NOT NT_N)|
|40.|h PO.DN.3|T 4.5.11|PO Rules|Add “except TCDDMY”|
|41.|a PO.R.8|S 4.5.11|PO Rules|Add this rule|
|42.|n PO.FU.R.8|M 4.5.11|PO Rules|Add this rule|
|43.|h g|4.5.16|C MVTL Rules|mVTL is only used for core LP/ULP devices (LP, ULP). It is not allowed in core G/GP/LPG devices or I/O devices (1.8V, 2.5V, and 3.3V).|
|44.|a i RES.1® RES.3® RES.4® RES.6® RES.7® RES.14®|4.5.21 I C T|C o OD and Poly Resistor n Recommendations f and Guidelines i d|Removed|
|45.|RES.5®|e 4.5.21|e 1 c OD and Poly 2 h Resistor 8 Recommendations . and Guidelines|n Move it to RES.5m® t i a|
|46.|CO.S.6g|1 4.5.23 0|5 & 7 CO Rules I / n 0 d|l 1. Change it to DRC checkable I 2 n 2. Add the description, DRC can flag if the STRAP is butted on source, one of STRAP and source is 3 f without CO.|
|47.|CO.R.5g|4.5.23|9 / . CO Rules 2 P 0 1 2|o 1. Modify item 4 to, If it is hard to increase the CO r m to gate spacing (CO.S.3®) for the large transitor, limit the number of source/drain CO: to have the r a o necessary CO number for the current, and then t distribute the CO evenly on the Source/Drain area. m i If possible, also increase the CO to gate spacing o (to reduce the short possibility by particle) o n 2. Change it to DRC checkable t 3. Add the description, DRC can flag single CO.|
|48.|M1.DN.1|4.5.24|M1 Rules|i o Modify it from 15% in 50x50, 70% in100x100 to 10% in 75x75, 80% in100x100|
|49.|M1.DN.3|4.5.24|M1 Rules|n Removed|
|50.|M1.DN.3®|4.5.24|M1 Rules|C Removed|
|51.|M1.DN.4|4.5.24|M1 Rules|Modify it from 200umx200um to 250umx250um.|
|52.|VIAx.R.9g|4.5.25|VIAx Rules|e n 1. Change it to DRC checkable 2. Add the description, DRC can flag single via.|
|53.|Mx.W.4®|4.5.26|Mx Rules|t e Removed|
|54.|Mx.DN.1|4.5.26|Mx Rules|r Modify it from 15% in 50x50, 70% in100x100 to 10% in 75x75, 80% in100x100|
|55.|Mx.DN.3|4.5.26|Mx Rules|Removed|
|56.|Mx.DN.3®|4.5.26|Mx Rules|Removed|
|57.|Mx.DN.4|4.5.26|Mx Rules|Modify it from 200umx200um to 250umx250um.|
|58.|Mx.DN.5|4.5.26|Mx Rules|Modify it from 70% to 80%|
|59.|VIAy.R.8®|4.5.27|VIAy Rules|Removed|
|60.|VIAy.R.9g|4.5.27|VIAy Rules|1. Change it to DRC checkable 2. Add the description, DRC can flag single via.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 665 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.3 to Version 1.4||||
||Rule|Sec. No.|Section Title|Revision Description|
|61.|My.W.4®|4.5.28|My Rules|Removed|
|62.|My.DN.1|4.5.28|My Rules|Modify it from 15% in 50x50, 70% in100x100 to 10% in 75x75, 80% in100x100|
|63.|My.DN.3|4.5.28|My Rules|Removed|
|64.|My.DN.4|4.5.28|My Rules|Modify it from 200umx200um to 250umx250um.|
|65.|VIAz.R.5g|4.5.29|VIAz Rules|1. Change it to DRC checkable 2. Add the description, DRC can flag single via.|
|66.|Mz.W.3®|4.5.30|Mz Rules|Removed|
|67.|Mz.DN.1|4.5.30|Mz Rules|Modify it from 20% in 50x50 to 10% in 75x75,|
|68.|Mz.DN.3|4.5.30|Mz Rules|Removed|
|69.|S Mz.DN.4|4.5.30|Mz Rules|Modify it from 200umx200um to 250umx250um.|
|70.|h VIAr.R.5g|T 4.5.31 S|VIAr Rules|1. Change it to DRC checkable 2. Add the description, DRC can flag single via.|
|71.|a Mr.W.3®|4.5.32|Mr Rules|Removed|
|72.|n Mr.DN.1|M 4.5.32|Mr Rules|Modify it from 20% in 50x50 to 10% in 75x75,|
|73.|g Mr.DN.3|4.5.32|C Mr Rules|Removed|
|74.|h Mr.DN.4|4.5.32|Mr Rules|Modify it from 200umx200um to 250umx250um.|
|75.|a|4.5.33|C MOM Rules|MOM can be used for N55.|
|76.|i|4.5.33.1 I C|o RTMOM (Rotated n Metal Oxide Metal) f Capacitor Guidelines i|TSMC RTMOM PDK cell meets all required OD/Poly density rules. If your design your own RTMOM cell, you have to take care the OD/Poly density rules carefully.|
|77.|LOGO.S.1|T 4.5.35|d LOGO Rules|Add the description, “and non-dummy TCD”.|
|78.|SRAM.A.1|e 4.5.36|e 1 SRAM Rules|Add this rule|
|79.|SRAM.R.4U|4.5.36|c 2 SRAM Rules|n Move the table to Table 4.5.36.1|
|80.|SRAM.R.20gU|4.5.36|h 8 SRAM Rules|t i Add this guideline|
|81.||4.5.43|. 5 Antenna Rules|a Change diode to protection OD.|
|82.||1 0 4.6|& 7 CMN65 (Mixed I Singnal, RF) Layout / n 0 Rules and d Guidelines|l Add this section(merged from T-N65-CM-DR-001) I 2 n 3 f|
|83.||5|9 / . Wire Bond, Flip Chip 2 P and Interconnection 0 Design Rules|o r Add this chapter (merged from T-000-CL-DR-002) m|
|84.||6|1 N55 Design Information|r a o Add this chapter (merged from T-N55-CL-DR-001) t|
|85.|PO.EN.1m|7.2|2 Layout Rules for the WPE (Well Proximity Effect)|m i o Separate it to {(NW NOT OD2) NOT NT_N} for o n 3.3V IO process and (NW NOT NT_N) for1.8V or 2.5V IO process|
|86.|PO.EN.3m|7.2|Layout Rules for the WPE (Well Proximity Effect)|t i Separate it to 3.3V PMOS gate enclosure by o {(NW AND OD2) NOT NT_N} and 1.8V or 2.5V n PMOS gate enclosure by (NW NOT NT_N)|
|87.|AN.R.45mgU|7.4.2|MOS Recommendations and Guidelines|Add this guideline C e|
|88.|BJT.R.6®|7.4.3|Bipolar Transist or (BJT) Rules and Recommendations|n Change it from 5.5 to 3 t e|
|89.|RES.5m®|7.4.4|Resistor Rules and Recommendations|r Add this recommendation|
|90.|AN.R.37mgU|7.4.5|Capacitor Guidelines|Change it to “It is recommended not to use a very long channel device in the design. In order to ensure the channel relaxation time of the MOS capacitor (excluding varactor) is enough to build up charge to the steady state, it is recommended to use proper channel length at the high operation frequency range. The operating frequency shall be below 0.2 * gm / Cgate, where gm is the|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 666 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.3 to Version 1.4||||
||Rule|Sec. No.|Section Title|Revision Description|
|||||transconductance of the transistor and Cgate is the gate-oxide capacitance.”|
|91.|AN.R.26mgU|7.5.4.1|Power and Ground|Add the description, nd also for the analog and digital circuits. (Figure 7.5.15).|
|92.||8.3|Dummy TCD Rules and Filling Guidelines|Add this section|
|93.|Mx.DN.1|8.4|DMx Rules|Modify it from 15% in 50x50, 70% in100x100 to 10% in 75x75, 80% in100x100|
|94.|Mx.DN.3|8.4|DMx Rules|Removed|
|95.|Mx.DN.3®|8.4|DMx Rules|Removed|
|96.|S Mx.DN.4|T 8.4|DMx Rules|Modify it from 200umx200um to 250umx250um.|
|97.|h Mx.DN.5|8.4|DMx Rules|Modify it from 70% to 80%|
|98.|a n CB.W.4®u|S M 9.2.2|Recommendations|Add thie recommendation (merged from T-000- CL-DR-002)|
|99.|g AP.W.2U|9.2.2|C Recommendations|Add thie recommendation (merged from T-000- CL-DR-002)|
|100.|h a UBM.S.4® i|9.2.2|C Recommendations|Add thie recommendation (merged from T-000- CL-DR-002)|
|101.|UBM.EN.1®|I 9.2.2|o n Recommendations|Add thie recommendation (merged from T-000- CL-DR-002)|
|102.|UBM.DN.1®|C 9.2.2 T|f i Recommendations d|Add thie recommendation (merged from T-000- CL-DR-002)|
|103.|UBM.DN.3®|e 9.2.2|e Recommendations 1|Add thie recommendation (merged from T-000- CL-DR-002)|
|104.|UBM.R.6® u|9.2.2|c 2 h Recommendations 8|n t Add thie recommendation (merged from T-000- i CL-DR-002)|
|105.|CBM.R.2g U|1 9.2.3|. 5 & Guidelines 7|a Add thie guidelines (merged from T-N65-CM-DR- l 001)|
|106.|VIAz.R.6gU|0 9.2.3|I / n Guidelines 0|I 2 n Add thie guidelines (merged from T-N65-CM-DR- 3 001)|
|107.|UBM.R.4g u|9.2.3|d 9 Guidelines / .|f o Add thie guidelines (merged from T-000-CL-DR- r 002)|
|108.|UBM.R.5g u|9.2.3|2 P Guidelines 0|m Add thie guidelines (merged from T-000-CL-DR- r 002)|
|109.||9.3|1 Mechanical and 2 Thermal Guidelines for FCBGA|a o Move this section to chapter 5 t m i o|
|110.||9.4|GDA die size optimization kit|o n Modify this section from “MFU Optimization kit” t|
|111.||10.1.1|Latch-up Introduction|i Add this section|
|112.||10.1.2.1|Special Definition in Latch-up Prevention|o n Add this section|
|113.||10.1.2.2|Latch-up Dummy Layers Summary|C Add this section|
|114.||10.1.2.3|Layout Rules and Guidelines for Latch- up Prevention|e 1. Modify this section from Guidelines for Latch-up n Prevention t 2. Modify it from LUP.3 to LUP.6 e 3. Modify it from LUP.1/2/4/5/6/8/9 to r LUP.1/2/3/4/5/7/8/9|
|115.||10.1.3|Test Specification and Requirements|Add this section|
|116.||10.2.1|ESD introduction|Add this section|
|117.||10.2.2|TSMC IO ESD layout style introduction|Add this section|
|118.||10.2.3|ESD Dummy Layers Summary|Add this section|
|119.||10.2.4|ESD circuits|Add this section|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 667 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.3 to Version 1.4||||
||Rule|Sec. No.|Section Title|Revision Description|
||||Definition||
|120.||10.2.5|Requirements for ESD Implant Masks|Add this section|
|121.||10.2.6|ESD Guidelines|1. Modify this section from ESD Guidelines 2. Add ESD.WARN.1, ESD.WARN.2 3. Modify it from ESD.1-47 to ESD.1-57|
|122.||10.2.7|Tips for the Power Bus|Add this section|
|123.||10.2.8|ESD test methodology|Add this section|
|124.|h S|11.3.3.4 T|Rating factor for Maximum DC Current|Add rating factor from 85C to 100C in table 11.3.1.|
|125.|g n a|S M 11.3.3.5|Maximum DC Current for Metal C Lines, Contacts and Vias (T = 110°C) j|Add the information of Mu/Vu.|
|126.|i a h|11.3.3.5. 4 I|C Dependence of Via o array/Contact array on DC current (T = n j 110°C)|Add the information of metal/contact/Vu|
|127.||C 11.3.4 T|f N55 DC Current i d Density (EM) Specifications|Add this section (merged from T-N55-CL-DR-001)|
|128.||e 11.3.4.1|e 1 c Rating factor for 2 Maximum DC h Current|n Add rating factor from 85C to 100C in table 11.3.6. t i|
|129.||11.3.5 1|8 . 5 N65/N55 Cu Metal & AC Operation|a The AC operations of N55 can be directly shrunk l from N65.|
|130.||0 11.3.5.3. 9|7 I Maximum Root- / n 0 Mean-Square d 9 Current for LK Dielectrics (1P9M / . 2 M1MxMzMu P process)|I Add table 11.3.28-35 2 n 3 f o r m|
|131.||11.3.6.1|0 1 Maximum DC current Current|r a Add rating factor from 85C to 100C in table o 11.3.37.|
|132.||12|2 Electrical Parameters Summary|t m i 1. Add ULP in CLN65, CLN55: GP, CMN65: o GP/LP o n 2. Remove 1.2V/1.8V in CLN65LP t i 3. Update other electrical parameter based on the o following SPICE document version: n l T-N65-CL-SP-023 from V1.2 to V1.3 l T-N65-CL-SP-020 from V1.2 to V1.3 C l T-N65-CL-SP-031 from V1.1 to V1.2 l T-N65-CL-SP-041 from V1.1 to V1.2|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 668 of 705
whole or in part without prior written permission of TSMC.


-----

###### A.1.8 From Version 1.4 to Version 1.4_1

From Version 1.4 to Version 1.41
Rule Sec. No. Section Title Revision Description
1. Mx.S.1 4.5.26 Mx Rules Mx.S.1 was described in DRM V1.3 but lost in
DRM V1.4 due to typo. So, Mx.S.1 is put back in
DRM V1.4_1.
2. Mx.S.1® 4.5.26 Mx Rules Mx.S.1® was described in DRM V1.3 but lost in
DRM V1.4 due to typo. So, Mx.S.1® is put back in
DRM V1.4_1.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 669 of 705
whole or in part without prior written permission of TSMC.

|Col1|From Version 1.4 to Version 1.41|Col3|Col4|Col5|
|---|---|---|---|---|
||Rule|Sec. No.|Section Title|Revision Description|
|1.|Mx.S.1|4.5.26|Mx Rules|Mx.S.1 was described in DRM V1.3 but lost in DRM V1.4 due to typo. So, Mx.S.1 is put back in DRM V1.4_1.|
|2.|Mx.S.1®|4.5.26|Mx Rules|Mx.S.1® was described in DRM V1.3 but lost in DRM V1.4 due to typo. So, Mx.S.1® is put back in DRM V1.4_1.|


-----

###### A.1.9 From Version 1.4_1 to Version 2.0

From Version 1.4_1 to Version 2.0
Rule Sec. No. Section Title Revision Description
1. Merge T-N65-CL-DR-029( 5V HVMOS rule, V1.0),
T-N55-CL-DR-005( N55 rule, V1.0)
2. Title Add CLN55: LP, CMN55: LP, in tilte

3. 1.1 Overview Add CLN65LP/ CMN65LP 5V HVMOS, CLN55:
LP, CMN55: LP
4. 1.2 Reference Modify Table 1.2.1
Documentation

5. 2.1.1 Front-End Features 1. Add CLN55: LP, CMN55: LP
2. Update SRAM cells’ information
3. Add eDRAM information
6. 2.1.2 Back-End Features 1. Add AP-MD infromnation
2. Revise Cu RDL description
3. Revise MS and RF process for CMN65GP/ LP
and CMN55LP
4. Remove inductor devices for N55 generation
7. 2.2 Devices 1. Modify table 2.2.1
2. Add CLN55LP, CMN55LP
8. 2.3 Power Supply and 1. Modify table 2.3.1
Operation 2. Add CLN55LP, CMN55LP, 5V HVMOS only
Temperature Ranges for LP 2.5V IO

3. Add maximum power supply voltage
4. Add table 2.3.2 (merge from T-N65-CL-DR029)
9. 2.5 Metallization Options 1. Add CMN55, AP-MD, RV
2. Add CMN55LP metallization options
10. 3.1 Mask Information, 1. Add HVD_P, HVD_N for CLN65LP2.5V
Key Process 2. Update FW_AP Mask ID for CLN65G1.8V
Sequence, and CAD 3. Add CLN55P2.5V
Layers 4. Add CMN55 in table 3.1.12

5. Add the wording for CMN55
6. Add LDC_N information in table 3.1.13
11. 3.4 Special Recognition 1. Modify Ncap_NTN, RTMOMDMY, DMxEXCL
CAD Layer Summary 2. Add CDUDMY, BJTDMY (drawing 1), HVD_N,
HVD_P, CTMDMY (drawing 1), RFDMY
(drawing 1), VDDDMY, VSSDMY, HIA_DUMMY,
M1(pin) ~ M9(pin)
12. 3.5 Device Truth Tables 1. Add HV MOS
2. Add sections for CLN55 LP, CLN65/ CMN65/
CLN55/ CMN55 MOM, CMN65LP high current
diode
3. Remove Mx+Mz+Mz+AP-RDL in CMN65
inductor
13. 3.6 Mask Requirements Add CLN55LP/ CMN55LP
for Device Options
(High/STD/Low VT)

14. G.1 3.7.1 Design Geometry Add the description, DRC will not flag UBM/
Rules CBD/PM/CB2/PM2/PPI layers when vertexes of
polygon are larger than 100.
15. 3.7.1.1 DBU guideline Add

16. 4.1 CMN65 (MIXED Modify title
SINGNAL, RF)

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 670 of 705
whole or in part without prior written permission of TSMC.

|Col1|From Version 1.4_1 to Version 2.0|Col3|Col4|Col5|
|---|---|---|---|---|
||Rule|Sec. No.|Section Title|Revision Description|
|1.||||Merge T-N65-CL-DR-029( 5V HVMOS rule, V1.0), T-N55-CL-DR-005( N55 rule, V1.0)|
|2.||Title||Add CLN55: LP, CMN55: LP, in tilte|
|3.||1.1|Overview|Add CLN65LP/ CMN65LP 5V HVMOS, CLN55: LP, CMN55: LP|
|S 4.||1.2 T|Reference Documentation|Modify Table 1.2.1|
|5.|n a h|S 2.1.1 M|Front-End Features|1. Add CLN55: LP, CMN55: LP 2. Update SRAM cells’ information 3. Add eDRAM information|
|6.|i a h g|2.1.2 I|C Back-End Features C o|1. Add AP-MD infromnation 2. Revise Cu RDL description 3. Revise MS and RF process for CMN65GP/ LP and CMN55LP 4. Remove inductor devices for N55 generation|
|7.||C 2.2|n f Devices i|1. Modify table 2.2.1 2. Add CLN55LP, CMN55LP|
|8.||T 2.3 e 1|d Power Supply and e 1 Operation c n 2 Temperature Ranges h 8 . 5|1. Modify table 2.3.1 2. Add CLN55LP, CMN55LP, 5V HVMOS only for LP 2.5V IO t i 3. Add maximum power supply voltage a 4. Add table 2.3.2 (merge from T-N65-CL-DR- l 029)|
|9.||0 2.5|& 7 I Metallization Options / n|I 1. Add CMN55, AP-MD, RV 2 n 2. Add CMN55LP metallization options|
|10.||3.1|0 d 9 Mask Information, / . Key Process 2 P Sequence, and CAD 0 Layers 1 2|3 f o 1. Add HVD_P, HVD_N for CLN65LP2.5V r 2. Update FW_AP Mask ID for CLN65G1.8V m 3. Add CLN55P2.5V r 4. Add CMN55 in table 3.1.12 a o 5. Add the wording for CMN55 t 6. Add LDC_N information in table 3.1.13|
|11.||3.4|Special Recognition CAD Layer Summary|m i o 1. Modify Ncap_NTN, RTMOMDMY, DMxEXCL o n 2. Add CDUDMY, BJTDMY (drawing 1), HVD_N, t HVD_P, CTMDMY (drawing 1), RFDMY i o (drawing 1), VDDDMY, VSSDMY, HIA_DUMMY, M1(pin) ~ M9(pin)|
|12.||3.5|Device Truth Tables|n 1. Add HV MOS C 2. Add sections for CLN55 LP, CLN65/ CMN65/ CLN55/ CMN55 MOM, CMN65LP high current e diode n 3. Remove Mx+Mz+Mz+AP-RDL in CMN65 t inductor|
|13.||3.6|Mask Requirements for Device Options (High/STD/Low VT)|e Add CLN55LP/ CMN55LP r|
|14.|G.1|3.7.1|Design Geometry Rules|Add the description, DRC will not flag UBM/ CBD/PM/CB2/PM2/PPI layers when vertexes of polygon are larger than 100.|
|15.||3.7.1.1|DBU guideline|Add|
|16.||4.1|CMN65 (MIXED SINGNAL, RF)|Modify title|


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.4_1 to Version 2.0||||
||Rule|Sec. No.|Section Title|Revision Description|
||||Layout Rules and guidelines Layout Rule Conventions||
|17.||4.2.2|Special Definition|Add HV NMOS, HV PMOS, Guard ring (merge from T-N65-CL-DR-029)|
|18.|DNW.S.2|4.5.1|Deep N-Well (DNW) Layout Rules (Mask ID: 119) [Optional]|Add the description “ with different potential”|
|19.|DNW,S,3|4.5.1|Deep N-Well (DNW) Layout Rules (Mask ID: 119) [Optional]|Add the description “except dummy TCD region (TCDDMY)”|
|S 20.|h NW,S,3|T 4.5.3|N-Well (NW) Layout Rules|Add the description “ with different potential (*)”|
|21.|a NW.S.6 n|S M 4.5.3|N-Well (NW) Layout Rules|Add the description “except dummy TCD region (TCDDMY)”|
|22.|g NWROD.R.4 h NWROD.R.5 a NWROD.R.6 i NWROD.R.7|4.5.4|C N-Well Resistor Within OD (NWROD) C Layout Rules|Add|
|23.||I 4.5.6 C|o n Native Device (NT_N) Layout Rules f i|Remove the description “A Native NMOS device is based on a standard Vt process. It cannot be applied to pure low Vt designs.”|
|24.|NT_N.W.2.3|T 4.5.6 e|d Native Device e (NT_N) Layout Rules|Add|
|25.|NT_N.R.3|4.5.6|1 c n 2 Native Device h (NT_N) Layout Rules|Modify the descriptoion t|
|26.||4.5.9 1 0|8 . OD25_33 Layout 5 & Rules 7|i a 1. Add N55LP into the description l 2. Remove “2.5V overdrive to 3.3V is not offered I in 2.5V native device”.|
|27.||4.5.10|I / n 0 OD25_18 Layout Rules|2 n Add N55LP into the description 3 f|
|28.|PO.S.2®|4.5.11|d 9 Poly (PO) Layout / . 2 Rules (Mask ID: 130)|o Add the wording “GP/LPG/ULP” r|
|29.|PO.L.1|4.5.11|P 0 Poly (PO) Layout Rules (Mask ID: 130)|m Add the description “except RTMOM region r a (RTMOMDMY, CAD layer: 155;21)”.|
|30.|PO.FU.R.8|4.5.11|1 2 Poly (PO) Layout Rules (Mask ID: 130)|o t Add the description “only for N65GP/ N55GP/ m i N55LP”|
|31.|PO.R.7gU|4.5.11|Poly (PO) Layout Rules (Mask ID: 130)|o o n Remove t|
|32.|VTH_N.S.3|4.5.12|High Vt NMOS (VTH_N) Layout Rules (Mask ID: 128)|i o Remove unsilicided PO n|
|33.|VTH_P.S.3|4.5.13|High Vt PMOS (VTH_P) Layout Rules (Mask ID: 127)|C Remove unsilicided PO e|
|34.|VTL_N.S.3|4.5.14|Low Vt NMOS (VTL_N) Layout Rules (Mask ID: 118)|n Remove unsilicided PO t e|
|35.|VTL_P.S.3|4.5.15|Low Vt PMOS (VTL_P) Layout Rules (Mask ID: 117)|r Remove unsilicided PO|
|36.||4.5.17|HVD_N Layout Rules|Add the section (merge from T-N65-CL-DR-029)|
|37.||4.5.18|HVD_N Layout Rules|Add the section (merge from T-N65-CL-DR-029)|
|38.||4.5.19|5V HVMOS Layout Rules and|Add the section (merge from T-N65-CL-DR-029)|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 671 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.4_1 to Version 2.0||||
||Rule|Sec. No.|Section Title|Revision Description|
||||Guidelines||
|39.||4.5.22|Layout Rules for LDD Mask Logical Operations|Remove the warning description “ recommendations”|
|40.|RES.8|4.5.24|OD and Poly Resistor Recommendations and Guidelines|Add|
|41. S|RES.10 RES.11|4.5.24 T|OD and Poly Resistor Recommendations and Guidelines|Change the guidelines to rules|
|42.|h g n a h|S 4.5.25 M|MOS Varactor Layout Rules (VAR) C|1. Modify the section to meet SPICE model 2. Modify VAR.W.1, VAR.W.4 3. Remove VAR.W.2, VAR.W.3, VAR.A.1® 4. Add the table 4.5.25.1 minumum W/L of baseband and RF model for SPICE valid range|
|43.|i a|4.5.36 I C|C MOM Layout Rules o n f|1. Add the description “TSMC RTMOM PDK cell is without Via” 2. Remove MOM.S.2® 3. Remove MOM.R.gU|
|44.||T 4.5.36.1 e|i d RTMOM (Rotated e Metal Oxide Metal) 1 Capacitor Guidelines|1. Remove figure 4.5.33.1.1 2. Add description for item 1 2. Add the item 7 and 8|
|45.|SRAM.R.3U|4.5.39|c n 2 SRAM Rules|Modifies the description t|
|46.|SRAM.R.15|4.5.39 1|h 8 . SRAM Rules 5|i a Add the description “except SRAM 0.62 µm² cell l size of N55GP”.|
|47.||0 4.5.39|& 7 SRAM Rules I / n 0 d 9|1. Revise the mm2 to um2 2 I n 2. Add VTC_N for N65ULP high VT 3 f 3. Remove VTC_P for N55GP o 4. Add N55LP|
|48.||4.5.42|/ . 2 P Guidelines for 0 Placing Chip Corner 1 Stress Relief (CSR) Patterns|r m Add WLCSP information r a o|
|49.|CSR.EN.5 CSR.EN.5.1 CSR.EN.6 CSR.EN.6.1|4.5.43|2 Chip Corner Stress Relief Pattern (CSR)|t m i o 1. Add the description “Except WLCSP sealring region” o n 2. Add the rule for WLCSP sealring t i 3. Add the description “Except WLCSP sealring o region” n 4. Add the rule for WLCSP sealring 5. Add the figure of chip corner stress relief C pattern for WLCSP|
|50.|SR.R.1|4.5.44|Seal Ring Layout Rules|e Modify the description for non-WLCSP seal ring and for WLCSP seal ring|
|51.|SR.EN.1|4.5.44|Seal Ring Layout Rules|n t Add e|
|52.||4.5.44|Seal Ring Layout Rules|r 1. Add cross-sectional view of WLCSP sealring 2. Add the mask information for WLCSP layers|
|53.|A.R.10~13|4.5.46|Antenna Effect Prevention (A) Layout Rules|Merge from 5.1.2.6.3 Antenna Effect Prevention (A) Layout Rules for RV and AP-MD.|
|54.|CTM.R.3|4.6.1|Capacitor Top Metal (CTM) Layout Rules (Mask ID: 182)|Add the rule (merge from T-N55-CL-DR-005)|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 672 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.4_1 to Version 2.0||||
||Rule|Sec. No.|Section Title|Revision Description|
|55.|Mx.DN.6 Mx.R.3gU|4.6.2|Capacitor Bottom Metal (CBM) Layout Rules (Mask ID: 183)|Add|
|56.|VIAz(u).R.6gU|4.6.4.1|VIAz(u) Layout Rule (Mask ID: 373, 374, 375, 376, 377, 372) for CTM/CBM|Modify the RF application to MIM application.|
|57.||4.6.6.1.2|MIM Structure Recognition Methodology|Add this section|
|S 58.||4.6.6.1.3 T|Check Methods|Change the figures of (k), (p), (q) from balanced to unbalanced|
|59.|h A.R.MIM.2 a A.R.MIM.3 n|S 4.6.6.2 M|Antenna Effect Prevention Layout Rules|1. Add the wording “and AP-MD sidewall area” 2. Add the connect “to OD” for balance structure|
|60.|g A.R.MIM.4 h A.R.MIM.5|4.6.6.2|C Antenna Effect Prevention Layout C Rules|1. Modify the description from single layer to cumulative 2. Add the connect “to OD” for balance structure|
|61.|a i Mu.DN.3|4.6.7 I C|o Ultra Thick Metal n (Mu) Layout Rules (Mask ID: 384, 385, f i 386, 387, 388, 389)|Change Mz to Mu|
|62.||T 4.6.8 e|d Layout Rules for e Inductors with 1 INDDMY Layer|Remove the description “ For customized inductors…”|
|63.|IND.DN.1|4.6.8|c n 2 h Layout Rules for 8 . Inductors with 5 INDDMY Layer|t Modify the descrption i a|
|64.|IND.R.15U IND.R.16U|1 0 4.6.8|& 7 Layout Rules for I / n Inductors with 0 INDDMY Layer|l I Add 2 n 3 f|
|65.||4.6.9.1|d 9 Introduction to PDK / . Inductor|o Remove Mx+Mz+Mz+Al-RLD in table 4.6.9.1 r|
|66.|CSR.EN.6 CSR.EN.6.1|4.6.10|2 P 0 Guidelines for Placing Chip Corner 1 Stress Relief (CSR) 2 Patterns|m 1. Add the description for r a “N65_Mu_SR_09282009_WLCSP.gds” o 2. Add the description “except WLCSP sealring m t i region” o 3. Add this rule for WLCSP sealring|
|67.||4.6.11|Seal-Ring Rule|o n 1. Add the description for t i “N65_Mu_SR_09282009_WLCSP.gds” o 2. Add the cross-sectional view of seal ring for WLCSP|
|68.|SR.EN.1|4.6.11|Seal-Ring Rule|n Add|
|69.||5|Wire Bond, Flip Chip and interconnection Design rules|C 1. Add the warning information e 2. Add the description for 14.5K and 28K of AP- n MD thickness t 3. Add the description for lead-free bump design e rule, please consult with tsmc.|
|70.||5.1.2.2|Passivation Layer Open Rules|r 1. Modfiy the table 5.1.2.2.1 and add 40um/50um/60um single in-line and 45um/50um staggered 2. Add the description “40um pitch single in-line and 45um pitch staggered are not supported in N55.”|
|71.||5.1.2.5|Wire Bond Non- shrinkable Rules for the N55|1. Add the description “40um pitch single in-line and 45um pitch staggered are not supported in N55.”|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 673 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.4_1 to Version 2.0||||
||Rule|Sec. No.|Section Title|Revision Description|
|||||2. Modfiy the table and add 45um single in-line and 50um stagger|
|72.||5.1.2.6|RV and AP-MD Layout Rules for Wire Bond|Update the figures|
|73.|RV.R.1|5.1.2.6.1|RV Layout Rules (CB VIA hole)|Add the description “Except WLCSP seal ring region”|
|74.|AP.S.1.1|5.1.2.6.2|AP-MD Layout Rules|Add the description “Except spacing in the same polygon”|
|75. S|AP.R.1U|5.1.2.6.2 T|AP-MD Layout Rules|Add the wording “Need to add polyimide layer for wirebond using AP-MD routing for die size >= 100mm2”|
|76.|g n a h|S 5.1.2.6.3 M|Antenna Effect Prevention (A) Layout Rules for RV C and AP-MD.|Remove (merge into 4.5.46 Antenna Effect Prevention (A) Layout Rules)|
|77.|i a h|5.2 I|Layout Rules for C EU/HL Flip Chip o|1. Modify the title to add “EU/HL” 2. Remove the wording of LF: lead free 3. Add the description " “ For lead free application, please refer to LF design rule”|
|78.||C 5.2.1|n f Recommendations i for EU/HL Flip Chip|Add the description of item 14 “If you are going to design a new produt…….”|
|79.||T 5..2.1.2 e|d Recommendations e 1 for Redistribution c n Metal|Remove “ Recommended minimum counts of VIAD conncting to bump pad:300 each”.|
|80.||5.2.2 1|2 h 8 Under Bump . Metallurgy (UBM) 5 Rules|t Add the description “For lead-free bump design i a rule, please consult with tsmc” l|
|81.|UBM.DN.1|0 5.2.2|& 7 Under Bump I / n Metallurgy (UBM) 0 Rules|I Modify the rule value to 10% from 2.5% 2 n 3 f|
|82.|UBM.DN.1®|5.2.2|d 9 Under Bump / . 2 Metallurgy (UBM) P Rules|o Remove (merge into UBM.DN.1) r m|
|83.|UBM.DN.2|5.2.2|0 1 Under Bump Metallurgy (UBM) 2 Rules|r a Remove (merge into UBM.DN.1) o t i|
|84.|UBM.DN.3|5.2.2|Under Bump Metallurgy (UBM) Rules|m o Remove the description “ for the die sizing > = o n 169mm2” t|
|85.|UBM.DN.3®|5.2.2|Under Bump Metallurgy (UBM) Rules|i o Remove (merge into UBM.DN.3) n|
|86.|UBM.R.5|5.2.2|Under Bump Metallurgy (UBM) Rules|C 1. Change the “U” to the rule and modify the e description n 2. Add the Note for LF application 3. Add the schematic diagram|
|87.||5.2.3.1|Mask Information|t e Remove the wording “Cu RDL (Cu MD) is r prohibited”.|
|88.|BP.EN.5|5.2.3.2|Bump Pad Structure Rules|Add the description “ without AP RDL/ with AP RDL…”|
|89.||5.2.3.2|Bump Pad Structure Rules|Add the description “ For lead free application, please refer to LF design rule”|
|90.||5.2.3.3|Polyimide (PM) Rules for EU/HL Flip Chip|1. Modify the title to add “EU/HL” 2. Add the description “ Polyimide is must for LF application……..”|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 674 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.4_1 to Version 2.0||||
||Rule|Sec. No.|Section Title|Revision Description|
|91.|BP.EN.5|5.2.3.4|Flip Chip Non- shrinkable Rules for the N55|Add the description “ without AP RDL/ with AP RDL…”|
|92.|RV.R.1|5.2.3.5.1|RV Layout Rules (Passivation-1 VIA Hole)|1. Add the description “Except WLCSP seal ring region” 2. Remove the wording of LF: lead free|
|93.||5.2.3.5.3|Seal Ring Structure Using AP-MD layer|Modify the title to add “S”|
|94. S||6.1|Overview|1. Add the information for CLN55LP/ CMN55LP 2. Modify the description for metal scheme of N55|
|95.|h|T 6.1.2 S|SRAM Design Specifications|Remove the wording “GP”|
|96.|a n SRAM.R.15|M 6.2.3|SRAM Rules|Add the description “except SRAM 0.62 µm² cell size of N55GP”.|
|97.|h g|6.2.4.1|C Non-shrinkable Rules|Modify table|
|98.|a #BP.EN.5 i|6.2.5.1|C Non-shrinkable o Rules|Add the description “ without AP RDL/ with AP RDL…”|
|99.|PO.EN.3m|I C 7.2|n Layout Rules for the f WPE (Well Proximity i Effect)|Modify the “Core” to “IO” PMOS|
|100.||T e 7.4.3|d e Parasitic Bipolar 1 Transist or (BJT) c n 2 Rules and h Recommendations|1. Modify the section due to tsmc off two set of BJT models 2. Remove BJT.R.3®, BJT.R.4®, BJT.R.5®, t i BJT.R.6®, BJT.R.7®|
|101.|Mx.DN.1|8.4 1|8 . 5 Dummy Metal (DM) & Rules|a Modify the wording “10%” for LMARK l|
|102.|Mx.DN.2|0 8.4|7 I Dummy Metal (DM) / n Rules|I 2 n Add the description of Mx.DN.2 would exclude the following regions.|
|103.|DMx_O.R.1|8.4|0 d 9 Dummy Metal (DM) / . Rules|3 f o Add|
|104.||9.1.2.1|2 P Transistors 0|r m Remove the wording “pay attention to the unexpected leakage current from floating gate”.|
|105.|PO.S.14® PO.EN.1® PO.EN.2® PO.EN.3®|9.2.1|1 Action-Required 2 Rules|r a o Change to section 9.2.2 recommendations t m i o o|
|106.|MOM.S.2®|9.2.2|Recommendations|n t Remove i|
|107.|PO.R.7gU MOM.R.1gU|9.2.3|Guidelines|o Remove|
|108.|VIAz.R.6gU|9.2.3|Guidelines|n Modfiy the RF application to MIM application.|
|109.||9.2.4|Grouping Table of DFM Action- Required Rules, Recommendations and Guidelines|C Remove MOM.S.2®, PO.R.7g, MOM.R.1gU e n t e|
|110.||10.1.1|Latch-up Introduction|r Update figures 10.1.3~10.1.6|
|111.||10.1.2.3|DRC methodology for Latch-up Rules|Add this section|
|112.|LUP.3.5.1g LUP.3.5.2g LUP.5.5.1g LUP.3.5.2g|10.1.2.4|Layout Rules and Guidelines for Latch- up Prevention|Add these guidelines (merge from T-N65-CL- DR-029)|
|113.||10.2.3.2|ESD3 Dummy Layer|Add the description for ESD3 should enclosure|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 675 of 705
whole or in part without prior written permission of TSMC.


-----

123. 12 Electrical parameters Modify this section and add the key parameters
Summary of MOS transistors in CLN55LP, CLN65LPHV,
add MOM capacitor model, RF I/O PAD model

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 676 of 705
whole or in part without prior written permission of TSMC.

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.4_1 to Version 2.0||||
||Rule|Sec. No.|Section Title|Revision Description|
||||Description|of ACTIVE.|
|114.||10.2.6.5|5V HVMOS protection (Field Device)|Add this section|
|115.||10.2.7|CDM Protection for Cross Domain Interface|Add this section|
|116.||10.2.8|High Current Diode (HIA_DIO)|Add this section|
|117. S||10.2.9|Tips for the Power Bus|Modify the description|
|118.|h|T 10.2.9.1|Approach|Modify the description|
|119.|h g n a|S M 11.2|Front-End Process Reliability Rules and C Models C|1. Add N55 reliability informations 2. Add the description for guidelines for negative bias temperature instability (NBTI) 3. Add the description for failure mechanism of NBTI|
|120.|i a|11.3 I|o Back-End Process Reliability Rules|Merge N65/N55 currnet density specifications Add the Imax for 28KÅ AP RDL|
|121.||C 11.3.7|n f Poly Current Density i Specifications|Update title from Guidelines to Specifications|
|122.||T 11.3.8 e|d OD Current Density e Specifications|Update title from Guidelines to Specifications|
|123.||12|1 c n 2 Electrical parameters h 8 Summary .|Modify this section and add the key parameters t of MOS transistors in CLN55LP, CLN65LPHV, i a add MOM capacitor model, RF I/O PAD model|


-----

###### A.1.10 From Version 2.0 to Version 2.1

From Version 2.0 to Version 2.1
Rule Sec. No. Section Title Revision Description
1. Merge T-N65-CM-DR-016 V1.0 (TSMC 65 NM /
55 NM CMOS MS_RF LOGIC INDUCTOR
DESIGN RULE)
2. Merge T-N65-CL-DR-043 V1.0 (5V GUARD-RING
DESIGN RULE)
3. Merge T-N65-CL-DR-040 V1.0 (TSMC 65 NM
ESD IMPLANT (ESDIMP) DESIGN RULE)
4. 1.2 Reference Document (1)Add lead free flip chip doc. T-000-CL-DR-017
(2)Add schottky barrier diode doc. T-N65-CM-DR015
(3)Add P+/PW Varactor design rule T-N65-CMDR-012
(4)Add N55 5V HVMOS design rule T-N55-CLDR-006
5. 2.2 Device Add Table Note for Table 2.2.1

6. 2.2 Device Remove N55LP mLVT device

7. 3.1 Mask information, Add warning message
key process
sequence, and CAD
layer

8. 3.1 Mask information, (1)Add NW2V information into Table3.1.14
key process (2)Modify mask name from LDC_N to VTC_N at
sequence, and CAD Table3.1.14
layer

9. 3.3 Dummy Pattern Fill Update Table Note from section 6 to section 8
CAD Layer

10. 3.4 Special Recognition Add RPDMY information into Table3.4.1
CAD Layer Summary

11. 3.4 Special Recognition Modify SEALRING information (For N55,
CAD Layer Summary SEALRING is tape out required layer)
12. 3.4 Special Recognition Modify HVD_N and HVD_P as tape out required
CAD Layer Summary layers
13. 3.4 Special Recognition Add AP (pin) into table 3.4.1
CAD Layer Summary Add ESDIMP (merge T-N65-CL-DR-040)
14. 3.5.4 CLN65 LP-based Put OD25_18 and OD25_33 into special layer
Triple Gate Oxide
(LPG) Design

15. 3.5.5 CLN65 Ultar Low Add LVT information
Power (ULP) Design

16. 3.5.7 CLN55 Low Power Add LVT and 5V HVMOS information
(LP)

17. G.1 3.7.1 Design Geometry Add “DRC will not flag PM1”, and align DRC to
Rules remove “when vertexes of polygon are larger than
100”.
18. 3.9 Chip Implementation Add this section
and Tape Out
Checklist

19. 4.1 Layout Rule Modify the title from “CMN65 (MIXED SINGAL,
Conventions RF) Layout Rules and guidelines” to “Layout Rule
Conventions”
20. DNW.R.3 4.5.1 Deep N-Well (DNW) Align DRC to modify to “uncheckable “
Layout Rules

21. NWROD.S.3® 4.5.4 N-Well Resistor Refine description, no DRC change

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 677 of 705
whole or in part without prior written permission of TSMC.

|Col1|From Version 2.0 to Version 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||Rule|Sec. No.|Section Title|Revision Description|
|1.||||Merge T-N65-CM-DR-016 V1.0 (TSMC 65 NM / 55 NM CMOS MS_RF LOGIC INDUCTOR DESIGN RULE)|
|2.||||Merge T-N65-CL-DR-043 V1.0 (5V GUARD-RING DESIGN RULE)|
|3.||||Merge T-N65-CL-DR-040 V1.0 (TSMC 65 NM ESD IMPLANT (ESDIMP) DESIGN RULE)|
|S 4.|h g n a h|T 1.2 S M|Reference Document C C|(1)Add lead free flip chip doc. T-000-CL-DR-017 (2)Add schottky barrier diode doc. T-N65-CM-DR- 015 (3)Add P+/PW Varactor design rule T-N65-CM- DR-012 (4)Add N55 5V HVMOS design rule T-N55-CL- DR-006|
|5.|i a|2.2|o Device|Add Table Note for Table 2.2.1|
|6.||I 2.2|n Device|Remove N55LP mLVT device|
|7.||C 3.1 T e|f i Mask information, d key process e sequence, and CAD 1 layer|Add warning message|
|8.||3.1 1|c n 2 Mask information, h 8 key process . 5 sequence, and CAD layer|(1)Add NW2V information into Table3.1.14 t i (2)Modify mask name from LDC_N to VTC_N at a Table3.1.14 l|
|9.||0 3.3|& 7 I Dummy Pattern Fill / n CAD Layer|I Update Table Note from section 6 to section 8 2 n|
|10.||3.4|0 d 9 Special Recognition . CAD Layer Summary|3 f o Add RPDMY information into Table3.4.1|
|11.||3.4|/ 2 P Special Recognition CAD Layer Summary|r m Modify SEALRING information (For N55, SEALRING is tape out required layer)|
|12.||3.4|0 1 Special Recognition CAD Layer Summary|r a o Modify HVD_N and HVD_P as tape out required t layers|
|13.||3.4|2 Special Recognition CAD Layer Summary|m i o Add AP (pin) into table 3.4.1 Add ESDIMP (merge T-N65-CL-DR-040)|
|14.||3.5.4|CLN65 LP-based Triple Gate Oxide (LPG) Design|o n t Put OD25_18 and OD25_33 into special layer i o|
|15.||3.5.5|CLN65 Ultar Low Power (ULP) Design|n Add LVT information|
|16.||3.5.7|CLN55 Low Power (LP)|C Add LVT and 5V HVMOS information e|
|17.|G.1|3.7.1|Design Geometry Rules|n Add “DRC will not flag PM1”, and align DRC to t remove “when vertexes of polygon are larger than e 100”.|
|18.||3.9|Chip Implementation and Tape Out Checklist|r Add this section|
|19.||4.1|Layout Rule Conventions|Modify the title from “CMN65 (MIXED SINGAL, RF) Layout Rules and guidelines” to “Layout Rule Conventions”|
|20.|DNW.R.3|4.5.1|Deep N-Well (DNW) Layout Rules|Align DRC to modify to “uncheckable “|
|21.|NWROD.S.3®|4.5.4|N-Well Resistor|Refine description, no DRC change|


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 2.0 to Version 2.1||||
||Rule|Sec. No.|Section Title|Revision Description|
||||Within OD (NWROD) Layout Rules||
|22.|NWRSTI.EN.2®|4.5.5|N-Well Resistor Under STI (NWRSTI) Layout Rules|Refine description, no DRC change|
|23.|PO.DN.3|4.5.11|Poly (PO) Layout Rules|Add “except RFDMY”|
|24.|VTH_N.R.2|4.5.12|High Vt NMOS (VTH_N) Layout Rules|Refine wording, no DRC change|
|S 25.|VTH_P.R.2 h|4.5.13 T|High Vt PMOS (VTH_P) Layout Rules|Refine wording, no DRC change|
|26.|a VTL_N.R.2 n|S 4.5.14 M|Low Vt NMOS (VTL_N) Layout Rules|Refine wording, no DRC change|
|27.|g h VTL_P.R.2 a|4.5.15|C Low Vt PMOS C (VTL_P) Layout Rules|Refine wording, no DRC change|
|28.|i GR.R.2U GR.R.3U GR.R.4®U GR.R.5U GR.R.6U GR.R.7 GR.R.8 GR.R.9 U GR.R.10 GR.R.11 GR.R.12 U GR.R.13 GR.R.14 GR.R.15®U|4.5.19.1 I C T e 1 0|o Guard Ring Rules n and Guidelines f i d e 1 c n 2 h 8 . 5 & 7 I / n 0 d 9|Merge from T-N65-CL-DR-043 t i a l I 2 n 3 f o|
|29.||4.5.25|/ . 2 MOS Varactor P Layout Rules (VAR)|r Update N55LP dimension for Table 4.5.25.1 m|
|30.||4.5.27|0 1 Metal-1 (M1) Layout Rules (Mask ID:360)|r a Refine wording for “Table Note” o|
|31.|M1.DN.1|4.5.27|2 Metal-1 (M1) Layout Rules (Mask ID:360)|t m i Separate min. and max. rules to add M1.DN.1.1 o|
|32.|M1.DN.1.1|4.5.27|Metal-1 (M1) Layout Rules (Mask ID:360)|o n Separate min. and max. rules to add M1.DN.1.1 t|
|33.|M1.DN.2|4.5.27|Metal-1 (M1) Layout Rules (Mask ID:360)|i o Refine wording, no DRC change|
|34.|Mx.DN.1|4.5.29|Mx Layout Rules|n Separate min. and max. rules to add Mx.DN.1.1|
|35.|Mx.DN.1.1|4.5.29|Mx Layout Rules|C Separate min. and max. rules to add Mx.DN.1.1|
|36.|Mx.DN.2|4.5.29|Mx Layout Rules|e Refine wording, no DRC change|
|37.||4.5.29|Mx Layout Rules|n t Refine wording for “Table Note”|
|38.|My.DN.1|4.5.31|My Layout Rules|e Separate min. and max. rules to add My.DN.1.1 r|
|39.|My.DN.1.1|4.5.31|My Layout Rules|Separate min. and max. rules to add My.DN.1.1|
|40.||4.5.31|My Layout Rules|Refine wording for “Table Note”|
|41.|Mz.DN.1|4.5.33|Top Mz Layout Rules|Separate min. and max. rules to add Mz.DN.1.1|
|42.|Mz.DN.1.1|4.5.33|Top Mz Layout Rules|Separate min. and max. rules to add Mz.DN.1.1|
|43.||4.5.33|Top Mz Layout Rules|Refine wording for “Table Note”|
|44.|Mr.R.1U|4.5.35|Top Mr Layout Rules|Remove the duplicate rule|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 678 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 2.0 to Version 2.1||||
||Rule|Sec. No.|Section Title|Revision Description|
|45.|Mr.DN.1|4.5.35|Top Mr Layout Rules|Separate min. and max. rules to add Mr.DN.1.1|
|46.|Mr.DN.1.1|4.5.35|Top Mr Layout Rules|Separate min. and max. rules to add Mr.DN.1.1|
|47.||4.5.35|Top Mr Layout Rules|Refine wording for “Table Note”|
|48.|SRAM.R.15|4.5.39|SRAM Rules|Remove “except SRAM 0.62um2 cell size of N55GP”|
|49.||4.5.42|Guidelines for Placing Chip Corner Stress Relief (CSR) Patterns|Add wording “WLCSP sealring can be used for WB/FC process”|
|50.||4.6.8|INDDMY Rule Overview|Add inductor information (merge T-N65-CM-DR- 016|
|S 51.|h IND.R.15|T 4.6.8|INDDMY Rule Overview|Change to ceckable|
|52.|a IND.R.16 n|S M 4.6.8|INDDMY Rule Overview|Change to ceckable|
|53.|g IND.R.17gU h|4.6.8.1|C Layout Rules for Inductors with INDDMY Layer|Add recommendation to achieve the high quality factor|
|54.|a IND.R.15 i|4.6.8.1 I|C Layout Rules for o Inductors with n INDDMY Layer|Change to checkable|
|55.|IND.R.16|C 4.6.8.1 T|f Layout Rules for i d Inductors with INDDMY Layer|Change to checkable|
|56.|Waive items|e 4.6.8.1|e 1 Layout Rules for c n 2 Inductors with h INDDMY Layer|Add inductor information (merge T-N65-CM-DR- 016 t|
|57.||4.6.8.2 1|8 . Layout Rules for 5 & Inductor with 7 INDDMY_MD Layer|i a Add INDDMY_MD information (merge T-N65-CM- l DR-016|
|58.||0 4.6.8.3|I / n Layout Rules for 0 Inductor with 9 d INDDMY_HD Layer|I 2 n Add INDDMY_HD information (merge T-N65-CM- 3 f DR-016|
|59.|CSR.EN.10|4.6.9|/ . Guidelines for Placing 2 P Chip Corner Stress 0 Relief (CSR) Patterns|o r 1.Rename from CSR.EN.6 to CSR.EN.10 m 2.Refine description, no DRC change|
|60.|SR.EN.2|4.6.10|1 Seal-Ring Rules|r a o Rename from SR.EN.1 to SR.EN.2|
|61.||4.7|2 RV Layout Rules (CB VIA hole)|t m i Move this section from s5.1.2.6.1 to s4.7 o|
|62.|RV.W.1.WB|4.7.1|RV Layout Rules (CB VIA hole) for Wire Bond|o n Rename from RV.W.1 toRV.W.1.WB t i|
|63.|RV.S.1.WB|4.7.1|RV Layout Rules (CB VIA hole) for Wire Bond|o n Rename from RV.S.1 to RV.S.1.WB|
|64.|RV.S.3.WB|4.7.1|RV Layout Rules (CB VIA hole) for Wire Bond|C Rename from RV.S.3 to RV.S.3.WB e n|
|65.|RV.EN.1.WB|4.7.1|RV Layout Rules (CB VIA hole) for Wire Bond|t Rename from RV.EN.1 to RV.EN.1.WB e r|
|66.|RV.R.1.WB|4.7.1|RV Layout Rules (CB VIA hole) for Wire Bond|Rename from RV.R.1 to RV.R.1.WB|
|67.|RV.R.2.WB|4.7.1|RV Layout Rules (CB VIA hole) for Wire Bond|Rename from RV.R.2 to RV.R.2.WB|
|68.|RV.W.1.FC|4.7.2|RV Layout Rules (Passivation-1 VIA|Rename from RV.W.1 to RV.W.1.FC|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 679 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 2.0 to Version 2.1||||
||Rule|Sec. No.|Section Title|Revision Description|
||||hole) for Flip Chip||
|69.|RV.S.1.FC|4.7.2|RV Layout Rules (Passivation-1 VIA hole) for Flip Chip|Rename from RV.S.1 to RV.S.1.FC|
|70.|RV.S.2.FC|4.7.2|RV Layout Rules (Passivation-1 VIA hole) for Flip Chip|Rename from RV.S.2 to RV.S.2.FC|
|71.|RV.EN.1.FC|4.7.2|RV Layout Rules (Passivation-1 VIA hole) for Flip Chip|Rename from RV.EN.1 to RV.EN.1.FC|
|S 72.|RV.R.1.FC h|4.7.2 T|RV Layout Rules (Passivation-1 VIA hole) for Flip Chip|Rename from RV.R.1 to RV.R.1.FC|
|73.|a n RV.R.3.FC|S 4.7.2 M|RV Layout Rules (Passivation-1 VIA hole) for Flip Chip|Rename from RV.R.3 to RV.R.3.FC|
|74.|g|4.8|C AP-MD Layout Rules|Move this section from 5.1.2.6.2 to s4.8|
|75.|h a AP.W.1.WB|4.8.1|C AP-MD Layout Rules for Wire Bond|Rename from AP.W.1 to AP.W.1.WB|
|76.|i AP.W.2.WB|I 4.8.1|o AP-MD Layout Rules n for Wire Bond|Rename from AP.W.2 to AP.W.2.WB|
|77.|AP.W.2.WBU|C 4.8.1|f i AP-MD Layout Rules for Wire Bond|Rename from AP.W.2U to AP.W.2.WBU|
|78.|AP.W.3.WB|T e 4.8.1|d e AP-MD Layout Rules 1 for Wire Bond|Rename from AP.W.3 to AP.W.3.WB|
|79.|AP.S.1.WB|4.8.1|c n 2 AP-MD Layout Rules h 8 for Wire Bond .|1.Add “except space in the same polygon and in t i {CB2 SIZING 5um} region” a 2.Rename from AP.S.1 to AP.S.1.WB|
|80.|AP.S.1.1.WB|1 4.8.1 0|5 & 7 AP-MD Layout Rules I for Wire Bond|l Rename from AP.S.1.1 to AP.S.1.1.WB I|
|81.|AP.S.2.WB|4.8.1|/ n 0 AP-MD Layout Rules for Wire Bond|2 n Rename from AP.S.2 to AP.S.2.WB 3 f|
|82.|AP.S.3.WB|4.8.1|d 9 AP-MD Layout Rules / . for Wire Bond|o Rename from AP.S.3 to AP.S.3.WB r|
|83.|AP.S.4.WB|4.8.1|2 P 0 AP-MD Layout Rules for Wire Bond|m Rename from AP.S.4 to AP.S.4.WB r|
|84.|AP.EN.1.WB|4.8.1|1 AP-MD Layout Rules 2 for Wire Bond|a o t Rename from AP.EN.1 to AP.EN.1.WB i|
|85.|AP.EN.2.WB|4.8.1|AP-MD Layout Rules for Wire Bond|m o Rename from AP.EN.2 to AP.EN.2.WB o n|
|86.|AP.DN.1.WB|4.8.1|AP-MD Layout Rules for Wire Bond|t Rename from AP.DN.1 to AP.DN.1.WB i|
|87.|AP.R.1.WB U|4.8.1|AP-MD Layout Rules for Wire Bond|o Rename from AP.R.1 U to AP.R.1.WB U n|
|88.|AP.W.1.FC|4.8.2|AP-MD Layout Rules for Flip Chip|C Rename from AP.W.1 to AP.W.1.FC|
|89.|AP.W.2.FC|4.8.2|AP-MD Layout Rules for Flip Chip|e 1.Modify from “Not inside CB or CB2” to “NOT n INSIDE UBM, CBD OR CB2” t 2. Rename from AP.W.2 to AP.W.2.FC|
|90.|AP.W.2.FCU|4.8.2|AP-MD Layout Rules for Flip Chip|e Rename from AP.W.2U to AP.W.2.FCU r|
|91.|AP.W.3.FC|4.8.2|AP-MD Layout Rules for Flip Chip|Rename from AP.W.3 to AP.W.3.FC|
|92.|AP.S.1|4.8.2|AP-MD Layout Rules for Flip Chip|Add “except space in the same polygon and in {UBM SIZING 5um} region”|
|93.|AP.S.1.FC|4.8.2|AP-MD Layout Rules for Flip Chip|Rename from AP.S.1.1 to AP.S.1.1.FC|
|94.|AP.S.2.FC|4.8.2|AP-MD Layout Rules for Flip Chip|Rename from AP.S.2 to AP.S.2.FC|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 680 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 2.0 to Version 2.1||||
||Rule|Sec. No.|Section Title|Revision Description|
|95.|AP.S.3.FC|4.8.2|AP-MD Layout Rules for Flip Chip|Rename from AP.S.3 to AP.S.3.FC|
|96.|AP.S.4.FC|4.8.2|AP-MD Layout Rules for Flip Chip|Rename from AP.S.4 to AP.S.4.FC|
|97.|AP.EN.1.FC|4.8.2|AP-MD Layout Rules for Flip Chip|Rename from AP.EN.1 to AP.EN.1.FC|
|98.|AP.DN.1.FC|4.8.2|AP-MD Layout Rules for Flip Chip|Rename from AP.DN.1 to AP.DN.1.FC|
|99.||4.6.11|Guidelines for Placing Chip Corner Stress Relief (CSR) Patterns|Modify Table note from VIA4(x)(54;0), (35:0), (55:0) and (36:0) to VIA5(z)(54;40), (35:40), (55:40) and (36:60)|
|S 100.|h|T 5 S|Wire Bump, Flip Chip and Interconnection Design Rules|Move the content to T-000-CL-DR-017|
|101.|a n M1.S.2.S g|M 6.2.2|Stress Migration and Wide Metal Spacing C Rules Adjustment|Rename from M1.S.2 to M1.S.2.S|
|102.|h a M1.S.2.1.S i|6.2.2|Stress Migration and C Wide Metal Spacing Rules Adjustment|Rename from M1.S.2.1 to M1.S.2.1.S|
|103.|M1.S.2.2.S|I 6.2.2 C|o n Stress Migration and Wide Metal Spacing f Rules Adjustment|Rename from M1.S.2.2 to M1.S.2.2.S|
|104.|M1.S.2.3.S|T 6.2.2 e|i d Stress Migration and e Wide Metal Spacing 1 Rules Adjustment|Rename from M1.S.2.3 to M1.S.2.3.S|
|105.|M1.S.3.S|6.2.2|c n 2 h Stress Migration and 8 Wide Metal Spacing . Rules Adjustment|t Rename from M1.S.3 to M1.S.3.S i a|
|106.|M1.S.4.S|1 6.2.2 0|5 & 7 Stress Migration and I Wide Metal Spacing / n Rules Adjustment|l Rename from M1.S.4 to M1.S.4.S I 2 n|
|107.|VIAx.R.2.S|6.2.2|0 d Stress Migration and 9 Wide Metal Spacing / . Rules Adjustment|3 f o Rename from VIAx.R.2 to VIAx.R.2.S r|
|108.|VIAx.R.3.S|6.2.2|2 P 0 Stress Migration and 1 Wide Metal Spacing Rules Adjustment|m Rename from VIAx.R.3 to VIAx.R.3.S r a o|
|109.|VIAx.R.4.S|6.2.2|2 Stress Migration and Wide Metal Spacing Rules Adjustment|t m i Rename from VIAx.R.4 to VIAx.R.4.S o o|
|110.|VIAx.R.5.S|6.2.2|Stress Migration and Wide Metal Spacing Rules Adjustment|n t Rename from VIAx.R.5 to VIAx.R.5.S i o|
|111.|VIAx.R.6.S|6.2.2|Stress Migration and Wide Metal Spacing Rules Adjustment|n Rename from VIAx.R.6 to VIAx.R.6.S C|
|112.|Mx.S.2.S|6.2.2|Stress Migration and Wide Metal Spacing Rules Adjustment|e Rename from Mx.S.2 to Mx.S.2.S n t|
|113.|Mx.S.2.1.S|6.2.2|Stress Migration and Wide Metal Spacing Rules Adjustment|e Rename from Mx.S.2.1 to Mx.S.2.1.S r|
|114.|Mx.S.2.2.S|6.2.2|Stress Migration and Wide Metal Spacing Rules Adjustment|Rename from Mx.S.2.2 to Mx.S.2.2.S|
|115.|Mx.S.2.3.S|6.2.2|Stress Migration and Wide Metal Spacing Rules Adjustment|Rename from Mx.S.2.3 to Mx.S.2.3.S|
|116.|Mx.S.3.S|6.2.2|Stress Migration and|Rename from Mx.S.3 to Mx.S.3.S|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 681 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 2.0 to Version 2.1||||
||Rule|Sec. No.|Section Title|Revision Description|
||||Wide Metal Spacing Rules Adjustment||
|117.|Mx.S.4.S|6.2.2|Stress Migration and Wide Metal Spacing Rules Adjustment|Rename from Mx.S.4 to Mx.S.4.S|
|118.|VIAy.R.2.S|6.2.2|Stress Migration and Wide Metal Spacing Rules Adjustment|Rename from VIAy.R.2 to VIAy.R.2.S|
|119.|VIAy.R.3.S|6.2.2|Stress Migration and Wide Metal Spacing Rules Adjustment|Rename from VIAy.R.3 to VIAy.R.3.S|
|S 120.|VIAy.R.4.S h|T 6.2.2 S|Stress Migration and Wide Metal Spacing Rules Adjustment|Rename from VIAy.R.4 to VIAy.R.4.S|
|121.|a n VIAy.R.5.S g|M 6.2.2|Stress Migration and Wide Metal Spacing C Rules Adjustment|Rename from VIAy.R.5 to VIAy.R.5.S|
|122.|h VIAy.R.6.S a|6.2.2|Stress Migration and C Wide Metal Spacing Rules Adjustment|Rename from VIAy.R.6 to VIAy.R.6.S|
|123.|i My.S.2.S|I 6.2.2 C|o Stress Migration and n Wide Metal Spacing f Rules Adjustment|Rename from My.S.2 to My.S.2.S|
|124.|My.S.3.S|T 6.2.2 e|i d Stress Migration and e Wide Metal Spacing 1 Rules Adjustment|Rename from My.S.3 to My.S.3.S|
|125.|My.S.4.S|6.2.2|c n 2 Stress Migration and h 8 Wide Metal Spacing . Rules Adjustment|Rename from My.S.4 to My.S.4.S t i a|
|126.|VIAz.R.2.S|1 6.2.2 0|5 & 7 Stress Migration and I Wide Metal Spacing / Rules Adjustment|l Rename from VIAz.R.2 to VIAz.R.2.S I 2 n|
|127.|VIAz.R.3.S|6.2.2|n 0 d Stress Migration and 9 Wide Metal Spacing / . Rules Adjustment|3 f Rename from VIAz.R.3 to VIAz.R.3.S o r|
|128.|Mz.S.2.S|6.2.2|2 P 0 Stress Migration and Wide Metal Spacing 1 Rules Adjustment|m Rename from Mz.S.2 to Mz.S.2.S r a o|
|129.|Mz.S.3.S|6.2.2|2 Stress Migration and Wide Metal Spacing Rules Adjustment|t m i Rename from Mz.S.3 to Mz.S.3.S o o|
|130.|VIAr.R.2.S|6.2.2|Stress Migration and Wide Metal Spacing Rules Adjustment|n t Rename from VIAr.R.2 to VIAr.R.2.S i o|
|131.|VIAr.R.3.S|6.2.2|Stress Migration and Wide Metal Spacing Rules Adjustment|n Rename from VIAr.R.3 to VIAr.R.3.S C|
|132.|Mr.S.2.S|6.2.2|Stress Migration and Wide Metal Spacing Rules Adjustment|e Rename from Mr.S.2.S to Mr.S.2.S n|
|133.|Mr.S.3.S|6.2.2|Stress Migration and Wide Metal Spacing Rules Adjustment|t e Rename from Mr.S.3.S to Mr.S.3.S r|
|134.|DMx.S.3.S|6.2.2|Stress Migration and Wide Metal Spacing Rules Adjustment|Rename from DMx.S.3 to DMx.S.3.S|
|135.|DMx.S.3.1.S|6.2.2|Stress Migration and Wide Metal Spacing Rules Adjustment|Rename from DMx.S.3.1 to DMx.S.3.1.S|
|136.|SRAM.R.15|6.2.3|SRAM Rules|Remove “except SRAM 0.62um2 cell size of|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 682 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 2.0 to Version 2.1||||
||Rule|Sec. No.|Section Title|Revision Description|
|||||N55GP”|
|137.||6.2.4.1|Non-shrinkable Rules|Move the related pad rules to T-000-CL-DR-017|
|138.||6.2.5.1|Non-shrinkable Rules|Move the related pad rules to T-000-CL-DR-017|
|139.|AN.R.2mgU|7.4.1|General Guideline|Remove the unnecessary description|
|140.|Mx.DN.1|8.4|Dummy Metal (DM) Rules|Separate min. and max. rules to add M1.DN.1.1|
|141.|Mx.DN.1.1|8.4|Dummy Metal (DM) Rules|Separate min. and max. rules to add M1.DN.1.1|
|S 142.|Mx.DN.1|8.4 T|Dummy Metal (DM) Rules|Remove “(M1/Mx/My/Mz/Mr)”; align whit format|
|143.|h Mx.DN.4 a|S 8.4|Dummy Metal (DM) Rules|Align with the description of sec. 4.|
|144.|n Mx.DN.5|M 8.4|Dummy Metal (DM) Rules|Align with the description of sec. 4.|
|145.|g h PO.S.2®|9.2.1|C Action-Required Rules|Add “GP/LPG/ULP” (v2.0 had agreed)|
|146.|a VAR.A.1®|9.2.1|C Action-Required Rules|Remove (v2.0 had agreed)|
|147.|i RES.2®|9.2.2|o Recommendation|Align with the description of sec. 4.|
|148.|RES.5m®|I C 9.2.2|n Recommendation f|Align with the description of sec. 4.|
|149.|RES.8®|9.2.2|i d Recommendation|Align with the description of sec. 4.|
|150.|RES.9®|T e 9.2.2|e Recommendation|Align with the description of sec. 4.|
|151.|Mx.S.7®|9.2.2|1 c n 2 Recommendation|Align with the description of sec. 4.|
|152.|VAR.A.1®|9.2.2|h 8 Recommendation .|t i Remove VAR.A.1®|
|153.||1 9.2.2 0|5 & Recommendation 7 I / n 0|a l Move CB.W.4®U/UBM.S.4®/UBM.A.EN.1®/UBM.A.1®U I 2 n /UBM.DN.1®/UBM.DN.3®/UBM.R.6®U/BP.R.2®/U BM.R.7® to T-000-CL-DR-017|
|154.|OPC.R.2g|9.2.3|d 9 Guidelines|3 f o Align with the description of sec. 4.|
|155.|CO.R.5g|9.2.3|/ . 2 Guidelines|r Align with the description of sec. 4.|
|156.|VIAx.R.9g|9.2.3|P 0 Guidelines|m r Align with the description of sec. 4.|
|157.|VIAy.R.9g|9.2.3|1 Guidelines|a o Align with the description of sec. 4. t|
|158.|VIAz.R.5g|9.2.3|2 Guidelines|m i o Align with the description of sec. 4.|
|159.|VIAr.R.5g|9.2.3|Guidelines|o n Align with the description of sec. 4.|
|160.||9.2.4|Grouping Table of DFM Action-Required Rules, Recommendations and Guideline|t i Align with the recommendations of sec. 4 o n|
|161.||||e C|
|162.||9.3|DFM Service|n Remove “DFM Service” section|
|163.||9.3|GDA die size optimization kit|t e Update TSMC On-line directory Align on-line to 80%|
|164.||9.3.1|What is MFU?|r Add this section|
|165.||9.3.2|Recommended GDA criteria MFU>80%|Align on-line to 80%|
|166.||10.1.2.3. 2|DRC methodology for LUP.2|Delete the exception of “NMOS inside NW 5um away from PMOS ”|
|167.|LUP.2g|10.1.2.4|Layout Rules and Guidelines for Latch-up Prevention|Modify description; no DRC change|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 683 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 2.0 to Version 2.1||||
||Rule|Sec. No.|Section Title|Revision Description|
|168.|LUP.3g|10.1.2.4|Layout Rules and Guidelines for Latch-up Prevention|Modify description; no DRC change|
|169.|LUP.3.1.0 LUP.3.2.0 LUP.3.3.0 LUP.3.4.0 LUP.3.5.0 LUP.5.2.0 LUP.5.3.0 LUP.5.4.0|10.1.2.4|Layout Rules and Guidelines for Latch-up Prevention|Add rule no; no change description|
|S 170.||T 10.2.1|ESD introduction|Modify typo|
|171.|n a h|S 10.2.3 M|ESD Implant (ESDIMP) Layout Rules (MASK ID:111)|Add this section (merge from T-N65-CL-DR-040)|
|172.|g|10.2.6|C Requirements for ESD Implant Masks|Add ESD IMP into table 10.2.1|
|173.|a h|10.2.7|C DRC methodology for ESD quidelines|Add new section to explain DRC methodology|
|174.|i ESD.1g|10.2.8.1 I|o General Guideline for n ESD Protection|Relax rule to delete condition2|
|175.||C 10.2.8.2 T|f Regular IO i d (3.3V/2.5V/1.8V/1.2V/1 .0V RPO Device)|Align DRC to refine the wording|
|176.|ESD.34g|e 10.2.8.3|e 1 HV Tolerant I/O|Add ESDIMP|
|177.|ESD.40g|10.2.8.4|c n 2 h Power Clamp Device|t Modify wording; no DRC change|
|178.||10.2.8.5 1|8 . 5 5V HVMOS protection (Field Device)|i a Relax rule to add “NOT RPDMY” l|
|179.|HIA.3gU|0 10.2.10. 1.3.1|& 7 HIA_DUMMY Layer I / (CAD layer: 168;0)|I Add new guideline 2 n|
|180.|HIA.4gU|10.2.10. 1.3.1|n 0 d HIA_DUMMY Layer 9 (CAD layer: 168;0)|3 f Change rule no. from HIA.3gU to HIA.4gU o|
|181.|HIA.5gU|10.2.10. 1.3.1|/ . 2 HIA_DUMMY Layer P (CAD layer: 168;0)|r Change rule no. from HIA.4gU to HIA.5gU m|
|182.|HIA.6gU|10.2.10. 1.3.1|0 1 HIA_DUMMY Layer (CAD layer: 168;0)|r Change rule no. from HIA.5gU to HIA.6gU o a|
|183.|HIA.7gU|10.2.10. 1.3.1|2 HIA_DUMMY Layer (CAD layer: 168;0)|t m i Relax the guideline from 16 to 15 o|
|184.||10.2.11|Tips for the ESD/LU Design|o n Add new section t|
|185.||10.2.12|Tips for the ESD Protection|i o Modify the description|
|186.||10.2.9.1|Approach|n Delete this section|
|187.||11.3.4.4|Peak Current|C Add Note “the above equation is only applicable e for frequency larger than 1 MHz and r larger than 0.05.”|
|188.||11.3.4.4|Peak Current|n t Add Mu information into Table 11.3.31|
|189.||11.3.6|N65/N55 AP RDL AC Operation|e Add RDL 28K information r|
|190.||11.3.8|N65 Poly EM Joule heating Guidelines|Add this section|
|191.||12.1.8|CLN55LP (1.2V)|Remove N55LP mLVT device|
|192.||12|Electrical Parameters Summary|Udate doc. Version (1) T-N65-CL-SP-009: change from V1.3 to V1.4 (2) T-N65-CL-SP-070: change from V1.0 to V1.1 (3) T-N65-CL-SP-031: change from V1.2 to V1.3|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 684 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 2.0 to Version 2.1||||
||Rule|Sec. No.|Section Title|Revision Description|
|||||(4) T-N65-CL-SP-041: change from V1.2 to V1.3 (5) T-N55-CL-SP-007: change from V1.1 to V1.2 (6) T-N55-CL-SP-010: change from V1.1 to V1.2 (7) T-N55-CL-SP-021: change from V1.0 to V1.1 (8) T-N65-CM-SP-002: change from V1.3 to V1.4 (9) T-N65-CM-SP-007: change from V1.5 to V1.6 (10) T-N65-CM-SP-012: change from V1.3 to V1.4 (11) T-N65-CM-SP-006: change from V1.2 to V1.3|
|S 193.||12.1.1|CLN65LP(1.2V)|Add “2.5V over-drive 3.3V MOS and 2.5V under- drive 1.8v MOS” into table|
|194.|h|T S 12.1.4|CLN65GP(1.0V-2.5V)|Revise table|
|195.|a|12.1.7|CLN55GP(1.0V-2.5V)|Revise table|
|196.|g n|M 12.2.1|1.2V Standard Vt MOS|Revise table|
|197.|h|12.2.2|C 1.2V High Vt MOS|Revise table|
|198.|a|12.2.3|C 1.2V mLow MOS|Revise table|
|199.|i|12.2.3 I|o 1.2V Low Vt MOS|Revise table|
|200.||C 12.2.5|n f 1.8V IO MOS (2.5V i underdrive to 1.8V|Refine the title to “2.5V underdrive to 1.8V” and revise table|
|201.||T 12.2.6|d 2.5V IO MOS|Revise table|
|202.||e 12.2.7|e 1 3.3V IO MOS (2.5V c n overdrive to 3.3V)|Refine the title to “2.5V overdrive to 3.3V” and revise table|
|203.||12.2.8|2 h 8 3.3V IO MOS|t i Add this section (copy from T-N65-CL-SP-040)|
|204.||1 12.2.12|. 5 2.5/5.5V High Voltage & 7 MOS|a Revise table l|
|205.||0 12.4.1|I / 1.0V Standard Vt MOS|I 2 n Revise table|
|206.||12.4.2|n 0 d 1.0V High Vt MOS|3 f Revise table|
|207.||12.4.3|9 / . 1.0V Low Vt MOS|o r Revise table|
|208.||12.4.4|2 P 1.8V I/O MOS|m Revise table|
|209.||12.4.5|0 1 2.5V I/O MOS|r a o Revise table|
|210.||12.4.6|2 1.8V I/O MOS(2.5V underdrive to 1.8V)|t m i Revise table o|
|211.||12.4.7|3.3V I/O MOS(2.5V overdrive to 3.3V)|o n Revise table t|
|212.||12.4.8|1.0V Native MOS|i o Revise table|
|213.||12.4.11|3.3V Native I/O MOS|n Add this section (copy from T-N55-CL-SP-041|
|214.||12.7.4|1.0V Ultra High Vt MOS|C Add this section (copy from T-N55-CL-SP-007|
|215.||12.7.11|3.3V Native MOS|e Add this section (copy from T-N55-CL-SP-010|
|216.||12.7.12|2.5V over drive 3.3V Native MOS|n Revise table t|
|217.||12.8.3|1.2V mLow MOS|e Remove this section due to no N55LP mLVT r offering|
|218.||12.8.3|1.2V Low Vt MOS|Revise table|
|219.||12.8.4|1.8V I/O MOS|Revise table|
|220.||12.8.5|2.5V I/O MOS|Revise table|
|221.||12.8.6|3.3V I/O MOS|Revise table|
|222.||12.8.7|2.5V under drive 1.8V I/O MOS|Revise table|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 685 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 2.0 to Version 2.1||||
||Rule|Sec. No.|Section Title|Revision Description|
|223.||12.8.8|2.5V over drive 3.3V I/O MOS|Revise table|
|224.||12.9.7|CLN55LP|Revise table|
|225.||12.10.1|CLN65LP|Revise table|
|226.||12.10.3|CLN65GP|Revise table|
|227.||12.11.1|CLN65LP|Refine the title|
|228.||12.11.5|CLN65ULP|Refine the title|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 686 of 705
whole or in part without prior written permission of TSMC.


-----

###### A.2 Revision History of T-N65-CM-DR-001 (MS_RF)

 A.2.1 New (Version 0.1): only for Mu and MIM


###### A.2.2 From Version 0.1 to Version 0.2

From Version 0.1 to Version 0.2
Rule Sec. No. Section Title Revision Description
1. 1.1 Overview Modifies wording
2. 1.2 Related Adds new documents
###### Documentation

3. 1.3.1 Design Modifies wording
###### Recommendations for Yield and reliability

4. 2.1 Semiconductor Renames UTM as Mu and Inductor Via as
###### Process Features for Vu. MS/RF Devices

5. 2.2 Metallization Options Modifies terminology.
6. 2.2.1 Metallization Option Renames UTM as Mu and Inductor Via as
###### Tables Vu. Modifies Note 1~5 to note 1~3.
7. 3.2 Special Layer Corrects typing error and adds new special
###### Summary layers for MiM.
8. 3.3 Device Truth Table Deletes truth table and add comment to refer to
corresponding section of both MiM and Inductor
offering.
9. 4.2 Derived Geometries Unifies Table 4.2.1 terminology.
Used in Physical Design
Rules

10. 4.3 Minimum Pitches Renames UTM9 to Mu
11. 4.4 Layout Rules and Re-organizes the contents
Guidelines

12. 4.4.1 MiM Capacitor Scheme New adds section
Recommendations

13. 4.4.2 MiM Capacitor PDK New adds Section of “MIM capacitor PDK
Guideline Guideline”
14. 4.4.3 Capacitor Top Metal Modifies the description.
(CTM) Layout Rules
(182)

15. CTM.R.2[ U] ® 4.4.3 Adds un-checkable mark and refines the wording.
16. CTM.R.3[ U] 4.4.3 Refines the wording.
17. CTM.R.4 4.4.3 New adds rule
18. 4.4.4 Capacitor Bottom Metal Modifies the description.
(CBM) Layout Rules
(183)

19. CBM.W.3 4.4.4 Includes dummy pattern for check
20. CBM.W.5 4.4.4 Renames UTM to Mu
21. CBM.S.3 4.4.4 Includes dummy pattern for check
22. CBM.S.7 4.4.4 Renames UTM to Mu
23. CBM.R.3[ U] 4.4.4 Refines the wording
24. Note1~4 4.4.4 Modifies and resorts note1~4
25. 4.4.5 Antenna Effect Adds section of “Antenna Effect Prevention
Prevention Design Design Rules For MIM capacitor”.
Rules for MIM Capacitor

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 687 of 705
whole or in part without prior written permission of TSMC.

|Col1|From Version 0.1 to Version 0.2|Col3|Col4|Col5|
|---|---|---|---|---|
||Rule|Sec. No.|Section Title|Revision Description|
|1.|S|1.1|Overview|Modifies wording|
|2.|a h|T S 1.2|Related Documentation|Adds new documents|
|3.|h g n|M 1.3.1|Design C Recommendations for Yield and reliability|Modifies wording|
|4.|i a|2.1 I|C Semiconductor o Process Features for MS/RF Devices|Renames UTM as Mu and Inductor Via as Vu.|
|5.||C 2.2|n f Metallization Options|Modifies terminology.|
|6.||T 2.2.1|i d Metallization Option Tables|Renames UTM as Mu and Inductor Via as Vu. Modifies Note 1~5 to note 1~3.|
|7.||e 3.2|e 1 c Special Layer 2 Summary|n Corrects typing error and adds new special layers for MiM.|
|8.||3.3 1|h 8 . Device Truth Table 5 & 7|t i Deletes truth table and add comment to refer to a corresponding section of both MiM and Inductor l offering.|
|9.||0 4.2|I Derived Geometries / 0 n Used in Physical Design d Rules|I 2 n Unifies Table 4.2.1 terminology. 3 f|
|10.||4.3|9 / . Minimum Pitches|o Renames UTM9 to Mu|
|11.||4.4|2 P Layout Rules and 0 Guidelines|r m Re-organizes the contents|
|12.||4.4.1|1 MiM Capacitor Scheme 2 Recommendations|r a o New adds section t|
|13.||4.4.2|MiM Capacitor PDK Guideline|m i o New adds Section of “MIM capacitor PDK Guideline”|
|14.||4.4.3|Capacitor Top Metal (CTM) Layout Rules (182)|o n t Modifies the description. i o|
|15.|CTM.R.2 U ®|4.4.3||n Adds un-checkable mark and refines the wording.|
|16.|CTM.R.3 U|4.4.3||Refines the wording.|
|17.|CTM.R.4|4.4.3||C New adds rule|
|18.||4.4.4|Capacitor Bottom Metal (CBM) Layout Rules (183)|e Modifies the description. n t|
|19.|CBM.W.3|4.4.4||e Includes dummy pattern for check|
|20.|CBM.W.5|4.4.4||r Renames UTM to Mu|
|21.|CBM.S.3|4.4.4||Includes dummy pattern for check|
|22.|CBM.S.7|4.4.4||Renames UTM to Mu|
|23.|CBM.R.3 U|4.4.4||Refines the wording|
|24.|Note1~4|4.4.4||Modifies and resorts note1~4|
|25.||4.4.5|Antenna Effect Prevention Design Rules for MIM Capacitor|Adds section of “Antenna Effect Prevention Design Rules For MIM capacitor”.|


-----

From Version 0.1 to Version 0.2
Rule Sec. No. Section Title Revision Description
26. 4.4.6 Inductor Guidelines Adds section of “Inductor Guideline”.
27. 4.4.7 Ultra Thick Metal (Mu) Renames UTM to Mu for all rules. And separates
Layout Rules (389) inductor related rule to section 4.4.8.
28. 4.4.7 Ultra Thick Metal (Mu) Renames UTM to Mu for all rules. And separates
Layout Rules (389) inductor related rule to section 4.4.8.
29. 4.4.8 Adds section of “Inductor Layout Rules”
30. 4.4.9 Adds section of “Chip Corner Stress Relief Pattern
(CSR)”.
31. 4.4.10 Adds section of “Seal-Ring Rule” is added.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 688 of 705
whole or in part without prior written permission of TSMC.

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 0.1 to Version 0.2||||
||Rule|Sec. No.|Section Title|Revision Description|
|26.||4.4.6|Inductor Guidelines|Adds section of “Inductor Guideline”.|
|27.||4.4.7|Ultra Thick Metal (Mu) Layout Rules (389)|Renames UTM to Mu for all rules. And separates inductor related rule to section 4.4.8.|
|28.||4.4.7|Ultra Thick Metal (Mu) Layout Rules (389)|Renames UTM to Mu for all rules. And separates inductor related rule to section 4.4.8.|
|29.||4.4.8||Adds section of “Inductor Layout Rules”|
|30.||4.4.9||Adds section of “Chip Corner Stress Relief Pattern (CSR)”.|
|31.||4.4.10||Adds section of “Seal-Ring Rule” is added.|


-----

###### A.2.3 From Version 0.2 to Version 1.0

Version 0.2 to Version 1.0
Rule Sec. No. Section Title Revision Description
1. 1 Introduction Adds the description and modifies some wordings
2. 1.1 Overview Adds the description and modifies some wordings
3. 1.2 Related Documentation Adds the description
4. 1.2 Related Documentation Updates the reference documents information in
Table 1.2.1
5. 1.3 User Guidelines Adds the description and modifies some wordings
6. 1.3.1 Design 1. Modifies the section title
Recommendations for 2. Adds the description and modifies some
Yield, Performance and wordings
Reliability

7. 2 Technology Overview Modifies some wordings
8. 2.1 Additional Adds the description and modifies some wordings
Semiconductor Process
Features for MS/RF
Devices

9. 2.2 Available Metallization 1. Modifies the section title
Options for MS/RF 2. Adds the description and modifies some
Design wordings

10. 2.2.1 Metallization Option 1. Modifies the section title
Tables 2. Delete a table with information similar to Table
2.2.1
11. 3.1 Reserved Mask Names Correct the Digitized Area type from “Dark” to
and IDs, Key Process “Clear” for Mask ID “118” in Table 3.1.1
Sequence, and CAD
Layers

12. 3.1 Reserved Mask Names Correct the Mask ID of OD2 layer as “152” in
and IDs, Key Process Table 3.1.1
Sequence, and CAD
Layers

13. 3.1 Reserved Mask Names Modifies the description for optional CTM and
and IDs, Key Process CBM layers in Table 3.1.1
Sequence, and CAD
Layers

14. 3.1 Reserved Mask Names Modifies the layer “395” (FW-Cu) description in
and IDs, Key Process Table 3.1.1
Sequence, and CAD
Layers

15. 3.1 Reserved Mask Names Adds the layer “30A” (FW-Al) into Table 3.1.1
and IDs, Key Process
Sequence, and CAD
Layers

16. 3.1 Reserved Mask Names Adds the optional cell implantation layer “199” into
and IDs, Key Process Table 3.1.1
Sequence, and CAD
Layers

17. 3.1 Reserved Mask Names Correct the Mask Name of OD2 layer as “152” in
and IDs, Key Process Table 3.1.2
Sequence, and CAD
Layers

18. 3.1 Reserved Mask Names Correct the Mask Grade of PO layer as “L” in
and IDs, Key Process Table 3.1.2
Sequence, and CAD
Layers

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 689 of 705
whole or in part without prior written permission of TSMC.

|Col1|Version 0.2 to Version 1.0|Col3|Col4|Col5|
|---|---|---|---|---|
||Rule|Sec. No.|Section Title|Revision Description|
|1.||1|Introduction|Adds the description and modifies some wordings|
|2.||1.1|Overview|Adds the description and modifies some wordings|
|3.||1.2|Related Documentation|Adds the description|
|4.||1.2|Related Documentation|Updates the reference documents information in Table 1.2.1|
|5.||1.3|User Guidelines|Adds the description and modifies some wordings|
|6.|n a h S|T 1.3.1 S M|Design Recommendations for Yield, Performance and Reliability|1. Modifies the section title 2. Adds the description and modifies some wordings|
|7.|g|2|C Technology Overview|Modifies some wordings|
|8.|i a h|2.1|Additional C Semiconductor Process o Features for MS/RF Devices|Adds the description and modifies some wordings|
|9.||I C 2.2 T|n Available Metallization f i Options for MS/RF d Design|1. Modifies the section title 2. Adds the description and modifies some wordings|
|10.||e 2.2.1|e 1 Metallization Option c Tables 2|1. Modifies the section title n 2. Delete a table with information similar to Table t 2.2.1|
|11.||3.1 1 0|h 8 . Reserved Mask Names 5 & and IDs, Key Process 7 Sequence, and CAD I / Layers|i a Correct the Digitized Area type from “Dark” to l “Clear” for Mask ID “118” in Table 3.1.1 I 2|
|12.||3.1|n 0 d Reserved Mask Names 9 and IDs, Key Process / . Sequence, and CAD 2 P Layers|n 3 f Correct the Mask ID of OD2 layer as “152” in o Table 3.1.1 r|
|13.||3.1|0 Reserved Mask Names 1 and IDs, Key Process 2 Sequence, and CAD Layers|m r Modifies the description for optional CTM and o a CBM layers in Table 3.1.1 t m i o|
|14.||3.1|Reserved Mask Names and IDs, Key Process Sequence, and CAD Layers|o n Modifies the layer “395” (FW-Cu) description in t Table 3.1.1 i o|
|15.||3.1|Reserved Mask Names and IDs, Key Process Sequence, and CAD Layers|n Adds the layer “30A” (FW-Al) into Table 3.1.1 C e|
|16.||3.1|Reserved Mask Names and IDs, Key Process Sequence, and CAD Layers|n Adds the optional cell implantation layer “199” into t Table 3.1.1 e r|
|17.||3.1|Reserved Mask Names and IDs, Key Process Sequence, and CAD Layers|Correct the Mask Name of OD2 layer as “152” in Table 3.1.2|
|18.||3.1|Reserved Mask Names and IDs, Key Process Sequence, and CAD Layers|Correct the Mask Grade of PO layer as “L” in Table 3.1.2|


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||Version 0.2 to Version 1.0||||
||Rule|Sec. No.|Section Title|Revision Description|
|19.||3.1|Reserved Mask Names and IDs, Key Process Sequence, and CAD Layers|Modifies the Mask Grade, Mask Type, OPC and PSM of layers as ‘TBD” in Table 3.1.2. The modified layers include Mask ID of 379, 381, 373, 384, 374, 385, 375, 386, 376, 387, 377, 388, 372 and 389.|
|20.||3.1|Reserved Mask Names and IDs, Key Process Sequence, and CAD Layers|Modifies the Mask Name for layer “395” as “FW- Cu” in Table 3.1.2|
|21.|h S|3.1 T|Reserved Mask Names and IDs, Key Process Sequence, and CAD Layers|Adds the layer “30A” (FW-Al) into Table 3.1.2|
|22.|g n a|S 3.1 M|Reserved Mask Names and IDs, Key Process C Sequence, and CAD Layers|Adds the optional cell implantation layer “199” into Table 3.1.2|
|23.|h|3.2|Special Layer Summary|Modifies some wordings|
|24.|a|3.2|C Special Layer Summary|Modifies the Table 3.3.1 as Table 3.2.1|
|25.|i|I 3.2|o n Special Layer Summary|Modifies the description of INDDMY layer in Table 3.2.1|
|26.||C 3.3|f i Device Truth Table|Modifies some wordings|
|27.||T 4.2 e|d Derived Geometrical e 1 Definitions Used in c Physical Design Rules|1. Modifies the section title 2. Modifies the description of Vcap in Table 4.2.1 n 3. Modifies some wordings|
|28.||4.4|2 h 8 Layout Rules and . Guidelines|t Adds the section of “RTMOM (Rotate Metal Oxide i a Metal) Capacitor Guidelines” into section 4.4.6|
|29.||1 4.4 0|5 & 7 Layout Rules and Guidelines|l Modifies the title of section 4.4.9 I|
|30.||4.4.1|I / n 0 MIM Capacitor Scheme Recommendations|2 n Modifies the description 3 f|
|31.||4.4.2|d 9 / . MIM Capacitor PDK 2 Guideline|o Modifies the description r|
|32.||4.4.2|P 0 MIM Capacitor PDK 1 Guideline|m r Modifies the Table 4.4.2.2 and the table title a|
|33.||4.4.2|2 MIM Capacitor PDK Guideline|o t Modifies the Table 4.4.2.3 m i|
|34.||4.4.2|MIM Capacitor PDK Guideline|o o n Modifies metal layer and via naming for MIM t structures in Figure 4.4.2.1|
|35.||4.4.2|MIM Capacitor PDK Guideline|i o Modifies the Table 4.4.2.4 title|
|36.|Table 4.4.2.4|4.4.2|MIM Capacitor PDK Guideline|n Correct the Spice and PDK offering status of MIM directly under Mu in Table 4.4.2.4|
|37.|CTM.EN.1 CTM.S.2 CTM.R.1 CTM.S.3 CTM.R.2U CTM.R.3U|4.4.3 and 4.4.3.1|Capacitor Top Metal (CTM) Layout Rules (182) Vcap(Vz or Vu) and Mcap(Mz or Mu) Layout Rules Associated to CTM(182)|C e Renames to Vcap.EN.1 Renames to Vcap.S.1 n Deletes. t e Renames to Vcap.S.2 Renames to Vcap.R.1U r Renames to Mcap.R.1U|
|38.|Title CBM.EN.1 CBM.DN.1 CBM.DN.2 CBM.S.2 CBM.W.3|4.4.4 and 4.4.4.1|Capacitor Bottom Metal (CBM) Layout Rules (183) Vcap(Vz or Vu) and Mcap(Mz or Mu) Layout Rules Associated to CBM(183)|Modifies the description Renames to Vcap.EN.2 Renames to Mcap.DN.1 Renames to Mcap.DN.2 Renames to Vcap.S.3 Renames to Mcap.W.1|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 690 of 705
whole or in part without prior written permission of TSMC.


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||Version 0.2 to Version 1.0||||
||Rule|Sec. No.|Section Title|Revision Description|
||CBM.W.5 CBM.S.3 CBM.S.7 CBM.S.4 CBM.EN.3 CBM.R.1|||Renames to Mcap.W.2 Renames to Mcap.S.1 Renames to Mcap.S.2 Renames to Mcap.S.3 Renames to Vcap.EN.3 Renames to Vcap.R.2|
|39.|Note 2 & 4|4.4.4|Capacitor Bottom Metal (CBM) Layout Rules (183)|Modifies some wordings in Note 2 & 4|
|40.|S|4.4.5 T|Antenna Effect Prevention Design Rules for MIM Capacitor|Modifies the description and some wordings|
|41.|n a h|S 4.4.5 M|Antenna Effect Prevention Design Rules for MIM Capacitor|Modifies the Table 4.4.5.1|
|42.|h g|4.4.5|C Antenna Effect Prevention Design C Rules for MIM Capacitor|Modifies the definition of “Floating” and “Connected” in Terminology table|
|43.|i a|4.4.5 I C|o Antenna Effect n Prevention Design Rules for MIM Capacitor|Modifies the Figure 4.4.5.1 and 4.4.5.2 for “Balanced” and “Unbalanced” structure illustrations|
|44.|A.R.MIM.3 & A.R.MIM.5|4.4.5 T e|f i Antenna Effect d Prevention Design e Rules for MIM Capacitor|Modifies the defined diode area|
|45.||4.4.6|1 c 2 RTMOM (Rotate Metal h Oxide Metal) Capacitor 8 . Guidelines|n Adds the section of “RTMOM (Rotate Metal Oxide t Metal) Capacitor Guidelines” i|
|46.||1 4.4.7|5 Inductor Guidelines|a l Modifies some wordings|
|47.||0 4.4.7.1|& 7 Introduction to PDK / I Inductor|I Modifies the description in item 5 2 n|
|48.||4.4.7.1|n 0 d Introduction to PDK 9 Inductor|3 f Modifies the description of Note3 in Table 4.4.7.2 o|
|49.||4.4.7.1|/ . 2 P Introduction to PDK Inductor|r m Modifies the description of “GDIS” in Table 4.4.7.3|
|50.|Mu.W.2|4.4.8|0 1 Ultra Thick Metal (Mu) Layout Rules (389)|r a o Modifies the description of rule “Mu.W.2” t|
|51.||4.4.8|2 Ultra Thick Metal (Mu) Layout Rules (389)|m i o Modifies the wordings in Guideline 2|
|52.||4.4.9|Layout Rules for Inductors with INDDMY Layer|o n t Modifies some wordings i o|
|53.|IND.W.4|4.4.9|Layout Rules for Inductors with INDDMY Layer|n Modifies the description C|
|54.|IND.W.5|4.4.9|Layout Rules for Inductors with INDDMY Layer|e Modifies the description n t|
|55.|IND.R.9U|4.4.9|Layout Rules for Inductors with INDDMY Layer|e Deletes the rule “IND.R.9U” r|
|56.|IND.R.10|4.4.9|Layout Rules for Inductors with INDDMY Layer|Deletes the rule “IND.R.10”|
|57.|IND.DN.2|4.4.9|Layout Rules for Inductors with INDDMY Layer|Deletes the rule “IND.DN.2”|
|58.|IND.DN.3|4.4.9|Layout Rules for|Deletes the rule “IND.DN.3”|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 691 of 705
whole or in part without prior written permission of TSMC.


-----

70. 4.4.11 Seal-Ring Rule Modifies the description

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 692 of 705
whole or in part without prior written permission of TSMC.

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||Version 0.2 to Version 1.0||||
||Rule|Sec. No.|Section Title|Revision Description|
||||Inductors with INDDMY Layer||
|59.|IND.R.11U|4.4.9|Layout Rules for Inductors with INDDMY Layer|Deletes the rule “IND.R.11U”|
|60.|IND.R.12|4.4.9|Layout Rules for Inductors with INDDMY Layer|Deletes the rule “IND.R.12”|
|61.|IND.DN.4|4.4.9|Layout Rules for Inductors with INDDMY Layer|Deletes the rule “IND.DN.4”|
|62.|S h IND.DN.5 a|T 4.4.9 S|Layout Rules for Inductors with INDDMY Layer|Deletes the rule “IND.DN.5”|
|63.|n IND.DN.7 g|M 4.4.9|Layout Rules for C Inductors with INDDMY Layer|Adds the exclusive checking condition by adding “except Mz which is used as top metal layer”|
|64.|h a IND.DN.8 i|4.4.9|C Layout Rules for o Inductors with INDDMY Layer|Adds the exclusive checking condition by adding “except Mz which is used as top metal layer”|
|65.|Note 10|I C 4.4.9 T|n Layout Rules for f i Inductors with INDDMY d Layer|Modifies the description in Note 10|
|66.||e 4.4.9|e Layout Rules for 1 c Inductors with INDDMY 2 Layer|Modifies the INDDMY location, width of region “b” n & ”d” and “IND.R.8” illustration in lower plot of t Figure 4.4.9|
|67.|CSR.EN.6|4.4.10 1|h 8 . Guidelines for Placing 5 & Chip Corner Stress 7 Relief (CSR) Patterns|i a Modifies the wordings l|
|68.||0 4.4.10.1|I / n Metallization Options 0 Using Mu as the Top 9 d Metal|I 2 n Corrects the “Mz” as “Mu” in the section title and 3 f table o|
|69.||4.4.10.1|/ . 2 Metallization Options P Using Mu as the Top 0 Metal|r Modifies the description m r|
|70.||4.4.11|1 Seal-Ring Rule|a o Modifies the description|


-----

###### A.2.4 Rule Mapping from MS_RF Rule to Logic Rule

 This following rule mapping table lists the change from N65 MS_RF design rule(T-N65-CM-DR-001, V1.0) and N65 Logic design rule(T-N65-CL-DR-001, V1.4)


MS_RF Ver.1.0 Logic Ver.1.4 MS_RF Ver.1.0 Logic Ver.1.4 MS_RF Ver.1.0 Logic Ver.1.4

CTM Rules Mz Rules INDDMY Rules


CTM.W.1 CTM.W.1 Mcap.S.2 remove IND.R.6 IND.R.6

CTM.W.2 CTM.W.2 Mcap.S.3 remove IND.R.7[U] IND.R.7[U]


CTM.S.1 CTM.S.1 Mu Rules IND.R.8 IND.R.8

CTM.EN.1 CTM.EN.1 Mu.W.1 Mu.W.1 IND.DN.1 IND.DN.1


CTM.R.1 CTM.R.1 Mu.W.2 Mu.W.2 IND.R.13 IND.R.13

    - CTM.R.2 Mu.W.3 Mu.W.3    - IND.R.14


CBM Rules Mu.S.1 Mu.S.1 IND.DN.6 IND.DN.6

CBM.W.1 CBM.W.1 Mu.EN.1 Mu.EN.1 IND.DN.7 IND.DN.7

CBM.W.2 CBM.W.2 Mu.A.1 Mu.A.1 IND.DN.8 IND.DN.8


CBM.EN.2 CBM.EN.2 Mu.A.2 Mu.A.2 IND.DN.9 IND.DN.9

CBM.S.1 CBM.S.1 Mu.R.2 [U] Mu.R.2 [U] IND.DN.10 remove


CBM.S.2 CBM.S.2 Mu.R.3 remove CSR Rules

CBM.R.1 CBM.R.1 Mu.DN.1 Mu.DN.1 CSR.EN.6 CSR.EN.6


CBM.R.2g[U] CBM.R.2g[U] Mu.DN.2 Mu.DN.2 Seal ring Rules

CBM.S.3 CBM.S.3 INDDMY Rules VIAu.W.2 VIAu.W.2

|MS_RF Ver.1.0|Logic Ver.1.4|
|---|---|
|INDDMY Rules||
|IND.R.6|IND.R.6|
|IND.R.7U|IND.R.7U|
|IND.R.8|IND.R.8|
|IND.DN.1|IND.DN.1|
|IND.R.13|IND.R.13|
|-|IND.R.14|
|IND.DN.6|IND.DN.6|
|IND.DN.7|IND.DN.7|
|IND.DN.8|IND.DN.8|
|IND.DN.9|IND.DN.9|
|IND.DN.10|remove|
|CSR Rules||
|CSR.EN.6|CSR.EN.6|
|Seal ring Rules||
|l VIAu.W.2|VIAu.W.2|


VIAz/VIAu Rules IND.W.1 IND.W.1

Vcap.EN.1 VIAz(u).EN.3 IND.W.2 IND.W.2

Vcap.EN.2 VIAz(u).EN.4 IND.W.3 IND.W.3


Vcap.S.1 VIAz(u).S.3 IND.W.4 IND.W.4

Vcap.S.2 VIAz(u).S.4 IND.W.5 IND.W.5

Vcap.S.3 VIAz(u).S.5 IND.W.6 IND.W.6


Vcap.R.1[U] VIAz(u).R.6g[U] IND.W.7 IND.W.7

Mcap.R.1[U] remove IND.S.1 IND.S.1

Vcap.R.2 VIAz(u).R.7 IND.S.2 IND.S.2


Mu.EN.3 VIAu.EN.5 IND.S.3 IND.S.3

Mu.R.1 VIAu.R.8 IND.S.4 IND.S.4


Mz Rules IND.S.5 IND.S.5

Vcap.EN.3 Mz.EN.3 IND.R.1 IND.R.1

Mcap.DN.1 Mz.DN.5
IND.R.2 IND.R.2
Mcap.DN.2 Mu.DN.3

Mcap.W.1 Mz.W.4 IND.R.3 IND.R.3

Mcap.W.2 remove IND.R.4 IND.R.4


Mcap.S.1 Mz.S.4 IND.R.5[U] IND.R.5[U]

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 693 of 705
whole or in part without prior written permission of TSMC.

|MS_RF Ver.1.0|Logic Ver.1.4|
|---|---|
|CTM Rules||
|CTM.W.1|CTM.W.1|
|CTM.W.2|CTM.W.2|
|S CTM.S.1|T CTM.S.1|
|h CTM.EN.1|CTM.EN.1|
|a n CTM.R.1|CTM.R.1|
|-|g CTM.R.2|
|h CBM Rules||
|CBM.W.1|a CBM.W.1|
|CBM.W.2|i I CBM.W.2|
|CBM.EN.2|C CBM.EN.2|
|CBM.S.1|CBM.S.1|
|CBM.S.2|CBM.S.2|
|CBM.R.1|CBM.R.1|
|CBM.R.2gU|CBM.R.2gU|
|CBM.S.3|CBM.S.3|
|VIAz/VIAu Rules||
|Vcap.EN.1|VIAz(u).EN.3|
|Vcap.EN.2|VIAz(u).EN.4|
|Vcap.S.1|VIAz(u).S.3|
|Vcap.S.2|VIAz(u).S.4|
|Vcap.S.3|VIAz(u).S.5|
|Vcap.R.1U|VIAz(u).R.6gU|
|Mcap.R.1U|remove|
|Vcap.R.2|VIAz(u).R.7|
|Mu.EN.3|VIAu.EN.5|
|Mu.R.1|VIAu.R.8|
|Mz Rules||
|Vcap.EN.3|Mz.EN.3|
|Mcap.DN.1|Mz.DN.5|
|Mcap.DN.2|Mu.DN.3|
|Mcap.W.1|Mz.W.4|
|Mcap.W.2|remove|
|Mcap.S.1|Mz.S.4|

|L-DR-001, V1.4)|Col2|
|---|---|
|MS_RF Ver.1.0|Logic Ver.1.4|
|Mz Rules||
|Mcap.S.2|remove|
|Mcap.S.3|remove|
|Mu Rules||
|Mu.W.1|Mu.W.1|
|M Mu.W.2|Mu.W.2|
|C Mu.W.3|Mu.W.3|
|Mu.S.1|Mu.S.1|
|C Mu.EN.1|Mu.EN.1|
|o Mu.A.1|Mu.A.1|
|Mu.A.2|n f Mu.A.2|
|T Mu.R.2 U|i d Mu.R.2 U|
|e Mu.R.3|e remove|
|1 c Mu.DN.1|n 2 Mu.DN.1 t|
|h . Mu.DN.2|8 Mu.DN.2|
|5 1 & 7 INDDMY Rules||
|0 / IND.W.1|I 2 IND.W.1|
|0 IND.W.2|n 3 d IND.W.2|
|9 / IND.W.3|. IND.W.3|
|2 IND.W.4|P IND.W.4|
|IND.W.5|0 r 1 IND.W.5|
|IND.W.6|2 IND.W.6|
|IND.W.7|IND.W.7|
|IND.S.1|IND.S.1|
|IND.S.2|IND.S.2|
|IND.S.3|IND.S.3|
|IND.S.4|IND.S.4|
|IND.S.5|IND.S.5|
|IND.R.1|IND.R.1|
|IND.R.2|IND.R.2|
|IND.R.3|IND.R.3|
|IND.R.4|IND.R.4|
|IND.R.5U|IND.R.5U|


-----

###### A.3 Revision History of T-N55-CL-DR-001 (N55 Logic)

 A.3.1 From Version 0.1 to Version 0.2


4. 2.5 Special Layer Summary Adds SRAMDMY_1 for tape-out if N55 SRAM Cell is
used.
5. DNW.S.1 3.2.2.1 Non-shrinkable Rules Deletes the rule.
6. DNW.S.2 3.2.2.1 Non-shrinkable Rules Deletes the rule.
7. NW.A.1 3.2.2.1 Non-shrinkable Rules Deletes the rule.
8. NW.A.2 3.2.2.1 Non-shrinkable Rules Deletes the rule
9. NT_N.S.2 3.2.2.1 Non-shrinkable Rules Deletes the rule.
10. NT_N.S.3 3.2.2.1 Non-shrinkable Rules Deletes the rule.
11. NT_N.A.1 3.2.2.1 Non-shrinkable Rules Deletes the rule.
12. NT_N.A.2 3.2.2.1 Non-shrinkable Rules Deletes the rule
13. OD25_33.W.1 3.2.2.1 Non-shrinkable Rules Adds the rule
14. OD25_33.W.1 3.2.2.1 Non-shrinkable Rules Adds the rule
15. SRAM.R.15 Modifies DRC
16. SRAM.R.18 3.2.2.4 SRAM Rules Adds the rule
17. 4 Design Flow For Tape-Out Modifies some wordings.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 694 of 705
whole or in part without prior written permission of TSMC.

|Col1|Version 0.1 to Version 0.2|Col3|Col4|Col5|
|---|---|---|---|---|
||Rule|Sec. No.|Section Title|Revision Description|
|1.||2.2|Power Supply and Operation Temperature Ranges|Modifies Table 2.2.1|
|2.|h S|2.4 T|Reserved mask name and ID, Key process sequence, and CAD layer|Modifies Table2.4.1, Table2.4.2, Table2.4.3|
|3.|n a|S 2.4 M|Reserved mask name and ID, Key process sequence, and CAD layer|Modifies Table 2.4.4, Mask Name/ID/Grade/Type, OPC, and PSM Information|
|4.|h g|2.5|C Special Layer Summary|Adds SRAMDMY_1 for tape-out if N55 SRAM Cell is used.|
|5.|DNW.S.1|3.2.2.1|C Non-shrinkable Rules|Deletes the rule.|
|6.|a i DNW.S.2|3.2.2.1|Non-shrinkable Rules|Deletes the rule.|
|7.|NW.A.1|I 3.2.2.1|o Non-shrinkable Rules|Deletes the rule.|
|8.|NW.A.2|C 3.2.2.1|n Non-shrinkable Rules|Deletes the rule|
|9.|NT_N.S.2|3.2.2.1|f i Non-shrinkable Rules|Deletes the rule.|
|10.|NT_N.S.3|T 3.2.2.1|d Non-shrinkable Rules|Deletes the rule.|
|11.|NT_N.A.1|e 3.2.2.1|e Non-shrinkable Rules|Deletes the rule.|
|12.|NT_N.A.2|3.2.2.1|1 c Non-shrinkable Rules|n Deletes the rule|
|13.|OD25_33.W.1|3.2.2.1|2 h Non-shrinkable Rules|t Adds the rule|
|14.|OD25_33.W.1|3.2.2.1|8 . Non-shrinkable Rules|i a Adds the rule|
|15.|SRAM.R.15|1|5|l Modifies DRC|
|16.|SRAM.R.18|0 3.2.2.4|& 7 I SRAM Rules|I Adds the rule|
|17.||4|/ n Design Flow For Tape-Out|2 n Modifies some wordings.|


-----

###### A.3.2 From Version 0.2 to Version 1.0

Version 0.2 to Version 1.0

Rule Sec. No. Section Title Revision Description
1. 1.1 Overview Modifies some wordings.
2. 1.2 Related Design Rule Adds metal fuse rule
Manuals And Documents

3. 1.3.2 SRAM Design Deletes LP selection
Specifications

4. 2.1 Devices Modifies Table 2.1.1
5. 2.2 Power Supply and Modifies Table 2.2.1
Operation Temperature
Ranges

6. 2.3 Metallization Options Modifies Table 2.3.1
7. 2.3 Metallization Options Modifies Table 2.3.2
8. 2.3 Metallization Options Adds Table 2.3.5
9. 2.3 Metallization Options Modifies Table 2.3.6
10. 2.4 Reserved mask name and Modifies Table 2.4.2, CLN55G+2.5V
ID, Key process sequence,
and CAD layer

11. 2.4 Reserved mask name and Deletes Table 2.4.3, CLN55LP2.5V
ID, Key process sequence,
and CAD layer

12. 2.4 Reserved mask name and Modifies Table 2.4.4, Mask Name/ID/Grade/Type, OPC,
ID, Key process sequence, and PSM Information
and CAD layer

13. 2.5.1 Special Layer Summary Adds OD25_33 special layer
14. 2.6.2 Low Power (LP): 1.2V Deletes Table 2.6.3
Core Design

15. NT_N.W.2 3.2.2.1 Non-shrinkable Rules of Deletes this rule
General Logic Rules

16. NT_N.W.2.1 3.2.2.1 Non-shrinkable Rules of Deletes this rule
General Logic Rules

17. NT_N.W.2.2 3.2.2.1 Non-shrinkable Rules of Deletes this rule
General Logic Rules

18. NT_N.W.3 3.2.2.1 Non-shrinkable Rules of Deletes this rule
General Logic Rules

19. NT_N.W.4 3.2.2.1 Non-shrinkable Rules of Deletes this rule
General Logic Rules

20. NT_N.W.5 3.2.2.1 Non-shrinkable Rules of Deletes this rule
General Logic Rules

21. NT_N.EN.1 3.2.2.1 Non-shrinkable Rules of Deletes this rule
General Logic Rules

22. PO.W.2 3.2.2.1 Non-shrinkable Rules of Deletes this rule
General Logic Rules

23. PO.W.4 3.2.2.1 Non-shrinkable Rules of Deletes this rule
General Logic Rules

24. OD25_33.W.1 3.2.2.1 Non-shrinkable Rules of Deletes this rule
General Logic Rules

25. OD25_33.W.2 3.2.2.1 Non-shrinkable Rules of Deletes this rule
General Logic Rules

26. 3.2.2.2 Recommended Non- Deletes this section
shrinkable Rules of
General Logic Rules

27. SRAM.R.15 3.2.2.2 SRAM Rules of General Adds this rule
Logic Rules

28. # UBM.EN.1 3.2.4 Non-shrinkable Rules of Deletes this rule
Flip Chip Bump Rules

29. #UBM.EN.2 3.2.4 Non-shrinkable Rules of Changes the rule from “2.3” to “2.2”.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 695 of 705
whole or in part without prior written permission of TSMC.

|Col1|Version 0.2 to Version 1.0|Col3|Col4|Col5|
|---|---|---|---|---|
||Rule|Sec. No.|Section Title|Revision Description|
|1.||1.1|Overview|Modifies some wordings.|
|2.||1.2|Related Design Rule Manuals And Documents|Adds metal fuse rule|
|3.||1.3.2|SRAM Design Specifications|Deletes LP selection|
|4.||2.1|Devices|Modifies Table 2.1.1|
|5.|a h S|T 2.2 S|Power Supply and Operation Temperature Ranges|Modifies Table 2.2.1|
|6.||M 2.3|Metallization Options|Modifies Table 2.3.1|
|7.|n|2.3|Metallization Options|Modifies Table 2.3.2|
|8.|g|2.3|C Metallization Options|Adds Table 2.3.5|
|9.|h|2.3|Metallization Options|Modifies Table 2.3.6|
|10.|i a|2.4 I|C o Reserved mask name and ID, Key process sequence, n and CAD layer|Modifies Table 2.4.2, CLN55G+2.5V|
|11.||C 2.4 T|f Reserved mask name and i d ID, Key process sequence, and CAD layer|Deletes Table 2.4.3, CLN55LP2.5V|
|12.||e 2.4|e 1 Reserved mask name and c ID, Key process sequence, 2 and CAD layer|Modifies Table 2.4.4, Mask Name/ID/Grade/Type, OPC, n and PSM Information t|
|13.||2.5.1|h 8 Special Layer Summary|i Adds OD25_33 special layer|
|14.||1 2.6.2|. 5 & Low Power (LP): 1.2V 7 Core Design|a l Deletes Table 2.6.3|
|15.|NT_N.W.2|0 3.2.2.1|I / n Non-shrinkable Rules of 0 General Logic Rules|I 2 n Deletes this rule|
|16.|NT_N.W.2.1|3.2.2.1|d 9 Non-shrinkable Rules of / . General Logic Rules|3 f o Deletes this rule|
|17.|NT_N.W.2.2|3.2.2.1|2 P Non-shrinkable Rules of 0 General Logic Rules|r m Deletes this rule|
|18.|NT_N.W.3|3.2.2.1|1 Non-shrinkable Rules of General Logic Rules|r a o Deletes this rule t|
|19.|NT_N.W.4|3.2.2.1|2 Non-shrinkable Rules of General Logic Rules|m i o Deletes this rule|
|20.|NT_N.W.5|3.2.2.1|Non-shrinkable Rules of General Logic Rules|o n Deletes this rule t|
|21.|NT_N.EN.1|3.2.2.1|Non-shrinkable Rules of General Logic Rules|i o Deletes this rule|
|22.|PO.W.2|3.2.2.1|Non-shrinkable Rules of General Logic Rules|n Deletes this rule|
|23.|PO.W.4|3.2.2.1|Non-shrinkable Rules of General Logic Rules|C e Deletes this rule|
|24.|OD25_33.W.1|3.2.2.1|Non-shrinkable Rules of General Logic Rules|n Deletes this rule t|
|25.|OD25_33.W.2|3.2.2.1|Non-shrinkable Rules of General Logic Rules|e Deletes this rule r|
|26.||3.2.2.2|Recommended Non- shrinkable Rules of General Logic Rules|Deletes this section|
|27.|SRAM.R.15|3.2.2.2|SRAM Rules of General Logic Rules|Adds this rule|
|28.|# UBM.EN.1|3.2.4|Non-shrinkable Rules of Flip Chip Bump Rules|Deletes this rule|
|29.|#UBM.EN.2|3.2.4|Non-shrinkable Rules of|Changes the rule from “2.3” to “2.2”.|


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||Version 0.2 to Version 1.0||||
||Rule|Sec. No.|Section Title|Revision Description|
||||Flip Chip Bump Rules||
|30.|#BP.W.4|3.2.4|Non-shrinkable Rules of Flip Chip Bump Rules|Deletes this rule|
|31.|#BP.EN.5|3.2.4|Non-shrinkable Rules of Flip Chip Bump Rules|Changes the rule from “11.2” to “11.0”.|
|32.||3.2.5|AP Metal Fuse Rules|Adds this section|
|33.||4.1|How to shrink the existing CLN65 design|Deletes LP selection|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 696 of 705
whole or in part without prior written permission of TSMC.


-----

###### A.4 Revision History of T-000-CL-DR-002 (Pad)

 A.4.1 Change from Each Document to Version 1.0


###### A.4.1.1 Merged from Design Rule Documents

 Version 2.0 includes rules that were merged from the following Design Rule documents:
 • T-000-LO-DR-001: TSMC AL BOND PAD DESIGN RULE FOR WIRE BOND (Ver.2.3)
 • T-000-LO-DR-004: TSMC CU BOND PAD DESIGN RULE FOR WIRE BOND (Ver.0.3)
 • T-000-FC-DR-001: TSMC FLIP CHIP BOND PAD DESIGN RULE FOR AL PAD (Ver.2.1)
 • T-000-FC-DR-002: TSMC FLIP CHIP BOND PAD DESIGN RULE FOR CU PAD (Ver.1.2)
 • T-000-LO-DR-002: REDISTRIBUTION FOR SOLDER BUMP DESIGN RULE (Ver.0.4)



###### • T-000-FC-DR-003: TSMC POST PASSIVATION INTERCONNECTION (PPI) FOR SOLDER BUMP DESIGN RULE (Ver.0.2)

 • T-000-LO-DR-005: TSMC CMOS LOGIC GENERAL PURPOSE COPPER INTERCONNECTION DESIGN RULE FOR FLIP CHIP (Ver.0.1) T-000-FC-DR-004: TSMC AL INTERCONNECT DESIGN RULE FOR FLIP CHIP (0.15/0.18/0.22/0.25UM) (Ver.0.1)


###### A.4.1.2 Rule Changes from Pre-merged Document to this Version 1.0 Merged Document

 T-000-LO-DR-001 (Ver.2.3) 
Rule Revision


CB Added CB structure rules of CL022 (via and metal rules)
CB.EN.1 Revised CB.EN.1 from M1/M2 to M1~Mtop-3.
CB.R.1: Changed the pattern of notch (50 µm pitch) and the length of probing area from 60 µm to 50 µm.
CB.W.1 Changed 48 µm to 43 µm for BGA and from 53 µm to 48 µm for non-BGA.
CB.W.3 - Changed M1/M2 to M1~Mtop-3 and 50.

          - Added 50 µm for 80 µm pitch staggered.
Double bonds Added wording that double bonds are for QFP only.
Pitch (50 µm) Merged 50 µm pitch rules (43 µm* 80 µm) with the CB rule for BGA.
PM.R.3 Revised PM.R.3 and removed the PM logical operation.
Staggered Changed inner/out tier of staggered to inner/outer pad.
Tri-Tier Changed first/second/third tier of Tri-Tier to inner/middle/outer pad.

###### T-000-LO-DR-004 (Ver.0.3)
Rule Revision

CB.EN.1 Revised CB.EN.1 from M1/M2 to M2~Mtop-3.
CB.R.1/CB.W.3 Added rules.
CB.S.1 Add CB.S.1= 9 µm.for 50µm and 55µm pitch
CB.W.1 Add CB.W.1= 46 µm of 55µm pitch for all packages and = 41 µm of 50µm pitch for BGA only.
CBVIAT.EN.2 Revised CBVIAT.EN.2 from Mtop-1 to Mtop-1/Mtop (for CL013) and Mtop-2/Mtop-1/Mtop for (CN90).
Staggered Revised from inner/outer tier of staggered to inner/outer pad.
Added rules for pitch staggered (70 µm).
Tri-Tier Added rules for pitch tri-tier (80 µm.

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 697 of 705
whole or in part without prior written permission of TSMC.

|Rule|0 I / I 2 n Revision|
|---|---|
|CB|n 0 3 f Added CB structure rules of CL022 (via and metal rules)|
|CB.EN.1|d 9 o . Revised CB.EN.1 from M1/M2 to M1~Mtop-3.|
|CB.R.1:|/ r 2 Changed the pattern of notch (50 µm pitch) and the length of probing area from 60 µm to 50 µm.|
|CB.W.1|P m 0 Changed 48 µm to 43 µm for BGA and from 53 µm to 48 µm for non-BGA.|
|CB.W.3|r 1 o a • Changed M1/M2 to M1~Mtop-3 and 50. 2 t i • Added 50 µm for 80 µm pitch staggered.|
|Double bonds|m o Added wording that double bonds are for QFP only.|
|Pitch (50 µm)|o n Merged 50 µm pitch rules (43 µm* 80 µm) with the CB rule for BGA.|
|PM.R.3|t i Revised PM.R.3 and removed the PM logical operation.|
|Staggered|o Changed inner/out tier of staggered to inner/outer pad.|
|Tri-Tier|n Changed first/second/third tier of Tri-Tier to inner/middle/outer pad.|

|Rule|e Revision|
|---|---|
|CB.EN.1|n Revised CB.EN.1 from M1/M2 to M2~Mtop-3.|
|CB.R.1/CB.W.3|t e Added rules.|
|CB.S.1|r Add CB.S.1= 9 µm.for 50µm and 55µm pitch|
|CB.W.1|Add CB.W.1= 46 µm of 55µm pitch for all packages and = 41 µm of 50µm pitch for BGA only.|
|CBVIAT.EN.2|Revised CBVIAT.EN.2 from Mtop-1 to Mtop-1/Mtop (for CL013) and Mtop-2/Mtop-1/Mtop for (CN90).|
|Staggered|Revised from inner/outer tier of staggered to inner/outer pad. Added rules for pitch staggered (70 µm).|
|Tri-Tier|Added rules for pitch tri-tier (80 µm.|


-----

###### T-000-FC-DR-001 (Ver2.0)
Rule Revision

BP.EN.3 Revised BP.EN.3 from 2 µm to 12 µm.
UBM.R.2 Revised the wording for UBM.R.2.
UBM.DN.1 Added rule.
UBM.EN.3 Revised UBM.EN.3 from 160 µm (from the center of the scribe lane) to 100 µm (from the chip edge).

###### T-000-FC-DR-002 (Ver.1.2)
Rule Revision

|Rule|Revision|
|---|---|
|BP.EN.3|Revised BP.EN.3 from 2 µm to 12 µm.|
|UBM.R.2|Revised the wording for UBM.R.2.|
|UBM.DN.1|Added rule.|
|UBM.EN.3|Revised UBM.EN.3 from 160 µm (from the center of the scribe lane) to 100 µm (from the chip edge).|


BP.S.3/BP.S.4 Removed space between two AP (BP.S.3 and BP.S.4).
UBM.DN.1 Added rule.
UBM.EN.3 Revised UBM.EN.3 from 160 µm (from the center of the scribe lane) to 100 µm (from the chip edge).
UBM.R.2 Revised the wording for UBM.R.2.

###### T-000-LO-DR-002 (Ver.0.4)
Rule Revision

Rule writing Revised the rule writing style to refer to the top VIA and the top metal rule of each generation's
style design rule.
VIAD.R.2 (Al) Revised VIAD.R.2 (A1) from 400 to 200.

###### T-000-FC-DR-003 (Ver0.2)
Rule Revision

|Rule|Revision|
|---|---|
|BP.S.3/BP.S.4|Removed space between two AP (BP.S.3 and BP.S.4).|
|S UBM.DN.1|Added rule.|
|UBM.EN.3|T Revised UBM.EN.3 from 160 µm (from the center of the scribe lane) to 100 µm (from the chip edge).|
|h UBM.R.2|S Revised the wording for UBM.R.2.|

|g Rule|C Revision|
|---|---|
|Rule writing style|h C a Revised the rule writing style to refer to the top VIA and the top metal rule of each generation's design rule.|
|VIAD.R.2 (Al)|i o Revised VIAD.R.2 (A1) from 400 to 200.|


Application process Revised the application process from both Cu and Al processes to the Al process only.
CB.S.4 Added rule.

###### T-000-LO-DR-005 (Ver.1.0)

Rule Revision

BP.R.7 Removed rule BP.R.7.
UBM.EN.1 Revised UBM.EN.1 from 120 µm (space to center of scribe lane) to 100 µm (enclosure by chip edge).

###### T-000-FC-DR-004 (Ver.0.1)
Rule Revision

|T-000-FC-DR-003 (V|nfid C T Ver0.2)|
|---|---|
|Rule|T d Revision|
|Application process|e e Revised the application process from both Cu and Al processes to the Al process only.|
|CB.S.4|1 c n Added rule.|

|Rule|& 7 0 I Revision|
|---|---|
|BP.R.7|/ I n 2 n Removed rule BP.R.7.|
|UBM.EN.1|0 3 f d Revised UBM.EN.1 from 120 µm (space to center of scribe lane) to 100 µm (enclosure by chip edge).|

|Rule|P m 0 r Revision|
|---|---|
|BP.R.7|1 o a Removed rule BP.R.7.|
|BP.R.9|2 t i Revised BP.R.9 from 170 µm (space to center of scribe lane) to 110 µm (space to chip edge).|
|UBM.EN.1|m o Revised UBM.EN.1 from 120 µm (space to center of scribe lane) to 100 µm (enclosure by chip edge).|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 698 of 705
whole or in part without prior written permission of TSMC.


-----

###### A.4.2 Change from Version 1.0 to 1.1

 New
New rules (Version 1.0 to 1.1) Description

|New|Col2|Col3|
|---|---|---|
||New rules (Version 1.0 to 1.1)|Description|
|1|New bump pad pitch rules (150~175µm) for Al and Cu process|Add new rules of UBM, CBD, PM, bump diameter, and bump height for 150 ~ 175µm pitch|
|2|BP.EN.4 for Al process|Add this rule of “PM enclosure by CBD region”|
|3|Mechanical and Thermal guidelines for FCBGA|Add new packaging guideline for CL013 and beyond technologies.|
|S 4|1.1 OVERVIEW|Add the wordings of ” The pad pitch and packaging technology ...”|
|h 5|T 2.2 Flip Chip Guideline|Add “ 3. For bump pad pitch selection:…”|
|6|S a M 2.5 Non-shrinkable Guidelines for n Shrinkage Technologies|For easier use by the designer who wants to use the TSMC shrinkage technologies|
|7|g C PM.W.2|Add this rule for the polyimide window opening on non-CB region|
|8|h C a 4.7 Non-shrinkable Rule For Shrinkable i Technologies|For easier use by the designer who wants to use the TSMC shrinkage technologies|
|9|o I Add the seal ring cross section on section C 4.6.1 and section 4.6.2|n Insert the MD/PPI layer into the seal ring cross-section|


###### Modified
Modified rules (Version 1.0 to 1.1) Description

1 UBM.P.1 Modify from 175µm to 150µm
2 CB.W.2 Modify from “width” to “length”
3 BP.W.4 Add “… under UBM area”
4 The bump height and diameter in Table1 Simplify the bump height and diameter information
& Table2

5 BP.EN.2 for Al process Add the description “without polyimide process only”
6 CB.EN.1 Remark this rule at section 4.4.2.
7 2.3 Redistribution Interconnection Modify “The minimum bus line width is 20µm.” to The
Guidelines minimum total bus line width is 20µm.
4. I/O ESD protection recommendations:

8 1.1 OVERVIEW Modify the wordings of “is only applied…” to “is verified
by…”
9 Modify the description using “Mil” unit Add “µm” in front of “Mil”
10 PM.W.1 Specify this rule using on PM opening on CB region.
11 PPI.S.3 Relax from 30µm to 5µm
12 Modify CB.EN.1 for Cu process Relax this rule from 2µm to 1.5µm
13 BP.EN.2 Add”…. (Without Polyimide process only”
14 Modify “*” mark for DRC can’t check Change from “#” to “[u]”

###### Deleted
Deleted rule (Version 1.0 to 1.1) Description

|Col1|c Modified rules (Version 1.0 to 1.1)|1 n Description|
|---|---|---|
|1|h UBM.P.1|2 t i Modify from 175µm to 150µm|
|2|. CB.W.2|8 a 5 Modify from “width” to “length”|
|3|1 & BP.W.4|l 7 Add “… under UBM area”|
|4|0 / The bump height and diameter in Table1 0 & Table2|I I 2 n n Simplify the bump height and diameter information 3|
|5|9 BP.EN.2 for Al process|f d o Add the description “without polyimide process only”|
|6|/ CB.EN.1|. r Remark this rule at section 4.4.2.|
|7|2 2.3 Redistribution Interconnection Guidelines 4. I/O ESD protection recommendations:|P m 0 Modify “The minimum bus line width is 20µm.” to The r minimum total bus line width is 20µm. 1 o a|
|8|1.1 OVERVIEW|2 t m i o Modify the wordings of “is only applied…” to “is verified by…”|
|9|Modify the description using “Mil” unit|o n Add “µm” in front of “Mil”|
|10|PM.W.1|t i Specify this rule using on PM opening on CB region.|
|11|PPI.S.3|o Relax from 30µm to 5µm|
|12|Modify CB.EN.1 for Cu process|n Relax this rule from 2µm to 1.5µm|
|13|BP.EN.2|Add”…. (Without Polyimide process only”|
|14|Modify “*” mark for DRC can’t check|C Change from “#” to “u”|

|Deleted|Col2|ente|
|---|---|---|
||Deleted rule (Version 1.0 to 1.1)|t e Description|
|1|60 µm pitch for single in-line Cu pad|r Delete the rules of this pitch due to no impact on TSMC IO library.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 699 of 705
whole or in part without prior written permission of TSMC.


-----

###### A.4.3 Change from Version 1.1 to 1.2

 New
New rules (Version 1.1 to 1.2) Description


AP.W.2[U] Recommended total width of BUS line [Connect with bump pad]
14 Add Sec. 2.1 wire bond guideline item 2 Pad Geometries selection
15 Add Sec. 2.1 wire bond guideline item 3 Pad pitch and size.
16 Add Sec. 2.2 Flip chip guideline item 6 Add new Polyimide guideline

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 700 of 705
whole or in part without prior written permission of TSMC.

|New|Col2|Col3|
|---|---|---|
||New rules (Version 1.1 to 1.2)|Description|
|1.|Add CLN65 relative wire bond and flip chip design rules|1. Wire bond pad structure need have new rules. 2. Flip chip rules are same with CLN90 low-K|
|2|#CB.S.3 t|Space of the different pad geometries [(Single to Stagger), (Single to Tri-tier) or (Stagger to Tri-tier)]|
|3|CB.W.1/CB.S.1 for dual passivation|Relax CB.W.1/CB.S.1 to 44/6um(50um pitch) and 49/6um (60um pitch) for dual passivation only|
|4|60um pitch staggered rule|CB.W.1/CB.W.2/CB.S.1=50/66/10um .CB.W.1/CB.S.1 will be set as non-shrinkable.|
|S 5|UBM.S.4®|Recommended maximum space between two UBM|
|h 6|T S UBM.R.5 a|At least one bump has to be placed near, and as close as possible, to the chip corner.|
|7|M n UBM.R.5® g C|It’s recommended not to place the IO bump pads on 2nd and 3rd row on bump array corners, but instead to put Vss, Vdd or dummy bump pads.|
|8|h UBM.EN.1g|Recommended enclosure by chip edge (Maximum)|
|9|C a UBM.R.4g i o I C T e c h . 1 & 0|• It is recommended not to put any bump on the top of SRAM area and the matching pairs. n The circuits should be located at a minimum distance of 60 µm from the bump pad's PM or CBD edge. f i It’s also recommended to consider UBM.S.4® at the same d time. e If bump over SRAM area is needed, it’s recommended to use 1 the ultra-low alpha particle materials during the bump and assembly n 2 processes (solder bump, under-fill, pre-solder bump…) to avoid high t Soft Error Rate (SER). 8 i a TSMC uses ultra-low alpha particle materials in the solder 5 bump process. 7 l If a customer couldn’t meet UBM.S.4® and UBM.R.4g at the same I I time, you can consult TSMC for layout suggestion.|
|10|/ 0 #BP.S.1 t|2 n n 3 f PM space to AP-MD [PM on AP is prohibited, except UBM region and d seal ring] (CL013 FSG with Al PPI)|
|11|9 / BP.EN.8 t|o . PM enclosure by UBM (CL013 FSG with Al PPI)|
|12|2 BP.R.1 t|r P m CB2 on AP-MD for interconnection is prohibited [except UBM and 0 sealring]|
|13|r 1 a CB-VD and AP-MD rules for Al PPI for CL013/CLN90 Cu process flip chip design||
||CB.W.1|o t Width (maximum =minimum) {Not inside seal ring}|
||CB.S.1|2 m i Space|
||CB.EN.1|o Enclosure by MT {Not inside seal ring}|
||CB.R.1|o n t A 45-degree rotated CB-VD is prohibited|
||AP.W.1|i Width {Interconnection only} {Not inside UBM or seal ring}|
||AP.S.1|o Space|
||AP.S.2|n Space to FW|
||AP.S.3|Space to LMARK|
||AP.S.4|C Space to CB2/PM|
||AP.EN.1|e Enclosure of CB-VD {Not inside seal ring}|
||AP.DN.1|n AP density across full chip|
||AP.W.2U|t Recommended total width of BUS line [Connect with bump pad]|
|14|Add Sec. 2.1 wire bond guideline item 2|e r Pad Geometries selection|
|15|Add Sec. 2.1 wire bond guideline item 3|Pad pitch and size.|
|16|Add Sec. 2.2 Flip chip guideline item 6|Add new Polyimide guideline|


-----

###### Modified
Modified rules (Version 1.1 to 1.2) Description

1 #UBM.S.1[ t] Space to metal fuse protection ring (change from 60 to 50um)
2 Space to L target (for Cu process only) (change from 90 to
UBM.S.3[ t]
80um)
3 Non-shrinkable rule of CB.W.2 of 55um Change from 72u.6um to 66um.
pitch single

4 Non-shrinkable of UBM.S.1 Change from 66 to 55um
5 Non-shrinkable of UBM.S.3 Change form 99 to 88um
6 Sec. 2.2 Flip chip guideline item 7 Modify this process sequence table and add Al PPI(AP-MD)
7 Sec. 2.2 Flip chip guideline item 9 Modify the alpha particle sensitive area and forbidden SRAM
area,except use ultra-low alpha particle material

|Col1|Modified rules (Version 1.1 to 1.2)|Description|
|---|---|---|
|1|#UBM.S.1 t|Space to metal fuse protection ring (change from 60 to 50um)|
|2|UBM.S.3 t|Space to L target (for Cu process only) (change from 90 to 80um)|
|3|Non-shrinkable rule of CB.W.2 of 55um pitch single|Change from 72u.6um to 66um.|
|4|Non-shrinkable of UBM.S.1|Change from 66 to 55um|
|5|Non-shrinkable of UBM.S.3|Change form 99 to 88um|
|6|Sec. 2.2 Flip chip guideline item 7|Modify this process sequence table and add Al PPI(AP-MD)|
|S 7|Sec. 2.2 Flip chip guideline item 9 T|Modify the alpha particle sensitive area and forbidden SRAM area,except use ultra-low alpha particle material|


###### A.4.4 Change from Version 1.2 to 1.3

From Version 1.2 to Version 1.3
Rule Sec. No. Section Title Revision Description

Circuit Under Pad (CUP)
2.1.2 Recommendations for CUP
Recommendations

Special Recognition CAD

Consolidate 3.2 Layers Add WBDMY to cover CUP pad
C015/C018 (T-000
Add CUP relative descriptions in the current rules

CL-DR-001) and 4.4 Pad Pitch Rules for Wire Bond

1. (CB.W.3/CB.S.2/CB.EN.1)

C013 CUP design
rule (T-013-CL-DR- Circuit Under Pad (CUP) Pad
005) 4.6.2 structure rules (for C015/C018 Merge all rules from T-000-CL-DR-001

only)

Circuit Under Pad (CUP) Pad
4.7.2 Merge all rules from T-013-CL-DR-005
structure rules (for C013 only)

Add the process sequence of AP-MD with dual

Mask Information, Process
3.1 passivation scheme on C013 and below
Sequence and CAD layers

technologies

Special Recognition CAD
3.2 Add RV, AP-MD and CB2 for AP RDL application
Layers

Add AP-MD and CB2 relative descriptions in the

Add RV and AP-MD

4.4 Pad Pitch Rules for Wire Bond current rules (CB.W.1/CB.W.2/CB.W.3/CB.S.1

rule for

2. /CB.S.2/CB.EN.1/CB.R.1)

C013/N90/N65 wire

Add AP-MD and CB2 relative descriptions in the

bond application Wire Bond Pad Structure

4.7 current rules (CB.R.5/CB.R.6/CBVIAx.R.3/
Rules for Cu Process

CBVIAx.R.3.1)

RV And AP-MD Layout Rules
4.8 Add RV and AP-MD rules for wire bond
for Wire Bond

Polyimide Window (PM) Rules Add AP-MD and CB2 relative descriptions in
5.2
for Flip Chip PM.W.2

Item 5: Required Recommendations for Flip Change “Suggested bumping and testing flow… to
3.
bumping testing flow [2.2 ] Chip Application “Required bumping and testing flow…”

Modify the table and separate the tables of “Al

Mask layer, Process Mask Information, Process
4. 3.1 process,” “C013 single passivation,” C013/CN90
Sequence Table Sequence and CAD layers

dual passivation,” and “CN65 dual passivation”

CN90/CN65 dual passivation and Al process single

60um pitch
5. 4.4 Pad Pitch Rules for Wire Bond passsivation share the same rules and separated
staggered pad rules

with C013.

70um and 80um

6. pitch staggered pad 4.4 Pad Pitch Rules for Wire Bond Change to become the recommended rules

rules

Polyimide Window (PM) Rules
7. PM.R.1/PM.R.2 4.5 Add “ (Al process only)”
for Wire Bond

Wire Bond Pad Structures Modify the description to except the regions of
8. CBVIAx.R.1 4.6.1
Rules For Al Process CBVIAx.R.1.1
9. CBVIAx.R.1.1 4.6.1 Wire Bond Pad Structures Add this new rule for “Ratio of total exposure area of

The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 701 of 705
whole or in part without prior written permission of TSMC.

|Col1|h From Version 1.2 to Version 1.3|Col3|Col4|Col5|
|---|---|---|---|---|
||a Rule|Sec. No.|C Section Title|Revision Description|
|1.|Consolidate C015/C018 (T-000- CL-DR-001) and C013 CUP design rule (T-013-CL-DR- 005)|i 2.1.2 I|o Circuit Under Pad (CUP) Recommendations|Recommendations for CUP|
|||C 3.2|n f Special Recognition CAD i Layers|Add WBDMY to cover CUP pad|
|||T e 4.4|d e Pad Pitch Rules for Wire Bond|Add CUP relative descriptions in the current rules (CB.W.3/CB.S.2/CB.EN.1)|
|||4.6.2|1 c n Circuit Under Pad (CUP) Pad 2 h t structure rules (for C015/C018 8 only)|Merge all rules from T-000-CL-DR-001 i|
|||1 4.7.2|. 5 Circuit Under Pad (CUP) Pad & structure rules (for C013 only)|a l Merge all rules from T-013-CL-DR-005|
|2.|Add RV and AP-MD rule for C013/N90/N65 wire bond application|0 3.1|7 I 2 / n Mask Information, Process 0 Sequence and CAD layers|I n Add the process sequence of AP-MD with dual passivation scheme on C013 and below 3 f technologies|
|||3.2|d 9 Special Recognition CAD / . Layers|o r Add RV, AP-MD and CB2 for AP RDL application|
|||4.4|2 P 0 r 1 Pad Pitch Rules for Wire Bond|m Add AP-MD and CB2 relative descriptions in the a current rules (CB.W.1/CB.W.2/CB.W.3/CB.S.1 o /CB.S.2/CB.EN.1/CB.R.1)|
|||4.7|2 Wire Bond Pad Structure Rules for Cu Process|t m i Add AP-MD and CB2 relative descriptions in the o current rules (CB.R.5/CB.R.6/CBVIAx.R.3/ o CBVIAx.R.3.1)|
|||4.8|RV And AP-MD Layout Rules for Wire Bond|n t i Add RV and AP-MD rules for wire bond|
|||5.2|Polyimide Window (PM) Rules for Flip Chip|o Add AP-MD and CB2 relative descriptions in n PM.W.2|
|3.|Item 5: Required bumping testing flow|2.2|Recommendations for Flip Chip Application|C Change “Suggested bumping and testing flow… to “Required bumping and testing flow…”|
|4.|Mask layer, Process Sequence Table|3.1|Mask Information, Process Sequence and CAD layers|e Modify the table and separate the tables of “Al n process,” “C013 single passivation,” C013/CN90 dual passivation,” and “CN65 dual passivation”|
|5.|60um pitch staggered pad rules|4.4|Pad Pitch Rules for Wire Bond|t e CN90/CN65 dual passivation and Al process single r passsivation share the same rules and separated with C013.|
|6.|70um and 80um pitch staggered pad rules|4.4|Pad Pitch Rules for Wire Bond|Change to become the recommended rules|
|7.|PM.R.1/PM.R.2|4.5|Polyimide Window (PM) Rules for Wire Bond|Add “ (Al process only)”|
|8.|CBVIAx.R.1|4.6.1|Wire Bond Pad Structures Rules For Al Process|Modify the description to except the regions of CBVIAx.R.1.1|
|9.|CBVIAx.R.1.1|4.6.1|Wire Bond Pad Structures|Add this new rule for “Ratio of total exposure area of|


-----

|t|tsmc Confidential – Do Not Copy Document No. : T-N65-CL-DR-001 Version  : 2.1|Col3|Col4|Col5|
|---|---|---|---|---|
||From Version 1.2 to Version 1.3||||
||Rule|Sec. No.|Section Title|Revision Description|
||||Rules For Al Process|{VIA1~VIAtop-2 INSIDE CB} to CB area (In the inter row pad of staggered and the inter/middle row pad of Tri-tier)”|
|10.|CBVIAx.R.3|4.7.1|Wire Bond Pad Structures Rules For Al Process|Modify the description to except the regions of CBVIAx.R.3.1|
|11.|CBVIAx.R.3.1|4.7.1|Wire Bond Pad Structures Rules For Al Process|Add this new rule for “Ratio of total exposure area of {VIA1~VIAtop-2 INSIDE CB} to CB area (In the inter row pad of staggered and the inter/middle row pad of Tri-tier)”|
|12.|CN90(2XTM)/CN65( 2XTM)/CN65(VIAy) rules|4.7.1|Wire Bond Pad Structures Rules For Al Process|Add new rules for CN90(2XTM)/CN65(2XTM)/ CN65 (VIAy) processes|
|S 13.|h UBM.R.3|T 5.1|Under Bump Metallurgy (UBM) Rules|Add the required layers for the bump ball structure of different processes|
|14.|a UBM.R.5|S M 5.1|Under Bump Metallurgy (UBM) Rules|Rename to UBM.R.5g|
|15.|n g UBM.R.6 h|5.1|C Under Bump Metallurgy (UBM) Rules|New guideline for the size ratio of UBM/Pre-Solder Bump SRO (=C/S) and BGA SRO/Board Pad (=T/O) = 1.0~1.1|
|16.|a UBM.EN.1g|5.1 i|C Under Bump Metallurgy (UBM) Rules|Rename to UBM.EN.1|
|17.|BP.S.1|I C 5.4|o n Bump Pad Structure Rules For Cu Process|Deleted this rule and replaced by AP.S.4|
|18.|BP.EN.7|T 5.4|f i Bump Pad Structure Rules For d Cu Process|Relax the number from 15um to 2um.|
|19.|BP.EN.8|e 5.4|e Bump Pad Structure Rules For 1 Cu Process|Deleted this rule due to Single pass+PM scheme is prohibited for AP RDL process|
|20.|Rename all rules|5.5.2.1|c n 2 h t RV Layout Rules (Passivation- 8 1 VIA hole)|Rename CB.W.5/CB.S.3/CB.S.4/CB.EN.3 to i RV.W.2/RV.S.1/RV.S.2/RV.EN.2|
|21.|RV.W.2|1 5.5.2.1|. 5 RV Layout Rules (Passivation- & 1 VIA hole)|a l Relax from >=25um to =5um|
|22.|RV.S.1|0 5.5.2.1|7 I 2 RV Layout Rules (Passivation- / n 1 VIA hole)|I n Relax from >=15um to >=3um|
|23.|RV.S.2|5.5.2.1|0 d 9 RV Layout Rules (Passivation- 1 VIA hole)|3 f o Relax from >=9um to >=0um|
|24.|Rename all rules|5.5.3.1|/ . 2 P RV Layout Rules (Passivation- 1 VIA hole)|r Rename CB.W.1/CB.S.1/CB.EN.1/CB.R.1 to m RV.W.1/RV.S.1/RV.EN.1/RV.R.1|
|25.|RV.S.2|5.5.3.1|0 r 1 RV Layout Rules (Passivation- 1 VIA hole)|a o New rule|
|26.|RV.R.3|5.5.3.1|2 RV Layout Rules (Passivation- 1 VIA hole)|t m i o New rule|
|27.|AP.W.1|5.5.3.2|AP-MD Layout Rules|o n Add CBD, CB2, and FW(AP) in the rule description|
|28.|AP.S.2/AP.S.3/AP.S .4|5.5.3.2|AP-MD Layout Rules|t i Add “ overlapping is prohibited in the rule description|
|29.|AP.EN.1|5.5.3.2|AP-MD Layout Rules|o Modify CB-VD to RV|
|30.|AP.DN.1|5.5.3.2|AP-MD Layout Rules|n Relax the maximum density from 60% to 70%|
|31.|A.R.10/A.R.11/A.R. 12/A.R.13|4.8.3 5.5.3|Layout Rules for RV and AP- MD|C Add new rules Cu process.|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 702 of 705
whole or in part without prior written permission of TSMC.


-----

###### A.4.4.1 Rule Number Mapping Table (from Version 1.2 to 1.3):

 Consolidate from T-000-CL-DR-001 Ver1.2 T-000-CL-DR-001 Version1.3 Note CB.EN.1 CUPCB.EN.1 No rule change CB.R.3 CUPCB.R.1 No rule change CBVIAT.EN.2 CUPVIAT.EN.1 No rule change CBVIAT.W.2 CUPVIAT.W.1 No rule change CBVIAT.W.3 CUPVIAT.W.2 No rule change CBVIAT.S.3 CUPVIAT.S.1 No rule change CBVIAT.S.4 CUPVIAT.S.2 No rule change CBVIAT.DN.1 CUPVIAT.DN.1 No rule change CBVIAT.R.2 CUPVIAT.R.1 No rule change Consolidate from T-013-CL-DR-005 Ver.1.2 T-013-CL-DR-005 Version1.3 Note CB.EN.3 CUPCB.EN.2 No rule change CB.EN.4 CUPCB.EN.3 No rule change CB.EN.5 CUPCB.EN.4 No rule change CB.EN.6 CUPCB.EN.5 No rule change CB.W.5 CUPCB.W.1 Change from =5um to >=5um CB.R.3[u] CUPCB.R.2[ u] No rule change CB.R.4 CUPCB.R.3 No rule change CB.R.5 CUPCB.R.4 No rule change
 Remove the constraint of “It’s prohibited to CB.R.6[u] CUPCB.R.5[ u] place CUP chip and non-CUP pad in the same chip” CB.R.7 CUPCB.R.6 No rule change CBVIAT.W.1 CUPVIAT.W.3 No rule change CBVIAT.S.1 CUPVIAT.S.3 No rule change CBVIAT.S.2 CUPVIAT.S.4 No rule change CBVIAT.S.3 CUPVIAT.S.5 No rule change CBVIAT.EN.1 CUPVIAT.EN.2 No rule change CBVIAT.R.1 CUPVIAT.R.2 No rule change CBVIAT.R.2 - Remove Rename the RV rules in section 5.5.2 Version1.2 Version1.3 Note CB.W.5** RV.W.2  Change from 25um to 5um CB.S.3** RV.S.1  Change from15um to 3um CB.S.4 RV.S.2 Change from 9um to 0um
CB.EN.3 RV.EN.2
###### Rename the RV rules in section 5.5.3 Version1.2 Version1.3 Note CB.W.1 RV.W.1 No rule change CB.S.1 RV.S.1 No rule change
 - RV.S.2 New rule CB.EN.1 RV.EN.1 No rule change CB.R.1 RV.R.1 No rule change
 - RV.R.3 New rule

|1.3):|Col2|Col3|
|---|---|---|
|Consolidate from T-000-CL-DR-001 Ver1.2|||
|T-000-CL-DR-001|Version1.3|Note|
|CB.EN.1|CUPCB.EN.1|No rule change|
|CB.R.3|CUPCB.R.1|No rule change|
|CBVIAT.EN.2|CUPVIAT.EN.1|No rule change|
|CBVIAT.W.2|CUPVIAT.W.1|No rule change|
|S CBVIAT.W.3|CUPVIAT.W.2|No rule change|
|h CBVIAT.S.3|T CUPVIAT.S.1|No rule change|
|a CBVIAT.S.4|S CUPVIAT.S.2|No rule change|
|n CBVIAT.DN.1|M CUPVIAT.DN.1|No rule change|
|g CBVIAT.R.2|CUPVIAT.R.1|No rule change|
|C h Consolidate from T-013-CL-DR-005 Ver.1.2|||
|T-013-CL-DR-005|C Version1.3|Note|
|a i CB.EN.3|CUPCB.EN.2|No rule change|
|I CB.EN.4|o CUPCB.EN.3|No rule change|
|CB.EN.5|n C f CUPCB.EN.4|No rule change|
|CB.EN.6|CUPCB.EN.5|i No rule change|
|CB.W.5|T CUPCB.W.1|d Change from =5um to >=5um|
|CB.R.3u|e 1 CUPCB.R.2 u|e No rule change|
|CB.R.4|c 2 CUPCB.R.3|n No rule change|
|CB.R.5|h CUPCB.R.4|t 8 i No rule change|
|CB.R.6u|. 1 & CUPCB.R.5 u 0 I|a 5 Remove the constraint of “It’s prohibited to l 7 place CUP chip and non-CUP pad in the I same chip”|
|CB.R.7|/ n 0 CUPCB.R.6|2 n No rule change|
|CBVIAT.W.1|9 CUPVIAT.W.3|3 f d o No rule change|
|CBVIAT.S.1|/ CUPVIAT.S.3|. r No rule change|
|CBVIAT.S.2|2 CUPVIAT.S.4|P No rule change|
|CBVIAT.S.3|0 CUPVIAT.S.5|m r No rule change|
|CBVIAT.EN.1|1 CUPVIAT.EN.2|a o No rule change|
|CBVIAT.R.1|CUPVIAT.R.2|2 t i No rule change|
|CBVIAT.R.2|-|m o Remove|
|o n Rename the RV rules in section 5.5.2|||
|Version1.2|Version1.3|t i Note|
|CB.W.5**|RV.W.2|o Change from 25um to 5um|
|CB.S.3**|RV.S.1|n Change from15um to 3um|
|CB.S.4|RV.S.2|Change from 9um to 0um|
|CB.EN.3|RV.EN.2|C|
|e Rename the RV rules in section 5.5.3|||
|Version1.2|Version1.3|n Note|
|CB.W.1|RV.W.1|t No rule change|
|CB.S.1|RV.S.1|e No rule change|
|-|RV.S.2|r New rule|
|CB.EN.1|RV.EN.1|No rule change|
|CB.R.1|RV.R.1|No rule change|
|-|RV.R.3|New rule|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 703 of 705
whole or in part without prior written permission of TSMC.


-----

###### A.4.5 Change from Version 1.3 to 1.4

From Version 1.3 to Version 1.4
Rule Sec. No. Section Title Revision Description

Special Recognition CAD
2.4 Add WBDMY to cover CUP pad

Consolidate Layers
N90/N65 CUP Add CUP relative descriptions in the current

3.3.3 Pad Pitch Rules for Wire Bond

design rule (T- rules (CB.W.3/CB.S.2/CB.EN.1)
N90-CL-DR-009) Circuit Under Pad (CUP) Pad

3.3.4.2.2 Merge all rules from T-N90-CL-DR-009
structure rules (for N65/N90)

Antenna Effect Prevention (A) Add antenna rules with core and I/O
A.R.10/A.R.11/A.
3.3.7.3 Layout Rules for RV and AP- devices
R.12
MD Modify the A.R.12 parameter numbers

Under Bump Metallurgy (UBM)
UBM.EN.1 4.2 Change rule number from 100um to 80um.
Rules

4.2 Under Bump Metallurgy (UBM)
UBM.EN.1® New rule for placing UBM uniform.
Rules

4.2 Under Bump Metallurgy (UBM)
UBM.EN.2 New rule for placing UBM uniform.
Rules

4.2 Under Bump Metallurgy (UBM)
UBM.EN.3 New rule for preventing iso bump.
Rules

4.2 Under Bump Metallurgy (UBM)
UBM.EN.3® New rule for preventing iso bump.
Rules

Under Bump Metallurgy (UBM) Change rule number from 1.0~1.1 to
UBM.R.6®[ u] 4.2
Rules 0.95~1.05

Flip Chip non-shrinkable Rules
UBM.EN.2 4.3.5 Change rule number from 2.3 to 2.2
for the Half Node Technologies

Flip Chip non-shrinkable Rules
BP.EN.5 4.3.5 Change rule number from 11.2 to 11
for the Half Node Technologies

###### A.4.5.1 Rule Number Mapping Table (from Version 1.3 to 1.4):

|A.4.5 Change from Version 1.3 to 1.4|Col2|Col3|Col4|
|---|---|---|---|
|From Version 1.3 to Version 1.4||||
|Rule|Sec. No.|Section Title|Revision Description|
|Consolidate N90/N65 CUP design rule (T- N90-CL-DR-009)|2.4|Special Recognition CAD Layers|Add WBDMY to cover CUP pad|
||3.3.3|Pad Pitch Rules for Wire Bond|Add CUP relative descriptions in the current rules (CB.W.3/CB.S.2/CB.EN.1)|
||3.3.4.2.2|Circuit Under Pad (CUP) Pad structure rules (for N65/N90)|Merge all rules from T-N90-CL-DR-009|
|S A.R.10/A.R.11/A. h R.12|T 3.3.7.3|Antenna Effect Prevention (A) Layout Rules for RV and AP- MD|Add antenna rules with core and I/O devices Modify the A.R.12 parameter numbers|
|a n UBM.EN.1|S 4.2|M Under Bump Metallurgy (UBM) Rules|Change rule number from 100um to 80um.|
|g UBM.EN.1®|4.2|C Under Bump Metallurgy (UBM) Rules|New rule for placing UBM uniform.|
|h UBM.EN.2|a 4.2|C Under Bump Metallurgy (UBM) Rules|New rule for placing UBM uniform.|
|UBM.EN.3|i I 4.2 C|o n Under Bump Metallurgy (UBM) Rules|New rule for preventing iso bump.|
|UBM.EN.3®|4.2 T|f i Under Bump Metallurgy (UBM) d Rules|New rule for preventing iso bump.|
|UBM.R.6® u|4.2|e e 1 Under Bump Metallurgy (UBM) c n Rules|Change rule number from 1.0~1.1 to 0.95~1.05|
|UBM.EN.2|4.3.5|2 h t 8 Flip Chip non-shrinkable Rules . for the Half Node Technologies|i Change rule number from 2.3 to 2.2|
|BP.EN.5|1 4.3.5|5 & Flip Chip non-shrinkable Rules 0 7 for the Half Node Technologies|a l Change rule number from 11.2 to 11 I|

|3 d. Pr 9/201 1.4):|Col2|Col3|
|---|---|---|
|1 Consolidate from T-N90-CL-DR-009 Ver.1.2|||
|T-N90-CL-DR-009|Version1.4|2 Note|
|CB.EN.3|CUPCB.EN.6|No rule change|
|CB.EN.4|CUPCB.EN.7|No rule change|
|CB.R.3u|CUPCB.EN.7u|No rule change|
|CB.R.6u|CUPCB.EN.8u|No rule change|
|CB.R.7|CUPCB.R.7|No rule change|
|CBVIAT.W.1|CUPVIAT.W.1|No rule change|
|CBVIAT.S.1|CUPVIAT.S.1|No rule change|
|CBVIAT.EN.1|CUPVIAT.EN.1|No rule change|
|CBVIAT.DN.1|CUPVIAT.DN.1|No rule change|
|CBVIAT.DN.2|CUPVIAT.DN.2|No rule change|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 704 of 705
whole or in part without prior written permission of TSMC.


-----

###### A.5 Revision History of T-N65-CL-DR-029 (5V HV CMOS)

 A.5.1 Change from Version 0.1 to 1.0

|Col1|Rule|Sec. No.|Section Title|Revision Description|
|---|---|---|---|---|
|1|HVD_N.W.2|3.2|HVD_N Layout Rules|Add this rule|
|2|HVD_N.R.6|3.2|HVD_N Layout Rules|Add this rule|
|3|HVD_P.W.2|3.3|HVD_P Layout Rules|Add this rule|
|S 4|HVD_P.EN.1|T 3.3|HVD_P Layout Rules|Change the rule from 0.6 to 1.6|
|5|h a HVD_P.R.1|3.3|S HVD_P Layout Rules|Change NW to {NW not interact with DNW}|
|6|n HVD_P.R.6|3.3|M HVD_P Layout Rules|Add this rule|
|7|g|4.1|C Latch-up Dummy Layers Summary|Add this section|
|8|h LUP.3.5.1g|a 4.2 i|C Layout Guidelines for Latch-Up Prevention|Add this guideline|
|9|LUP.3.5.2g|I 4.2 C|o n Layout Guidelines for Latch-Up f Prevention|Add this guideline.|
|10|LUP.5.5.1g|4.2|i T d Layout Guidelines for Latch-Up Prevention|Add this guideline.|
|11|LUP.5.5.2g|4.2|e e 1 c n Layout Guidelines for Latch-Up 2 h Prevention|Add this guideline. t|
|12||4.3|8 . Layout Guidelines for ESD|i a Add this section|
|13|GR.R.1|5.1|5 1 & 7 0 Guard Ring Rules|l Add this rule|
|14|GR.R.2U|5.1|I 2 / n Guard Ring Rules|I n Add this rule|
|15|GR.R.3U|5.1|0 d 9 Guard Ring Rules|3 f o Add this rule|
|16|GR.R.4U|5.1|/ . 2 Guard Ring Rules|r Add this rule|
|17|GR.R.5U|5.1|P 0 r Guard Ring Rules|m Add this rule|
|18|BV.W.1g|5.2|1 2 Breakdown Characterization Guidelines|a o t Add this guideline. m i|
|19|BV.W.2g|5.2|Breakdown Characterization Guidelines|o o n Add this guideline. t|
|20|BV.R.1g|5.2|Breakdown Characterization Guidelines|i o Add this guideline. n|


The information contained herein is the exclusive property of TSMC and shall not be distributed, copied, reproduced, or disclosed in 705 of 705
whole or in part without prior written permission of TSMC.


-----

