
# Arty S7/50 Board

Two files are provided: the board top-level file and the XDC file.

Create a new Vivado project with a sensible name

Copy the VHDL files from the RTL directory to srcs directory (create one first)

Copy the XDC file to the constraints directory (create one first)

Add the files to the project

Synthesize the design
