# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
namespace eval ::optrace {
  variable script "/home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1/mopshub_readout_bd_mopshub_readout_0_0.tcl"
  variable category "vivado_synth"
}

# Try to connect to running dispatch if we haven't done so already.
# This code assumes that the Tcl interpreter is not using threads,
# since the ::dispatch::connected variable isn't mutex protected.
if {![info exists ::dispatch::connected]} {
  namespace eval ::dispatch {
    variable connected false
    if {[llength [array get env XILINX_CD_CONNECT_ID]] > 0} {
      set result "true"
      if {[catch {
        if {[lsearch -exact [package names] DispatchTcl] < 0} {
          set result [load librdi_cd_clienttcl[info sharedlibextension]] 
        }
        if {$result eq "false"} {
          puts "WARNING: Could not load dispatch client library"
        }
        set connect_id [ ::dispatch::init_client -mode EXISTING_SERVER ]
        if { $connect_id eq "" } {
          puts "WARNING: Could not initialize dispatch client"
        } else {
          puts "INFO: Dispatch client connection id - $connect_id"
          set connected true
        }
      } catch_res]} {
        puts "WARNING: failed to connect to dispatch server - $catch_res"
      }
    }
  }
}
if {$::dispatch::connected} {
  # Remove the dummy proc if it exists.
  if { [expr {[llength [info procs ::OPTRACE]] > 0}] } {
    rename ::OPTRACE ""
  }
  proc ::OPTRACE { task action {tags {} } } {
    ::vitis_log::op_trace "$task" $action -tags $tags -script $::optrace::script -category $::optrace::category
  }
  # dispatch is generic. We specifically want to attach logging.
  ::vitis_log::connect_client
} else {
  # Add dummy proc if it doesn't exist.
  if { [expr {[llength [info procs ::OPTRACE]] == 0}] } {
    proc ::OPTRACE {{arg1 \"\" } {arg2 \"\"} {arg3 \"\" } {arg4 \"\"} {arg5 \"\" } {arg6 \"\"}} {
        # Do nothing
    }
  }
}

proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
OPTRACE "mopshub_readout_bd_mopshub_readout_0_0_synth_1" START { ROLLUP_AUTO }
set_param chipscope.maxJobs 2
set_msg_config -id {HDL-1065} -limit 10000
set_param project.vivado.isBlockSynthRun true
OPTRACE "Creating in-memory project" START { }
create_project -in_memory -part xczu9eg-ffvb1156-2-e

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.cache/wt [current_project]
set_property parent.project_path /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_FIFO XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part xilinx.com:zcu102:part0:3.3 [current_project]
set_property ip_repo_paths /home/dcs/git/mopshub/Vivado/mopshub_readout/ip_repo [current_project]
update_ip_catalog
set_property ip_output_repo /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
OPTRACE "Creating in-memory project" END { }
OPTRACE "Adding files" START { }
read_verilog -library xil_defaultlib {
  /home/dcs/git/mopshub/mopshub-canakari/Accumulator_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/Add_PID_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/CLK_Counter_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/Control_FSM_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/Control_Sys_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/Diff_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/Ftrim_En_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/Multi_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/Multi_i_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/Output_Scaling_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/PID_Regler_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/Phasenfehler_Reg_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/accmaskreg2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/biterrordetect2_VTR.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/bitstream_shift_register.v
  /home/dcs/git/mopshub/mopshub-canakari/bittime2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/bittiming2_VTR.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/bridge_controller_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/buffer_rec_spi_data.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/buffer_tristate_busid.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/buffer_tristate_elink.v
  /home/dcs/git/mopshub/mopshub-canakari/can2_VTR.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/can_elink_bridge_sm_fsm.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/can_interface_sm_fsm.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/can_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/canakari_interface_mopshub_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/caninterface.v
  /home/dcs/git/mopshub/mopshub-canakari/counter2_VTR.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/counter_enable.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/counter_trigger.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_core_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_receiver.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_sm_fsm.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_transmitter.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/dec_8b10b_mopshub.v
  /home/dcs/git/mopshub/mopshub-canakari/decapsulation2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/destuffing2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/edgepuffer2_VTR.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/elink_core_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/elink_data_gen_sm_fsm.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/elink_interface_rec_sm_fsm.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/elink_interface_tra_sm_fsm.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/elink_proc_in_dec8b10b_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/elink_proc_out_enc8b10b_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/elink_receiver_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/elink_transmitter_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/enc_8b10b_mopshub.v
  /home/dcs/git/mopshub/mopshub-canakari/encapsulation2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/equal_id2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/erbcount2_VTR.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/ethernet_core_struct.v
  /home/dcs/git/mopshub/mopshub-canakari/fastshift2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/faultfsm2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/fce2_VTR.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/fifo_async.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/fifo_core_wrapper_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/fifo_mem.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/fifo_rptr_empty.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/fifo_sync_r2w.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/fifo_sync_w2r.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/fifo_wptr_full.v
  /home/dcs/git/mopshub/mopshub-canakari/fsm_register2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/generalregister2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/interruptregister2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/interruptunit2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/iocpuavalon2_VTR.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/ip_output_diff_clk_mopshub_debug.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/ip_select_io_ddr_wrapper.v
  /home/dcs/git/mopshub/mopshub-canakari/llc2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/llc_fsm2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/mac2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/macfsm2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/meslencompare2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/multiplexeravalon2_VTR.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/mux8_1_8bit.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/mux8_Nbit.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/osc_trim_sm_fsm.v
  /home/dcs/git/mopshub/mopshub-canakari/prescale2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/prescalereg2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/rcrc_cell2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/rcrc_top2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/read_mux2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/ready_counter_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/rec2_VTR.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/rec_elink_buf.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/rec_mes_buf.v
  /home/dcs/git/mopshub/mopshub-canakari/recarbitreg2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/recmescontrolreg2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/recmeslen2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/recregister2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/reset_mac2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/resetgen2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/rshift_cell2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/rshift_top2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/smpldbit_reg2_VTR.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/spi_control_sm_fsm.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/spi_core_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/spi_interface_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/spi_master.v
  /home/dcs/git/mopshub/mopshub-canakari/stuffing2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/sum2_VTR.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/sync_detector_struct.v
  /home/dcs/git/mopshub/mopshub-canakari/tcrc_cell2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/tcrc_top2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/tec2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/timecount2_VTR.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/timeout_rst_watchdog.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/timeoutrst_module.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/top_led_enable_sm_fsm.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/top_led_for_synth_struct.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/tra_elink_buf.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/tra_mes_buf.v
  /home/dcs/git/mopshub/mopshub-canakari/transmesconreg2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/transmitreg2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/tseg_reg2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/tshift_cell2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/tshift_top2_VTR.v
  /home/dcs/git/mopshub/mopshub-canakari/write_demux2_VTR.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/mopshub_readout_struct.v
}
read_vhdl -library xil_defaultlib {
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks/clocks_us_serdes.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_eth/firmware/hdl/emac_hostbus_decl.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_package.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_types.vhd
  /home/dcs/git/mopshub/mopshub_lib/hdl/ethernet_SM_entity.vhd
  /home/dcs/git/mopshub/mopshub_lib/hdl/ethernet_emac_wrapper_entity.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/led_stretcher.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_trans_decl.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_ipam_block.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_arp.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_ping.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_ipaddr_ipam.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_payload.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_resend.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_status.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_status_buffer.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_byte_sum.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_do_rx_reset.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_packet_parser.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rxram_mux.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_buffer_selector.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rxram_shim.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram_rx.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rxtransactor_if_simple.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram_tx.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_tx_mux.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_txtransactor_if_simple.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_clock_crossing_if.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_if_flat.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/trans_arb.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/masters/ipbus_ctrl.vhd
  /home/dcs/git/mopshub/mopshub_lib/hdl/ipbus_decode_ipbus_mopshub.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd
  /home/dcs/git/mopshub/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_v.vhd
  /home/dcs/git/mopshub/mopshub_lib/hdl/ethernet_payload_entity.vhd
  /home/dcs/git/mopshub/mopshub_lib/hdl/ethernet_ipbus_entity.vhd
}
read_ip -quiet /home/dcs/git/mopshub/Vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci
set_property used_in_implementation false [get_files -all /home/dcs/git/mopshub/Vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/dcs/git/mopshub/Vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc]
set_property used_in_implementation false [get_files -all /home/dcs/git/mopshub/Vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/dcs/git/mopshub/Vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc]

read_ip -quiet /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.srcs/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_mopshub_readout_0_0/mopshub_readout_bd_mopshub_readout_0_0.xci

OPTRACE "Adding files" END { }
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
set_param ips.enableIPCacheLiteLoad 1
OPTRACE "Configure IP Cache" START { }

set cached_ip [config_ip_cache -export -no_bom  -dir /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1 -new_name mopshub_readout_bd_mopshub_readout_0_0 -ip [get_ips mopshub_readout_bd_mopshub_readout_0_0]]

OPTRACE "Configure IP Cache" END { }
if { $cached_ip eq {} } {
close [open __synthesis_is_running__ w]

OPTRACE "synth_design" START { }
synth_design -top mopshub_readout_bd_mopshub_readout_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
OPTRACE "synth_design" END { }
OPTRACE "Write IP Cache" START { }

#---------------------------------------------------------
# Generate Checkpoint/Stub/Simulation Files For IP Cache
#---------------------------------------------------------
# disable binary constraint mode for IPCache checkpoints
set_param constraints.enableBinaryConstraints false

catch {
 write_checkpoint -force -noxdef -rename_prefix mopshub_readout_bd_mopshub_readout_0_0_ mopshub_readout_bd_mopshub_readout_0_0.dcp

 set ipCachedFiles {}
 write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mopshub_readout_bd_mopshub_readout_0_0_stub.v
 lappend ipCachedFiles mopshub_readout_bd_mopshub_readout_0_0_stub.v

 write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mopshub_readout_bd_mopshub_readout_0_0_stub.vhdl
 lappend ipCachedFiles mopshub_readout_bd_mopshub_readout_0_0_stub.vhdl

 write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mopshub_readout_bd_mopshub_readout_0_0_sim_netlist.v
 lappend ipCachedFiles mopshub_readout_bd_mopshub_readout_0_0_sim_netlist.v

 write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mopshub_readout_bd_mopshub_readout_0_0_sim_netlist.vhdl
 lappend ipCachedFiles mopshub_readout_bd_mopshub_readout_0_0_sim_netlist.vhdl
 set TIME_taken [expr [clock seconds] - $TIME_start]

 if { [get_msg_config -count -severity {CRITICAL WARNING}] == 0 } {
  config_ip_cache -add -dcp mopshub_readout_bd_mopshub_readout_0_0.dcp -move_files $ipCachedFiles -use_project_ipc  -synth_runtime $TIME_taken  -ip [get_ips mopshub_readout_bd_mopshub_readout_0_0]
 }
OPTRACE "Write IP Cache" END { }
}
if { [get_msg_config -count -severity {CRITICAL WARNING}] > 0 } {
 send_msg_id runtcl-6 info "Synthesis results are not added to the cache due to CRITICAL_WARNING"
}

rename_ref -prefix_all mopshub_readout_bd_mopshub_readout_0_0_

OPTRACE "write_checkpoint" START { CHECKPOINT }
# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef mopshub_readout_bd_mopshub_readout_0_0.dcp
OPTRACE "write_checkpoint" END { }
OPTRACE "synth reports" START { REPORT }
create_report "mopshub_readout_bd_mopshub_readout_0_0_synth_1_synth_report_utilization_0" "report_utilization -file mopshub_readout_bd_mopshub_readout_0_0_utilization_synth.rpt -pb mopshub_readout_bd_mopshub_readout_0_0_utilization_synth.pb"
OPTRACE "synth reports" END { }

if { [catch {
  file copy -force /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1/mopshub_readout_bd_mopshub_readout_0_0.dcp /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_mopshub_readout_0_0/mopshub_readout_bd_mopshub_readout_0_0.dcp
} _RESULT ] } { 
  send_msg_id runtcl-3 status "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
  error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
}

if { [catch {
  write_verilog -force -mode synth_stub /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_mopshub_readout_0_0/mopshub_readout_bd_mopshub_readout_0_0_stub.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  write_vhdl -force -mode synth_stub /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_mopshub_readout_0_0/mopshub_readout_bd_mopshub_readout_0_0_stub.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  write_verilog -force -mode funcsim /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_mopshub_readout_0_0/mopshub_readout_bd_mopshub_readout_0_0_sim_netlist.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}

if { [catch {
  write_vhdl -force -mode funcsim /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_mopshub_readout_0_0/mopshub_readout_bd_mopshub_readout_0_0_sim_netlist.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}


} else {


if { [catch {
  file copy -force /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1/mopshub_readout_bd_mopshub_readout_0_0.dcp /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_mopshub_readout_0_0/mopshub_readout_bd_mopshub_readout_0_0.dcp
} _RESULT ] } { 
  send_msg_id runtcl-3 status "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
  error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
}

if { [catch {
  file rename -force /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1/mopshub_readout_bd_mopshub_readout_0_0_stub.v /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_mopshub_readout_0_0/mopshub_readout_bd_mopshub_readout_0_0_stub.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  file rename -force /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1/mopshub_readout_bd_mopshub_readout_0_0_stub.vhdl /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_mopshub_readout_0_0/mopshub_readout_bd_mopshub_readout_0_0_stub.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  file rename -force /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1/mopshub_readout_bd_mopshub_readout_0_0_sim_netlist.v /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_mopshub_readout_0_0/mopshub_readout_bd_mopshub_readout_0_0_sim_netlist.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}

if { [catch {
  file rename -force /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1/mopshub_readout_bd_mopshub_readout_0_0_sim_netlist.vhdl /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_mopshub_readout_0_0/mopshub_readout_bd_mopshub_readout_0_0_sim_netlist.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}

}; # end if cached_ip 

if {[file isdir /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.ip_user_files/ip/mopshub_readout_bd_mopshub_readout_0_0]} {
  catch { 
    file copy -force /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_mopshub_readout_0_0/mopshub_readout_bd_mopshub_readout_0_0_stub.v /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.ip_user_files/ip/mopshub_readout_bd_mopshub_readout_0_0
  }
}

if {[file isdir /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.ip_user_files/ip/mopshub_readout_bd_mopshub_readout_0_0]} {
  catch { 
    file copy -force /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_mopshub_readout_0_0/mopshub_readout_bd_mopshub_readout_0_0_stub.vhdl /home/dcs/git/mopshub/Vivado/mopshub_readout/mopshub_readout/mopshub_readout.ip_user_files/ip/mopshub_readout_bd_mopshub_readout_0_0
  }
}
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
OPTRACE "mopshub_readout_bd_mopshub_readout_0_0_synth_1" END { }
