/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [15:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  reg [5:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  reg [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = ~(celloutsig_0_2z & celloutsig_0_25z);
  assign celloutsig_1_3z = !(celloutsig_1_2z[1] ? celloutsig_1_2z[10] : celloutsig_1_2z[3]);
  assign celloutsig_0_12z = !(celloutsig_0_5z[4] ? in_data[70] : celloutsig_0_3z[1]);
  assign celloutsig_0_17z = !(celloutsig_0_3z[3] ? celloutsig_0_2z : in_data[10]);
  assign celloutsig_0_16z = ~(celloutsig_0_12z | celloutsig_0_1z);
  assign celloutsig_0_44z = ~celloutsig_0_5z[3];
  assign celloutsig_0_4z = ~celloutsig_0_3z[1];
  assign celloutsig_1_11z = ~celloutsig_1_1z;
  assign celloutsig_0_22z = ~celloutsig_0_0z[1];
  assign celloutsig_0_1z = ~((in_data[44] | in_data[3]) & in_data[15]);
  assign celloutsig_1_5z = ~((celloutsig_1_2z[11] | celloutsig_1_3z) & (celloutsig_1_2z[5] | celloutsig_1_0z));
  assign celloutsig_1_8z = ~(celloutsig_1_7z ^ celloutsig_1_1z);
  assign celloutsig_0_21z = celloutsig_0_5z / { 1'h1, celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_0_38z = { celloutsig_0_28z[9:1], celloutsig_0_10z } >= { celloutsig_0_8z[1:0], celloutsig_0_37z, celloutsig_0_35z, celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[159:156] >= in_data[131:128];
  assign celloutsig_1_4z = { celloutsig_1_2z[10:6], celloutsig_1_0z } >= celloutsig_1_2z[9:4];
  assign celloutsig_0_7z = { celloutsig_0_3z[3:1], celloutsig_0_4z, celloutsig_0_6z } >= { celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z } >= { in_data[75:69], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_25z = { in_data[54:50], celloutsig_0_22z } >= { celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_18z };
  assign celloutsig_0_37z = { celloutsig_0_0z, celloutsig_0_6z } && { celloutsig_0_3z[0], celloutsig_0_34z, celloutsig_0_15z };
  assign celloutsig_1_7z = celloutsig_1_6z[4:0] && { celloutsig_1_2z[11:8], celloutsig_1_3z };
  assign celloutsig_0_19z = { celloutsig_0_3z[5:3], celloutsig_0_4z } && { celloutsig_0_8z[1:0], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_1_1z = in_data[143:118] || { in_data[139:117], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_0z[2:1], celloutsig_0_2z, celloutsig_0_9z } || celloutsig_0_8z[11:8];
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z } || { celloutsig_0_8z[12:1], celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_9z } || { in_data[23:20], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_3z[0], celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_13z } || celloutsig_0_8z[6:1];
  assign celloutsig_0_35z = celloutsig_0_2z & ~(celloutsig_0_28z[12]);
  assign celloutsig_1_19z = celloutsig_1_6z[4] & ~(in_data[168]);
  assign celloutsig_0_9z = celloutsig_0_3z[5] & ~(in_data[50]);
  assign celloutsig_0_43z = { celloutsig_0_8z[12:8], celloutsig_0_18z, celloutsig_0_3z } % { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_35z, celloutsig_0_20z, celloutsig_0_38z, celloutsig_0_37z };
  assign celloutsig_1_2z = { in_data[126:117], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[135:124], celloutsig_1_0z };
  assign celloutsig_0_5z = celloutsig_0_3z[4:0] % { 1'h1, in_data[86:84], celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[86:83] * in_data[34:31];
  assign celloutsig_0_14z = { in_data[71:69], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z } * { celloutsig_0_0z[3], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_6z = - { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_8z = - in_data[59:46];
  assign celloutsig_0_28z = - { celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_29z = - celloutsig_0_3z[5:2];
  assign celloutsig_0_23z = { celloutsig_0_15z[3:1], celloutsig_0_21z, celloutsig_0_22z } !== { celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[11:4] !== { in_data[5:2], celloutsig_0_0z };
  assign celloutsig_0_26z = in_data[40:17] !== in_data[66:43];
  assign celloutsig_0_15z = celloutsig_0_8z[4:0] >>> celloutsig_0_14z[9:5];
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_3z = in_data[19:14];
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_6z = celloutsig_0_5z[4:2];
  assign celloutsig_0_34z = ~((celloutsig_0_18z & celloutsig_0_17z) | (celloutsig_0_19z & celloutsig_0_3z[1]));
  assign celloutsig_1_18z = ~((celloutsig_1_6z[4] & celloutsig_1_7z) | (celloutsig_1_11z & celloutsig_1_8z));
  assign { out_data[128], out_data[96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
