#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27cfb60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27cfcf0 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x27b8d50 .functor NOT 1, L_0x2810320, C4<0>, C4<0>, C4<0>;
L_0x2810170 .functor XOR 10, L_0x280ffa0, L_0x28100d0, C4<0000000000>, C4<0000000000>;
L_0x2810280 .functor XOR 10, L_0x2810170, L_0x28101e0, C4<0000000000>, C4<0000000000>;
v0x280c360_0 .net *"_ivl_10", 9 0, L_0x28101e0;  1 drivers
v0x280c460_0 .net *"_ivl_12", 9 0, L_0x2810280;  1 drivers
v0x280c540_0 .net *"_ivl_2", 9 0, L_0x280ff00;  1 drivers
v0x280c600_0 .net *"_ivl_4", 9 0, L_0x280ffa0;  1 drivers
v0x280c6e0_0 .net *"_ivl_6", 9 0, L_0x28100d0;  1 drivers
v0x280c810_0 .net *"_ivl_8", 9 0, L_0x2810170;  1 drivers
v0x280c8f0_0 .var "clk", 0 0;
v0x280c990_0 .net "in", 3 0, v0x28099e0_0;  1 drivers
v0x280ca30_0 .net "out_any_dut", 3 1, L_0x280ebf0;  1 drivers
v0x280caf0_0 .net "out_any_ref", 3 1, L_0x27b9310;  1 drivers
v0x280cbc0_0 .net "out_both_dut", 2 0, L_0x280e0b0;  1 drivers
v0x280cc90_0 .net "out_both_ref", 2 0, L_0x27b9040;  1 drivers
v0x280cd60_0 .net "out_different_dut", 3 0, L_0x280f500;  1 drivers
v0x280ce30_0 .net "out_different_ref", 3 0, L_0x27b9560;  1 drivers
v0x280cf00_0 .var/2u "stats1", 287 0;
v0x280cfc0_0 .var/2u "strobe", 0 0;
v0x280d080_0 .net "tb_match", 0 0, L_0x2810320;  1 drivers
v0x280d150_0 .net "tb_mismatch", 0 0, L_0x27b8d50;  1 drivers
v0x280d1f0_0 .net "wavedrom_enable", 0 0, v0x2809b40_0;  1 drivers
v0x280d2c0_0 .net "wavedrom_title", 511 0, v0x2809be0_0;  1 drivers
E_0x27c98d0/0 .event negedge, v0x2809920_0;
E_0x27c98d0/1 .event posedge, v0x2809920_0;
E_0x27c98d0 .event/or E_0x27c98d0/0, E_0x27c98d0/1;
L_0x280ff00 .concat [ 4 3 3 0], L_0x27b9560, L_0x27b9310, L_0x27b9040;
L_0x280ffa0 .concat [ 4 3 3 0], L_0x27b9560, L_0x27b9310, L_0x27b9040;
L_0x28100d0 .concat [ 4 3 3 0], L_0x280f500, L_0x280ebf0, L_0x280e0b0;
L_0x28101e0 .concat [ 4 3 3 0], L_0x27b9560, L_0x27b9310, L_0x27b9040;
L_0x2810320 .cmp/eeq 10, L_0x280ff00, L_0x2810280;
S_0x27cfe80 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x27cfcf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x27b9040 .functor AND 3, L_0x280d3c0, L_0x280d460, C4<111>, C4<111>;
L_0x27b9310 .functor OR 3, L_0x280d5f0, L_0x280d690, C4<000>, C4<000>;
L_0x27b9560 .functor XOR 4, v0x28099e0_0, L_0x280dae0, C4<0000>, C4<0000>;
v0x27b8540_0 .net *"_ivl_1", 2 0, L_0x280d3c0;  1 drivers
v0x27b8880_0 .net *"_ivl_13", 0 0, L_0x280d850;  1 drivers
v0x27b8b50_0 .net *"_ivl_15", 2 0, L_0x280da00;  1 drivers
v0x27b8e60_0 .net *"_ivl_16", 3 0, L_0x280dae0;  1 drivers
v0x27b9150_0 .net *"_ivl_3", 2 0, L_0x280d460;  1 drivers
v0x27b9420_0 .net *"_ivl_7", 2 0, L_0x280d5f0;  1 drivers
v0x27b9630_0 .net *"_ivl_9", 2 0, L_0x280d690;  1 drivers
v0x2808cf0_0 .net "in", 3 0, v0x28099e0_0;  alias, 1 drivers
v0x2808dd0_0 .net "out_any", 3 1, L_0x27b9310;  alias, 1 drivers
v0x2808f40_0 .net "out_both", 2 0, L_0x27b9040;  alias, 1 drivers
v0x2809020_0 .net "out_different", 3 0, L_0x27b9560;  alias, 1 drivers
L_0x280d3c0 .part v0x28099e0_0, 0, 3;
L_0x280d460 .part v0x28099e0_0, 1, 3;
L_0x280d5f0 .part v0x28099e0_0, 0, 3;
L_0x280d690 .part v0x28099e0_0, 1, 3;
L_0x280d850 .part v0x28099e0_0, 0, 1;
L_0x280da00 .part v0x28099e0_0, 1, 3;
L_0x280dae0 .concat [ 3 1 0 0], L_0x280da00, L_0x280d850;
S_0x2809180 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x27cfcf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x2809920_0 .net "clk", 0 0, v0x280c8f0_0;  1 drivers
v0x28099e0_0 .var "in", 3 0;
v0x2809aa0_0 .net "tb_match", 0 0, L_0x2810320;  alias, 1 drivers
v0x2809b40_0 .var "wavedrom_enable", 0 0;
v0x2809be0_0 .var "wavedrom_title", 511 0;
E_0x27c9460 .event posedge, v0x2809920_0;
E_0x27c9d50 .event negedge, v0x2809920_0;
S_0x2809420 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x2809180;
 .timescale -12 -12;
v0x2809620_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2809720 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x2809180;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2809db0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x27cfcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x27d0ac0 .functor AND 1, L_0x280dcc0, L_0x280dd60, C4<1>, C4<1>;
L_0x27e1880 .functor AND 1, L_0x280dea0, L_0x280df40, C4<1>, C4<1>;
L_0x27e18f0 .functor AND 1, L_0x280e240, L_0x280e320, C4<1>, C4<1>;
L_0x280e850 .functor OR 1, L_0x280e6c0, L_0x280e7b0, C4<0>, C4<0>;
L_0x280eb30 .functor OR 1, L_0x280e990, L_0x280ea90, C4<0>, C4<0>;
L_0x280ed80 .functor OR 1, L_0x280edf0, L_0x280ee90, C4<0>, C4<0>;
L_0x280f2b0 .functor XOR 1, L_0x280f0e0, L_0x280f180, C4<0>, C4<0>;
L_0x280f5a0 .functor XOR 1, L_0x280f3c0, L_0x280f460, C4<0>, C4<0>;
L_0x280f8f0 .functor XOR 1, L_0x280f700, L_0x280f7a0, C4<0>, C4<0>;
L_0x280fd40 .functor XOR 1, L_0x280fb40, L_0x280fca0, C4<0>, C4<0>;
v0x280a020_0 .net *"_ivl_11", 0 0, L_0x280dea0;  1 drivers
v0x280a100_0 .net *"_ivl_13", 0 0, L_0x280df40;  1 drivers
v0x280a1e0_0 .net *"_ivl_14", 0 0, L_0x27e1880;  1 drivers
v0x280a2d0_0 .net *"_ivl_20", 0 0, L_0x280e240;  1 drivers
v0x280a3b0_0 .net *"_ivl_22", 0 0, L_0x280e320;  1 drivers
v0x280a4e0_0 .net *"_ivl_23", 0 0, L_0x27e18f0;  1 drivers
v0x280a5c0_0 .net *"_ivl_28", 0 0, L_0x280e6c0;  1 drivers
v0x280a6a0_0 .net *"_ivl_3", 0 0, L_0x280dcc0;  1 drivers
v0x280a780_0 .net *"_ivl_30", 0 0, L_0x280e7b0;  1 drivers
v0x280a8f0_0 .net *"_ivl_31", 0 0, L_0x280e850;  1 drivers
v0x280a9d0_0 .net *"_ivl_36", 0 0, L_0x280e990;  1 drivers
v0x280aab0_0 .net *"_ivl_38", 0 0, L_0x280ea90;  1 drivers
v0x280ab90_0 .net *"_ivl_39", 0 0, L_0x280eb30;  1 drivers
v0x280ac70_0 .net *"_ivl_45", 0 0, L_0x280edf0;  1 drivers
v0x280ad50_0 .net *"_ivl_47", 0 0, L_0x280ee90;  1 drivers
v0x280ae30_0 .net *"_ivl_48", 0 0, L_0x280ed80;  1 drivers
v0x280af10_0 .net *"_ivl_5", 0 0, L_0x280dd60;  1 drivers
v0x280aff0_0 .net *"_ivl_53", 0 0, L_0x280f0e0;  1 drivers
v0x280b0d0_0 .net *"_ivl_55", 0 0, L_0x280f180;  1 drivers
v0x280b1b0_0 .net *"_ivl_56", 0 0, L_0x280f2b0;  1 drivers
v0x280b290_0 .net *"_ivl_6", 0 0, L_0x27d0ac0;  1 drivers
v0x280b370_0 .net *"_ivl_61", 0 0, L_0x280f3c0;  1 drivers
v0x280b450_0 .net *"_ivl_63", 0 0, L_0x280f460;  1 drivers
v0x280b530_0 .net *"_ivl_64", 0 0, L_0x280f5a0;  1 drivers
v0x280b610_0 .net *"_ivl_69", 0 0, L_0x280f700;  1 drivers
v0x280b6f0_0 .net *"_ivl_71", 0 0, L_0x280f7a0;  1 drivers
v0x280b7d0_0 .net *"_ivl_72", 0 0, L_0x280f8f0;  1 drivers
v0x280b8b0_0 .net *"_ivl_78", 0 0, L_0x280fb40;  1 drivers
v0x280b990_0 .net *"_ivl_80", 0 0, L_0x280fca0;  1 drivers
v0x280ba70_0 .net *"_ivl_81", 0 0, L_0x280fd40;  1 drivers
v0x280bb50_0 .net "in", 3 0, v0x28099e0_0;  alias, 1 drivers
v0x280bc10_0 .net "out_any", 3 1, L_0x280ebf0;  alias, 1 drivers
v0x280bcf0_0 .net "out_both", 2 0, L_0x280e0b0;  alias, 1 drivers
v0x280bfe0_0 .net "out_different", 3 0, L_0x280f500;  alias, 1 drivers
L_0x280dcc0 .part v0x28099e0_0, 2, 1;
L_0x280dd60 .part v0x28099e0_0, 3, 1;
L_0x280dea0 .part v0x28099e0_0, 1, 1;
L_0x280df40 .part v0x28099e0_0, 2, 1;
L_0x280e0b0 .concat8 [ 1 1 1 0], L_0x27e18f0, L_0x27e1880, L_0x27d0ac0;
L_0x280e240 .part v0x28099e0_0, 0, 1;
L_0x280e320 .part v0x28099e0_0, 1, 1;
L_0x280e6c0 .part v0x28099e0_0, 3, 1;
L_0x280e7b0 .part v0x28099e0_0, 2, 1;
L_0x280e990 .part v0x28099e0_0, 2, 1;
L_0x280ea90 .part v0x28099e0_0, 1, 1;
L_0x280ebf0 .concat8 [ 1 1 1 0], L_0x280ed80, L_0x280eb30, L_0x280e850;
L_0x280edf0 .part v0x28099e0_0, 1, 1;
L_0x280ee90 .part v0x28099e0_0, 0, 1;
L_0x280f0e0 .part v0x28099e0_0, 3, 1;
L_0x280f180 .part v0x28099e0_0, 0, 1;
L_0x280f3c0 .part v0x28099e0_0, 2, 1;
L_0x280f460 .part v0x28099e0_0, 3, 1;
L_0x280f700 .part v0x28099e0_0, 1, 1;
L_0x280f7a0 .part v0x28099e0_0, 2, 1;
L_0x280f500 .concat8 [ 1 1 1 1], L_0x280fd40, L_0x280f8f0, L_0x280f5a0, L_0x280f2b0;
L_0x280fb40 .part v0x28099e0_0, 0, 1;
L_0x280fca0 .part v0x28099e0_0, 1, 1;
S_0x280c140 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x27cfcf0;
 .timescale -12 -12;
E_0x27b1a20 .event anyedge, v0x280cfc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x280cfc0_0;
    %nor/r;
    %assign/vec4 v0x280cfc0_0, 0;
    %wait E_0x27b1a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2809180;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x28099e0_0, 0;
    %wait E_0x27c9d50;
    %wait E_0x27c9460;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x28099e0_0, 0;
    %wait E_0x27c9460;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x28099e0_0, 0;
    %wait E_0x27c9460;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x28099e0_0, 0;
    %wait E_0x27c9460;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x28099e0_0, 0;
    %wait E_0x27c9460;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x28099e0_0, 0;
    %wait E_0x27c9d50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2809720;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x28099e0_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27c9d50;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x28099e0_0, 0;
    %wait E_0x27c9460;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x28099e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x27cfcf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x280c8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x280cfc0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x27cfcf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x280c8f0_0;
    %inv;
    %store/vec4 v0x280c8f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x27cfcf0;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2809920_0, v0x280d150_0, v0x280c990_0, v0x280cc90_0, v0x280cbc0_0, v0x280caf0_0, v0x280ca30_0, v0x280ce30_0, v0x280cd60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x27cfcf0;
T_7 ;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x27cfcf0;
T_8 ;
    %wait E_0x27c98d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x280cf00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280cf00_0, 4, 32;
    %load/vec4 v0x280d080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280cf00_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x280cf00_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280cf00_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x280cc90_0;
    %load/vec4 v0x280cc90_0;
    %load/vec4 v0x280cbc0_0;
    %xor;
    %load/vec4 v0x280cc90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280cf00_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280cf00_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x280caf0_0;
    %load/vec4 v0x280caf0_0;
    %load/vec4 v0x280ca30_0;
    %xor;
    %load/vec4 v0x280caf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280cf00_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280cf00_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x280ce30_0;
    %load/vec4 v0x280ce30_0;
    %load/vec4 v0x280cd60_0;
    %xor;
    %load/vec4 v0x280ce30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280cf00_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x280cf00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280cf00_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/gatesv/iter0/response13/top_module.sv";
