|==============================================================================|
|=========                      OpenRAM v1.1.19                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========           Temp dir: /tmp/openram_tuan_7576_temp/           =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 04/08/2025 05:36:21
Technology: sky130A
Total size: 16384 bits
Word size: 32
Words: 512
Banks: 1
Write size: None
RW ports: 1
R-only ports: 0
W-only ports: 0
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Words per row: 4
Output files are: 
/home/tuan/Desktop/OpenRAM/synthesis/temp1/sram_32_512_sky130A.lvs
/home/tuan/Desktop/OpenRAM/synthesis/temp1/sram_32_512_sky130A.sp
/home/tuan/Desktop/OpenRAM/synthesis/temp1/sram_32_512_sky130A.v
/home/tuan/Desktop/OpenRAM/synthesis/temp1/sram_32_512_sky130A.lib
/home/tuan/Desktop/OpenRAM/synthesis/temp1/sram_32_512_sky130A.py
/home/tuan/Desktop/OpenRAM/synthesis/temp1/sram_32_512_sky130A.html
/home/tuan/Desktop/OpenRAM/synthesis/temp1/sram_32_512_sky130A.log
/home/tuan/Desktop/OpenRAM/synthesis/temp1/sram_32_512_sky130A.lef
/home/tuan/Desktop/OpenRAM/synthesis/temp1/sram_32_512_sky130A.gds
** Submodules: 18.9 seconds
** Placement: 0.1 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.0 seconds
**** Finding blockages: 3.4 seconds
**** Converting blockages: 0.3 seconds
**** Converting pins: 0.2 seconds
**** Separating adjacent pins: 0.0 seconds
**** Enclosing pins: 0.1 seconds
*** Finding pins and blockages: 60.6 seconds
*** Maze routing pins: 178.6 seconds
**** Retrieving pins: 0.2 seconds
**** Analyzing pins: 3.2 seconds
**** Finding blockages: 9.3 seconds
**** Converting blockages: 0.1 seconds
**** Converting pins: 2.8 seconds
**** Separating adjacent pins: 3.0 seconds
**** Enclosing pins: 4.9 seconds
*** Finding pins and blockages: 64.9 seconds
*** Maze routing supplies: 540.8 seconds
** Routing: 1162.1 seconds
** Verification: 0.0 seconds
** SRAM creation: 1181.3 seconds
SP: Writing to /home/tuan/Desktop/OpenRAM/synthesis/temp1/sram_32_512_sky130A.sp
** Spice writing: 1.2 seconds
GDS: Writing to /home/tuan/Desktop/OpenRAM/synthesis/temp1/sram_32_512_sky130A.gds
** GDS: 1.8 seconds
LEF: Writing to /home/tuan/Desktop/OpenRAM/synthesis/temp1/sram_32_512_sky130A.lef
** LEF: 0.0 seconds
LVS: Writing to /home/tuan/Desktop/OpenRAM/synthesis/temp1/sram_32_512_sky130A.lvs.sp
** LVS writing: 0.1 seconds
LIB: Characterizing... 
** Characterization: 7.8 seconds
Config: Writing to /home/tuan/Desktop/OpenRAM/synthesis/temp1/sram_32_512_sky130A.py
** Config: 0.0 seconds
Datasheet: Writing to /home/tuan/Desktop/OpenRAM/synthesis/temp1/sram_32_512_sky130A.html
** Datasheet: 0.0 seconds
Verilog: Writing to /home/tuan/Desktop/OpenRAM/synthesis/temp1/sram_32_512_sky130A.v
** Verilog: 0.0 seconds
** End: 1192.3 seconds
