// Seed: 1596436636
module module_0 (
    input tri1 id_0
);
endmodule
module module_1 #(
    parameter id_0 = 32'd15,
    parameter id_8 = 32'd21
) (
    input wand  _id_0,
    input wand  id_1,
    input wand  id_2,
    input wire  id_3,
    input uwire id_4,
    input tri   id_5
);
  tri0 id_7;
  module_0 modCall_1 (id_3);
  logic [id_0 : -1] _id_8;
  wire id_9;
  parameter id_10 = -1 * -1;
  assign id_9 = !id_10[-1];
  wire [-1 : id_8] id_11;
  assign id_7 = !-1 & id_0;
endmodule
