

================================================================
== Vivado HLS Report for 'zero_mean_1chan64'
================================================================
* Date:           Tue Dec  3 11:18:52 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.643|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2409|  2409|  2409|  2409|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- row     |  2408|  2408|        86|          -|          -|    28|    no    |
        | + col    |    84|    84|         3|          -|          -|    28|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i_i)
3 --> 
	4  / (!tmp_2_i_i)
	2  / (tmp_2_i_i)
4 --> 
	5  / true
5 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %b_V)"   --->   Operation 6 'read' 'b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %a_V)"   --->   Operation 7 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv_bias_L1_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %conv_bias_L1_V)"   --->   Operation 8 'read' 'conv_bias_L1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv_kernel_L1_0_V_s = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %conv_kernel_L1_0_V)"   --->   Operation 9 'read' 'conv_kernel_L1_0_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_0_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i18P(i18* %conv_kernel_L1_0_V_out, i18 %conv_kernel_L1_0_V_s)"   --->   Operation 11 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_kernel_L1_1_V_s = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %conv_kernel_L1_1_V)"   --->   Operation 12 'read' 'conv_kernel_L1_1_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_1_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i18P(i18* %conv_kernel_L1_1_V_out, i18 %conv_kernel_L1_1_V_s)"   --->   Operation 14 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv_kernel_L1_2_V_s = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %conv_kernel_L1_2_V)"   --->   Operation 15 'read' 'conv_kernel_L1_2_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_2_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i18P(i18* %conv_kernel_L1_2_V_out, i18 %conv_kernel_L1_2_V_s)"   --->   Operation 17 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv_kernel_L1_3_V_s = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %conv_kernel_L1_3_V)"   --->   Operation 18 'read' 'conv_kernel_L1_3_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_3_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i18P(i18* %conv_kernel_L1_3_V_out, i18 %conv_kernel_L1_3_V_s)"   --->   Operation 20 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_kernel_L1_4_V_s = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %conv_kernel_L1_4_V)"   --->   Operation 21 'read' 'conv_kernel_L1_4_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_4_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i18P(i18* %conv_kernel_L1_4_V_out, i18 %conv_kernel_L1_4_V_s)"   --->   Operation 23 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_kernel_L1_5_V_s = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %conv_kernel_L1_5_V)"   --->   Operation 24 'read' 'conv_kernel_L1_5_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_5_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i18P(i18* %conv_kernel_L1_5_V_out, i18 %conv_kernel_L1_5_V_s)"   --->   Operation 26 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv_kernel_L1_6_V_s = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %conv_kernel_L1_6_V)"   --->   Operation 27 'read' 'conv_kernel_L1_6_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_6_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i18P(i18* %conv_kernel_L1_6_V_out, i18 %conv_kernel_L1_6_V_s)"   --->   Operation 29 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_kernel_L1_7_V_s = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %conv_kernel_L1_7_V)"   --->   Operation 30 'read' 'conv_kernel_L1_7_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_7_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i18P(i18* %conv_kernel_L1_7_V_out, i18 %conv_kernel_L1_7_V_s)"   --->   Operation 32 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv_kernel_L1_8_V_s = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %conv_kernel_L1_8_V)"   --->   Operation 33 'read' 'conv_kernel_L1_8_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_8_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i18P(i18* %conv_kernel_L1_8_V_out, i18 %conv_kernel_L1_8_V_s)"   --->   Operation 35 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L1_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i48P(i48* %conv_bias_L1_V_out, i48 %conv_bias_L1_V_read)"   --->   Operation 37 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %a_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i18P(i18* %a_V_out, i18 %a_V_read)"   --->   Operation 39 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %b_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i18P(i18* %b_V_out, i18 %b_V_read)"   --->   Operation 41 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv_bias_L2_0_V_re = call i48 @_ssdm_op_Read.ap_auto.i48P(i48* %conv_bias_L2_0_V)"   --->   Operation 42 'read' 'conv_bias_L2_0_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L2_0_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i48P(i48* %conv_bias_L2_0_V_out, i48 %conv_bias_L2_0_V_re)"   --->   Operation 44 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv_bias_L2_1_V_re = call i48 @_ssdm_op_Read.ap_auto.i48P(i48* %conv_bias_L2_1_V)"   --->   Operation 45 'read' 'conv_bias_L2_1_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L2_1_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i48P(i48* %conv_bias_L2_1_V_out, i48 %conv_bias_L2_1_V_re)"   --->   Operation 47 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv_bias_L2_2_V_re = call i48 @_ssdm_op_Read.ap_auto.i48P(i48* %conv_bias_L2_2_V)"   --->   Operation 48 'read' 'conv_bias_L2_2_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L2_2_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i48P(i48* %conv_bias_L2_2_V_out, i48 %conv_bias_L2_2_V_re)"   --->   Operation 50 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_bias_L2_3_V_re = call i48 @_ssdm_op_Read.ap_auto.i48P(i48* %conv_bias_L2_3_V)"   --->   Operation 51 'read' 'conv_bias_L2_3_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L2_3_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i48P(i48* %conv_bias_L2_3_V_out, i48 %conv_bias_L2_3_V_re)"   --->   Operation 53 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 54 [1/1] (0.87ns)   --->   "br label %0" [../src/CNN_final.cpp:40]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%i_i_i = phi i5 [ 0, %entry ], [ %i, %4 ]"   --->   Operation 55 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.88ns)   --->   "%tmp_i_i = icmp eq i5 %i_i_i, -4" [../src/CNN_final.cpp:40]   --->   Operation 56 'icmp' 'tmp_i_i' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 57 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.10ns)   --->   "%i = add i5 %i_i_i, 1" [../src/CNN_final.cpp:40]   --->   Operation 58 'add' 'i' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i, label %.exit, label %1" [../src/CNN_final.cpp:40]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str333) nounwind" [../src/CNN_final.cpp:41]   --->   Operation 60 'specloopname' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str333)" [../src/CNN_final.cpp:41]   --->   Operation 61 'specregionbegin' 'tmp_3_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_i_i, i5 0)" [../src/CNN_final.cpp:40]   --->   Operation 62 'bitconcatenate' 'tmp' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp to i11" [../src/CNN_final.cpp:40]   --->   Operation 63 'zext' 'p_shl_cast' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_i_i, i2 0)" [../src/CNN_final.cpp:40]   --->   Operation 64 'bitconcatenate' 'tmp_1' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_1 to i11" [../src/CNN_final.cpp:44]   --->   Operation 65 'zext' 'p_shl1_cast' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.35ns)   --->   "%tmp_2 = sub i11 %p_shl_cast, %p_shl1_cast" [../src/CNN_final.cpp:44]   --->   Operation 66 'sub' 'tmp_2' <Predicate = (!tmp_i_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.87ns)   --->   "br label %2" [../src/CNN_final.cpp:42]   --->   Operation 67 'br' <Predicate = (!tmp_i_i)> <Delay = 0.87>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 68 'ret' <Predicate = (tmp_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%j_i_i = phi i5 [ 0, %1 ], [ %j, %3 ]"   --->   Operation 69 'phi' 'j_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.88ns)   --->   "%tmp_2_i_i = icmp eq i5 %j_i_i, -4" [../src/CNN_final.cpp:42]   --->   Operation 70 'icmp' 'tmp_2_i_i' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 71 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.10ns)   --->   "%j = add i5 %j_i_i, 1" [../src/CNN_final.cpp:42]   --->   Operation 72 'add' 'j' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %tmp_2_i_i, label %4, label %3" [../src/CNN_final.cpp:42]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4_i_i_cast = zext i5 %j_i_i to i11" [../src/CNN_final.cpp:44]   --->   Operation 74 'zext' 'tmp_4_i_i_cast' <Predicate = (!tmp_2_i_i)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.35ns)   --->   "%tmp_3 = add i11 %tmp_4_i_i_cast, %tmp_2" [../src/CNN_final.cpp:44]   --->   Operation 75 'add' 'tmp_3' <Predicate = (!tmp_2_i_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i11 %tmp_3 to i64" [../src/CNN_final.cpp:44]   --->   Operation 76 'sext' 'tmp_3_cast' <Predicate = (!tmp_2_i_i)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%in_image_V_addr = getelementptr [784 x i18]* %in_image_V, i64 0, i64 %tmp_3_cast" [../src/CNN_final.cpp:44]   --->   Operation 77 'getelementptr' 'in_image_V_addr' <Predicate = (!tmp_2_i_i)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%means_V_addr = getelementptr [784 x i18]* %means_V, i64 0, i64 %tmp_3_cast" [../src/CNN_final.cpp:44]   --->   Operation 78 'getelementptr' 'means_V_addr' <Predicate = (!tmp_2_i_i)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (2.26ns)   --->   "%p_Val2_s = load i18* %in_image_V_addr, align 4" [../src/CNN_final.cpp:44]   --->   Operation 79 'load' 'p_Val2_s' <Predicate = (!tmp_2_i_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 784> <RAM>
ST_3 : Operation 80 [2/2] (2.26ns)   --->   "%p_Val2_1 = load i18* %means_V_addr, align 4" [../src/CNN_final.cpp:44]   --->   Operation 80 'load' 'p_Val2_1' <Predicate = (!tmp_2_i_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 784> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str333, i32 %tmp_3_i_i)" [../src/CNN_final.cpp:46]   --->   Operation 81 'specregionend' 'empty_39' <Predicate = (tmp_2_i_i)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %0" [../src/CNN_final.cpp:40]   --->   Operation 82 'br' <Predicate = (tmp_2_i_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 83 [1/2] (2.26ns)   --->   "%p_Val2_s = load i18* %in_image_V_addr, align 4" [../src/CNN_final.cpp:44]   --->   Operation 83 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 784> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_6_i_i = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %p_Val2_s, i1 false)" [../src/CNN_final.cpp:44]   --->   Operation 84 'bitconcatenate' 'tmp_6_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/2] (2.26ns)   --->   "%p_Val2_1 = load i18* %means_V_addr, align 4" [../src/CNN_final.cpp:44]   --->   Operation 85 'load' 'p_Val2_1' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 784> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_7_cast_i_i = sext i18 %p_Val2_1 to i19" [../src/CNN_final.cpp:44]   --->   Operation 86 'sext' 'tmp_7_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.37ns)   --->   "%p_Val2_2 = sub i19 %tmp_6_i_i, %tmp_7_cast_i_i" [../src/CNN_final.cpp:44]   --->   Operation 87 'sub' 'p_Val2_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_i_i_38 = call i18 @_ssdm_op_PartSelect.i18.i19.i32.i32(i19 %p_Val2_2, i32 1, i32 18)" [../src/CNN_final.cpp:44]   --->   Operation 88 'partselect' 'tmp_i_i_38' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str434) nounwind" [../src/CNN_final.cpp:43]   --->   Operation 89 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%out_image_V_addr = getelementptr [784 x i18]* %out_image_V, i64 0, i64 %tmp_3_cast" [../src/CNN_final.cpp:44]   --->   Operation 90 'getelementptr' 'out_image_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (2.26ns)   --->   "store i18 %tmp_i_i_38, i18* %out_image_V_addr, align 4" [../src/CNN_final.cpp:44]   --->   Operation 91 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 784> <RAM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br label %2" [../src/CNN_final.cpp:42]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ means_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_kernel_L1_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_bias_L1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_bias_L2_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_bias_L2_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_bias_L2_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_bias_L2_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_L1_0_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_kernel_L1_1_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_kernel_L1_2_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_kernel_L1_3_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_kernel_L1_4_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_kernel_L1_5_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_kernel_L1_6_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_kernel_L1_7_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_kernel_L1_8_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_bias_L1_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_bias_L2_0_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_bias_L2_1_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_bias_L2_2_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_bias_L2_3_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_V_read             (read             ) [ 000000]
a_V_read             (read             ) [ 000000]
conv_bias_L1_V_read  (read             ) [ 000000]
conv_kernel_L1_0_V_s (read             ) [ 000000]
empty                (specinterface    ) [ 000000]
StgValue_11          (write            ) [ 000000]
conv_kernel_L1_1_V_s (read             ) [ 000000]
empty_21             (specinterface    ) [ 000000]
StgValue_14          (write            ) [ 000000]
conv_kernel_L1_2_V_s (read             ) [ 000000]
empty_22             (specinterface    ) [ 000000]
StgValue_17          (write            ) [ 000000]
conv_kernel_L1_3_V_s (read             ) [ 000000]
empty_23             (specinterface    ) [ 000000]
StgValue_20          (write            ) [ 000000]
conv_kernel_L1_4_V_s (read             ) [ 000000]
empty_24             (specinterface    ) [ 000000]
StgValue_23          (write            ) [ 000000]
conv_kernel_L1_5_V_s (read             ) [ 000000]
empty_25             (specinterface    ) [ 000000]
StgValue_26          (write            ) [ 000000]
conv_kernel_L1_6_V_s (read             ) [ 000000]
empty_26             (specinterface    ) [ 000000]
StgValue_29          (write            ) [ 000000]
conv_kernel_L1_7_V_s (read             ) [ 000000]
empty_27             (specinterface    ) [ 000000]
StgValue_32          (write            ) [ 000000]
conv_kernel_L1_8_V_s (read             ) [ 000000]
empty_28             (specinterface    ) [ 000000]
StgValue_35          (write            ) [ 000000]
empty_29             (specinterface    ) [ 000000]
StgValue_37          (write            ) [ 000000]
empty_30             (specinterface    ) [ 000000]
StgValue_39          (write            ) [ 000000]
empty_31             (specinterface    ) [ 000000]
StgValue_41          (write            ) [ 000000]
conv_bias_L2_0_V_re  (read             ) [ 000000]
empty_32             (specinterface    ) [ 000000]
StgValue_44          (write            ) [ 000000]
conv_bias_L2_1_V_re  (read             ) [ 000000]
empty_33             (specinterface    ) [ 000000]
StgValue_47          (write            ) [ 000000]
conv_bias_L2_2_V_re  (read             ) [ 000000]
empty_34             (specinterface    ) [ 000000]
StgValue_50          (write            ) [ 000000]
conv_bias_L2_3_V_re  (read             ) [ 000000]
empty_35             (specinterface    ) [ 000000]
StgValue_53          (write            ) [ 000000]
StgValue_54          (br               ) [ 011111]
i_i_i                (phi              ) [ 001000]
tmp_i_i              (icmp             ) [ 001111]
empty_36             (speclooptripcount) [ 000000]
i                    (add              ) [ 011111]
StgValue_59          (br               ) [ 000000]
StgValue_60          (specloopname     ) [ 000000]
tmp_3_i_i            (specregionbegin  ) [ 000111]
tmp                  (bitconcatenate   ) [ 000000]
p_shl_cast           (zext             ) [ 000000]
tmp_1                (bitconcatenate   ) [ 000000]
p_shl1_cast          (zext             ) [ 000000]
tmp_2                (sub              ) [ 000111]
StgValue_67          (br               ) [ 001111]
StgValue_68          (ret              ) [ 000000]
j_i_i                (phi              ) [ 000100]
tmp_2_i_i            (icmp             ) [ 001111]
empty_37             (speclooptripcount) [ 000000]
j                    (add              ) [ 001111]
StgValue_73          (br               ) [ 000000]
tmp_4_i_i_cast       (zext             ) [ 000000]
tmp_3                (add              ) [ 000000]
tmp_3_cast           (sext             ) [ 000011]
in_image_V_addr      (getelementptr    ) [ 000010]
means_V_addr         (getelementptr    ) [ 000010]
empty_39             (specregionend    ) [ 000000]
StgValue_82          (br               ) [ 011111]
p_Val2_s             (load             ) [ 000000]
tmp_6_i_i            (bitconcatenate   ) [ 000000]
p_Val2_1             (load             ) [ 000000]
tmp_7_cast_i_i       (sext             ) [ 000000]
p_Val2_2             (sub              ) [ 000000]
tmp_i_i_38           (partselect       ) [ 000001]
StgValue_89          (specloopname     ) [ 000000]
out_image_V_addr     (getelementptr    ) [ 000000]
StgValue_91          (store            ) [ 000000]
StgValue_92          (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_image_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_image_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="means_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_kernel_L1_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_kernel_L1_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_kernel_L1_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_kernel_L1_3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_3_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_kernel_L1_4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_4_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_kernel_L1_5_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_5_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_kernel_L1_6_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_6_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_kernel_L1_7_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_7_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_kernel_L1_8_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_8_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_bias_L1_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L1_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="a_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="b_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_bias_L2_0_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L2_0_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_bias_L2_1_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L2_1_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_bias_L2_2_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L2_2_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_bias_L2_3_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L2_3_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_kernel_L1_0_V_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_0_V_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_kernel_L1_1_V_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_1_V_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_kernel_L1_2_V_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_2_V_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_kernel_L1_3_V_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_3_V_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_kernel_L1_4_V_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_4_V_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_kernel_L1_5_V_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_5_V_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_kernel_L1_6_V_out">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_6_V_out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_kernel_L1_7_V_out">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_7_V_out"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_kernel_L1_8_V_out">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_L1_8_V_out"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_bias_L1_V_out">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L1_V_out"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="a_V_out">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V_out"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="b_V_out">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V_out"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_bias_L2_0_V_out">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L2_0_V_out"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_bias_L2_1_V_out">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L2_1_V_out"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_bias_L2_2_V_out">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L2_2_V_out"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv_bias_L2_3_V_out">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_L2_3_V_out"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i18P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i48P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str333"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i18.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str434"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="b_V_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="18" slack="0"/>
<pin id="134" dir="0" index="1" bw="18" slack="0"/>
<pin id="135" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="a_V_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="18" slack="0"/>
<pin id="140" dir="0" index="1" bw="18" slack="0"/>
<pin id="141" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="conv_bias_L1_V_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="48" slack="0"/>
<pin id="146" dir="0" index="1" bw="48" slack="0"/>
<pin id="147" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_bias_L1_V_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="conv_kernel_L1_0_V_s_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="18" slack="0"/>
<pin id="152" dir="0" index="1" bw="18" slack="0"/>
<pin id="153" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_kernel_L1_0_V_s/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="StgValue_11_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="18" slack="0"/>
<pin id="159" dir="0" index="2" bw="18" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_11/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="conv_kernel_L1_1_V_s_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="18" slack="0"/>
<pin id="166" dir="0" index="1" bw="18" slack="0"/>
<pin id="167" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_kernel_L1_1_V_s/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="StgValue_14_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="18" slack="0"/>
<pin id="173" dir="0" index="2" bw="18" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="conv_kernel_L1_2_V_s_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="18" slack="0"/>
<pin id="180" dir="0" index="1" bw="18" slack="0"/>
<pin id="181" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_kernel_L1_2_V_s/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="StgValue_17_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="18" slack="0"/>
<pin id="187" dir="0" index="2" bw="18" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv_kernel_L1_3_V_s_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="18" slack="0"/>
<pin id="194" dir="0" index="1" bw="18" slack="0"/>
<pin id="195" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_kernel_L1_3_V_s/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="StgValue_20_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="18" slack="0"/>
<pin id="201" dir="0" index="2" bw="18" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_20/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="conv_kernel_L1_4_V_s_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="18" slack="0"/>
<pin id="208" dir="0" index="1" bw="18" slack="0"/>
<pin id="209" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_kernel_L1_4_V_s/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="StgValue_23_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="18" slack="0"/>
<pin id="215" dir="0" index="2" bw="18" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="conv_kernel_L1_5_V_s_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="18" slack="0"/>
<pin id="222" dir="0" index="1" bw="18" slack="0"/>
<pin id="223" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_kernel_L1_5_V_s/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="StgValue_26_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="18" slack="0"/>
<pin id="229" dir="0" index="2" bw="18" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_26/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="conv_kernel_L1_6_V_s_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="18" slack="0"/>
<pin id="236" dir="0" index="1" bw="18" slack="0"/>
<pin id="237" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_kernel_L1_6_V_s/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="StgValue_29_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="18" slack="0"/>
<pin id="243" dir="0" index="2" bw="18" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="conv_kernel_L1_7_V_s_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="18" slack="0"/>
<pin id="250" dir="0" index="1" bw="18" slack="0"/>
<pin id="251" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_kernel_L1_7_V_s/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="StgValue_32_write_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="18" slack="0"/>
<pin id="257" dir="0" index="2" bw="18" slack="0"/>
<pin id="258" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="conv_kernel_L1_8_V_s_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="18" slack="0"/>
<pin id="264" dir="0" index="1" bw="18" slack="0"/>
<pin id="265" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_kernel_L1_8_V_s/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="StgValue_35_write_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="18" slack="0"/>
<pin id="271" dir="0" index="2" bw="18" slack="0"/>
<pin id="272" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_35/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="StgValue_37_write_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="48" slack="0"/>
<pin id="279" dir="0" index="2" bw="48" slack="0"/>
<pin id="280" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_37/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="StgValue_39_write_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="18" slack="0"/>
<pin id="287" dir="0" index="2" bw="18" slack="0"/>
<pin id="288" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="StgValue_41_write_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="18" slack="0"/>
<pin id="295" dir="0" index="2" bw="18" slack="0"/>
<pin id="296" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_41/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="conv_bias_L2_0_V_re_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="48" slack="0"/>
<pin id="302" dir="0" index="1" bw="48" slack="0"/>
<pin id="303" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_bias_L2_0_V_re/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="StgValue_44_write_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="48" slack="0"/>
<pin id="309" dir="0" index="2" bw="48" slack="0"/>
<pin id="310" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_44/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="conv_bias_L2_1_V_re_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="48" slack="0"/>
<pin id="316" dir="0" index="1" bw="48" slack="0"/>
<pin id="317" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_bias_L2_1_V_re/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="StgValue_47_write_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="0" slack="0"/>
<pin id="322" dir="0" index="1" bw="48" slack="0"/>
<pin id="323" dir="0" index="2" bw="48" slack="0"/>
<pin id="324" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_47/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="conv_bias_L2_2_V_re_read_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="48" slack="0"/>
<pin id="330" dir="0" index="1" bw="48" slack="0"/>
<pin id="331" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_bias_L2_2_V_re/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="StgValue_50_write_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="0" slack="0"/>
<pin id="336" dir="0" index="1" bw="48" slack="0"/>
<pin id="337" dir="0" index="2" bw="48" slack="0"/>
<pin id="338" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_50/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="conv_bias_L2_3_V_re_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="48" slack="0"/>
<pin id="344" dir="0" index="1" bw="48" slack="0"/>
<pin id="345" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_bias_L2_3_V_re/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="StgValue_53_write_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="0" slack="0"/>
<pin id="350" dir="0" index="1" bw="48" slack="0"/>
<pin id="351" dir="0" index="2" bw="48" slack="0"/>
<pin id="352" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_53/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="in_image_V_addr_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="18" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="11" slack="0"/>
<pin id="360" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_V_addr/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="means_V_addr_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="18" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="11" slack="0"/>
<pin id="367" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="means_V_addr/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="out_image_V_addr_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="18" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="11" slack="2"/>
<pin id="386" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_V_addr/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="StgValue_91_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="0"/>
<pin id="391" dir="0" index="1" bw="18" slack="1"/>
<pin id="392" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_91/5 "/>
</bind>
</comp>

<comp id="395" class="1005" name="i_i_i_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="1"/>
<pin id="397" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="i_i_i_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="5" slack="0"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i/2 "/>
</bind>
</comp>

<comp id="406" class="1005" name="j_i_i_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="1"/>
<pin id="408" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_i_i (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="j_i_i_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="5" slack="0"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i_i/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_i_i_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="i_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="0" index="1" bw="5" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_shl_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="0"/>
<pin id="439" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="7" slack="0"/>
<pin id="443" dir="0" index="1" bw="5" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_shl1_cast_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="0" index="1" bw="7" slack="0"/>
<pin id="456" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_2_i_i_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="0" index="1" bw="3" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i_i/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="j_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_4_i_i_cast_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="0"/>
<pin id="473" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i_i_cast/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_3_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="0" index="1" bw="11" slack="1"/>
<pin id="478" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_3_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_6_i_i_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="19" slack="0"/>
<pin id="488" dir="0" index="1" bw="18" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_i_i/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_7_cast_i_i_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="18" slack="0"/>
<pin id="496" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast_i_i/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_Val2_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="19" slack="0"/>
<pin id="500" dir="0" index="1" bw="18" slack="0"/>
<pin id="501" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_i_i_38_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="18" slack="0"/>
<pin id="506" dir="0" index="1" bw="19" slack="0"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="0" index="3" bw="6" slack="0"/>
<pin id="509" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i_i_38/4 "/>
</bind>
</comp>

<comp id="517" class="1005" name="i_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp_2_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="11" slack="1"/>
<pin id="524" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="530" class="1005" name="j_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_3_cast_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="2"/>
<pin id="537" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="540" class="1005" name="in_image_V_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="1"/>
<pin id="542" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_V_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="means_V_addr_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="1"/>
<pin id="547" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="means_V_addr "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_i_i_38_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="18" slack="1"/>
<pin id="552" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_38 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="70" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="70" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="72" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="74" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="88" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="150" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="74" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="88" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="164" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="74" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="88" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="178" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="74" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="88" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="192" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="74" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="88" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="206" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="74" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="88" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="220" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="74" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="88" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="234" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="74" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="88" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="52" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="248" pin="2"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="74" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="88" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="262" pin="2"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="90" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="144" pin="2"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="88" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="58" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="138" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="88" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="60" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="132" pin="2"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="92" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="90" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="62" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="300" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="92" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="90" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="64" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="314" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="92" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="34" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="90" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="66" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="328" pin="2"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="92" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="36" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="90" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="68" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="342" pin="2"/><net_sink comp="348" pin=2"/></net>

<net id="361"><net_src comp="0" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="116" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="4" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="116" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="356" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="363" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="387"><net_src comp="2" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="116" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="382" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="94" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="94" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="399" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="96" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="399" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="102" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="110" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="399" pin="4"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="94" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="112" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="399" pin="4"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="114" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="441" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="437" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="410" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="96" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="410" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="102" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="410" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="491"><net_src comp="120" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="370" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="122" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="376" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="486" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="510"><net_src comp="124" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="126" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="128" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="520"><net_src comp="423" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="525"><net_src comp="453" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="533"><net_src comp="465" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="538"><net_src comp="480" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="543"><net_src comp="356" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="548"><net_src comp="363" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="553"><net_src comp="504" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="389" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_image_V | {5 }
	Port: conv_kernel_L1_0_V_out | {1 }
	Port: conv_kernel_L1_1_V_out | {1 }
	Port: conv_kernel_L1_2_V_out | {1 }
	Port: conv_kernel_L1_3_V_out | {1 }
	Port: conv_kernel_L1_4_V_out | {1 }
	Port: conv_kernel_L1_5_V_out | {1 }
	Port: conv_kernel_L1_6_V_out | {1 }
	Port: conv_kernel_L1_7_V_out | {1 }
	Port: conv_kernel_L1_8_V_out | {1 }
	Port: conv_bias_L1_V_out | {1 }
	Port: a_V_out | {1 }
	Port: b_V_out | {1 }
	Port: conv_bias_L2_0_V_out | {1 }
	Port: conv_bias_L2_1_V_out | {1 }
	Port: conv_bias_L2_2_V_out | {1 }
	Port: conv_bias_L2_3_V_out | {1 }
 - Input state : 
	Port: zero_mean_1chan64 : in_image_V | {3 4 }
	Port: zero_mean_1chan64 : means_V | {3 4 }
	Port: zero_mean_1chan64 : conv_kernel_L1_0_V | {1 }
	Port: zero_mean_1chan64 : conv_kernel_L1_1_V | {1 }
	Port: zero_mean_1chan64 : conv_kernel_L1_2_V | {1 }
	Port: zero_mean_1chan64 : conv_kernel_L1_3_V | {1 }
	Port: zero_mean_1chan64 : conv_kernel_L1_4_V | {1 }
	Port: zero_mean_1chan64 : conv_kernel_L1_5_V | {1 }
	Port: zero_mean_1chan64 : conv_kernel_L1_6_V | {1 }
	Port: zero_mean_1chan64 : conv_kernel_L1_7_V | {1 }
	Port: zero_mean_1chan64 : conv_kernel_L1_8_V | {1 }
	Port: zero_mean_1chan64 : conv_bias_L1_V | {1 }
	Port: zero_mean_1chan64 : a_V | {1 }
	Port: zero_mean_1chan64 : b_V | {1 }
	Port: zero_mean_1chan64 : conv_bias_L2_0_V | {1 }
	Port: zero_mean_1chan64 : conv_bias_L2_1_V | {1 }
	Port: zero_mean_1chan64 : conv_bias_L2_2_V | {1 }
	Port: zero_mean_1chan64 : conv_bias_L2_3_V | {1 }
  - Chain level:
	State 1
	State 2
		tmp_i_i : 1
		i : 1
		StgValue_59 : 2
		tmp : 1
		p_shl_cast : 2
		tmp_1 : 1
		p_shl1_cast : 2
		tmp_2 : 3
	State 3
		tmp_2_i_i : 1
		j : 1
		StgValue_73 : 2
		tmp_4_i_i_cast : 1
		tmp_3 : 2
		tmp_3_cast : 3
		in_image_V_addr : 4
		means_V_addr : 4
		p_Val2_s : 5
		p_Val2_1 : 5
	State 4
		tmp_6_i_i : 1
		tmp_7_cast_i_i : 1
		p_Val2_2 : 2
		tmp_i_i_38 : 3
	State 5
		StgValue_91 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |             i_fu_423             |    0    |    15   |
|    add   |             j_fu_465             |    0    |    15   |
|          |           tmp_3_fu_475           |    0    |    18   |
|----------|----------------------------------|---------|---------|
|    sub   |           tmp_2_fu_453           |    0    |    17   |
|          |          p_Val2_2_fu_498         |    0    |    26   |
|----------|----------------------------------|---------|---------|
|   icmp   |          tmp_i_i_fu_417          |    0    |    11   |
|          |         tmp_2_i_i_fu_459         |    0    |    11   |
|----------|----------------------------------|---------|---------|
|          |       b_V_read_read_fu_132       |    0    |    0    |
|          |       a_V_read_read_fu_138       |    0    |    0    |
|          |  conv_bias_L1_V_read_read_fu_144 |    0    |    0    |
|          | conv_kernel_L1_0_V_s_read_fu_150 |    0    |    0    |
|          | conv_kernel_L1_1_V_s_read_fu_164 |    0    |    0    |
|          | conv_kernel_L1_2_V_s_read_fu_178 |    0    |    0    |
|          | conv_kernel_L1_3_V_s_read_fu_192 |    0    |    0    |
|   read   | conv_kernel_L1_4_V_s_read_fu_206 |    0    |    0    |
|          | conv_kernel_L1_5_V_s_read_fu_220 |    0    |    0    |
|          | conv_kernel_L1_6_V_s_read_fu_234 |    0    |    0    |
|          | conv_kernel_L1_7_V_s_read_fu_248 |    0    |    0    |
|          | conv_kernel_L1_8_V_s_read_fu_262 |    0    |    0    |
|          |  conv_bias_L2_0_V_re_read_fu_300 |    0    |    0    |
|          |  conv_bias_L2_1_V_re_read_fu_314 |    0    |    0    |
|          |  conv_bias_L2_2_V_re_read_fu_328 |    0    |    0    |
|          |  conv_bias_L2_3_V_re_read_fu_342 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |     StgValue_11_write_fu_156     |    0    |    0    |
|          |     StgValue_14_write_fu_170     |    0    |    0    |
|          |     StgValue_17_write_fu_184     |    0    |    0    |
|          |     StgValue_20_write_fu_198     |    0    |    0    |
|          |     StgValue_23_write_fu_212     |    0    |    0    |
|          |     StgValue_26_write_fu_226     |    0    |    0    |
|          |     StgValue_29_write_fu_240     |    0    |    0    |
|   write  |     StgValue_32_write_fu_254     |    0    |    0    |
|          |     StgValue_35_write_fu_268     |    0    |    0    |
|          |     StgValue_37_write_fu_276     |    0    |    0    |
|          |     StgValue_39_write_fu_284     |    0    |    0    |
|          |     StgValue_41_write_fu_292     |    0    |    0    |
|          |     StgValue_44_write_fu_306     |    0    |    0    |
|          |     StgValue_47_write_fu_320     |    0    |    0    |
|          |     StgValue_50_write_fu_334     |    0    |    0    |
|          |     StgValue_53_write_fu_348     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            tmp_fu_429            |    0    |    0    |
|bitconcatenate|           tmp_1_fu_441           |    0    |    0    |
|          |         tmp_6_i_i_fu_486         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         p_shl_cast_fu_437        |    0    |    0    |
|   zext   |        p_shl1_cast_fu_449        |    0    |    0    |
|          |       tmp_4_i_i_cast_fu_471      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |         tmp_3_cast_fu_480        |    0    |    0    |
|          |       tmp_7_cast_i_i_fu_494      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|         tmp_i_i_38_fu_504        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   113   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     i_i_i_reg_395     |    5   |
|       i_reg_517       |    5   |
|in_image_V_addr_reg_540|   10   |
|     j_i_i_reg_406     |    5   |
|       j_reg_530       |    5   |
|  means_V_addr_reg_545 |   10   |
|     tmp_2_reg_522     |   11   |
|   tmp_3_cast_reg_535  |   64   |
|   tmp_i_i_38_reg_550  |   18   |
+-----------------------+--------+
|         Total         |   133  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_370 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_376 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||  1.744  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   113  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   133  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   133  |   131  |
+-----------+--------+--------+--------+
