=====
SETUP
-0.450
8.272
7.821
SPI_MCP3202/sample_counter_2_s0
0.244
0.702
SPI_MCP3202/n294_s6
1.541
2.640
SPI_MCP3202/n303_s8
3.455
4.516
SPI_MCP3202/n303_s7
4.934
6.033
SPI_MCP3202/n303_s6
7.173
8.272
SPI_MCP3202/r_STATE_1_s1
8.272
=====
SETUP
-0.136
7.957
7.821
SPI_MCP3202/sample_counter_2_s0
0.244
0.702
SPI_MCP3202/n14_s4
1.220
2.042
SPI_MCP3202/n12_s6
2.059
3.120
SPI_MCP3202/n12_s4
3.546
4.578
SPI_MCP3202/n257_s6
5.078
5.704
SPI_MCP3202/r_CS_s12
6.858
7.957
SPI_MCP3202/r_CS_s10
7.957
=====
SETUP
-0.093
8.271
8.178
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n296_s8
2.022
3.121
SPI_MCP3202/n292_s8
3.132
4.231
SPI_MCP3202/n292_s6
5.684
6.710
SPI_MCP3202/n302_s5
7.133
7.935
SPI_MCP3202/r_DV_s1
8.271
=====
SETUP
-0.093
8.271
8.178
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n296_s8
2.022
3.121
SPI_MCP3202/n292_s8
3.132
4.231
SPI_MCP3202/n292_s6
5.684
6.710
SPI_MCP3202/n292_s5
7.133
7.935
SPI_MCP3202/r_DATA_9_s0
8.271
=====
SETUP
-0.069
7.890
7.821
SPI_MCP3202/sample_counter_2_s0
0.244
0.702
SPI_MCP3202/n14_s4
1.220
2.042
SPI_MCP3202/n12_s6
2.059
3.120
SPI_MCP3202/n12_s4
3.546
4.578
SPI_MCP3202/n257_s6
5.078
5.704
SPI_MCP3202/n304_s6
6.858
7.890
SPI_MCP3202/r_STATE_0_s2
7.890
=====
SETUP
0.208
7.613
7.821
SPI_MCP3202/sample_counter_2_s0
0.244
0.702
SPI_MCP3202/n14_s4
1.220
2.042
SPI_MCP3202/n12_s6
2.059
3.120
SPI_MCP3202/n12_s4
3.546
4.578
SPI_MCP3202/n257_s6
5.078
5.704
SPI_MCP3202/n257_s5
6.514
7.613
SPI_MCP3202/r_MOSI_s1
7.613
=====
SETUP
0.266
7.555
7.821
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n15_s5
2.186
3.218
SPI_MCP3202/n256_s8
3.554
4.586
SPI_MCP3202/n256_s7
5.892
6.518
SPI_MCP3202/n256_s6
6.523
7.555
SPI_MCP3202/r_SCK_enable_s1
7.555
=====
SETUP
0.389
7.433
7.821
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n16_s4
2.022
3.083
SPI_MCP3202/n32_s2
3.503
4.529
SPI_MCP3202/n32_s1
4.948
5.980
SPI_MCP3202/sample_counter_0_s3
6.807
7.433
SPI_MCP3202/sample_counter_0_s1
7.433
=====
SETUP
0.613
7.565
8.178
SPI_MCP3202/sample_counter_10_s0
0.244
0.702
SPI_MCP3202/r_STATE_1_s5
1.058
2.157
SPI_MCP3202/n290_s7
3.301
4.400
SPI_MCP3202/n291_s8
4.890
5.712
SPI_MCP3202/n291_s5
5.718
6.779
SPI_MCP3202/r_DATA_10_s0
7.565
=====
SETUP
0.776
7.402
8.178
SPI_MCP3202/sample_counter_7_s0
0.244
0.702
SPI_MCP3202/n297_s9
1.856
2.955
SPI_MCP3202/n297_s6
2.961
3.763
SPI_MCP3202/n293_s6
4.186
5.285
SPI_MCP3202/n293_s5
5.290
5.915
SPI_MCP3202/r_DATA_8_s0
7.402
=====
SETUP
0.850
18.937
19.787
f18a_core_inst/inst_cpu/inst_gpu/byte_s0
0.244
0.702
f18a_core_inst/inst_cpu/inst_gpu/alu_sa_14_s1
4.481
5.513
f18a_core_inst/inst_cpu/inst_gpu/n2541_s1
8.617
9.167
f18a_core_inst/inst_cpu/inst_gpu/n2540_s1
9.167
9.224
f18a_core_inst/inst_cpu/inst_gpu/n2539_s1
9.224
9.752
f18a_core_inst/inst_cpu/inst_gpu/alu_out_11_s25
10.173
11.199
f18a_core_inst/inst_cpu/inst_gpu/alu_out_8_s31
11.624
12.723
f18a_core_inst/inst_cpu/inst_gpu/alu_out_6_s32
13.544
14.170
f18a_core_inst/inst_cpu/inst_gpu/alu_out_0_s17
14.991
16.023
f18a_core_inst/inst_cpu/inst_gpu/alu_out_0_s14
16.831
17.892
f18a_core_inst/inst_cpu/inst_gpu/alu_out_0_s12
18.311
18.937
f18a_core_inst/inst_cpu/inst_gpu/alu_carry_s0
18.937
=====
SETUP
0.904
18.883
19.787
f18a_core_inst/inst_cpu/inst_gpu/byte_s0
0.244
0.702
f18a_core_inst/inst_cpu/inst_gpu/alu_sa_14_s1
4.481
5.513
f18a_core_inst/inst_cpu/inst_gpu/n2541_s1
8.617
9.167
f18a_core_inst/inst_cpu/inst_gpu/n2540_s1
9.167
9.224
f18a_core_inst/inst_cpu/inst_gpu/n2539_s1
9.224
9.752
f18a_core_inst/inst_cpu/inst_gpu/alu_out_11_s25
10.173
11.199
f18a_core_inst/inst_cpu/inst_gpu/alu_out_8_s31
11.624
12.723
f18a_core_inst/inst_cpu/inst_gpu/alu_out_6_s32
13.544
14.170
f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s29
14.991
16.023
f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s24
16.827
17.453
f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s20
18.257
18.883
f18a_core_inst/inst_cpu/inst_gpu/alu_reg_1_s0
18.883
=====
SETUP
0.955
18.832
19.787
f18a_core_inst/inst_cpu/inst_gpu/byte_s0
0.244
0.702
f18a_core_inst/inst_cpu/inst_gpu/alu_sa_14_s1
4.481
5.513
f18a_core_inst/inst_cpu/inst_gpu/n2541_s1
8.617
9.167
f18a_core_inst/inst_cpu/inst_gpu/n2540_s1
9.167
9.224
f18a_core_inst/inst_cpu/inst_gpu/n2539_s1
9.224
9.752
f18a_core_inst/inst_cpu/inst_gpu/alu_out_11_s25
10.173
11.199
f18a_core_inst/inst_cpu/inst_gpu/alu_out_8_s31
11.624
12.723
f18a_core_inst/inst_cpu/inst_gpu/alu_out_6_s32
13.544
14.170
f18a_core_inst/inst_cpu/inst_gpu/alu_out_5_s29
15.475
16.297
f18a_core_inst/inst_cpu/inst_gpu/alu_out_5_s23
16.303
16.929
f18a_core_inst/inst_cpu/inst_gpu/alu_out_5_s20
17.733
18.832
f18a_core_inst/inst_cpu/inst_gpu/alu_reg_4_s0
18.832
=====
SETUP
1.029
18.758
19.787
f18a_core_inst/inst_cpu/inst_gpu/byte_s0
0.244
0.702
f18a_core_inst/inst_cpu/inst_gpu/alu_sa_14_s1
4.481
5.513
f18a_core_inst/inst_cpu/inst_gpu/n2541_s1
8.617
9.167
f18a_core_inst/inst_cpu/inst_gpu/n2540_s1
9.167
9.224
f18a_core_inst/inst_cpu/inst_gpu/n2539_s1
9.224
9.752
f18a_core_inst/inst_cpu/inst_gpu/alu_out_11_s25
10.173
11.199
f18a_core_inst/inst_cpu/inst_gpu/alu_out_8_s31
11.624
12.723
f18a_core_inst/inst_cpu/inst_gpu/alu_out_6_s32
13.544
14.170
f18a_core_inst/inst_cpu/inst_gpu/alu_out_0_s17
14.991
16.023
f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s22
16.831
17.930
f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s20
17.936
18.758
f18a_core_inst/inst_cpu/inst_gpu/alu_reg_0_s0
18.758
=====
SETUP
1.085
18.702
19.787
f18a_core_inst/inst_cpu/inst_gpu/byte_s0
0.244
0.702
f18a_core_inst/inst_cpu/inst_gpu/alu_sa_14_s1
4.481
5.513
f18a_core_inst/inst_cpu/inst_gpu/n2541_s1
8.617
9.167
f18a_core_inst/inst_cpu/inst_gpu/n2540_s1
9.167
9.224
f18a_core_inst/inst_cpu/inst_gpu/n2539_s1
9.224
9.752
f18a_core_inst/inst_cpu/inst_gpu/alu_out_11_s25
10.173
11.199
f18a_core_inst/inst_cpu/inst_gpu/alu_out_8_s31
11.624
12.723
f18a_core_inst/inst_cpu/inst_gpu/alu_out_6_s32
13.544
14.170
f18a_core_inst/inst_cpu/inst_gpu/alu_out_3_s33
15.492
16.591
f18a_core_inst/inst_cpu/inst_gpu/alu_out_3_s24
16.596
17.657
f18a_core_inst/inst_cpu/inst_gpu/alu_out_3_s20
18.076
18.702
f18a_core_inst/inst_cpu/inst_gpu/alu_reg_2_s0
18.702
=====
SETUP
1.132
18.655
19.787
f18a_core_inst/inst_cpu/inst_gpu/byte_s0
0.244
0.702
f18a_core_inst/inst_cpu/inst_gpu/alu_sa_14_s1
4.481
5.513
f18a_core_inst/inst_cpu/inst_gpu/n2541_s1
8.617
9.167
f18a_core_inst/inst_cpu/inst_gpu/n2540_s1
9.167
9.224
f18a_core_inst/inst_cpu/inst_gpu/n2539_s1
9.224
9.752
f18a_core_inst/inst_cpu/inst_gpu/alu_out_11_s25
10.173
11.199
f18a_core_inst/inst_cpu/inst_gpu/alu_out_10_s31
11.624
12.723
f18a_core_inst/inst_cpu/inst_gpu/alu_out_4_s31
13.549
14.648
f18a_core_inst/inst_cpu/inst_gpu/alu_out_7_s31
15.144
15.769
f18a_core_inst/inst_cpu/inst_gpu/alu_out_7_s23
16.188
17.220
f18a_core_inst/inst_cpu/inst_gpu/alu_out_7_s20
17.556
18.655
f18a_core_inst/inst_cpu/inst_gpu/alu_reg_6_s0
18.655
=====
SETUP
1.351
6.826
8.178
SPI_MCP3202/sample_counter_7_s0
0.244
0.702
SPI_MCP3202/n297_s9
1.856
2.955
SPI_MCP3202/n297_s6
2.961
3.783
SPI_MCP3202/n297_s5
4.599
5.625
SPI_MCP3202/r_DATA_4_s0
6.826
=====
SETUP
1.361
6.460
7.821
SPI_MCP3202/sample_counter_2_s0
0.244
0.702
SPI_MCP3202/n14_s4
1.220
2.042
SPI_MCP3202/n12_s6
2.059
3.120
SPI_MCP3202/n12_s4
3.546
4.578
SPI_MCP3202/n9_s5
4.589
5.411
SPI_MCP3202/n7_s2
5.428
6.460
SPI_MCP3202/sample_counter_11_s0
6.460
=====
SETUP
1.361
6.460
7.821
SPI_MCP3202/sample_counter_2_s0
0.244
0.702
SPI_MCP3202/n14_s4
1.220
2.042
SPI_MCP3202/n12_s6
2.059
3.120
SPI_MCP3202/n12_s4
3.546
4.578
SPI_MCP3202/n9_s5
4.589
5.411
SPI_MCP3202/n9_s3
5.428
6.460
SPI_MCP3202/sample_counter_9_s0
6.460
=====
SETUP
1.361
6.460
7.821
SPI_MCP3202/sample_counter_2_s0
0.244
0.702
SPI_MCP3202/n14_s4
1.220
2.042
SPI_MCP3202/n12_s6
2.059
3.120
SPI_MCP3202/n12_s4
3.546
4.578
SPI_MCP3202/n9_s5
4.589
5.411
SPI_MCP3202/n8_s3
5.428
6.460
SPI_MCP3202/sample_counter_10_s0
6.460
=====
SETUP
1.400
6.778
8.178
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n16_s4
2.022
3.083
SPI_MCP3202/n32_s2
3.503
4.529
SPI_MCP3202/n32_s1
4.948
5.974
SPI_MCP3202/sample_counter_2_s0
6.778
=====
SETUP
1.400
6.778
8.178
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n16_s4
2.022
3.083
SPI_MCP3202/n32_s2
3.503
4.529
SPI_MCP3202/n32_s1
4.948
5.974
SPI_MCP3202/sample_counter_3_s0
6.778
=====
SETUP
1.400
6.778
8.178
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n16_s4
2.022
3.083
SPI_MCP3202/n32_s2
3.503
4.529
SPI_MCP3202/n32_s1
4.948
5.974
SPI_MCP3202/sample_counter_4_s0
6.778
=====
SETUP
1.400
6.778
8.178
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n16_s4
2.022
3.083
SPI_MCP3202/n32_s2
3.503
4.529
SPI_MCP3202/n32_s1
4.948
5.974
SPI_MCP3202/sample_counter_5_s0
6.778
=====
SETUP
1.409
6.769
8.178
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n16_s4
2.022
3.083
SPI_MCP3202/n32_s2
3.503
4.529
SPI_MCP3202/n32_s1
4.948
5.974
SPI_MCP3202/sample_counter_1_s0
6.769
=====
HOLD
0.286
0.518
0.232
f18a_core_inst/inst_cpu/inst_gpu/gwe_reg_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s
0.518
=====
HOLD
0.555
0.754
0.200
f18a_core_inst/inst_cpu/horz_en_s0
0.185
0.518
f18a_core_inst/inst_cpu/horz_ff_s0
0.754
=====
HOLD
0.563
0.762
0.200
f18a_core_inst/inst_tiles/fifo_wr_cnt_r_1_s0
0.185
0.518
f18a_core_inst/inst_tiles/fifo_fifo_0_1_s
0.762
=====
HOLD
0.566
0.765
0.200
f18a_core_inst/inst_cpu/inst_gpu/div_reset_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/div_state_0_s5
0.765
=====
HOLD
0.573
0.772
0.200
f18a_core_inst/inst_cpu/inst_gpu/t1_12_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/regfile_regfile_0_0_s
0.772
=====
HOLD
0.583
0.783
0.200
hdmi/tmds_gen[0].tmds_channel/tmds_6_s2
0.185
0.518
hdmi/serializer/gwSer0
0.783
=====
HOLD
0.583
0.783
0.200
hdmi/tmds_gen[0].tmds_channel/tmds_2_s2
0.185
0.518
hdmi/serializer/gwSer0
0.783
=====
HOLD
0.588
0.788
0.200
f18a_core_inst/inst_cpu/inst_gpu/div_reset_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/div_state_1_s3
0.788
=====
HOLD
0.588
0.788
0.200
f18a_core_inst/inst_cpu/inst_gpu/div_reset_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/dne_s0
0.788
=====
HOLD
0.708
0.892
0.185
SPI_MCP3202/SCK_counter_0_s0
0.185
0.518
SPI_MCP3202/n66_s2
0.520
0.892
SPI_MCP3202/SCK_counter_0_s0
0.892
=====
HOLD
0.708
0.892
0.185
hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0
0.185
0.518
hdmi/true_hdmi_output.packet_picker/n915_s0
0.520
0.892
hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_sprites/shift_en_s0
0.185
0.518
f18a_core_inst/inst_sprites/n811_s6
0.520
0.892
f18a_core_inst/inst_sprites/shift_en_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_sprites/sprt_state_11_s0
0.185
0.518
f18a_core_inst/inst_sprites/n537_s7
0.520
0.892
f18a_core_inst/inst_sprites/sprt_state_11_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_tiles/bml_addr_r_0_s1
0.185
0.518
f18a_core_inst/inst_tiles/n804_s0
0.520
0.892
f18a_core_inst/inst_tiles/bml_addr_r_0_s1
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_tiles/bml_cnt_en_r_s0
0.185
0.518
f18a_core_inst/inst_tiles/bml_cnt_en_x_s7
0.520
0.892
f18a_core_inst/inst_tiles/bml_cnt_en_r_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_tiles/bml_xcnt_r_1_s0
0.185
0.518
f18a_core_inst/inst_tiles/bml_xcnt_x_1_s5
0.520
0.892
f18a_core_inst/inst_tiles/bml_xcnt_r_1_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_tiles/pixcnt_r_2_s0
0.185
0.518
f18a_core_inst/inst_tiles/pixcnt_x_2_s6
0.520
0.892
f18a_core_inst/inst_tiles/pixcnt_r_2_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_tiles/texttile_r_6_s0
0.185
0.518
f18a_core_inst/inst_tiles/texttile_x_6_s7
0.520
0.892
f18a_core_inst/inst_tiles/texttile_r_6_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_tiles/fifo_wr_cnt_r_0_s0
0.185
0.518
f18a_core_inst/inst_tiles/n927_s0
0.520
0.892
f18a_core_inst/inst_tiles/fifo_wr_cnt_r_0_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/n156_s6
0.520
0.892
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_0_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_x_0_s4
0.520
0.892
f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_0_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/power_on_trig_s1
0.185
0.518
f18a_core_inst/inst_cpu/power_on_trig_s3
0.520
0.892
f18a_core_inst/inst_cpu/power_on_trig_s1
0.892
=====
HOLD
0.708
1.436
0.728
gromtick_2_s0
0.728
1.061
n97_s0
1.064
1.436
gromtick_2_s0
1.436
=====
HOLD
0.708
0.892
0.185
audio_divider_0_s0
0.185
0.518
n124_s2
0.520
0.892
audio_divider_0_s0
0.892
=====
HOLD
0.709
0.893
0.185
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0
0.185
0.518
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n50_s6
0.521
0.893
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0
0.893
