{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1702@licserver.mrt.ac.lk " "Can't contact license server \"1702@licserver.mrt.ac.lk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1614009526854 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614009526859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614009526860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 22 21:28:46 2021 " "Processing started: Mon Feb 22 21:28:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614009526860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009526860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MatrixMultiplier -c MatrixMultiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off MatrixMultiplier -c MatrixMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009526860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614009527286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614009527286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/controlunit/microcode.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/controlunit/microcode.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcode " "Found entity 1: microcode" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614009542456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009542456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_rstld.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_rstld.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_RstLd " "Found entity 1: reg_RstLd" {  } { { "verilog_scripts/registers/reg_RstLd.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_RstLd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614009542458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009542458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_rstincld.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_rstincld.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_RstIncLd " "Found entity 1: reg_RstIncLd" {  } { { "verilog_scripts/registers/reg_RstIncLd.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_RstIncLd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614009542460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009542460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_rstinc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_rstinc.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_RstInc " "Found entity 1: reg_RstInc" {  } { { "verilog_scripts/registers/reg_RstInc.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_RstInc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614009542462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009542462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_id.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ID " "Found entity 1: reg_ID" {  } { { "verilog_scripts/registers/reg_ID.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614009542465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009542465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_AC " "Found entity 1: reg_AC" {  } { { "verilog_scripts/registers/reg_AC.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614009542467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009542467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "verilog_scripts/buffer.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614009542469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009542469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "verilog_scripts/ALU.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614009542471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009542471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.bdf 1 1 " "Found 1 design units, including 1 entities, in source file core.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.bdf" "" { Schematic "E:/fpga/MatrixMultiplier/core.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614009542473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009542473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file check_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 check_reg " "Found entity 1: check_reg" {  } { { "check_reg.bdf" "" { Schematic "E:/fpga/MatrixMultiplier/check_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614009542474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009542474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_data_split.bdf 1 1 " "Found 1 design units, including 1 entities, in source file check_data_split.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 check_data_split " "Found entity 1: check_data_split" {  } { { "check_data_split.bdf" "" { Schematic "E:/fpga/MatrixMultiplier/check_data_split.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614009542475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009542475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/mux/mux1_controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/mux/mux1_controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_ControlUnit " "Found entity 1: mux1_ControlUnit" {  } { { "verilog_scripts/Mux/mux1_ControlUnit.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/Mux/mux1_ControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614009542477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009542477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/mux/mux2_controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/mux/mux2_controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_ControlUnit " "Found entity 1: mux2_ControlUnit" {  } { { "verilog_scripts/Mux/mux2_ControlUnit.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/Mux/mux2_ControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614009542479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009542479 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"and\";  expecting \")\" controller.v(31) " "Verilog HDL syntax error at controller.v(31) near text: \"and\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1614009542482 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "controller controller.v(1) " "Ignored design unit \"controller\" at controller.v(1) due to previous errors" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1614009542482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/controlunit/controller.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog_scripts/controlunit/controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009542483 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614009542597 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 22 21:29:02 2021 " "Processing ended: Mon Feb 22 21:29:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614009542597 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614009542597 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614009542597 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009542597 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614009543223 ""}
