# VLSI Engineer Portfolio ğŸš€

Welcome to my **RTL + Physical Design Portfolio**.  
This repository documents my **24-week journey** to mastering both **RTL Design** and **Physical Design**.

## ğŸ“Œ Contents
- RTL_Designs â†’ Verilog & SystemVerilog codes + testbenches
- Physical_Design â†’ Notes and reports on floorplanning, placement, CTS, routing
- Projects â†’ RISC-V CPU, DSP Blocks, and more
- Resources â†’ Study guides, textbooks, and cheat sheets

## ğŸ›  Skills Covered
- RTL Coding (Verilog, SystemVerilog)
- Simulation & Verification (Testbenches)
- Synthesis (Logic to Gates)
- Physical Design (Floorplanning â†’ GDSII)
- Timing Closure, Power Planning

## ğŸ“– Study Plan
Refer to the **RTL_PD_Study_Guide.pdf** in the `Resources/` folder for the 24-week roadmap with textbooks.

## ğŸ“‚ Example Projects
- âœ… 2:1 MUX, Flip-Flop, ALU (Basics)
- âœ… FSM (Traffic Light Controller)
- ğŸš€ Mini RISC-V CPU (Capstone)
- ğŸš€ DSP Block (FIR Filter)

## ğŸ“¬ Contact
- LinkedIn: [Your_LinkedIn]
- Email: [Your_Email]

---
â­ Star this repo if you find it useful or fork it to build your own portfolio!
