INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_button
INFO: [VRFC 10-311] analyzing module push_button
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/hex_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/quad_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sources_1/new/system_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/single_pulser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/io_mapped_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_mapped_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/ram_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/rom_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sources_1/new/system_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/delayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_pb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_push_button
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_fifo_uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_single_pulser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_single_pulser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_delayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delayer
