{
    "identifiers": [
        "edalize",
        "edatool",
        "Edatool",
        "edalize",
        "flows",
        "f4pga",
        "F4pga",
        "F4pga_underlying",
        "Edatool",
        "classmethod",
        "cls",
        "api_ver",
        "api_ver",
        "edam",
        "work_root",
        "eda_api",
        "verbose",
        "edam",
        "work_root",
        "eda_api",
        "verbose",
        "F4pga_underlying",
        "edam",
        "work_root",
        "verbose",
        "f4pga",
        "configure"
    ],
    "literals": [
        "\"description\"",
        "\"F4PGA is an open-source flow for generating bitstreams from verilog/systemverilog code using Yosys and VPR/NextPNR. Currently only supports Xilinx 7-series boards with support for more coming in the future.\"",
        "\"members\"",
        "\"name\"",
        "\"device\"",
        "\"type\"",
        "\"str\"",
        "\"desc\"",
        "\"(Required) The device type identifier. Example: 'artix7'\"",
        "\"name\"",
        "\"part\"",
        "\"type\"",
        "\"str\"",
        "\"desc\"",
        "\"(Required) The FPGA part specifier. Example: 'xc7a35tcpg236-1'\"",
        "\"name\"",
        "\"chip\"",
        "\"type\"",
        "\"str\"",
        "\"desc\"",
        "\"(Required) The FPGA chip specifier used by F4PGA. Example: 'xc7a50t_test'\"",
        "\"name\"",
        "\"arch\"",
        "\"type\"",
        "\"str\"",
        "\"desc\"",
        "\"(Optional) The architecture specifier. Currently defaults to xilinx and is thus optional.\"",
        "\"name\"",
        "\"pnr\"",
        "\"type\"",
        "\"str\"",
        "\"desc\"",
        "\"(Optional) The name of the place and route tool to use. Defaults to VPR and is thus optional.\""
    ],
    "variables": [
        "f4pga"
    ],
    "comments": [
        "Copyright edalize contributors",
        "Licensed under the 2-Clause BSD License, see LICENSE for details.",
        "SPDX-License-Identifier: BSD-2-Clause"
    ],
    "docstrings": [
        "\"\"\"Edalize front-end F4PGA interface\"\"\""
    ],
    "functions": [
        "get_doc",
        "configure_main",
        "run_main"
    ],
    "classes": [
        "F4pga"
    ]
}