\hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source}{}\doxysection{Peripheral Clock Source}
\label{group___r_c_c___l_l___e_f___peripheral___clock___source}\index{Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_ga288672391403904722b1f3dd2110aa02}{LL\+\_\+\+RCC\+\_\+\+Set\+USARTClock\+Source}} (uint32\+\_\+t USARTx\+Source)
\begin{DoxyCompactList}\small\item\em Configure USARTx clock source @rmtoll CCIPR USARTx\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+USARTClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_gaa0908786ed2341af7205871be632d2f7}{LL\+\_\+\+RCC\+\_\+\+Set\+LPUARTClock\+Source}} (uint32\+\_\+t LPUARTx\+Source)
\begin{DoxyCompactList}\small\item\em Configure LPUART1x clock source @rmtoll CCIPR LPUART1\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+LPUARTClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_ga6fd46129fa862aeadf9d63a4c5af5804}{LL\+\_\+\+RCC\+\_\+\+Set\+I2\+CClock\+Source}} (uint32\+\_\+t I2\+Cx\+Source)
\begin{DoxyCompactList}\small\item\em Configure I2\+Cx clock source @rmtoll CCIPR I2\+Cx\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+I2\+CClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_ga8b8c19ec0e2ef7490fa7f1894fa2ec29}{LL\+\_\+\+RCC\+\_\+\+Set\+LPTIMClock\+Source}} (uint32\+\_\+t LPTIMx\+Source)
\begin{DoxyCompactList}\small\item\em Configure LPTIMx clock source @rmtoll CCIPR LPTIM1\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+LPTIMClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_ga40076a8498dfb238311e64e035ebf352}{LL\+\_\+\+RCC\+\_\+\+Set\+SAIClock\+Source}} (uint32\+\_\+t SAIx\+Source)
\begin{DoxyCompactList}\small\item\em Configure SAIx clock source @rmtoll CCIPR SAI1\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+SAIClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_gac7361e7d803625b5b5730d2fb62f1142}{LL\+\_\+\+RCC\+\_\+\+Set\+I2\+SClock\+Source}} (uint32\+\_\+t I2\+Sx\+Source)
\begin{DoxyCompactList}\small\item\em Configure I2S clock source @rmtoll CCIPR I2\+S23\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+I2\+SClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_ga84816623364baa5eedd967cc8a34cd97}{LL\+\_\+\+RCC\+\_\+\+Set\+RNGClock\+Source}} (uint32\+\_\+t RNGx\+Source)
\begin{DoxyCompactList}\small\item\em Configure RNG clock source @rmtoll CCIPR CLK48\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+RNGClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_gabc995cb54503060fa5ddd21ac2050f0f}{LL\+\_\+\+RCC\+\_\+\+Set\+USBClock\+Source}} (uint32\+\_\+t USBx\+Source)
\begin{DoxyCompactList}\small\item\em Configure USB clock source @rmtoll CCIPR CLK48\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+USBClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_ga805a723838574f6b0a0f7bfbf504c605}{LL\+\_\+\+RCC\+\_\+\+Set\+ADCClock\+Source}} (uint32\+\_\+t ADCx\+Source)
\begin{DoxyCompactList}\small\item\em Configure ADC clock source @rmtoll CCIPR ADC12\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+ADCClock\+Source~\newline
 CCIPR ADC345\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+ADCClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_ga75d659a6d7a98ef34b4444ddc57b5e7b}{LL\+\_\+\+RCC\+\_\+\+Get\+USARTClock\+Source}} (uint32\+\_\+t USARTx)
\begin{DoxyCompactList}\small\item\em Get USARTx clock source @rmtoll CCIPR USARTx\+SEL LL\+\_\+\+RCC\+\_\+\+Get\+USARTClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_gaa0f41525892cbb58c7df0eaafd5596f7}{LL\+\_\+\+RCC\+\_\+\+Get\+LPUARTClock\+Source}} (uint32\+\_\+t LPUARTx)
\begin{DoxyCompactList}\small\item\em Get LPUARTx clock source @rmtoll CCIPR LPUART1\+SEL LL\+\_\+\+RCC\+\_\+\+Get\+LPUARTClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_gad758b03a0bc66710b19b02b2337024ec}{LL\+\_\+\+RCC\+\_\+\+Get\+I2\+CClock\+Source}} (uint32\+\_\+t I2\+Cx)
\begin{DoxyCompactList}\small\item\em Get I2\+Cx clock source @rmtoll CCIPR I2\+Cx\+SEL LL\+\_\+\+RCC\+\_\+\+Get\+I2\+CClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_gabc8d8c7f8d3660828000b0bbef9dacef}{LL\+\_\+\+RCC\+\_\+\+Get\+LPTIMClock\+Source}} (uint32\+\_\+t LPTIMx)
\begin{DoxyCompactList}\small\item\em Get LPTIMx clock source @rmtoll CCIPR LPTIMx\+SEL LL\+\_\+\+RCC\+\_\+\+Get\+LPTIMClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_ga885fc4f302fc2c94d362c6f430c1f409}{LL\+\_\+\+RCC\+\_\+\+Get\+SAIClock\+Source}} (uint32\+\_\+t SAIx)
\begin{DoxyCompactList}\small\item\em Get SAIx clock source @rmtoll CCIPR SAI1\+SEL LL\+\_\+\+RCC\+\_\+\+Get\+SAIClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_ga21a95ac87202467d9210b0cbdb3b1e96}{LL\+\_\+\+RCC\+\_\+\+Get\+I2\+SClock\+Source}} (uint32\+\_\+t I2\+Sx)
\begin{DoxyCompactList}\small\item\em Get I2\+Sx clock source @rmtoll CCIPR I2\+S23\+SEL LL\+\_\+\+RCC\+\_\+\+Get\+I2\+SClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_ga2d996455f1d3262334a768759c21dcb9}{LL\+\_\+\+RCC\+\_\+\+Get\+RNGClock\+Source}} (uint32\+\_\+t RNGx)
\begin{DoxyCompactList}\small\item\em Get RNGx clock source @rmtoll CCIPR CLK48\+SEL LL\+\_\+\+RCC\+\_\+\+Get\+RNGClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_gadd2971a16f3fb323324233cdc1c20f76}{LL\+\_\+\+RCC\+\_\+\+Get\+USBClock\+Source}} (uint32\+\_\+t USBx)
\begin{DoxyCompactList}\small\item\em Get USBx clock source @rmtoll CCIPR CLK48\+SEL LL\+\_\+\+RCC\+\_\+\+Get\+USBClock\+Source. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___l_l___e_f___peripheral___clock___source_ga3cb85b3dbfb4a2dbf1d4954c5899af3d}{LL\+\_\+\+RCC\+\_\+\+Get\+ADCClock\+Source}} (uint32\+\_\+t ADCx)
\begin{DoxyCompactList}\small\item\em Get ADCx clock source @rmtoll CCIPR ADCSEL LL\+\_\+\+RCC\+\_\+\+Get\+ADCClock\+Source. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_ga3cb85b3dbfb4a2dbf1d4954c5899af3d}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_ga3cb85b3dbfb4a2dbf1d4954c5899af3d}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_GetADCClockSource@{LL\_RCC\_GetADCClockSource}}
\index{LL\_RCC\_GetADCClockSource@{LL\_RCC\_GetADCClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_GetADCClockSource()}{LL\_RCC\_GetADCClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t LL\+\_\+\+RCC\+\_\+\+Get\+ADCClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ADCx }\end{DoxyParamCaption})}



Get ADCx clock source @rmtoll CCIPR ADCSEL LL\+\_\+\+RCC\+\_\+\+Get\+ADCClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em ADCx} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___a_d_c_ga45d6fb9f7572ced4413683d7b9c2e330}{LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE}} \item LL\+\_\+\+RCC\+\_\+\+ADC345\+\_\+\+CLKSOURCE ($\ast$) \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Returned} & value can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___a_d_c___c_l_k_s_o_u_r_c_e_ga4560e972d30fe1dc2ed644a08e034ae5}{LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE\+\_\+\+NONE}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___a_d_c___c_l_k_s_o_u_r_c_e_gafa929622b61e69f650be0f52b6ee53aa}{LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE\+\_\+\+PLL}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___a_d_c___c_l_k_s_o_u_r_c_e_gae1b33c3d55a46d7b9d720609ef16c2ac}{LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item LL\+\_\+\+RCC\+\_\+\+ADC345\+\_\+\+CLKSOURCE\+\_\+\+NONE ($\ast$) \item LL\+\_\+\+RCC\+\_\+\+ADC345\+\_\+\+CLKSOURCE\+\_\+\+PLL ($\ast$) \item LL\+\_\+\+RCC\+\_\+\+ADC345\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK ($\ast$)\end{DoxyItemize}
($\ast$) value not defined in all devices. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_gad758b03a0bc66710b19b02b2337024ec}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_gad758b03a0bc66710b19b02b2337024ec}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_GetI2CClockSource@{LL\_RCC\_GetI2CClockSource}}
\index{LL\_RCC\_GetI2CClockSource@{LL\_RCC\_GetI2CClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_GetI2CClockSource()}{LL\_RCC\_GetI2CClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t LL\+\_\+\+RCC\+\_\+\+Get\+I2\+CClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{I2\+Cx }\end{DoxyParamCaption})}



Get I2\+Cx clock source @rmtoll CCIPR I2\+Cx\+SEL LL\+\_\+\+RCC\+\_\+\+Get\+I2\+CClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_c1_ga72df97420055d5d5546bc52061598174}{LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_c1_ga5816937d2fa5ac094dd9709bf85d967d}{LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_c1_gae9b2875c594ceb2f58fd3490ba311707}{LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE}} \item LL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLKSOURCE ($\ast$)\end{DoxyItemize}
($\ast$) value not defined in all devices. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Returned} & value can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gaebb3f6d8c0ea369bb17ac9fa98e84688}{LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gad5ae19abef47789b7f886bbdfd571fc7}{LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_ga83165a23f1391489a50e3ca8f84a15ee}{LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gaa012987331cebc15d45525cb992d300a}{LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_ga099101d8101e141bd70540f8a336234a}{LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gaa7166bb4312462a2328cce12b4aa5f99}{LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gab04d84ceeddb472ce90912520c37b141}{LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_ga98e9e50df7787f577f9aa7f024734019}{LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gad1e3bd98756229b5ead59109698ed1cf}{LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \item LL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLKSOURCE\+\_\+\+PCLK1 ($\ast$) \item LL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK ($\ast$) \item LL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLKSOURCE\+\_\+\+HSI ($\ast$)\end{DoxyItemize}
($\ast$) value not defined in all devices. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_ga21a95ac87202467d9210b0cbdb3b1e96}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_ga21a95ac87202467d9210b0cbdb3b1e96}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_GetI2SClockSource@{LL\_RCC\_GetI2SClockSource}}
\index{LL\_RCC\_GetI2SClockSource@{LL\_RCC\_GetI2SClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_GetI2SClockSource()}{LL\_RCC\_GetI2SClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t LL\+\_\+\+RCC\+\_\+\+Get\+I2\+SClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{I2\+Sx }\end{DoxyParamCaption})}



Get I2\+Sx clock source @rmtoll CCIPR I2\+S23\+SEL LL\+\_\+\+RCC\+\_\+\+Get\+I2\+SClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em I2\+Sx} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_s_gabc892b89c354c34c3430b404133c6eee}{LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE}} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Returned} & value can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e_ga08173bc0d173fc5b6c66f5455785b7f8}{LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e_gab9097da0ef4c1503e8379c55a2c61594}{LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+PLL}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e_gadcdba2c1cfe379e2f293e4c02ff0e06d}{LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+PIN}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e_ga5041b0a62b6756ff24c4337807b02715}{LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_gabc8d8c7f8d3660828000b0bbef9dacef}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_gabc8d8c7f8d3660828000b0bbef9dacef}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_GetLPTIMClockSource@{LL\_RCC\_GetLPTIMClockSource}}
\index{LL\_RCC\_GetLPTIMClockSource@{LL\_RCC\_GetLPTIMClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_GetLPTIMClockSource()}{LL\_RCC\_GetLPTIMClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t LL\+\_\+\+RCC\+\_\+\+Get\+LPTIMClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{LPTIMx }\end{DoxyParamCaption})}



Get LPTIMx clock source @rmtoll CCIPR LPTIMx\+SEL LL\+\_\+\+RCC\+\_\+\+Get\+LPTIMClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em LPTIMx} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_t_i_m1_gadc8039feccb66b96dfc6f3d0b565d1aa}{LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE}} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Returned} & value can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e_ga3092db8be696297c68aa6a8d19c4d06d}{LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e_gaf5e1584d7936a1c6baed7858a0ba119d}{LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+LSI}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e_gae54303cbedfd73fe83c6f72c4a5ce27d}{LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e_ga7c3ced535541f80d641577ceb79eec53}{LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+LSE}} \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_gaa0f41525892cbb58c7df0eaafd5596f7}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_gaa0f41525892cbb58c7df0eaafd5596f7}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_GetLPUARTClockSource@{LL\_RCC\_GetLPUARTClockSource}}
\index{LL\_RCC\_GetLPUARTClockSource@{LL\_RCC\_GetLPUARTClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_GetLPUARTClockSource()}{LL\_RCC\_GetLPUARTClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t LL\+\_\+\+RCC\+\_\+\+Get\+LPUARTClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{LPUARTx }\end{DoxyParamCaption})}



Get LPUARTx clock source @rmtoll CCIPR LPUART1\+SEL LL\+\_\+\+RCC\+\_\+\+Get\+LPUARTClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em LPUARTx} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_u_a_r_t1_gafb52e064b43191d283c24c9d366bae9a}{LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE}} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Returned} & value can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_gac7294b402d602c665ceb12f2f65f2483}{LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_gabbc3f69ae413e1f3cd98dbf7cc1022e9}{LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_ga13365e31cbed9cd0aeff881e798b91be}{LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_ga43955e13ed54563d534e531d36c24db8}{LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+LSE}} \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_ga2d996455f1d3262334a768759c21dcb9}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_ga2d996455f1d3262334a768759c21dcb9}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_GetRNGClockSource@{LL\_RCC\_GetRNGClockSource}}
\index{LL\_RCC\_GetRNGClockSource@{LL\_RCC\_GetRNGClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_GetRNGClockSource()}{LL\_RCC\_GetRNGClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t LL\+\_\+\+RCC\+\_\+\+Get\+RNGClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RNGx }\end{DoxyParamCaption})}



Get RNGx clock source @rmtoll CCIPR CLK48\+SEL LL\+\_\+\+RCC\+\_\+\+Get\+RNGClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em RNGx} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___r_n_g_gae0563c6368dc43e41277245997560305}{LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE}} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Returned} & value can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e_gac70000dea429cd40b0303d0ee880bdec}{LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+HSI48}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e_gaf710716936f5198993f89396e0c471f6}{LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+PLL}} \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_ga885fc4f302fc2c94d362c6f430c1f409}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_ga885fc4f302fc2c94d362c6f430c1f409}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_GetSAIClockSource@{LL\_RCC\_GetSAIClockSource}}
\index{LL\_RCC\_GetSAIClockSource@{LL\_RCC\_GetSAIClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_GetSAIClockSource()}{LL\_RCC\_GetSAIClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t LL\+\_\+\+RCC\+\_\+\+Get\+SAIClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{SAIx }\end{DoxyParamCaption})}



Get SAIx clock source @rmtoll CCIPR SAI1\+SEL LL\+\_\+\+RCC\+\_\+\+Get\+SAIClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em SAIx} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___s_a_i1_ga8a282a66e82a7061300c17059092a3b3}{LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE}}\end{DoxyItemize}
($\ast$) value not defined in all devices. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Returned} & value can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e_ga4e7f90409a78845f526a4d67fe5d9ced}{LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e_ga663591967a3710c1ff56f8d3d3d86fcf}{LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+PLL}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e_gae0504a7d07a1f2a4011853532faf548a}{LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+PIN}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e_ga38d5f7aec83cf8ad0dc7ca847458e7c7}{LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+HSI}}\end{DoxyItemize}
($\ast$) value not defined in all devices. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_ga75d659a6d7a98ef34b4444ddc57b5e7b}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_ga75d659a6d7a98ef34b4444ddc57b5e7b}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_GetUSARTClockSource@{LL\_RCC\_GetUSARTClockSource}}
\index{LL\_RCC\_GetUSARTClockSource@{LL\_RCC\_GetUSARTClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_GetUSARTClockSource()}{LL\_RCC\_GetUSARTClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t LL\+\_\+\+RCC\+\_\+\+Get\+USARTClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{USARTx }\end{DoxyParamCaption})}



Get USARTx clock source @rmtoll CCIPR USARTx\+SEL LL\+\_\+\+RCC\+\_\+\+Get\+USARTClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em USARTx} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx_ga5c96124e7cbc14a822f6cb241063fdad}{LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx_ga57e5ecf906c6ade45dffef3eb0ca550a}{LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx_ga743be1657cf37c84cff8d44b5f64c4db}{LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE}} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Returned} & value can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga4fe86c09929bf094c240503201250643}{LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+PCLK2}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga66798a0cd20ee22d2250c2feec550cde}{LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga276c5d0672eb55f392e6914251103947}{LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_gaf760f039a46bf49ea7c38cc9e95c1cd2}{LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+LSE}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga291413ae464230071eb9dd95aca54f4a}{LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga7eed7101518f6d0434c8860412aad1b9}{LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga3be8325622fa78a093a8689aa68af787}{LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga7785b8b34046a66f7547978d9de4ae6b}{LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+LSE}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_gaa3ba83ec084a7b2da4c7a39074f5aa5c}{LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga3ea835fe2ed4475b83c1799bf950ffda}{LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga352552875e77d3330e3d810793c3eecd}{LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_gab61dcbcbc96838ad5eac54499534c34e}{LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+LSE}} \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_gadd2971a16f3fb323324233cdc1c20f76}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_gadd2971a16f3fb323324233cdc1c20f76}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_GetUSBClockSource@{LL\_RCC\_GetUSBClockSource}}
\index{LL\_RCC\_GetUSBClockSource@{LL\_RCC\_GetUSBClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_GetUSBClockSource()}{LL\_RCC\_GetUSBClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t LL\+\_\+\+RCC\+\_\+\+Get\+USBClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{USBx }\end{DoxyParamCaption})}



Get USBx clock source @rmtoll CCIPR CLK48\+SEL LL\+\_\+\+RCC\+\_\+\+Get\+USBClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em USBx} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_b_ga25d005ab85fc2bacd3809c2b7088666d}{LL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLKSOURCE}} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Returned} & value can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_b___c_l_k_s_o_u_r_c_e_ga33c7f3c683c91ec72de82ea39551a98b}{LL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLKSOURCE\+\_\+\+HSI48}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_b___c_l_k_s_o_u_r_c_e_gae25eb33372dd9f834d460a6601e48f3e}{LL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLKSOURCE\+\_\+\+PLL}} \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_ga805a723838574f6b0a0f7bfbf504c605}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_ga805a723838574f6b0a0f7bfbf504c605}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_SetADCClockSource@{LL\_RCC\_SetADCClockSource}}
\index{LL\_RCC\_SetADCClockSource@{LL\_RCC\_SetADCClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_SetADCClockSource()}{LL\_RCC\_SetADCClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void LL\+\_\+\+RCC\+\_\+\+Set\+ADCClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ADCx\+Source }\end{DoxyParamCaption})}



Configure ADC clock source @rmtoll CCIPR ADC12\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+ADCClock\+Source~\newline
 CCIPR ADC345\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+ADCClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em ADCx\+Source} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___a_d_c___c_l_k_s_o_u_r_c_e_ga4560e972d30fe1dc2ed644a08e034ae5}{LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE\+\_\+\+NONE}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___a_d_c___c_l_k_s_o_u_r_c_e_gafa929622b61e69f650be0f52b6ee53aa}{LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE\+\_\+\+PLL}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___a_d_c___c_l_k_s_o_u_r_c_e_gae1b33c3d55a46d7b9d720609ef16c2ac}{LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item LL\+\_\+\+RCC\+\_\+\+ADC345\+\_\+\+CLKSOURCE\+\_\+\+NONE ($\ast$) \item LL\+\_\+\+RCC\+\_\+\+ADC345\+\_\+\+CLKSOURCE\+\_\+\+PLL ($\ast$) \item LL\+\_\+\+RCC\+\_\+\+ADC345\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK ($\ast$)\end{DoxyItemize}
($\ast$) value not defined in all devices. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_ga6fd46129fa862aeadf9d63a4c5af5804}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_ga6fd46129fa862aeadf9d63a4c5af5804}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_SetI2CClockSource@{LL\_RCC\_SetI2CClockSource}}
\index{LL\_RCC\_SetI2CClockSource@{LL\_RCC\_SetI2CClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_SetI2CClockSource()}{LL\_RCC\_SetI2CClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void LL\+\_\+\+RCC\+\_\+\+Set\+I2\+CClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{I2\+Cx\+Source }\end{DoxyParamCaption})}



Configure I2\+Cx clock source @rmtoll CCIPR I2\+Cx\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+I2\+CClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em I2\+Cx\+Source} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gaebb3f6d8c0ea369bb17ac9fa98e84688}{LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gad5ae19abef47789b7f886bbdfd571fc7}{LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_ga83165a23f1391489a50e3ca8f84a15ee}{LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gaa012987331cebc15d45525cb992d300a}{LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_ga099101d8101e141bd70540f8a336234a}{LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gaa7166bb4312462a2328cce12b4aa5f99}{LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gab04d84ceeddb472ce90912520c37b141}{LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_ga98e9e50df7787f577f9aa7f024734019}{LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e_gad1e3bd98756229b5ead59109698ed1cf}{LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \item LL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLKSOURCE\+\_\+\+PCLK1 ($\ast$) \item LL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK ($\ast$) \item LL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLKSOURCE\+\_\+\+HSI ($\ast$)\end{DoxyItemize}
($\ast$) value not defined in all devices. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_gac7361e7d803625b5b5730d2fb62f1142}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_gac7361e7d803625b5b5730d2fb62f1142}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_SetI2SClockSource@{LL\_RCC\_SetI2SClockSource}}
\index{LL\_RCC\_SetI2SClockSource@{LL\_RCC\_SetI2SClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_SetI2SClockSource()}{LL\_RCC\_SetI2SClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void LL\+\_\+\+RCC\+\_\+\+Set\+I2\+SClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{I2\+Sx\+Source }\end{DoxyParamCaption})}



Configure I2S clock source @rmtoll CCIPR I2\+S23\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+I2\+SClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em I2\+Sx\+Source} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e_ga08173bc0d173fc5b6c66f5455785b7f8}{LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e_gab9097da0ef4c1503e8379c55a2c61594}{LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+PLL}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e_gadcdba2c1cfe379e2f293e4c02ff0e06d}{LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+PIN}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e_ga5041b0a62b6756ff24c4337807b02715}{LL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_ga8b8c19ec0e2ef7490fa7f1894fa2ec29}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_ga8b8c19ec0e2ef7490fa7f1894fa2ec29}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_SetLPTIMClockSource@{LL\_RCC\_SetLPTIMClockSource}}
\index{LL\_RCC\_SetLPTIMClockSource@{LL\_RCC\_SetLPTIMClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_SetLPTIMClockSource()}{LL\_RCC\_SetLPTIMClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void LL\+\_\+\+RCC\+\_\+\+Set\+LPTIMClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{LPTIMx\+Source }\end{DoxyParamCaption})}



Configure LPTIMx clock source @rmtoll CCIPR LPTIM1\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+LPTIMClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em LPTIMx\+Source} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e_ga3092db8be696297c68aa6a8d19c4d06d}{LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e_gaf5e1584d7936a1c6baed7858a0ba119d}{LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+LSI}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e_gae54303cbedfd73fe83c6f72c4a5ce27d}{LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e_ga7c3ced535541f80d641577ceb79eec53}{LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+LSE}} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_gaa0908786ed2341af7205871be632d2f7}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_gaa0908786ed2341af7205871be632d2f7}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_SetLPUARTClockSource@{LL\_RCC\_SetLPUARTClockSource}}
\index{LL\_RCC\_SetLPUARTClockSource@{LL\_RCC\_SetLPUARTClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_SetLPUARTClockSource()}{LL\_RCC\_SetLPUARTClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void LL\+\_\+\+RCC\+\_\+\+Set\+LPUARTClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{LPUARTx\+Source }\end{DoxyParamCaption})}



Configure LPUART1x clock source @rmtoll CCIPR LPUART1\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+LPUARTClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em LPUARTx\+Source} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_gac7294b402d602c665ceb12f2f65f2483}{LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_gabbc3f69ae413e1f3cd98dbf7cc1022e9}{LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_ga13365e31cbed9cd0aeff881e798b91be}{LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e_ga43955e13ed54563d534e531d36c24db8}{LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+LSE}} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_ga84816623364baa5eedd967cc8a34cd97}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_ga84816623364baa5eedd967cc8a34cd97}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_SetRNGClockSource@{LL\_RCC\_SetRNGClockSource}}
\index{LL\_RCC\_SetRNGClockSource@{LL\_RCC\_SetRNGClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_SetRNGClockSource()}{LL\_RCC\_SetRNGClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void LL\+\_\+\+RCC\+\_\+\+Set\+RNGClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RNGx\+Source }\end{DoxyParamCaption})}



Configure RNG clock source @rmtoll CCIPR CLK48\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+RNGClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em RNGx\+Source} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e_gac70000dea429cd40b0303d0ee880bdec}{LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+HSI48}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e_gaf710716936f5198993f89396e0c471f6}{LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+PLL}} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_ga40076a8498dfb238311e64e035ebf352}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_ga40076a8498dfb238311e64e035ebf352}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_SetSAIClockSource@{LL\_RCC\_SetSAIClockSource}}
\index{LL\_RCC\_SetSAIClockSource@{LL\_RCC\_SetSAIClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_SetSAIClockSource()}{LL\_RCC\_SetSAIClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void LL\+\_\+\+RCC\+\_\+\+Set\+SAIClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{SAIx\+Source }\end{DoxyParamCaption})}



Configure SAIx clock source @rmtoll CCIPR SAI1\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+SAIClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em SAIx\+Source} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e_ga4e7f90409a78845f526a4d67fe5d9ced}{LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e_ga663591967a3710c1ff56f8d3d3d86fcf}{LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+PLL}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e_gae0504a7d07a1f2a4011853532faf548a}{LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+PIN}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e_ga38d5f7aec83cf8ad0dc7ca847458e7c7}{LL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLKSOURCE\+\_\+\+HSI}}\end{DoxyItemize}
($\ast$) value not defined in all devices. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_ga288672391403904722b1f3dd2110aa02}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_ga288672391403904722b1f3dd2110aa02}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_SetUSARTClockSource@{LL\_RCC\_SetUSARTClockSource}}
\index{LL\_RCC\_SetUSARTClockSource@{LL\_RCC\_SetUSARTClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_SetUSARTClockSource()}{LL\_RCC\_SetUSARTClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void LL\+\_\+\+RCC\+\_\+\+Set\+USARTClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{USARTx\+Source }\end{DoxyParamCaption})}



Configure USARTx clock source @rmtoll CCIPR USARTx\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+USARTClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em USARTx\+Source} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga4fe86c09929bf094c240503201250643}{LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+PCLK2}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga66798a0cd20ee22d2250c2feec550cde}{LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga276c5d0672eb55f392e6914251103947}{LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_gaf760f039a46bf49ea7c38cc9e95c1cd2}{LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+LSE}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga291413ae464230071eb9dd95aca54f4a}{LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga7eed7101518f6d0434c8860412aad1b9}{LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga3be8325622fa78a093a8689aa68af787}{LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga7785b8b34046a66f7547978d9de4ae6b}{LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+LSE}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_gaa3ba83ec084a7b2da4c7a39074f5aa5c}{LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga3ea835fe2ed4475b83c1799bf950ffda}{LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga352552875e77d3330e3d810793c3eecd}{LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+HSI}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_gab61dcbcbc96838ad5eac54499534c34e}{LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+LSE}} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___peripheral___clock___source_gabc995cb54503060fa5ddd21ac2050f0f}\label{group___r_c_c___l_l___e_f___peripheral___clock___source_gabc995cb54503060fa5ddd21ac2050f0f}} 
\index{Peripheral Clock Source@{Peripheral Clock Source}!LL\_RCC\_SetUSBClockSource@{LL\_RCC\_SetUSBClockSource}}
\index{LL\_RCC\_SetUSBClockSource@{LL\_RCC\_SetUSBClockSource}!Peripheral Clock Source@{Peripheral Clock Source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_SetUSBClockSource()}{LL\_RCC\_SetUSBClockSource()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void LL\+\_\+\+RCC\+\_\+\+Set\+USBClock\+Source (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{USBx\+Source }\end{DoxyParamCaption})}



Configure USB clock source @rmtoll CCIPR CLK48\+SEL LL\+\_\+\+RCC\+\_\+\+Set\+USBClock\+Source. 


\begin{DoxyParams}{Parameters}
{\em USBx\+Source} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_b___c_l_k_s_o_u_r_c_e_ga33c7f3c683c91ec72de82ea39551a98b}{LL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLKSOURCE\+\_\+\+HSI48}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_b___c_l_k_s_o_u_r_c_e_gae25eb33372dd9f834d460a6601e48f3e}{LL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLKSOURCE\+\_\+\+PLL}} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
