

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Tue Sep  8 00:44:23 2015

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        fixed_32_6_20.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.61|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   61|   61|   62|   62|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   60|   60|         2|          -|          -|    30|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    514|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      26|     87|
|Multiplexer      |        -|      -|       -|    103|
|Register         |        -|      -|     173|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     199|    704|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +------------+-----------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------+---------+----+----+------+-----+------+-------------+
    |angles_V_U  |cordic_angles_V  |        0|  26|  87|    20|   26|     1|          520|
    +------------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total       |                 |        0|  26|  87|    20|   26|     1|          520|
    +------------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |T_V_1_fu_159_p2        |     +    |      0|  0|  32|          32|          32|
    |Y_V_fu_207_p2          |     +    |      0|  0|  32|          32|          32|
    |p_Val2_8_fu_177_p2     |     +    |      0|  0|  32|          32|          32|
    |step_fu_125_p2         |     +    |      0|  0|   5|           5|           1|
    |T_V_fu_142_p2          |     -    |      0|  0|  32|          32|          32|
    |p_Val2_6_fu_188_p2     |     -    |      0|  0|  32|          32|          32|
    |p_Val2_s_2_fu_183_p2   |     -    |      0|  0|  32|           1|          32|
    |X_V_2_fu_165_p3        |  Select  |      0|  0|  32|           1|          32|
    |current_V_fu_200_p3    |  Select  |      0|  0|  32|           1|          32|
    |p_Val2_3_pn_fu_194_p3  |  Select  |      0|  0|  32|           1|          32|
    |exitcond_fu_119_p2     |   icmp   |      0|  0|   5|           5|           3|
    |tmp_2_fu_131_p2        |   icmp   |      0|  0|  40|          32|          32|
    |p_Val2_1_fu_136_p2     |   lshr   |      0|  0|  88|          32|          32|
    |p_Val2_2_fu_148_p2     |   lshr   |      0|  0|  88|          32|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 514|         270|         388|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   2|          4|    2|          8|
    |p_Val2_3_reg_78    |  32|          2|   32|         64|
    |p_Val2_4_reg_66    |  32|          2|   32|         64|
    |p_Val2_s_reg_91    |  32|          2|   32|         64|
    |sh_assign_reg_103  |   5|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 103|         12|  103|        210|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |X_V_2_reg_243      |  32|   0|   32|          0|
    |ap_CS_fsm          |   2|   0|    2|          0|
    |p_Val2_2_reg_232   |  32|   0|   32|          0|
    |p_Val2_3_reg_78    |  32|   0|   32|          0|
    |p_Val2_4_reg_66    |  32|   0|   32|          0|
    |p_Val2_s_reg_91    |  32|   0|   32|          0|
    |sh_assign_reg_103  |   5|   0|    5|          0|
    |step_reg_221       |   5|   0|    5|          0|
    |tmp_2_reg_226      |   1|   0|    1|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 173|   0|  173|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta_V     |  in |   32|   ap_none  |    theta_V   |    scalar    |
|s_V         | out |   32|   ap_vld   |      s_V     |    pointer   |
|s_V_ap_vld  | out |    1|   ap_vld   |      s_V     |    pointer   |
|c_V         | out |   32|   ap_vld   |      c_V     |    pointer   |
|c_V_ap_vld  | out |    1|   ap_vld   |      c_V     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_4 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %theta_V), !map !7

ST_1: stg_5 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %s_V), !map !13

ST_1: stg_6 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %c_V), !map !17

ST_1: stg_7 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @str) nounwind

ST_1: theta_V_read [1/1] 0.00ns
codeRepl:4  %theta_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %theta_V)

ST_1: stg_9 [1/1] 1.57ns
codeRepl:5  br label %0


 <State 2>: 6.61ns
ST_2: p_Val2_4 [1/1] 0.00ns
:0  %p_Val2_4 = phi i32 [ 0, %codeRepl ], [ %current_V, %_ifconv ]

ST_2: p_Val2_3 [1/1] 0.00ns
:1  %p_Val2_3 = phi i32 [ 0, %codeRepl ], [ %Y_V, %_ifconv ]

ST_2: p_Val2_s [1/1] 0.00ns
:2  %p_Val2_s = phi i32 [ 40752054, %codeRepl ], [ %X_V_2, %_ifconv ]

ST_2: sh_assign [1/1] 0.00ns
:3  %sh_assign = phi i5 [ 0, %codeRepl ], [ %step, %_ifconv ]

ST_2: sh_assign_cast1 [1/1] 0.00ns
:4  %sh_assign_cast1 = zext i5 %sh_assign to i32

ST_2: exitcond [1/1] 1.91ns
:5  %exitcond = icmp eq i5 %sh_assign, -2

ST_2: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

ST_2: step [1/1] 1.72ns
:7  %step = add i5 %sh_assign, 1

ST_2: stg_18 [1/1] 0.00ns
:8  br i1 %exitcond, label %1, label %_ifconv

ST_2: tmp_2 [1/1] 2.52ns
_ifconv:0  %tmp_2 = icmp ult i32 %p_Val2_4, %theta_V_read

ST_2: p_Val2_1 [1/1] 2.80ns
_ifconv:1  %p_Val2_1 = lshr i32 %p_Val2_3, %sh_assign_cast1

ST_2: T_V [1/1] 2.44ns
_ifconv:2  %T_V = sub i32 %p_Val2_s, %p_Val2_1

ST_2: p_Val2_2 [1/1] 2.80ns
_ifconv:3  %p_Val2_2 = lshr i32 %p_Val2_s, %sh_assign_cast1

ST_2: tmp_6 [1/1] 0.00ns
_ifconv:4  %tmp_6 = zext i5 %sh_assign to i64

ST_2: angles_V_addr [1/1] 0.00ns
_ifconv:5  %angles_V_addr = getelementptr [20 x i26]* @angles_V, i64 0, i64 %tmp_6

ST_2: p_Val2_5 [2/2] 2.39ns
_ifconv:6  %p_Val2_5 = load i26* %angles_V_addr, align 4

ST_2: T_V_1 [1/1] 2.44ns
_ifconv:9  %T_V_1 = add i32 %p_Val2_1, %p_Val2_s

ST_2: X_V_2 [1/1] 1.37ns
_ifconv:13  %X_V_2 = select i1 %tmp_2, i32 %T_V, i32 %T_V_1

ST_2: stg_28 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %c_V, i32 %p_Val2_s)

ST_2: stg_29 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %s_V, i32 %p_Val2_3)

ST_2: stg_30 [1/1] 0.00ns
:2  ret void


 <State 3>: 6.25ns
ST_3: p_Val2_5 [1/2] 2.39ns
_ifconv:6  %p_Val2_5 = load i26* %angles_V_addr, align 4

ST_3: p_Val2_5_cast [1/1] 0.00ns
_ifconv:7  %p_Val2_5_cast = zext i26 %p_Val2_5 to i32

ST_3: p_Val2_8 [1/1] 2.44ns
_ifconv:8  %p_Val2_8 = add i32 %p_Val2_5_cast, %p_Val2_4

ST_3: p_Val2_s_2 [1/1] 2.44ns
_ifconv:10  %p_Val2_s_2 = sub i32 0, %p_Val2_2

ST_3: p_Val2_6 [1/1] 2.44ns
_ifconv:11  %p_Val2_6 = sub i32 %p_Val2_4, %p_Val2_5_cast

ST_3: p_Val2_3_pn [1/1] 1.37ns
_ifconv:12  %p_Val2_3_pn = select i1 %tmp_2, i32 %p_Val2_2, i32 %p_Val2_s_2

ST_3: current_V [1/1] 1.37ns
_ifconv:14  %current_V = select i1 %tmp_2, i32 %p_Val2_8, i32 %p_Val2_6

ST_3: Y_V [1/1] 2.44ns
_ifconv:15  %Y_V = add i32 %p_Val2_3_pn, %p_Val2_3

ST_3: stg_39 [1/1] 0.00ns
_ifconv:16  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ theta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1e488c20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1dafbc00; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1bf0e170; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ angles_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x18f51ed0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4           (specbitsmap      ) [ 0000]
stg_5           (specbitsmap      ) [ 0000]
stg_6           (specbitsmap      ) [ 0000]
stg_7           (spectopmodule    ) [ 0000]
theta_V_read    (read             ) [ 0011]
stg_9           (br               ) [ 0111]
p_Val2_4        (phi              ) [ 0011]
p_Val2_3        (phi              ) [ 0011]
p_Val2_s        (phi              ) [ 0010]
sh_assign       (phi              ) [ 0010]
sh_assign_cast1 (zext             ) [ 0000]
exitcond        (icmp             ) [ 0011]
empty           (speclooptripcount) [ 0000]
step            (add              ) [ 0111]
stg_18          (br               ) [ 0000]
tmp_2           (icmp             ) [ 0001]
p_Val2_1        (lshr             ) [ 0000]
T_V             (sub              ) [ 0000]
p_Val2_2        (lshr             ) [ 0001]
tmp_6           (zext             ) [ 0000]
angles_V_addr   (getelementptr    ) [ 0001]
T_V_1           (add              ) [ 0000]
X_V_2           (select           ) [ 0111]
stg_28          (write            ) [ 0000]
stg_29          (write            ) [ 0000]
stg_30          (ret              ) [ 0000]
p_Val2_5        (load             ) [ 0000]
p_Val2_5_cast   (zext             ) [ 0000]
p_Val2_8        (add              ) [ 0000]
p_Val2_s_2      (sub              ) [ 0000]
p_Val2_6        (sub              ) [ 0000]
p_Val2_3_pn     (select           ) [ 0000]
current_V       (select           ) [ 0111]
Y_V             (add              ) [ 0111]
stg_39          (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="theta_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="angles_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angles_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="theta_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="theta_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="stg_28_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="32" slack="0"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_28/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="stg_29_write_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="0" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="0"/>
<pin id="50" dir="0" index="2" bw="32" slack="0"/>
<pin id="51" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_29/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="angles_V_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="26" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="5" slack="0"/>
<pin id="58" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="angles_V_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="5" slack="0"/>
<pin id="63" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="64" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="66" class="1005" name="p_Val2_4_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="1"/>
<pin id="68" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_Val2_4_phi_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="1"/>
<pin id="72" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="32" slack="1"/>
<pin id="74" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="p_Val2_3_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_Val2_3_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="32" slack="1"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="p_Val2_s_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="p_Val2_s_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="27" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="sh_assign_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="1"/>
<pin id="105" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="sh_assign_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sh_assign/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sh_assign_cast1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_assign_cast1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="exitcond_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="5" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="step_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="step/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_Val2_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="5" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="T_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="T_V/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_Val2_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="5" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_6_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="T_V_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="T_V_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="X_V_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="X_V_2/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Val2_5_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="26" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_5_cast/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_Val2_8_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="26" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_Val2_s_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s_2/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_Val2_6_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="0" index="1" bw="26" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_Val2_3_pn_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3_pn/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="current_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_V/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="Y_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="1"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y_V/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="theta_V_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="theta_V_read "/>
</bind>
</comp>

<comp id="221" class="1005" name="step_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="step "/>
</bind>
</comp>

<comp id="226" class="1005" name="tmp_2_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="p_Val2_2_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="angles_V_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="1"/>
<pin id="240" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="angles_V_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="X_V_2_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="X_V_2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="current_V_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_V "/>
</bind>
</comp>

<comp id="253" class="1005" name="Y_V_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Y_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="14" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="32" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="32" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="70" pin="4"/><net_sink comp="66" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="82" pin="4"/><net_sink comp="47" pin=2"/></net>

<net id="90"><net_src comp="82" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="95" pin="4"/><net_sink comp="40" pin=2"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="107" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="107" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="107" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="70" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="82" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="115" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="95" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="136" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="95" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="115" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="107" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="163"><net_src comp="136" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="95" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="131" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="142" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="159" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="61" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="66" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="66" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="173" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="183" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="177" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="188" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="194" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="78" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="34" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="224"><net_src comp="125" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="229"><net_src comp="131" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="235"><net_src comp="148" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="241"><net_src comp="54" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="246"><net_src comp="165" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="251"><net_src comp="200" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="256"><net_src comp="207" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="82" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_V | {2 }
	Port: c_V | {2 }
  - Chain level:
	State 1
	State 2
		sh_assign_cast1 : 1
		exitcond : 1
		step : 1
		stg_18 : 2
		tmp_2 : 1
		p_Val2_1 : 2
		T_V : 3
		p_Val2_2 : 2
		tmp_6 : 1
		angles_V_addr : 2
		p_Val2_5 : 3
		T_V_1 : 3
		X_V_2 : 4
		stg_28 : 1
		stg_29 : 1
	State 3
		p_Val2_5_cast : 1
		p_Val2_8 : 2
		p_Val2_6 : 2
		p_Val2_3_pn : 1
		current_V : 3
		Y_V : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   lshr   |     p_Val2_1_fu_136     |    0    |    88   |
|          |     p_Val2_2_fu_148     |    0    |    88   |
|----------|-------------------------|---------|---------|
|          |       step_fu_125       |    0    |    5    |
|    add   |       T_V_1_fu_159      |    0    |    32   |
|          |     p_Val2_8_fu_177     |    0    |    32   |
|          |        Y_V_fu_207       |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |        T_V_fu_142       |    0    |    32   |
|    sub   |    p_Val2_s_2_fu_183    |    0    |    32   |
|          |     p_Val2_6_fu_188     |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |       X_V_2_fu_165      |    0    |    32   |
|  select  |    p_Val2_3_pn_fu_194   |    0    |    32   |
|          |     current_V_fu_200    |    0    |    32   |
|----------|-------------------------|---------|---------|
|   icmp   |     exitcond_fu_119     |    0    |    5    |
|          |       tmp_2_fu_131      |    0    |    40   |
|----------|-------------------------|---------|---------|
|   read   | theta_V_read_read_fu_34 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |    stg_28_write_fu_40   |    0    |    0    |
|          |    stg_29_write_fu_47   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |  sh_assign_cast1_fu_115 |    0    |    0    |
|   zext   |       tmp_6_fu_154      |    0    |    0    |
|          |   p_Val2_5_cast_fu_173  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   514   |
|----------|-------------------------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|angles_V|    0   |   26   |   87   |
+--------+--------+--------+--------+
|  Total |    0   |   26   |   87   |
+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    X_V_2_reg_243    |   32   |
|     Y_V_reg_253     |   32   |
|angles_V_addr_reg_238|    5   |
|  current_V_reg_248  |   32   |
|   p_Val2_2_reg_232  |   32   |
|   p_Val2_3_reg_78   |   32   |
|   p_Val2_4_reg_66   |   32   |
|   p_Val2_s_reg_91   |   32   |
|  sh_assign_reg_103  |    5   |
|     step_reg_221    |    5   |
| theta_V_read_reg_213|   32   |
|    tmp_2_reg_226    |    1   |
+---------------------+--------+
|        Total        |   272  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   5  |   10   ||    5    |
|  p_Val2_4_reg_66 |  p0  |   2  |  32  |   64   ||    32   |
|  p_Val2_3_reg_78 |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   138  || 4.40675 ||    69   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   514  |
|   Memory  |    0   |    -   |   26   |   87   |
|Multiplexer|    -   |    4   |    -   |   69   |
|  Register |    -   |    -   |   272  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   298  |   670  |
+-----------+--------+--------+--------+--------+
