// Seed: 1916939850
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_4;
  assign id_1 = ~id_3;
  id_5(
      .id_0(1), .id_1(id_3), .id_2()
  );
  wire id_6;
  assign id_4 = id_3;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input tri0  id_0,
    input uwire id_1,
    input wor   id_2
);
  wire id_4;
  tri1 id_5 = 1'b0;
  assign id_5 = 1;
  wire id_6;
  assign id_6 = id_6;
endmodule
module module_3 (
    output wire id_0,
    input uwire id_1,
    output wor id_2,
    input uwire id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6
);
  always @(posedge 1'b0 or posedge 1) id_0 = 1;
  module_2 modCall_1 (
      id_3,
      id_5,
      id_6
  );
endmodule
