# SPI Slave with Single Port RAM: Design and Verification

This repository contains the RTL design and a complete UVM verification environment for the SPI SLave, SPI Ram and SPI Wrapper.

## Project Overview

For a complete and detailed explanation of the project, please refer to the full project document:

**[View Project PDF](./SPI_Slave_with_Single_port_Ram.pdf)**

## UVM hierarchy 

![UVM Verification Environment Block Diagram](./Wrapper.svg)

