INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sources_1/new/usb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sources_1/new/ich8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ich8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sources_1/new/ddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sources_1/new/gmch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gmch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_usb_0_0/sim/design_1_usb_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_usb_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ich8_0_1/sim/design_1_ich8_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ich8_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ddr_0_1/sim/design_1_ddr_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ddr_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_gmch_0_1/sim/design_1_gmch_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_gmch_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_processor_0_1/sim/design_1_processor_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processor_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
