

================================================================
== Vitis HLS Report for 'fc_layer_120_84_s'
================================================================
* Date:           Mon Apr  7 23:44:42 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        lenet_proj
* Solution:       lenet (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.60 ns | 9.198 ns |   3.40 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    52422|    52422| 0.661 ms | 0.661 ms |  52422|  52422|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_1   |    52416|    52416|       624|          -|          -|    84|    no    |
        | + VITIS_LOOP_82_2  |      614|      614|        20|          5|          1|   120|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 5, D = 20, States = { 10 11 12 13 14 15 16 17 18 19 20 35 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 30 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 29 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 35 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 10 
29 --> 2 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 
35 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.19>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_24"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:79]   --->   Operation 36 'read' 'output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:79]   --->   Operation 37 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_read, i32, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:79]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i62 %trunc_ln" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:79]   --->   Operation 39 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln79" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:79]   --->   Operation 40 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (9.19ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:79]   --->   Operation 41 'writereq' 'empty' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_read, i32, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 42 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i62 %trunc_ln4" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 43 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln82" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 44 'getelementptr' 'gmem_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "%br_ln79 = br void" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:79]   --->   Operation 45 'br' 'br_ln79' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln79, void %bb, i7, void" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:79]   --->   Operation 46 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.48ns)   --->   "%icmp_ln79 = icmp_eq  i7 %i, i7" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:79]   --->   Operation 47 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 48 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.87ns)   --->   "%add_ln79 = add i7 %i, i7" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:79]   --->   Operation 49 'add' 'add_ln79' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %.split, void" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:79]   --->   Operation 50 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.19>
ST_3 : Operation 51 [7/7] (9.19ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_11, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 51 'readreq' 'empty_51' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 9.19>
ST_4 : Operation 52 [6/7] (9.19ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_11, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 52 'readreq' 'empty_51' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 9.19>
ST_5 : Operation 53 [5/7] (9.19ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_11, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 53 'readreq' 'empty_51' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 9.19>
ST_6 : Operation 54 [4/7] (9.19ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_11, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 54 'readreq' 'empty_51' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 9.19>
ST_7 : Operation 55 [3/7] (9.19ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_11, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 55 'readreq' 'empty_51' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 9.19>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i7 %i" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:79]   --->   Operation 56 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [2/7] (9.19ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_11, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 57 'readreq' 'empty_51' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%fc2_biases_addr = getelementptr i32 %fc2_biases, i64, i64 %zext_ln79" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:85]   --->   Operation 58 'getelementptr' 'fc2_biases_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [2/2] (3.25ns)   --->   "%fc2_biases_load = load i7 %fc2_biases_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:85]   --->   Operation 59 'load' 'fc2_biases_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 84> <ROM>

State 9 <SV = 8> <Delay = 9.19>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i7 %i" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:81]   --->   Operation 60 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:81]   --->   Operation 61 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/7] (9.19ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_11, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 62 'readreq' 'empty_51' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 63 [1/2] (3.25ns)   --->   "%fc2_biases_load = load i7 %fc2_biases_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:85]   --->   Operation 63 'load' 'fc2_biases_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 84> <ROM>
ST_9 : Operation 64 [1/1] (1.76ns)   --->   "%br_ln82 = br void %bb10" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 64 'br' 'br_ln82' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 5.06>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln82, void %ifFalse, i7, void %.split" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 65 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 %add_ln83_1, void %ifFalse, i14, void %.split" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 66 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (1.48ns)   --->   "%icmp_ln82 = icmp_eq  i7 %j, i7" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 67 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (1.87ns)   --->   "%add_ln82 = add i7 %j, i7" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 68 'add' 'add_ln82' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %bb10.split, void %bb" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 69 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (1.81ns)   --->   "%add_ln83 = add i14 %zext_ln81, i14 %phi_mul" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 70 'add' 'add_ln83' <Predicate = (!icmp_ln82)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i14 %add_ln83" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 71 'zext' 'zext_ln83' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%fc2_weights_addr = getelementptr i32 %fc2_weights, i64, i64 %zext_ln83" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 72 'getelementptr' 'fc2_weights_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_10 : Operation 73 [2/2] (3.25ns)   --->   "%fc2_weights_load = load i14 %fc2_weights_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 73 'load' 'fc2_weights_load' <Predicate = (!icmp_ln82)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10080> <ROM>
ST_10 : Operation 74 [1/1] (1.48ns)   --->   "%ifzero = icmp_eq  i7 %add_ln82, i7" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 74 'icmp' 'ifzero' <Predicate = (!icmp_ln82)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %ifzero, void %ifFalse, void %ifTrue" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:82]   --->   Operation 75 'br' 'br_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb10"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln82)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 9.19>
ST_11 : Operation 77 [1/1] (9.19ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_11, i1 %empty_51" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 77 'read' 'gmem_addr_11_read' <Predicate = (!icmp_ln82)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 78 [1/2] (3.25ns)   --->   "%fc2_weights_load = load i14 %fc2_weights_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 78 'load' 'fc2_weights_load' <Predicate = (!icmp_ln82)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10080> <ROM>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln83 = bitcast i32 %gmem_addr_11_read" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 79 'bitcast' 'bitcast_ln83' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_12 : Operation 80 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln83, i32 %fc2_weights_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 80 'fmul' 'mul' <Predicate = (!icmp_ln82)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 81 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln83, i32 %fc2_weights_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 81 'fmul' 'mul' <Predicate = (!icmp_ln82)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.70>
ST_14 : Operation 82 [1/1] (1.81ns)   --->   "%add_ln83_1 = add i14 %phi_mul, i14" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 82 'add' 'add_ln83_1' <Predicate = (!icmp_ln82)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 83 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln83, i32 %fc2_weights_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 83 'fmul' 'mul' <Predicate = (!icmp_ln82)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.70>
ST_15 : Operation 84 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln83, i32 %fc2_weights_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 84 'fmul' 'mul' <Predicate = (!icmp_ln82)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%sum_3 = phi i32 %sum_4, void %ifFalse, i32, void %.split"   --->   Operation 85 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 86 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 87 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 88 [5/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 88 'fadd' 'sum_4' <Predicate = (!icmp_ln82)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 89 [4/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 89 'fadd' 'sum_4' <Predicate = (!icmp_ln82)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 90 [3/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 90 'fadd' 'sum_4' <Predicate = (!icmp_ln82)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 91 [2/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 91 'fadd' 'sum_4' <Predicate = (!icmp_ln82)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:81]   --->   Operation 92 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_20 : Operation 93 [1/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:83]   --->   Operation 93 'fadd' 'sum_4' <Predicate = (!icmp_ln82)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 21> <Delay = 7.25>
ST_21 : Operation 94 [5/5] (7.25ns)   --->   "%sum = fadd i32 %sum_4, i32 %fc2_biases_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:85]   --->   Operation 94 'fadd' 'sum' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 22> <Delay = 7.25>
ST_22 : Operation 95 [4/5] (7.25ns)   --->   "%sum = fadd i32 %sum_4, i32 %fc2_biases_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:85]   --->   Operation 95 'fadd' 'sum' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 23> <Delay = 7.25>
ST_23 : Operation 96 [3/5] (7.25ns)   --->   "%sum = fadd i32 %sum_4, i32 %fc2_biases_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:85]   --->   Operation 96 'fadd' 'sum' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 24> <Delay = 7.25>
ST_24 : Operation 97 [2/5] (7.25ns)   --->   "%sum = fadd i32 %sum_4, i32 %fc2_biases_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:85]   --->   Operation 97 'fadd' 'sum' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 25> <Delay = 7.25>
ST_25 : Operation 98 [1/5] (7.25ns)   --->   "%sum = fadd i32 %sum_4, i32 %fc2_biases_load" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:85]   --->   Operation 98 'fadd' 'sum' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 26> <Delay = 5.43>
ST_26 : Operation 99 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %sum, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:86]   --->   Operation 99 'fcmp' 'tmp_s' <Predicate = (ifzero)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 27> <Delay = 6.40>
ST_27 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln86 = bitcast i32 %sum" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:86]   --->   Operation 100 'bitcast' 'bitcast_ln86' <Predicate = (ifzero)> <Delay = 0.00>
ST_27 : Operation 101 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86, i32, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:86]   --->   Operation 101 'partselect' 'tmp' <Predicate = (ifzero)> <Delay = 0.00>
ST_27 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %bitcast_ln86" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:86]   --->   Operation 102 'trunc' 'trunc_ln86' <Predicate = (ifzero)> <Delay = 0.00>
ST_27 : Operation 103 [1/1] (1.55ns)   --->   "%icmp_ln86 = icmp_ne  i8 %tmp, i8" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:86]   --->   Operation 103 'icmp' 'icmp_ln86' <Predicate = (ifzero)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 104 [1/1] (2.44ns)   --->   "%icmp_ln86_2 = icmp_eq  i23 %trunc_ln86, i23" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:86]   --->   Operation 104 'icmp' 'icmp_ln86_2' <Predicate = (ifzero)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln86)   --->   "%or_ln86 = or i1 %icmp_ln86_2, i1 %icmp_ln86" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:86]   --->   Operation 105 'or' 'or_ln86' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 106 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %sum, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:86]   --->   Operation 106 'fcmp' 'tmp_s' <Predicate = (ifzero)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln86)   --->   "%and_ln86 = and i1 %or_ln86, i1 %tmp_s" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:86]   --->   Operation 107 'and' 'and_ln86' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln86 = select i1 %and_ln86, i32 %bitcast_ln86, i32" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:86]   --->   Operation 108 'select' 'select_ln86' <Predicate = (ifzero)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 28> <Delay = 9.19>
ST_28 : Operation 109 [1/1] (9.19ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %select_ln86, i4, i1 %empty, i1 %empty_51" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:86]   --->   Operation 109 'write' 'write_ln86' <Predicate = (ifzero)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 110 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>

State 29 <SV = 16> <Delay = 0.00>
ST_29 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 111 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 30 <SV = 2> <Delay = 9.19>
ST_30 : Operation 112 [5/5] (9.19ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:88]   --->   Operation 112 'writeresp' 'empty_53' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 3> <Delay = 9.19>
ST_31 : Operation 113 [4/5] (9.19ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:88]   --->   Operation 113 'writeresp' 'empty_53' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 4> <Delay = 9.19>
ST_32 : Operation 114 [3/5] (9.19ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:88]   --->   Operation 114 'writeresp' 'empty_53' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 5> <Delay = 9.19>
ST_33 : Operation 115 [2/5] (9.19ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:88]   --->   Operation 115 'writeresp' 'empty_53' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 6> <Delay = 9.19>
ST_34 : Operation 116 [1/5] (9.19ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:88]   --->   Operation 116 'writeresp' 'empty_53' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln88 = ret" [C:\Users\Baron\Desktop\EE_297_Repo\EE_297\vivado\lenet_proj\lenet_top.h:88]   --->   Operation 117 'ret' 'ret_ln88' <Predicate = true> <Delay = 0.00>

State 35 <SV = 20> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_biases]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000]
output_read       (read             ) [ 000000000000000000000000000000000000]
input_read        (read             ) [ 000000000000000000000000000000000000]
trunc_ln          (partselect       ) [ 000000000000000000000000000000000000]
sext_ln79         (sext             ) [ 000000000000000000000000000000000000]
gmem_addr         (getelementptr    ) [ 001111111111111111111111111111111111]
empty             (writereq         ) [ 000000000000000000000000000000000000]
trunc_ln4         (partselect       ) [ 000000000000000000000000000000000000]
sext_ln82         (sext             ) [ 000000000000000000000000000000000000]
gmem_addr_11      (getelementptr    ) [ 001111111111111111111111111111000001]
br_ln79           (br               ) [ 011111111111111111111111111111000001]
i                 (phi              ) [ 001111111100000000000000000000000000]
icmp_ln79         (icmp             ) [ 001111111111111111111111111111000001]
empty_50          (speclooptripcount) [ 000000000000000000000000000000000000]
add_ln79          (add              ) [ 011111111111111111111111111111000001]
br_ln79           (br               ) [ 000000000000000000000000000000000000]
zext_ln79         (zext             ) [ 000000000000000000000000000000000000]
fc2_biases_addr   (getelementptr    ) [ 000000000100000000000000000000000000]
zext_ln81         (zext             ) [ 000000000011111111111111111110000001]
specloopname_ln81 (specloopname     ) [ 000000000000000000000000000000000000]
empty_51          (readreq          ) [ 000000000000000000000000000000000000]
fc2_biases_load   (load             ) [ 000000000011111111111111111110000001]
br_ln82           (br               ) [ 001111111111111111111111111111000001]
j                 (phi              ) [ 000000000011111111111111111110000001]
phi_mul           (phi              ) [ 000000000011111111111111111110000001]
icmp_ln82         (icmp             ) [ 001111111111111111111111111111000001]
add_ln82          (add              ) [ 001111111111111111111111111111000001]
br_ln82           (br               ) [ 000000000000000000000000000000000000]
add_ln83          (add              ) [ 000000000000000000000000000000000000]
zext_ln83         (zext             ) [ 000000000000000000000000000000000000]
fc2_weights_addr  (getelementptr    ) [ 000000000001000000000000000000000000]
ifzero            (icmp             ) [ 000000000011111111111111111110000001]
br_ln82           (br               ) [ 000000000000000000000000000000000000]
br_ln0            (br               ) [ 001111111111111111111111111111000001]
gmem_addr_11_read (read             ) [ 000000000000100000000000000000000000]
fc2_weights_load  (load             ) [ 000000000010111100000000000000000000]
bitcast_ln83      (bitcast          ) [ 000000000010011100000000000000000000]
add_ln83_1        (add              ) [ 001111111111111111111111111111000001]
mul               (fmul             ) [ 000000000011111011111000000000000000]
sum_3             (phi              ) [ 000000000011111111111000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000]
empty_52          (speclooptripcount) [ 000000000000000000000000000000000000]
specloopname_ln81 (specloopname     ) [ 000000000000000000000000000000000000]
sum_4             (fadd             ) [ 001111111111111110000111111111000001]
sum               (fadd             ) [ 000000000000110000000000001100000000]
bitcast_ln86      (bitcast          ) [ 000000000000000000000000000000000000]
tmp               (partselect       ) [ 000000000000000000000000000000000000]
trunc_ln86        (trunc            ) [ 000000000000000000000000000000000000]
icmp_ln86         (icmp             ) [ 000000000000000000000000000000000000]
icmp_ln86_2       (icmp             ) [ 000000000000000000000000000000000000]
or_ln86           (or               ) [ 000000000000000000000000000000000000]
tmp_s             (fcmp             ) [ 000000000000000000000000000000000000]
and_ln86          (and              ) [ 000000000000000000000000000000000000]
select_ln86       (select           ) [ 000000000000001000000000000010000000]
write_ln86        (write            ) [ 000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000]
br_ln0            (br               ) [ 011111111111111111111111111111000001]
empty_53          (writeresp        ) [ 000000000000000000000000000000000000]
ret_ln88          (ret              ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fc2_biases">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fc2_weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="output_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_writeresp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/1 empty_53/30 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_readreq_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_51/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="gmem_addr_11_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="10"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_11_read/11 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln86_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="28"/>
<pin id="124" dir="0" index="2" bw="32" slack="1"/>
<pin id="125" dir="0" index="3" bw="1" slack="0"/>
<pin id="126" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln86/28 "/>
</bind>
</comp>

<comp id="130" class="1004" name="fc2_biases_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc2_biases_addr/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc2_biases_load/8 "/>
</bind>
</comp>

<comp id="143" class="1004" name="fc2_weights_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="14" slack="0"/>
<pin id="147" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc2_weights_addr/10 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="14" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc2_weights_load/10 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="1"/>
<pin id="158" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="j_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="j_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/10 "/>
</bind>
</comp>

<comp id="179" class="1005" name="phi_mul_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="14" slack="1"/>
<pin id="181" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="phi_mul_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="14" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/10 "/>
</bind>
</comp>

<comp id="191" class="1005" name="sum_3_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sum_3 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="sum_3_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="32" slack="7"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_3/16 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="1"/>
<pin id="206" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_4/16 sum/21 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/12 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/26 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="62" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="0" index="3" bw="7" slack="0"/>
<pin id="222" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sext_ln79_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="62" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="gmem_addr_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="62" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln4_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="62" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="0" index="2" bw="3" slack="0"/>
<pin id="242" dir="0" index="3" bw="7" slack="0"/>
<pin id="243" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sext_ln82_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="62" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="gmem_addr_11_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="62" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_11/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln79_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln79_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln79_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="6"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/8 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln81_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="7"/>
<pin id="277" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/9 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln82_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/10 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln82_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/10 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln83_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="1"/>
<pin id="293" dir="0" index="1" bw="14" slack="0"/>
<pin id="294" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/10 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln83_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="14" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/10 "/>
</bind>
</comp>

<comp id="301" class="1004" name="ifzero_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/10 "/>
</bind>
</comp>

<comp id="307" class="1004" name="bitcast_ln83_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83/12 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln83_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="4"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_1/14 "/>
</bind>
</comp>

<comp id="317" class="1004" name="bitcast_ln86_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="2"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln86/27 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="0" index="3" bw="6" slack="0"/>
<pin id="325" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/27 "/>
</bind>
</comp>

<comp id="330" class="1004" name="trunc_ln86_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/27 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln86_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/27 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln86_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="23" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_2/27 "/>
</bind>
</comp>

<comp id="346" class="1004" name="or_ln86_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln86/27 "/>
</bind>
</comp>

<comp id="352" class="1004" name="and_ln86_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86/27 "/>
</bind>
</comp>

<comp id="358" class="1004" name="select_ln86_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/27 "/>
</bind>
</comp>

<comp id="366" class="1005" name="gmem_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2"/>
<pin id="368" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="gmem_addr_11_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="2"/>
<pin id="374" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_11 "/>
</bind>
</comp>

<comp id="381" class="1005" name="add_ln79_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="386" class="1005" name="fc2_biases_addr_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="1"/>
<pin id="388" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc2_biases_addr "/>
</bind>
</comp>

<comp id="391" class="1005" name="zext_ln81_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="14" slack="1"/>
<pin id="393" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln81 "/>
</bind>
</comp>

<comp id="396" class="1005" name="fc2_biases_load_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="13"/>
<pin id="398" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="fc2_biases_load "/>
</bind>
</comp>

<comp id="401" class="1005" name="icmp_ln82_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="405" class="1005" name="add_ln82_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

<comp id="410" class="1005" name="fc2_weights_addr_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="14" slack="1"/>
<pin id="412" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="fc2_weights_addr "/>
</bind>
</comp>

<comp id="415" class="1005" name="ifzero_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="12"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="419" class="1005" name="gmem_addr_11_read_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_11_read "/>
</bind>
</comp>

<comp id="424" class="1005" name="fc2_weights_load_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc2_weights_load "/>
</bind>
</comp>

<comp id="429" class="1005" name="bitcast_ln83_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln83 "/>
</bind>
</comp>

<comp id="434" class="1005" name="add_ln83_1_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="14" slack="1"/>
<pin id="436" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln83_1 "/>
</bind>
</comp>

<comp id="439" class="1005" name="mul_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="444" class="1005" name="sum_4_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_4 "/>
</bind>
</comp>

<comp id="450" class="1005" name="sum_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="456" class="1005" name="select_ln86_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln86 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="56" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="84" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="86" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="129"><net_src comp="88" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="194"><net_src comp="60" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="207"><net_src comp="195" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="216"><net_src comp="60" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="90" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="230"><net_src comp="217" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="231" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="96" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="24" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="238" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="160" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="160" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="156" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="278"><net_src comp="156" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="172" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="54" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="172" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="183" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="305"><net_src comp="285" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="315"><net_src comp="179" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="58" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="326"><net_src comp="74" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="76" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="78" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="317" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="320" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="80" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="330" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="82" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="334" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="212" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="317" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="14" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="231" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="375"><net_src comp="252" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="384"><net_src comp="264" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="389"><net_src comp="130" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="394"><net_src comp="275" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="399"><net_src comp="137" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="404"><net_src comp="279" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="285" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="413"><net_src comp="143" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="418"><net_src comp="301" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="116" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="427"><net_src comp="150" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="432"><net_src comp="307" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="437"><net_src comp="311" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="442"><net_src comp="208" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="447"><net_src comp="203" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="453"><net_src comp="203" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="459"><net_src comp="358" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="121" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {1 28 30 31 32 33 34 }
 - Input state : 
	Port: fc_layer<120, 84> : gmem | {3 4 5 6 7 8 9 11 }
	Port: fc_layer<120, 84> : input_r | {1 }
	Port: fc_layer<120, 84> : output_r | {1 }
	Port: fc_layer<120, 84> : fc2_biases | {8 9 }
	Port: fc_layer<120, 84> : fc2_weights | {10 11 }
  - Chain level:
	State 1
		sext_ln79 : 1
		gmem_addr : 2
		empty : 3
		sext_ln82 : 1
		gmem_addr_11 : 2
	State 2
		icmp_ln79 : 1
		add_ln79 : 1
		br_ln79 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		fc2_biases_addr : 1
		fc2_biases_load : 2
	State 9
	State 10
		icmp_ln82 : 1
		add_ln82 : 1
		br_ln82 : 2
		add_ln83 : 1
		zext_ln83 : 2
		fc2_weights_addr : 3
		fc2_weights_load : 4
		ifzero : 2
		br_ln82 : 3
	State 11
	State 12
		mul : 1
	State 13
	State 14
	State 15
	State 16
		sum_4 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		tmp : 1
		trunc_ln86 : 1
		icmp_ln86 : 2
		icmp_ln86_2 : 2
		or_ln86 : 3
		and_ln86 : 3
		select_ln86 : 3
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_203          |    2    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_208          |    3    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln79_fu_264        |    0    |    0    |    15   |
|    add   |        add_ln82_fu_285        |    0    |    0    |    15   |
|          |        add_ln83_fu_291        |    0    |    0    |    19   |
|          |       add_ln83_1_fu_311       |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln79_fu_258       |    0    |    0    |    11   |
|          |        icmp_ln82_fu_279       |    0    |    0    |    11   |
|   icmp   |         ifzero_fu_301         |    0    |    0    |    11   |
|          |        icmp_ln86_fu_334       |    0    |    0    |    11   |
|          |       icmp_ln86_2_fu_340      |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|  select  |       select_ln86_fu_358      |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln86_fu_346        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln86_fu_352        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |     output_read_read_fu_90    |    0    |    0    |    0    |
|   read   |     input_read_read_fu_96     |    0    |    0    |    0    |
|          | gmem_addr_11_read_read_fu_116 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_102     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_109      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln86_write_fu_121    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_212          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_217        |    0    |    0    |    0    |
|partselect|        trunc_ln4_fu_238       |    0    |    0    |    0    |
|          |           tmp_fu_320          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |        sext_ln79_fu_227       |    0    |    0    |    0    |
|          |        sext_ln82_fu_248       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln79_fu_270       |    0    |    0    |    0    |
|   zext   |        zext_ln81_fu_275       |    0    |    0    |    0    |
|          |        zext_ln83_fu_296       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln86_fu_330       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   348   |   877   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln79_reg_381    |    7   |
|     add_ln82_reg_405    |    7   |
|    add_ln83_1_reg_434   |   14   |
|   bitcast_ln83_reg_429  |   32   |
| fc2_biases_addr_reg_386 |    7   |
| fc2_biases_load_reg_396 |   32   |
| fc2_weights_addr_reg_410|   14   |
| fc2_weights_load_reg_424|   32   |
|gmem_addr_11_read_reg_419|   32   |
|   gmem_addr_11_reg_372  |   32   |
|    gmem_addr_reg_366    |   32   |
|        i_reg_156        |    7   |
|    icmp_ln82_reg_401    |    1   |
|      ifzero_reg_415     |    1   |
|        j_reg_168        |    7   |
|       mul_reg_439       |   32   |
|     phi_mul_reg_179     |   14   |
|   select_ln86_reg_456   |   32   |
|      sum_3_reg_191      |   32   |
|      sum_4_reg_444      |   32   |
|       sum_reg_450       |   32   |
|    zext_ln81_reg_391    |   14   |
+-------------------------+--------+
|          Total          |   445  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_102 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_102 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_137  |  p0  |   2  |   7  |   14   ||    9    |
|   grp_access_fu_150  |  p0  |   2  |  14  |   28   ||    9    |
|       i_reg_156      |  p0  |   2  |   7  |   14   ||    9    |
|    phi_mul_reg_179   |  p0  |   2  |  14  |   28   ||    9    |
|     sum_3_reg_191    |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_203      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_203      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_208      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   406  ||  17.69  ||    81   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   877  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   81   |
|  Register |    -   |    -   |   445  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   17   |   793  |   958  |
+-----------+--------+--------+--------+--------+
