LUTNet Notes 

Purpose
- Explain how binary networks map to FPGA LUT fabric
- Clarify high fan-in limitations and decomposition strategies
- Provide a mapping/training blueprint used in later FPGA work

Read order
1) docs/00_lutnet_overview.md
2) docs/02_high_fan_in_effects.md
3) docs/03_mapping_pipeline.md
4) docs/04_training_in_lut_domain.md
