# do I2C_CORE_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/turdi/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/turdi/Quartus_projects/sources/Top_files {/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:58 on Jan 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/turdi/Quartus_projects/sources/Top_files" /home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v 
# -- Compiling module I2C_CORE
# 
# Top level modules:
# 	I2C_CORE
# End time: 09:05:58 on Jan 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/turdi/Quartus_projects/sources/Modules {/home/turdi/Quartus_projects/sources/Modules/clock_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:58 on Jan 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/turdi/Quartus_projects/sources/Modules" /home/turdi/Quartus_projects/sources/Modules/clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 09:05:58 on Jan 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
do /home/turdi/Quartus_projects/I2C/simulation/clock_generator_sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:05 on Jan 06,2024
# vlog -reportprogress 300 -work work /home/turdi/Quartus_projects/I2C/simulation/modelsim/I2C_CORE.vt 
# -- Compiling module I2C_CORE_vlg_tst
# 
# Top level modules:
# 	I2C_CORE_vlg_tst
# End time: 09:06:05 on Jan 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.I2C_CORE_vlg_tst 
# Start time: 09:06:05 on Jan 06,2024
# Loading work.I2C_CORE_vlg_tst
# Loading sv_std.std
# Loading work.I2C_CORE
# Loading work.clock_generator
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# WARNING: No extended dataflow license exists
# End time: 09:08:29 on Jan 06,2024, Elapsed time: 0:02:24
# Errors: 0, Warnings: 8
