{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 13 10:11:23 2010 " "Info: Processing started: Fri Aug 13 10:11:23 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off new_decision -c new_decision --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off new_decision -c new_decision --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 32 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 34 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register N\[2\] register SDIO~reg0 121.18 MHz 8.252 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 121.18 MHz between source register \"N\[2\]\" and destination register \"SDIO~reg0\" (period= 8.252 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.065 ns + Longest register register " "Info: + Longest register to register delay is 8.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[2\] 1 REG LCFF_X34_Y17_N5 585 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y17_N5; Fanout = 585; REG Node = 'N\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[2] } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.154 ns) 1.677 ns Mux0~27053 2 COMB LCCOMB_X17_Y18_N24 1 " "Info: 2: + IC(1.523 ns) + CELL(0.154 ns) = 1.677 ns; Loc. = LCCOMB_X17_Y18_N24; Fanout = 1; COMB Node = 'Mux0~27053'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { N[2] Mux0~27053 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 660 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.272 ns) 3.264 ns Mux0~27055 3 COMB LCCOMB_X39_Y22_N28 1 " "Info: 3: + IC(1.315 ns) + CELL(0.272 ns) = 3.264 ns; Loc. = LCCOMB_X39_Y22_N28; Fanout = 1; COMB Node = 'Mux0~27055'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { Mux0~27053 Mux0~27055 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 660 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.154 ns) 3.622 ns Mux0~27066 4 COMB LCCOMB_X39_Y22_N26 1 " "Info: 4: + IC(0.204 ns) + CELL(0.154 ns) = 3.622 ns; Loc. = LCCOMB_X39_Y22_N26; Fanout = 1; COMB Node = 'Mux0~27066'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { Mux0~27055 Mux0~27066 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 660 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.272 ns) 4.649 ns Mux0~27109 5 COMB LCCOMB_X35_Y21_N0 1 " "Info: 5: + IC(0.755 ns) + CELL(0.272 ns) = 4.649 ns; Loc. = LCCOMB_X35_Y21_N0; Fanout = 1; COMB Node = 'Mux0~27109'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { Mux0~27066 Mux0~27109 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 660 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.357 ns) 5.690 ns Mux0~27134 6 COMB LCCOMB_X43_Y21_N0 1 " "Info: 6: + IC(0.684 ns) + CELL(0.357 ns) = 5.690 ns; Loc. = LCCOMB_X43_Y21_N0; Fanout = 1; COMB Node = 'Mux0~27134'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { Mux0~27109 Mux0~27134 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 660 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.154 ns) 7.092 ns Mux0~27666 7 COMB LCCOMB_X26_Y23_N6 1 " "Info: 7: + IC(1.248 ns) + CELL(0.154 ns) = 7.092 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 1; COMB Node = 'Mux0~27666'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { Mux0~27134 Mux0~27666 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 660 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.154 ns) 7.549 ns SDIO~1581 8 COMB LCCOMB_X25_Y23_N8 1 " "Info: 8: + IC(0.303 ns) + CELL(0.154 ns) = 7.549 ns; Loc. = LCCOMB_X25_Y23_N8; Fanout = 1; COMB Node = 'SDIO~1581'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.457 ns" { Mux0~27666 SDIO~1581 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.154 ns) 7.910 ns SDIO~1582 9 COMB LCCOMB_X25_Y23_N24 1 " "Info: 9: + IC(0.207 ns) + CELL(0.154 ns) = 7.910 ns; Loc. = LCCOMB_X25_Y23_N24; Fanout = 1; COMB Node = 'SDIO~1582'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.361 ns" { SDIO~1581 SDIO~1582 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.065 ns SDIO~reg0 10 REG LCFF_X25_Y23_N25 2 " "Info: 10: + IC(0.000 ns) + CELL(0.155 ns) = 8.065 ns; Loc. = LCFF_X25_Y23_N25; Fanout = 2; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { SDIO~1582 SDIO~reg0 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 22.64 % ) " "Info: Total cell delay = 1.826 ns ( 22.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.239 ns ( 77.36 % ) " "Info: Total interconnect delay = 6.239 ns ( 77.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.065 ns" { N[2] Mux0~27053 Mux0~27055 Mux0~27066 Mux0~27109 Mux0~27134 Mux0~27666 SDIO~1581 SDIO~1582 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.065 ns" { N[2] Mux0~27053 Mux0~27055 Mux0~27066 Mux0~27109 Mux0~27134 Mux0~27666 SDIO~1581 SDIO~1582 SDIO~reg0 } { 0.000ns 1.523ns 1.315ns 0.204ns 0.755ns 0.684ns 1.248ns 0.303ns 0.207ns 0.000ns } { 0.000ns 0.154ns 0.272ns 0.154ns 0.272ns 0.357ns 0.154ns 0.154ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.630 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns ten_MHz_ext 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G1 103 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G1; Fanout = 103; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.618 ns) 2.630 ns SDIO~reg0 3 REG LCFF_X25_Y23_N25 2 " "Info: 3: + IC(0.815 ns) + CELL(0.618 ns) = 2.630 ns; Loc. = LCFF_X25_Y23_N25; Fanout = 2; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 55.97 % ) " "Info: Total cell delay = 1.472 ns ( 55.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 44.03 % ) " "Info: Total interconnect delay = 1.158 ns ( 44.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.343ns 0.815ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.633 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns ten_MHz_ext 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G1 103 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G1; Fanout = 103; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.618 ns) 2.633 ns N\[2\] 3 REG LCFF_X34_Y17_N5 585 " "Info: 3: + IC(0.818 ns) + CELL(0.618 ns) = 2.633 ns; Loc. = LCFF_X34_Y17_N5; Fanout = 585; REG Node = 'N\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { ten_MHz_ext~clkctrl N[2] } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 55.91 % ) " "Info: Total cell delay = 1.472 ns ( 55.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 44.09 % ) " "Info: Total interconnect delay = 1.161 ns ( 44.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[2] } { 0.000ns 0.000ns 0.343ns 0.818ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.343ns 0.815ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[2] } { 0.000ns 0.000ns 0.343ns 0.818ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 419 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 419 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.065 ns" { N[2] Mux0~27053 Mux0~27055 Mux0~27066 Mux0~27109 Mux0~27134 Mux0~27666 SDIO~1581 SDIO~1582 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.065 ns" { N[2] Mux0~27053 Mux0~27055 Mux0~27066 Mux0~27109 Mux0~27134 Mux0~27666 SDIO~1581 SDIO~1582 SDIO~reg0 } { 0.000ns 1.523ns 1.315ns 0.204ns 0.755ns 0.684ns 1.248ns 0.303ns 0.207ns 0.000ns } { 0.000ns 0.154ns 0.272ns 0.154ns 0.272ns 0.357ns 0.154ns 0.154ns 0.154ns 0.155ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.343ns 0.815ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[2] } { 0.000ns 0.000ns 0.343ns 0.818ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register i\[9\] register memory_reg\[4694\] 183.86 MHz 5.439 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 183.86 MHz between source register \"i\[9\]\" and destination register \"memory_reg\[4694\]\" (period= 5.439 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.250 ns + Longest register register " "Info: + Longest register to register delay is 5.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[9\] 1 REG LCFF_X29_Y13_N19 69 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y13_N19; Fanout = 69; REG Node = 'i\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[9] } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 1057 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.357 ns) 2.248 ns Decoder2~26955 2 COMB LCCOMB_X43_Y19_N26 65 " "Info: 2: + IC(1.891 ns) + CELL(0.357 ns) = 2.248 ns; Loc. = LCCOMB_X43_Y19_N26; Fanout = 65; COMB Node = 'Decoder2~26955'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { i[9] Decoder2~26955 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 1069 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.053 ns) 3.758 ns memory_reg~646822 3 COMB LCCOMB_X43_Y7_N14 64 " "Info: 3: + IC(1.457 ns) + CELL(0.053 ns) = 3.758 ns; Loc. = LCCOMB_X43_Y7_N14; Fanout = 64; COMB Node = 'memory_reg~646822'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Decoder2~26955 memory_reg~646822 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.228 ns) 5.095 ns memory_reg~646872 4 COMB LCCOMB_X43_Y10_N0 1 " "Info: 4: + IC(1.109 ns) + CELL(0.228 ns) = 5.095 ns; Loc. = LCCOMB_X43_Y10_N0; Fanout = 1; COMB Node = 'memory_reg~646872'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { memory_reg~646822 memory_reg~646872 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.250 ns memory_reg\[4694\] 5 REG LCFF_X43_Y10_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 5.250 ns; Loc. = LCFF_X43_Y10_N1; Fanout = 2; REG Node = 'memory_reg\[4694\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { memory_reg~646872 memory_reg[4694] } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 1057 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.793 ns ( 15.10 % ) " "Info: Total cell delay = 0.793 ns ( 15.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.457 ns ( 84.90 % ) " "Info: Total interconnect delay = 4.457 ns ( 84.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.250 ns" { i[9] Decoder2~26955 memory_reg~646822 memory_reg~646872 memory_reg[4694] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.250 ns" { i[9] Decoder2~26955 memory_reg~646822 memory_reg~646872 memory_reg[4694] } { 0.000ns 1.891ns 1.457ns 1.109ns 0.000ns } { 0.000ns 0.357ns 0.053ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 2.622 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 2.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns SCLK_PE_3 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns SCLK_PE_3~clkctrl 2 COMB CLKCTRL_G3 5533 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 5533; COMB Node = 'SCLK_PE_3~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.618 ns) 2.622 ns memory_reg\[4694\] 3 REG LCFF_X43_Y10_N1 2 " "Info: 3: + IC(0.817 ns) + CELL(0.618 ns) = 2.622 ns; Loc. = LCFF_X43_Y10_N1; Fanout = 2; REG Node = 'memory_reg\[4694\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { SCLK_PE_3~clkctrl memory_reg[4694] } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 1057 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.76 % ) " "Info: Total cell delay = 1.462 ns ( 55.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 44.24 % ) " "Info: Total interconnect delay = 1.160 ns ( 44.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl memory_reg[4694] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { SCLK_PE_3 SCLK_PE_3~combout SCLK_PE_3~clkctrl memory_reg[4694] } { 0.000ns 0.000ns 0.343ns 0.817ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 2.627 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns SCLK_PE_3 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns SCLK_PE_3~clkctrl 2 COMB CLKCTRL_G3 5533 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 5533; COMB Node = 'SCLK_PE_3~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.618 ns) 2.627 ns i\[9\] 3 REG LCFF_X29_Y13_N19 69 " "Info: 3: + IC(0.822 ns) + CELL(0.618 ns) = 2.627 ns; Loc. = LCFF_X29_Y13_N19; Fanout = 69; REG Node = 'i\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { SCLK_PE_3~clkctrl i[9] } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 1057 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.65 % ) " "Info: Total cell delay = 1.462 ns ( 55.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns ( 44.35 % ) " "Info: Total interconnect delay = 1.165 ns ( 44.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl i[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { SCLK_PE_3 SCLK_PE_3~combout SCLK_PE_3~clkctrl i[9] } { 0.000ns 0.000ns 0.343ns 0.822ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl memory_reg[4694] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { SCLK_PE_3 SCLK_PE_3~combout SCLK_PE_3~clkctrl memory_reg[4694] } { 0.000ns 0.000ns 0.343ns 0.817ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl i[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { SCLK_PE_3 SCLK_PE_3~combout SCLK_PE_3~clkctrl i[9] } { 0.000ns 0.000ns 0.343ns 0.822ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 1057 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 1057 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.250 ns" { i[9] Decoder2~26955 memory_reg~646822 memory_reg~646872 memory_reg[4694] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.250 ns" { i[9] Decoder2~26955 memory_reg~646822 memory_reg~646872 memory_reg[4694] } { 0.000ns 1.891ns 1.457ns 1.109ns 0.000ns } { 0.000ns 0.357ns 0.053ns 0.228ns 0.155ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl memory_reg[4694] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { SCLK_PE_3 SCLK_PE_3~combout SCLK_PE_3~clkctrl memory_reg[4694] } { 0.000ns 0.000ns 0.343ns 0.817ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl i[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { SCLK_PE_3 SCLK_PE_3~combout SCLK_PE_3~clkctrl i[9] } { 0.000ns 0.000ns 0.343ns 0.822ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "memory_reg\[915\] SDIO_PE_5 SCLK_PE_3 6.164 ns register " "Info: tsu for register \"memory_reg\[915\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is 6.164 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.686 ns + Longest pin register " "Info: + Longest pin to register delay is 8.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns SDIO_PE_5 1 PIN PIN_C11 5520 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C11; Fanout = 5520; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.366 ns) + CELL(0.366 ns) 8.531 ns memory_reg~648591 2 COMB LCCOMB_X16_Y18_N18 1 " "Info: 2: + IC(7.366 ns) + CELL(0.366 ns) = 8.531 ns; Loc. = LCCOMB_X16_Y18_N18; Fanout = 1; COMB Node = 'memory_reg~648591'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.732 ns" { SDIO_PE_5 memory_reg~648591 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.686 ns memory_reg\[915\] 3 REG LCFF_X16_Y18_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 8.686 ns; Loc. = LCFF_X16_Y18_N19; Fanout = 2; REG Node = 'memory_reg\[915\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { memory_reg~648591 memory_reg[915] } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 1057 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 15.20 % ) " "Info: Total cell delay = 1.320 ns ( 15.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.366 ns ( 84.80 % ) " "Info: Total interconnect delay = 7.366 ns ( 84.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.686 ns" { SDIO_PE_5 memory_reg~648591 memory_reg[915] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.686 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~648591 memory_reg[915] } { 0.000ns 0.000ns 7.366ns 0.000ns } { 0.000ns 0.799ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 1057 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 2.612 ns - Shortest register " "Info: - Shortest clock path from clock \"SCLK_PE_3\" to destination register is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns SCLK_PE_3 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns SCLK_PE_3~clkctrl 2 COMB CLKCTRL_G3 5533 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 5533; COMB Node = 'SCLK_PE_3~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.618 ns) 2.612 ns memory_reg\[915\] 3 REG LCFF_X16_Y18_N19 2 " "Info: 3: + IC(0.807 ns) + CELL(0.618 ns) = 2.612 ns; Loc. = LCFF_X16_Y18_N19; Fanout = 2; REG Node = 'memory_reg\[915\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { SCLK_PE_3~clkctrl memory_reg[915] } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 1057 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.97 % ) " "Info: Total cell delay = 1.462 ns ( 55.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 44.03 % ) " "Info: Total interconnect delay = 1.150 ns ( 44.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl memory_reg[915] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { SCLK_PE_3 SCLK_PE_3~combout SCLK_PE_3~clkctrl memory_reg[915] } { 0.000ns 0.000ns 0.343ns 0.807ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.686 ns" { SDIO_PE_5 memory_reg~648591 memory_reg[915] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.686 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~648591 memory_reg[915] } { 0.000ns 0.000ns 7.366ns 0.000ns } { 0.000ns 0.799ns 0.366ns 0.155ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl memory_reg[915] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { SCLK_PE_3 SCLK_PE_3~combout SCLK_PE_3~clkctrl memory_reg[915] } { 0.000ns 0.000ns 0.343ns 0.807ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext reset_flag reset_flag~reg0 7.863 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"reset_flag\" through register \"reset_flag~reg0\" is 7.863 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.627 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns ten_MHz_ext 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G1 103 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G1; Fanout = 103; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.618 ns) 2.627 ns reset_flag~reg0 3 REG LCFF_X35_Y6_N31 5529 " "Info: 3: + IC(0.812 ns) + CELL(0.618 ns) = 2.627 ns; Loc. = LCFF_X35_Y6_N31; Fanout = 5529; REG Node = 'reset_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { ten_MHz_ext~clkctrl reset_flag~reg0 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 56.03 % ) " "Info: Total cell delay = 1.472 ns ( 56.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 43.97 % ) " "Info: Total interconnect delay = 1.155 ns ( 43.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { ten_MHz_ext ten_MHz_ext~clkctrl reset_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl reset_flag~reg0 } { 0.000ns 0.000ns 0.343ns 0.812ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 419 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.142 ns + Longest register pin " "Info: + Longest register to pin delay is 5.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset_flag~reg0 1 REG LCFF_X35_Y6_N31 5529 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y6_N31; Fanout = 5529; REG Node = 'reset_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_flag~reg0 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.144 ns) + CELL(1.998 ns) 5.142 ns reset_flag 2 PIN PIN_B12 0 " "Info: 2: + IC(3.144 ns) + CELL(1.998 ns) = 5.142 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'reset_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { reset_flag~reg0 reset_flag } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 38.86 % ) " "Info: Total cell delay = 1.998 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.144 ns ( 61.14 % ) " "Info: Total interconnect delay = 3.144 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { reset_flag~reg0 reset_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.142 ns" { reset_flag~reg0 reset_flag } { 0.000ns 3.144ns } { 0.000ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { ten_MHz_ext ten_MHz_ext~clkctrl reset_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl reset_flag~reg0 } { 0.000ns 0.000ns 0.343ns 0.812ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { reset_flag~reg0 reset_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.142 ns" { reset_flag~reg0 reset_flag } { 0.000ns 3.144ns } { 0.000ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "trigger~reg0 key_1_trigger ten_MHz_ext -2.160 ns register " "Info: th for register \"trigger~reg0\" (data pin = \"key_1_trigger\", clock pin = \"ten_MHz_ext\") is -2.160 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.667 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns ten_MHz_ext 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G1 103 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G1; Fanout = 103; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.618 ns) 2.667 ns trigger~reg0 3 REG LCFF_X45_Y31_N1 1 " "Info: 3: + IC(0.852 ns) + CELL(0.618 ns) = 2.667 ns; Loc. = LCFF_X45_Y31_N1; Fanout = 1; REG Node = 'trigger~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { ten_MHz_ext~clkctrl trigger~reg0 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 55.19 % ) " "Info: Total cell delay = 1.472 ns ( 55.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.195 ns ( 44.81 % ) " "Info: Total interconnect delay = 1.195 ns ( 44.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { ten_MHz_ext ten_MHz_ext~clkctrl trigger~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl trigger~reg0 } { 0.000ns 0.000ns 0.343ns 0.852ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 419 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.976 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns key_1_trigger 1 PIN PIN_G9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G9; Fanout = 1; PIN Node = 'key_1_trigger'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_1_trigger } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.961 ns) + CELL(0.053 ns) 4.821 ns trigger~6 2 COMB LCCOMB_X45_Y31_N0 1 " "Info: 2: + IC(3.961 ns) + CELL(0.053 ns) = 4.821 ns; Loc. = LCCOMB_X45_Y31_N0; Fanout = 1; COMB Node = 'trigger~6'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.014 ns" { key_1_trigger trigger~6 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.976 ns trigger~reg0 3 REG LCFF_X45_Y31_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.976 ns; Loc. = LCFF_X45_Y31_N1; Fanout = 1; REG Node = 'trigger~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { trigger~6 trigger~reg0 } "NODE_NAME" } } { "../new decision/new_decision.v" "" { Text "C:/altera/71/quartus/new decision/new_decision.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.015 ns ( 20.40 % ) " "Info: Total cell delay = 1.015 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.961 ns ( 79.60 % ) " "Info: Total interconnect delay = 3.961 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.976 ns" { key_1_trigger trigger~6 trigger~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.976 ns" { key_1_trigger key_1_trigger~combout trigger~6 trigger~reg0 } { 0.000ns 0.000ns 3.961ns 0.000ns } { 0.000ns 0.807ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { ten_MHz_ext ten_MHz_ext~clkctrl trigger~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl trigger~reg0 } { 0.000ns 0.000ns 0.343ns 0.852ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.976 ns" { key_1_trigger trigger~6 trigger~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.976 ns" { key_1_trigger key_1_trigger~combout trigger~6 trigger~reg0 } { 0.000ns 0.000ns 3.961ns 0.000ns } { 0.000ns 0.807ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Allocated 183 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 13 10:11:29 2010 " "Info: Processing ended: Fri Aug 13 10:11:29 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
