Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Feb  6 13:05:05 2023
| Host         : Kanish-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file barrel_shifter_timing_summary_routed.rpt -pb barrel_shifter_timing_summary_routed.pb -rpx barrel_shifter_timing_summary_routed.rpx -warn_on_violation
| Design       : barrel_shifter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[5]
                            (input port)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 3.998ns (42.915%)  route 5.318ns (57.085%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    data_in[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  data_in_IBUF[5]_inst/O
                         net (fo=9, routed)           1.805     2.789    data_in_IBUF[5]
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.124     2.913 r  data_out_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.982     3.896    data_out_OBUF[2]_inst_i_6_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I4_O)        0.124     4.020 r  data_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.808     4.828    data_out_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.952 r  data_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.723     6.675    data_out_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         2.642     9.317 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.317    data_out[2]
    U18                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.995ns  (logic 3.998ns (44.452%)  route 4.996ns (55.548%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  data_in_IBUF[0]_inst/O
                         net (fo=7, routed)           1.934     2.920    data_in_IBUF[0]
    SLICE_X1Y61          LUT3 (Prop_lut3_I1_O)        0.124     3.044 r  data_out_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.670     3.714    data_out_OBUF[4]_inst_i_4_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I2_O)        0.124     3.838 r  data_out_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.667     4.505    data_out_OBUF[4]_inst_i_3_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124     4.629 r  data_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.725     6.354    data_out_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         2.641     8.995 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.995    data_out[4]
    V16                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[5]
                            (input port)
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.909ns  (logic 4.244ns (47.635%)  route 4.665ns (52.365%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    data_in[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  data_in_IBUF[5]_inst/O
                         net (fo=9, routed)           1.970     2.954    data_in_IBUF[5]
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.124     3.078 r  data_out_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     3.745    data_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.124     3.869 r  data_out_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.869    data_out_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y61          MUXF7 (Prop_muxf7_I0_O)      0.212     4.081 r  data_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.028     6.109    data_out_OBUF[6]
    T16                  OBUF (Prop_obuf_I_O)         2.799     8.909 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.909    data_out[6]
    T16                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 3.900ns (44.809%)  route 4.804ns (55.191%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  data_in_IBUF[1]_inst/O
                         net (fo=7, routed)           2.186     3.194    data_in_IBUF[1]
    SLICE_X1Y60          LUT6 (Prop_lut6_I1_O)        0.124     3.318 r  data_out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.807     4.125    data_out_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I2_O)        0.124     4.249 r  data_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.810     6.059    data_out_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         2.645     8.704 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.704    data_out[0]
    V17                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa[1]
                            (input port)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.649ns  (logic 4.285ns (49.546%)  route 4.364ns (50.454%))
  Logic Levels:           5  (IBUF=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  sa[1] (IN)
                         net (fo=0)                   0.000     0.000    sa[1]
    V12                  IBUF (Prop_ibuf_I_O)         1.001     1.001 r  sa_IBUF[1]_inst/O
                         net (fo=22, routed)          1.629     2.630    sa_IBUF[1]
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.124     2.754 r  data_out_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.808     3.562    data_out_OBUF[5]_inst_i_7_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I3_O)        0.124     3.686 r  data_out_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.686    data_out_OBUF[5]_inst_i_3_n_0
    SLICE_X0Y59          MUXF7 (Prop_muxf7_I1_O)      0.217     3.903 r  data_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.927     5.829    data_out_OBUF[5]
    V15                  OBUF (Prop_obuf_I_O)         2.820     8.649 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.649    data_out[5]
    V15                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[5]
                            (input port)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.597ns  (logic 4.249ns (49.425%)  route 4.348ns (50.575%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    data_in[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  data_in_IBUF[5]_inst/O
                         net (fo=9, routed)           1.762     2.746    data_in_IBUF[5]
    SLICE_X1Y59          LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  data_out_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.667     3.537    data_out_OBUF[7]_inst_i_4_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I4_O)        0.124     3.661 r  data_out_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.661    data_out_OBUF[7]_inst_i_2_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I0_O)      0.212     3.873 r  data_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.920     5.792    data_out_OBUF[7]
    R16                  OBUF (Prop_obuf_I_O)         2.805     8.597 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.597    data_out[7]
    R16                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[6]
                            (input port)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.540ns  (logic 4.003ns (46.869%)  route 4.537ns (53.131%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  data_in[6] (IN)
                         net (fo=0)                   0.000     0.000    data_in[6]
    U14                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  data_in_IBUF[6]_inst/O
                         net (fo=10, routed)          1.676     2.659    data_in_IBUF[6]
    SLICE_X0Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.783 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.280     3.062    data_out_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I5_O)        0.124     3.186 r  data_out_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.857     4.043    data_out_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I0_O)        0.124     4.167 r  data_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.725     5.892    data_out_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         2.648     8.540 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.540    data_out[3]
    U17                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa[1]
                            (input port)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.311ns  (logic 4.522ns (54.405%)  route 3.790ns (45.595%))
  Logic Levels:           5  (IBUF=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  sa[1] (IN)
                         net (fo=0)                   0.000     0.000    sa[1]
    V12                  IBUF (Prop_ibuf_I_O)         1.001     1.001 r  sa_IBUF[1]_inst/O
                         net (fo=22, routed)          1.629     2.630    sa_IBUF[1]
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.154     2.784 r  data_out_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.294     3.078    data_out_OBUF[5]_inst_i_6_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I0_O)        0.327     3.405 r  data_out_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.405    data_out_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y58          MUXF7 (Prop_muxf7_I1_O)      0.217     3.622 r  data_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.866     5.488    data_out_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         2.823     8.311 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.311    data_out[1]
    U16                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 right
                            (input port)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.422ns (65.851%)  route 0.737ns (34.149%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  right (IN)
                         net (fo=0)                   0.000     0.000    right
    T11                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  right_IBUF_inst/O
                         net (fo=8, routed)           0.372     0.592    right_IBUF
    SLICE_X1Y61          LUT6 (Prop_lut6_I4_O)        0.045     0.637 r  data_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.365     1.002    data_out_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         1.157     2.159 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.159    data_out[4]
    V16                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 right
                            (input port)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.429ns (64.105%)  route 0.800ns (35.895%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  right (IN)
                         net (fo=0)                   0.000     0.000    right
    T11                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  right_IBUF_inst/O
                         net (fo=8, routed)           0.435     0.655    right_IBUF
    SLICE_X1Y60          LUT6 (Prop_lut6_I1_O)        0.045     0.700 r  data_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.365     1.065    data_out_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         1.165     2.229 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.229    data_out[3]
    U17                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 right
                            (input port)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.423ns (61.020%)  route 0.909ns (38.980%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  right (IN)
                         net (fo=0)                   0.000     0.000    right
    T11                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  right_IBUF_inst/O
                         net (fo=8, routed)           0.559     0.778    right_IBUF
    SLICE_X0Y60          LUT6 (Prop_lut6_I1_O)        0.045     0.823 r  data_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.350     1.174    data_out_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.159     2.332 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.332    data_out[2]
    U18                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa[2]
                            (input port)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.443ns (61.341%)  route 0.910ns (38.659%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sa[2] (IN)
                         net (fo=0)                   0.000     0.000    sa[2]
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sa_IBUF[2]_inst/O
                         net (fo=16, routed)          0.519     0.756    sa_IBUF[2]
    SLICE_X1Y61          LUT5 (Prop_lut5_I1_O)        0.045     0.801 r  data_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.191    data_out_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         1.161     2.353 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.353    data_out[0]
    V17                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa[2]
                            (input port)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.557ns (64.786%)  route 0.846ns (35.214%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  sa[2] (IN)
                         net (fo=0)                   0.000     0.000    sa[2]
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sa_IBUF[2]_inst/O
                         net (fo=16, routed)          0.399     0.635    sa_IBUF[2]
    SLICE_X1Y59          LUT5 (Prop_lut5_I4_O)        0.045     0.680 r  data_out_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.680    data_out_OBUF[7]_inst_i_3_n_0
    SLICE_X1Y59          MUXF7 (Prop_muxf7_I1_O)      0.065     0.745 r  data_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.448     1.193    data_out_OBUF[7]
    R16                  OBUF (Prop_obuf_I_O)         1.210     2.403 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.403    data_out[7]
    R16                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arith
                            (input port)
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.535ns (63.764%)  route 0.872ns (36.236%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  arith (IN)
                         net (fo=0)                   0.000     0.000    arith
    U11                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  arith_IBUF_inst/O
                         net (fo=15, routed)          0.414     0.637    arith_IBUF
    SLICE_X0Y61          LUT5 (Prop_lut5_I1_O)        0.045     0.682 r  data_out_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.682    data_out_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y61          MUXF7 (Prop_muxf7_I0_O)      0.062     0.744 r  data_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.458     1.203    data_out_OBUF[6]
    T16                  OBUF (Prop_obuf_I_O)         1.204     2.407 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.407    data_out[6]
    T16                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa[2]
                            (input port)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.571ns (64.957%)  route 0.848ns (35.043%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sa[2] (IN)
                         net (fo=0)                   0.000     0.000    sa[2]
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sa_IBUF[2]_inst/O
                         net (fo=16, routed)          0.406     0.643    sa_IBUF[2]
    SLICE_X0Y59          LUT5 (Prop_lut5_I4_O)        0.045     0.688 r  data_out_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.688    data_out_OBUF[5]_inst_i_3_n_0
    SLICE_X0Y59          MUXF7 (Prop_muxf7_I1_O)      0.065     0.753 r  data_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.194    data_out_OBUF[5]
    V15                  OBUF (Prop_obuf_I_O)         1.224     2.419 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.419    data_out[5]
    V15                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa[2]
                            (input port)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.572ns (64.247%)  route 0.875ns (35.753%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  sa[2] (IN)
                         net (fo=0)                   0.000     0.000    sa[2]
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sa_IBUF[2]_inst/O
                         net (fo=16, routed)          0.458     0.695    sa_IBUF[2]
    SLICE_X0Y58          LUT6 (Prop_lut6_I5_O)        0.045     0.740 r  data_out_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.740    data_out_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y58          MUXF7 (Prop_muxf7_I0_O)      0.062     0.802 r  data_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.218    data_out_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         1.228     2.446 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.446    data_out[1]
    U16                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





