// Seed: 1705331721
module module_0 (
    input  tri   id_0,
    output wand  id_1,
    output tri0  id_2,
    input  tri1  id_3
    , id_7,
    output uwire id_4,
    output wire  id_5
);
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input wor id_2,
    input supply1 id_3,
    input wor id_4,
    input tri id_5,
    output tri0 id_6,
    input tri id_7,
    input tri id_8,
    output wand id_9,
    input wand id_10,
    input uwire id_11,
    output tri id_12,
    output uwire id_13,
    input supply1 id_14,
    input tri id_15,
    input wire id_16,
    output uwire id_17
);
  always @(posedge 1 + 1 or posedge -1) #1;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_17,
      id_2,
      id_13,
      id_13
  );
endmodule
