
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ul_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401008 <.init>:
  401008:	stp	x29, x30, [sp, #-16]!
  40100c:	mov	x29, sp
  401010:	bl	401330 <tigetstr@plt+0x60>
  401014:	ldp	x29, x30, [sp], #16
  401018:	ret

Disassembly of section .plt:

0000000000401020 <_exit@plt-0x20>:
  401020:	stp	x16, x30, [sp, #-16]!
  401024:	adrp	x16, 413000 <tigetstr@plt+0x11d30>
  401028:	ldr	x17, [x16, #4088]
  40102c:	add	x16, x16, #0xff8
  401030:	br	x17
  401034:	nop
  401038:	nop
  40103c:	nop

0000000000401040 <_exit@plt>:
  401040:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401044:	ldr	x17, [x16]
  401048:	add	x16, x16, #0x0
  40104c:	br	x17

0000000000401050 <fputs@plt>:
  401050:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401054:	ldr	x17, [x16, #8]
  401058:	add	x16, x16, #0x8
  40105c:	br	x17

0000000000401060 <exit@plt>:
  401060:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401064:	ldr	x17, [x16, #16]
  401068:	add	x16, x16, #0x10
  40106c:	br	x17

0000000000401070 <dup@plt>:
  401070:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401074:	ldr	x17, [x16, #24]
  401078:	add	x16, x16, #0x18
  40107c:	br	x17

0000000000401080 <setupterm@plt>:
  401080:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401084:	ldr	x17, [x16, #32]
  401088:	add	x16, x16, #0x20
  40108c:	br	x17

0000000000401090 <tputs@plt>:
  401090:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401094:	ldr	x17, [x16, #40]
  401098:	add	x16, x16, #0x28
  40109c:	br	x17

00000000004010a0 <__cxa_atexit@plt>:
  4010a0:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  4010a4:	ldr	x17, [x16, #48]
  4010a8:	add	x16, x16, #0x30
  4010ac:	br	x17

00000000004010b0 <putwchar@plt>:
  4010b0:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  4010b4:	ldr	x17, [x16, #56]
  4010b8:	add	x16, x16, #0x38
  4010bc:	br	x17

00000000004010c0 <fileno@plt>:
  4010c0:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  4010c4:	ldr	x17, [x16, #64]
  4010c8:	add	x16, x16, #0x40
  4010cc:	br	x17

00000000004010d0 <signal@plt>:
  4010d0:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  4010d4:	ldr	x17, [x16, #72]
  4010d8:	add	x16, x16, #0x48
  4010dc:	br	x17

00000000004010e0 <fclose@plt>:
  4010e0:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  4010e4:	ldr	x17, [x16, #80]
  4010e8:	add	x16, x16, #0x50
  4010ec:	br	x17

00000000004010f0 <fopen@plt>:
  4010f0:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  4010f4:	ldr	x17, [x16, #88]
  4010f8:	add	x16, x16, #0x58
  4010fc:	br	x17

0000000000401100 <wcwidth@plt>:
  401100:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401104:	ldr	x17, [x16, #96]
  401108:	add	x16, x16, #0x60
  40110c:	br	x17

0000000000401110 <bindtextdomain@plt>:
  401110:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401114:	ldr	x17, [x16, #104]
  401118:	add	x16, x16, #0x68
  40111c:	br	x17

0000000000401120 <ungetwc@plt>:
  401120:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401124:	ldr	x17, [x16, #112]
  401128:	add	x16, x16, #0x70
  40112c:	br	x17

0000000000401130 <__libc_start_main@plt>:
  401130:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401134:	ldr	x17, [x16, #120]
  401138:	add	x16, x16, #0x78
  40113c:	br	x17

0000000000401140 <tigetflag@plt>:
  401140:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401144:	ldr	x17, [x16, #128]
  401148:	add	x16, x16, #0x80
  40114c:	br	x17

0000000000401150 <memset@plt>:
  401150:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401154:	ldr	x17, [x16, #136]
  401158:	add	x16, x16, #0x88
  40115c:	br	x17

0000000000401160 <calloc@plt>:
  401160:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401164:	ldr	x17, [x16, #144]
  401168:	add	x16, x16, #0x90
  40116c:	br	x17

0000000000401170 <realloc@plt>:
  401170:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401174:	ldr	x17, [x16, #152]
  401178:	add	x16, x16, #0x98
  40117c:	br	x17

0000000000401180 <close@plt>:
  401180:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401184:	ldr	x17, [x16, #160]
  401188:	add	x16, x16, #0xa0
  40118c:	br	x17

0000000000401190 <__gmon_start__@plt>:
  401190:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401194:	ldr	x17, [x16, #168]
  401198:	add	x16, x16, #0xa8
  40119c:	br	x17

00000000004011a0 <getwc@plt>:
  4011a0:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  4011a4:	ldr	x17, [x16, #176]
  4011a8:	add	x16, x16, #0xb0
  4011ac:	br	x17

00000000004011b0 <abort@plt>:
  4011b0:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  4011b4:	ldr	x17, [x16, #184]
  4011b8:	add	x16, x16, #0xb8
  4011bc:	br	x17

00000000004011c0 <textdomain@plt>:
  4011c0:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  4011c4:	ldr	x17, [x16, #192]
  4011c8:	add	x16, x16, #0xc0
  4011cc:	br	x17

00000000004011d0 <getopt_long@plt>:
  4011d0:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  4011d4:	ldr	x17, [x16, #200]
  4011d8:	add	x16, x16, #0xc8
  4011dc:	br	x17

00000000004011e0 <warn@plt>:
  4011e0:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  4011e4:	ldr	x17, [x16, #208]
  4011e8:	add	x16, x16, #0xd0
  4011ec:	br	x17

00000000004011f0 <free@plt>:
  4011f0:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  4011f4:	ldr	x17, [x16, #216]
  4011f8:	add	x16, x16, #0xd8
  4011fc:	br	x17

0000000000401200 <fflush@plt>:
  401200:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401204:	ldr	x17, [x16, #224]
  401208:	add	x16, x16, #0xe0
  40120c:	br	x17

0000000000401210 <warnx@plt>:
  401210:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401214:	ldr	x17, [x16, #232]
  401218:	add	x16, x16, #0xe8
  40121c:	br	x17

0000000000401220 <fputws@plt>:
  401220:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401224:	ldr	x17, [x16, #240]
  401228:	add	x16, x16, #0xf0
  40122c:	br	x17

0000000000401230 <errx@plt>:
  401230:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401234:	ldr	x17, [x16, #248]
  401238:	add	x16, x16, #0xf8
  40123c:	br	x17

0000000000401240 <iswprint@plt>:
  401240:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401244:	ldr	x17, [x16, #256]
  401248:	add	x16, x16, #0x100
  40124c:	br	x17

0000000000401250 <printf@plt>:
  401250:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401254:	ldr	x17, [x16, #264]
  401258:	add	x16, x16, #0x108
  40125c:	br	x17

0000000000401260 <__errno_location@plt>:
  401260:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401264:	ldr	x17, [x16, #272]
  401268:	add	x16, x16, #0x110
  40126c:	br	x17

0000000000401270 <getenv@plt>:
  401270:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401274:	ldr	x17, [x16, #280]
  401278:	add	x16, x16, #0x118
  40127c:	br	x17

0000000000401280 <gettext@plt>:
  401280:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401284:	ldr	x17, [x16, #288]
  401288:	add	x16, x16, #0x120
  40128c:	br	x17

0000000000401290 <fprintf@plt>:
  401290:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401294:	ldr	x17, [x16, #296]
  401298:	add	x16, x16, #0x128
  40129c:	br	x17

00000000004012a0 <err@plt>:
  4012a0:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  4012a4:	ldr	x17, [x16, #304]
  4012a8:	add	x16, x16, #0x130
  4012ac:	br	x17

00000000004012b0 <setlocale@plt>:
  4012b0:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  4012b4:	ldr	x17, [x16, #312]
  4012b8:	add	x16, x16, #0x138
  4012bc:	br	x17

00000000004012c0 <ferror@plt>:
  4012c0:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  4012c4:	ldr	x17, [x16, #320]
  4012c8:	add	x16, x16, #0x140
  4012cc:	br	x17

00000000004012d0 <tigetstr@plt>:
  4012d0:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  4012d4:	ldr	x17, [x16, #328]
  4012d8:	add	x16, x16, #0x148
  4012dc:	br	x17

Disassembly of section .text:

00000000004012e0 <.text>:
  4012e0:	mov	x29, #0x0                   	// #0
  4012e4:	mov	x30, #0x0                   	// #0
  4012e8:	mov	x5, x0
  4012ec:	ldr	x1, [sp]
  4012f0:	add	x2, sp, #0x8
  4012f4:	mov	x6, sp
  4012f8:	movz	x0, #0x0, lsl #48
  4012fc:	movk	x0, #0x0, lsl #32
  401300:	movk	x0, #0x40, lsl #16
  401304:	movk	x0, #0x13ec
  401308:	movz	x3, #0x0, lsl #48
  40130c:	movk	x3, #0x0, lsl #32
  401310:	movk	x3, #0x40, lsl #16
  401314:	movk	x3, #0x32f0
  401318:	movz	x4, #0x0, lsl #48
  40131c:	movk	x4, #0x0, lsl #32
  401320:	movk	x4, #0x40, lsl #16
  401324:	movk	x4, #0x3370
  401328:	bl	401130 <__libc_start_main@plt>
  40132c:	bl	4011b0 <abort@plt>
  401330:	adrp	x0, 413000 <tigetstr@plt+0x11d30>
  401334:	ldr	x0, [x0, #4064]
  401338:	cbz	x0, 401340 <tigetstr@plt+0x70>
  40133c:	b	401190 <__gmon_start__@plt>
  401340:	ret
  401344:	nop
  401348:	adrp	x0, 414000 <tigetstr@plt+0x12d30>
  40134c:	add	x0, x0, #0x160
  401350:	adrp	x1, 414000 <tigetstr@plt+0x12d30>
  401354:	add	x1, x1, #0x160
  401358:	cmp	x1, x0
  40135c:	b.eq	401374 <tigetstr@plt+0xa4>  // b.none
  401360:	adrp	x1, 403000 <tigetstr@plt+0x1d30>
  401364:	ldr	x1, [x1, #928]
  401368:	cbz	x1, 401374 <tigetstr@plt+0xa4>
  40136c:	mov	x16, x1
  401370:	br	x16
  401374:	ret
  401378:	adrp	x0, 414000 <tigetstr@plt+0x12d30>
  40137c:	add	x0, x0, #0x160
  401380:	adrp	x1, 414000 <tigetstr@plt+0x12d30>
  401384:	add	x1, x1, #0x160
  401388:	sub	x1, x1, x0
  40138c:	lsr	x2, x1, #63
  401390:	add	x1, x2, x1, asr #3
  401394:	cmp	xzr, x1, asr #1
  401398:	asr	x1, x1, #1
  40139c:	b.eq	4013b4 <tigetstr@plt+0xe4>  // b.none
  4013a0:	adrp	x2, 403000 <tigetstr@plt+0x1d30>
  4013a4:	ldr	x2, [x2, #936]
  4013a8:	cbz	x2, 4013b4 <tigetstr@plt+0xe4>
  4013ac:	mov	x16, x2
  4013b0:	br	x16
  4013b4:	ret
  4013b8:	stp	x29, x30, [sp, #-32]!
  4013bc:	mov	x29, sp
  4013c0:	str	x19, [sp, #16]
  4013c4:	adrp	x19, 414000 <tigetstr@plt+0x12d30>
  4013c8:	ldrb	w0, [x19, #400]
  4013cc:	cbnz	w0, 4013dc <tigetstr@plt+0x10c>
  4013d0:	bl	401348 <tigetstr@plt+0x78>
  4013d4:	mov	w0, #0x1                   	// #1
  4013d8:	strb	w0, [x19, #400]
  4013dc:	ldr	x19, [sp, #16]
  4013e0:	ldp	x29, x30, [sp], #32
  4013e4:	ret
  4013e8:	b	401378 <tigetstr@plt+0xa8>
  4013ec:	sub	sp, sp, #0xa0
  4013f0:	stp	x29, x30, [sp, #144]
  4013f4:	add	x29, sp, #0x90
  4013f8:	mov	w8, #0x6                   	// #6
  4013fc:	adrp	x9, 403000 <tigetstr@plt+0x1d30>
  401400:	add	x9, x9, #0x959
  401404:	adrp	x10, 403000 <tigetstr@plt+0x1d30>
  401408:	add	x10, x10, #0x6d3
  40140c:	adrp	x11, 403000 <tigetstr@plt+0x1d30>
  401410:	add	x11, x11, #0x6de
  401414:	mov	w12, #0x2                   	// #2
  401418:	adrp	x13, 401000 <_exit@plt-0x40>
  40141c:	add	x13, x13, #0x7d0
  401420:	mov	w14, #0xf                   	// #15
  401424:	adrp	x15, 403000 <tigetstr@plt+0x1d30>
  401428:	add	x15, x15, #0x6f0
  40142c:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401430:	add	x16, x16, #0x170
  401434:	stur	wzr, [x29, #-4]
  401438:	stur	w0, [x29, #-8]
  40143c:	stur	x1, [x29, #-16]
  401440:	stur	wzr, [x29, #-28]
  401444:	mov	w0, w8
  401448:	mov	x1, x9
  40144c:	stur	x10, [x29, #-56]
  401450:	stur	x11, [x29, #-64]
  401454:	stur	w12, [x29, #-68]
  401458:	str	x13, [sp, #64]
  40145c:	str	w14, [sp, #60]
  401460:	str	x15, [sp, #48]
  401464:	str	x16, [sp, #40]
  401468:	bl	4012b0 <setlocale@plt>
  40146c:	ldur	x9, [x29, #-56]
  401470:	mov	x0, x9
  401474:	ldur	x1, [x29, #-64]
  401478:	bl	401110 <bindtextdomain@plt>
  40147c:	ldur	x9, [x29, #-56]
  401480:	mov	x0, x9
  401484:	bl	4011c0 <textdomain@plt>
  401488:	bl	4017b4 <tigetstr@plt+0x4e4>
  40148c:	ldur	w8, [x29, #-68]
  401490:	mov	w0, w8
  401494:	ldr	x1, [sp, #64]
  401498:	bl	4010d0 <signal@plt>
  40149c:	ldr	w8, [sp, #60]
  4014a0:	mov	w0, w8
  4014a4:	ldr	x1, [sp, #64]
  4014a8:	bl	4010d0 <signal@plt>
  4014ac:	ldr	x9, [sp, #48]
  4014b0:	mov	x0, x9
  4014b4:	bl	401270 <getenv@plt>
  4014b8:	stur	x0, [x29, #-40]
  4014bc:	ldur	w0, [x29, #-8]
  4014c0:	ldur	x1, [x29, #-16]
  4014c4:	adrp	x2, 403000 <tigetstr@plt+0x1d30>
  4014c8:	add	x2, x2, #0x6f5
  4014cc:	adrp	x3, 403000 <tigetstr@plt+0x1d30>
  4014d0:	add	x3, x3, #0x620
  4014d4:	mov	x8, xzr
  4014d8:	mov	x4, x8
  4014dc:	bl	4011d0 <getopt_long@plt>
  4014e0:	stur	w0, [x29, #-20]
  4014e4:	mov	w9, #0xffffffff            	// #-1
  4014e8:	cmp	w0, w9
  4014ec:	b.eq	4015d8 <tigetstr@plt+0x308>  // b.none
  4014f0:	ldur	w8, [x29, #-20]
  4014f4:	subs	w8, w8, #0x54
  4014f8:	mov	w9, w8
  4014fc:	ubfx	x9, x9, #0, #32
  401500:	cmp	x9, #0x20
  401504:	str	x9, [sp, #32]
  401508:	b.hi	401588 <tigetstr@plt+0x2b8>  // b.pmore
  40150c:	adrp	x8, 403000 <tigetstr@plt+0x1d30>
  401510:	add	x8, x8, #0x3b0
  401514:	ldr	x11, [sp, #32]
  401518:	ldrsw	x10, [x8, x11, lsl #2]
  40151c:	add	x9, x8, x10
  401520:	br	x9
  401524:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  401528:	add	x8, x8, #0x168
  40152c:	ldr	x8, [x8]
  401530:	stur	x8, [x29, #-40]
  401534:	mov	w9, #0x1                   	// #1
  401538:	stur	w9, [x29, #-28]
  40153c:	b	4015d4 <tigetstr@plt+0x304>
  401540:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  401544:	add	x8, x8, #0x198
  401548:	mov	w9, #0x1                   	// #1
  40154c:	str	w9, [x8]
  401550:	b	4015d4 <tigetstr@plt+0x304>
  401554:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401558:	add	x0, x0, #0x6fd
  40155c:	bl	401280 <gettext@plt>
  401560:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  401564:	add	x8, x8, #0x188
  401568:	ldr	x1, [x8]
  40156c:	adrp	x2, 403000 <tigetstr@plt+0x1d30>
  401570:	add	x2, x2, #0x709
  401574:	bl	401250 <printf@plt>
  401578:	mov	w9, wzr
  40157c:	mov	w0, w9
  401580:	bl	401060 <exit@plt>
  401584:	bl	4017ec <tigetstr@plt+0x51c>
  401588:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  40158c:	add	x8, x8, #0x160
  401590:	ldr	x0, [x8]
  401594:	adrp	x8, 403000 <tigetstr@plt+0x1d30>
  401598:	add	x8, x8, #0x71b
  40159c:	str	x0, [sp, #24]
  4015a0:	mov	x0, x8
  4015a4:	bl	401280 <gettext@plt>
  4015a8:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  4015ac:	add	x8, x8, #0x188
  4015b0:	ldr	x2, [x8]
  4015b4:	ldr	x8, [sp, #24]
  4015b8:	str	x0, [sp, #16]
  4015bc:	mov	x0, x8
  4015c0:	ldr	x1, [sp, #16]
  4015c4:	bl	401290 <fprintf@plt>
  4015c8:	mov	w9, #0x1                   	// #1
  4015cc:	mov	w0, w9
  4015d0:	bl	401060 <exit@plt>
  4015d4:	b	4014bc <tigetstr@plt+0x1ec>
  4015d8:	ldur	x0, [x29, #-40]
  4015dc:	mov	w1, #0x1                   	// #1
  4015e0:	sub	x2, x29, #0x18
  4015e4:	bl	401080 <setupterm@plt>
  4015e8:	ldur	w8, [x29, #-24]
  4015ec:	str	w8, [sp, #12]
  4015f0:	cbz	w8, 401624 <tigetstr@plt+0x354>
  4015f4:	b	4015f8 <tigetstr@plt+0x328>
  4015f8:	ldr	w8, [sp, #12]
  4015fc:	cmp	w8, #0x1
  401600:	cset	w9, eq  // eq = none
  401604:	eor	w9, w9, #0x1
  401608:	tbnz	w9, #0, 401614 <tigetstr@plt+0x344>
  40160c:	b	401610 <tigetstr@plt+0x340>
  401610:	b	401658 <tigetstr@plt+0x388>
  401614:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401618:	add	x0, x0, #0x742
  40161c:	bl	401280 <gettext@plt>
  401620:	bl	401210 <warnx@plt>
  401624:	ldur	w8, [x29, #-28]
  401628:	cbz	w8, 401640 <tigetstr@plt+0x370>
  40162c:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401630:	add	x0, x0, #0x75b
  401634:	bl	401280 <gettext@plt>
  401638:	ldur	x1, [x29, #-40]
  40163c:	bl	401210 <warnx@plt>
  401640:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401644:	add	x0, x0, #0x78c
  401648:	mov	w1, #0x1                   	// #1
  40164c:	mov	x8, xzr
  401650:	mov	x2, x8
  401654:	bl	401080 <setupterm@plt>
  401658:	bl	4019c8 <tigetstr@plt+0x6f8>
  40165c:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401660:	add	x0, x0, #0x791
  401664:	bl	401140 <tigetflag@plt>
  401668:	cbz	w0, 40167c <tigetstr@plt+0x3ac>
  40166c:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  401670:	add	x8, x8, #0x1a0
  401674:	ldr	x8, [x8]
  401678:	cbz	x8, 4016ac <tigetstr@plt+0x3dc>
  40167c:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401680:	add	x0, x0, #0x96b
  401684:	bl	401140 <tigetflag@plt>
  401688:	cbz	w0, 4016bc <tigetstr@plt+0x3ec>
  40168c:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  401690:	add	x8, x8, #0x1a8
  401694:	ldr	x8, [x8]
  401698:	cbnz	x8, 4016bc <tigetstr@plt+0x3ec>
  40169c:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  4016a0:	add	x8, x8, #0x1b0
  4016a4:	ldr	x8, [x8]
  4016a8:	cbnz	x8, 4016bc <tigetstr@plt+0x3ec>
  4016ac:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  4016b0:	add	x8, x8, #0x1b8
  4016b4:	mov	w9, #0x1                   	// #1
  4016b8:	str	w9, [x8]
  4016bc:	bl	401cb8 <tigetstr@plt+0x9e8>
  4016c0:	ldr	x8, [sp, #40]
  4016c4:	ldr	w9, [x8]
  4016c8:	ldur	w10, [x29, #-8]
  4016cc:	cmp	w9, w10
  4016d0:	b.ne	4016e8 <tigetstr@plt+0x418>  // b.any
  4016d4:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  4016d8:	add	x8, x8, #0x180
  4016dc:	ldr	x0, [x8]
  4016e0:	bl	401d60 <tigetstr@plt+0xa90>
  4016e4:	b	401790 <tigetstr@plt+0x4c0>
  4016e8:	ldr	x8, [sp, #40]
  4016ec:	ldr	w9, [x8]
  4016f0:	ldur	w10, [x29, #-8]
  4016f4:	cmp	w9, w10
  4016f8:	b.ge	401790 <tigetstr@plt+0x4c0>  // b.tcont
  4016fc:	ldur	x8, [x29, #-16]
  401700:	ldr	x9, [sp, #40]
  401704:	ldrsw	x10, [x9]
  401708:	mov	x11, #0x8                   	// #8
  40170c:	mul	x10, x11, x10
  401710:	add	x8, x8, x10
  401714:	ldr	x0, [x8]
  401718:	adrp	x1, 403000 <tigetstr@plt+0x1d30>
  40171c:	add	x1, x1, #0x7ad
  401720:	bl	4010f0 <fopen@plt>
  401724:	stur	x0, [x29, #-48]
  401728:	ldur	x8, [x29, #-48]
  40172c:	cbnz	x8, 40176c <tigetstr@plt+0x49c>
  401730:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401734:	add	x0, x0, #0x794
  401738:	bl	401280 <gettext@plt>
  40173c:	ldur	x8, [x29, #-16]
  401740:	ldr	x9, [sp, #40]
  401744:	ldrsw	x10, [x9]
  401748:	mov	x11, #0x8                   	// #8
  40174c:	mul	x10, x11, x10
  401750:	add	x8, x8, x10
  401754:	ldr	x2, [x8]
  401758:	mov	w12, #0x1                   	// #1
  40175c:	str	x0, [sp]
  401760:	mov	w0, w12
  401764:	ldr	x1, [sp]
  401768:	bl	4012a0 <err@plt>
  40176c:	ldur	x0, [x29, #-48]
  401770:	bl	401d60 <tigetstr@plt+0xa90>
  401774:	ldur	x0, [x29, #-48]
  401778:	bl	4010e0 <fclose@plt>
  40177c:	ldr	x8, [sp, #40]
  401780:	ldr	w9, [x8]
  401784:	add	w9, w9, #0x1
  401788:	str	w9, [x8]
  40178c:	b	4016e8 <tigetstr@plt+0x418>
  401790:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  401794:	add	x8, x8, #0x1c0
  401798:	ldr	x0, [x8]
  40179c:	bl	4011f0 <free@plt>
  4017a0:	mov	w9, wzr
  4017a4:	mov	w0, w9
  4017a8:	ldp	x29, x30, [sp, #144]
  4017ac:	add	sp, sp, #0xa0
  4017b0:	ret
  4017b4:	stp	x29, x30, [sp, #-16]!
  4017b8:	mov	x29, sp
  4017bc:	adrp	x0, 402000 <tigetstr@plt+0xd30>
  4017c0:	add	x0, x0, #0x42c
  4017c4:	bl	403378 <tigetstr@plt+0x20a8>
  4017c8:	ldp	x29, x30, [sp], #16
  4017cc:	ret
  4017d0:	sub	sp, sp, #0x20
  4017d4:	stp	x29, x30, [sp, #16]
  4017d8:	add	x29, sp, #0x10
  4017dc:	mov	w8, wzr
  4017e0:	stur	w0, [x29, #-4]
  4017e4:	mov	w0, w8
  4017e8:	bl	401040 <_exit@plt>
  4017ec:	sub	sp, sp, #0xb0
  4017f0:	stp	x29, x30, [sp, #160]
  4017f4:	add	x29, sp, #0xa0
  4017f8:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  4017fc:	add	x8, x8, #0x178
  401800:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401804:	add	x0, x0, #0x7af
  401808:	adrp	x9, 403000 <tigetstr@plt+0x1d30>
  40180c:	add	x9, x9, #0x7b8
  401810:	adrp	x10, 414000 <tigetstr@plt+0x12d30>
  401814:	add	x10, x10, #0x188
  401818:	adrp	x11, 403000 <tigetstr@plt+0x1d30>
  40181c:	add	x11, x11, #0x7e3
  401820:	adrp	x12, 403000 <tigetstr@plt+0x1d30>
  401824:	add	x12, x12, #0x7d4
  401828:	adrp	x13, 403000 <tigetstr@plt+0x1d30>
  40182c:	add	x13, x13, #0x7e5
  401830:	adrp	x14, 403000 <tigetstr@plt+0x1d30>
  401834:	add	x14, x14, #0x7f0
  401838:	adrp	x15, 403000 <tigetstr@plt+0x1d30>
  40183c:	add	x15, x15, #0x836
  401840:	adrp	x16, 403000 <tigetstr@plt+0x1d30>
  401844:	add	x16, x16, #0x89f
  401848:	adrp	x17, 403000 <tigetstr@plt+0x1d30>
  40184c:	add	x17, x17, #0x8c0
  401850:	adrp	x18, 403000 <tigetstr@plt+0x1d30>
  401854:	add	x18, x18, #0x882
  401858:	adrp	x1, 403000 <tigetstr@plt+0x1d30>
  40185c:	add	x1, x1, #0x893
  401860:	adrp	x3, 403000 <tigetstr@plt+0x1d30>
  401864:	add	x3, x3, #0x8b1
  401868:	adrp	x2, 403000 <tigetstr@plt+0x1d30>
  40186c:	add	x2, x2, #0x8d0
  401870:	adrp	x4, 403000 <tigetstr@plt+0x1d30>
  401874:	add	x4, x4, #0x8eb
  401878:	mov	w5, wzr
  40187c:	ldr	x8, [x8]
  401880:	stur	x8, [x29, #-8]
  401884:	stur	x9, [x29, #-16]
  401888:	stur	x10, [x29, #-24]
  40188c:	stur	x11, [x29, #-32]
  401890:	stur	x12, [x29, #-40]
  401894:	stur	x13, [x29, #-48]
  401898:	stur	x14, [x29, #-56]
  40189c:	stur	x15, [x29, #-64]
  4018a0:	stur	x16, [x29, #-72]
  4018a4:	str	x17, [sp, #80]
  4018a8:	str	x18, [sp, #72]
  4018ac:	str	x1, [sp, #64]
  4018b0:	str	x3, [sp, #56]
  4018b4:	str	x2, [sp, #48]
  4018b8:	str	x4, [sp, #40]
  4018bc:	str	w5, [sp, #36]
  4018c0:	bl	401280 <gettext@plt>
  4018c4:	ldur	x1, [x29, #-8]
  4018c8:	bl	401050 <fputs@plt>
  4018cc:	ldur	x8, [x29, #-8]
  4018d0:	ldur	x9, [x29, #-16]
  4018d4:	mov	x0, x9
  4018d8:	str	x8, [sp, #24]
  4018dc:	bl	401280 <gettext@plt>
  4018e0:	ldur	x8, [x29, #-24]
  4018e4:	ldr	x2, [x8]
  4018e8:	ldr	x9, [sp, #24]
  4018ec:	str	x0, [sp, #16]
  4018f0:	mov	x0, x9
  4018f4:	ldr	x1, [sp, #16]
  4018f8:	bl	401290 <fprintf@plt>
  4018fc:	ldur	x1, [x29, #-8]
  401900:	ldur	x8, [x29, #-32]
  401904:	mov	x0, x8
  401908:	bl	401050 <fputs@plt>
  40190c:	ldur	x8, [x29, #-40]
  401910:	mov	x0, x8
  401914:	bl	401280 <gettext@plt>
  401918:	ldur	x1, [x29, #-8]
  40191c:	bl	401050 <fputs@plt>
  401920:	ldur	x8, [x29, #-48]
  401924:	mov	x0, x8
  401928:	bl	401280 <gettext@plt>
  40192c:	ldur	x1, [x29, #-8]
  401930:	bl	401050 <fputs@plt>
  401934:	ldur	x8, [x29, #-56]
  401938:	mov	x0, x8
  40193c:	bl	401280 <gettext@plt>
  401940:	ldur	x1, [x29, #-8]
  401944:	bl	401050 <fputs@plt>
  401948:	ldur	x8, [x29, #-64]
  40194c:	mov	x0, x8
  401950:	bl	401280 <gettext@plt>
  401954:	ldur	x1, [x29, #-8]
  401958:	bl	401050 <fputs@plt>
  40195c:	ldur	x1, [x29, #-8]
  401960:	ldur	x8, [x29, #-32]
  401964:	mov	x0, x8
  401968:	bl	401050 <fputs@plt>
  40196c:	ldur	x8, [x29, #-72]
  401970:	mov	x0, x8
  401974:	bl	401280 <gettext@plt>
  401978:	ldr	x8, [sp, #80]
  40197c:	str	x0, [sp, #8]
  401980:	mov	x0, x8
  401984:	bl	401280 <gettext@plt>
  401988:	ldr	x8, [sp, #72]
  40198c:	str	x0, [sp]
  401990:	mov	x0, x8
  401994:	ldr	x1, [sp, #64]
  401998:	ldr	x2, [sp, #8]
  40199c:	ldr	x3, [sp, #56]
  4019a0:	ldr	x4, [sp]
  4019a4:	bl	401250 <printf@plt>
  4019a8:	ldr	x8, [sp, #48]
  4019ac:	mov	x0, x8
  4019b0:	bl	401280 <gettext@plt>
  4019b4:	ldr	x1, [sp, #40]
  4019b8:	bl	401250 <printf@plt>
  4019bc:	ldr	w5, [sp, #36]
  4019c0:	mov	w0, w5
  4019c4:	bl	401060 <exit@plt>
  4019c8:	sub	sp, sp, #0x80
  4019cc:	stp	x29, x30, [sp, #112]
  4019d0:	add	x29, sp, #0x70
  4019d4:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  4019d8:	add	x0, x0, #0x949
  4019dc:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  4019e0:	add	x8, x8, #0x1e0
  4019e4:	adrp	x9, 403000 <tigetstr@plt+0x1d30>
  4019e8:	add	x9, x9, #0x94e
  4019ec:	adrp	x10, 414000 <tigetstr@plt+0x12d30>
  4019f0:	add	x10, x10, #0x1e8
  4019f4:	adrp	x11, 403000 <tigetstr@plt+0x1d30>
  4019f8:	add	x11, x11, #0x953
  4019fc:	adrp	x12, 414000 <tigetstr@plt+0x12d30>
  401a00:	add	x12, x12, #0x228
  401a04:	adrp	x13, 414000 <tigetstr@plt+0x12d30>
  401a08:	add	x13, x13, #0x218
  401a0c:	adrp	x14, 414000 <tigetstr@plt+0x12d30>
  401a10:	add	x14, x14, #0x238
  401a14:	adrp	x15, 414000 <tigetstr@plt+0x12d30>
  401a18:	add	x15, x15, #0x1a8
  401a1c:	adrp	x16, 414000 <tigetstr@plt+0x12d30>
  401a20:	add	x16, x16, #0x210
  401a24:	adrp	x17, 414000 <tigetstr@plt+0x12d30>
  401a28:	add	x17, x17, #0x1a0
  401a2c:	adrp	x18, 414000 <tigetstr@plt+0x12d30>
  401a30:	add	x18, x18, #0x208
  401a34:	adrp	x1, 414000 <tigetstr@plt+0x12d30>
  401a38:	add	x1, x1, #0x200
  401a3c:	stur	x8, [x29, #-8]
  401a40:	stur	x9, [x29, #-16]
  401a44:	stur	x10, [x29, #-24]
  401a48:	stur	x11, [x29, #-32]
  401a4c:	stur	x12, [x29, #-40]
  401a50:	stur	x13, [x29, #-48]
  401a54:	str	x14, [sp, #56]
  401a58:	str	x15, [sp, #48]
  401a5c:	str	x16, [sp, #40]
  401a60:	str	x17, [sp, #32]
  401a64:	str	x18, [sp, #24]
  401a68:	str	x1, [sp, #16]
  401a6c:	bl	4012d0 <tigetstr@plt>
  401a70:	ldur	x8, [x29, #-8]
  401a74:	str	x0, [x8]
  401a78:	ldur	x0, [x29, #-16]
  401a7c:	bl	4012d0 <tigetstr@plt>
  401a80:	ldur	x8, [x29, #-24]
  401a84:	str	x0, [x8]
  401a88:	ldur	x0, [x29, #-32]
  401a8c:	bl	4012d0 <tigetstr@plt>
  401a90:	ldur	x8, [x29, #-40]
  401a94:	str	x0, [x8]
  401a98:	ldr	x9, [x8]
  401a9c:	cbnz	x9, 401ab0 <tigetstr@plt+0x7e0>
  401aa0:	adrp	x8, 403000 <tigetstr@plt+0x1d30>
  401aa4:	add	x8, x8, #0x958
  401aa8:	ldur	x9, [x29, #-40]
  401aac:	str	x8, [x9]
  401ab0:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401ab4:	add	x0, x0, #0x95a
  401ab8:	bl	4012d0 <tigetstr@plt>
  401abc:	ldur	x8, [x29, #-48]
  401ac0:	str	x0, [x8]
  401ac4:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401ac8:	add	x0, x0, #0x95f
  401acc:	bl	4012d0 <tigetstr@plt>
  401ad0:	ldr	x8, [sp, #56]
  401ad4:	str	x0, [x8]
  401ad8:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401adc:	add	x0, x0, #0x964
  401ae0:	bl	4012d0 <tigetstr@plt>
  401ae4:	ldr	x8, [sp, #48]
  401ae8:	str	x0, [x8]
  401aec:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401af0:	add	x0, x0, #0x969
  401af4:	bl	4012d0 <tigetstr@plt>
  401af8:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  401afc:	add	x8, x8, #0x1f8
  401b00:	str	x0, [x8]
  401b04:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401b08:	add	x0, x0, #0x96e
  401b0c:	bl	4012d0 <tigetstr@plt>
  401b10:	ldr	x8, [sp, #40]
  401b14:	str	x0, [x8]
  401b18:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401b1c:	add	x0, x0, #0x972
  401b20:	bl	4012d0 <tigetstr@plt>
  401b24:	ldr	x8, [sp, #32]
  401b28:	str	x0, [x8]
  401b2c:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401b30:	add	x0, x0, #0x977
  401b34:	bl	4012d0 <tigetstr@plt>
  401b38:	ldr	x8, [sp, #24]
  401b3c:	str	x0, [x8]
  401b40:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401b44:	add	x0, x0, #0x97b
  401b48:	bl	4012d0 <tigetstr@plt>
  401b4c:	ldr	x8, [sp, #16]
  401b50:	str	x0, [x8]
  401b54:	ldr	x9, [sp, #32]
  401b58:	ldr	x10, [x9]
  401b5c:	cbnz	x10, 401b7c <tigetstr@plt+0x8ac>
  401b60:	ldr	x8, [sp, #24]
  401b64:	ldr	x9, [x8]
  401b68:	cbz	x9, 401b7c <tigetstr@plt+0x8ac>
  401b6c:	ldr	x8, [sp, #24]
  401b70:	ldr	x9, [x8]
  401b74:	ldr	x10, [sp, #32]
  401b78:	str	x9, [x10]
  401b7c:	ldr	x8, [sp, #32]
  401b80:	ldr	x9, [x8]
  401b84:	cbnz	x9, 401ba4 <tigetstr@plt+0x8d4>
  401b88:	ldur	x8, [x29, #-48]
  401b8c:	ldr	x9, [x8]
  401b90:	cbz	x9, 401ba4 <tigetstr@plt+0x8d4>
  401b94:	ldur	x8, [x29, #-48]
  401b98:	ldr	x9, [x8]
  401b9c:	ldr	x10, [sp, #32]
  401ba0:	str	x9, [x10]
  401ba4:	ldr	x8, [sp, #48]
  401ba8:	ldr	x9, [x8]
  401bac:	cbnz	x9, 401be0 <tigetstr@plt+0x910>
  401bb0:	ldur	x8, [x29, #-48]
  401bb4:	ldr	x9, [x8]
  401bb8:	cbz	x9, 401be0 <tigetstr@plt+0x910>
  401bbc:	ldur	x8, [x29, #-48]
  401bc0:	ldr	x9, [x8]
  401bc4:	ldr	x10, [sp, #48]
  401bc8:	str	x9, [x10]
  401bcc:	ldr	x9, [sp, #56]
  401bd0:	ldr	x11, [x9]
  401bd4:	adrp	x12, 414000 <tigetstr@plt+0x12d30>
  401bd8:	add	x12, x12, #0x1f8
  401bdc:	str	x11, [x12]
  401be0:	ldr	x8, [sp, #40]
  401be4:	ldr	x9, [x8]
  401be8:	cbnz	x9, 401c08 <tigetstr@plt+0x938>
  401bec:	ldur	x8, [x29, #-48]
  401bf0:	ldr	x9, [x8]
  401bf4:	cbz	x9, 401c08 <tigetstr@plt+0x938>
  401bf8:	ldur	x8, [x29, #-48]
  401bfc:	ldr	x9, [x8]
  401c00:	ldr	x10, [sp, #40]
  401c04:	str	x9, [x10]
  401c08:	ldr	x8, [sp, #24]
  401c0c:	ldr	x9, [x8]
  401c10:	cbnz	x9, 401c30 <tigetstr@plt+0x960>
  401c14:	ldur	x8, [x29, #-48]
  401c18:	ldr	x9, [x8]
  401c1c:	cbz	x9, 401c30 <tigetstr@plt+0x960>
  401c20:	ldur	x8, [x29, #-48]
  401c24:	ldr	x9, [x8]
  401c28:	ldr	x10, [sp, #24]
  401c2c:	str	x9, [x10]
  401c30:	ldr	x8, [sp, #16]
  401c34:	ldr	x9, [x8]
  401c38:	cbnz	x9, 401c58 <tigetstr@plt+0x988>
  401c3c:	ldr	x8, [sp, #56]
  401c40:	ldr	x9, [x8]
  401c44:	cbz	x9, 401c58 <tigetstr@plt+0x988>
  401c48:	ldr	x8, [sp, #56]
  401c4c:	ldr	x9, [x8]
  401c50:	ldr	x10, [sp, #16]
  401c54:	str	x9, [x10]
  401c58:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401c5c:	add	x0, x0, #0x980
  401c60:	bl	4012d0 <tigetstr@plt>
  401c64:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  401c68:	add	x8, x8, #0x1b0
  401c6c:	str	x0, [x8]
  401c70:	ldr	x8, [x8]
  401c74:	mov	w9, #0x0                   	// #0
  401c78:	str	w9, [sp, #12]
  401c7c:	cbz	x8, 401c98 <tigetstr@plt+0x9c8>
  401c80:	ldr	x8, [sp, #48]
  401c84:	ldr	x9, [x8]
  401c88:	cmp	x9, #0x0
  401c8c:	cset	w10, ne  // ne = any
  401c90:	eor	w10, w10, #0x1
  401c94:	str	w10, [sp, #12]
  401c98:	ldr	w8, [sp, #12]
  401c9c:	and	w8, w8, #0x1
  401ca0:	adrp	x9, 414000 <tigetstr@plt+0x12d30>
  401ca4:	add	x9, x9, #0x220
  401ca8:	str	w8, [x9]
  401cac:	ldp	x29, x30, [sp, #112]
  401cb0:	add	sp, sp, #0x80
  401cb4:	ret
  401cb8:	sub	sp, sp, #0x20
  401cbc:	stp	x29, x30, [sp, #16]
  401cc0:	add	x29, sp, #0x10
  401cc4:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  401cc8:	add	x8, x8, #0x1c0
  401ccc:	ldr	x9, [x8]
  401cd0:	str	x8, [sp, #8]
  401cd4:	cbnz	x9, 401d00 <tigetstr@plt+0xa30>
  401cd8:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  401cdc:	add	x8, x8, #0x230
  401ce0:	mov	w9, #0x2000                	// #8192
  401ce4:	str	w9, [x8]
  401ce8:	ldrsw	x0, [x8]
  401cec:	mov	x1, #0xc                   	// #12
  401cf0:	bl	403234 <tigetstr@plt+0x1f64>
  401cf4:	ldr	x8, [sp, #8]
  401cf8:	str	x0, [x8]
  401cfc:	b	401d28 <tigetstr@plt+0xa58>
  401d00:	ldr	x8, [sp, #8]
  401d04:	ldr	x0, [x8]
  401d08:	adrp	x9, 414000 <tigetstr@plt+0x12d30>
  401d0c:	add	x9, x9, #0x1d0
  401d10:	ldrsw	x9, [x9]
  401d14:	mov	x10, #0xc                   	// #12
  401d18:	mul	x2, x10, x9
  401d1c:	mov	w11, wzr
  401d20:	mov	w1, w11
  401d24:	bl	401150 <memset@plt>
  401d28:	mov	w8, wzr
  401d2c:	mov	w0, w8
  401d30:	bl	40255c <tigetstr@plt+0x128c>
  401d34:	adrp	x9, 414000 <tigetstr@plt+0x12d30>
  401d38:	add	x9, x9, #0x1d0
  401d3c:	str	wzr, [x9]
  401d40:	adrp	x9, 414000 <tigetstr@plt+0x12d30>
  401d44:	add	x9, x9, #0x1cc
  401d48:	ldr	w8, [x9]
  401d4c:	and	w8, w8, #0x1
  401d50:	str	w8, [x9]
  401d54:	ldp	x29, x30, [sp, #16]
  401d58:	add	sp, sp, #0x20
  401d5c:	ret
  401d60:	sub	sp, sp, #0x60
  401d64:	stp	x29, x30, [sp, #80]
  401d68:	add	x29, sp, #0x50
  401d6c:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  401d70:	add	x8, x8, #0x1c0
  401d74:	adrp	x9, 414000 <tigetstr@plt+0x12d30>
  401d78:	add	x9, x9, #0x1c8
  401d7c:	adrp	x10, 414000 <tigetstr@plt+0x12d30>
  401d80:	add	x10, x10, #0x1cc
  401d84:	stur	x0, [x29, #-8]
  401d88:	stur	x8, [x29, #-32]
  401d8c:	str	x9, [sp, #40]
  401d90:	str	x10, [sp, #32]
  401d94:	ldur	x0, [x29, #-8]
  401d98:	bl	4011a0 <getwc@plt>
  401d9c:	stur	w0, [x29, #-12]
  401da0:	mov	w8, #0xffffffff            	// #-1
  401da4:	cmp	w0, w8
  401da8:	b.eq	40240c <tigetstr@plt+0x113c>  // b.none
  401dac:	ldur	w8, [x29, #-12]
  401db0:	subs	w8, w8, #0x8
  401db4:	mov	w9, w8
  401db8:	ubfx	x9, x9, #0, #32
  401dbc:	cmp	x9, #0x57
  401dc0:	str	x9, [sp, #24]
  401dc4:	b.hi	402044 <tigetstr@plt+0xd74>  // b.pmore
  401dc8:	adrp	x8, 403000 <tigetstr@plt+0x1d30>
  401dcc:	add	x8, x8, #0x434
  401dd0:	ldr	x11, [sp, #24]
  401dd4:	ldrsw	x10, [x8, x11, lsl #2]
  401dd8:	add	x9, x8, x10
  401ddc:	br	x9
  401de0:	ldr	x8, [sp, #40]
  401de4:	ldr	w9, [x8]
  401de8:	subs	w0, w9, #0x1
  401dec:	bl	40255c <tigetstr@plt+0x128c>
  401df0:	b	401d94 <tigetstr@plt+0xac4>
  401df4:	ldr	x8, [sp, #40]
  401df8:	ldr	w9, [x8]
  401dfc:	add	w9, w9, #0x8
  401e00:	and	w0, w9, #0xfffffff8
  401e04:	bl	40255c <tigetstr@plt+0x128c>
  401e08:	b	401d94 <tigetstr@plt+0xac4>
  401e0c:	mov	w8, wzr
  401e10:	mov	w0, w8
  401e14:	bl	40255c <tigetstr@plt+0x128c>
  401e18:	b	401d94 <tigetstr@plt+0xac4>
  401e1c:	ldr	x8, [sp, #32]
  401e20:	ldr	w9, [x8]
  401e24:	orr	w9, w9, #0x1
  401e28:	str	w9, [x8]
  401e2c:	b	401d94 <tigetstr@plt+0xac4>
  401e30:	ldr	x8, [sp, #32]
  401e34:	ldr	w9, [x8]
  401e38:	and	w9, w9, #0xfffffffe
  401e3c:	str	w9, [x8]
  401e40:	b	401d94 <tigetstr@plt+0xac4>
  401e44:	ldur	x0, [x29, #-8]
  401e48:	bl	4025d0 <tigetstr@plt+0x1300>
  401e4c:	cbz	w0, 401e84 <tigetstr@plt+0xbb4>
  401e50:	ldur	x0, [x29, #-8]
  401e54:	bl	4011a0 <getwc@plt>
  401e58:	stur	w0, [x29, #-12]
  401e5c:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  401e60:	add	x0, x0, #0x8f1
  401e64:	bl	401280 <gettext@plt>
  401e68:	ldur	w3, [x29, #-12]
  401e6c:	mov	w8, #0x1                   	// #1
  401e70:	str	x0, [sp, #16]
  401e74:	mov	w0, w8
  401e78:	ldr	x1, [sp, #16]
  401e7c:	mov	w2, #0x1b                  	// #27
  401e80:	bl	401230 <errx@plt>
  401e84:	b	401d94 <tigetstr@plt+0xac4>
  401e88:	ldur	x8, [x29, #-32]
  401e8c:	ldr	x9, [x8]
  401e90:	ldr	x10, [sp, #40]
  401e94:	ldrsw	x11, [x10]
  401e98:	mov	x12, #0xc                   	// #12
  401e9c:	mul	x11, x12, x11
  401ea0:	add	x9, x9, x11
  401ea4:	ldr	w13, [x9, #4]
  401ea8:	cbnz	w13, 401ed8 <tigetstr@plt+0xc08>
  401eac:	ldur	x8, [x29, #-32]
  401eb0:	ldr	x9, [x8]
  401eb4:	ldr	x10, [sp, #40]
  401eb8:	ldrsw	x11, [x10]
  401ebc:	mov	x12, #0xc                   	// #12
  401ec0:	mul	x11, x12, x11
  401ec4:	add	x9, x9, x11
  401ec8:	ldr	w13, [x9, #8]
  401ecc:	cmp	w13, #0x0
  401ed0:	cset	w13, ge  // ge = tcont
  401ed4:	tbnz	w13, #0, 401fdc <tigetstr@plt+0xd0c>
  401ed8:	ldr	x8, [sp, #40]
  401edc:	ldr	w9, [x8]
  401ee0:	cmp	w9, #0x0
  401ee4:	cset	w9, le
  401ee8:	mov	w10, #0x0                   	// #0
  401eec:	str	w10, [sp, #12]
  401ef0:	tbnz	w9, #0, 401f20 <tigetstr@plt+0xc50>
  401ef4:	ldur	x8, [x29, #-32]
  401ef8:	ldr	x9, [x8]
  401efc:	ldr	x10, [sp, #40]
  401f00:	ldrsw	x11, [x10]
  401f04:	mov	x12, #0xc                   	// #12
  401f08:	mul	x11, x12, x11
  401f0c:	add	x9, x9, x11
  401f10:	ldr	w13, [x9, #8]
  401f14:	cmp	w13, #0x0
  401f18:	cset	w13, lt  // lt = tstop
  401f1c:	str	w13, [sp, #12]
  401f20:	ldr	w8, [sp, #12]
  401f24:	tbnz	w8, #0, 401f2c <tigetstr@plt+0xc5c>
  401f28:	b	401f40 <tigetstr@plt+0xc70>
  401f2c:	ldr	x8, [sp, #40]
  401f30:	ldr	w9, [x8]
  401f34:	subs	w9, w9, #0x1
  401f38:	str	w9, [x8]
  401f3c:	b	401ed8 <tigetstr@plt+0xc08>
  401f40:	ldur	x8, [x29, #-32]
  401f44:	ldr	x9, [x8]
  401f48:	ldr	x10, [sp, #40]
  401f4c:	ldrsw	x11, [x10]
  401f50:	mov	x12, #0xc                   	// #12
  401f54:	mul	x11, x12, x11
  401f58:	add	x9, x9, x11
  401f5c:	ldr	w13, [x9, #8]
  401f60:	stur	w13, [x29, #-20]
  401f64:	stur	wzr, [x29, #-16]
  401f68:	ldur	w8, [x29, #-16]
  401f6c:	ldur	w9, [x29, #-20]
  401f70:	cmp	w8, w9
  401f74:	b.ge	401fcc <tigetstr@plt+0xcfc>  // b.tcont
  401f78:	ldr	x8, [sp, #32]
  401f7c:	ldr	w9, [x8]
  401f80:	mov	w10, #0x8                   	// #8
  401f84:	orr	w9, w10, w9
  401f88:	ldur	x11, [x29, #-32]
  401f8c:	ldr	x12, [x11]
  401f90:	ldr	x13, [sp, #40]
  401f94:	ldrsw	x14, [x13]
  401f98:	mov	w10, w14
  401f9c:	add	w10, w10, #0x1
  401fa0:	str	w10, [x13]
  401fa4:	mov	x15, #0xc                   	// #12
  401fa8:	mul	x14, x15, x14
  401fac:	add	x12, x12, x14
  401fb0:	ldrsb	w10, [x12]
  401fb4:	orr	w9, w10, w9
  401fb8:	strb	w9, [x12]
  401fbc:	ldur	w8, [x29, #-16]
  401fc0:	add	w8, w8, #0x1
  401fc4:	stur	w8, [x29, #-16]
  401fc8:	b	401f68 <tigetstr@plt+0xc98>
  401fcc:	ldr	x8, [sp, #40]
  401fd0:	ldr	w0, [x8]
  401fd4:	bl	40255c <tigetstr@plt+0x128c>
  401fd8:	b	401d94 <tigetstr@plt+0xac4>
  401fdc:	ldur	x8, [x29, #-32]
  401fe0:	ldr	x9, [x8]
  401fe4:	ldr	x10, [sp, #40]
  401fe8:	ldrsw	x11, [x10]
  401fec:	mov	x12, #0xc                   	// #12
  401ff0:	mul	x11, x12, x11
  401ff4:	add	x9, x9, x11
  401ff8:	mov	w13, #0x5f                  	// #95
  401ffc:	str	w13, [x9, #4]
  402000:	ldr	x9, [x8]
  402004:	ldrsw	x11, [x10]
  402008:	mul	x11, x12, x11
  40200c:	add	x9, x9, x11
  402010:	mov	w13, #0x1                   	// #1
  402014:	str	w13, [x9, #8]
  402018:	ldr	x8, [sp, #40]
  40201c:	ldr	w9, [x8]
  402020:	add	w0, w9, #0x1
  402024:	bl	40255c <tigetstr@plt+0x128c>
  402028:	b	401d94 <tigetstr@plt+0xac4>
  40202c:	bl	40275c <tigetstr@plt+0x148c>
  402030:	b	401d94 <tigetstr@plt+0xac4>
  402034:	bl	40275c <tigetstr@plt+0x148c>
  402038:	mov	w0, #0xc                   	// #12
  40203c:	bl	4010b0 <putwchar@plt>
  402040:	b	401d94 <tigetstr@plt+0xac4>
  402044:	ldur	w0, [x29, #-12]
  402048:	bl	401240 <iswprint@plt>
  40204c:	cbnz	w0, 402054 <tigetstr@plt+0xd84>
  402050:	b	401d94 <tigetstr@plt+0xac4>
  402054:	ldur	w0, [x29, #-12]
  402058:	bl	401100 <wcwidth@plt>
  40205c:	stur	w0, [x29, #-20]
  402060:	ldr	x8, [sp, #40]
  402064:	ldr	w9, [x8]
  402068:	ldur	w10, [x29, #-20]
  40206c:	add	w0, w9, w10
  402070:	bl	402984 <tigetstr@plt+0x16b4>
  402074:	ldur	x8, [x29, #-32]
  402078:	ldr	x11, [x8]
  40207c:	ldr	x12, [sp, #40]
  402080:	ldrsw	x13, [x12]
  402084:	mov	x14, #0xc                   	// #12
  402088:	mul	x13, x14, x13
  40208c:	add	x11, x11, x13
  402090:	ldr	w9, [x11, #4]
  402094:	cbnz	w9, 40219c <tigetstr@plt+0xecc>
  402098:	ldur	w8, [x29, #-12]
  40209c:	ldur	x9, [x29, #-32]
  4020a0:	ldr	x10, [x9]
  4020a4:	ldr	x11, [sp, #40]
  4020a8:	ldrsw	x12, [x11]
  4020ac:	mov	x13, #0xc                   	// #12
  4020b0:	mul	x12, x13, x12
  4020b4:	add	x10, x10, x12
  4020b8:	str	w8, [x10, #4]
  4020bc:	stur	wzr, [x29, #-16]
  4020c0:	ldur	w8, [x29, #-16]
  4020c4:	ldur	w9, [x29, #-20]
  4020c8:	cmp	w8, w9
  4020cc:	b.ge	402118 <tigetstr@plt+0xe48>  // b.tcont
  4020d0:	ldr	x8, [sp, #32]
  4020d4:	ldr	w9, [x8]
  4020d8:	ldur	x10, [x29, #-32]
  4020dc:	ldr	x11, [x10]
  4020e0:	ldr	x12, [sp, #40]
  4020e4:	ldr	w13, [x12]
  4020e8:	ldur	w14, [x29, #-16]
  4020ec:	add	w13, w13, w14
  4020f0:	mov	w0, w13
  4020f4:	sxtw	x15, w0
  4020f8:	mov	x16, #0xc                   	// #12
  4020fc:	mul	x15, x16, x15
  402100:	add	x11, x11, x15
  402104:	strb	w9, [x11]
  402108:	ldur	w8, [x29, #-16]
  40210c:	add	w8, w8, #0x1
  402110:	stur	w8, [x29, #-16]
  402114:	b	4020c0 <tigetstr@plt+0xdf0>
  402118:	ldur	w8, [x29, #-20]
  40211c:	ldur	x9, [x29, #-32]
  402120:	ldr	x10, [x9]
  402124:	ldr	x11, [sp, #40]
  402128:	ldrsw	x12, [x11]
  40212c:	mov	x13, #0xc                   	// #12
  402130:	mul	x12, x13, x12
  402134:	add	x10, x10, x12
  402138:	str	w8, [x10, #8]
  40213c:	mov	w8, #0x1                   	// #1
  402140:	stur	w8, [x29, #-16]
  402144:	ldur	w8, [x29, #-16]
  402148:	ldur	w9, [x29, #-20]
  40214c:	cmp	w8, w9
  402150:	b.ge	402198 <tigetstr@plt+0xec8>  // b.tcont
  402154:	ldur	x8, [x29, #-32]
  402158:	ldr	x9, [x8]
  40215c:	ldr	x10, [sp, #40]
  402160:	ldr	w11, [x10]
  402164:	ldur	w12, [x29, #-16]
  402168:	add	w11, w11, w12
  40216c:	mov	w0, w11
  402170:	sxtw	x13, w0
  402174:	mov	x14, #0xc                   	// #12
  402178:	mul	x13, x14, x13
  40217c:	add	x9, x9, x13
  402180:	mov	w11, #0xffffffff            	// #-1
  402184:	str	w11, [x9, #8]
  402188:	ldur	w8, [x29, #-16]
  40218c:	add	w8, w8, #0x1
  402190:	stur	w8, [x29, #-16]
  402194:	b	402144 <tigetstr@plt+0xe74>
  402198:	b	4023f4 <tigetstr@plt+0x1124>
  40219c:	ldur	x8, [x29, #-32]
  4021a0:	ldr	x9, [x8]
  4021a4:	ldr	x10, [sp, #40]
  4021a8:	ldrsw	x11, [x10]
  4021ac:	mov	x12, #0xc                   	// #12
  4021b0:	mul	x11, x12, x11
  4021b4:	add	x9, x9, x11
  4021b8:	ldr	w13, [x9, #4]
  4021bc:	cmp	w13, #0x5f
  4021c0:	b.ne	4022d8 <tigetstr@plt+0x1008>  // b.any
  4021c4:	ldur	w8, [x29, #-12]
  4021c8:	ldur	x9, [x29, #-32]
  4021cc:	ldr	x10, [x9]
  4021d0:	ldr	x11, [sp, #40]
  4021d4:	ldrsw	x12, [x11]
  4021d8:	mov	x13, #0xc                   	// #12
  4021dc:	mul	x12, x13, x12
  4021e0:	add	x10, x10, x12
  4021e4:	str	w8, [x10, #4]
  4021e8:	stur	wzr, [x29, #-16]
  4021ec:	ldur	w8, [x29, #-16]
  4021f0:	ldur	w9, [x29, #-20]
  4021f4:	cmp	w8, w9
  4021f8:	b.ge	402254 <tigetstr@plt+0xf84>  // b.tcont
  4021fc:	ldr	x8, [sp, #32]
  402200:	ldr	w9, [x8]
  402204:	mov	w10, #0x8                   	// #8
  402208:	orr	w9, w10, w9
  40220c:	ldur	x11, [x29, #-32]
  402210:	ldr	x12, [x11]
  402214:	ldr	x13, [sp, #40]
  402218:	ldr	w10, [x13]
  40221c:	ldur	w14, [x29, #-16]
  402220:	add	w10, w10, w14
  402224:	mov	w0, w10
  402228:	sxtw	x15, w0
  40222c:	mov	x16, #0xc                   	// #12
  402230:	mul	x15, x16, x15
  402234:	add	x12, x12, x15
  402238:	ldrsb	w10, [x12]
  40223c:	orr	w9, w10, w9
  402240:	strb	w9, [x12]
  402244:	ldur	w8, [x29, #-16]
  402248:	add	w8, w8, #0x1
  40224c:	stur	w8, [x29, #-16]
  402250:	b	4021ec <tigetstr@plt+0xf1c>
  402254:	ldur	w8, [x29, #-20]
  402258:	ldur	x9, [x29, #-32]
  40225c:	ldr	x10, [x9]
  402260:	ldr	x11, [sp, #40]
  402264:	ldrsw	x12, [x11]
  402268:	mov	x13, #0xc                   	// #12
  40226c:	mul	x12, x13, x12
  402270:	add	x10, x10, x12
  402274:	str	w8, [x10, #8]
  402278:	mov	w8, #0x1                   	// #1
  40227c:	stur	w8, [x29, #-16]
  402280:	ldur	w8, [x29, #-16]
  402284:	ldur	w9, [x29, #-20]
  402288:	cmp	w8, w9
  40228c:	b.ge	4022d4 <tigetstr@plt+0x1004>  // b.tcont
  402290:	ldur	x8, [x29, #-32]
  402294:	ldr	x9, [x8]
  402298:	ldr	x10, [sp, #40]
  40229c:	ldr	w11, [x10]
  4022a0:	ldur	w12, [x29, #-16]
  4022a4:	add	w11, w11, w12
  4022a8:	mov	w0, w11
  4022ac:	sxtw	x13, w0
  4022b0:	mov	x14, #0xc                   	// #12
  4022b4:	mul	x13, x14, x13
  4022b8:	add	x9, x9, x13
  4022bc:	mov	w11, #0xffffffff            	// #-1
  4022c0:	str	w11, [x9, #8]
  4022c4:	ldur	w8, [x29, #-16]
  4022c8:	add	w8, w8, #0x1
  4022cc:	stur	w8, [x29, #-16]
  4022d0:	b	402280 <tigetstr@plt+0xfb0>
  4022d4:	b	4023f4 <tigetstr@plt+0x1124>
  4022d8:	ldur	x8, [x29, #-32]
  4022dc:	ldr	x9, [x8]
  4022e0:	ldr	x10, [sp, #40]
  4022e4:	ldrsw	x11, [x10]
  4022e8:	mov	x12, #0xc                   	// #12
  4022ec:	mul	x11, x12, x11
  4022f0:	add	x9, x9, x11
  4022f4:	ldr	w13, [x9, #4]
  4022f8:	ldur	w14, [x29, #-12]
  4022fc:	cmp	w13, w14
  402300:	b.ne	402374 <tigetstr@plt+0x10a4>  // b.any
  402304:	stur	wzr, [x29, #-16]
  402308:	ldur	w8, [x29, #-16]
  40230c:	ldur	w9, [x29, #-20]
  402310:	cmp	w8, w9
  402314:	b.ge	402370 <tigetstr@plt+0x10a0>  // b.tcont
  402318:	ldr	x8, [sp, #32]
  40231c:	ldr	w9, [x8]
  402320:	mov	w10, #0x10                  	// #16
  402324:	orr	w9, w10, w9
  402328:	ldur	x11, [x29, #-32]
  40232c:	ldr	x12, [x11]
  402330:	ldr	x13, [sp, #40]
  402334:	ldr	w10, [x13]
  402338:	ldur	w14, [x29, #-16]
  40233c:	add	w10, w10, w14
  402340:	mov	w0, w10
  402344:	sxtw	x15, w0
  402348:	mov	x16, #0xc                   	// #12
  40234c:	mul	x15, x16, x15
  402350:	add	x12, x12, x15
  402354:	ldrsb	w10, [x12]
  402358:	orr	w9, w10, w9
  40235c:	strb	w9, [x12]
  402360:	ldur	w8, [x29, #-16]
  402364:	add	w8, w8, #0x1
  402368:	stur	w8, [x29, #-16]
  40236c:	b	402308 <tigetstr@plt+0x1038>
  402370:	b	4023f4 <tigetstr@plt+0x1124>
  402374:	ldur	x8, [x29, #-32]
  402378:	ldr	x9, [x8]
  40237c:	ldr	x10, [sp, #40]
  402380:	ldrsw	x11, [x10]
  402384:	mov	x12, #0xc                   	// #12
  402388:	mul	x11, x12, x11
  40238c:	add	x9, x9, x11
  402390:	ldr	w13, [x9, #8]
  402394:	stur	w13, [x29, #-20]
  402398:	stur	wzr, [x29, #-16]
  40239c:	ldur	w8, [x29, #-16]
  4023a0:	ldur	w9, [x29, #-20]
  4023a4:	cmp	w8, w9
  4023a8:	b.ge	4023f4 <tigetstr@plt+0x1124>  // b.tcont
  4023ac:	ldr	x8, [sp, #32]
  4023b0:	ldr	w9, [x8]
  4023b4:	ldur	x10, [x29, #-32]
  4023b8:	ldr	x11, [x10]
  4023bc:	ldr	x12, [sp, #40]
  4023c0:	ldr	w13, [x12]
  4023c4:	ldur	w14, [x29, #-16]
  4023c8:	add	w13, w13, w14
  4023cc:	mov	w0, w13
  4023d0:	sxtw	x15, w0
  4023d4:	mov	x16, #0xc                   	// #12
  4023d8:	mul	x15, x16, x15
  4023dc:	add	x11, x11, x15
  4023e0:	strb	w9, [x11]
  4023e4:	ldur	w8, [x29, #-16]
  4023e8:	add	w8, w8, #0x1
  4023ec:	stur	w8, [x29, #-16]
  4023f0:	b	40239c <tigetstr@plt+0x10cc>
  4023f4:	ldr	x8, [sp, #40]
  4023f8:	ldr	w9, [x8]
  4023fc:	ldur	w10, [x29, #-20]
  402400:	add	w0, w9, w10
  402404:	bl	40255c <tigetstr@plt+0x128c>
  402408:	b	401d94 <tigetstr@plt+0xac4>
  40240c:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402410:	add	x8, x8, #0x1d0
  402414:	ldr	w9, [x8]
  402418:	cbz	w9, 402420 <tigetstr@plt+0x1150>
  40241c:	bl	40275c <tigetstr@plt+0x148c>
  402420:	ldp	x29, x30, [sp, #80]
  402424:	add	sp, sp, #0x60
  402428:	ret
  40242c:	stp	x29, x30, [sp, #-16]!
  402430:	mov	x29, sp
  402434:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402438:	add	x8, x8, #0x178
  40243c:	ldr	x0, [x8]
  402440:	bl	4024b4 <tigetstr@plt+0x11e4>
  402444:	cbz	w0, 402490 <tigetstr@plt+0x11c0>
  402448:	bl	401260 <__errno_location@plt>
  40244c:	ldr	w8, [x0]
  402450:	cmp	w8, #0x20
  402454:	b.eq	402490 <tigetstr@plt+0x11c0>  // b.none
  402458:	bl	401260 <__errno_location@plt>
  40245c:	ldr	w8, [x0]
  402460:	cbz	w8, 402478 <tigetstr@plt+0x11a8>
  402464:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  402468:	add	x0, x0, #0x7a3
  40246c:	bl	401280 <gettext@plt>
  402470:	bl	4011e0 <warn@plt>
  402474:	b	402488 <tigetstr@plt+0x11b8>
  402478:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  40247c:	add	x0, x0, #0x7a3
  402480:	bl	401280 <gettext@plt>
  402484:	bl	401210 <warnx@plt>
  402488:	mov	w0, #0x1                   	// #1
  40248c:	bl	401040 <_exit@plt>
  402490:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402494:	add	x8, x8, #0x160
  402498:	ldr	x0, [x8]
  40249c:	bl	4024b4 <tigetstr@plt+0x11e4>
  4024a0:	cbz	w0, 4024ac <tigetstr@plt+0x11dc>
  4024a4:	mov	w0, #0x1                   	// #1
  4024a8:	bl	401040 <_exit@plt>
  4024ac:	ldp	x29, x30, [sp], #16
  4024b0:	ret
  4024b4:	sub	sp, sp, #0x30
  4024b8:	stp	x29, x30, [sp, #32]
  4024bc:	add	x29, sp, #0x20
  4024c0:	str	x0, [sp, #16]
  4024c4:	bl	401260 <__errno_location@plt>
  4024c8:	str	wzr, [x0]
  4024cc:	ldr	x0, [sp, #16]
  4024d0:	bl	4012c0 <ferror@plt>
  4024d4:	cbnz	w0, 4024e4 <tigetstr@plt+0x1214>
  4024d8:	ldr	x0, [sp, #16]
  4024dc:	bl	401200 <fflush@plt>
  4024e0:	cbz	w0, 4024e8 <tigetstr@plt+0x1218>
  4024e4:	b	402530 <tigetstr@plt+0x1260>
  4024e8:	ldr	x0, [sp, #16]
  4024ec:	bl	4010c0 <fileno@plt>
  4024f0:	str	w0, [sp, #12]
  4024f4:	cmp	w0, #0x0
  4024f8:	cset	w8, lt  // lt = tstop
  4024fc:	tbnz	w8, #0, 402524 <tigetstr@plt+0x1254>
  402500:	ldr	w0, [sp, #12]
  402504:	bl	401070 <dup@plt>
  402508:	str	w0, [sp, #12]
  40250c:	cmp	w0, #0x0
  402510:	cset	w8, lt  // lt = tstop
  402514:	tbnz	w8, #0, 402524 <tigetstr@plt+0x1254>
  402518:	ldr	w0, [sp, #12]
  40251c:	bl	401180 <close@plt>
  402520:	cbz	w0, 402528 <tigetstr@plt+0x1258>
  402524:	b	402530 <tigetstr@plt+0x1260>
  402528:	stur	wzr, [x29, #-4]
  40252c:	b	40254c <tigetstr@plt+0x127c>
  402530:	bl	401260 <__errno_location@plt>
  402534:	ldr	w8, [x0]
  402538:	mov	w9, #0xffffffff            	// #-1
  40253c:	mov	w10, wzr
  402540:	cmp	w8, #0x9
  402544:	csel	w8, w10, w9, eq  // eq = none
  402548:	stur	w8, [x29, #-4]
  40254c:	ldur	w0, [x29, #-4]
  402550:	ldp	x29, x30, [sp, #32]
  402554:	add	sp, sp, #0x30
  402558:	ret
  40255c:	sub	sp, sp, #0x20
  402560:	stp	x29, x30, [sp, #16]
  402564:	add	x29, sp, #0x10
  402568:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  40256c:	add	x8, x8, #0x1c8
  402570:	stur	w0, [x29, #-4]
  402574:	ldur	w9, [x29, #-4]
  402578:	str	w9, [x8]
  40257c:	ldr	w9, [x8]
  402580:	cmp	w9, #0x0
  402584:	cset	w9, ge  // ge = tcont
  402588:	str	x8, [sp]
  40258c:	tbnz	w9, #0, 40259c <tigetstr@plt+0x12cc>
  402590:	ldr	x8, [sp]
  402594:	str	wzr, [x8]
  402598:	b	4025c4 <tigetstr@plt+0x12f4>
  40259c:	ldr	x8, [sp]
  4025a0:	ldr	w9, [x8]
  4025a4:	adrp	x10, 414000 <tigetstr@plt+0x12d30>
  4025a8:	add	x10, x10, #0x1d0
  4025ac:	ldr	w11, [x10]
  4025b0:	cmp	w9, w11
  4025b4:	b.le	4025c4 <tigetstr@plt+0x12f4>
  4025b8:	ldr	x8, [sp]
  4025bc:	ldr	w0, [x8]
  4025c0:	bl	402984 <tigetstr@plt+0x16b4>
  4025c4:	ldp	x29, x30, [sp, #16]
  4025c8:	add	sp, sp, #0x20
  4025cc:	ret
  4025d0:	sub	sp, sp, #0x40
  4025d4:	stp	x29, x30, [sp, #48]
  4025d8:	add	x29, sp, #0x30
  4025dc:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  4025e0:	add	x8, x8, #0x1d4
  4025e4:	adrp	x9, 414000 <tigetstr@plt+0x12d30>
  4025e8:	add	x9, x9, #0x1cc
  4025ec:	stur	x0, [x29, #-16]
  4025f0:	ldur	x0, [x29, #-16]
  4025f4:	str	x8, [sp, #16]
  4025f8:	str	x9, [sp, #8]
  4025fc:	bl	4011a0 <getwc@plt>
  402600:	stur	w0, [x29, #-20]
  402604:	cmp	w0, #0x37
  402608:	str	w0, [sp, #4]
  40260c:	b.eq	40272c <tigetstr@plt+0x145c>  // b.none
  402610:	b	402614 <tigetstr@plt+0x1344>
  402614:	ldr	w8, [sp, #4]
  402618:	cmp	w8, #0x38
  40261c:	b.eq	402634 <tigetstr@plt+0x1364>  // b.none
  402620:	b	402624 <tigetstr@plt+0x1354>
  402624:	ldr	w8, [sp, #4]
  402628:	cmp	w8, #0x39
  40262c:	b.eq	4026b0 <tigetstr@plt+0x13e0>  // b.none
  402630:	b	402738 <tigetstr@plt+0x1468>
  402634:	ldr	x8, [sp, #16]
  402638:	ldr	w9, [x8]
  40263c:	cbnz	w9, 402664 <tigetstr@plt+0x1394>
  402640:	ldr	x8, [sp, #8]
  402644:	ldr	w9, [x8]
  402648:	orr	w9, w9, #0x2
  40264c:	str	w9, [x8]
  402650:	ldr	x10, [sp, #16]
  402654:	ldr	w9, [x10]
  402658:	subs	w9, w9, #0x1
  40265c:	str	w9, [x10]
  402660:	b	4026a8 <tigetstr@plt+0x13d8>
  402664:	ldr	x8, [sp, #16]
  402668:	ldr	w9, [x8]
  40266c:	cmp	w9, #0x0
  402670:	cset	w9, le
  402674:	tbnz	w9, #0, 40269c <tigetstr@plt+0x13cc>
  402678:	ldr	x8, [sp, #8]
  40267c:	ldr	w9, [x8]
  402680:	and	w9, w9, #0xfffffffb
  402684:	str	w9, [x8]
  402688:	ldr	x10, [sp, #16]
  40268c:	ldr	w9, [x10]
  402690:	subs	w9, w9, #0x1
  402694:	str	w9, [x10]
  402698:	b	4026a8 <tigetstr@plt+0x13d8>
  40269c:	ldr	x8, [sp, #16]
  4026a0:	str	wzr, [x8]
  4026a4:	bl	402a6c <tigetstr@plt+0x179c>
  4026a8:	stur	wzr, [x29, #-4]
  4026ac:	b	40274c <tigetstr@plt+0x147c>
  4026b0:	ldr	x8, [sp, #16]
  4026b4:	ldr	w9, [x8]
  4026b8:	cbnz	w9, 4026e0 <tigetstr@plt+0x1410>
  4026bc:	ldr	x8, [sp, #8]
  4026c0:	ldr	w9, [x8]
  4026c4:	orr	w9, w9, #0x4
  4026c8:	str	w9, [x8]
  4026cc:	ldr	x10, [sp, #16]
  4026d0:	ldr	w9, [x10]
  4026d4:	add	w9, w9, #0x1
  4026d8:	str	w9, [x10]
  4026dc:	b	402724 <tigetstr@plt+0x1454>
  4026e0:	ldr	x8, [sp, #16]
  4026e4:	ldr	w9, [x8]
  4026e8:	cmp	w9, #0x0
  4026ec:	cset	w9, ge  // ge = tcont
  4026f0:	tbnz	w9, #0, 402718 <tigetstr@plt+0x1448>
  4026f4:	ldr	x8, [sp, #8]
  4026f8:	ldr	w9, [x8]
  4026fc:	and	w9, w9, #0xfffffffd
  402700:	str	w9, [x8]
  402704:	ldr	x10, [sp, #16]
  402708:	ldr	w9, [x10]
  40270c:	add	w9, w9, #0x1
  402710:	str	w9, [x10]
  402714:	b	402724 <tigetstr@plt+0x1454>
  402718:	ldr	x8, [sp, #16]
  40271c:	str	wzr, [x8]
  402720:	bl	402ad4 <tigetstr@plt+0x1804>
  402724:	stur	wzr, [x29, #-4]
  402728:	b	40274c <tigetstr@plt+0x147c>
  40272c:	bl	402a6c <tigetstr@plt+0x179c>
  402730:	stur	wzr, [x29, #-4]
  402734:	b	40274c <tigetstr@plt+0x147c>
  402738:	ldur	w0, [x29, #-20]
  40273c:	ldur	x1, [x29, #-16]
  402740:	bl	401120 <ungetwc@plt>
  402744:	mov	w8, #0x1                   	// #1
  402748:	stur	w8, [x29, #-4]
  40274c:	ldur	w0, [x29, #-4]
  402750:	ldp	x29, x30, [sp, #48]
  402754:	add	sp, sp, #0x40
  402758:	ret
  40275c:	sub	sp, sp, #0x40
  402760:	stp	x29, x30, [sp, #48]
  402764:	add	x29, sp, #0x30
  402768:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  40276c:	add	x8, x8, #0x1d8
  402770:	adrp	x9, 414000 <tigetstr@plt+0x12d30>
  402774:	add	x9, x9, #0x1c0
  402778:	stur	wzr, [x29, #-12]
  40277c:	stur	wzr, [x29, #-4]
  402780:	stur	wzr, [x29, #-8]
  402784:	str	x8, [sp, #24]
  402788:	str	x9, [sp, #16]
  40278c:	ldur	w8, [x29, #-8]
  402790:	adrp	x9, 414000 <tigetstr@plt+0x12d30>
  402794:	add	x9, x9, #0x1d0
  402798:	ldr	w10, [x9]
  40279c:	cmp	w8, w10
  4027a0:	b.ge	4028f4 <tigetstr@plt+0x1624>  // b.tcont
  4027a4:	ldr	x8, [sp, #16]
  4027a8:	ldr	x9, [x8]
  4027ac:	ldursw	x10, [x29, #-8]
  4027b0:	mov	x11, #0xc                   	// #12
  4027b4:	mul	x10, x11, x10
  4027b8:	ldrsb	w12, [x9, x10]
  4027bc:	ldur	w13, [x29, #-4]
  4027c0:	cmp	w12, w13
  4027c4:	b.eq	402810 <tigetstr@plt+0x1540>  // b.none
  4027c8:	ldur	w8, [x29, #-12]
  4027cc:	add	w8, w8, #0x1
  4027d0:	stur	w8, [x29, #-12]
  4027d4:	ldr	x9, [sp, #16]
  4027d8:	ldr	x10, [x9]
  4027dc:	ldursw	x11, [x29, #-8]
  4027e0:	mov	x12, #0xc                   	// #12
  4027e4:	mul	x11, x12, x11
  4027e8:	ldrsb	w0, [x10, x11]
  4027ec:	str	x12, [sp, #8]
  4027f0:	bl	402bb4 <tigetstr@plt+0x18e4>
  4027f4:	ldr	x9, [sp, #16]
  4027f8:	ldr	x10, [x9]
  4027fc:	ldursw	x11, [x29, #-8]
  402800:	ldr	x12, [sp, #8]
  402804:	mul	x11, x12, x11
  402808:	ldrsb	w8, [x10, x11]
  40280c:	stur	w8, [x29, #-4]
  402810:	ldr	x8, [sp, #16]
  402814:	ldr	x9, [x8]
  402818:	ldursw	x10, [x29, #-8]
  40281c:	mov	x11, #0xc                   	// #12
  402820:	mul	x10, x11, x10
  402824:	add	x9, x9, x10
  402828:	ldr	w12, [x9, #4]
  40282c:	cbnz	w12, 402860 <tigetstr@plt+0x1590>
  402830:	ldr	x8, [sp, #24]
  402834:	ldr	w9, [x8]
  402838:	cbz	w9, 402850 <tigetstr@plt+0x1580>
  40283c:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402840:	add	x8, x8, #0x1e8
  402844:	ldr	x0, [x8]
  402848:	bl	402b28 <tigetstr@plt+0x1858>
  40284c:	b	40285c <tigetstr@plt+0x158c>
  402850:	mov	w0, #0x20                  	// #32
  402854:	mov	w1, #0x1                   	// #1
  402858:	bl	402d20 <tigetstr@plt+0x1a50>
  40285c:	b	402894 <tigetstr@plt+0x15c4>
  402860:	ldr	x8, [sp, #16]
  402864:	ldr	x9, [x8]
  402868:	ldursw	x10, [x29, #-8]
  40286c:	mov	x11, #0xc                   	// #12
  402870:	mul	x10, x11, x10
  402874:	add	x9, x9, x10
  402878:	ldr	w0, [x9, #4]
  40287c:	ldr	x9, [x8]
  402880:	ldursw	x10, [x29, #-8]
  402884:	mul	x10, x11, x10
  402888:	add	x9, x9, x10
  40288c:	ldr	w1, [x9, #8]
  402890:	bl	402d20 <tigetstr@plt+0x1a50>
  402894:	ldr	x8, [sp, #16]
  402898:	ldr	x9, [x8]
  40289c:	ldursw	x10, [x29, #-8]
  4028a0:	mov	x11, #0xc                   	// #12
  4028a4:	mul	x10, x11, x10
  4028a8:	add	x9, x9, x10
  4028ac:	ldr	w12, [x9, #8]
  4028b0:	cmp	w12, #0x1
  4028b4:	b.le	4028e4 <tigetstr@plt+0x1614>
  4028b8:	ldr	x8, [sp, #16]
  4028bc:	ldr	x9, [x8]
  4028c0:	ldursw	x10, [x29, #-8]
  4028c4:	mov	x11, #0xc                   	// #12
  4028c8:	mul	x10, x11, x10
  4028cc:	add	x9, x9, x10
  4028d0:	ldr	w12, [x9, #8]
  4028d4:	subs	w12, w12, #0x1
  4028d8:	ldur	w13, [x29, #-8]
  4028dc:	add	w12, w13, w12
  4028e0:	stur	w12, [x29, #-8]
  4028e4:	ldur	w8, [x29, #-8]
  4028e8:	add	w8, w8, #0x1
  4028ec:	stur	w8, [x29, #-8]
  4028f0:	b	40278c <tigetstr@plt+0x14bc>
  4028f4:	ldur	w8, [x29, #-4]
  4028f8:	cbz	w8, 402908 <tigetstr@plt+0x1638>
  4028fc:	mov	w8, wzr
  402900:	mov	w0, w8
  402904:	bl	402bb4 <tigetstr@plt+0x18e4>
  402908:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  40290c:	add	x8, x8, #0x1b8
  402910:	ldr	w9, [x8]
  402914:	cbz	w9, 402924 <tigetstr@plt+0x1654>
  402918:	ldur	w8, [x29, #-12]
  40291c:	cbz	w8, 402924 <tigetstr@plt+0x1654>
  402920:	bl	402ddc <tigetstr@plt+0x1b0c>
  402924:	mov	w0, #0xa                   	// #10
  402928:	bl	4010b0 <putwchar@plt>
  40292c:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402930:	add	x8, x8, #0x198
  402934:	ldr	w9, [x8]
  402938:	cbz	w9, 402948 <tigetstr@plt+0x1678>
  40293c:	ldur	w8, [x29, #-12]
  402940:	cbz	w8, 402948 <tigetstr@plt+0x1678>
  402944:	bl	403070 <tigetstr@plt+0x1da0>
  402948:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  40294c:	add	x8, x8, #0x178
  402950:	ldr	x0, [x8]
  402954:	bl	401200 <fflush@plt>
  402958:	ldr	x8, [sp, #24]
  40295c:	ldr	w9, [x8]
  402960:	cbz	w9, 402974 <tigetstr@plt+0x16a4>
  402964:	ldr	x8, [sp, #24]
  402968:	ldr	w9, [x8]
  40296c:	subs	w9, w9, #0x1
  402970:	str	w9, [x8]
  402974:	bl	401cb8 <tigetstr@plt+0x9e8>
  402978:	ldp	x29, x30, [sp, #48]
  40297c:	add	sp, sp, #0x40
  402980:	ret
  402984:	sub	sp, sp, #0x30
  402988:	stp	x29, x30, [sp, #32]
  40298c:	add	x29, sp, #0x20
  402990:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402994:	add	x8, x8, #0x1d0
  402998:	adrp	x9, 414000 <tigetstr@plt+0x12d30>
  40299c:	add	x9, x9, #0x230
  4029a0:	stur	w0, [x29, #-4]
  4029a4:	ldur	w10, [x29, #-4]
  4029a8:	str	w10, [x8]
  4029ac:	str	x9, [sp, #16]
  4029b0:	ldur	w8, [x29, #-4]
  4029b4:	ldr	x9, [sp, #16]
  4029b8:	ldr	w10, [x9]
  4029bc:	cmp	w8, w10
  4029c0:	b.lt	402a60 <tigetstr@plt+0x1790>  // b.tstop
  4029c4:	ldr	x8, [sp, #16]
  4029c8:	ldr	w9, [x8]
  4029cc:	mov	w10, #0x7fffffff            	// #2147483647
  4029d0:	cmp	w9, w10
  4029d4:	b.ne	4029f8 <tigetstr@plt+0x1728>  // b.any
  4029d8:	adrp	x0, 403000 <tigetstr@plt+0x1d30>
  4029dc:	add	x0, x0, #0x934
  4029e0:	bl	401280 <gettext@plt>
  4029e4:	mov	w8, #0x1                   	// #1
  4029e8:	str	x0, [sp, #8]
  4029ec:	mov	w0, w8
  4029f0:	ldr	x1, [sp, #8]
  4029f4:	bl	401230 <errx@plt>
  4029f8:	ldr	x8, [sp, #16]
  4029fc:	ldr	w9, [x8]
  402a00:	mov	w10, #0x3fffffff            	// #1073741823
  402a04:	cmp	w9, w10
  402a08:	b.ge	402a24 <tigetstr@plt+0x1754>  // b.tcont
  402a0c:	ldr	x8, [sp, #16]
  402a10:	ldr	w9, [x8]
  402a14:	mov	w10, #0x2                   	// #2
  402a18:	mul	w9, w9, w10
  402a1c:	str	w9, [x8]
  402a20:	b	402a30 <tigetstr@plt+0x1760>
  402a24:	mov	w8, #0x7fffffff            	// #2147483647
  402a28:	ldr	x9, [sp, #16]
  402a2c:	str	w8, [x9]
  402a30:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402a34:	add	x8, x8, #0x1c0
  402a38:	ldr	x0, [x8]
  402a3c:	ldr	x9, [sp, #16]
  402a40:	ldrsw	x10, [x9]
  402a44:	mov	x11, #0xc                   	// #12
  402a48:	mul	x1, x11, x10
  402a4c:	str	x8, [sp]
  402a50:	bl	403294 <tigetstr@plt+0x1fc4>
  402a54:	ldr	x8, [sp]
  402a58:	str	x0, [x8]
  402a5c:	b	4029b0 <tigetstr@plt+0x16e0>
  402a60:	ldp	x29, x30, [sp, #32]
  402a64:	add	sp, sp, #0x30
  402a68:	ret
  402a6c:	sub	sp, sp, #0x20
  402a70:	stp	x29, x30, [sp, #16]
  402a74:	add	x29, sp, #0x10
  402a78:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402a7c:	add	x8, x8, #0x1d8
  402a80:	adrp	x9, 414000 <tigetstr@plt+0x12d30>
  402a84:	add	x9, x9, #0x1e0
  402a88:	ldr	w10, [x8]
  402a8c:	add	w10, w10, #0x1
  402a90:	str	w10, [x8]
  402a94:	str	x8, [sp, #8]
  402a98:	str	x9, [sp]
  402a9c:	bl	402ad4 <tigetstr@plt+0x1804>
  402aa0:	ldr	x8, [sp]
  402aa4:	ldr	x0, [x8]
  402aa8:	bl	402b28 <tigetstr@plt+0x1858>
  402aac:	ldr	x8, [sp]
  402ab0:	ldr	x0, [x8]
  402ab4:	bl	402b28 <tigetstr@plt+0x1858>
  402ab8:	ldr	x8, [sp, #8]
  402abc:	ldr	w10, [x8]
  402ac0:	add	w10, w10, #0x1
  402ac4:	str	w10, [x8]
  402ac8:	ldp	x29, x30, [sp, #16]
  402acc:	add	sp, sp, #0x20
  402ad0:	ret
  402ad4:	sub	sp, sp, #0x20
  402ad8:	stp	x29, x30, [sp, #16]
  402adc:	add	x29, sp, #0x10
  402ae0:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402ae4:	add	x8, x8, #0x1c8
  402ae8:	adrp	x9, 414000 <tigetstr@plt+0x12d30>
  402aec:	add	x9, x9, #0x1d0
  402af0:	ldr	w10, [x8]
  402af4:	stur	w10, [x29, #-4]
  402af8:	ldr	w10, [x9]
  402afc:	str	w10, [sp, #8]
  402b00:	str	x9, [sp]
  402b04:	bl	40275c <tigetstr@plt+0x148c>
  402b08:	ldur	w0, [x29, #-4]
  402b0c:	bl	40255c <tigetstr@plt+0x128c>
  402b10:	ldr	w10, [sp, #8]
  402b14:	ldr	x8, [sp]
  402b18:	str	w10, [x8]
  402b1c:	ldp	x29, x30, [sp, #16]
  402b20:	add	sp, sp, #0x20
  402b24:	ret
  402b28:	sub	sp, sp, #0x20
  402b2c:	stp	x29, x30, [sp, #16]
  402b30:	add	x29, sp, #0x10
  402b34:	str	x0, [sp, #8]
  402b38:	ldr	x8, [sp, #8]
  402b3c:	cbnz	x8, 402b44 <tigetstr@plt+0x1874>
  402b40:	b	402b58 <tigetstr@plt+0x1888>
  402b44:	ldr	x0, [sp, #8]
  402b48:	mov	w1, #0x1                   	// #1
  402b4c:	adrp	x2, 402000 <tigetstr@plt+0xd30>
  402b50:	add	x2, x2, #0xb64
  402b54:	bl	401090 <tputs@plt>
  402b58:	ldp	x29, x30, [sp, #16]
  402b5c:	add	sp, sp, #0x20
  402b60:	ret
  402b64:	sub	sp, sp, #0x20
  402b68:	stp	x29, x30, [sp, #16]
  402b6c:	add	x29, sp, #0x10
  402b70:	mov	w8, #0xffffffff            	// #-1
  402b74:	str	w0, [sp, #8]
  402b78:	ldr	w0, [sp, #8]
  402b7c:	str	w8, [sp, #4]
  402b80:	bl	4010b0 <putwchar@plt>
  402b84:	ldr	w8, [sp, #4]
  402b88:	cmp	w0, w8
  402b8c:	b.ne	402b9c <tigetstr@plt+0x18cc>  // b.any
  402b90:	mov	w8, #0xffffffff            	// #-1
  402b94:	stur	w8, [x29, #-4]
  402b98:	b	402ba4 <tigetstr@plt+0x18d4>
  402b9c:	ldr	w8, [sp, #8]
  402ba0:	stur	w8, [x29, #-4]
  402ba4:	ldur	w0, [x29, #-4]
  402ba8:	ldp	x29, x30, [sp, #16]
  402bac:	add	sp, sp, #0x20
  402bb0:	ret
  402bb4:	sub	sp, sp, #0x30
  402bb8:	stp	x29, x30, [sp, #32]
  402bbc:	add	x29, sp, #0x20
  402bc0:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402bc4:	add	x8, x8, #0x198
  402bc8:	adrp	x9, 414000 <tigetstr@plt+0x12d30>
  402bcc:	add	x9, x9, #0x1f0
  402bd0:	stur	w0, [x29, #-4]
  402bd4:	ldr	w10, [x8]
  402bd8:	str	x9, [sp, #16]
  402bdc:	cbnz	w10, 402d08 <tigetstr@plt+0x1a38>
  402be0:	ldr	x8, [sp, #16]
  402be4:	ldr	w9, [x8]
  402be8:	cbz	w9, 402c00 <tigetstr@plt+0x1930>
  402bec:	ldur	w8, [x29, #-4]
  402bf0:	cbz	w8, 402c00 <tigetstr@plt+0x1930>
  402bf4:	mov	w8, wzr
  402bf8:	mov	w0, w8
  402bfc:	bl	402bb4 <tigetstr@plt+0x18e4>
  402c00:	ldur	w8, [x29, #-4]
  402c04:	subs	w8, w8, #0x0
  402c08:	mov	w9, w8
  402c0c:	ubfx	x9, x9, #0, #32
  402c10:	cmp	x9, #0x10
  402c14:	str	x9, [sp, #8]
  402c18:	b.hi	402cf8 <tigetstr@plt+0x1a28>  // b.pmore
  402c1c:	adrp	x8, 403000 <tigetstr@plt+0x1d30>
  402c20:	add	x8, x8, #0x594
  402c24:	ldr	x11, [sp, #8]
  402c28:	ldrsw	x10, [x8, x11, lsl #2]
  402c2c:	add	x9, x8, x10
  402c30:	br	x9
  402c34:	ldr	x8, [sp, #16]
  402c38:	ldr	w9, [x8]
  402c3c:	str	w9, [sp, #4]
  402c40:	cbz	w9, 402c58 <tigetstr@plt+0x1988>
  402c44:	b	402c48 <tigetstr@plt+0x1978>
  402c48:	ldr	w8, [sp, #4]
  402c4c:	cmp	w8, #0x8
  402c50:	b.eq	402c5c <tigetstr@plt+0x198c>  // b.none
  402c54:	b	402c70 <tigetstr@plt+0x19a0>
  402c58:	b	402c80 <tigetstr@plt+0x19b0>
  402c5c:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402c60:	add	x8, x8, #0x1f8
  402c64:	ldr	x0, [x8]
  402c68:	bl	402b28 <tigetstr@plt+0x1858>
  402c6c:	b	402c80 <tigetstr@plt+0x19b0>
  402c70:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402c74:	add	x8, x8, #0x200
  402c78:	ldr	x0, [x8]
  402c7c:	bl	402b28 <tigetstr@plt+0x1858>
  402c80:	b	402d08 <tigetstr@plt+0x1a38>
  402c84:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402c88:	add	x8, x8, #0x208
  402c8c:	ldr	x0, [x8]
  402c90:	bl	402b28 <tigetstr@plt+0x1858>
  402c94:	b	402d08 <tigetstr@plt+0x1a38>
  402c98:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402c9c:	add	x8, x8, #0x1a8
  402ca0:	ldr	x0, [x8]
  402ca4:	bl	402b28 <tigetstr@plt+0x1858>
  402ca8:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402cac:	add	x8, x8, #0x210
  402cb0:	ldr	x0, [x8]
  402cb4:	bl	402b28 <tigetstr@plt+0x1858>
  402cb8:	b	402d08 <tigetstr@plt+0x1a38>
  402cbc:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402cc0:	add	x8, x8, #0x210
  402cc4:	ldr	x0, [x8]
  402cc8:	bl	402b28 <tigetstr@plt+0x1858>
  402ccc:	b	402d08 <tigetstr@plt+0x1a38>
  402cd0:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402cd4:	add	x8, x8, #0x1a8
  402cd8:	ldr	x0, [x8]
  402cdc:	bl	402b28 <tigetstr@plt+0x1858>
  402ce0:	b	402d08 <tigetstr@plt+0x1a38>
  402ce4:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402ce8:	add	x8, x8, #0x1a0
  402cec:	ldr	x0, [x8]
  402cf0:	bl	402b28 <tigetstr@plt+0x1858>
  402cf4:	b	402d08 <tigetstr@plt+0x1a38>
  402cf8:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402cfc:	add	x8, x8, #0x218
  402d00:	ldr	x0, [x8]
  402d04:	bl	402b28 <tigetstr@plt+0x1858>
  402d08:	ldur	w8, [x29, #-4]
  402d0c:	ldr	x9, [sp, #16]
  402d10:	str	w8, [x9]
  402d14:	ldp	x29, x30, [sp, #32]
  402d18:	add	sp, sp, #0x30
  402d1c:	ret
  402d20:	sub	sp, sp, #0x30
  402d24:	stp	x29, x30, [sp, #32]
  402d28:	add	x29, sp, #0x20
  402d2c:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402d30:	add	x8, x8, #0x220
  402d34:	stur	w0, [x29, #-4]
  402d38:	stur	w1, [x29, #-8]
  402d3c:	ldur	w0, [x29, #-4]
  402d40:	str	x8, [sp, #8]
  402d44:	bl	4010b0 <putwchar@plt>
  402d48:	ldr	x8, [sp, #8]
  402d4c:	ldr	w9, [x8]
  402d50:	cbz	w9, 402dd0 <tigetstr@plt+0x1b00>
  402d54:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402d58:	add	x8, x8, #0x1f0
  402d5c:	ldr	w9, [x8]
  402d60:	and	w9, w9, #0x8
  402d64:	cbz	w9, 402dd0 <tigetstr@plt+0x1b00>
  402d68:	stur	wzr, [x29, #-12]
  402d6c:	ldur	w8, [x29, #-12]
  402d70:	ldur	w9, [x29, #-8]
  402d74:	cmp	w8, w9
  402d78:	b.ge	402d9c <tigetstr@plt+0x1acc>  // b.tcont
  402d7c:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402d80:	add	x8, x8, #0x228
  402d84:	ldr	x0, [x8]
  402d88:	bl	402b28 <tigetstr@plt+0x1858>
  402d8c:	ldur	w8, [x29, #-12]
  402d90:	add	w8, w8, #0x1
  402d94:	stur	w8, [x29, #-12]
  402d98:	b	402d6c <tigetstr@plt+0x1a9c>
  402d9c:	stur	wzr, [x29, #-12]
  402da0:	ldur	w8, [x29, #-12]
  402da4:	ldur	w9, [x29, #-8]
  402da8:	cmp	w8, w9
  402dac:	b.ge	402dd0 <tigetstr@plt+0x1b00>  // b.tcont
  402db0:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402db4:	add	x8, x8, #0x1b0
  402db8:	ldr	x0, [x8]
  402dbc:	bl	402b28 <tigetstr@plt+0x1858>
  402dc0:	ldur	w8, [x29, #-12]
  402dc4:	add	w8, w8, #0x1
  402dc8:	stur	w8, [x29, #-12]
  402dcc:	b	402da0 <tigetstr@plt+0x1ad0>
  402dd0:	ldp	x29, x30, [sp, #32]
  402dd4:	add	sp, sp, #0x30
  402dd8:	ret
  402ddc:	sub	sp, sp, #0x50
  402de0:	stp	x29, x30, [sp, #64]
  402de4:	add	x29, sp, #0x40
  402de8:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402dec:	add	x8, x8, #0x1d0
  402df0:	mov	x1, #0x4                   	// #4
  402df4:	adrp	x9, 414000 <tigetstr@plt+0x12d30>
  402df8:	add	x9, x9, #0x1c0
  402dfc:	ldr	w10, [x8]
  402e00:	add	w10, w10, #0x1
  402e04:	mov	w0, w10
  402e08:	sxtw	x0, w0
  402e0c:	str	x9, [sp, #24]
  402e10:	bl	403234 <tigetstr@plt+0x1f64>
  402e14:	stur	x0, [x29, #-16]
  402e18:	ldur	x8, [x29, #-16]
  402e1c:	stur	x8, [x29, #-24]
  402e20:	stur	wzr, [x29, #-28]
  402e24:	stur	wzr, [x29, #-4]
  402e28:	ldur	w8, [x29, #-4]
  402e2c:	adrp	x9, 414000 <tigetstr@plt+0x12d30>
  402e30:	add	x9, x9, #0x1d0
  402e34:	ldr	w10, [x9]
  402e38:	cmp	w8, w10
  402e3c:	b.ge	402f40 <tigetstr@plt+0x1c70>  // b.tcont
  402e40:	ldr	x8, [sp, #24]
  402e44:	ldr	x9, [x8]
  402e48:	ldursw	x10, [x29, #-4]
  402e4c:	mov	x11, #0xc                   	// #12
  402e50:	mul	x10, x11, x10
  402e54:	ldrsb	w12, [x9, x10]
  402e58:	str	w12, [sp, #20]
  402e5c:	cbz	w12, 402e84 <tigetstr@plt+0x1bb4>
  402e60:	b	402e64 <tigetstr@plt+0x1b94>
  402e64:	ldr	w8, [sp, #20]
  402e68:	cmp	w8, #0x8
  402e6c:	b.eq	402e9c <tigetstr@plt+0x1bcc>  // b.none
  402e70:	b	402e74 <tigetstr@plt+0x1ba4>
  402e74:	ldr	w8, [sp, #20]
  402e78:	cmp	w8, #0x10
  402e7c:	b.eq	402eb4 <tigetstr@plt+0x1be4>  // b.none
  402e80:	b	402e84 <tigetstr@plt+0x1bb4>
  402e84:	ldur	x8, [x29, #-24]
  402e88:	add	x9, x8, #0x4
  402e8c:	stur	x9, [x29, #-24]
  402e90:	mov	w10, #0x20                  	// #32
  402e94:	str	w10, [x8]
  402e98:	b	402f30 <tigetstr@plt+0x1c60>
  402e9c:	ldur	x8, [x29, #-24]
  402ea0:	add	x9, x8, #0x4
  402ea4:	stur	x9, [x29, #-24]
  402ea8:	mov	w10, #0x5f                  	// #95
  402eac:	str	w10, [x8]
  402eb0:	b	402f30 <tigetstr@plt+0x1c60>
  402eb4:	ldr	x8, [sp, #24]
  402eb8:	ldr	x9, [x8]
  402ebc:	ldursw	x10, [x29, #-4]
  402ec0:	mov	x11, #0xc                   	// #12
  402ec4:	mul	x10, x11, x10
  402ec8:	add	x9, x9, x10
  402ecc:	ldr	w12, [x9, #4]
  402ed0:	ldur	x9, [x29, #-24]
  402ed4:	add	x10, x9, #0x4
  402ed8:	stur	x10, [x29, #-24]
  402edc:	str	w12, [x9]
  402ee0:	ldr	x9, [x8]
  402ee4:	ldursw	x10, [x29, #-4]
  402ee8:	mul	x10, x11, x10
  402eec:	add	x9, x9, x10
  402ef0:	ldr	w12, [x9, #8]
  402ef4:	cmp	w12, #0x1
  402ef8:	b.le	402f28 <tigetstr@plt+0x1c58>
  402efc:	ldr	x8, [sp, #24]
  402f00:	ldr	x9, [x8]
  402f04:	ldursw	x10, [x29, #-4]
  402f08:	mov	x11, #0xc                   	// #12
  402f0c:	mul	x10, x11, x10
  402f10:	add	x9, x9, x10
  402f14:	ldr	w12, [x9, #8]
  402f18:	subs	w12, w12, #0x1
  402f1c:	ldur	w13, [x29, #-4]
  402f20:	add	w12, w13, w12
  402f24:	stur	w12, [x29, #-4]
  402f28:	mov	w8, #0x1                   	// #1
  402f2c:	stur	w8, [x29, #-28]
  402f30:	ldur	w8, [x29, #-4]
  402f34:	add	w8, w8, #0x1
  402f38:	stur	w8, [x29, #-4]
  402f3c:	b	402e28 <tigetstr@plt+0x1b58>
  402f40:	mov	w0, #0xd                   	// #13
  402f44:	bl	4010b0 <putwchar@plt>
  402f48:	ldur	x8, [x29, #-24]
  402f4c:	mov	w9, #0x20                  	// #32
  402f50:	str	w9, [x8]
  402f54:	ldur	x8, [x29, #-24]
  402f58:	ldr	w9, [x8]
  402f5c:	cmp	w9, #0x20
  402f60:	b.ne	402f80 <tigetstr@plt+0x1cb0>  // b.any
  402f64:	ldur	x8, [x29, #-24]
  402f68:	str	wzr, [x8]
  402f6c:	ldur	x8, [x29, #-24]
  402f70:	mov	x9, #0xfffffffffffffffc    	// #-4
  402f74:	add	x8, x8, x9
  402f78:	stur	x8, [x29, #-24]
  402f7c:	b	402f54 <tigetstr@plt+0x1c84>
  402f80:	ldur	x0, [x29, #-16]
  402f84:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  402f88:	add	x8, x8, #0x178
  402f8c:	ldr	x1, [x8]
  402f90:	bl	401220 <fputws@plt>
  402f94:	ldur	w9, [x29, #-28]
  402f98:	cbz	w9, 40305c <tigetstr@plt+0x1d8c>
  402f9c:	mov	w0, #0xd                   	// #13
  402fa0:	bl	4010b0 <putwchar@plt>
  402fa4:	ldur	x8, [x29, #-16]
  402fa8:	stur	x8, [x29, #-24]
  402fac:	ldur	x8, [x29, #-24]
  402fb0:	ldr	w9, [x8]
  402fb4:	cbz	w9, 402ffc <tigetstr@plt+0x1d2c>
  402fb8:	ldur	x8, [x29, #-24]
  402fbc:	ldr	w9, [x8]
  402fc0:	cmp	w9, #0x5f
  402fc4:	b.ne	402fd4 <tigetstr@plt+0x1d04>  // b.any
  402fc8:	mov	w8, #0x20                  	// #32
  402fcc:	str	w8, [sp, #16]
  402fd0:	b	402fe0 <tigetstr@plt+0x1d10>
  402fd4:	ldur	x8, [x29, #-24]
  402fd8:	ldr	w9, [x8]
  402fdc:	str	w9, [sp, #16]
  402fe0:	ldr	w8, [sp, #16]
  402fe4:	mov	w0, w8
  402fe8:	bl	4010b0 <putwchar@plt>
  402fec:	ldur	x8, [x29, #-24]
  402ff0:	add	x8, x8, #0x4
  402ff4:	stur	x8, [x29, #-24]
  402ff8:	b	402fac <tigetstr@plt+0x1cdc>
  402ffc:	mov	w0, #0xd                   	// #13
  403000:	bl	4010b0 <putwchar@plt>
  403004:	ldur	x8, [x29, #-16]
  403008:	stur	x8, [x29, #-24]
  40300c:	ldur	x8, [x29, #-24]
  403010:	ldr	w9, [x8]
  403014:	cbz	w9, 40305c <tigetstr@plt+0x1d8c>
  403018:	ldur	x8, [x29, #-24]
  40301c:	ldr	w9, [x8]
  403020:	cmp	w9, #0x5f
  403024:	b.ne	403034 <tigetstr@plt+0x1d64>  // b.any
  403028:	mov	w8, #0x20                  	// #32
  40302c:	str	w8, [sp, #12]
  403030:	b	403040 <tigetstr@plt+0x1d70>
  403034:	ldur	x8, [x29, #-24]
  403038:	ldr	w9, [x8]
  40303c:	str	w9, [sp, #12]
  403040:	ldr	w8, [sp, #12]
  403044:	mov	w0, w8
  403048:	bl	4010b0 <putwchar@plt>
  40304c:	ldur	x8, [x29, #-24]
  403050:	add	x8, x8, #0x4
  403054:	stur	x8, [x29, #-24]
  403058:	b	40300c <tigetstr@plt+0x1d3c>
  40305c:	ldur	x0, [x29, #-16]
  403060:	bl	4011f0 <free@plt>
  403064:	ldp	x29, x30, [sp, #64]
  403068:	add	sp, sp, #0x50
  40306c:	ret
  403070:	sub	sp, sp, #0x30
  403074:	stp	x29, x30, [sp, #32]
  403078:	add	x29, sp, #0x20
  40307c:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  403080:	add	x8, x8, #0x1d0
  403084:	mov	x1, #0x4                   	// #4
  403088:	ldr	w9, [x8]
  40308c:	add	w9, w9, #0x1
  403090:	mov	w0, w9
  403094:	sxtw	x0, w0
  403098:	bl	403234 <tigetstr@plt+0x1f64>
  40309c:	str	x0, [sp, #16]
  4030a0:	ldr	x8, [sp, #16]
  4030a4:	str	x8, [sp, #8]
  4030a8:	stur	wzr, [x29, #-4]
  4030ac:	ldur	w8, [x29, #-4]
  4030b0:	adrp	x9, 414000 <tigetstr@plt+0x12d30>
  4030b4:	add	x9, x9, #0x1d0
  4030b8:	ldr	w10, [x9]
  4030bc:	cmp	w8, w10
  4030c0:	b.ge	4031c4 <tigetstr@plt+0x1ef4>  // b.tcont
  4030c4:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  4030c8:	add	x8, x8, #0x1c0
  4030cc:	ldr	x8, [x8]
  4030d0:	ldursw	x9, [x29, #-4]
  4030d4:	mov	x10, #0xc                   	// #12
  4030d8:	mul	x9, x10, x9
  4030dc:	ldrsb	w11, [x8, x9]
  4030e0:	subs	w11, w11, #0x0
  4030e4:	mov	w8, w11
  4030e8:	ubfx	x8, x8, #0, #32
  4030ec:	cmp	x8, #0x10
  4030f0:	str	x8, [sp]
  4030f4:	b.hi	4031a0 <tigetstr@plt+0x1ed0>  // b.pmore
  4030f8:	adrp	x8, 403000 <tigetstr@plt+0x1d30>
  4030fc:	add	x8, x8, #0x5d8
  403100:	ldr	x11, [sp]
  403104:	ldrsw	x10, [x8, x11, lsl #2]
  403108:	add	x9, x8, x10
  40310c:	br	x9
  403110:	ldr	x8, [sp, #8]
  403114:	add	x9, x8, #0x4
  403118:	str	x9, [sp, #8]
  40311c:	mov	w10, #0x20                  	// #32
  403120:	str	w10, [x8]
  403124:	b	4031b4 <tigetstr@plt+0x1ee4>
  403128:	ldr	x8, [sp, #8]
  40312c:	add	x9, x8, #0x4
  403130:	str	x9, [sp, #8]
  403134:	mov	w10, #0x67                  	// #103
  403138:	str	w10, [x8]
  40313c:	b	4031b4 <tigetstr@plt+0x1ee4>
  403140:	ldr	x8, [sp, #8]
  403144:	add	x9, x8, #0x4
  403148:	str	x9, [sp, #8]
  40314c:	mov	w10, #0x5e                  	// #94
  403150:	str	w10, [x8]
  403154:	b	4031b4 <tigetstr@plt+0x1ee4>
  403158:	ldr	x8, [sp, #8]
  40315c:	add	x9, x8, #0x4
  403160:	str	x9, [sp, #8]
  403164:	mov	w10, #0x76                  	// #118
  403168:	str	w10, [x8]
  40316c:	b	4031b4 <tigetstr@plt+0x1ee4>
  403170:	ldr	x8, [sp, #8]
  403174:	add	x9, x8, #0x4
  403178:	str	x9, [sp, #8]
  40317c:	mov	w10, #0x5f                  	// #95
  403180:	str	w10, [x8]
  403184:	b	4031b4 <tigetstr@plt+0x1ee4>
  403188:	ldr	x8, [sp, #8]
  40318c:	add	x9, x8, #0x4
  403190:	str	x9, [sp, #8]
  403194:	mov	w10, #0x21                  	// #33
  403198:	str	w10, [x8]
  40319c:	b	4031b4 <tigetstr@plt+0x1ee4>
  4031a0:	ldr	x8, [sp, #8]
  4031a4:	add	x9, x8, #0x4
  4031a8:	str	x9, [sp, #8]
  4031ac:	mov	w10, #0x58                  	// #88
  4031b0:	str	w10, [x8]
  4031b4:	ldur	w8, [x29, #-4]
  4031b8:	add	w8, w8, #0x1
  4031bc:	stur	w8, [x29, #-4]
  4031c0:	b	4030ac <tigetstr@plt+0x1ddc>
  4031c4:	ldr	x8, [sp, #8]
  4031c8:	mov	w9, #0x20                  	// #32
  4031cc:	str	w9, [x8]
  4031d0:	ldr	x8, [sp, #8]
  4031d4:	ldr	w9, [x8]
  4031d8:	cmp	w9, #0x20
  4031dc:	b.ne	4031fc <tigetstr@plt+0x1f2c>  // b.any
  4031e0:	ldr	x8, [sp, #8]
  4031e4:	str	wzr, [x8]
  4031e8:	ldr	x8, [sp, #8]
  4031ec:	mov	x9, #0xfffffffffffffffc    	// #-4
  4031f0:	add	x8, x8, x9
  4031f4:	str	x8, [sp, #8]
  4031f8:	b	4031d0 <tigetstr@plt+0x1f00>
  4031fc:	ldr	x0, [sp, #16]
  403200:	adrp	x8, 414000 <tigetstr@plt+0x12d30>
  403204:	add	x8, x8, #0x178
  403208:	ldr	x1, [x8]
  40320c:	bl	401220 <fputws@plt>
  403210:	mov	w9, #0xa                   	// #10
  403214:	mov	w0, w9
  403218:	bl	4010b0 <putwchar@plt>
  40321c:	ldr	x8, [sp, #16]
  403220:	mov	x0, x8
  403224:	bl	4011f0 <free@plt>
  403228:	ldp	x29, x30, [sp, #32]
  40322c:	add	sp, sp, #0x30
  403230:	ret
  403234:	sub	sp, sp, #0x30
  403238:	stp	x29, x30, [sp, #32]
  40323c:	add	x29, sp, #0x20
  403240:	stur	x0, [x29, #-8]
  403244:	str	x1, [sp, #16]
  403248:	ldur	x0, [x29, #-8]
  40324c:	ldr	x1, [sp, #16]
  403250:	bl	401160 <calloc@plt>
  403254:	str	x0, [sp, #8]
  403258:	ldr	x8, [sp, #8]
  40325c:	cbnz	x8, 403284 <tigetstr@plt+0x1fb4>
  403260:	ldr	x8, [sp, #16]
  403264:	cbz	x8, 403284 <tigetstr@plt+0x1fb4>
  403268:	ldur	x8, [x29, #-8]
  40326c:	cbz	x8, 403284 <tigetstr@plt+0x1fb4>
  403270:	ldr	x2, [sp, #16]
  403274:	mov	w0, #0x1                   	// #1
  403278:	adrp	x1, 403000 <tigetstr@plt+0x1d30>
  40327c:	add	x1, x1, #0x91a
  403280:	bl	4012a0 <err@plt>
  403284:	ldr	x0, [sp, #8]
  403288:	ldp	x29, x30, [sp, #32]
  40328c:	add	sp, sp, #0x30
  403290:	ret
  403294:	sub	sp, sp, #0x30
  403298:	stp	x29, x30, [sp, #32]
  40329c:	add	x29, sp, #0x20
  4032a0:	stur	x0, [x29, #-8]
  4032a4:	str	x1, [sp, #16]
  4032a8:	ldur	x0, [x29, #-8]
  4032ac:	ldr	x1, [sp, #16]
  4032b0:	bl	401170 <realloc@plt>
  4032b4:	str	x0, [sp, #8]
  4032b8:	ldr	x8, [sp, #8]
  4032bc:	cbnz	x8, 4032dc <tigetstr@plt+0x200c>
  4032c0:	ldr	x8, [sp, #16]
  4032c4:	cbz	x8, 4032dc <tigetstr@plt+0x200c>
  4032c8:	ldr	x2, [sp, #16]
  4032cc:	mov	w0, #0x1                   	// #1
  4032d0:	adrp	x1, 403000 <tigetstr@plt+0x1d30>
  4032d4:	add	x1, x1, #0x91a
  4032d8:	bl	4012a0 <err@plt>
  4032dc:	ldr	x0, [sp, #8]
  4032e0:	ldp	x29, x30, [sp, #32]
  4032e4:	add	sp, sp, #0x30
  4032e8:	ret
  4032ec:	nop
  4032f0:	stp	x29, x30, [sp, #-64]!
  4032f4:	mov	x29, sp
  4032f8:	stp	x19, x20, [sp, #16]
  4032fc:	adrp	x20, 413000 <tigetstr@plt+0x11d30>
  403300:	add	x20, x20, #0xde0
  403304:	stp	x21, x22, [sp, #32]
  403308:	adrp	x21, 413000 <tigetstr@plt+0x11d30>
  40330c:	add	x21, x21, #0xdd8
  403310:	sub	x20, x20, x21
  403314:	mov	w22, w0
  403318:	stp	x23, x24, [sp, #48]
  40331c:	mov	x23, x1
  403320:	mov	x24, x2
  403324:	bl	401008 <_exit@plt-0x38>
  403328:	cmp	xzr, x20, asr #3
  40332c:	b.eq	403358 <tigetstr@plt+0x2088>  // b.none
  403330:	asr	x20, x20, #3
  403334:	mov	x19, #0x0                   	// #0
  403338:	ldr	x3, [x21, x19, lsl #3]
  40333c:	mov	x2, x24
  403340:	add	x19, x19, #0x1
  403344:	mov	x1, x23
  403348:	mov	w0, w22
  40334c:	blr	x3
  403350:	cmp	x20, x19
  403354:	b.ne	403338 <tigetstr@plt+0x2068>  // b.any
  403358:	ldp	x19, x20, [sp, #16]
  40335c:	ldp	x21, x22, [sp, #32]
  403360:	ldp	x23, x24, [sp, #48]
  403364:	ldp	x29, x30, [sp], #64
  403368:	ret
  40336c:	nop
  403370:	ret
  403374:	nop
  403378:	adrp	x2, 414000 <tigetstr@plt+0x12d30>
  40337c:	mov	x1, #0x0                   	// #0
  403380:	ldr	x2, [x2, #344]
  403384:	b	4010a0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403388 <.fini>:
  403388:	stp	x29, x30, [sp, #-16]!
  40338c:	mov	x29, sp
  403390:	ldp	x29, x30, [sp], #16
  403394:	ret
