// Seed: 1997991856
macromodule module_0 (
    input  tri0  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output tri1  id_3,
    output tri0  id_4,
    output wor   id_5,
    output uwire id_6,
    output wand  id_7,
    output wand  id_8,
    input  wor   id_9,
    input  tri   id_10,
    input  tri0  id_11
);
  tri id_13 = id_11;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    output wire id_2,
    output supply0 id_3,
    input uwire id_4,
    output wire id_5,
    input tri1 id_6,
    input wand id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wire id_10,
    output wand id_11,
    output tri1 id_12,
    input wor id_13,
    id_30,
    id_31,
    input tri id_14,
    input supply1 id_15,
    input tri1 id_16,
    input wire id_17,
    output tri id_18,
    output wand id_19,
    input supply0 id_20,
    input uwire id_21,
    input uwire id_22,
    input uwire id_23,
    input wire id_24,
    input uwire id_25,
    input uwire id_26,
    output tri id_27,
    input wire id_28
);
  wire id_32;
  module_0 modCall_1 (
      id_4,
      id_23,
      id_28,
      id_3,
      id_19,
      id_5,
      id_27,
      id_19,
      id_12,
      id_21,
      id_14,
      id_25
  );
  assign modCall_1.id_1 = 0;
  wire id_33;
  wire id_34;
  xor primCall (
      id_18,
      id_22,
      id_30,
      id_21,
      id_13,
      id_14,
      id_6,
      id_20,
      id_31,
      id_24,
      id_16,
      id_32,
      id_4,
      id_26,
      id_17,
      id_15,
      id_7,
      id_28,
      id_23
  );
  wire id_35;
endmodule
