INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sources_1/imports/sources/Ofifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sources_1/imports/sources/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sources_1/imports/sources/corelet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module corelet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sources_1/imports/sources/fifo_depth64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_depth64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sources_1/imports/sources/fifo_mux_16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mux_16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sources_1/imports/sources/fifo_mux_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mux_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sources_1/imports/sources/fifo_mux_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mux_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sources_1/imports/sources/huff_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huff_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sources_1/imports/sources/l0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sources_1/imports/sources/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sources_1/imports/sources/mac_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sources_1/imports/sources/mac_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sources_1/imports/sources/mac_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sources_1/imports/verilog/sfp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sources_1/imports/sources/sram_32b_w2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sources_1/new/sram_5b_banked.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_5b_banked
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KARTHIKEYAN/Documents/Acads/ECE 284/Project/RTL/project_v2/project_v2.srcs/sim_1/imports/testbench/core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_tb
