

================================================================
== Vitis HLS Report for 'poly_big_to_fp_1'
================================================================
* Date:           Mon Mar  4 11:08:48 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  63.415 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_2337_1   |        ?|        ?|         1|          -|          -|       ?|        no|
        |- VITIS_LOOP_2342_2   |        ?|        ?|    9 ~ 63|          -|          -|       ?|        no|
        | + VITIS_LOOP_2357_3  |        6|       60|         6|          -|          -|  1 ~ 10|        no|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn"   --->   Operation 9 'read' 'logn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%fstride_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %fstride"   --->   Operation 10 'read' 'fstride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%flen_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %flen"   --->   Operation 11 'read' 'flen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%f_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %f"   --->   Operation 12 'read' 'f_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %d"   --->   Operation 13 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%fstride_cast = zext i9 %fstride_read"   --->   Operation 14 'zext' 'fstride_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 15 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 16 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln2335 = zext i32 %logn_read" [../FalconHLS/code_hls/keygen.c:2335]   --->   Operation 17 'zext' 'zext_ln2335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (4.42ns)   --->   "%n = shl i64 1, i64 %zext_ln2335" [../FalconHLS/code_hls/keygen.c:2335]   --->   Operation 18 'shl' 'n' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln2336 = icmp_eq  i4 %flen_read, i4 0" [../FalconHLS/code_hls/keygen.c:2336]   --->   Operation 19 'icmp' 'icmp_ln2336' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%u_01 = alloca i32 1"   --->   Operation 20 'alloca' 'u_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln2336 = br i1 %icmp_ln2336, void %VITIS_LOOP_2357_3.preheader, void %for.inc.preheader" [../FalconHLS/code_hls/keygen.c:2336]   --->   Operation 21 'br' 'br_ln2336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%u_17 = alloca i32 1"   --->   Operation 22 'alloca' 'u_17' <Predicate = (!icmp_ln2336)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln2342 = zext i4 %flen_read" [../FalconHLS/code_hls/keygen.c:2342]   --->   Operation 23 'zext' 'zext_ln2342' <Predicate = (!icmp_ln2336)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln2342 = store i64 0, i64 %u_17" [../FalconHLS/code_hls/keygen.c:2342]   --->   Operation 24 'store' 'store_ln2342' <Predicate = (!icmp_ln2336)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.70ns)   --->   "%store_ln2342 = store i64 0, i64 %u_01" [../FalconHLS/code_hls/keygen.c:2342]   --->   Operation 25 'store' 'store_ln2342' <Predicate = (!icmp_ln2336)> <Delay = 1.70>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln2342 = br void %VITIS_LOOP_2357_3" [../FalconHLS/code_hls/keygen.c:2342]   --->   Operation 26 'br' 'br_ln2342' <Predicate = (!icmp_ln2336)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.70ns)   --->   "%store_ln2337 = store i64 0, i64 %u_01" [../FalconHLS/code_hls/keygen.c:2337]   --->   Operation 27 'store' 'store_ln2337' <Predicate = (icmp_ln2336)> <Delay = 1.70>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln2337 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:2337]   --->   Operation 28 'br' 'br_ln2337' <Predicate = (icmp_ln2336)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 9.01>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%u_200 = load i64 %u_17" [../FalconHLS/code_hls/keygen.c:2366]   --->   Operation 29 'load' 'u_200' <Predicate = (!icmp_ln2336)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.77ns)   --->   "%icmp_ln2342 = icmp_eq  i64 %u_200, i64 %n" [../FalconHLS/code_hls/keygen.c:2342]   --->   Operation 30 'icmp' 'icmp_ln2342' <Predicate = (!icmp_ln2336)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (3.52ns)   --->   "%u_201 = add i64 %u_200, i64 1" [../FalconHLS/code_hls/keygen.c:2342]   --->   Operation 31 'add' 'u_201' <Predicate = (!icmp_ln2336)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln2342 = br i1 %icmp_ln2342, void %VITIS_LOOP_2357_3.split, void %cleanup.cont.loopexit" [../FalconHLS/code_hls/keygen.c:2342]   --->   Operation 32 'br' 'br_ln2342' <Predicate = (!icmp_ln2336)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%u_01_load = load i64 %u_01" [../FalconHLS/code_hls/keygen.c:2352]   --->   Operation 33 'load' 'u_01_load' <Predicate = (!icmp_ln2336 & !icmp_ln2342)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln2352 = trunc i64 %u_01_load" [../FalconHLS/code_hls/keygen.c:2352]   --->   Operation 34 'trunc' 'trunc_ln2352' <Predicate = (!icmp_ln2336 & !icmp_ln2342)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln2352 = add i13 %trunc_ln2352, i13 8191" [../FalconHLS/code_hls/keygen.c:2352]   --->   Operation 35 'add' 'add_ln2352' <Predicate = (!icmp_ln2336 & !icmp_ln2342)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln2352_2 = add i13 %add_ln2352, i13 %zext_ln2342" [../FalconHLS/code_hls/keygen.c:2352]   --->   Operation 36 'add' 'add_ln2352_2' <Predicate = (!icmp_ln2336 & !icmp_ln2342)> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln63 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2352_2, i2 0" [../FalconHLS/code_hls/keygen.c:2352]   --->   Operation 37 'bitconcatenate' 'shl_ln63' <Predicate = (!icmp_ln2336 & !icmp_ln2342)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.94ns)   --->   "%add_ln2352_1 = add i15 %shl_ln63, i15 %f_read" [../FalconHLS/code_hls/keygen.c:2352]   --->   Operation 38 'add' 'add_ln2352_1' <Predicate = (!icmp_ln2336 & !icmp_ln2342)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln2352_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2352_1, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:2352]   --->   Operation 39 'partselect' 'lshr_ln2352_1' <Predicate = (!icmp_ln2336 & !icmp_ln2342)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln2352 = zext i13 %lshr_ln2352_1" [../FalconHLS/code_hls/keygen.c:2352]   --->   Operation 40 'zext' 'zext_ln2352' <Predicate = (!icmp_ln2336 & !icmp_ln2342)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%vla18_addr_310 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2352" [../FalconHLS/code_hls/keygen.c:2352]   --->   Operation 41 'getelementptr' 'vla18_addr_310' <Predicate = (!icmp_ln2336 & !icmp_ln2342)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr_310" [../FalconHLS/code_hls/keygen.c:2352]   --->   Operation 42 'load' 'vla18_load' <Predicate = (!icmp_ln2336 & !icmp_ln2342)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln2336 & icmp_ln2342)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%u = load i64 %u_01" [../FalconHLS/code_hls/keygen.c:2338]   --->   Operation 44 'load' 'u' <Predicate = (icmp_ln2336)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.77ns)   --->   "%icmp_ln2337 = icmp_eq  i64 %u, i64 %n" [../FalconHLS/code_hls/keygen.c:2337]   --->   Operation 45 'icmp' 'icmp_ln2337' <Predicate = (icmp_ln2336)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (3.52ns)   --->   "%u_199 = add i64 %u, i64 1" [../FalconHLS/code_hls/keygen.c:2337]   --->   Operation 46 'add' 'u_199' <Predicate = (icmp_ln2336)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln2337 = br i1 %icmp_ln2337, void %for.inc.split, void %cleanup.cont.loopexit13" [../FalconHLS/code_hls/keygen.c:2337]   --->   Operation 47 'br' 'br_ln2337' <Predicate = (icmp_ln2336)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln2331 = specloopname void @_ssdm_op_SpecLoopName, void @empty_110" [../FalconHLS/code_hls/keygen.c:2331]   --->   Operation 48 'specloopname' 'specloopname_ln2331' <Predicate = (icmp_ln2336 & !icmp_ln2337)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln2338 = trunc i64 %u" [../FalconHLS/code_hls/keygen.c:2338]   --->   Operation 49 'trunc' 'trunc_ln2338' <Predicate = (icmp_ln2336 & !icmp_ln2337)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln2338, i3 0" [../FalconHLS/code_hls/keygen.c:2338]   --->   Operation 50 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln2336 & !icmp_ln2337)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.94ns)   --->   "%add_ln2338 = add i15 %shl_ln, i15 %d_read" [../FalconHLS/code_hls/keygen.c:2338]   --->   Operation 51 'add' 'add_ln2338' <Predicate = (icmp_ln2336 & !icmp_ln2337)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2338, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:2338]   --->   Operation 52 'partselect' 'trunc_ln' <Predicate = (icmp_ln2336 & !icmp_ln2337)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln2338 = zext i13 %trunc_ln" [../FalconHLS/code_hls/keygen.c:2338]   --->   Operation 53 'zext' 'zext_ln2338' <Predicate = (icmp_ln2336 & !icmp_ln2337)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln2338" [../FalconHLS/code_hls/keygen.c:2338]   --->   Operation 54 'getelementptr' 'vla18_addr' <Predicate = (icmp_ln2336 & !icmp_ln2337)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln2338 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr, i32 0, i4 15" [../FalconHLS/code_hls/keygen.c:2338]   --->   Operation 55 'store' 'store_ln2338' <Predicate = (icmp_ln2336 & !icmp_ln2337)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_2 : Operation 56 [1/1] (1.67ns)   --->   "%add_ln2338_1 = add i13 %trunc_ln, i13 1" [../FalconHLS/code_hls/keygen.c:2338]   --->   Operation 56 'add' 'add_ln2338_1' <Predicate = (icmp_ln2336 & !icmp_ln2337)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln2338_1 = zext i13 %add_ln2338_1" [../FalconHLS/code_hls/keygen.c:2338]   --->   Operation 57 'zext' 'zext_ln2338_1' <Predicate = (icmp_ln2336 & !icmp_ln2337)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%vla18_addr_309 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2338_1" [../FalconHLS/code_hls/keygen.c:2338]   --->   Operation 58 'getelementptr' 'vla18_addr_309' <Predicate = (icmp_ln2336 & !icmp_ln2337)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln2338 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_309, i32 0, i4 15" [../FalconHLS/code_hls/keygen.c:2338]   --->   Operation 59 'store' 'store_ln2338' <Predicate = (icmp_ln2336 & !icmp_ln2337)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_2 : Operation 60 [1/1] (1.70ns)   --->   "%store_ln2337 = store i64 %u_199, i64 %u_01" [../FalconHLS/code_hls/keygen.c:2337]   --->   Operation 60 'store' 'store_ln2337' <Predicate = (icmp_ln2336 & !icmp_ln2337)> <Delay = 1.70>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln2337 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:2337]   --->   Operation 61 'br' 'br_ln2337' <Predicate = (icmp_ln2336 & !icmp_ln2337)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 62 'br' 'br_ln0' <Predicate = (icmp_ln2336 & icmp_ln2337)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln2368 = ret" [../FalconHLS/code_hls/keygen.c:2368]   --->   Operation 63 'ret' 'ret_ln2368' <Predicate = (icmp_ln2336 & icmp_ln2337) | (!icmp_ln2336 & icmp_ln2342)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.81>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln2331 = specloopname void @_ssdm_op_SpecLoopName, void @empty_103" [../FalconHLS/code_hls/keygen.c:2331]   --->   Operation 64 'specloopname' 'specloopname_ln2331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr_310" [../FalconHLS/code_hls/keygen.c:2352]   --->   Operation 65 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln2352_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %vla18_load, i32 30, i32 31" [../FalconHLS/code_hls/keygen.c:2352]   --->   Operation 66 'partselect' 'trunc_ln2352_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln2352_1 = zext i2 %trunc_ln2352_1" [../FalconHLS/code_hls/keygen.c:2352]   --->   Operation 67 'zext' 'zext_ln2352_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.56ns)   --->   "%neg = sub i3 0, i3 %zext_ln2352_1" [../FalconHLS/code_hls/keygen.c:2352]   --->   Operation 68 'sub' 'neg' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln2344 = sext i3 %neg" [../FalconHLS/code_hls/keygen.c:2344]   --->   Operation 69 'sext' 'sext_ln2344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%cc = trunc i3 %neg" [../FalconHLS/code_hls/keygen.c:2344]   --->   Operation 70 'trunc' 'cc' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%xm = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %neg, i32 1, i32 2" [../FalconHLS/code_hls/keygen.c:2353]   --->   Operation 71 'partselect' 'xm' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln2353 = sext i2 %xm" [../FalconHLS/code_hls/keygen.c:2353]   --->   Operation 72 'sext' 'sext_ln2353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln2353 = zext i31 %sext_ln2353" [../FalconHLS/code_hls/keygen.c:2353]   --->   Operation 73 'zext' 'zext_ln2353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln2357 = br void %for.inc19" [../FalconHLS/code_hls/keygen.c:2357]   --->   Operation 74 'br' 'br_ln2357' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 32.3>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%fsc_1 = phi i64 1, void %VITIS_LOOP_2357_3.split, i64 %fsc, void %for.inc19.split"   --->   Operation 75 'phi' 'fsc_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%x_25 = phi i64 0, void %VITIS_LOOP_2357_3.split, i64 %x, void %for.inc19.split"   --->   Operation 76 'phi' 'x_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%cc_04 = phi i1 %cc, void %VITIS_LOOP_2357_3.split, i1 %tmp, void %for.inc19.split"   --->   Operation 77 'phi' 'cc_04' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%v = phi i4 0, void %VITIS_LOOP_2357_3.split, i4 %v_37, void %for.inc19.split"   --->   Operation 78 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.30ns)   --->   "%icmp_ln2357 = icmp_eq  i4 %v, i4 %flen_read" [../FalconHLS/code_hls/keygen.c:2357]   --->   Operation 79 'icmp' 'icmp_ln2357' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 10, i64 0"   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.73ns)   --->   "%v_37 = add i4 %v, i4 1" [../FalconHLS/code_hls/keygen.c:2357]   --->   Operation 81 'add' 'v_37' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln2357 = br i1 %icmp_ln2357, void %for.inc19.split, void %for.inc24.loopexit" [../FalconHLS/code_hls/keygen.c:2357]   --->   Operation 82 'br' 'br_ln2357' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln2360 = zext i4 %v" [../FalconHLS/code_hls/keygen.c:2360]   --->   Operation 83 'zext' 'zext_ln2360' <Predicate = (!icmp_ln2357)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.67ns)   --->   "%add_ln2360 = add i13 %zext_ln2360, i13 %trunc_ln2352" [../FalconHLS/code_hls/keygen.c:2360]   --->   Operation 84 'add' 'add_ln2360' <Predicate = (!icmp_ln2357)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln65 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2360, i2 0" [../FalconHLS/code_hls/keygen.c:2360]   --->   Operation 85 'bitconcatenate' 'shl_ln65' <Predicate = (!icmp_ln2357)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.94ns)   --->   "%add_ln2360_1 = add i15 %shl_ln65, i15 %f_read" [../FalconHLS/code_hls/keygen.c:2360]   --->   Operation 86 'add' 'add_ln2360_1' <Predicate = (!icmp_ln2357)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2360_1, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:2360]   --->   Operation 87 'partselect' 'lshr_ln' <Predicate = (!icmp_ln2357)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln2360_1 = zext i13 %lshr_ln" [../FalconHLS/code_hls/keygen.c:2360]   --->   Operation 88 'zext' 'zext_ln2360_1' <Predicate = (!icmp_ln2357)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%vla18_addr_313 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2360_1" [../FalconHLS/code_hls/keygen.c:2360]   --->   Operation 89 'getelementptr' 'vla18_addr_313' <Predicate = (!icmp_ln2357)> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%vla18_load_210 = load i13 %vla18_addr_313" [../FalconHLS/code_hls/keygen.c:2360]   --->   Operation 90 'load' 'vla18_load_210' <Predicate = (!icmp_ln2357)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_4 : Operation 91 [2/2] (32.3ns)   --->   "%fsc = dmul i64 %fsc_1, i64 2.14748e+09" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 91 'dmul' 'fsc' <Predicate = (!icmp_ln2357)> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%u_01_load_1 = load i64 %u_01" [../FalconHLS/code_hls/keygen.c:2342]   --->   Operation 92 'load' 'u_01_load_1' <Predicate = (icmp_ln2357)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln2366 = trunc i64 %u_200" [../FalconHLS/code_hls/keygen.c:2366]   --->   Operation 93 'trunc' 'trunc_ln2366' <Predicate = (icmp_ln2357)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln64 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln2366, i3 0" [../FalconHLS/code_hls/keygen.c:2366]   --->   Operation 94 'bitconcatenate' 'shl_ln64' <Predicate = (icmp_ln2357)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.94ns)   --->   "%add_ln2366 = add i15 %shl_ln64, i15 %d_read" [../FalconHLS/code_hls/keygen.c:2366]   --->   Operation 95 'add' 'add_ln2366' <Predicate = (icmp_ln2357)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln2366 = bitcast i64 %x_25" [../FalconHLS/code_hls/keygen.c:2366]   --->   Operation 96 'bitcast' 'bitcast_ln2366' <Predicate = (icmp_ln2357)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln2366_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2366, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:2366]   --->   Operation 97 'partselect' 'trunc_ln2366_2' <Predicate = (icmp_ln2357)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln2366 = zext i13 %trunc_ln2366_2" [../FalconHLS/code_hls/keygen.c:2366]   --->   Operation 98 'zext' 'zext_ln2366' <Predicate = (icmp_ln2357)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln2366_3 = trunc i64 %bitcast_ln2366" [../FalconHLS/code_hls/keygen.c:2366]   --->   Operation 99 'trunc' 'trunc_ln2366_3' <Predicate = (icmp_ln2357)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%vla18_addr_311 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2366" [../FalconHLS/code_hls/keygen.c:2366]   --->   Operation 100 'getelementptr' 'vla18_addr_311' <Predicate = (icmp_ln2357)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln2366 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_311, i32 %trunc_ln2366_3, i4 15" [../FalconHLS/code_hls/keygen.c:2366]   --->   Operation 101 'store' 'store_ln2366' <Predicate = (icmp_ln2357)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln2366_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln2366, i32 32, i32 63" [../FalconHLS/code_hls/keygen.c:2366]   --->   Operation 102 'partselect' 'trunc_ln2366_1' <Predicate = (icmp_ln2357)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.67ns)   --->   "%add_ln2366_1 = add i13 %trunc_ln2366_2, i13 1" [../FalconHLS/code_hls/keygen.c:2366]   --->   Operation 103 'add' 'add_ln2366_1' <Predicate = (icmp_ln2357)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln2366_1 = zext i13 %add_ln2366_1" [../FalconHLS/code_hls/keygen.c:2366]   --->   Operation 104 'zext' 'zext_ln2366_1' <Predicate = (icmp_ln2357)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%vla18_addr_312 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2366_1" [../FalconHLS/code_hls/keygen.c:2366]   --->   Operation 105 'getelementptr' 'vla18_addr_312' <Predicate = (icmp_ln2357)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln2366 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_312, i32 %trunc_ln2366_1, i4 15" [../FalconHLS/code_hls/keygen.c:2366]   --->   Operation 106 'store' 'store_ln2366' <Predicate = (icmp_ln2357)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_4 : Operation 107 [1/1] (3.52ns)   --->   "%add_ln2342_1 = add i64 %u_01_load_1, i64 %fstride_cast" [../FalconHLS/code_hls/keygen.c:2342]   --->   Operation 107 'add' 'add_ln2342_1' <Predicate = (icmp_ln2357)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln2342 = store i64 %u_201, i64 %u_17" [../FalconHLS/code_hls/keygen.c:2342]   --->   Operation 108 'store' 'store_ln2342' <Predicate = (icmp_ln2357)> <Delay = 1.58>
ST_4 : Operation 109 [1/1] (1.70ns)   --->   "%store_ln2342 = store i64 %add_ln2342_1, i64 %u_01" [../FalconHLS/code_hls/keygen.c:2342]   --->   Operation 109 'store' 'store_ln2342' <Predicate = (icmp_ln2357)> <Delay = 1.70>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln2342 = br void %VITIS_LOOP_2357_3" [../FalconHLS/code_hls/keygen.c:2342]   --->   Operation 110 'br' 'br_ln2342' <Predicate = (icmp_ln2357)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 32.3>
ST_5 : Operation 111 [1/2] (3.25ns)   --->   "%vla18_load_210 = load i13 %vla18_addr_313" [../FalconHLS/code_hls/keygen.c:2360]   --->   Operation 111 'load' 'vla18_load_210' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node w_58)   --->   "%trunc_ln2360 = trunc i32 %vla18_load_210" [../FalconHLS/code_hls/keygen.c:2360]   --->   Operation 112 'trunc' 'trunc_ln2360' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node w)   --->   "%xor_ln2360 = xor i32 %vla18_load_210, i32 %zext_ln2353" [../FalconHLS/code_hls/keygen.c:2360]   --->   Operation 113 'xor' 'xor_ln2360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node w_58)   --->   "%zext_ln2360_2 = zext i1 %cc_04" [../FalconHLS/code_hls/keygen.c:2360]   --->   Operation 114 'zext' 'zext_ln2360_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node w_58)   --->   "%xor_ln2360_1 = xor i31 %trunc_ln2360, i31 %sext_ln2353" [../FalconHLS/code_hls/keygen.c:2360]   --->   Operation 115 'xor' 'xor_ln2360_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node w)   --->   "%zext_ln2357 = zext i1 %cc_04" [../FalconHLS/code_hls/keygen.c:2357]   --->   Operation 116 'zext' 'zext_ln2357' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (2.55ns) (out node of the LUT)   --->   "%w = add i32 %xor_ln2360, i32 %zext_ln2357" [../FalconHLS/code_hls/keygen.c:2360]   --->   Operation 117 'add' 'w' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (2.52ns) (out node of the LUT)   --->   "%w_58 = add i31 %xor_ln2360_1, i31 %zext_ln2360_2" [../FalconHLS/code_hls/keygen.c:2358]   --->   Operation 118 'add' 'w_58' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w, i32 31" [../FalconHLS/code_hls/keygen.c:2362]   --->   Operation 119 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node w_59)   --->   "%zext_ln2358 = zext i31 %w_58" [../FalconHLS/code_hls/keygen.c:2358]   --->   Operation 120 'zext' 'zext_ln2358' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node w_59)   --->   "%shl_ln2363 = shl i32 %w, i32 1" [../FalconHLS/code_hls/keygen.c:2363]   --->   Operation 121 'shl' 'shl_ln2363' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node w_59)   --->   "%and_ln2363 = and i32 %shl_ln2363, i32 %sext_ln2344" [../FalconHLS/code_hls/keygen.c:2363]   --->   Operation 122 'and' 'and_ln2363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (2.55ns) (out node of the LUT)   --->   "%w_59 = sub i32 %zext_ln2358, i32 %and_ln2363" [../FalconHLS/code_hls/keygen.c:2363]   --->   Operation 123 'sub' 'w_59' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln2364 = sext i32 %w_59" [../FalconHLS/code_hls/keygen.c:2364]   --->   Operation 124 'sext' 'sext_ln2364' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [2/2] (19.6ns)   --->   "%x_assign = call i64 @fpr_of, i64 %sext_ln2364" [../FalconHLS/code_hls/keygen.c:2364]   --->   Operation 125 'call' 'x_assign' <Predicate = true> <Delay = 19.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 126 [1/2] (32.3ns)   --->   "%fsc = dmul i64 %fsc_1, i64 2.14748e+09" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 126 'dmul' 'fsc' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 52.0>
ST_6 : Operation 127 [1/2] (19.6ns)   --->   "%x_assign = call i64 @fpr_of, i64 %sext_ln2364" [../FalconHLS/code_hls/keygen.c:2364]   --->   Operation 127 'call' 'x_assign' <Predicate = true> <Delay = 19.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 128 [2/2] (32.3ns)   --->   "%y_assign_s = dmul i64 %x_assign, i64 %fsc_1" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 128 'dmul' 'y_assign_s' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 63.4>
ST_7 : Operation 129 [1/2] (32.3ns)   --->   "%y_assign_s = dmul i64 %x_assign, i64 %fsc_1" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 129 'dmul' 'y_assign_s' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [2/2] (31.0ns)   --->   "%x = dadd i64 %x_25, i64 %y_assign_s" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 130 'dadd' 'x' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 31.0>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln2343 = specloopname void @_ssdm_op_SpecLoopName, void @empty_111" [../FalconHLS/code_hls/keygen.c:2343]   --->   Operation 131 'specloopname' 'specloopname_ln2343' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/2] (31.0ns)   --->   "%x = dadd i64 %x_25, i64 %y_assign_s" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 132 'dadd' 'x' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln2357 = br void %for.inc19" [../FalconHLS/code_hls/keygen.c:2357]   --->   Operation 133 'br' 'br_ln2357' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 4.42ns
The critical path consists of the following:
	wire read operation ('logn') on port 'logn' [7]  (0 ns)
	'shl' operation ('n', ../FalconHLS/code_hls/keygen.c:2335) [16]  (4.42 ns)

 <State 2>: 9.01ns
The critical path consists of the following:
	'load' operation ('u_01_load', ../FalconHLS/code_hls/keygen.c:2352) on local variable 'u' [32]  (0 ns)
	'add' operation ('add_ln2352', ../FalconHLS/code_hls/keygen.c:2352) [35]  (0 ns)
	'add' operation ('add_ln2352_2', ../FalconHLS/code_hls/keygen.c:2352) [36]  (3.82 ns)
	'add' operation ('add_ln2352_1', ../FalconHLS/code_hls/keygen.c:2352) [38]  (1.94 ns)
	'getelementptr' operation ('vla18_addr_310', ../FalconHLS/code_hls/keygen.c:2352) [41]  (0 ns)
	'load' operation ('vla18_load', ../FalconHLS/code_hls/keygen.c:2352) on array 'vla18' [42]  (3.25 ns)

 <State 3>: 4.82ns
The critical path consists of the following:
	'load' operation ('vla18_load', ../FalconHLS/code_hls/keygen.c:2352) on array 'vla18' [42]  (3.25 ns)
	'sub' operation ('neg', ../FalconHLS/code_hls/keygen.c:2352) [45]  (1.56 ns)

 <State 4>: 32.4ns
The critical path consists of the following:
	'phi' operation ('fsc') with incoming values : ('fsc', ../FalconHLS/code_hls/fpr.c:162) [53]  (0 ns)
	'dmul' operation ('fsc', ../FalconHLS/code_hls/fpr.c:162) [87]  (32.4 ns)

 <State 5>: 32.4ns
The critical path consists of the following:
	'dmul' operation ('fsc', ../FalconHLS/code_hls/fpr.c:162) [87]  (32.4 ns)

 <State 6>: 52ns
The critical path consists of the following:
	'call' operation ('x', ../FalconHLS/code_hls/keygen.c:2364) to 'fpr_of' [84]  (19.7 ns)
	'dmul' operation ('y', ../FalconHLS/code_hls/fpr.c:162) [85]  (32.4 ns)

 <State 7>: 63.4ns
The critical path consists of the following:
	'dmul' operation ('y', ../FalconHLS/code_hls/fpr.c:162) [85]  (32.4 ns)
	'dadd' operation ('x', ../FalconHLS/code_hls/fpr.c:137) [86]  (31.1 ns)

 <State 8>: 31.1ns
The critical path consists of the following:
	'dadd' operation ('x', ../FalconHLS/code_hls/fpr.c:137) [86]  (31.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
