// Seed: 3080451168
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri id_3,
    input uwire id_4,
    output tri id_5,
    input supply1 id_6,
    input wire id_7,
    input wor id_8,
    input wor id_9,
    output uwire id_10
);
  if (-1 == ~1) begin : LABEL_0
    logic id_12;
  end
  final $unsigned(11);
  ;
endmodule
module module_1 (
    output tri  id_0,
    output tri0 id_1,
    input  tri  id_2,
    input  tri0 id_3,
    input  tri0 id_4,
    output wor  id_5,
    input  tri0 id_6,
    input  wand id_7
);
  parameter id_9 = 1;
  nor primCall (id_1, id_6, id_7, id_3, id_2);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4,
      id_3,
      id_3,
      id_5,
      id_6,
      id_6,
      id_3,
      id_2,
      id_1
  );
endmodule
