Source Block: verilog-ethernet/example/HTG9200/fpga_10g/rtl/fpga.v@162:172@HdlIdDef

wire clk_125mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = ~btn[0];
wire mmcm_locked;
wire mmcm_clkfb;


Diff Content:
+ 167 wire clk_156mhz_int;
+ 167 wire rst_156mhz_int;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/example/HTG9200/fpga_10g/rtl/fpga.v@164:174

// Internal 125 MHz clock
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = ~btn[0];
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),

Clone Blocks 2:
verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@67:77

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

Clone Blocks 3:
verilog-ethernet/example/AU250/fpga_10g/rtl/fpga.v@115:125

// Clock and reset

wire cfgmclk_int;

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 4:
verilog-ethernet/example/ZCU106/fpga/rtl/fpga.v@85:95

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),

Clone Blocks 5:
verilog-ethernet/example/HTG9200/fpga_10g/rtl/fpga.v@166:176
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = ~btn[0];
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),
   .IBUF_LOW_PWR("FALSE")   
)

Clone Blocks 6:
verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@75:85
// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;

// MMCM instance
// 161.13 MHz in, 125 MHz out
// PFD range: 10 MHz to 500 MHz

Clone Blocks 7:
verilog-ethernet/example/ML605/fpga_gmii/rtl/fpga.v@81:91
// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS
clk_ibufgds_inst(

Clone Blocks 8:
verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@103:113
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = ~reset;
wire mmcm_locked;
wire mmcm_clkfb;

// MMCM instance
// 161.13 MHz in, 125 MHz out
// PFD range: 10 MHz to 500 MHz
// VCO range: 800 MHz to 1600 MHz

Clone Blocks 9:
verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga.v@108:118

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),

Clone Blocks 10:
verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@75:85
wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 11:
verilog-ethernet/example/AU200/fpga_10g/rtl/fpga.v@124:134
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 12:
verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@110:120
// Clock and reset

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 13:
verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga.v@105:115
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 14:
verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga.v@101:111

wire clk_200mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

Clone Blocks 15:
verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@74:84
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 16:
verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@102:112
// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = ~reset;
wire mmcm_locked;
wire mmcm_clkfb;

// MMCM instance
// 161.13 MHz in, 125 MHz out
// PFD range: 10 MHz to 500 MHz

Clone Blocks 17:
verilog-ethernet/example/ZCU102/fpga/rtl/fpga.v@96:106

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),

Clone Blocks 18:
verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@80:90
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),
   .IBUF_LOW_PWR("FALSE")   

Clone Blocks 19:
verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga.v@100:110
// Clock and reset

wire clk_200mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 20:
verilog-ethernet/example/VCU118/fpga_25g/rtl/fpga.v@148:158

// Internal 390.625 MHz clock
wire clk_390mhz_int;
wire rst_390mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),

Clone Blocks 21:
verilog-ethernet/example/ML605/fpga_gmii/rtl/fpga.v@78:88

wire sys_clk_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 22:
verilog-ethernet/example/ML605/fpga_sgmii/rtl/fpga.v@76:86
wire sys_clk_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 23:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@148:158

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),

Clone Blocks 24:
verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v@96:106
// Clock and reset

wire clk_300mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 390.625 MHz clock
wire clk_390mhz_int;

Clone Blocks 25:
verilog-ethernet/example/AU250/fpga_10g/rtl/fpga.v@124:134
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 26:
verilog-ethernet/example/AU250/fpga_10g/rtl/fpga.v@118:128
wire cfgmclk_int;

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 27:
verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@99:109
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = ~reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 28:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@141:151

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

Clone Blocks 29:
verilog-ethernet/example/ZCU102/fpga/rtl/fpga.v@90:100
wire clk_125mhz_bufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;


Clone Blocks 30:
verilog-ethernet/example/HTG9200/fpga_10g/rtl/fpga.v@161:171
wire ref_clk_ibufg;

wire clk_125mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = ~btn[0];
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 31:
verilog-ethernet/example/ZCU106/fpga/rtl/fpga.v@79:89
wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;


Clone Blocks 32:
verilog-ethernet/example/ML605/fpga_sgmii/rtl/fpga.v@74:84
// Clock and reset

wire sys_clk_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;

Clone Blocks 33:
verilog-ethernet/example/VCU118/fpga_25g/rtl/fpga.v@140:150
// Clock and reset

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 390.625 MHz clock
wire clk_390mhz_int;

Clone Blocks 34:
verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@71:81
wire clk_100mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;


Clone Blocks 35:
verilog-ethernet/example/VCU1525/fpga_10g/rtl/fpga.v@119:129

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

Clone Blocks 36:
verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v@98:108
wire clk_300mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 390.625 MHz clock
wire clk_390mhz_int;
wire rst_390mhz_int;


Clone Blocks 37:
verilog-ethernet/example/VCU118/fpga_25g/rtl/fpga.v@146:156
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 390.625 MHz clock
wire clk_390mhz_int;
wire rst_390mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 38:
verilog-ethernet/example/ML605/fpga_sgmii/rtl/fpga.v@78:88
// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS
clk_ibufgds_inst(

Clone Blocks 39:
verilog-ethernet/example/ML605/fpga_rgmii/rtl/fpga.v@78:88
// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire clk90_125mhz_mmcm_out;
wire clk90_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 40:
verilog-ethernet/example/ML605/fpga_gmii/rtl/fpga.v@77:87
// Clock and reset

wire sys_clk_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;

Clone Blocks 41:
verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@111:121

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

Clone Blocks 42:
verilog-ethernet/example/ZCU102/fpga/rtl/fpga.v@94:104
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 43:
verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@93:103
// Clock and reset

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 44:
verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@104:114

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),

Clone Blocks 45:
verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@94:104

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

Clone Blocks 46:
verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@96:106
// Clock and reset

wire clk_300mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 47:
verilog-ethernet/example/ML605/fpga_rgmii/rtl/fpga.v@74:84
// Clock and reset

wire sys_clk_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire clk90_125mhz_mmcm_out;
wire clk90_125mhz_int;
wire rst_125mhz_int;


Clone Blocks 48:
verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@73:83
// Clock and reset

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;

Clone Blocks 49:
verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@70:80

wire clk_100mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

Clone Blocks 50:
verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga.v@106:116
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 51:
verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga.v@102:112
wire clk_200mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;


Clone Blocks 52:
verilog-ethernet/example/KC705/fpga_gmii/rtl/fpga.v@76:86
// Clock and reset

wire clk_200mhz_ibufg;

// Internal 125 MHz clock
wire clk_mmcm_out;
wire clk_int;
wire rst_int;

wire mmcm_rst = reset;
wire mmcm_locked;

Clone Blocks 53:
verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@68:78
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 54:
verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@90:100
    output wire       qsfp1_refclk_fs
);

// Clock and reset

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 55:
verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@73:83
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;

// MMCM instance
// 161.13 MHz in, 125 MHz out
// PFD range: 10 MHz to 500 MHz
// VCO range: 800 MHz to 1600 MHz

Clone Blocks 56:
verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@71:81
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 57:
verilog-ethernet/example/AU200/fpga_10g/rtl/fpga.v@119:129

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

Clone Blocks 58:
verilog-ethernet/example/AU200/fpga_10g/rtl/fpga.v@118:128
wire cfgmclk_int;

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 59:
verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@78:88
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),
   .IBUF_LOW_PWR("FALSE")   

Clone Blocks 60:
verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@65:75
wire clk_161mhz_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;


Clone Blocks 61:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@140:150
// Clock and reset

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 62:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@146:156
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 63:
verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga.v@108:118
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = !pg[0] || !pg[1];
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 64:
verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@63:73
// Clock and reset

wire clk_161mhz_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 65:
verilog-ethernet/example/ZCU102/fpga/rtl/fpga.v@88:98

wire clk_125mhz_ibufg;
wire clk_125mhz_bufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 66:
verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga.v@104:114
wire init_clk_bufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;


Clone Blocks 67:
verilog-ethernet/example/AU250/fpga_10g/rtl/fpga.v@120:130
wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;


Clone Blocks 68:
verilog-ethernet/example/AU200/fpga_10g/rtl/fpga.v@123:133
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 69:
verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@98:108
wire clk_300mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;


Clone Blocks 70:
verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@68:78
wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;


Clone Blocks 71:
verilog-ethernet/example/KC705/fpga_sgmii/rtl/fpga.v@73:83
// Clock and reset

wire clk_200mhz_ibufg;

// Internal 125 MHz clock
wire clk_mmcm_out;
wire clk_int;
wire rst_int;

wire mmcm_rst = reset;
wire mmcm_locked;

Clone Blocks 72:
verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@60:70
    output wire       sfp_2_rs
);

// Clock and reset

wire clk_161mhz_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 73:
verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@71:81

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;

// MMCM instance
// 161.13 MHz in, 125 MHz out

Clone Blocks 74:
verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@74:84

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 75:
verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v@97:107

wire clk_300mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 390.625 MHz clock
wire clk_390mhz_int;
wire rst_390mhz_int;

Clone Blocks 76:
verilog-ethernet/example/VCU1525/fpga_10g/rtl/fpga.v@118:128
wire cfgmclk_int;

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 77:
verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@75:85
// Clock and reset

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;

Clone Blocks 78:
verilog-ethernet/example/VCU1525/fpga_10g/rtl/fpga.v@124:134
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 79:
verilog-ethernet/example/ZCU106/fpga/rtl/fpga.v@83:93
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 80:
verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@76:86
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;

// MMCM instance
// 161.13 MHz in, 125 MHz out
// PFD range: 10 MHz to 500 MHz
// VCO range: 800 MHz to 1600 MHz

Clone Blocks 81:
verilog-ethernet/example/ML605/fpga_rgmii/rtl/fpga.v@77:87

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire clk90_125mhz_mmcm_out;
wire clk90_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 82:
verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@97:107

wire clk_300mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

Clone Blocks 83:
verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@76:86

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 84:
verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@112:122
wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;


Clone Blocks 85:
verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@74:84

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;

// MMCM instance
// 161.13 MHz in, 125 MHz out

Clone Blocks 86:
verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@72:82
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 87:
verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@81:91
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),
   .IBUF_LOW_PWR("FALSE")   
)

Clone Blocks 88:
verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@69:79
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 89:
verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@118:128

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),

Clone Blocks 90:
verilog-ethernet/example/ML605/fpga_sgmii/rtl/fpga.v@75:85

wire sys_clk_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 91:
verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@75:85
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 92:
verilog-ethernet/example/AU200/fpga_10g/rtl/fpga.v@120:130
wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;


Clone Blocks 93:
verilog-ethernet/example/AU250/fpga_10g/rtl/fpga.v@119:129

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

Clone Blocks 94:
verilog-ethernet/example/VCU118/fpga_25g/rtl/fpga.v@141:151

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 390.625 MHz clock
wire clk_390mhz_int;
wire rst_390mhz_int;

Clone Blocks 95:
verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v@102:112
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 390.625 MHz clock
wire clk_390mhz_int;
wire rst_390mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 96:
verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@101:111

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = ~reset;
wire mmcm_locked;
wire mmcm_clkfb;

// MMCM instance
// 161.13 MHz in, 125 MHz out

Clone Blocks 97:
verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga.v@102:112
// Clock and reset

wire init_clk_bufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 98:
verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@116:126
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 99:
verilog-ethernet/example/AU250/fpga_10g/rtl/fpga.v@123:133
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 100:
verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v@104:114

// Internal 390.625 MHz clock
wire clk_390mhz_int;
wire rst_390mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),

Clone Blocks 101:
verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@95:105
wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;


Clone Blocks 102:
verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@79:89
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),
   .IBUF_LOW_PWR("FALSE")   
)

Clone Blocks 103:
verilog-ethernet/example/AU200/fpga_10g/rtl/fpga.v@115:125

// Clock and reset

wire cfgmclk_int;

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 104:
verilog-ethernet/example/ZCU106/fpga/rtl/fpga.v@77:87
// Clock and reset

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 105:
verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@69:79
// Clock and reset

wire clk_100mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 106:
verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@77:87

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),

Clone Blocks 107:
verilog-ethernet/example/ZCU106/fpga/rtl/fpga.v@78:88

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

Clone Blocks 108:
verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga.v@103:113

wire init_clk_bufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

Clone Blocks 109:
verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@79:89
// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),

Clone Blocks 110:
verilog-ethernet/example/HTG9200/fpga_10g/rtl/fpga.v@165:175
// Internal 125 MHz clock
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = ~btn[0];
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),
   .IBUF_LOW_PWR("FALSE")   

Clone Blocks 111:
verilog-ethernet/example/VCU118/fpga_25g/rtl/fpga.v@142:152
wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 390.625 MHz clock
wire clk_390mhz_int;
wire rst_390mhz_int;


Clone Blocks 112:
verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@102:112
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 113:
verilog-ethernet/example/ML605/fpga_gmii/rtl/fpga.v@79:89
wire sys_clk_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 114:
verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@66:76
// Clock and reset

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 115:
verilog-ethernet/example/VCU1525/fpga_10g/rtl/fpga.v@123:133
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 116:
verilog-ethernet/example/VCU1525/fpga_10g/rtl/fpga.v@120:130
wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;


Clone Blocks 117:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@142:152
wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;


Clone Blocks 118:
verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@77:87
wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 119:
verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@101:111
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 120:
verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@72:82
// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;

// MMCM instance
// 161.13 MHz in, 125 MHz out
// PFD range: 10 MHz to 500 MHz

Clone Blocks 121:
verilog-ethernet/example/ML605/fpga_gmii/rtl/fpga.v@82:92
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS
clk_ibufgds_inst(
    .I(sys_clk_p),

Clone Blocks 122:
verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@64:74

wire clk_161mhz_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

Clone Blocks 123:
verilog-ethernet/example/VCU1525/fpga_10g/rtl/fpga.v@115:125

// Clock and reset

wire cfgmclk_int;

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 124:
verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@77:87
// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS #(
   .DIFF_TERM("FALSE"),

Clone Blocks 125:
verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v@101:111
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 390.625 MHz clock
wire clk_390mhz_int;
wire rst_390mhz_int;

wire mmcm_rst = 1'b0;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 126:
verilog-ethernet/example/ML605/fpga_sgmii/rtl/fpga.v@79:89
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS
clk_ibufgds_inst(
    .I(sys_clk_p),

