F. Abate, L. Sterpone, and M. Violante. 2008. A new mitigation approach for sof errors in embedded processors. IEEE Trans. Nuclear Sci. 55, 4.
M. Agostinelli, J. Hicks, J. Xu, B. Woolery, K. Mistry, et al. 2005a. Erratic fluctuations of sram cache vmin at the 90nm process technology node. In Proceedings of the IEEE International Electron Devices Meeting Technical Digest (IEDM'05). 655--658.
M. Agostinelli, S. Pae, W. Yang, C. Prasad, D. Kencke, et al. 2005b. Random charge effects for pmos nbti in ultra-small gate area devices. In Proceedings of the 43<sup>rd</sup> Annual IEEE International Reliability Physics Symposium (IRPS'05). 529--532.
AMD. 2001. AMD eighth-generation processor architecture. AMD white paper. http://intel80386.com/amd/k8_architecture.pdf.
K. Amini and M. Peyghami. 2006. Complexity analysis of interior-point methods for linear optimization based on some conditions on kernel function. Elsevier Appl. Math. Comput. 176, 1.
R. Baumann. 2002. The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction. In Proceedings of the International Electron Devices Meeting (IEDM'02). 329--332.
M. S. Bazaraa, H. D. Sherali, and C. M. Shetty. 2006. Nonlinear Programming: Theory and Algorithms. John Wiley and Sons.
Luca Benini , Davide Bertozzi , Alessandro Bogliolo , Francesco Menichelli , Mauro Olivieri, MPARM: Exploring the Multi-Processor SoC Design Space with SystemC, Journal of VLSI Signal Processing Systems, v.41 n.2, p.169-182, September 2005[doi>10.1007/s11265-005-6648-1]
Koustav Bhattacharya , Nagarajan Ranganathan , Soontae Kim, A framework for correction of multi-bit soft errors in L2 caches based on redundancy, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.2, p.194-206, February 2009[doi>10.1109/TVLSI.2008.2003236]
CACTI. 2008. CACTI, an integrated cache access time, cycle time, area, leakage, and dynamic power model for uniform and non-uniform cache architectures. www.cs.utah.edu/∼rajeev/cacti6/.
E. A. de Kock, Multiprocessor mapping of process networks: a JPEG decoding case study, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581216]
Alireza Ejlali , Bashir M. Al-Hashimi , Petru Eles, A standby-sparing technique with low energy-overhead for fault-tolerant hard real-time systems, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France[doi>10.1145/1629435.1629463]
Petru Eles , Viacheslav Izosimov , Paul Pop , Zebo Peng, Synthesis of fault-tolerant embedded systems, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403644]
Fmincon. 2013. Fmincon: Minimization of non-linear multivariate functions. www.mathworks.com/help/toolbox/optim/ug/fmincon.html.
D. Gizopoulos, M. Psarakis, S. V. Adve, P. Ramachandran, and S. K. S. Hari. 2011. Architectures for online error detection and recovery in multicore processors. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'11).
M. S. Gupta, K. K. Rangan, M. D. Smith, G. Y. Wei, and D. Brooks. 2008a. DeCoR: A delayed commit and rollback mechanism for handling inductive noise in processors. In Proceedings of the 14<sup>th</sup> IEEE International Symposium on High Performance Computer Architecture (HPCA'08). 381--392.
Shantanu Gupta , Shuguang Feng , Amin Ansari , Jason Blome , Scott Mahlke, StageNetSlice: a reconfigurable microarchitecture building block for resilient CMP systems, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450095.1450099]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Jörg Henkel , Lars Bauer , Joachim Becker , Oliver Bringmann , Uwe Brinkschulte , Samarjit Chakraborty , Michael Engel , Rolf Ernst , Hermann Härtig , Lars Hedrich , Andreas Herkersdorf , Rüdiger Kapitza , Daniel Lohmann , Peter Marwedel , Marco Platzner , Wolfgang Rosenstiel , Ulf Schlichtmann , Olaf Spinczyk , Mehdi Tahoori , Jürgen Teich , Norbert Wehn , Hans-Joachim Wunderlich, Design and architectures for dependable embedded systems, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2039370.2039384]
Lin Huang , Feng Yuan , Qiang Xu, Lifetime reliability-aware task allocation and scheduling for MPSoC platforms, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
R. Hyman, K. Bhattacharya, and N. Ranganathan. 2009. A strategy for soft error reduction in multi core designs. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'09). 2217--2220.
E. Ibe, H. Taniguchi, Y. Yahagi, K. Shimbo, and T. Toba. 2010. Impact of scaling on neutron-induced soft error in srams from a 250 nm to a 22 nm design rule. IEEE Trans. Electron Devices 57, 7, 1527--1538.
Georgios Karakonstantis , Christoph Roth , Christian Benkeser , Andreas Burg, On the exploitation of the inherent error resilience of wireless systems under unreliable silicon, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228451]
Jangwoo Kim , Nikos Hardavellas , Ken Mai , Babak Falsafi , James Hoe, Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.197-209, December 01-05, 2007[doi>10.1109/MICRO.2007.28]
Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005[doi>10.1109/MM.2005.35]
Combining Error Masking and Error Detection Plus Recovery to Combat Soft Errors in Static CMOS Circuits, Proceedings of the 2005 International Conference on Dependable Systems and Networks, p.40-49, June 28-July 01, 2005[doi>10.1109/DSN.2005.27]
Akash Kumar , Henk Corporaal , Bart Mesman , Yajun Ha, Multimedia Multiprocessor Systems: Analysis, Design and Management, Springer Publishing Company, Incorporated, 2010
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Kyoungwoo Lee , Aviral Shrivastava , Minyoung Kim , Nikil Dutt , Nalini Venkatasubramanian, Mitigating the impact of hardware defects on multimedia applications: a cross-layer approach, Proceedings of the 16th ACM international conference on Multimedia, October 26-31, 2008, Vancouver, British Columbia, Canada[doi>10.1145/1459359.1459402]
Larkhoon Leem , Hyungmin Cho , Jason Bau , Quinn A. Jacobson , Subhasish Mitra, ERSA: error resilient system architecture for probabilistic applications, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Tuo Li , Roshan Ragel , Sri Parameswaran, Reli: hardware/software checkpoint and recovery scheme for embedded processors, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Martin Lukasiewycz , Michael Glaß , Jürgen Teich, Exploiting data-redundancy in reliability-aware networked embedded system design, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France[doi>10.1145/1629435.1629468]
Mehrtash Manoochehri , Murali Annavaram , Michel Dubois, CPPC: correctable parity protected cache, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000091]
Matthias May , Matthias Alles , Norbert Wehn, A case study in reliability-aware design: a resilient LDPC code decoder, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403484]
J. Mitchell, D. Henderson, and G. Ahrens. 2005. IBM power 5 processor-based servers: A highly available design for buisness-critical applications. IBM white paper. http://www-07.ibm.com/systems/includes/pdf/power5_ras.pdf.
Subhasish Mitra, Globally optimized robust systems to overcome scaled CMOS reliability challenges, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403603]
Subhasish Mitra , Norbert Seifert , Ming Zhang , Quan Shi , Kee Sup Kim, Robust System Design with Built-In Soft-Error Resilience, Computer, v.38 n.2, p.43-52, February 2005[doi>10.1109/MC.2005.70]
R. H. Morelos-Zaragoza. 2002. The Art of Error Correcting Coding. Wiley.
Shubhendu S. Mukherjee , Joel Emer , Steven K. Reinhardt, The Soft Error Problem: An Architectural Perspective, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.243-247, February 12-16, 2005[doi>10.1109/HPCA.2005.37]
M. Nicolaidis. 2005. Design for soft error mitigation. IEEE Trans. Device Mater. Reliab. 5, 3.
Andre K. Nieuwland , Samir Jasarevic , Goran Jerin, Combinational Logic Soft Error Analysis and Protection, Proceedings of the 12th IEEE International  Symposium on On-Line Testing, p.99-104, July 10-12, 2006[doi>10.1109/IOLTS.2006.17]
NXP. 2014. NXP arm-based microntrollers. www.nxp.com/documents/data sheet/LH7A400_N.pdf.
Somnath Paul , Fang Cai , Xinmiao Zhang , Swarup Bhunia, Reliability-Driven ECC Allocation for Multiple Bit Error Resilience in Processor Cache, IEEE Transactions on Computers, v.60 n.1, p.20-34, January 2011[doi>10.1109/TC.2010.203]
Paul Pop , Viacheslav Izosimov , Petru Eles , Zebo Peng, Design optimization of time-and cost-constrained fault-tolerant embedded systems with checkpointing and replication, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.3, p.389-402, March 2009[doi>10.1109/TVLSI.2008.2003166]
Dhiraj K. Pradhan, Fault-tolerant computer system design, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Milos Prvulovic , Zheng Zhang , Josep Torrellas, ReVive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
S.-S. Pyo, C.-H. Lee, G.-H. Kim, K.-M. Choi, Y.-H. Jun, and B.-S. Kong. 2009. 45nm low-power embedded pseudo-sram with ecc-based auto-adjusted self-refresh scheme. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'09). 2517--2520.
D. Rossi, N. Timincini, M. Spica, and C. Metra. 2011. Error correcting code analysis for cache memory high reliability and performance. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'11).
Mohamed M. Sabry , David Atienza , Francky Catthoor, A hybrid HW-SW approach for intermittent error mitigation in streaming-based embedded systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Rishad A. Shafik , Bashir M. Al-Hashimi , Krishnendu Chakrabarty, Soft error-aware design optimization of low power and time-constrained embedded systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Daniel P. Siewiorek , Robert S. Swarz, Reliable computer systems (3rd ed.): design and evaluation, A. K. Peters, Ltd., Natick, MA, 1998
Daniel J. Sorin , Milo M. K. Martin , Mark D. Hill , David A. Wood, SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/recovery, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Hongbin Sun , Nanning Zheng , Tong Zhang, Leveraging Access Locality for the Efficient Use of Multibit Error-Correcting Codes in L2 Cache, IEEE Transactions on Computers, v.58 n.10, p.1297-1306, October 2009[doi>10.1109/TC.2009.45]
TIC60. 2014. Texas instruments c60 member data sheet. http://focus.ti.com/lit/ds/symlink/tms320c6424.pdf.
Mikael Väyrynen , Virendra Singh , Erik Larsson, Fault-tolerant average execution time optimization for general-purpose multi-processor system-on-chips, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Xavier Vera , Jaume Abella , Javier Carretero , Antonio González, Selective replication: A lightweight technique for soft errors, ACM Transactions on Computer Systems (TOCS), v.27 n.4, p.1-30, December 2009[doi>10.1145/1658357.1658359]
Dakai Zhu , Hakan Aydin, Reliability-Aware Energy Management for Periodic Real-Time Tasks, IEEE Transactions on Computers, v.58 n.10, p.1382-1397, October 2009[doi>10.1109/TC.2009.56]
