{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 18:22:13 2016 " "Info: Processing started: Mon May 16 18:22:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off frequencyDivider -c frequencyDivider --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off frequencyDivider -c frequencyDivider --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "freq_in " "Info: Assuming node \"freq_in\" is an undefined clock" {  } { { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "freq_in register counter\[0\] register counter\[22\] 234.03 MHz 4.273 ns Internal " "Info: Clock \"freq_in\" has Internal fmax of 234.03 MHz between source register \"counter\[0\]\" and destination register \"counter\[22\]\" (period= 4.273 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.031 ns + Longest register register " "Info: + Longest register to register delay is 4.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[0\] 1 REG LCFF_X1_Y12_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N7; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.517 ns) 0.905 ns Add0~1 2 COMB LCCOMB_X1_Y12_N8 2 " "Info: 2: + IC(0.388 ns) + CELL(0.517 ns) = 0.905 ns; Loc. = LCCOMB_X1_Y12_N8; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { counter[0] Add0~1 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.985 ns Add0~3 3 COMB LCCOMB_X1_Y12_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.985 ns; Loc. = LCCOMB_X1_Y12_N10; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.065 ns Add0~5 4 COMB LCCOMB_X1_Y12_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.065 ns; Loc. = LCCOMB_X1_Y12_N12; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.239 ns Add0~7 5 COMB LCCOMB_X1_Y12_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 1.239 ns; Loc. = LCCOMB_X1_Y12_N14; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.319 ns Add0~9 6 COMB LCCOMB_X1_Y12_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.319 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.399 ns Add0~11 7 COMB LCCOMB_X1_Y12_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.399 ns; Loc. = LCCOMB_X1_Y12_N18; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.479 ns Add0~13 8 COMB LCCOMB_X1_Y12_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.479 ns; Loc. = LCCOMB_X1_Y12_N20; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.559 ns Add0~15 9 COMB LCCOMB_X1_Y12_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.559 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.639 ns Add0~17 10 COMB LCCOMB_X1_Y12_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.639 ns; Loc. = LCCOMB_X1_Y12_N24; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.719 ns Add0~19 11 COMB LCCOMB_X1_Y12_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.719 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.799 ns Add0~21 12 COMB LCCOMB_X1_Y12_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.799 ns; Loc. = LCCOMB_X1_Y12_N28; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 1.960 ns Add0~23 13 COMB LCCOMB_X1_Y12_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 1.960 ns; Loc. = LCCOMB_X1_Y12_N30; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add0~21 Add0~23 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.040 ns Add0~25 14 COMB LCCOMB_X1_Y11_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.040 ns; Loc. = LCCOMB_X1_Y11_N0; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~23 Add0~25 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.120 ns Add0~27 15 COMB LCCOMB_X1_Y11_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.120 ns; Loc. = LCCOMB_X1_Y11_N2; Fanout = 2; COMB Node = 'Add0~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~25 Add0~27 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.200 ns Add0~29 16 COMB LCCOMB_X1_Y11_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.200 ns; Loc. = LCCOMB_X1_Y11_N4; Fanout = 2; COMB Node = 'Add0~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~27 Add0~29 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.280 ns Add0~31 17 COMB LCCOMB_X1_Y11_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.280 ns; Loc. = LCCOMB_X1_Y11_N6; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~29 Add0~31 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.360 ns Add0~33 18 COMB LCCOMB_X1_Y11_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.360 ns; Loc. = LCCOMB_X1_Y11_N8; Fanout = 2; COMB Node = 'Add0~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~31 Add0~33 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.440 ns Add0~35 19 COMB LCCOMB_X1_Y11_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.440 ns; Loc. = LCCOMB_X1_Y11_N10; Fanout = 2; COMB Node = 'Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~33 Add0~35 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.520 ns Add0~37 20 COMB LCCOMB_X1_Y11_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.520 ns; Loc. = LCCOMB_X1_Y11_N12; Fanout = 2; COMB Node = 'Add0~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~35 Add0~37 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.694 ns Add0~39 21 COMB LCCOMB_X1_Y11_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.174 ns) = 2.694 ns; Loc. = LCCOMB_X1_Y11_N14; Fanout = 2; COMB Node = 'Add0~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~37 Add0~39 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.774 ns Add0~41 22 COMB LCCOMB_X1_Y11_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.774 ns; Loc. = LCCOMB_X1_Y11_N16; Fanout = 2; COMB Node = 'Add0~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~39 Add0~41 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.854 ns Add0~43 23 COMB LCCOMB_X1_Y11_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 2.854 ns; Loc. = LCCOMB_X1_Y11_N18; Fanout = 2; COMB Node = 'Add0~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~41 Add0~43 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.312 ns Add0~44 24 COMB LCCOMB_X1_Y11_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 3.312 ns; Loc. = LCCOMB_X1_Y11_N20; Fanout = 1; COMB Node = 'Add0~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~43 Add0~44 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.322 ns) 3.935 ns counter~37 25 COMB LCCOMB_X1_Y11_N24 1 " "Info: 25: + IC(0.301 ns) + CELL(0.322 ns) = 3.935 ns; Loc. = LCCOMB_X1_Y11_N24; Fanout = 1; COMB Node = 'counter~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { Add0~44 counter~37 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.031 ns counter\[22\] 26 REG LCFF_X1_Y11_N25 3 " "Info: 26: + IC(0.000 ns) + CELL(0.096 ns) = 4.031 ns; Loc. = LCFF_X1_Y11_N25; Fanout = 3; REG Node = 'counter\[22\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter~37 counter[22] } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.342 ns ( 82.91 % ) " "Info: Total cell delay = 3.342 ns ( 82.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.689 ns ( 17.09 % ) " "Info: Total interconnect delay = 0.689 ns ( 17.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.031 ns" { counter[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~44 counter~37 counter[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.031 ns" { counter[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~44 {} counter~37 {} counter[22] {} } { 0.000ns 0.388ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.301ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "freq_in destination 2.857 ns + Shortest register " "Info: + Shortest clock path from clock \"freq_in\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns freq_in 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'freq_in'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_in } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns freq_in~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'freq_in~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { freq_in freq_in~clkctrl } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns counter\[22\] 3 REG LCFF_X1_Y11_N25 3 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X1_Y11_N25; Fanout = 3; REG Node = 'counter\[22\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { freq_in~clkctrl counter[22] } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { freq_in freq_in~clkctrl counter[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { freq_in {} freq_in~combout {} freq_in~clkctrl {} counter[22] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "freq_in source 2.860 ns - Longest register " "Info: - Longest clock path from clock \"freq_in\" to source register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns freq_in 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'freq_in'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_in } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns freq_in~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'freq_in~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { freq_in freq_in~clkctrl } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns counter\[0\] 3 REG LCFF_X1_Y12_N7 3 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N7; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { freq_in~clkctrl counter[0] } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { freq_in freq_in~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { freq_in {} freq_in~combout {} freq_in~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { freq_in freq_in~clkctrl counter[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { freq_in {} freq_in~combout {} freq_in~clkctrl {} counter[22] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { freq_in freq_in~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { freq_in {} freq_in~combout {} freq_in~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.031 ns" { counter[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~44 counter~37 counter[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.031 ns" { counter[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~44 {} counter~37 {} counter[22] {} } { 0.000ns 0.388ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.301ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.322ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { freq_in freq_in~clkctrl counter[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { freq_in {} freq_in~combout {} freq_in~clkctrl {} counter[22] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { freq_in freq_in~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { freq_in {} freq_in~combout {} freq_in~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "freq_in freq_out freq_out~reg0 9.737 ns register " "Info: tco from clock \"freq_in\" to destination pin \"freq_out\" through register \"freq_out~reg0\" is 9.737 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "freq_in source 2.861 ns + Longest register " "Info: + Longest clock path from clock \"freq_in\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns freq_in 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'freq_in'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_in } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns freq_in~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'freq_in~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { freq_in freq_in~clkctrl } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns freq_out~reg0 3 REG LCFF_X2_Y12_N17 1 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X2_Y12_N17; Fanout = 1; REG Node = 'freq_out~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { freq_in~clkctrl freq_out~reg0 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { freq_in freq_in~clkctrl freq_out~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { freq_in {} freq_in~combout {} freq_in~clkctrl {} freq_out~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.599 ns + Longest register pin " "Info: + Longest register to pin delay is 6.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq_out~reg0 1 REG LCFF_X2_Y12_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N17; Fanout = 1; REG Node = 'freq_out~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_out~reg0 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.593 ns) + CELL(3.006 ns) 6.599 ns freq_out 2 PIN PIN_AA15 0 " "Info: 2: + IC(3.593 ns) + CELL(3.006 ns) = 6.599 ns; Loc. = PIN_AA15; Fanout = 0; PIN Node = 'freq_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.599 ns" { freq_out~reg0 freq_out } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 45.55 % ) " "Info: Total cell delay = 3.006 ns ( 45.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.593 ns ( 54.45 % ) " "Info: Total interconnect delay = 3.593 ns ( 54.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.599 ns" { freq_out~reg0 freq_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.599 ns" { freq_out~reg0 {} freq_out {} } { 0.000ns 3.593ns } { 0.000ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { freq_in freq_in~clkctrl freq_out~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { freq_in {} freq_in~combout {} freq_in~clkctrl {} freq_out~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.599 ns" { freq_out~reg0 freq_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.599 ns" { freq_out~reg0 {} freq_out {} } { 0.000ns 3.593ns } { 0.000ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 18:22:14 2016 " "Info: Processing ended: Mon May 16 18:22:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
