--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main_spi_sleva.twx main_spi_sleva.ncd -o
main_spi_sleva.twr main_spi_sleva.pcf -ucf UCF.ucf

Design file:              main_spi_sleva.ncd
Physical constraint file: main_spi_sleva.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_i_clk = PERIOD TIMEGRP "i_clk" 48 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_clk = PERIOD TIMEGRP "i_clk" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.832ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: My_DCM/dcm_sp_inst/CLKIN
  Logical resource: My_DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: My_DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.832ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: My_DCM/dcm_sp_inst/CLKIN
  Logical resource: My_DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: My_DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.833ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: My_DCM/dcm_sp_inst/CLKIN
  Logical resource: My_DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: My_DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_My_DCM_clkfx = PERIOD TIMEGRP "My_DCM_clkfx" TS_i_clk * 
0.208333333 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point r_sck1 (SLICE_X11Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     97.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r_sck1 (FF)
  Destination:          r_sck1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      0.974ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         r_sck rising at 0.000ns
  Destination Clock:    r_sck rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: r_sck1 to r_sck1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y19.AQ      Tcko                  0.430   r_sck1
                                                       r_sck1
    SLICE_X11Y19.A6      net (fanout=4)        0.171   r_sck1
    SLICE_X11Y19.CLK     Tas                   0.373   r_sck1
                                                       r_sck1_INV_17_o1_INV_0
                                                       r_sck1
    -------------------------------------------------  ---------------------------
    Total                                      0.974ns (0.803ns logic, 0.171ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_My_DCM_clkfx = PERIOD TIMEGRP "My_DCM_clkfx" TS_i_clk * 0.208333333 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point r_sck1 (SLICE_X11Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               r_sck1 (FF)
  Destination:          r_sck1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         r_sck rising at 100.000ns
  Destination Clock:    r_sck rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: r_sck1 to r_sck1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y19.AQ      Tcko                  0.198   r_sck1
                                                       r_sck1
    SLICE_X11Y19.A6      net (fanout=4)        0.042   r_sck1
    SLICE_X11Y19.CLK     Tah         (-Th)    -0.215   r_sck1
                                                       r_sck1_INV_17_o1_INV_0
                                                       r_sck1
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.413ns logic, 0.042ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_My_DCM_clkfx = PERIOD TIMEGRP "My_DCM_clkfx" TS_i_clk * 0.208333333 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: My_DCM/clkout2_buf/I0
  Logical resource: My_DCM/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: My_DCM/clkfx
--------------------------------------------------------------------------------
Slack: 99.530ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: r_sck1/CLK
  Logical resource: r_sck1/CK
  Location pin: SLICE_X11Y19.CLK
  Clock network: r_sck
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_r_clk = PERIOD TIMEGRP "r_clk" TS_i_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2067 paths analyzed, 726 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.617ns.
--------------------------------------------------------------------------------

Paths for end point My_ILA/U0/I_DQ.G_DW[0].U_DQ (SLICE_X12Y24.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r_sck1 (FF)
  Destination:          My_ILA/U0/I_DQ.G_DW[0].U_DQ (FF)
  Requirement:          4.166ns
  Data Path Delay:      1.834ns (Levels of Logic = 0)
  Clock Path Skew:      -0.734ns (1.675 - 2.409)
  Source Clock:         r_sck rising at 100.000ns
  Destination Clock:    r_clk_BUFG rising at 104.166ns
  Clock Uncertainty:    1.355ns

  Clock Uncertainty:          1.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.199ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: r_sck1 to My_ILA/U0/I_DQ.G_DW[0].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y19.AQ      Tcko                  0.430   r_sck1
                                                       r_sck1
    SLICE_X12Y24.AX      net (fanout=4)        1.319   r_sck1
    SLICE_X12Y24.CLK     Tdick                 0.085   My_ILA/U0/iDATA<3>
                                                       My_ILA/U0/I_DQ.G_DW[0].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      1.834ns (0.515ns logic, 1.319ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAMB16_X0Y12.WEB0), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          20.833ns
  Data Path Delay:      4.152ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.722 - 0.723)
  Source Clock:         r_clk_BUFG rising at 0.000ns
  Destination Clock:    r_clk_BUFG rising at 20.833ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.AQ      Tcko                  0.430   My_ILA/U0/I_YES_D.U_ILA/iCAP_WR_EN
                                                       My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    SLICE_X14Y32.D4      net (fanout=1)        0.990   My_ILA/U0/I_YES_D.U_ILA/iCAP_WR_EN
    SLICE_X14Y32.DMUX    Tilo                  0.298   My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/wr_en_01
    RAMB16_X0Y12.WEB0    net (fanout=20)       2.104   My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/wr_en_0
    RAMB16_X0Y12.CLKB    Trcck_WEB             0.330   My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      4.152ns (1.058ns logic, 3.094ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR (FF)
  Destination:          My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          20.833ns
  Data Path Delay:      3.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.722 - 0.720)
  Source Clock:         r_clk_BUFG rising at 0.000ns
  Destination Clock:    r_clk_BUFG rising at 20.833ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR to My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.CMUX    Tshcko                0.535   My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR
    SLICE_X14Y32.D3      net (fanout=1)        0.366   My_ILA/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<14>
    SLICE_X14Y32.DMUX    Tilo                  0.298   My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/wr_en_01
    RAMB16_X0Y12.WEB0    net (fanout=20)       2.104   My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/wr_en_0
    RAMB16_X0Y12.CLKB    Trcck_WEB             0.330   My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (1.163ns logic, 2.470ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAMB16_X0Y12.WEB1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          20.833ns
  Data Path Delay:      4.152ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.722 - 0.723)
  Source Clock:         r_clk_BUFG rising at 0.000ns
  Destination Clock:    r_clk_BUFG rising at 20.833ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.AQ      Tcko                  0.430   My_ILA/U0/I_YES_D.U_ILA/iCAP_WR_EN
                                                       My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    SLICE_X14Y32.D4      net (fanout=1)        0.990   My_ILA/U0/I_YES_D.U_ILA/iCAP_WR_EN
    SLICE_X14Y32.DMUX    Tilo                  0.298   My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/wr_en_01
    RAMB16_X0Y12.WEB1    net (fanout=20)       2.104   My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/wr_en_0
    RAMB16_X0Y12.CLKB    Trcck_WEB             0.330   My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      4.152ns (1.058ns logic, 3.094ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR (FF)
  Destination:          My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          20.833ns
  Data Path Delay:      3.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.722 - 0.720)
  Source Clock:         r_clk_BUFG rising at 0.000ns
  Destination Clock:    r_clk_BUFG rising at 20.833ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR to My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.CMUX    Tshcko                0.535   My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR
    SLICE_X14Y32.D3      net (fanout=1)        0.366   My_ILA/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<14>
    SLICE_X14Y32.DMUX    Tilo                  0.298   My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/wr_en_01
    RAMB16_X0Y12.WEB1    net (fanout=20)       2.104   My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/wr_en_0
    RAMB16_X0Y12.CLKB    Trcck_WEB             0.330   My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (1.163ns logic, 2.470ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_r_clk = PERIOD TIMEGRP "r_clk" TS_i_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point My_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT (SLICE_X19Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Destination:          My_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         r_clk_BUFG rising at 20.833ns
  Destination Clock:    r_clk_BUFG rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 to My_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.BQ      Tcko                  0.200   My_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       My_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    SLICE_X19Y40.SR      net (fanout=1)        0.262   My_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
    SLICE_X19Y40.CLK     Tcksr       (-Th)     0.131   My_ILA/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       My_ILA/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.069ns logic, 0.262ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1 (SLICE_X15Y33.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_ILA/U0/I_YES_D.U_ILA/U_RST/G_RST[7].U_RST (FF)
  Destination:          My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         r_clk_BUFG rising at 20.833ns
  Destination Clock:    r_clk_BUFG rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_ILA/U0/I_YES_D.U_ILA/U_RST/G_RST[7].U_RST to My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.DQ      Tcko                  0.198   My_ILA/U0/I_YES_D.U_ILA/iRESET<7>
                                                       My_ILA/U0/I_YES_D.U_ILA/U_RST/G_RST[7].U_RST
    SLICE_X15Y33.SR      net (fanout=2)        0.272   My_ILA/U0/I_YES_D.U_ILA/iRESET<7>
    SLICE_X15Y33.CLK     Tcksr       (-Th)     0.131   My_ILA/U0/I_YES_D.U_ILA/iCAP_TRIGGER_OUT
                                                       My_ILA/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.067ns logic, 0.272ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point My_ILA/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (SLICE_X18Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_ILA/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Destination:          My_ILA/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         r_clk_BUFG rising at 20.833ns
  Destination Clock:    r_clk_BUFG rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_ILA/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 to My_ILA/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.BQ      Tcko                  0.198   My_ILA/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       My_ILA/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    SLICE_X18Y41.SR      net (fanout=1)        0.129   My_ILA/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
    SLICE_X18Y41.CLK     Tcksr       (-Th)    -0.025   My_ILA/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       My_ILA/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.223ns logic, 0.129ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_r_clk = PERIOD TIMEGRP "r_clk" TS_i_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.263ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: r_clk_BUFG
--------------------------------------------------------------------------------
Slack: 17.263ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: r_clk_BUFG
--------------------------------------------------------------------------------
Slack: 17.263ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: My_ILA/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_EQ_24K_OR_32K.U_SBRAM_1/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: r_clk_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_i_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_i_clk                       |     20.833ns|     16.000ns|     19.617ns|            0|            0|            0|         2068|
| TS_My_DCM_clkfx               |    100.000ns|      2.666ns|          N/A|            0|            0|            1|            0|
| TS_r_clk                      |     20.833ns|     19.617ns|          N/A|            0|            0|         2067|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    4.288|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2068 paths, 0 nets, and 749 connections

Design statistics:
   Minimum period:  19.617ns{1}   (Maximum frequency:  50.976MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 06 02:32:51 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



