{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1461081579376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1461081579376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 11:59:39 2016 " "Processing started: Tue Apr 19 11:59:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1461081579376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1461081579376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1461081579376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1461081579721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-BHV " "Found design unit 1: alu-BHV" {  } { { "alu.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/alu.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580259 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-STR " "Found design unit 1: datapath-STR" {  } { { "datapath.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580263 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_busses.vhd 2 0 " "Found 2 design units, including 0 entities, in source file eight_busses.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_busses " "Found design unit 1: eight_busses" {  } { { "eight_busses.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/eight_busses.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 eight_busses-body " "Found design unit 2: eight_busses-body" {  } { { "eight_busses.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/eight_busses.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eight_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bus-BHV " "Found design unit 1: eight_bus-BHV" {  } { { "eight_bus.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/eight_bus.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580268 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bus " "Found entity 1: eight_bus" {  } { { "eight_bus.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/eight_bus.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-BHV " "Found design unit 1: adder-BHV" {  } { { "adder.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580271 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_busses.vhd 2 0 " "Found 2 design units, including 0 entities, in source file sixteen_busses.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_busses " "Found design unit 1: sixteen_busses" {  } { { "sixteen_busses.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/sixteen_busses.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sixteen_busses-body " "Found design unit 2: sixteen_busses-body" {  } { { "sixteen_busses.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/sixteen_busses.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_bit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_reg-bhv " "Found design unit 1: one_bit_reg-bhv" {  } { { "one_bit_reg.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/one_bit_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580277 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_reg " "Found entity 1: one_bit_reg" {  } { { "one_bit_reg.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/one_bit_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bus-BHV " "Found design unit 1: sixteen_bus-BHV" {  } { { "sixteen_bus.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/sixteen_bus.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580280 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bus " "Found entity 1: sixteen_bus" {  } { { "sixteen_bus.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/sixteen_bus.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_to_one_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file three_to_one_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_to_one_mux-BHV " "Found design unit 1: three_to_one_mux-BHV" {  } { { "three_to_one_mux.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/three_to_one_mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580283 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_to_one_mux " "Found entity 1: three_to_one_mux" {  } { { "three_to_one_mux.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/three_to_one_mux.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eight_bit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_reg-bhv " "Found design unit 1: eight_bit_reg-bhv" {  } { { "eight_bit_reg.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/eight_bit_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580285 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_reg " "Found entity 1: eight_bit_reg" {  } { { "eight_bit_reg.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/eight_bit_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tb-TB " "Found design unit 1: alu_tb-TB" {  } { { "alu_tb.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/alu_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580289 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/alu_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_tb-TB " "Found design unit 1: datapath_tb-TB" {  } { { "datapath_tb.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580293 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controler-twoProc " "Found design unit 1: controler-twoProc" {  } { { "controler.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/controler.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580299 ""} { "Info" "ISGN_ENTITY_NAME" "1 controler " "Found entity 1: controler" {  } { { "controler.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/controler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-decoder " "Found design unit 1: decoder7seg-decoder" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/decoder7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580302 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/decoder7seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-SEQ " "Found design unit 1: clk_div-SEQ" {  } { { "clk_div.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/clk_div.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580306 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/clk_div.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_tb-TB " "Found design unit 1: count_tb-TB" {  } { { "count_tb.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/count_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580310 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_tb " "Found entity 1: count_tb" {  } { { "count_tb.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/count_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "top_level.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/top_level.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580315 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcase1_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcase1_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testcase1_ram-SYN " "Found design unit 1: testcase1_ram-SYN" {  } { { "testCase1_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase1_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580319 ""} { "Info" "ISGN_ENTITY_NAME" "1 testCase1_ram " "Found entity 1: testCase1_ram" {  } { { "testCase1_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase1_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_decoder-BHV " "Found design unit 1: mem_decoder-BHV" {  } { { "mem_decoder.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/mem_decoder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580323 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_decoder " "Found entity 1: mem_decoder" {  } { { "mem_decoder.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/mem_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcase2_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcase2_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testcase2_ram-SYN " "Found design unit 1: testcase2_ram-SYN" {  } { { "testCase2_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase2_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580328 ""} { "Info" "ISGN_ENTITY_NAME" "1 testCase2_ram " "Found entity 1: testCase2_ram" {  } { { "testCase2_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase2_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcase3_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcase3_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testcase3_ram-SYN " "Found design unit 1: testcase3_ram-SYN" {  } { { "testCase3_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase3_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580332 ""} { "Info" "ISGN_ENTITY_NAME" "1 testCase3_ram " "Found entity 1: testCase3_ram" {  } { { "testCase3_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase3_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcase4_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcase4_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testcase4_ram-SYN " "Found design unit 1: testcase4_ram-SYN" {  } { { "testCase4_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase4_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580337 ""} { "Info" "ISGN_ENTITY_NAME" "1 testCase4_ram " "Found entity 1: testCase4_ram" {  } { { "testCase4_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase4_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-SYN " "Found design unit 1: mult-SYN" {  } { { "mult.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/mult.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580341 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/mult.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcase5_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcase5_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testcase5_ram-SYN " "Found design unit 1: testcase5_ram-SYN" {  } { { "testCase5_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase5_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580346 ""} { "Info" "ISGN_ENTITY_NAME" "1 testCase5_ram " "Found entity 1: testCase5_ram" {  } { { "testCase5_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase5_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel_tb-TB " "Found design unit 1: TopLevel_tb-TB" {  } { { "TopLevel_tb.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/TopLevel_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580350 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb " "Found entity 1: TopLevel_tb" {  } { { "TopLevel_tb.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/TopLevel_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcase6_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcase6_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testcase6_ram-SYN " "Found design unit 1: testcase6_ram-SYN" {  } { { "testCase6_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase6_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081580354 ""} { "Info" "ISGN_ENTITY_NAME" "1 testCase6_ram " "Found entity 1: testCase6_ram" {  } { { "testCase6_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase6_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580354 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1461081580501 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done top_level.vhd(36) " "Verilog HDL or VHDL warning at top_level.vhd(36): object \"done\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/top_level.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1461081580501 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED3 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED3\"" {  } { { "top_level.vhd" "U_LED3" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/top_level.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461081580523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:U_CLK_DIV " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:U_CLK_DIV\"" {  } { { "top_level.vhd" "U_CLK_DIV" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/top_level.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461081580523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath\"" {  } { { "top_level.vhd" "datapath" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/top_level.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461081580538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_reg datapath:datapath\|eight_bit_reg:ir " "Elaborating entity \"eight_bit_reg\" for hierarchy \"datapath:datapath\|eight_bit_reg:ir\"" {  } { { "datapath.vhd" "ir" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461081580601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_reg datapath:datapath\|one_bit_reg:c_flag " "Elaborating entity \"one_bit_reg\" for hierarchy \"datapath:datapath\|one_bit_reg:c_flag\"" {  } { { "datapath.vhd" "c_flag" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461081580623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bus datapath:datapath\|eight_bus:in_bus " "Elaborating entity \"eight_bus\" for hierarchy \"datapath:datapath\|eight_bus:in_bus\"" {  } { { "datapath.vhd" "in_bus" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461081580623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bus datapath:datapath\|sixteen_bus:adr_bus " "Elaborating entity \"sixteen_bus\" for hierarchy \"datapath:datapath\|sixteen_bus:adr_bus\"" {  } { { "datapath.vhd" "adr_bus" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461081580623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapath\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:datapath\|alu:alu\"" {  } { { "datapath.vhd" "alu" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461081580638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_to_one_mux datapath:datapath\|three_to_one_mux:pcL_mux " "Elaborating entity \"three_to_one_mux\" for hierarchy \"datapath:datapath\|three_to_one_mux:pcL_mux\"" {  } { { "datapath.vhd" "pcL_mux" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461081580638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:datapath\|adder:pc_adder " "Elaborating entity \"adder\" for hierarchy \"datapath:datapath\|adder:pc_adder\"" {  } { { "datapath.vhd" "pc_adder" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461081580654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_decoder datapath:datapath\|mem_decoder:mem_decoder " "Elaborating entity \"mem_decoder\" for hierarchy \"datapath:datapath\|mem_decoder:mem_decoder\"" {  } { { "datapath.vhd" "mem_decoder" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461081580654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult datapath:datapath\|mult:ram " "Elaborating entity \"mult\" for hierarchy \"datapath:datapath\|mult:ram\"" {  } { { "datapath.vhd" "ram" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461081580654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:datapath\|mult:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:datapath\|mult:ram\|altsyncram:altsyncram_component\"" {  } { { "mult.vhd" "altsyncram_component" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/mult.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461081580723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath\|mult:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:datapath\|mult:ram\|altsyncram:altsyncram_component\"" {  } { { "mult.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/mult.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1461081580738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath\|mult:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:datapath\|mult:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081580738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081580738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\Matthew\\Desktop\\Digtial Design Labs\\Project\\Small8TestPackage\\mult_back.mif " "Parameter \"init_file\" = \"C:\\Users\\Matthew\\Desktop\\Digtial Design Labs\\Project\\Small8TestPackage\\mult_back.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081580738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081580738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081580738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081580738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081580738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081580738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081580738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081580738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081580738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081580738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081580738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081580738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081580738 ""}  } { { "mult.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/mult.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1461081580738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ip1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ip1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ip1 " "Found entity 1: altsyncram_3ip1" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/db/altsyncram_3ip1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081580823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081580823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ip1 datapath:datapath\|mult:ram\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated " "Elaborating entity \"altsyncram_3ip1\" for hierarchy \"datapath:datapath\|mult:ram\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461081580823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controler controler:controler " "Elaborating entity \"controler\" for hierarchy \"controler:controler\"" {  } { { "top_level.vhd" "controler" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/top_level.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1461081580885 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:datapath\|alu:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:datapath\|alu:alu\|Mult0\"" {  } { { "alu.vhd" "Mult0" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/alu.vhd" 208 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1461081582510 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1461081582510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath\|alu:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:datapath\|alu:alu\|lpm_mult:Mult0\"" {  } { { "alu.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/alu.vhd" 208 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1461081582563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath\|alu:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"datapath:datapath\|alu:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081582563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081582563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081582563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081582563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081582563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081582563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081582563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081582563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1461081582563 ""}  } { { "alu.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/alu.vhd" 208 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1461081582563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_19t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_19t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_19t " "Found entity 1: mult_19t" {  } { { "db/mult_19t.tdf" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/db/mult_19t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081582632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081582632 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led0_dp VCC " "Pin \"led0_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1461081583732 "|top_level|led0_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_dp VCC " "Pin \"led1_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/top_level.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1461081583732 "|top_level|led1_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_dp VCC " "Pin \"led2_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1461081583732 "|top_level|led2_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_dp VCC " "Pin \"led3_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1461081583732 "|top_level|led3_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1461081583732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1461081583912 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1461081585385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1461081585385 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[8\] " "No output dependent on input pin \"switch\[8\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1461081585570 "|top_level|switch[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[9\] " "No output dependent on input pin \"switch\[9\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1461081585570 "|top_level|switch[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[0\] " "No output dependent on input pin \"button\[0\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/top_level.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1461081585570 "|top_level|button[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1461081585570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "714 " "Implemented 714 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1461081585570 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1461081585570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "658 " "Implemented 658 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1461081585570 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1461081585570 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1461081585570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1461081585570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "532 " "Peak virtual memory: 532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1461081585639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 11:59:45 2016 " "Processing ended: Tue Apr 19 11:59:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1461081585639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1461081585639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1461081585639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1461081585639 ""}
