<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1894" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1894{left:96px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_1894{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t3_1894{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1894{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1894{left:96px;bottom:898px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t6_1894{left:96px;bottom:876px;letter-spacing:0.11px;word-spacing:-0.49px;}
#t7_1894{left:96px;bottom:169px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t8_1894{left:96px;bottom:148px;letter-spacing:0.12px;}
#t9_1894{left:99px;bottom:1011px;}
#ta_1894{left:145px;bottom:1011px;letter-spacing:0.13px;}
#tb_1894{left:327px;bottom:1011px;letter-spacing:0.12px;word-spacing:0.02px;}
#tc_1894{left:99px;bottom:987px;}
#td_1894{left:145px;bottom:987px;letter-spacing:0.18px;}
#te_1894{left:327px;bottom:987px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tf_1894{left:99px;bottom:935px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tg_1894{left:105px;bottom:834px;letter-spacing:0.16px;}
#th_1894{left:145px;bottom:834px;letter-spacing:0.15px;word-spacing:-0.03px;}
#ti_1894{left:277px;bottom:834px;letter-spacing:0.14px;}
#tj_1894{left:100px;bottom:809px;letter-spacing:0.15px;}
#tk_1894{left:150px;bottom:809px;}
#tl_1894{left:277px;bottom:809px;letter-spacing:0.14px;}
#tm_1894{left:100px;bottom:722px;letter-spacing:0.02px;word-spacing:3.38px;}
#tn_1894{left:277px;bottom:785px;letter-spacing:0.12px;word-spacing:0.01px;}
#to_1894{left:277px;bottom:767px;letter-spacing:0.15px;}
#tp_1894{left:277px;bottom:745px;letter-spacing:0.13px;}
#tq_1894{left:334px;bottom:745px;letter-spacing:0.13px;}
#tr_1894{left:277px;bottom:724px;letter-spacing:0.14px;}
#ts_1894{left:334px;bottom:724px;letter-spacing:0.11px;word-spacing:0.07px;}
#tt_1894{left:277px;bottom:703px;letter-spacing:0.14px;}
#tu_1894{left:334px;bottom:703px;letter-spacing:0.11px;word-spacing:0.07px;}
#tv_1894{left:277px;bottom:681px;letter-spacing:0.14px;}
#tw_1894{left:334px;bottom:681px;letter-spacing:0.11px;word-spacing:0.07px;}
#tx_1894{left:277px;bottom:660px;letter-spacing:-0.42px;}
#ty_1894{left:334px;bottom:660px;letter-spacing:0.11px;word-spacing:0.07px;}
#tz_1894{left:100px;bottom:481px;letter-spacing:0.13px;word-spacing:3.15px;}
#t10_1894{left:277px;bottom:635px;letter-spacing:0.12px;word-spacing:-0.1px;}
#t11_1894{left:277px;bottom:617px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t12_1894{left:277px;bottom:599px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t13_1894{left:277px;bottom:580px;letter-spacing:0.11px;word-spacing:0.01px;}
#t14_1894{left:277px;bottom:560px;letter-spacing:0.12px;word-spacing:0.01px;}
#t15_1894{left:659px;bottom:559px;letter-spacing:0.15px;}
#t16_1894{left:277px;bottom:537px;letter-spacing:0.17px;}
#t17_1894{left:425px;bottom:539px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t18_1894{left:277px;bottom:519px;letter-spacing:0.12px;word-spacing:0.01px;}
#t19_1894{left:277px;bottom:501px;letter-spacing:0.15px;word-spacing:0.07px;}
#t1a_1894{left:334px;bottom:458px;letter-spacing:0.1px;word-spacing:0.05px;}
#t1b_1894{left:355px;bottom:437px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1c_1894{left:351px;bottom:413px;letter-spacing:0.07px;word-spacing:0.13px;}
#t1d_1894{left:411px;bottom:412px;letter-spacing:0.18px;}
#t1e_1894{left:618px;bottom:413px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1f_1894{left:334px;bottom:391px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t1g_1894{left:351px;bottom:369px;letter-spacing:0.11px;word-spacing:-0.31px;}
#t1h_1894{left:351px;bottom:348px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t1i_1894{left:334px;bottom:327px;}
#t1j_1894{left:105px;bottom:302px;letter-spacing:-0.26px;}
#t1k_1894{left:150px;bottom:302px;}
#t1l_1894{left:277px;bottom:302px;letter-spacing:0.14px;}
#t1m_1894{left:109px;bottom:269px;letter-spacing:0.13px;}
#t1n_1894{left:145px;bottom:269px;letter-spacing:0.19px;}
#t1o_1894{left:277px;bottom:278px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t1p_1894{left:277px;bottom:259px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1q_1894{left:99px;bottom:206px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1r_1894{left:99px;bottom:1036px;letter-spacing:0.14px;}
#t1s_1894{left:145px;bottom:1036px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t1t_1894{left:327px;bottom:1036px;letter-spacing:0.13px;}
#t1u_1894{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1894{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1894{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1894{font-size:15px;font-family:Arial_61s;color:#000;}
.s4_1894{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_1894{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s6_1894{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1894" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1894Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1894" style="-webkit-user-select: none;"><object width="935" height="1210" data="1894/1894.svg" type="image/svg+xml" id="pdf1894" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1894" class="t s1_1894">Obtaining Processor Information Via the CPUID Instruction </span><span id="t2_1894" class="t s1_1894">627 </span>
<span id="t3_1894" class="t s1_1894">24594—Rev. 3.35—June 2023 </span><span id="t4_1894" class="t s1_1894">AMD64 Technology </span>
<span id="t5_1894" class="t s2_1894">The value returned in ECX provides information about the number of cores supported by the </span>
<span id="t6_1894" class="t s2_1894">processor, the width of the APIC ID, and the width of the performance time-stamp counter. </span>
<span id="t7_1894" class="t s2_1894">The value returned in EDX identifies the maximum recognized register identifier for the RDPRU </span>
<span id="t8_1894" class="t s2_1894">instruction. </span>
<span id="t9_1894" class="t s3_1894">1 </span><span id="ta_1894" class="t s3_1894">InstRetCntMsr </span><span id="tb_1894" class="t s3_1894">Instruction Retired Counter MSR available. </span>
<span id="tc_1894" class="t s3_1894">0 </span><span id="td_1894" class="t s3_1894">CLZERO </span><span id="te_1894" class="t s3_1894">CLZERO instruction supported. </span>
<span id="tf_1894" class="t s4_1894">CPUID Fn8000_0008_ECX Size Identifiers </span>
<span id="tg_1894" class="t s5_1894">Bits </span><span id="th_1894" class="t s5_1894">Field Name </span><span id="ti_1894" class="t s5_1894">Description </span>
<span id="tj_1894" class="t s3_1894">31:18 </span><span id="tk_1894" class="t s3_1894">— </span><span id="tl_1894" class="t s3_1894">Reserved </span>
<span id="tm_1894" class="t s3_1894">17:16 PerfTscSize </span>
<span id="tn_1894" class="t s3_1894">Performance time-stamp counter size. Indicates the size of </span>
<span id="to_1894" class="t s3_1894">MSRC001_0280[PTSC]. </span>
<span id="tp_1894" class="t s3_1894">Bits </span><span id="tq_1894" class="t s3_1894">Description </span>
<span id="tr_1894" class="t s3_1894">00b </span><span id="ts_1894" class="t s3_1894">40 bits </span>
<span id="tt_1894" class="t s3_1894">01b </span><span id="tu_1894" class="t s3_1894">48 bits </span>
<span id="tv_1894" class="t s3_1894">10b </span><span id="tw_1894" class="t s3_1894">56 bits </span>
<span id="tx_1894" class="t s3_1894">11b </span><span id="ty_1894" class="t s3_1894">64 bits </span>
<span id="tz_1894" class="t s3_1894">15:12 ApicIdSize </span>
<span id="t10_1894" class="t s3_1894">APIC ID size. The number of bits in the initial APIC20[ApicId] value that indicate </span>
<span id="t11_1894" class="t s3_1894">logical processor ID within a package. The size of this field determines the </span>
<span id="t12_1894" class="t s3_1894">maximum number of logical processors (MNLP) that the package could </span>
<span id="t13_1894" class="t s3_1894">theoretically support, and not the actual number of logical processors that are </span>
<span id="t14_1894" class="t s3_1894">implemented or enabled in the package, as indicated by </span><span id="t15_1894" class="t s2_1894">CPUID </span>
<span id="t16_1894" class="t s2_1894">Fn8000_0008_ECX</span><span id="t17_1894" class="t s3_1894">[NC]. A value of zero indicates that legacy methods must be </span>
<span id="t18_1894" class="t s3_1894">used to determine the maximum number of logical processors, as indicated by </span>
<span id="t19_1894" class="t s3_1894">CPUID Fn8000_0008_ECX[NC]. </span>
<span id="t1a_1894" class="t s3_1894">if (ApicIdSize[3:0] == 0) { </span>
<span id="t1b_1894" class="t s3_1894">// Used by legacy dual-core/single-core processors </span>
<span id="t1c_1894" class="t s3_1894">MNLP = </span><span id="t1d_1894" class="t s2_1894">CPUID Fn8000_0008_ECX</span><span id="t1e_1894" class="t s3_1894">[NC] + 1; </span>
<span id="t1f_1894" class="t s3_1894">} else { </span>
<span id="t1g_1894" class="t s3_1894">// use ApicIdSize[3:0] field </span>
<span id="t1h_1894" class="t s3_1894">MNLP = (2 raised to the power of ApicIdSize[3:0]); </span>
<span id="t1i_1894" class="t s3_1894">} </span>
<span id="t1j_1894" class="t s3_1894">11:8 </span><span id="t1k_1894" class="t s3_1894">— </span><span id="t1l_1894" class="t s3_1894">Reserved </span>
<span id="t1m_1894" class="t s3_1894">7:0 </span><span id="t1n_1894" class="t s3_1894">NT </span>
<span id="t1o_1894" class="t s3_1894">Number of physical threads - 1. The number of threads in the processor is NT+1 </span>
<span id="t1p_1894" class="t s3_1894">(e.g., if NT = 0, then there is one thread). See “Legacy Method” on page 645. </span>
<span id="t1q_1894" class="t s4_1894">CPUID Fn8000_0008_EDX RDPRU Register Identifier Range </span>
<span id="t1r_1894" class="t s5_1894">Bit </span><span id="t1s_1894" class="t s5_1894">Field Name </span><span id="t1t_1894" class="t s5_1894">Description </span>
<span id="t1u_1894" class="t s6_1894">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
