<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ASTERICS - A framework for image and video processing on FPGAs: IMP Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ASTERICS - A framework for image and video processing on FPGAs
   </div>
   <div id="projectbrief">ASTERICS Documentation - ASTERICS Hardware Modules</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classAXI__Master_1_1IMP.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Signals">Signals</a> &#124;
<a href="#Types">Types</a> &#124;
<a href="#Attributes">Attributes</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">IMP Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:aa35381f30f6ea9e5b1814eabcbd984b9"><td class="memItemLeft" align="right" valign="top"><a id="aa35381f30f6ea9e5b1814eabcbd984b9"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#aa35381f30f6ea9e5b1814eabcbd984b9">MASTER_CMD_SM_PROC</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">Clk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a2b5e04f274e8a61674ebd2b6a82cbba6"><td class="memItemLeft" align="right" valign="top"><a id="a2b5e04f274e8a61674ebd2b6a82cbba6"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a2b5e04f274e8a61674ebd2b6a82cbba6">LLINK_RD_SM_PROCESS</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">Clk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a01fa2b30d64755ec2da4d64163594382"><td class="memItemLeft" align="right" valign="top"><a id="a01fa2b30d64755ec2da4d64163594382"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a01fa2b30d64755ec2da4d64163594382">LLINK_WR_SM_PROC</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">Clk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:aa35381f30f6ea9e5b1814eabcbd984b9"><td class="memItemLeft" align="right" valign="top"><a id="aa35381f30f6ea9e5b1814eabcbd984b9"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#aa35381f30f6ea9e5b1814eabcbd984b9">MASTER_CMD_SM_PROC</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">Clk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a2b5e04f274e8a61674ebd2b6a82cbba6"><td class="memItemLeft" align="right" valign="top"><a id="a2b5e04f274e8a61674ebd2b6a82cbba6"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a2b5e04f274e8a61674ebd2b6a82cbba6">LLINK_RD_SM_PROCESS</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">Clk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a01fa2b30d64755ec2da4d64163594382"><td class="memItemLeft" align="right" valign="top"><a id="a01fa2b30d64755ec2da4d64163594382"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a01fa2b30d64755ec2da4d64163594382">LLINK_WR_SM_PROC</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">Clk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a4bee8f1f16f0b46b60cc85c97b8c6a52"><td class="memItemLeft" align="right" valign="top"><a id="a4bee8f1f16f0b46b60cc85c97b8c6a52"></a>
<b><a class="el" href="classAXI__Master_1_1IMP.html#a4bee8f1f16f0b46b60cc85c97b8c6a52">CMD_CNTL_SM_TYPE</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">CMD_IDLE</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">CMD_RUN</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">CMD_WAIT_FOR_DATA</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">CMD_DONE</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a50fd1aa292f226700998e797a68f7a58"><td class="memItemLeft" align="right" valign="top"><a id="a50fd1aa292f226700998e797a68f7a58"></a>
<b><a class="el" href="classAXI__Master_1_1IMP.html#a50fd1aa292f226700998e797a68f7a58">RD_LLINK_SM_TYPE</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">LLRD_IDLE</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">LLRD_GO</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a3649bfbf05b041542055625cace54822"><td class="memItemLeft" align="right" valign="top"><a id="a3649bfbf05b041542055625cace54822"></a>
<b><a class="el" href="classAXI__Master_1_1IMP.html#a3649bfbf05b041542055625cace54822">WR_LLINK_SM_TYPE</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">LLWR_IDLE</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">LLWR_SNGL_INIT</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">LLWR_SNGL</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">LLWR_BRST_INIT</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">LLWR_BRST</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">LLWR_BRST_LAST_BEAT</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a670e3d7caf3cfd9bc586f7f96be7edb9"><td class="memItemLeft" align="right" valign="top"><a id="a670e3d7caf3cfd9bc586f7f96be7edb9"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a670e3d7caf3cfd9bc586f7f96be7edb9">Clk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1aa9064726da89951c53301e769b96ae"><td class="memItemLeft" align="right" valign="top"><a id="a1aa9064726da89951c53301e769b96ae"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a1aa9064726da89951c53301e769b96ae">Reset_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac6c156bc3a28b147cf65ce387bbb390b"><td class="memItemLeft" align="right" valign="top"><a id="ac6c156bc3a28b147cf65ce387bbb390b"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#ac6c156bc3a28b147cf65ce387bbb390b">mst_cntl_rd_req</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a16f7a76ccb9c0a63689fa2a2a5770184"><td class="memItemLeft" align="right" valign="top"><a id="a16f7a76ccb9c0a63689fa2a2a5770184"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a16f7a76ccb9c0a63689fa2a2a5770184">mst_cntl_wr_req</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af2f5ac4165d335e229486c2bd8170c42"><td class="memItemLeft" align="right" valign="top"><a id="af2f5ac4165d335e229486c2bd8170c42"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#af2f5ac4165d335e229486c2bd8170c42">mst_cntl_bus_lock</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4ed740af4825d5c0de5c639e41f15aba"><td class="memItemLeft" align="right" valign="top"><a id="a4ed740af4825d5c0de5c639e41f15aba"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a4ed740af4825d5c0de5c639e41f15aba">mst_cntl_burst</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a56f057f9e3c7309ad185ae49ccfbc25c"><td class="memItemLeft" align="right" valign="top"><a id="a56f057f9e3c7309ad185ae49ccfbc25c"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a56f057f9e3c7309ad185ae49ccfbc25c">mst_ip2bus_addr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_M_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aee8ddd602b46281814770593ed666656"><td class="memItemLeft" align="right" valign="top"><a id="aee8ddd602b46281814770593ed666656"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#aee8ddd602b46281814770593ed666656">mst_xfer_length</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_LENGTH_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1a5a9ac48d8b13e73972e63e16be7848"><td class="memItemLeft" align="right" valign="top"><a id="a1a5a9ac48d8b13e73972e63e16be7848"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a1a5a9ac48d8b13e73972e63e16be7848">mst_ip2bus_be</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a62d16c141d9a349563e104ab519c0f02"><td class="memItemLeft" align="right" valign="top"><a id="a62d16c141d9a349563e104ab519c0f02"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a62d16c141d9a349563e104ab519c0f02">mst_go</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afc8a61898c6cb309041589874960e51f"><td class="memItemLeft" align="right" valign="top"><a id="afc8a61898c6cb309041589874960e51f"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#afc8a61898c6cb309041589874960e51f">mst_cmd_sm_state</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">CMD_CNTL_SM_TYPE</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a33fa0af50fc0483b19ae648c4de71805"><td class="memItemLeft" align="right" valign="top"><a id="a33fa0af50fc0483b19ae648c4de71805"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a33fa0af50fc0483b19ae648c4de71805">mst_cmd_sm_set_done</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a944cb1204c19aa29fe5295c7cc8f8ad2"><td class="memItemLeft" align="right" valign="top"><a id="a944cb1204c19aa29fe5295c7cc8f8ad2"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a944cb1204c19aa29fe5295c7cc8f8ad2">mst_cmd_sm_set_error</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afa23c1bc0d83b6e64336b0db655fbe7a"><td class="memItemLeft" align="right" valign="top"><a id="afa23c1bc0d83b6e64336b0db655fbe7a"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#afa23c1bc0d83b6e64336b0db655fbe7a">mst_cmd_sm_set_timeout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6f3a71b962ba619750b0f69b3543c3ad"><td class="memItemLeft" align="right" valign="top"><a id="a6f3a71b962ba619750b0f69b3543c3ad"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a6f3a71b962ba619750b0f69b3543c3ad">mst_cmd_sm_busy</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a88695c02e1a82e853c4a6a015076f8aa"><td class="memItemLeft" align="right" valign="top"><a id="a88695c02e1a82e853c4a6a015076f8aa"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a88695c02e1a82e853c4a6a015076f8aa">mst_cmd_sm_clr_go</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a63d5e20c31d01ca0ad82898fde733acd"><td class="memItemLeft" align="right" valign="top"><a id="a63d5e20c31d01ca0ad82898fde733acd"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a63d5e20c31d01ca0ad82898fde733acd">mst_cmd_sm_rd_req</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a72a1c7595eb0367d878853cc60a0107a"><td class="memItemLeft" align="right" valign="top"><a id="a72a1c7595eb0367d878853cc60a0107a"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a72a1c7595eb0367d878853cc60a0107a">mst_cmd_sm_wr_req</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a487ee33e92f5c9ac3293e0c019b37793"><td class="memItemLeft" align="right" valign="top"><a id="a487ee33e92f5c9ac3293e0c019b37793"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a487ee33e92f5c9ac3293e0c019b37793">mst_cmd_sm_reset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afca3b9d605ae65f6355232d0f9edc7d2"><td class="memItemLeft" align="right" valign="top"><a id="afca3b9d605ae65f6355232d0f9edc7d2"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#afca3b9d605ae65f6355232d0f9edc7d2">mst_cmd_sm_bus_lock</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2bfe86fc7aae6a9d16bf951798717bea"><td class="memItemLeft" align="right" valign="top"><a id="a2bfe86fc7aae6a9d16bf951798717bea"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a2bfe86fc7aae6a9d16bf951798717bea">mst_cmd_sm_ip2bus_addr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_M_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afe72bb38b9654145c04077accefd953f"><td class="memItemLeft" align="right" valign="top"><a id="afe72bb38b9654145c04077accefd953f"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#afe72bb38b9654145c04077accefd953f">mst_cmd_sm_ip2bus_be</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_NATIVE_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9505a5483aed661396e1946d9f1d05cd"><td class="memItemLeft" align="right" valign="top"><a id="a9505a5483aed661396e1946d9f1d05cd"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a9505a5483aed661396e1946d9f1d05cd">mst_cmd_sm_xfer_type</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a14014bca9ec147a78388bfa172c362da"><td class="memItemLeft" align="right" valign="top"><a id="a14014bca9ec147a78388bfa172c362da"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a14014bca9ec147a78388bfa172c362da">mst_cmd_sm_xfer_length</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_LENGTH_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a52d8e6f361bdb659cb6a42f786ba42d6"><td class="memItemLeft" align="right" valign="top"><a id="a52d8e6f361bdb659cb6a42f786ba42d6"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a52d8e6f361bdb659cb6a42f786ba42d6">mst_cmd_sm_start_rd_llink</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8ba0e38462f63d97fcf767d1a8e38e19"><td class="memItemLeft" align="right" valign="top"><a id="a8ba0e38462f63d97fcf767d1a8e38e19"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a8ba0e38462f63d97fcf767d1a8e38e19">mst_cmd_sm_start_wr_llink</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a883e62e4028ad3e906e85f5fa886362f"><td class="memItemLeft" align="right" valign="top"><a id="a883e62e4028ad3e906e85f5fa886362f"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a883e62e4028ad3e906e85f5fa886362f">mst_llrd_sm_state</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RD_LLINK_SM_TYPE</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae20d5383618a6194c505725572202987"><td class="memItemLeft" align="right" valign="top"><a id="ae20d5383618a6194c505725572202987"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#ae20d5383618a6194c505725572202987">mst_llrd_sm_dst_rdy</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab749624efbf38479072fbc252c34c525"><td class="memItemLeft" align="right" valign="top"><a id="ab749624efbf38479072fbc252c34c525"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#ab749624efbf38479072fbc252c34c525">mst_llwr_sm_state</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">WR_LLINK_SM_TYPE</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa77b05853614f0799870d4494801f98f"><td class="memItemLeft" align="right" valign="top"><a id="aa77b05853614f0799870d4494801f98f"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#aa77b05853614f0799870d4494801f98f">mst_llwr_sm_src_rdy</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acee974a9fb8c629a3f4cc3d49a0ccd82"><td class="memItemLeft" align="right" valign="top"><a id="acee974a9fb8c629a3f4cc3d49a0ccd82"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#acee974a9fb8c629a3f4cc3d49a0ccd82">mst_llwr_sm_sof</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae0b98e0362886200a18e7df83b5f3e1b"><td class="memItemLeft" align="right" valign="top"><a id="ae0b98e0362886200a18e7df83b5f3e1b"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#ae0b98e0362886200a18e7df83b5f3e1b">mst_llwr_sm_eof</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acc2f4dc9f53c5e89cb175f5680557559"><td class="memItemLeft" align="right" valign="top"><a id="acc2f4dc9f53c5e89cb175f5680557559"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#acc2f4dc9f53c5e89cb175f5680557559">mst_llwr_byte_cnt</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9269395953b6c2573b08fd6d7d0dc030"><td class="memItemLeft" align="right" valign="top"><a id="a9269395953b6c2573b08fd6d7d0dc030"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a9269395953b6c2573b08fd6d7d0dc030">mst_valid_write_xfer</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa5f38b0a1a3bc254c2cbd8279e5f2afe"><td class="memItemLeft" align="right" valign="top"><a id="aa5f38b0a1a3bc254c2cbd8279e5f2afe"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#aa5f38b0a1a3bc254c2cbd8279e5f2afe">mst_valid_read_xfer</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a99871c3e46bb01fa21eeafc7e2c5a196"><td class="memItemLeft" align="right" valign="top"><a id="a99871c3e46bb01fa21eeafc7e2c5a196"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a99871c3e46bb01fa21eeafc7e2c5a196">ip2bus_mstrd_req</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a80cc457b0668eac8cd99da12d1cbee5c"><td class="memItemLeft" align="right" valign="top"><a id="a80cc457b0668eac8cd99da12d1cbee5c"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a80cc457b0668eac8cd99da12d1cbee5c">ip2bus_mstwr_req</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a15e25be53f66b54c5ca35ec548c041e2"><td class="memItemLeft" align="right" valign="top"><a id="a15e25be53f66b54c5ca35ec548c041e2"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a15e25be53f66b54c5ca35ec548c041e2">ip2bus_mst_addr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_M_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a424d1f6a2fbe9af2057ef617e28e47ea"><td class="memItemLeft" align="right" valign="top"><a id="a424d1f6a2fbe9af2057ef617e28e47ea"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a424d1f6a2fbe9af2057ef617e28e47ea">ip2bus_mst_be</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_NATIVE_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae55382b2f617eace9c4de3ff65e16020"><td class="memItemLeft" align="right" valign="top"><a id="ae55382b2f617eace9c4de3ff65e16020"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#ae55382b2f617eace9c4de3ff65e16020">ip2bus_mst_length</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_LENGTH_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae79287dc72c4be5fb15251c47277b161"><td class="memItemLeft" align="right" valign="top"><a id="ae79287dc72c4be5fb15251c47277b161"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#ae79287dc72c4be5fb15251c47277b161">ip2bus_mst_type</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad59ae2735f003b460c42638efa5f9428"><td class="memItemLeft" align="right" valign="top"><a id="ad59ae2735f003b460c42638efa5f9428"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#ad59ae2735f003b460c42638efa5f9428">ip2bus_mst_lock</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0bb55abb652b114e60cd3771e1f8afd7"><td class="memItemLeft" align="right" valign="top"><a id="a0bb55abb652b114e60cd3771e1f8afd7"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a0bb55abb652b114e60cd3771e1f8afd7">ip2bus_mst_reset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a12924c9d0dddf268db9b7c949f338fdc"><td class="memItemLeft" align="right" valign="top"><a id="a12924c9d0dddf268db9b7c949f338fdc"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a12924c9d0dddf268db9b7c949f338fdc">bus2ip_mst_cmdack</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aef09c2dec9abc48408148d7daab99c83"><td class="memItemLeft" align="right" valign="top"><a id="aef09c2dec9abc48408148d7daab99c83"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#aef09c2dec9abc48408148d7daab99c83">bus2ip_mst_cmplt</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a32733c2278d7ebc3b14a70ef6401794c"><td class="memItemLeft" align="right" valign="top"><a id="a32733c2278d7ebc3b14a70ef6401794c"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a32733c2278d7ebc3b14a70ef6401794c">bus2ip_mst_error</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a90646f460956a97fa6064f95093c0779"><td class="memItemLeft" align="right" valign="top"><a id="a90646f460956a97fa6064f95093c0779"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a90646f460956a97fa6064f95093c0779">bus2ip_mst_rearbitrate</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7de0e61ffdae123d32977036b2180c79"><td class="memItemLeft" align="right" valign="top"><a id="a7de0e61ffdae123d32977036b2180c79"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a7de0e61ffdae123d32977036b2180c79">bus2ip_mst_cmd_timeout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6f3d0e6b058de62a9660190d694d063a"><td class="memItemLeft" align="right" valign="top"><a id="a6f3d0e6b058de62a9660190d694d063a"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a6f3d0e6b058de62a9660190d694d063a">bus2ip_mstrd_d</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_NATIVE_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8568d9ca6701cbb33713864da231dab3"><td class="memItemLeft" align="right" valign="top"><a id="a8568d9ca6701cbb33713864da231dab3"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a8568d9ca6701cbb33713864da231dab3">bus2ip_mstrd_rem</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_NATIVE_DATA_WIDTH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aefd8aa13d5f3eb0dd1d9e6eabcc4eedc"><td class="memItemLeft" align="right" valign="top"><a id="aefd8aa13d5f3eb0dd1d9e6eabcc4eedc"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#aefd8aa13d5f3eb0dd1d9e6eabcc4eedc">bus2ip_mstrd_sof_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a99b9bd6946404b1b479af903c24043ad"><td class="memItemLeft" align="right" valign="top"><a id="a99b9bd6946404b1b479af903c24043ad"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a99b9bd6946404b1b479af903c24043ad">bus2ip_mstrd_eof_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac8d07792b2184adc8a7eb7d5ede81940"><td class="memItemLeft" align="right" valign="top"><a id="ac8d07792b2184adc8a7eb7d5ede81940"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#ac8d07792b2184adc8a7eb7d5ede81940">bus2ip_mstrd_src_rdy_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae9de693c55db7024f2df83b0c44dbcbe"><td class="memItemLeft" align="right" valign="top"><a id="ae9de693c55db7024f2df83b0c44dbcbe"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#ae9de693c55db7024f2df83b0c44dbcbe">bus2ip_mstrd_src_dsc_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a35921fcb748c2915cf5b2711b29c508c"><td class="memItemLeft" align="right" valign="top"><a id="a35921fcb748c2915cf5b2711b29c508c"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a35921fcb748c2915cf5b2711b29c508c">ip2bus_mstrd_dst_rdy_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a99f5e392a47e92824091f96cd43fe8a3"><td class="memItemLeft" align="right" valign="top"><a id="a99f5e392a47e92824091f96cd43fe8a3"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a99f5e392a47e92824091f96cd43fe8a3">ip2bus_mstrd_dst_dsc_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aead40d4cd7e65c9d4e1e27495f70d6cc"><td class="memItemLeft" align="right" valign="top"><a id="aead40d4cd7e65c9d4e1e27495f70d6cc"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#aead40d4cd7e65c9d4e1e27495f70d6cc">ip2bus_mstwr_d</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_NATIVE_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac0e3fa55a35ecf04643358b821711ebb"><td class="memItemLeft" align="right" valign="top"><a id="ac0e3fa55a35ecf04643358b821711ebb"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#ac0e3fa55a35ecf04643358b821711ebb">ip2bus_mstwr_rem</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_NATIVE_DATA_WIDTH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abaa7bff104bb4b05d8d46d86b3849333"><td class="memItemLeft" align="right" valign="top"><a id="abaa7bff104bb4b05d8d46d86b3849333"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#abaa7bff104bb4b05d8d46d86b3849333">ip2bus_mstwr_src_rdy_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a912c821aebe657869cc05c8ad43d12e4"><td class="memItemLeft" align="right" valign="top"><a id="a912c821aebe657869cc05c8ad43d12e4"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a912c821aebe657869cc05c8ad43d12e4">ip2bus_mstwr_src_dsc_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4fe0b4df048e1841fd979478f05b390e"><td class="memItemLeft" align="right" valign="top"><a id="a4fe0b4df048e1841fd979478f05b390e"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a4fe0b4df048e1841fd979478f05b390e">ip2bus_mstwr_sof_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3072ab467c2bf7bb384faf2a4f9bacd5"><td class="memItemLeft" align="right" valign="top"><a id="a3072ab467c2bf7bb384faf2a4f9bacd5"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a3072ab467c2bf7bb384faf2a4f9bacd5">ip2bus_mstwr_eof_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adadfb3824207acae9460520a13bf69d9"><td class="memItemLeft" align="right" valign="top"><a id="adadfb3824207acae9460520a13bf69d9"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#adadfb3824207acae9460520a13bf69d9">bus2ip_mstwr_dst_rdy_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2ceabd10dd08c2fdb9083c8f5e14f8a3"><td class="memItemLeft" align="right" valign="top"><a id="a2ceabd10dd08c2fdb9083c8f5e14f8a3"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a2ceabd10dd08c2fdb9083c8f5e14f8a3">bus2ip_mstwr_dst_dsc_n</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9e872611ae4db2955cfc7841b66e2685"><td class="memItemLeft" align="right" valign="top"><a id="a9e872611ae4db2955cfc7841b66e2685"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a9e872611ae4db2955cfc7841b66e2685">sig_axi_arcache</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac4cff2d55b70d02a015a313dfabf2eb4"><td class="memItemLeft" align="right" valign="top"><a id="ac4cff2d55b70d02a015a313dfabf2eb4"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#ac4cff2d55b70d02a015a313dfabf2eb4">sig_axi_awcache</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Attributes"></a>
Attributes</h2></td></tr>
 <tr class="memitem:a305a82d86de01634afee57155eddbadd"><td class="memItemLeft" align="right" valign="top"><a id="a305a82d86de01634afee57155eddbadd"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a305a82d86de01634afee57155eddbadd">MAX_FANOUT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa3319c107ae18ef470a4794a59a44c17"><td class="memItemLeft" align="right" valign="top"><a id="aa3319c107ae18ef470a4794a59a44c17"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#aa3319c107ae18ef470a4794a59a44c17">SIGIS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8cafbfc65c3548e8f8e984e354c6649a"><td class="memItemLeft" align="right" valign="top"><a id="a8cafbfc65c3548e8f8e984e354c6649a"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a8cafbfc65c3548e8f8e984e354c6649a">SIGIS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">Clk</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; CLK &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abe16ebd0b976639efb3a3def4baff3bf"><td class="memItemLeft" align="right" valign="top"><a id="abe16ebd0b976639efb3a3def4baff3bf"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#abe16ebd0b976639efb3a3def4baff3bf">SIGIS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">Reset_n</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; RST &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a063a53a71ded2a9d6328c03f6ec70426"><td class="memItemLeft" align="right" valign="top"><a id="a063a53a71ded2a9d6328c03f6ec70426"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#a063a53a71ded2a9d6328c03f6ec70426">SIGIS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">ip2bus_mst_reset</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; RST &quot;</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:ad71dadf6bf5835abc4ff99cb1cd25c2f"><td class="memItemLeft" align="right" valign="top"><a id="ad71dadf6bf5835abc4ff99cb1cd25c2f"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#ad71dadf6bf5835abc4ff99cb1cd25c2f">axi_master_burst_i</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>axi_master_burst</b>  </td></tr>
<tr class="memitem:ad71dadf6bf5835abc4ff99cb1cd25c2f"><td class="memItemLeft" align="right" valign="top"><a id="ad71dadf6bf5835abc4ff99cb1cd25c2f"></a>
<a class="el" href="classAXI__Master_1_1IMP.html#ad71dadf6bf5835abc4ff99cb1cd25c2f">axi_master_burst_i</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>axi_master_burst</b>  </td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Master_8vhd_source.html#l00145">145</a> of file <a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Master_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Master.vhd</a>.</p>
</div><hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Master_8vhd_source.html">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Master.vhd</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classAXI__Master.html">AXI_Master</a></li><li class="navelem"><a class="el" href="classAXI__Master_1_1IMP.html">IMP</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
