# ELBREAD: Elaboration process.
# ELBREAD: Error: Architecture 'TB_ARCHITECTURE' of entity 'adder16_tb' not found in library 'adder16'.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
acom -O3 -e 100 -work adder16 -2002  $dsn/src/xorgate.vhd $dsn/src/andgate.vhd $dsn/src/halfadder.vhd $dsn/src/fulladder.vhd $dsn/src/adder16.vhd $dsn/src/testbench/adder16_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/xorgate.vhd
# Compile Entity "xorgate"
# Compile Architecture "behavioral" of Entity "xorgate"
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/andgate.vhd
# Compile Entity "andgate"
# Compile Architecture "behavioral" of Entity "andgate"
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/halfadder.vhd
# Compile Entity "halfadder"
# Compile Architecture "structural" of Entity "halfadder"
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/fulladder.vhd
# Compile Entity "fulladder"
# Compile Architecture "structural" of Entity "fulladder"
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Compile Architecture "structural" of Entity "Adder16"
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/testbench/adder16_tb.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Error: VLM_0026: Cannot write data to the MGF file - possibly no space on disk or MGF file corrupted. In the second case, please use command vdel -all to empty library "adder16".
# Error: COMP96_0236: Fatal error : INTERNAL COMPILER ERROR (compiled file "C:/Users/aubre/alu-project/adder_16/adder16/src/testbench/adder16_tb.vhd" - global process).
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.8 [s]
# Library Manager: Library "adder16" contents cleared.
acom -reorder -O3 -e 100 -work adder16 -2002  $dsn/src/xorgate.vhd $dsn/src/andgate.vhd $dsn/src/halfadder.vhd $dsn/src/fulladder.vhd $dsn/src/adder16.vhd $dsn/src/testbench/adder16_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/xorgate.vhd
# Compile Entity "xorgate"
# Compile Architecture "behavioral" of Entity "xorgate"
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/andgate.vhd
# Compile Entity "andgate"
# Compile Architecture "behavioral" of Entity "andgate"
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/halfadder.vhd
# Compile Entity "halfadder"
# Compile Architecture "structural" of Entity "halfadder"
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/fulladder.vhd
# Compile Entity "fulladder"
# Compile Architecture "structural" of Entity "fulladder"
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Compile Architecture "structural" of Entity "Adder16"
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/testbench/adder16_tb.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_adder16
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work adder16 -2002  $dsn/src/adder16.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Compile Architecture "structural" of Entity "Adder16"
# Error: COMP96_0393: adder16.vhd : (28, 106): Cannot read output : "Sum".
# Error: COMP96_0393: adder16.vhd : (28, 55): Cannot read output : "Sum".
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/adder16.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Compile Architecture "structural" of Entity "Adder16"
# Error: COMP96_0019: adder16.vhd : (29, 17): Keyword 'end' expected.
# Error: COMP96_0016: adder16.vhd : (29, 22): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/adder16.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Compile Architecture "structural" of Entity "Adder16"
# Error: COMP96_0393: adder16.vhd : (28, 106): Cannot read output : "Sum".
# Error: COMP96_0393: adder16.vhd : (28, 55): Cannot read output : "Sum".
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/adder16.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/adder16.vhd
# Compile Entity "Adder16"
# Compile Architecture "structural" of Entity "Adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+testbench_for_adder16 testbench_for_adder16
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6209 kB (elbread=257 elab2=5813 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\aubre\alu-project\adder_16\adder16\src\wave.asdb
#  2:04 PM, Friday, October 24, 2025
#  Simulation has been initialized
# 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/aubre/alu-project/adder_16/adder16/src/wave.asdb'.
run @300ns
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work adder16 -2002  $dsn/src/TestBench/adder16_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/aubre/alu-project/adder_16/adder16/src/TestBench/adder16_TB.vhd
# Compile Entity "adder16_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "adder16_tb"
# Compile Configuration "TESTBENCH_FOR_adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_adder16 testbench_for_adder16
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6209 kB (elbread=257 elab2=5813 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\aubre\alu-project\adder_16\adder16\src\wave.asdb
#  2:06 PM, Friday, October 24, 2025
#  Simulation has been initialized
# 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/aubre/alu-project/adder_16/adder16/src/wave.asdb'.
run @300ns
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
