# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do auto_machine_v1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work rtl_work 
# Copying C:/modeltech64_2020.4/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/auto_machine/rtl {D:/git-repository/fpga_training/auto_machine/rtl/auto_machine_v3.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:33:17 on Aug 08,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/auto_machine/rtl" D:/git-repository/fpga_training/auto_machine/rtl/auto_machine_v3.v 
# -- Compiling module auto_machine_v3
# 
# Top level modules:
# 	auto_machine_v3
# End time: 10:33:17 on Aug 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/auto_machine/prj/../sim {D:/git-repository/fpga_training/auto_machine/prj/../sim/auto_machine_v3_tb.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:33:17 on Aug 08,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/auto_machine/prj/../sim" D:/git-repository/fpga_training/auto_machine/prj/../sim/auto_machine_v3_tb.v 
# -- Compiling module auto_machine_v3_tb
# 
# Top level modules:
# 	auto_machine_v3_tb
# End time: 10:33:17 on Aug 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  auto_machine_v3_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" auto_machine_v3_tb 
# Start time: 10:33:18 on Aug 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_ver' at "altera_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/auto_machine/prj/../sim/auto_machine_v3_tb.v(1): (vopt-2669) Unable to find library 'altera_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'lpm_ver' at "lpm_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/auto_machine/prj/../sim/auto_machine_v3_tb.v(1): (vopt-2669) Unable to find library 'lpm_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'sgate_ver' at "sgate_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/auto_machine/prj/../sim/auto_machine_v3_tb.v(1): (vopt-2669) Unable to find library 'sgate_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_mf_ver' at "altera_mf_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/auto_machine/prj/../sim/auto_machine_v3_tb.v(1): (vopt-2669) Unable to find library 'altera_mf_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'altera_lnsim_ver' at "altera_lnsim_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/auto_machine/prj/../sim/auto_machine_v3_tb.v(1): (vopt-2669) Unable to find library 'altera_lnsim_ver'.
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'cycloneive_ver' at "cycloneive_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: D:/git-repository/fpga_training/auto_machine/prj/../sim/auto_machine_v3_tb.v(1): (vopt-2669) Unable to find library 'cycloneive_ver'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=18, Warnings=6.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./auto_machine_v1_run_msim_rtl_verilog.do PAUSED at line 12
vsim work.auto_machine_v3_tb
# vsim work.auto_machine_v3_tb 
# Start time: 10:33:18 on Aug 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.auto_machine_v3_tb(fast)
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/auto_machine/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/auto_machine/sim/auto_machine_v3_tb.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:33:44 on Aug 08,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/auto_machine/prj/../sim" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/auto_machine/sim/auto_machine_v3_tb.v 
# -- Compiling module auto_machine_v3_tb
# 
# Top level modules:
# 	auto_machine_v3_tb
# End time: 10:33:45 on Aug 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.auto_machine_v3_tb
# End time: 10:33:49 on Aug 08,2024, Elapsed time: 0:00:31
# Errors: 18, Warnings: 6
# vsim work.auto_machine_v3_tb 
# Start time: 10:33:50 on Aug 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.auto_machine_v3_tb(fast)
vsim -voptargs=+acc work.auto_machine_v3_tb
# End time: 10:34:09 on Aug 08,2024, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.auto_machine_v3_tb 
# Start time: 10:34:10 on Aug 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "auto_machine_v3(fast)".
# Loading work.auto_machine_v3_tb(fast)
# Loading work.auto_machine_v3(fast)
add wave -position end  sim:/auto_machine_v3_tb/sys_clk
add wave -position end  sim:/auto_machine_v3_tb/sys_rst_n
add wave -position end  sim:/auto_machine_v3_tb/one_rmb
add wave -position end  sim:/auto_machine_v3_tb/one_rmb_half
add wave -position end  sim:/auto_machine_v3_tb/drink
add wave -position end  sim:/auto_machine_v3_tb/change
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.auto_machine_v3_tb(fast)
# Loading work.auto_machine_v3(fast)
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.auto_machine_v3_tb(fast)
# Loading work.auto_machine_v3(fast)
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.auto_machine_v3_tb(fast)
# Loading work.auto_machine_v3(fast)
run
add wave -position end  sim:/auto_machine_v3_tb/auto_machine_v3_inst/current_state
add wave -position end  sim:/auto_machine_v3_tb/auto_machine_v3_inst/next_state
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.auto_machine_v3_tb(fast)
# Loading work.auto_machine_v3(fast)
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/git-repository/fpga_training/auto_machine/prj/simulation/questa/wave.do
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/auto_machine/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/auto_machine/sim/auto_machine_v3_tb.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:38:44 on Aug 08,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/auto_machine/prj/../sim" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/auto_machine/sim/auto_machine_v3_tb.v 
# -- Compiling module auto_machine_v3_tb
# 
# Top level modules:
# 	auto_machine_v3_tb
# End time: 10:38:44 on Aug 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/auto_machine/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/auto_machine/rtl/auto_machine_v3.v
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:38:47 on Aug 08,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/auto_machine/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/git-repository/fpga_training/auto_machine/rtl/auto_machine_v3.v 
# -- Compiling module auto_machine_v3
# 
# Top level modules:
# 	auto_machine_v3
# End time: 10:38:47 on Aug 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.auto_machine_v3_tb
# End time: 10:38:51 on Aug 08,2024, Elapsed time: 0:04:41
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.auto_machine_v3_tb 
# Start time: 10:38:51 on Aug 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "auto_machine_v3(fast)".
# Loading work.auto_machine_v3_tb(fast)
# Loading work.auto_machine_v3(fast)
add wave -position end  sim:/auto_machine_v3_tb/sys_clk
add wave -position end  sim:/auto_machine_v3_tb/sys_rst_n
add wave -position end  sim:/auto_machine_v3_tb/one_rmb
add wave -position end  sim:/auto_machine_v3_tb/one_rmb_half
add wave -position end  sim:/auto_machine_v3_tb/drink
add wave -position end  sim:/auto_machine_v3_tb/change
add wave -position end  sim:/auto_machine_v3_tb/auto_machine_v3_inst/current_state
add wave -position end  sim:/auto_machine_v3_tb/auto_machine_v3_inst/next_state
run
# End time: 17:03:49 on Aug 08,2024, Elapsed time: 6:24:58
# Errors: 0, Warnings: 0
