ARM GAS  /tmp/cctBE1EP.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB37:
  26              		.file 1 "Src/stm32f0xx_hal_msp.c"
   1:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f0xx_hal_msp.c **** /**
   3:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f0xx_hal_msp.c ****   * File Name          : stm32f0xx_hal_msp.c
   5:Src/stm32f0xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f0xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Src/stm32f0xx_hal_msp.c ****   *
  10:Src/stm32f0xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  11:Src/stm32f0xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Src/stm32f0xx_hal_msp.c ****   *
  13:Src/stm32f0xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Src/stm32f0xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Src/stm32f0xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Src/stm32f0xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Src/stm32f0xx_hal_msp.c ****   *
  18:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  19:Src/stm32f0xx_hal_msp.c ****   */
  20:Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  21:Src/stm32f0xx_hal_msp.c **** 
  22:Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Src/stm32f0xx_hal_msp.c **** #include "main.h"
  24:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Src/stm32f0xx_hal_msp.c **** 
  26:Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Src/stm32f0xx_hal_msp.c **** 
  28:Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Src/stm32f0xx_hal_msp.c **** 
  31:Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  32:Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /tmp/cctBE1EP.s 			page 2


  33:Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Src/stm32f0xx_hal_msp.c ****  
  36:Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  37:Src/stm32f0xx_hal_msp.c **** 
  38:Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Src/stm32f0xx_hal_msp.c **** 
  41:Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Src/stm32f0xx_hal_msp.c **** 
  43:Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Src/stm32f0xx_hal_msp.c **** 
  46:Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  47:Src/stm32f0xx_hal_msp.c **** 
  48:Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Src/stm32f0xx_hal_msp.c **** 
  51:Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Src/stm32f0xx_hal_msp.c **** 
  53:Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Src/stm32f0xx_hal_msp.c **** 
  56:Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Src/stm32f0xx_hal_msp.c **** 
  58:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Src/stm32f0xx_hal_msp.c **** 
  60:Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Src/stm32f0xx_hal_msp.c **** /**
  62:Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Src/stm32f0xx_hal_msp.c ****   */
  64:Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  65:Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Src/stm32f0xx_hal_msp.c **** 
  68:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Src/stm32f0xx_hal_msp.c **** 
  70:Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
  44              		.loc 1 70 3 view .LVU4
  45 000c 9969     		ldr	r1, [r3, #24]
ARM GAS  /tmp/cctBE1EP.s 			page 3


  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 70 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  71:Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU6
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU7
  54              		.loc 1 71 3 view .LVU8
  55 0014 DA69     		ldr	r2, [r3, #28]
  56 0016 8021     		movs	r1, #128
  57 0018 4905     		lsls	r1, r1, #21
  58 001a 0A43     		orrs	r2, r1
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 71 3 view .LVU9
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 0B40     		ands	r3, r1
  63 0022 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU10
  65 0024 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  72:Src/stm32f0xx_hal_msp.c **** 
  73:Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  74:Src/stm32f0xx_hal_msp.c **** 
  75:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Src/stm32f0xx_hal_msp.c **** 
  77:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Src/stm32f0xx_hal_msp.c **** }
  67              		.loc 1 78 1 is_stmt 0 view .LVU11
  68 0026 02B0     		add	sp, sp, #8
  69              		@ sp needed
  70 0028 7047     		bx	lr
  71              	.L3:
  72 002a C046     		.align	2
  73              	.L2:
  74 002c 00100240 		.word	1073876992
  75              		.cfi_endproc
  76              	.LFE37:
  78              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  79              		.align	1
  80              		.global	HAL_TIM_Base_MspInit
  81              		.syntax unified
  82              		.code	16
  83              		.thumb_func
  84              		.fpu softvfp
  86              	HAL_TIM_Base_MspInit:
  87              	.LVL0:
  88              	.LFB38:
  79:Src/stm32f0xx_hal_msp.c **** 
  80:Src/stm32f0xx_hal_msp.c **** /**
  81:Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  82:Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  84:Src/stm32f0xx_hal_msp.c **** * @retval None
  85:Src/stm32f0xx_hal_msp.c **** */
  86:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
ARM GAS  /tmp/cctBE1EP.s 			page 4


  87:Src/stm32f0xx_hal_msp.c **** {
  89              		.loc 1 87 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 8
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 87 1 is_stmt 0 view .LVU13
  94 0000 00B5     		push	{lr}
  95              	.LCFI1:
  96              		.cfi_def_cfa_offset 4
  97              		.cfi_offset 14, -4
  98 0002 83B0     		sub	sp, sp, #12
  99              	.LCFI2:
 100              		.cfi_def_cfa_offset 16
  88:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM14)
 101              		.loc 1 88 3 is_stmt 1 view .LVU14
 102              		.loc 1 88 15 is_stmt 0 view .LVU15
 103 0004 0268     		ldr	r2, [r0]
 104              		.loc 1 88 5 view .LVU16
 105 0006 0C4B     		ldr	r3, .L7
 106 0008 9A42     		cmp	r2, r3
 107 000a 01D0     		beq	.L6
 108              	.LVL1:
 109              	.L4:
  89:Src/stm32f0xx_hal_msp.c ****   {
  90:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 0 */
  91:Src/stm32f0xx_hal_msp.c **** 
  92:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 0 */
  93:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
  95:Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt Init */
  96:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
  97:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM14_IRQn);
  98:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
  99:Src/stm32f0xx_hal_msp.c **** 
 100:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 1 */
 101:Src/stm32f0xx_hal_msp.c ****   }
 102:Src/stm32f0xx_hal_msp.c **** 
 103:Src/stm32f0xx_hal_msp.c **** }
 110              		.loc 1 103 1 view .LVU17
 111 000c 03B0     		add	sp, sp, #12
 112              		@ sp needed
 113 000e 00BD     		pop	{pc}
 114              	.LVL2:
 115              	.L6:
  94:Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 116              		.loc 1 94 5 is_stmt 1 view .LVU18
 117              	.LBB4:
  94:Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 118              		.loc 1 94 5 view .LVU19
  94:Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 119              		.loc 1 94 5 view .LVU20
 120 0010 0A4A     		ldr	r2, .L7+4
 121 0012 D169     		ldr	r1, [r2, #28]
 122 0014 8020     		movs	r0, #128
 123              	.LVL3:
  94:Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 124              		.loc 1 94 5 is_stmt 0 view .LVU21
ARM GAS  /tmp/cctBE1EP.s 			page 5


 125 0016 4000     		lsls	r0, r0, #1
 126 0018 0143     		orrs	r1, r0
 127 001a D161     		str	r1, [r2, #28]
  94:Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 128              		.loc 1 94 5 is_stmt 1 view .LVU22
 129 001c D369     		ldr	r3, [r2, #28]
 130 001e 0340     		ands	r3, r0
 131 0020 0193     		str	r3, [sp, #4]
  94:Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 132              		.loc 1 94 5 view .LVU23
 133 0022 019B     		ldr	r3, [sp, #4]
 134              	.LBE4:
  96:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM14_IRQn);
 135              		.loc 1 96 5 view .LVU24
 136 0024 0022     		movs	r2, #0
 137 0026 0021     		movs	r1, #0
 138 0028 ED38     		subs	r0, r0, #237
 139 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 140              	.LVL4:
  97:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 141              		.loc 1 97 5 view .LVU25
 142 002e 1320     		movs	r0, #19
 143 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 144              	.LVL5:
 145              		.loc 1 103 1 is_stmt 0 view .LVU26
 146 0034 EAE7     		b	.L4
 147              	.L8:
 148 0036 C046     		.align	2
 149              	.L7:
 150 0038 00200040 		.word	1073750016
 151 003c 00100240 		.word	1073876992
 152              		.cfi_endproc
 153              	.LFE38:
 155              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 156              		.align	1
 157              		.global	HAL_TIM_Base_MspDeInit
 158              		.syntax unified
 159              		.code	16
 160              		.thumb_func
 161              		.fpu softvfp
 163              	HAL_TIM_Base_MspDeInit:
 164              	.LVL6:
 165              	.LFB39:
 104:Src/stm32f0xx_hal_msp.c **** 
 105:Src/stm32f0xx_hal_msp.c **** /**
 106:Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 107:Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 108:Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 109:Src/stm32f0xx_hal_msp.c **** * @retval None
 110:Src/stm32f0xx_hal_msp.c **** */
 111:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 112:Src/stm32f0xx_hal_msp.c **** {
 166              		.loc 1 112 1 is_stmt 1 view -0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170              		.loc 1 112 1 is_stmt 0 view .LVU28
ARM GAS  /tmp/cctBE1EP.s 			page 6


 171 0000 10B5     		push	{r4, lr}
 172              	.LCFI3:
 173              		.cfi_def_cfa_offset 8
 174              		.cfi_offset 4, -8
 175              		.cfi_offset 14, -4
 113:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM14)
 176              		.loc 1 113 3 is_stmt 1 view .LVU29
 177              		.loc 1 113 15 is_stmt 0 view .LVU30
 178 0002 0268     		ldr	r2, [r0]
 179              		.loc 1 113 5 view .LVU31
 180 0004 064B     		ldr	r3, .L12
 181 0006 9A42     		cmp	r2, r3
 182 0008 00D0     		beq	.L11
 183              	.LVL7:
 184              	.L9:
 114:Src/stm32f0xx_hal_msp.c ****   {
 115:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 0 */
 116:Src/stm32f0xx_hal_msp.c **** 
 117:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 0 */
 118:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 119:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_DISABLE();
 120:Src/stm32f0xx_hal_msp.c **** 
 121:Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt DeInit */
 122:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM14_IRQn);
 123:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 124:Src/stm32f0xx_hal_msp.c **** 
 125:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 1 */
 126:Src/stm32f0xx_hal_msp.c ****   }
 127:Src/stm32f0xx_hal_msp.c **** 
 128:Src/stm32f0xx_hal_msp.c **** }
 185              		.loc 1 128 1 view .LVU32
 186              		@ sp needed
 187 000a 10BD     		pop	{r4, pc}
 188              	.LVL8:
 189              	.L11:
 119:Src/stm32f0xx_hal_msp.c **** 
 190              		.loc 1 119 5 is_stmt 1 view .LVU33
 191 000c 054A     		ldr	r2, .L12+4
 192 000e D369     		ldr	r3, [r2, #28]
 193 0010 0549     		ldr	r1, .L12+8
 194 0012 0B40     		ands	r3, r1
 195 0014 D361     		str	r3, [r2, #28]
 122:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 196              		.loc 1 122 5 view .LVU34
 197 0016 1320     		movs	r0, #19
 198              	.LVL9:
 122:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 199              		.loc 1 122 5 is_stmt 0 view .LVU35
 200 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 201              	.LVL10:
 202              		.loc 1 128 1 view .LVU36
 203 001c F5E7     		b	.L9
 204              	.L13:
 205 001e C046     		.align	2
 206              	.L12:
 207 0020 00200040 		.word	1073750016
 208 0024 00100240 		.word	1073876992
ARM GAS  /tmp/cctBE1EP.s 			page 7


 209 0028 FFFEFFFF 		.word	-257
 210              		.cfi_endproc
 211              	.LFE39:
 213              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 214              		.align	1
 215              		.global	HAL_UART_MspInit
 216              		.syntax unified
 217              		.code	16
 218              		.thumb_func
 219              		.fpu softvfp
 221              	HAL_UART_MspInit:
 222              	.LVL11:
 223              	.LFB40:
 129:Src/stm32f0xx_hal_msp.c **** 
 130:Src/stm32f0xx_hal_msp.c **** /**
 131:Src/stm32f0xx_hal_msp.c **** * @brief UART MSP Initialization
 132:Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 133:Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 134:Src/stm32f0xx_hal_msp.c **** * @retval None
 135:Src/stm32f0xx_hal_msp.c **** */
 136:Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 137:Src/stm32f0xx_hal_msp.c **** {
 224              		.loc 1 137 1 is_stmt 1 view -0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 40
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228              		.loc 1 137 1 is_stmt 0 view .LVU38
 229 0000 10B5     		push	{r4, lr}
 230              	.LCFI4:
 231              		.cfi_def_cfa_offset 8
 232              		.cfi_offset 4, -8
 233              		.cfi_offset 14, -4
 234 0002 8AB0     		sub	sp, sp, #40
 235              	.LCFI5:
 236              		.cfi_def_cfa_offset 48
 237 0004 0400     		movs	r4, r0
 138:Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 238              		.loc 1 138 3 is_stmt 1 view .LVU39
 239              		.loc 1 138 20 is_stmt 0 view .LVU40
 240 0006 1422     		movs	r2, #20
 241 0008 0021     		movs	r1, #0
 242 000a 05A8     		add	r0, sp, #20
 243              	.LVL12:
 244              		.loc 1 138 20 view .LVU41
 245 000c FFF7FEFF 		bl	memset
 246              	.LVL13:
 139:Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 247              		.loc 1 139 3 is_stmt 1 view .LVU42
 248              		.loc 1 139 11 is_stmt 0 view .LVU43
 249 0010 2368     		ldr	r3, [r4]
 250              		.loc 1 139 5 view .LVU44
 251 0012 2C4A     		ldr	r2, .L19
 252 0014 9342     		cmp	r3, r2
 253 0016 04D0     		beq	.L17
 140:Src/stm32f0xx_hal_msp.c ****   {
 141:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 142:Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /tmp/cctBE1EP.s 			page 8


 143:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 144:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 145:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 146:Src/stm32f0xx_hal_msp.c ****   
 147:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 148:Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 149:Src/stm32f0xx_hal_msp.c ****     PA9     ------> USART1_TX
 150:Src/stm32f0xx_hal_msp.c ****     PA10     ------> USART1_RX 
 151:Src/stm32f0xx_hal_msp.c ****     */
 152:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 153:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 154:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 155:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 156:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 157:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 158:Src/stm32f0xx_hal_msp.c **** 
 159:Src/stm32f0xx_hal_msp.c ****     /* USART1 interrupt Init */
 160:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 161:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 162:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 163:Src/stm32f0xx_hal_msp.c **** 
 164:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 165:Src/stm32f0xx_hal_msp.c ****   }
 166:Src/stm32f0xx_hal_msp.c ****   else if(huart->Instance==USART2)
 254              		.loc 1 166 8 is_stmt 1 view .LVU45
 255              		.loc 1 166 10 is_stmt 0 view .LVU46
 256 0018 2B4A     		ldr	r2, .L19+4
 257 001a 9342     		cmp	r3, r2
 258 001c 2BD0     		beq	.L18
 259              	.L14:
 167:Src/stm32f0xx_hal_msp.c ****   {
 168:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 169:Src/stm32f0xx_hal_msp.c **** 
 170:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 171:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 172:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 173:Src/stm32f0xx_hal_msp.c ****   
 174:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 175:Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration    
 176:Src/stm32f0xx_hal_msp.c ****     PA1     ------> USART2_DE
 177:Src/stm32f0xx_hal_msp.c ****     PA2     ------> USART2_TX
 178:Src/stm32f0xx_hal_msp.c ****     PA3     ------> USART2_RX 
 179:Src/stm32f0xx_hal_msp.c ****     */
 180:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 181:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 182:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 183:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 184:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 185:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 186:Src/stm32f0xx_hal_msp.c **** 
 187:Src/stm32f0xx_hal_msp.c ****     /* USART2 interrupt Init */
 188:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 189:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 190:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 191:Src/stm32f0xx_hal_msp.c **** 
 192:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 193:Src/stm32f0xx_hal_msp.c ****   }
ARM GAS  /tmp/cctBE1EP.s 			page 9


 194:Src/stm32f0xx_hal_msp.c **** 
 195:Src/stm32f0xx_hal_msp.c **** }
 260              		.loc 1 195 1 view .LVU47
 261 001e 0AB0     		add	sp, sp, #40
 262              		@ sp needed
 263              	.LVL14:
 264              		.loc 1 195 1 view .LVU48
 265 0020 10BD     		pop	{r4, pc}
 266              	.LVL15:
 267              	.L17:
 145:Src/stm32f0xx_hal_msp.c ****   
 268              		.loc 1 145 5 is_stmt 1 view .LVU49
 269              	.LBB5:
 145:Src/stm32f0xx_hal_msp.c ****   
 270              		.loc 1 145 5 view .LVU50
 145:Src/stm32f0xx_hal_msp.c ****   
 271              		.loc 1 145 5 view .LVU51
 272 0022 2A4B     		ldr	r3, .L19+8
 273 0024 9969     		ldr	r1, [r3, #24]
 274 0026 8020     		movs	r0, #128
 275 0028 C001     		lsls	r0, r0, #7
 276 002a 0143     		orrs	r1, r0
 277 002c 9961     		str	r1, [r3, #24]
 145:Src/stm32f0xx_hal_msp.c ****   
 278              		.loc 1 145 5 view .LVU52
 279 002e 9A69     		ldr	r2, [r3, #24]
 280 0030 0240     		ands	r2, r0
 281 0032 0192     		str	r2, [sp, #4]
 145:Src/stm32f0xx_hal_msp.c ****   
 282              		.loc 1 145 5 view .LVU53
 283 0034 019A     		ldr	r2, [sp, #4]
 284              	.LBE5:
 147:Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 285              		.loc 1 147 5 view .LVU54
 286              	.LBB6:
 147:Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 287              		.loc 1 147 5 view .LVU55
 147:Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 288              		.loc 1 147 5 view .LVU56
 289 0036 5A69     		ldr	r2, [r3, #20]
 290 0038 8021     		movs	r1, #128
 291 003a 8902     		lsls	r1, r1, #10
 292 003c 0A43     		orrs	r2, r1
 293 003e 5A61     		str	r2, [r3, #20]
 147:Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 294              		.loc 1 147 5 view .LVU57
 295 0040 5B69     		ldr	r3, [r3, #20]
 296 0042 0B40     		ands	r3, r1
 297 0044 0293     		str	r3, [sp, #8]
 147:Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 298              		.loc 1 147 5 view .LVU58
 299 0046 029B     		ldr	r3, [sp, #8]
 300              	.LBE6:
 152:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 301              		.loc 1 152 5 view .LVU59
 152:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 302              		.loc 1 152 25 is_stmt 0 view .LVU60
ARM GAS  /tmp/cctBE1EP.s 			page 10


 303 0048 C023     		movs	r3, #192
 304 004a DB00     		lsls	r3, r3, #3
 305 004c 0593     		str	r3, [sp, #20]
 153:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 306              		.loc 1 153 5 is_stmt 1 view .LVU61
 153:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 307              		.loc 1 153 26 is_stmt 0 view .LVU62
 308 004e 0223     		movs	r3, #2
 309 0050 0693     		str	r3, [sp, #24]
 154:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 310              		.loc 1 154 5 is_stmt 1 view .LVU63
 155:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 311              		.loc 1 155 5 view .LVU64
 155:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 312              		.loc 1 155 27 is_stmt 0 view .LVU65
 313 0052 0133     		adds	r3, r3, #1
 314 0054 0893     		str	r3, [sp, #32]
 156:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 315              		.loc 1 156 5 is_stmt 1 view .LVU66
 156:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 316              		.loc 1 156 31 is_stmt 0 view .LVU67
 317 0056 023B     		subs	r3, r3, #2
 318 0058 0993     		str	r3, [sp, #36]
 157:Src/stm32f0xx_hal_msp.c **** 
 319              		.loc 1 157 5 is_stmt 1 view .LVU68
 320 005a 9020     		movs	r0, #144
 321 005c 05A9     		add	r1, sp, #20
 322 005e C005     		lsls	r0, r0, #23
 323 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 324              	.LVL16:
 160:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 325              		.loc 1 160 5 view .LVU69
 326 0064 0022     		movs	r2, #0
 327 0066 0021     		movs	r1, #0
 328 0068 1B20     		movs	r0, #27
 329 006a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 330              	.LVL17:
 161:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 331              		.loc 1 161 5 view .LVU70
 332 006e 1B20     		movs	r0, #27
 333 0070 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 334              	.LVL18:
 335 0074 D3E7     		b	.L14
 336              	.L18:
 172:Src/stm32f0xx_hal_msp.c ****   
 337              		.loc 1 172 5 view .LVU71
 338              	.LBB7:
 172:Src/stm32f0xx_hal_msp.c ****   
 339              		.loc 1 172 5 view .LVU72
 172:Src/stm32f0xx_hal_msp.c ****   
 340              		.loc 1 172 5 view .LVU73
 341 0076 154B     		ldr	r3, .L19+8
 342 0078 D969     		ldr	r1, [r3, #28]
 343 007a 8022     		movs	r2, #128
 344 007c 9202     		lsls	r2, r2, #10
 345 007e 1143     		orrs	r1, r2
 346 0080 D961     		str	r1, [r3, #28]
ARM GAS  /tmp/cctBE1EP.s 			page 11


 172:Src/stm32f0xx_hal_msp.c ****   
 347              		.loc 1 172 5 view .LVU74
 348 0082 D969     		ldr	r1, [r3, #28]
 349 0084 1140     		ands	r1, r2
 350 0086 0391     		str	r1, [sp, #12]
 172:Src/stm32f0xx_hal_msp.c ****   
 351              		.loc 1 172 5 view .LVU75
 352 0088 0399     		ldr	r1, [sp, #12]
 353              	.LBE7:
 174:Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration    
 354              		.loc 1 174 5 view .LVU76
 355              	.LBB8:
 174:Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration    
 356              		.loc 1 174 5 view .LVU77
 174:Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration    
 357              		.loc 1 174 5 view .LVU78
 358 008a 5969     		ldr	r1, [r3, #20]
 359 008c 1143     		orrs	r1, r2
 360 008e 5961     		str	r1, [r3, #20]
 174:Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration    
 361              		.loc 1 174 5 view .LVU79
 362 0090 5B69     		ldr	r3, [r3, #20]
 363 0092 1A40     		ands	r2, r3
 364 0094 0492     		str	r2, [sp, #16]
 174:Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration    
 365              		.loc 1 174 5 view .LVU80
 366 0096 049B     		ldr	r3, [sp, #16]
 367              	.LBE8:
 180:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 368              		.loc 1 180 5 view .LVU81
 180:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 369              		.loc 1 180 25 is_stmt 0 view .LVU82
 370 0098 0E23     		movs	r3, #14
 371 009a 0593     		str	r3, [sp, #20]
 181:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 372              		.loc 1 181 5 is_stmt 1 view .LVU83
 181:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 373              		.loc 1 181 26 is_stmt 0 view .LVU84
 374 009c 0C3B     		subs	r3, r3, #12
 375 009e 0693     		str	r3, [sp, #24]
 182:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 376              		.loc 1 182 5 is_stmt 1 view .LVU85
 183:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 377              		.loc 1 183 5 view .LVU86
 183:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 378              		.loc 1 183 27 is_stmt 0 view .LVU87
 379 00a0 0133     		adds	r3, r3, #1
 380 00a2 0893     		str	r3, [sp, #32]
 184:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 381              		.loc 1 184 5 is_stmt 1 view .LVU88
 184:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 382              		.loc 1 184 31 is_stmt 0 view .LVU89
 383 00a4 023B     		subs	r3, r3, #2
 384 00a6 0993     		str	r3, [sp, #36]
 185:Src/stm32f0xx_hal_msp.c **** 
 385              		.loc 1 185 5 is_stmt 1 view .LVU90
 386 00a8 9020     		movs	r0, #144
ARM GAS  /tmp/cctBE1EP.s 			page 12


 387 00aa 05A9     		add	r1, sp, #20
 388 00ac C005     		lsls	r0, r0, #23
 389 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 390              	.LVL19:
 188:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 391              		.loc 1 188 5 view .LVU91
 392 00b2 0022     		movs	r2, #0
 393 00b4 0021     		movs	r1, #0
 394 00b6 1C20     		movs	r0, #28
 395 00b8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 396              	.LVL20:
 189:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 397              		.loc 1 189 5 view .LVU92
 398 00bc 1C20     		movs	r0, #28
 399 00be FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 400              	.LVL21:
 401              		.loc 1 195 1 is_stmt 0 view .LVU93
 402 00c2 ACE7     		b	.L14
 403              	.L20:
 404              		.align	2
 405              	.L19:
 406 00c4 00380140 		.word	1073821696
 407 00c8 00440040 		.word	1073759232
 408 00cc 00100240 		.word	1073876992
 409              		.cfi_endproc
 410              	.LFE40:
 412              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 413              		.align	1
 414              		.global	HAL_UART_MspDeInit
 415              		.syntax unified
 416              		.code	16
 417              		.thumb_func
 418              		.fpu softvfp
 420              	HAL_UART_MspDeInit:
 421              	.LVL22:
 422              	.LFB41:
 196:Src/stm32f0xx_hal_msp.c **** 
 197:Src/stm32f0xx_hal_msp.c **** /**
 198:Src/stm32f0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 199:Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 200:Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 201:Src/stm32f0xx_hal_msp.c **** * @retval None
 202:Src/stm32f0xx_hal_msp.c **** */
 203:Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 204:Src/stm32f0xx_hal_msp.c **** {
 423              		.loc 1 204 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427              		.loc 1 204 1 is_stmt 0 view .LVU95
 428 0000 10B5     		push	{r4, lr}
 429              	.LCFI6:
 430              		.cfi_def_cfa_offset 8
 431              		.cfi_offset 4, -8
 432              		.cfi_offset 14, -4
 205:Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 433              		.loc 1 205 3 is_stmt 1 view .LVU96
ARM GAS  /tmp/cctBE1EP.s 			page 13


 434              		.loc 1 205 11 is_stmt 0 view .LVU97
 435 0002 0368     		ldr	r3, [r0]
 436              		.loc 1 205 5 view .LVU98
 437 0004 114A     		ldr	r2, .L26
 438 0006 9342     		cmp	r3, r2
 439 0008 03D0     		beq	.L24
 206:Src/stm32f0xx_hal_msp.c ****   {
 207:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 208:Src/stm32f0xx_hal_msp.c **** 
 209:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 210:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 211:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 212:Src/stm32f0xx_hal_msp.c ****   
 213:Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 214:Src/stm32f0xx_hal_msp.c ****     PA9     ------> USART1_TX
 215:Src/stm32f0xx_hal_msp.c ****     PA10     ------> USART1_RX 
 216:Src/stm32f0xx_hal_msp.c ****     */
 217:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 218:Src/stm32f0xx_hal_msp.c **** 
 219:Src/stm32f0xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 220:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 221:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 222:Src/stm32f0xx_hal_msp.c **** 
 223:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 224:Src/stm32f0xx_hal_msp.c ****   }
 225:Src/stm32f0xx_hal_msp.c ****   else if(huart->Instance==USART2)
 440              		.loc 1 225 8 is_stmt 1 view .LVU99
 441              		.loc 1 225 10 is_stmt 0 view .LVU100
 442 000a 114A     		ldr	r2, .L26+4
 443 000c 9342     		cmp	r3, r2
 444 000e 0FD0     		beq	.L25
 445              	.LVL23:
 446              	.L21:
 226:Src/stm32f0xx_hal_msp.c ****   {
 227:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 228:Src/stm32f0xx_hal_msp.c **** 
 229:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 230:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 231:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 232:Src/stm32f0xx_hal_msp.c ****   
 233:Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration    
 234:Src/stm32f0xx_hal_msp.c ****     PA1     ------> USART2_DE
 235:Src/stm32f0xx_hal_msp.c ****     PA2     ------> USART2_TX
 236:Src/stm32f0xx_hal_msp.c ****     PA3     ------> USART2_RX 
 237:Src/stm32f0xx_hal_msp.c ****     */
 238:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 239:Src/stm32f0xx_hal_msp.c **** 
 240:Src/stm32f0xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 241:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 242:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 243:Src/stm32f0xx_hal_msp.c **** 
 244:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 245:Src/stm32f0xx_hal_msp.c ****   }
 246:Src/stm32f0xx_hal_msp.c **** 
 247:Src/stm32f0xx_hal_msp.c **** }
 447              		.loc 1 247 1 view .LVU101
 448              		@ sp needed
ARM GAS  /tmp/cctBE1EP.s 			page 14


 449 0010 10BD     		pop	{r4, pc}
 450              	.LVL24:
 451              	.L24:
 211:Src/stm32f0xx_hal_msp.c ****   
 452              		.loc 1 211 5 is_stmt 1 view .LVU102
 453 0012 104A     		ldr	r2, .L26+8
 454 0014 9369     		ldr	r3, [r2, #24]
 455 0016 1049     		ldr	r1, .L26+12
 456 0018 0B40     		ands	r3, r1
 457 001a 9361     		str	r3, [r2, #24]
 217:Src/stm32f0xx_hal_msp.c **** 
 458              		.loc 1 217 5 view .LVU103
 459 001c C021     		movs	r1, #192
 460 001e 9020     		movs	r0, #144
 461              	.LVL25:
 217:Src/stm32f0xx_hal_msp.c **** 
 462              		.loc 1 217 5 is_stmt 0 view .LVU104
 463 0020 C900     		lsls	r1, r1, #3
 464 0022 C005     		lsls	r0, r0, #23
 465 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 466              	.LVL26:
 220:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 467              		.loc 1 220 5 is_stmt 1 view .LVU105
 468 0028 1B20     		movs	r0, #27
 469 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 470              	.LVL27:
 471 002e EFE7     		b	.L21
 472              	.LVL28:
 473              	.L25:
 231:Src/stm32f0xx_hal_msp.c ****   
 474              		.loc 1 231 5 view .LVU106
 475 0030 084A     		ldr	r2, .L26+8
 476 0032 D369     		ldr	r3, [r2, #28]
 477 0034 0949     		ldr	r1, .L26+16
 478 0036 0B40     		ands	r3, r1
 479 0038 D361     		str	r3, [r2, #28]
 238:Src/stm32f0xx_hal_msp.c **** 
 480              		.loc 1 238 5 view .LVU107
 481 003a 9020     		movs	r0, #144
 482              	.LVL29:
 238:Src/stm32f0xx_hal_msp.c **** 
 483              		.loc 1 238 5 is_stmt 0 view .LVU108
 484 003c 0E21     		movs	r1, #14
 485 003e C005     		lsls	r0, r0, #23
 486 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 487              	.LVL30:
 241:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 488              		.loc 1 241 5 is_stmt 1 view .LVU109
 489 0044 1C20     		movs	r0, #28
 490 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 491              	.LVL31:
 492              		.loc 1 247 1 is_stmt 0 view .LVU110
 493 004a E1E7     		b	.L21
 494              	.L27:
 495              		.align	2
 496              	.L26:
 497 004c 00380140 		.word	1073821696
ARM GAS  /tmp/cctBE1EP.s 			page 15


 498 0050 00440040 		.word	1073759232
 499 0054 00100240 		.word	1073876992
 500 0058 FFBFFFFF 		.word	-16385
 501 005c FFFFFDFF 		.word	-131073
 502              		.cfi_endproc
 503              	.LFE41:
 505              		.text
 506              	.Letext0:
 507              		.file 2 "/opt/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/machine/_default_types.h"
 508              		.file 3 "/opt/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/_stdint.h"
 509              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 510              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070x6.h"
 511              		.file 6 "/opt/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/lock.h"
 512              		.file 7 "/opt/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/_types.h"
 513              		.file 8 "/opt/gcc-arm-none-eabi-8-2018-q4-major/lib/gcc/arm-none-eabi/8.2.1/include/stddef.h"
 514              		.file 9 "/opt/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/reent.h"
 515              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 516              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 517              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 518              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 519              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 520              		.file 15 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 521              		.file 16 "<built-in>"
ARM GAS  /tmp/cctBE1EP.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_hal_msp.c
     /tmp/cctBE1EP.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cctBE1EP.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cctBE1EP.s:74     .text.HAL_MspInit:000000000000002c $d
     /tmp/cctBE1EP.s:79     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cctBE1EP.s:86     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cctBE1EP.s:150    .text.HAL_TIM_Base_MspInit:0000000000000038 $d
     /tmp/cctBE1EP.s:156    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cctBE1EP.s:163    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cctBE1EP.s:207    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/cctBE1EP.s:214    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cctBE1EP.s:221    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cctBE1EP.s:406    .text.HAL_UART_MspInit:00000000000000c4 $d
     /tmp/cctBE1EP.s:413    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cctBE1EP.s:420    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cctBE1EP.s:497    .text.HAL_UART_MspDeInit:000000000000004c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
