Analysis for QUEUE_SIZE = 3, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 12s -> 12s
Frequency: 100 MHz -> Implementation: 2m 35s -> 155s
Frequency: 100 MHz -> Power: 5.829 W
Frequency: 100 MHz -> CLB LUTs Used: 49
Frequency: 100 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 100 MHz -> CLB Registers Used: 50
Frequency: 100 MHz -> CLB Registers Util%: <0.01 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 7.240 ns
Frequency: 100 MHz -> Achieved Frequency: 362.319 MHz


Frequency: 150 MHz -> Synthesis: 6s -> 6s
Frequency: 150 MHz -> Implementation: 2m 5s -> 125s
Frequency: 150 MHz -> Power: 5.834 W
Frequency: 150 MHz -> CLB LUTs Used: 49
Frequency: 150 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 150 MHz -> CLB Registers Used: 50
Frequency: 150 MHz -> CLB Registers Util%: <0.01 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 4.143 ns
Frequency: 150 MHz -> Achieved Frequency: 396.249 MHz


Frequency: 200 MHz -> Synthesis: 7s -> 7s
Frequency: 200 MHz -> Implementation: 2m 6s -> 126s
Frequency: 200 MHz -> Power: 5.839 W
Frequency: 200 MHz -> CLB LUTs Used: 49
Frequency: 200 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 200 MHz -> CLB Registers Used: 50
Frequency: 200 MHz -> CLB Registers Util%: <0.01 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.883 ns
Frequency: 200 MHz -> Achieved Frequency: 472.367 MHz


Frequency: 250 MHz -> Synthesis: 7s -> 7s
Frequency: 250 MHz -> Implementation: 2m 9s -> 129s
Frequency: 250 MHz -> Power: 5.844 W
Frequency: 250 MHz -> CLB LUTs Used: 49
Frequency: 250 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 250 MHz -> CLB Registers Used: 50
Frequency: 250 MHz -> CLB Registers Util%: <0.01 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 2.122 ns
Frequency: 250 MHz -> Achieved Frequency: 532.481 MHz


Frequency: 300 MHz -> Synthesis: 8s -> 8s
Frequency: 300 MHz -> Implementation: 2m 9s -> 129s
Frequency: 300 MHz -> Power: 5.849 W
Frequency: 300 MHz -> CLB LUTs Used: 49
Frequency: 300 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 300 MHz -> CLB Registers Used: 50
Frequency: 300 MHz -> CLB Registers Util%: <0.01 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 1.421 ns
Frequency: 300 MHz -> Achieved Frequency: 522.921 MHz


Frequency: 350 MHz -> Synthesis: 7s -> 7s
Frequency: 350 MHz -> Implementation: 2m 7s -> 127s
Frequency: 350 MHz -> Power: 5.854 W
Frequency: 350 MHz -> CLB LUTs Used: 49
Frequency: 350 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 350 MHz -> CLB Registers Used: 50
Frequency: 350 MHz -> CLB Registers Util%: <0.01 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.941 ns
Frequency: 350 MHz -> Achieved Frequency: 521.882 MHz


Frequency: 400 MHz -> Synthesis: 8s -> 8s
Frequency: 400 MHz -> Implementation: 2m 12s -> 132s
Frequency: 400 MHz -> Power: 5.859 W
Frequency: 400 MHz -> CLB LUTs Used: 49
Frequency: 400 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 400 MHz -> CLB Registers Used: 50
Frequency: 400 MHz -> CLB Registers Util%: <0.01 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.683 ns
Frequency: 400 MHz -> Achieved Frequency: 550.358 MHz


Frequency: 450 MHz -> Synthesis: 7s -> 7s
Frequency: 450 MHz -> Implementation: 2m 10s -> 130s
Frequency: 450 MHz -> Power: 5.863 W
Frequency: 450 MHz -> CLB LUTs Used: 49
Frequency: 450 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 450 MHz -> CLB Registers Used: 50
Frequency: 450 MHz -> CLB Registers Util%: <0.01 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.548 ns
Frequency: 450 MHz -> Achieved Frequency: 597.292 MHz


Frequency: 500 MHz -> Synthesis: 8s -> 8s
Frequency: 500 MHz -> Implementation: 2m 12s -> 132s
Frequency: 500 MHz -> Power: 5.868 W
Frequency: 500 MHz -> CLB LUTs Used: 49
Frequency: 500 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 500 MHz -> CLB Registers Used: 50
Frequency: 500 MHz -> CLB Registers Util%: <0.01 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.350 ns
Frequency: 500 MHz -> Achieved Frequency: 606.061 MHz


Frequency: 550 MHz -> Synthesis: 8s -> 8s
Frequency: 550 MHz -> Implementation: 2m 24s -> 144s
Frequency: 550 MHz -> Power: 5.873 W
Frequency: 550 MHz -> CLB LUTs Used: 51
Frequency: 550 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 550 MHz -> CLB Registers Used: 50
Frequency: 550 MHz -> CLB Registers Util%: <0.01 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: 0.303 ns
Frequency: 550 MHz -> Achieved Frequency: 659.987 MHz


Frequency: 600 MHz -> Synthesis: 8s -> 8s
Frequency: 600 MHz -> Implementation: 2m 27s -> 147s
Frequency: 600 MHz -> Power: 5.879 W
Frequency: 600 MHz -> CLB LUTs Used: 51
Frequency: 600 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 600 MHz -> CLB Registers Used: 50
Frequency: 600 MHz -> CLB Registers Util%: <0.01 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: 0.174 ns
Frequency: 600 MHz -> Achieved Frequency: 669.942 MHz


Frequency: 650 MHz -> Synthesis: 8s -> 8s
Frequency: 650 MHz -> Implementation: 2m 24s -> 144s
Frequency: 650 MHz -> Power: 5.884 W
Frequency: 650 MHz -> CLB LUTs Used: 51
Frequency: 650 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 650 MHz -> CLB Registers Used: 50
Frequency: 650 MHz -> CLB Registers Util%: <0.01 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: 0.021 ns
Frequency: 650 MHz -> Achieved Frequency: 658.995 MHz


Frequency: 700 MHz -> Synthesis: 7s -> 7s
Frequency: 700 MHz -> Implementation: 2m 27s -> 147s
Frequency: 700 MHz -> Power: 5.888 W
Frequency: 700 MHz -> CLB LUTs Used: 51
Frequency: 700 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 700 MHz -> CLB Registers Used: 50
Frequency: 700 MHz -> CLB Registers Util%: <0.01 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: 0.015 ns
Frequency: 700 MHz -> Achieved Frequency: 707.428 MHz


Frequency: 750 MHz -> Synthesis: 9s -> 9s
Frequency: 750 MHz -> Implementation: 3m 37s -> 217s
Frequency: 750 MHz -> Power: 5.894 W
Frequency: 750 MHz -> CLB LUTs Used: 51
Frequency: 750 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 750 MHz -> CLB Registers Used: 50
Frequency: 750 MHz -> CLB Registers Util%: <0.01 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.127 ns
Frequency: 750 MHz -> Achieved Frequency: 684.775 MHz


Frequency: 800 MHz -> Synthesis: 9s -> 9s
Frequency: 800 MHz -> Implementation: 3m 28s -> 208s
Frequency: 800 MHz -> Power: 5.898 W
Frequency: 800 MHz -> CLB LUTs Used: 51
Frequency: 800 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 800 MHz -> CLB Registers Used: 52
Frequency: 800 MHz -> CLB Registers Util%: <0.01 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.264 ns
Frequency: 800 MHz -> Achieved Frequency: 660.502 MHz


