# Reading E:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do digital_clock_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying E:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/altera/13.0sp1/project/HW_14 {E:/altera/13.0sp1/project/HW_14/digital_clock.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module digital_clock
# -- Compiling module clock_divider
# -- Compiling module ring_counter_4_bit
# -- Compiling module negative_tri_state_buffer_N_bit
# -- Compiling module timer_00_59
# -- Compiling module fnd_driver
# 
# Top level modules:
# 	digital_clock
# 
vlog -reportprogress 300 -work work E:/altera/13.0sp1/project/HW_14/digital_clock_tb.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module digital_clock_tb
# 
# Top level modules:
# 	digital_clock_tb
vsim work.digital_clock_tb
# vsim work.digital_clock_tb 
# Error loading design
