<HTML>		<HEAD>		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">		<meta name="Copyright" content="Copyright 2001 Apple Computer, Inc. All Rights Reserved.">        <title>Electrical Design of the SO-DIMM </title>		</HEAD>	<BODY bgcolor="#ffffff"><!-- start of header --><!--#include virtual="/includes/framesetheader" --><!-- end of header --><a href="Mechanical__he_SO_DIMM_.html" target="content"><img src="../images/previous.gif" border="0"></a><a href="../A_References/index.html" target="_top"><img src="../images/next.gif" border="0"></a>&nbsp;<br><!-- apple_doc: pageHeadingStart --><a name = "TPXREF103"></a><h3><font face="Lucida Grande,Helvetica,Arial">Electrical Design of the SO-DIMM </font></h3><!-- apple_doc: pageHeadingEnd --><p>The SO-DIMM is required to be PC133 compliant. For informationabout the PC133 SDRAM specification, see the references at  <a sector="mod" href="../A_References/iRAM_Expansion_Modules.html" target="_top">"RAM Expansion Modules"</a>. </p><p>The electrical characteristics of the RAM SO-DIMM are givenin section 4.5.6 of the JEDEC Standard 21-C, release 7. To obtaina copy of the specification, see the references listed at  <a sector="mod" href="../A_References/iRAM_Expansion_Modules.html" target="_top">"RAM Expansion Modules"</a>. </p><p>The JEDEC and PC133 specifications define several attributesof the DIMM, including storage capacity and configuration, connectorpin assignments, and electrical loading. The specifications supportSO-DIMMs with either one or two banks of memory. </p><p>The JEDEC specification for the SO-DIMM defines a Serial PresenceDetect (SPD) feature that contains the attributes of the module.SO-DIMMs for use in Macintosh computers are required to have theSPD feature. Information about the required values to be storedin the presence detect EEPROM is in section 4.1.2.5 and Figure 4.5.6&#150;C(144 Pin SDRAM SO&#150;DIMM, PD INFORMATION) of the JEDEC standard21-C specification, release 7.</p><p>Capacitance of the data lines must be kept to a minimum. IndividualDRAM devices should have a pin capacitance of not more than 5 pFon each data pin. </p><dl><dd> <a href="#TPXREF104">"SDRAM Devices in the SO-DIMM"</a></dd><dd> <a href="#TPXREF105">"Configuration of RAM SO-DIMM"</a></dd><dd> <a href="#TPXREF106">"SO-DIMM Address Multiplexing"</a></dd></dl><br><a name = "TPXREF104"></a><h4><font face="Lucida Grande,Helvetica,Arial">SDRAM Devices in the SO-DIMM</font></h4><p>The SDRAM devices used in the RAM expansion modules must beself-refresh type devices for operation from a 3.3-V power supply.The speed of the SDRAM devices must be 100 MHz or greater. </p><p>The devices are programmed to operate with a CAS latency of3. At that CAS latency, the access time from the clock transitionmust be 6 ns or less. The burst length must be at least 4 and theminimum clock delay for back-to-back random column access cyclesmust be a latency of 1 clock cycle. </p><br><a name = "TPXREF105"></a><h4><font face="Lucida Grande,Helvetica,Arial">Configuration of RAM SO-DIMM </font></h4><p> <a href="#BBCIJDJA">Table 4-1</a> shows information about the different sizes of SDRAMdevices used in the SO-DIMM. The first two columns show the memorysize and configuration of the SO-DIMMs. The next two columns showthe number and configuration of the SDRAM devices making up thememory modules. </p><br><table border = "1"><a name = "BBCIJDJA"></a><p><b><font face="Geneva,Helvetica,Arial" size="2">Table4-1 Sizes of RAM expansion modules anddevices  </font></b></p><br><b><font face="Geneva,Helvetica,Arial" size="1"><tr><td scope="row">SO-DIMMsize</td><td>SO-DIMMconfiguration</td><td>Numberof devices</td><td>Deviceconfiguration</td><td>Number of banks</td></tr></b></font><tr><td scope="row">64 MB</td><td>8 M x 64</td><td>8 </td><td>8 M x 8</td><td>1</td></tr><tr><td scope="row">64 MB</td><td>8 M x 64</td><td>8 </td><td>4 M x 16</td><td>2</td></tr><tr><td scope="row">64 MB</td><td>8 M x 64</td><td>4 </td><td>8 M x 16</td><td>1</td></tr><tr><td scope="row">128 MB</td><td>16 M x 64</td><td>8 </td><td>16 M x 8</td><td>1</td></tr><tr><td scope="row">128 MB</td><td>16 M x 64</td><td>8 </td><td>8 M x 16</td><td>2</td></tr><tr><td scope="row">256 MB</td><td>16 M x 64</td><td>16</td><td>16 M x 8</td><td>2</td></tr><tr><td scope="row">256 MB</td><td>16 M x 64</td><td>16</td><td>8 M x 16</td><td>4</td></tr><tr><td scope="row">256 MB</td><td>32 M x 64</td><td>8</td><td>32 M x 8</td><td>1</td></tr><tr><td scope="row">256 MB</td><td>32 M x 64</td><td>8</td><td>16 M x 16</td><td>2</td></tr><tr><td scope="row">512 MB</td><td>64 M x 64</td><td>16</td><td>32 M x 8</td><td>2</td></tr></table><br><br><a name = "TPXREF106"></a><h4><font face="Lucida Grande,Helvetica,Arial">SO-DIMM Address Multiplexing</font></h4><p>Signals A[0] &#150; A[12] and BA[0] &#150; BA[1] on each SO-DIMMmake up a 15-bit multiplexed address bus that can support severaldifferent types of SDRAM devices.  <a href="#BBCIEAIH">Table 4-2</a> lists the types of devicesthat can be used in the SO-DIMM slot by size, configuration, andsizes of row, column, and bank addresses. </p><blockquote><b>Important</b><p>The SO-DIMM slot in the iMac computer supports onlythe types of SDRAM devices specified in  <a href="#BBCIEAIH">Table 4-2</a>. Other types of devices shouldnot be used. </p></blockquote><br><table border = "1"><a name = "BBCIEAIH"></a><p><b><font face="Geneva,Helvetica,Arial" size="2">Table4-2 Types of DRAM devices  </font></b></p><br><b><font face="Geneva,Helvetica,Arial" size="1"><tr><td scope="row">Devicesize</td><td> Deviceconfiguration</td><td>Size of rowaddress</td><td>Size of columnaddress</td></tr></b></font><tr><td scope="row">64 Mbits</td><td>2 M x 8 x 4</td><td>12</td><td>9</td></tr><tr><td scope="row">64 Mbits</td><td>1 M x 16 x 4</td><td>12</td><td>8</td></tr><tr><td scope="row">64 Mbits</td><td>512 K x 32 x 4</td><td>11</td><td>8</td></tr><tr><td scope="row">128 Mbits</td><td>4 M x 8 x 4</td><td>12</td><td>10</td></tr><tr><td scope="row">128 Mbits</td><td>2 M x 16 x 4</td><td>12</td><td>9</td></tr><tr><td scope="row">128 Mbits</td><td>1 M x 32 x 4</td><td>12</td><td>8</td></tr><tr><td scope="row">256 Mbits</td><td>8 M x 8 x 4</td><td>13</td><td>10</td></tr><tr><td scope="row">256 Mbits</td><td>4 M x 16 x 4</td><td>13</td><td>9</td></tr></table><br><p></p><br><a href="Mechanical__he_SO_DIMM_.html" target="content"><img src="../images/previous.gif" border="0"></a><a href="../A_References/index.html" target="_top"><img src="../images/next.gif" border="0"></a>&nbsp;<br><br><p><hr><font face="Geneva,Helvetica,Arial" size="2">&#169; 2002 Apple Computer, Inc. (Last Updated January 21, 2002)</font></p><!-- start of footer --><!--#include virtual="/includes/framesetfooter-front" --><!-- end of footer --></body></html>