Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug 20 00:43:48 2021
| Host         : OMEN running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_microscopio_methodology_drc_routed.rpt -pb top_microscopio_methodology_drc_routed.pb -rpx top_microscopio_methodology_drc_routed.rpx
| Design       : top_microscopio
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 128
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 41         |
| TIMING-18 | Warning  | Missing input or output delay              | 87         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_0__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_10, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_10__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_11, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_11__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_1__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_3__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_5__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_6__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#17 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_7, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#18 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_orig/ram_reg_1_7__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#19 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#20 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_0__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#21 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#22 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_10, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#23 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_10__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#24 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_11, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#25 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_11__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#26 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_1__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#27 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#28 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_2__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#29 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#30 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#31 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_4__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#32 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#33 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_5__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#34 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#35 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_6__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#36 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_7, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#37 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_7__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#38 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_8, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#39 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_8__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#40 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_9, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#41 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance m_top_ov7670/I_fb_proc/ram_reg_1_9__0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnc_resend relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btnl_oscop relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btnr_test relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on endstop1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on endstop2 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on endstop3 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ov7670_d[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ov7670_d[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ov7670_d[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ov7670_d[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ov7670_d[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ov7670_d[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ov7670_d[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on ov7670_d[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on ov7670_href relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on ov7670_pclk relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on ov7670_vsync relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on sw0_test_cmd relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on sw13_regs[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on sw13_regs[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on sw13_regs[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on sw57_rgbfilter[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on sw57_rgbfilter[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on sw57_rgbfilter[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on uart_rx relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on anode7seg[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on anode7seg[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on anode7seg[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on anode7seg[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on anode7seg[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on anode7seg[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on anode7seg[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on anode7seg[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on int1[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on int1[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on int1[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on int1[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on int2[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on int2[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on int2[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on int2[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on int3[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on int3[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on int3[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on int3[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on led_bram relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on led_dir relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on led_endstop1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on led_estado[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on led_estado[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on led_estado[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on ov7670_rst_n relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on ov7670_sioc relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on ov7670_siod relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on ov7670_xclk relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on s_e_ajuste relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on seg7[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on seg7[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on seg7[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on seg7[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on seg7[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on seg7[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on seg7[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on uart_tx_data relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on vga_blue[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on vga_blue[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on vga_blue[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on vga_blue[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on vga_green[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on vga_green[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on vga_green[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on vga_green[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on vga_hsync relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on vga_red[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on vga_red[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on vga_red[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on vga_red[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on vga_vsync relative to clock(s) sys_clk_pin
Related violations: <none>


