Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jun 21 17:32:51 2022
| Host         : Mateusz-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_acc_wrapper_timing_summary_routed.rpt -pb design_acc_wrapper_timing_summary_routed.pb -rpx design_acc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_acc_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.555        0.000                      0                13814        0.046        0.000                      0                13814        4.020        0.000                       0                  4800  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.555        0.000                      0                13814        0.046        0.000                      0                13814        4.020        0.000                       0                  4800  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[141][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 2.454ns (27.322%)  route 6.528ns (72.678%))
  Logic Levels:           8  (CARRY4=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.641     2.935    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y68         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/Q
                         net (fo=120, routed)         1.576     5.029    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[126][0]_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124     5.153 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75/O
                         net (fo=1, routed)           0.000     5.153    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75_n_0
    SLICE_X60Y59         MUXF7 (Prop_muxf7_I1_O)      0.245     5.398 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32/O
                         net (fo=1, routed)           0.000     5.398    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32_n_0
    SLICE_X60Y59         MUXF8 (Prop_muxf8_I0_O)      0.104     5.502 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11/O
                         net (fo=1, routed)           1.009     6.512    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.316     6.828 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3/O
                         net (fo=5, routed)           1.317     8.145    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.269 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][4]_i_2/O
                         net (fo=1, routed)           0.567     8.836    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[0]
    SLICE_X55Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.416 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.417    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.860 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1/O[3]
                         net (fo=256, routed)         2.057    11.917    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1_n_4
    SLICE_X45Y79         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[141][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.467    12.646    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/s00_axi_aclk
    SLICE_X45Y79         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[141][12]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)       -0.249    12.472    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[141][12]
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                         -11.917    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[127][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 2.454ns (27.692%)  route 6.408ns (72.308%))
  Logic Levels:           8  (CARRY4=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.641     2.935    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y68         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/Q
                         net (fo=120, routed)         1.576     5.029    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[126][0]_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124     5.153 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75/O
                         net (fo=1, routed)           0.000     5.153    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75_n_0
    SLICE_X60Y59         MUXF7 (Prop_muxf7_I1_O)      0.245     5.398 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32/O
                         net (fo=1, routed)           0.000     5.398    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32_n_0
    SLICE_X60Y59         MUXF8 (Prop_muxf8_I0_O)      0.104     5.502 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11/O
                         net (fo=1, routed)           1.009     6.512    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.316     6.828 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3/O
                         net (fo=5, routed)           1.317     8.145    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.269 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][4]_i_2/O
                         net (fo=1, routed)           0.567     8.836    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[0]
    SLICE_X55Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.416 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.417    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.860 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1/O[3]
                         net (fo=256, routed)         1.937    11.797    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1_n_4
    SLICE_X53Y77         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[127][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.452    12.631    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/s00_axi_aclk
    SLICE_X53Y77         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[127][12]/C
                         clock pessimism              0.129    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X53Y77         FDRE (Setup_fdre_C_D)       -0.240    12.366    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[127][12]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[137][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 2.474ns (27.865%)  route 6.404ns (72.135%))
  Logic Levels:           9  (CARRY4=4 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.641     2.935    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y68         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/Q
                         net (fo=120, routed)         1.576     5.029    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[126][0]_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124     5.153 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75/O
                         net (fo=1, routed)           0.000     5.153    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75_n_0
    SLICE_X60Y59         MUXF7 (Prop_muxf7_I1_O)      0.245     5.398 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32/O
                         net (fo=1, routed)           0.000     5.398    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32_n_0
    SLICE_X60Y59         MUXF8 (Prop_muxf8_I0_O)      0.104     5.502 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11/O
                         net (fo=1, routed)           1.009     6.512    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.316     6.828 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3/O
                         net (fo=5, routed)           1.317     8.145    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.269 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][4]_i_2/O
                         net (fo=1, routed)           0.567     8.836    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[0]
    SLICE_X55Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.416 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.417    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.645    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.880 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][15]_i_3/O[0]
                         net (fo=256, routed)         1.934    11.813    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][15]_i_3_n_7
    SLICE_X50Y78         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[137][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.454    12.633    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/s00_axi_aclk
    SLICE_X50Y78         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[137][13]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X50Y78         FDRE (Setup_fdre_C_D)       -0.220    12.388    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[137][13]
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[137][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 2.473ns (27.840%)  route 6.410ns (72.160%))
  Logic Levels:           8  (CARRY4=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.641     2.935    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y68         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/Q
                         net (fo=120, routed)         1.576     5.029    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[126][0]_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124     5.153 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75/O
                         net (fo=1, routed)           0.000     5.153    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75_n_0
    SLICE_X60Y59         MUXF7 (Prop_muxf7_I1_O)      0.245     5.398 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32/O
                         net (fo=1, routed)           0.000     5.398    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32_n_0
    SLICE_X60Y59         MUXF8 (Prop_muxf8_I0_O)      0.104     5.502 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11/O
                         net (fo=1, routed)           1.009     6.512    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.316     6.828 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3/O
                         net (fo=5, routed)           1.317     8.145    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.269 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][4]_i_2/O
                         net (fo=1, routed)           0.567     8.836    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[0]
    SLICE_X55Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.416 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.417    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.879 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1/O[1]
                         net (fo=256, routed)         1.939    11.818    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1_n_6
    SLICE_X50Y78         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[137][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.454    12.633    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/s00_axi_aclk
    SLICE_X50Y78         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[137][10]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X50Y78         FDRE (Setup_fdre_C_D)       -0.210    12.398    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[137][10]
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[159][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 2.587ns (28.937%)  route 6.353ns (71.063%))
  Logic Levels:           9  (CARRY4=4 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.641     2.935    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y68         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/Q
                         net (fo=120, routed)         1.576     5.029    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[126][0]_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124     5.153 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75/O
                         net (fo=1, routed)           0.000     5.153    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75_n_0
    SLICE_X60Y59         MUXF7 (Prop_muxf7_I1_O)      0.245     5.398 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32/O
                         net (fo=1, routed)           0.000     5.398    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32_n_0
    SLICE_X60Y59         MUXF8 (Prop_muxf8_I0_O)      0.104     5.502 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11/O
                         net (fo=1, routed)           1.009     6.512    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.316     6.828 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3/O
                         net (fo=5, routed)           1.317     8.145    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.269 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][4]_i_2/O
                         net (fo=1, routed)           0.567     8.836    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[0]
    SLICE_X55Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.416 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.417    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.645    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.993 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][15]_i_3/O[1]
                         net (fo=256, routed)         1.882    11.875    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][15]_i_3_n_6
    SLICE_X41Y76         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[159][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.464    12.643    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/s00_axi_aclk
    SLICE_X41Y76         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[159][14]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X41Y76         FDRE (Setup_fdre_C_D)       -0.260    12.458    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[159][14]
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[135][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 2.473ns (27.990%)  route 6.362ns (72.010%))
  Logic Levels:           8  (CARRY4=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.641     2.935    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y68         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/Q
                         net (fo=120, routed)         1.576     5.029    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[126][0]_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124     5.153 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75/O
                         net (fo=1, routed)           0.000     5.153    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75_n_0
    SLICE_X60Y59         MUXF7 (Prop_muxf7_I1_O)      0.245     5.398 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32/O
                         net (fo=1, routed)           0.000     5.398    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32_n_0
    SLICE_X60Y59         MUXF8 (Prop_muxf8_I0_O)      0.104     5.502 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11/O
                         net (fo=1, routed)           1.009     6.512    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.316     6.828 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3/O
                         net (fo=5, routed)           1.317     8.145    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.269 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][4]_i_2/O
                         net (fo=1, routed)           0.567     8.836    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[0]
    SLICE_X55Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.416 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.417    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.879 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1/O[1]
                         net (fo=256, routed)         1.892    11.770    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1_n_6
    SLICE_X51Y77         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[135][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.452    12.631    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/s00_axi_aclk
    SLICE_X51Y77         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[135][10]/C
                         clock pessimism              0.129    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X51Y77         FDRE (Setup_fdre_C_D)       -0.246    12.360    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[135][10]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[136][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 2.474ns (27.998%)  route 6.362ns (72.002%))
  Logic Levels:           9  (CARRY4=4 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.641     2.935    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y68         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/Q
                         net (fo=120, routed)         1.576     5.029    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[126][0]_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124     5.153 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75/O
                         net (fo=1, routed)           0.000     5.153    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75_n_0
    SLICE_X60Y59         MUXF7 (Prop_muxf7_I1_O)      0.245     5.398 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32/O
                         net (fo=1, routed)           0.000     5.398    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32_n_0
    SLICE_X60Y59         MUXF8 (Prop_muxf8_I0_O)      0.104     5.502 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11/O
                         net (fo=1, routed)           1.009     6.512    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.316     6.828 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3/O
                         net (fo=5, routed)           1.317     8.145    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.269 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][4]_i_2/O
                         net (fo=1, routed)           0.567     8.836    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[0]
    SLICE_X55Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.416 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.417    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.645    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.880 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][15]_i_3/O[0]
                         net (fo=256, routed)         1.892    11.771    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][15]_i_3_n_7
    SLICE_X53Y80         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[136][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.455    12.634    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/s00_axi_aclk
    SLICE_X53Y80         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[136][13]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X53Y80         FDRE (Setup_fdre_C_D)       -0.242    12.367    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[136][13]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[185][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 2.454ns (27.328%)  route 6.526ns (72.672%))
  Logic Levels:           8  (CARRY4=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.641     2.935    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y68         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/Q
                         net (fo=120, routed)         1.576     5.029    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[126][0]_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124     5.153 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75/O
                         net (fo=1, routed)           0.000     5.153    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75_n_0
    SLICE_X60Y59         MUXF7 (Prop_muxf7_I1_O)      0.245     5.398 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32/O
                         net (fo=1, routed)           0.000     5.398    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32_n_0
    SLICE_X60Y59         MUXF8 (Prop_muxf8_I0_O)      0.104     5.502 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11/O
                         net (fo=1, routed)           1.009     6.512    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.316     6.828 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3/O
                         net (fo=5, routed)           1.317     8.145    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.269 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][4]_i_2/O
                         net (fo=1, routed)           0.567     8.836    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[0]
    SLICE_X55Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.416 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.417    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.860 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1/O[3]
                         net (fo=256, routed)         2.055    11.915    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1_n_4
    SLICE_X34Y72         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[185][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.466    12.645    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/s00_axi_aclk
    SLICE_X34Y72         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[185][12]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X34Y72         FDRE (Setup_fdre_C_D)       -0.210    12.510    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[185][12]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -11.915    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[152][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 2.587ns (28.940%)  route 6.352ns (71.060%))
  Logic Levels:           9  (CARRY4=4 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.641     2.935    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y68         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/Q
                         net (fo=120, routed)         1.576     5.029    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[126][0]_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124     5.153 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75/O
                         net (fo=1, routed)           0.000     5.153    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75_n_0
    SLICE_X60Y59         MUXF7 (Prop_muxf7_I1_O)      0.245     5.398 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32/O
                         net (fo=1, routed)           0.000     5.398    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32_n_0
    SLICE_X60Y59         MUXF8 (Prop_muxf8_I0_O)      0.104     5.502 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11/O
                         net (fo=1, routed)           1.009     6.512    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.316     6.828 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3/O
                         net (fo=5, routed)           1.317     8.145    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.269 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][4]_i_2/O
                         net (fo=1, routed)           0.567     8.836    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[0]
    SLICE_X55Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.416 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.417    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.645    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.993 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][15]_i_3/O[1]
                         net (fo=256, routed)         1.882    11.874    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][15]_i_3_n_6
    SLICE_X43Y76         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[152][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.464    12.643    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/s00_axi_aclk
    SLICE_X43Y76         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[152][14]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)       -0.237    12.481    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[152][14]
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -11.874    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[147][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 2.587ns (28.869%)  route 6.374ns (71.131%))
  Logic Levels:           9  (CARRY4=4 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.641     2.935    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y68         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]_rep__3/Q
                         net (fo=120, routed)         1.576     5.029    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[126][0]_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124     5.153 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75/O
                         net (fo=1, routed)           0.000     5.153    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_75_n_0
    SLICE_X60Y59         MUXF7 (Prop_muxf7_I1_O)      0.245     5.398 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32/O
                         net (fo=1, routed)           0.000     5.398    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_32_n_0
    SLICE_X60Y59         MUXF8 (Prop_muxf8_I0_O)      0.104     5.502 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11/O
                         net (fo=1, routed)           1.009     6.512    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][0]_i_11_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.316     6.828 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3/O
                         net (fo=5, routed)           1.317     8.145    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][0]_i_3_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.269 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[1][4]_i_2/O
                         net (fo=1, routed)           0.567     8.836    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins[0]
    SLICE_X55Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.416 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.417    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][8]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.645    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][12]_i_1_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.993 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][15]_i_3/O[1]
                         net (fo=256, routed)         1.903    11.896    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[1][15]_i_3_n_6
    SLICE_X42Y75         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[147][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        1.462    12.641    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/s00_axi_aclk
    SLICE_X42Y75         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[147][14]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X42Y75         FDRE (Setup_fdre_C_D)       -0.210    12.506    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[147][14]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                  0.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.577     0.913    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.103     1.157    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X30Y96         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.844     1.210    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.575     0.911    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.105     1.156    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y90         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.843     1.209    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.254ns (46.046%)  route 0.298ns (53.954%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.557     0.893    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X36Y98         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.108     1.165    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X36Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.210 f  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.189     1.399    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X34Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.444 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.444    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[0]_i_1_n_0
    SLICE_X34Y100        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.912     1.278    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X34Y100        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.121     1.364    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.189ns (33.612%)  route 0.373ns (66.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.576     0.912    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y95         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.373     1.426    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X26Y102        LUT3 (Prop_lut3_I1_O)        0.048     1.474 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.474    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1_n_0
    SLICE_X26Y102        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.930     1.296    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y102        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y102        FDRE (Hold_fdre_C_D)         0.131     1.392    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.256%)  route 0.373ns (66.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.576     0.912    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y95         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.373     1.426    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X26Y102        LUT3 (Prop_lut3_I1_O)        0.045     1.471 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.471    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1_n_0
    SLICE_X26Y102        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.930     1.296    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y102        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y102        FDRE (Hold_fdre_C_D)         0.121     1.382    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.659     0.995    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.154     1.290    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y100        SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.931     1.297    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.194    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.577     0.913    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y97         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.154     1.208    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y97         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.845     1.211    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.112    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.162%)  route 0.171ns (54.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.575     0.911    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.171     1.223    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y90         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.842     1.208    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.672%)  route 0.161ns (53.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.577     0.913    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y97         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.161     1.215    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X30Y95         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.844     1.210    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.797%)  route 0.167ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.576     0.912    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.167     1.219    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X30Y94         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4800, routed)        0.844     1.210    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y99    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y90    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y91    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y90    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y98    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y98    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y99    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X56Y67    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[119][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X56Y67    design_acc_i/histogram_ip_0/inst/histogram_ip_v1_0_S00_AXI_inst/histogram_rtl_inst/hist_bins_reg[119][10]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y98    design_acc_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   design_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK



