# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do SampleMischerTest_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Sciebo/THK/DTS/Drum_maschine/CodecTest/sampleMixer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity sampleMixer
# -- Compiling architecture arch of sampleMixer
# 
# vcom -93 -work work {C:/Sciebo/THK/DTS/Drum_maschine/SampleMischerTest/simulation/modelsim/sampleMixerTB.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sampleMixerTB
# -- Compiling architecture sampleMixerTB_arch of sampleMixerTB
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sampleMixerTB
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps sampleMixerTB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.samplemixertb(samplemixertb_arch)
# Loading work.samplemixer(arch)
# ** Warning: (vsim-8683) Uninitialized out port /samplemixertb/DUT/aud_out(23 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
