# Concat Verilog Sources of Whole Chip

- `caravel_chip.0928.v`: Initial version
- `caravel_chip.0929.v`: remove the `initial` define of registers in module `mgmt_core` and `config_ctrl`
- `caravel_chip.cache.1004.v`: Modified version with Cache RISCV core
- `caravel_chip.1004.v`: Modified version with original RISCV core
- `caravel_chip.1005.v`: Remove GPIO configuration logics and fix some latch issues
