
---------- Begin Simulation Statistics ----------
final_tick                               2542175390500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230317                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   230315                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.22                       # Real time elapsed on the host
host_tick_rate                              667799218                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195734                       # Number of instructions simulated
sim_ops                                       4195734                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012166                       # Number of seconds simulated
sim_ticks                                 12165545500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.573165                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  373643                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               802271                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2753                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115758                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            867539                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              44943                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          284825                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           239882                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1074391                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71590                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31867                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195734                       # Number of instructions committed
system.cpu.committedOps                       4195734                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.795849                       # CPI: cycles per instruction
system.cpu.discardedOps                        298046                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619398                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1477739                       # DTB hits
system.cpu.dtb.data_misses                       8739                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417601                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       873768                       # DTB read hits
system.cpu.dtb.read_misses                       7800                       # DTB read misses
system.cpu.dtb.write_accesses                  201797                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603971                       # DTB write hits
system.cpu.dtb.write_misses                       939                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18149                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3671508                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1161260                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687178                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17089889                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172537                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1003633                       # ITB accesses
system.cpu.itb.fetch_acv                          772                       # ITB acv
system.cpu.itb.fetch_hits                      996158                       # ITB hits
system.cpu.itb.fetch_misses                      7475                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11227249000     92.26%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9481500      0.08%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19292500      0.16%     92.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               913762000      7.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12169785000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8165594000     67.10%     67.10% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4004191000     32.90%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24317841                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85385      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541382     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839225     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592467     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195734                       # Class of committed instruction
system.cpu.quiesceCycles                        13250                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7227952                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318353                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22682454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22682454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22682454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22682454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116320.276923                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116320.276923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116320.276923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116320.276923                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12918482                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12918482                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12918482                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12918482                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66248.625641                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66248.625641                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66248.625641                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66248.625641                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22332957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22332957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116317.484375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116317.484375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12718985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12718985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66244.713542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66244.713542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.284542                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539676922000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.284542                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205284                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205284                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130933                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34907                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88862                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34583                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28965                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28965                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89452                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41377                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11408064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11408064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6724224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6724665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18143993                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160209                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002734                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052216                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159771     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160209                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836333531                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                5500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378365250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474369750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5720896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4501440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10222336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5720896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5720896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34907                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34907                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470253964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370015467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840269431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470253964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470253964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183637306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183637306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183637306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470253964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370015467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023906737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000208916750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7473                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7473                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414293                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114083                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159724                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123550                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159724                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123550                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10475                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2078                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5778                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2043298750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4841717500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13690.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32440.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105680                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81993                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159724                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123550                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.670112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.326508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.172808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35135     42.32%     42.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24687     29.74%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10256     12.35%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4606      5.55%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2466      2.97%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1452      1.75%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          962      1.16%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          616      0.74%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2839      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83019                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.971096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.376580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.677581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1355     18.13%     18.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5622     75.23%     93.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           314      4.20%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            84      1.12%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35      0.47%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.21%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7473                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.752408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6637     88.81%     88.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               91      1.22%     90.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              505      6.76%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              182      2.44%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.74%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7473                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9551936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  670400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7772800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10222336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7907200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12165540500                       # Total gap between requests
system.mem_ctrls.avgGap                      42946.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5083392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7772800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417851546.402091085911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367311437.041602492332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638919150.809965729713                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89389                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123550                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2582767250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2258950250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298295760250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28893.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32117.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414372.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318629640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169340490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569265060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314009100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5324414460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187852320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7843578750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.737118                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    435416000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11324009500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274176000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145716615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496372800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319959900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5241037710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        258064320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7695395025                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.556512                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    617764000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11141661500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12158345500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1704482                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1704482                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1704482                       # number of overall hits
system.cpu.icache.overall_hits::total         1704482                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89453                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89453                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89453                       # number of overall misses
system.cpu.icache.overall_misses::total         89453                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5509178000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5509178000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5509178000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5509178000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1793935                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1793935                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1793935                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1793935                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049864                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049864                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049864                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049864                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61587.403441                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61587.403441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61587.403441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61587.403441                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88862                       # number of writebacks
system.cpu.icache.writebacks::total             88862                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89453                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89453                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89453                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89453                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5419726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5419726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5419726000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5419726000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049864                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049864                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049864                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049864                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60587.414620                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60587.414620                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60587.414620                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60587.414620                       # average overall mshr miss latency
system.cpu.icache.replacements                  88862                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1704482                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1704482                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89453                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89453                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5509178000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5509178000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1793935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1793935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049864                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049864                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61587.403441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61587.403441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89453                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89453                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5419726000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5419726000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049864                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049864                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60587.414620                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60587.414620                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.842755                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1760080                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88940                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.789521                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.842755                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3677322                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3677322                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1334691                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1334691                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1334691                       # number of overall hits
system.cpu.dcache.overall_hits::total         1334691                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106106                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106106                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106106                       # number of overall misses
system.cpu.dcache.overall_misses::total        106106                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6799729500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6799729500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6799729500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6799729500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1440797                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1440797                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1440797                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1440797                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073644                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073644                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073644                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073644                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64084.307202                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64084.307202                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64084.307202                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64084.307202                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34731                       # number of writebacks
system.cpu.dcache.writebacks::total             34731                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36635                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69471                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69471                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4421612000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4421612000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4421612000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4421612000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048217                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048217                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048217                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048217                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63646.874235                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63646.874235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63646.874235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63646.874235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69311                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       803881                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          803881                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49686                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49686                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3324012500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3324012500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       853567                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       853567                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058210                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058210                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66900.384414                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66900.384414                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9193                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9193                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2700465500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2700465500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66689.687106                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66689.687106                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56420                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56420                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3475717000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3475717000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587230                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587230                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61604.342432                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61604.342432                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721146500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721146500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049347                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049347                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59394.937539                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59394.937539                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10303                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10303                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63785500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63785500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078938                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078938                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72237.259343                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72237.259343                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62902500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62902500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078938                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078938                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71237.259343                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71237.259343                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542175390500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.289517                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1396031                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69311                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.141550                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.289517                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978798                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978798                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2996541                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2996541                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551981597500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 658320                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745856                       # Number of bytes of host memory used
host_op_rate                                   658312                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.71                       # Real time elapsed on the host
host_tick_rate                              641701469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7705931                       # Number of instructions simulated
sim_ops                                       7705931                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007512                       # Number of seconds simulated
sim_ticks                                  7511506000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             38.006237                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  178418                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               469444                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12353                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             65619                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            468902                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              24134                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          185752                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           161618                       # Number of indirect misses.
system.cpu.branchPred.lookups                  634004                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   79882                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19338                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2770764                       # Number of instructions committed
system.cpu.committedOps                       2770764                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.369600                       # CPI: cycles per instruction
system.cpu.discardedOps                        252647                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   348398                       # DTB accesses
system.cpu.dtb.data_acv                            36                       # DTB access violations
system.cpu.dtb.data_hits                       870720                       # DTB hits
system.cpu.dtb.data_misses                       2112                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   233061                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       540702                       # DTB read hits
system.cpu.dtb.read_misses                       1683                       # DTB read misses
system.cpu.dtb.write_accesses                  115337                       # DTB write accesses
system.cpu.dtb.write_acv                           22                       # DTB write access violations
system.cpu.dtb.write_hits                      330018                       # DTB write hits
system.cpu.dtb.write_misses                       429                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              205014                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2359188                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            701411                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           378205                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10410608                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.186234                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  581398                       # ITB accesses
system.cpu.itb.fetch_acv                          298                       # ITB acv
system.cpu.itb.fetch_hits                      579545                       # ITB hits
system.cpu.itb.fetch_misses                      1853                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   180      3.43%      3.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.19%      3.62% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4340     82.62%     86.24% # number of callpals executed
system.cpu.kern.callpal::rdps                     192      3.66%     89.89% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.91% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.93% # number of callpals executed
system.cpu.kern.callpal::rti                      298      5.67%     95.60% # number of callpals executed
system.cpu.kern.callpal::callsys                   58      1.10%     96.71% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.20%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5253                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7200                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1819     38.81%     38.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      42      0.90%     39.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2818     60.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4687                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1816     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       42      1.14%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.67% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1817     49.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3683                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5060336500     67.34%     67.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                73740500      0.98%     68.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8281500      0.11%     68.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2371899000     31.57%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7514257500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998351                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.644784                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.785790                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 253                      
system.cpu.kern.mode_good::user                   253                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               478                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 253                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.529289                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.692202                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6047011500     80.47%     80.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1467246000     19.53%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      180                       # number of times the context was actually changed
system.cpu.numCycles                         14877895                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              107262      3.87%      3.87% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1686206     60.86%     64.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4448      0.16%     64.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.09%     66.98% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.21%     68.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 466683     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                293414     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.27%     97.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.26%     98.59% # Class of committed instruction
system.cpu.op_class_0::IprAccess                39098      1.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2770764                       # Class of committed instruction
system.cpu.quiesceCycles                       145117                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4467287                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          176                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230141                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2975509628                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2975509628                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2975509628                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2975509628                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117991.499247                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117991.499247                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117991.499247                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117991.499247                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           109                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    54.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1713185104                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1713185104                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1713185104                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1713185104                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67935.010865                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67935.010865                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67935.010865                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67935.010865                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7629968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7629968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115605.575758                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115605.575758                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4329968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4329968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65605.575758                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65605.575758                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2967879660                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2967879660                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117997.760019                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117997.760019                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1708855136                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1708855136                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67941.123410                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67941.123410                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 733                       # Transaction distribution
system.membus.trans_dist::ReadResp              80298                       # Transaction distribution
system.membus.trans_dist::WriteReq                732                       # Transaction distribution
system.membus.trans_dist::WriteResp               732                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38769                       # Transaction distribution
system.membus.trans_dist::WritebackClean        67032                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9199                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10288                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10288                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          67033                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12532                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       201085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       201085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 322721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8579328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8579328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2618                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2327744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2330362                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12519418                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               79                       # Total snoops (count)
system.membus.snoopTraffic                       5056                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116482                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001477                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038399                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  116310     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     172      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116482                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2523000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           663741003                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          125170750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          356388500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4289280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1456256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5745536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4289280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4289280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2481216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2481216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           67020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38769                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38769                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         571027967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         193870044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             764898011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    571027967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        571027967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      330322042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            330322042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      330322042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        571027967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        193870044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1095220053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000595056250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6442                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6442                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              248098                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98997                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89774                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105734                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89774                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105734                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3561                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   890                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5117                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1324884500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  431065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2941378250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15367.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34117.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       124                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61932                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73687                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89774                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105734                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    485                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.558606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.471485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.645361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22304     40.23%     40.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16717     30.15%     70.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7045     12.71%     83.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3210      5.79%     88.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1732      3.12%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          934      1.68%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          610      1.10%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          435      0.78%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2451      4.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55438                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.383732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.628183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.918830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1574     24.43%     24.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              47      0.73%     25.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            121      1.88%     27.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           635      9.86%     36.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3374     52.38%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           437      6.78%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           122      1.89%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            58      0.90%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            30      0.47%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            17      0.26%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             8      0.12%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             7      0.11%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             5      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             3      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6442                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.275846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.252115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.094851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5907     91.70%     91.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           462      7.17%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            48      0.75%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            16      0.25%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6442                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5517632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  227904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6710336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5745536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6766976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       734.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       893.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    764.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    900.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7511506000                       # Total gap between requests
system.mem_ctrls.avgGap                      38420.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4067840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1449792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6710336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 541547860.042979359627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 193009497.695934742689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 893340962.518035650253                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        67020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105734                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2137084500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    804293750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 188664865000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31887.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35347.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1784334.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            218912400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            116331930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           328811280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          285826320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     592512960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3048199260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        317855520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4908449670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.457465                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    799504500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    250640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6462252000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            177022020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             94062870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           286842360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          261568980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     592512960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3131501340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        247514880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4791025410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.824880                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    615897250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    250640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6645360250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  799                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 799                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25884                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25884                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53366                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          866                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2618                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612874                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               213500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2198000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131387628                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.7                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1477000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              723500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               60000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9729407000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1014170                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1014170                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1014170                       # number of overall hits
system.cpu.icache.overall_hits::total         1014170                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67033                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67033                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67033                       # number of overall misses
system.cpu.icache.overall_misses::total         67033                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4391394000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4391394000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4391394000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4391394000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1081203                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1081203                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1081203                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1081203                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061999                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061999                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061999                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061999                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65510.927454                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65510.927454                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65510.927454                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65510.927454                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67032                       # number of writebacks
system.cpu.icache.writebacks::total             67032                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        67033                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67033                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        67033                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67033                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4324361000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4324361000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4324361000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4324361000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061999                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061999                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061999                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061999                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64510.927454                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64510.927454                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64510.927454                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64510.927454                       # average overall mshr miss latency
system.cpu.icache.replacements                  67032                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1014170                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1014170                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67033                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67033                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4391394000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4391394000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1081203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1081203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061999                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061999                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65510.927454                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65510.927454                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        67033                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67033                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4324361000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4324361000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061999                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061999                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64510.927454                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64510.927454                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998497                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1126496                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67032                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.805347                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998497                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2229439                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2229439                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       807166                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           807166                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       807166                       # number of overall hits
system.cpu.dcache.overall_hits::total          807166                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33570                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33570                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33570                       # number of overall misses
system.cpu.dcache.overall_misses::total         33570                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2220039000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2220039000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2220039000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2220039000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       840736                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       840736                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       840736                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       840736                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039929                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039929                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039929                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039929                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66131.635389                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66131.635389                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66131.635389                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66131.635389                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13617                       # number of writebacks
system.cpu.dcache.writebacks::total             13617                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11223                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11223                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22347                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22347                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1495952500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1495952500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1495952500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1495952500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    139187000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    139187000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026580                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026580                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026580                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026580                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66941.983264                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66941.983264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66941.983264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66941.983264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 95008.191126                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 95008.191126                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22750                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       507518                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          507518                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13888                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13888                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1004449500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1004449500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       521406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       521406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72324.992800                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72324.992800                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12055                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12055                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          733                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          733                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    877128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    877128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    139187000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    139187000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72760.514309                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72760.514309                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189886.766712                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189886.766712                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19682                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19682                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1215589500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1215589500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       319330                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       319330                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061635                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061635                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61761.482573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61761.482573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9390                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9390                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10292                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10292                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          732                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          732                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    618824500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    618824500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032230                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032230                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60126.748931                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60126.748931                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6581                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6581                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          420                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          420                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     33285500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33285500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059991                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059991                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79251.190476                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79251.190476                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          419                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          419                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32848000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32848000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059849                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059849                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78396.181384                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78396.181384                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6869                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6869                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6869                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6869                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9806207000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.882742                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              812458                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22754                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.706162                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.882742                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999885                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999885                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1731966                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1731966                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3200628433000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 451221                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754048                       # Number of bytes of host memory used
host_op_rate                                   451221                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1764.69                       # Real time elapsed on the host
host_tick_rate                              367570868                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   796262481                       # Number of instructions simulated
sim_ops                                     796262481                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.648647                       # Number of seconds simulated
sim_ticks                                648646835500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.343984                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19350772                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             22673856                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2285                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4286483                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          22427278                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             794128                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1878873                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1084745                       # Number of indirect misses.
system.cpu.branchPred.lookups                32323764                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3949714                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       328751                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   788556550                       # Number of instructions committed
system.cpu.committedOps                     788556550                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.644352                       # CPI: cycles per instruction
system.cpu.discardedOps                      11821787                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                176042075                       # DTB accesses
system.cpu.dtb.data_acv                            10                       # DTB access violations
system.cpu.dtb.data_hits                    177595481                       # DTB hits
system.cpu.dtb.data_misses                       4849                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                126089493                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    126798499                       # DTB read hits
system.cpu.dtb.read_misses                       4150                       # DTB read misses
system.cpu.dtb.write_accesses                49952582                       # DTB write accesses
system.cpu.dtb.write_acv                            8                       # DTB write access violations
system.cpu.dtb.write_hits                    50796982                       # DTB write hits
system.cpu.dtb.write_misses                       699                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              521437                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          596057667                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         134770402                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         52566126                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       611447860                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.608142                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               115998928                       # ITB accesses
system.cpu.itb.fetch_acv                          171                       # ITB acv
system.cpu.itb.fetch_hits                   115968346                       # ITB hits
system.cpu.itb.fetch_misses                     30582                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    68      0.40%      0.40% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.01%      0.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13998     82.31%     82.72% # number of callpals executed
system.cpu.kern.callpal::rdps                    1468      8.63%     91.35% # number of callpals executed
system.cpu.kern.callpal::rti                     1238      7.28%     98.63% # number of callpals executed
system.cpu.kern.callpal::callsys                   24      0.14%     98.77% # number of callpals executed
system.cpu.kern.callpal::rdunique                 209      1.23%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  17006                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      49362                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4440     27.90%     27.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.09%     27.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     664      4.17%     32.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10796     67.84%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15915                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4401     46.42%     46.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      664      7.00%     53.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4401     46.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9481                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             636716897500     98.22%     98.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                29458500      0.00%     98.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               904986500      0.14%     98.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10578402000      1.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         648229744500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.991216                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.407651                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.595727                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1173                      
system.cpu.kern.mode_good::user                  1172                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              1304                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1172                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.899540                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.946731                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20724805000      3.20%      3.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         627464584500     96.80%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             40252000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       68                       # number of times the context was actually changed
system.cpu.numCycles                       1296664575                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            49659459      6.30%      6.30% # Class of committed instruction
system.cpu.op_class_0::IntAlu               558250492     70.79%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5328592      0.68%     77.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                517164      0.07%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::MemRead              123833420     15.70%     93.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite              50692032      6.43%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12589      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             9274      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               253176      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                788556550                       # Class of committed instruction
system.cpu.quiesceCycles                       629096                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       685216715                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7905                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5577712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11155384                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2037908987                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2037908987                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2037908987                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2037908987                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118105.417966                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118105.417966                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118105.417966                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118105.417966                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           234                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    58.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1174204928                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1174204928                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1174204928                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1174204928                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68050.126224                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68050.126224                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68050.126224                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68050.126224                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4884485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4884485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 125243.205128                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 125243.205128                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2934485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2934485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 75243.205128                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 75243.205128                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2033024502                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2033024502                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118089.248490                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118089.248490                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1171270443                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1171270443                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68033.831494                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68033.831494                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5423557                       # Transaction distribution
system.membus.trans_dist::WriteReq               1214                       # Transaction distribution
system.membus.trans_dist::WriteResp              1214                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       230119                       # Transaction distribution
system.membus.trans_dist::WritebackClean      5139820                       # Transaction distribution
system.membus.trans_dist::CleanEvict           207731                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            137342                       # Transaction distribution
system.membus.trans_dist::ReadExResp           137342                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        5139821                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        283293                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     15413051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     15413051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1261789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1265109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16712672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    657486720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    657486720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6737                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     40543872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     40550609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               699139281                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6447                       # Total snoops (count)
system.membus.snoopTraffic                     412608                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5579335                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001417                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037614                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5571430     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7905      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5579335                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3468500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         33073680206                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             211485                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2276772250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        27137946000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      328538240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26918080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          355456448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    328538240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     328538240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14727616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14727616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         5133410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          420595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5554007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       230119                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             230119                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         506497869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41498823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             547996889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    506497869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        506497869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22705138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22705138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22705138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        506497869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41498823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            570702027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5324799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4973307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    417988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000628736500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328929                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328929                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15940777                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4999857                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5554008                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5362220                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5554008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5362220                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 162711                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 37421                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            883415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            195737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            156509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            123809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            539035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            224312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            281625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            214687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            300916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            101980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           232435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           310724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           390709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           423161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           255093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           757150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            862040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            189193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            163044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            112030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            542774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            218960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            290504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            212815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            333049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             95231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           219768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           307517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           362122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           419714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           245637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           750399                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  57312152250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26956485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            158398971000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10630.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29380.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        38                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4576115                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4322477                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5554008                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5362220                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5215543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  169981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 317021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 329392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 331053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 329386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 329228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 331827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 329189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 329362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 329663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 329845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 329431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 329083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 329144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 329039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 329007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    103                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1817505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    377.346554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.334200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.672812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       438487     24.13%     24.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       421609     23.20%     47.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       246421     13.56%     60.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       162138      8.92%     69.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       113573      6.25%     76.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        92138      5.07%     81.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        62557      3.44%     84.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47551      2.62%     87.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       233031     12.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1817505                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       328929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.390449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.109299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.184515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2460      0.75%      0.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          28746      8.74%      9.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        293622     89.27%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2894      0.88%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           595      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           246      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           107      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            73      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            39      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            37      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            22      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            34      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328929                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.188287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.176741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.644122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        302396     91.93%     91.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         24925      7.58%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1557      0.47%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            38      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328929                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              345043008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10413504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               340787008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               355456512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            343182080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       531.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       525.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    548.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    529.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  648646839000                       # Total gap between requests
system.mem_ctrls.avgGap                      59420.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    318291648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26751232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    340787008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 490700995.642180979252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41241597.948102526367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 197.333884934986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 525381439.250080168247                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      5133411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       420595                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5362220                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 143505409750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14893199750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       361500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15767949860000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27955.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35409.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    180750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2940563.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6373985100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3387857220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19793279520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14268541140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51203814480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     233321345580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      52599252000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       380948075040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.296591                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 134461648500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21659820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 492525367000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6602979180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3509574255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18700581060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13526899200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51203814480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     229703211300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      55646101920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       378893161395                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.128590                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 142566305500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21659820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 484420710000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18430                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18430                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1418                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3318                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5672                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6737                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108873                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1743000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2104000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89911987                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              693000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1015000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969881.024096                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    131799.657432                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       225000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    648324835000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    112177332                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        112177332                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    112177332                       # number of overall hits
system.cpu.icache.overall_hits::total       112177332                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      5139820                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5139820                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      5139820                       # number of overall misses
system.cpu.icache.overall_misses::total       5139820                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 319825972000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 319825972000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 319825972000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 319825972000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    117317152                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    117317152                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    117317152                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    117317152                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.043811                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043811                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.043811                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043811                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62225.130841                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62225.130841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62225.130841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62225.130841                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      5139820                       # number of writebacks
system.cpu.icache.writebacks::total           5139820                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      5139820                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5139820                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      5139820                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5139820                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 314686152000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 314686152000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 314686152000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 314686152000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.043811                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043811                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.043811                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043811                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61225.130841                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61225.130841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61225.130841                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61225.130841                       # average overall mshr miss latency
system.cpu.icache.replacements                5139820                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    112177332                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       112177332                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      5139820                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5139820                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 319825972000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 319825972000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    117317152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    117317152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.043811                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043811                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62225.130841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62225.130841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      5139820                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5139820                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 314686152000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 314686152000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.043811                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043811                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61225.130841                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61225.130841                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           117325255                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5140332                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.824451                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         239774124                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        239774124                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    171877304                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        171877304                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    171877304                       # number of overall hits
system.cpu.dcache.overall_hits::total       171877304                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       563713                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         563713                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       563713                       # number of overall misses
system.cpu.dcache.overall_misses::total        563713                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37719516500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37719516500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37719516500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37719516500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    172441017                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    172441017                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    172441017                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    172441017                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003269                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003269                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003269                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003269                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66912.624864                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66912.624864                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66912.624864                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66912.624864                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       212903                       # number of writebacks
system.cpu.dcache.writebacks::total            212903                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       144632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       144632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       144632                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       144632                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       419081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       419081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       419081                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       419081                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1659                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1659                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28169450500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28169450500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28169450500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28169450500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87640000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87640000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002430                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002430                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67217.197869                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67217.197869                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67217.197869                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67217.197869                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 52827.004219                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 52827.004219                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 420595                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    121439865                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       121439865                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       317318                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        317318                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21972206500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21972206500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    121757183                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    121757183                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69243.492333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69243.492333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35578                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35578                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       281740                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       281740                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19309692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19309692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87640000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87640000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002314                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002314                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68537.275502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68537.275502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196943.820225                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196943.820225                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     50437439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       50437439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       246395                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       246395                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15747310000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15747310000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     50683834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     50683834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004861                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004861                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63910.834230                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63910.834230                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       109054                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       109054                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       137341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       137341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1214                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1214                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8859758500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8859758500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002710                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002710                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64509.203370                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64509.203370                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10798                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10798                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1520                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1520                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    112944000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    112944000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.123397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.123397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74305.263158                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74305.263158                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1519                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1519                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    111363500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    111363500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.123315                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.123315                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73313.693219                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73313.693219                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12296                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12296                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12296                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12296                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 648646835500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           172383384                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            421619                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            408.860568                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          795                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         345351857                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        345351857                       # Number of data accesses

---------- End Simulation Statistics   ----------
