
placaAdicionalChopper.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001c  00800100  000014f8  0000158c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000014f8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003f  0080011c  0080011c  000015a8  2**0
                  ALLOC
  3 .comment      00000011  00000000  00000000  000015a8  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000048  00000000  00000000  000015b9  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 000014c3  00000000  00000000  00001601  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000028f8  00000000  00000000  00002ac4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000004d5  00000000  00000000  000053bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001d7d  00000000  00000000  00005891  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000c14  00000000  00000000  00007610  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000247c  00000000  00000000  00008224  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b9b  00000000  00000000  0000a6a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000030  00000000  00000000  0000b23b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__vector_11>
      30:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__vector_12>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__vector_21>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e8 ef       	ldi	r30, 0xF8	; 248
      7c:	f4 e1       	ldi	r31, 0x14	; 20
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	ac 31       	cpi	r26, 0x1C	; 28
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	21 e0       	ldi	r18, 0x01	; 1
      8c:	ac e1       	ldi	r26, 0x1C	; 28
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	ab 35       	cpi	r26, 0x5B	; 91
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 d1 09 	call	0x13a2	; 0x13a2 <main>
      9e:	0c 94 7a 0a 	jmp	0x14f4	; 0x14f4 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <seta_dc>:
uint8 maxTemp = 70;
uint8 voltage = 36;
uint8 minVotage = 30;

void seta_dc(uint8 d_cycle)		//função para definição do Duty Cicle do PWM
{
      a6:	cf 93       	push	r28
      a8:	c8 2f       	mov	r28, r24
	dcReq = d_cycle;
      aa:	80 93 1c 01 	sts	0x011C, r24
	if(dcReq < minDC)				// Comparação com o valor mínimo de Duty Cicle
      ae:	80 91 08 01 	lds	r24, 0x0108
      b2:	c8 17       	cp	r28, r24
      b4:	18 f4       	brcc	.+6      	; 0xbc <seta_dc+0x16>
		dc = 0;
      b6:	10 92 1d 01 	sts	0x011D, r1
      ba:	1a c0       	rjmp	.+52     	; 0xf0 <seta_dc+0x4a>
	else{
		if(dcReq > maxDC)			//Comparação com o valor máximo de Duty Cicle
      bc:	80 91 07 01 	lds	r24, 0x0107
      c0:	8c 17       	cp	r24, r28
      c2:	20 f4       	brcc	.+8      	; 0xcc <seta_dc+0x26>
			dc = 100;
      c4:	84 e6       	ldi	r24, 0x64	; 100
      c6:	80 93 1d 01 	sts	0x011D, r24
      ca:	12 c0       	rjmp	.+36     	; 0xf0 <seta_dc+0x4a>
		else{
			dc = dcReq;
      cc:	c0 93 1d 01 	sts	0x011D, r28
			timer1SetCompareBValue((dc * (timer1GetCompareAValue()))/100);		//seta o valor do comparador B para gerar o DC requerido
      d0:	0e 94 b4 06 	call	0xd68	; 0xd68 <timer1GetCompareAValue>
      d4:	9c 01       	movw	r18, r24
      d6:	c2 9f       	mul	r28, r18
      d8:	c0 01       	movw	r24, r0
      da:	c3 9f       	mul	r28, r19
      dc:	90 0d       	add	r25, r0
      de:	11 24       	eor	r1, r1
      e0:	64 e6       	ldi	r22, 0x64	; 100
      e2:	70 e0       	ldi	r23, 0x00	; 0
      e4:	0e 94 26 0a 	call	0x144c	; 0x144c <__udivmodhi4>
      e8:	cb 01       	movw	r24, r22
		}
	}
}
      ea:	cf 91       	pop	r28
	else{
		if(dcReq > maxDC)			//Comparação com o valor máximo de Duty Cicle
			dc = 100;
		else{
			dc = dcReq;
			timer1SetCompareBValue((dc * (timer1GetCompareAValue()))/100);		//seta o valor do comparador B para gerar o DC requerido
      ec:	0c 94 ba 06 	jmp	0xd74	; 0xd74 <timer1SetCompareBValue>
		}
	}
}
      f0:	cf 91       	pop	r28
      f2:	08 95       	ret

000000f4 <__vector_21>:
    		seta_dc(0);					//desliga o sistema

    }
}

ISR(ADC_vect){
      f4:	1f 92       	push	r1
      f6:	0f 92       	push	r0
      f8:	0f b6       	in	r0, 0x3f	; 63
      fa:	0f 92       	push	r0
      fc:	11 24       	eor	r1, r1
      fe:	2f 93       	push	r18
     100:	3f 93       	push	r19
     102:	4f 93       	push	r20
     104:	5f 93       	push	r21
     106:	6f 93       	push	r22
     108:	7f 93       	push	r23
     10a:	8f 93       	push	r24
     10c:	9f 93       	push	r25
     10e:	af 93       	push	r26
     110:	bf 93       	push	r27
     112:	ef 93       	push	r30
     114:	ff 93       	push	r31
	switch (channel){
     116:	80 91 1f 01 	lds	r24, 0x011F
     11a:	81 30       	cpi	r24, 0x01	; 1
     11c:	c9 f0       	breq	.+50     	; 0x150 <__vector_21+0x5c>
     11e:	68 f0       	brcs	.+26     	; 0x13a <__vector_21+0x46>
     120:	82 30       	cpi	r24, 0x02	; 2
     122:	09 f1       	breq	.+66     	; 0x166 <__vector_21+0x72>
     124:	83 30       	cpi	r24, 0x03	; 3
     126:	49 f5       	brne	.+82     	; 0x17a <__vector_21+0x86>
			break;
		case VOLTAGE_CHANNEL:
			voltage = ADC / 30;
			break;
		case TEMP_CHANNEL:
			temperature = ADC / 2;
     128:	80 91 78 00 	lds	r24, 0x0078
     12c:	90 91 79 00 	lds	r25, 0x0079
     130:	96 95       	lsr	r25
     132:	87 95       	ror	r24
     134:	80 93 03 01 	sts	0x0103, r24
			break;
     138:	20 c0       	rjmp	.+64     	; 0x17a <__vector_21+0x86>
}

ISR(ADC_vect){
	switch (channel){
		case CURRENT_CHANNEL:
			current = ADC / 5;
     13a:	80 91 78 00 	lds	r24, 0x0078
     13e:	90 91 79 00 	lds	r25, 0x0079
     142:	65 e0       	ldi	r22, 0x05	; 5
     144:	70 e0       	ldi	r23, 0x00	; 0
     146:	0e 94 26 0a 	call	0x144c	; 0x144c <__udivmodhi4>
     14a:	60 93 1e 01 	sts	0x011E, r22
			break;
     14e:	15 c0       	rjmp	.+42     	; 0x17a <__vector_21+0x86>
		case POT_CHANNEL:
			dcReq = ADC / 10;
     150:	80 91 78 00 	lds	r24, 0x0078
     154:	90 91 79 00 	lds	r25, 0x0079
     158:	6a e0       	ldi	r22, 0x0A	; 10
     15a:	70 e0       	ldi	r23, 0x00	; 0
     15c:	0e 94 26 0a 	call	0x144c	; 0x144c <__udivmodhi4>
     160:	60 93 1c 01 	sts	0x011C, r22
			break;
     164:	0a c0       	rjmp	.+20     	; 0x17a <__vector_21+0x86>
		case VOLTAGE_CHANNEL:
			voltage = ADC / 30;
     166:	80 91 78 00 	lds	r24, 0x0078
     16a:	90 91 79 00 	lds	r25, 0x0079
     16e:	6e e1       	ldi	r22, 0x1E	; 30
     170:	70 e0       	ldi	r23, 0x00	; 0
     172:	0e 94 26 0a 	call	0x144c	; 0x144c <__udivmodhi4>
     176:	60 93 01 01 	sts	0x0101, r22
			temperature = ADC / 2;
			break;
		default: 
			break;
	}
	adcStartConversion();
     17a:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <adcStartConversion>
}
     17e:	ff 91       	pop	r31
     180:	ef 91       	pop	r30
     182:	bf 91       	pop	r27
     184:	af 91       	pop	r26
     186:	9f 91       	pop	r25
     188:	8f 91       	pop	r24
     18a:	7f 91       	pop	r23
     18c:	6f 91       	pop	r22
     18e:	5f 91       	pop	r21
     190:	4f 91       	pop	r20
     192:	3f 91       	pop	r19
     194:	2f 91       	pop	r18
     196:	0f 90       	pop	r0
     198:	0f be       	out	0x3f, r0	; 63
     19a:	0f 90       	pop	r0
     19c:	1f 90       	pop	r1
     19e:	18 95       	reti

000001a0 <__vector_11>:

ISR(TIMER1_COMPA_vect){
     1a0:	1f 92       	push	r1
     1a2:	0f 92       	push	r0
     1a4:	0f b6       	in	r0, 0x3f	; 63
     1a6:	0f 92       	push	r0
     1a8:	11 24       	eor	r1, r1
     1aa:	8f 93       	push	r24
	if(dc > 0 && on && dms)
     1ac:	80 91 1d 01 	lds	r24, 0x011D
     1b0:	88 23       	and	r24, r24
     1b2:	41 f0       	breq	.+16     	; 0x1c4 <__vector_11+0x24>
     1b4:	80 91 05 01 	lds	r24, 0x0105
     1b8:	88 23       	and	r24, r24
     1ba:	21 f0       	breq	.+8      	; 0x1c4 <__vector_11+0x24>
     1bc:	80 91 04 01 	lds	r24, 0x0104
     1c0:	81 11       	cpse	r24, r1
		setBit(PWM_PORT,PWM_BIT);		//Inicia o período em nível alto do PWM
     1c2:	29 9a       	sbi	0x05, 1	; 5
}
     1c4:	8f 91       	pop	r24
     1c6:	0f 90       	pop	r0
     1c8:	0f be       	out	0x3f, r0	; 63
     1ca:	0f 90       	pop	r0
     1cc:	1f 90       	pop	r1
     1ce:	18 95       	reti

000001d0 <__vector_12>:

ISR(TIMER1_COMPB_vect){
     1d0:	1f 92       	push	r1
     1d2:	0f 92       	push	r0
     1d4:	0f b6       	in	r0, 0x3f	; 63
     1d6:	0f 92       	push	r0
     1d8:	11 24       	eor	r1, r1
     1da:	8f 93       	push	r24
	if(dc < 100)
     1dc:	80 91 1d 01 	lds	r24, 0x011D
     1e0:	84 36       	cpi	r24, 0x64	; 100
     1e2:	08 f4       	brcc	.+2      	; 0x1e6 <__vector_12+0x16>
		clrBit(PWM_PORT,PWM_BIT);		//Inicia o período em nível baixo do PWM
     1e4:	29 98       	cbi	0x05, 1	; 5
}
     1e6:	8f 91       	pop	r24
     1e8:	0f 90       	pop	r0
     1ea:	0f be       	out	0x3f, r0	; 63
     1ec:	0f 90       	pop	r0
     1ee:	1f 90       	pop	r1
     1f0:	18 95       	reti

000001f2 <globalInterruptEnable>:
     1f2:	78 94       	sei
     1f4:	08 95       	ret

000001f6 <globalInterruptDisable>:
     1f6:	f8 94       	cli
     1f8:	08 95       	ret

000001fa <systemClockSetPrescaler>:
     1fa:	84 30       	cpi	r24, 0x04	; 4
     1fc:	e9 f0       	breq	.+58     	; 0x238 <systemClockSetPrescaler+0x3e>
     1fe:	85 30       	cpi	r24, 0x05	; 5
     200:	48 f4       	brcc	.+18     	; 0x214 <systemClockSetPrescaler+0x1a>
     202:	81 30       	cpi	r24, 0x01	; 1
     204:	89 f0       	breq	.+34     	; 0x228 <systemClockSetPrescaler+0x2e>
     206:	81 30       	cpi	r24, 0x01	; 1
     208:	88 f0       	brcs	.+34     	; 0x22c <systemClockSetPrescaler+0x32>
     20a:	82 30       	cpi	r24, 0x02	; 2
     20c:	89 f0       	breq	.+34     	; 0x230 <systemClockSetPrescaler+0x36>
     20e:	83 30       	cpi	r24, 0x03	; 3
     210:	49 f4       	brne	.+18     	; 0x224 <systemClockSetPrescaler+0x2a>
     212:	10 c0       	rjmp	.+32     	; 0x234 <systemClockSetPrescaler+0x3a>
     214:	86 30       	cpi	r24, 0x06	; 6
     216:	a1 f0       	breq	.+40     	; 0x240 <systemClockSetPrescaler+0x46>
     218:	86 30       	cpi	r24, 0x06	; 6
     21a:	80 f0       	brcs	.+32     	; 0x23c <systemClockSetPrescaler+0x42>
     21c:	87 30       	cpi	r24, 0x07	; 7
     21e:	91 f0       	breq	.+36     	; 0x244 <systemClockSetPrescaler+0x4a>
     220:	88 30       	cpi	r24, 0x08	; 8
     222:	91 f0       	breq	.+36     	; 0x248 <systemClockSetPrescaler+0x4e>
     224:	87 e0       	ldi	r24, 0x07	; 7
     226:	08 95       	ret
     228:	21 e0       	ldi	r18, 0x01	; 1
     22a:	0f c0       	rjmp	.+30     	; 0x24a <systemClockSetPrescaler+0x50>
     22c:	20 e0       	ldi	r18, 0x00	; 0
     22e:	0d c0       	rjmp	.+26     	; 0x24a <systemClockSetPrescaler+0x50>
     230:	22 e0       	ldi	r18, 0x02	; 2
     232:	0b c0       	rjmp	.+22     	; 0x24a <systemClockSetPrescaler+0x50>
     234:	23 e0       	ldi	r18, 0x03	; 3
     236:	09 c0       	rjmp	.+18     	; 0x24a <systemClockSetPrescaler+0x50>
     238:	24 e0       	ldi	r18, 0x04	; 4
     23a:	07 c0       	rjmp	.+14     	; 0x24a <systemClockSetPrescaler+0x50>
     23c:	25 e0       	ldi	r18, 0x05	; 5
     23e:	05 c0       	rjmp	.+10     	; 0x24a <systemClockSetPrescaler+0x50>
     240:	26 e0       	ldi	r18, 0x06	; 6
     242:	03 c0       	rjmp	.+6      	; 0x24a <systemClockSetPrescaler+0x50>
     244:	27 e0       	ldi	r18, 0x07	; 7
     246:	01 c0       	rjmp	.+2      	; 0x24a <systemClockSetPrescaler+0x50>
     248:	28 e0       	ldi	r18, 0x08	; 8
     24a:	9f b7       	in	r25, 0x3f	; 63
     24c:	f8 94       	cli
     24e:	80 e8       	ldi	r24, 0x80	; 128
     250:	80 93 61 00 	sts	0x0061, r24
     254:	20 93 61 00 	sts	0x0061, r18
     258:	9f bf       	out	0x3f, r25	; 63
     25a:	80 e0       	ldi	r24, 0x00	; 0
     25c:	08 95       	ret

0000025e <eepromSetOperationMode>:
     25e:	9f b3       	in	r25, 0x1f	; 31
     260:	82 95       	swap	r24
     262:	80 7f       	andi	r24, 0xF0	; 240
     264:	9f 7c       	andi	r25, 0xCF	; 207
     266:	98 2b       	or	r25, r24
     268:	9f bb       	out	0x1f, r25	; 31
     26a:	08 95       	ret

0000026c <eepromReadyActivateInterrupt>:
     26c:	fb 9a       	sbi	0x1f, 3	; 31
     26e:	08 95       	ret

00000270 <eepromReadyDeactivateInterrupt>:
     270:	fb 98       	cbi	0x1f, 3	; 31
     272:	08 95       	ret

00000274 <eepromWrite>:
     274:	f9 99       	sbic	0x1f, 1	; 31
     276:	fe cf       	rjmp	.-4      	; 0x274 <eepromWrite>
     278:	27 b7       	in	r18, 0x37	; 55
     27a:	93 70       	andi	r25, 0x03	; 3
     27c:	92 bd       	out	0x22, r25	; 34
     27e:	81 bd       	out	0x21, r24	; 33
     280:	60 bd       	out	0x20, r22	; 32
     282:	8f b7       	in	r24, 0x3f	; 63
     284:	f8 94       	cli
     286:	fa 9a       	sbi	0x1f, 2	; 31
     288:	f9 9a       	sbi	0x1f, 1	; 31
     28a:	8f bf       	out	0x3f, r24	; 63
     28c:	08 95       	ret

0000028e <eepromRead>:
     28e:	f9 99       	sbic	0x1f, 1	; 31
     290:	fe cf       	rjmp	.-4      	; 0x28e <eepromRead>
     292:	93 70       	andi	r25, 0x03	; 3
     294:	92 bd       	out	0x22, r25	; 34
     296:	81 bd       	out	0x21, r24	; 33
     298:	f8 9a       	sbi	0x1f, 0	; 31
     29a:	80 b5       	in	r24, 0x20	; 32
     29c:	08 95       	ret

0000029e <globalPullUpEnable>:
     29e:	85 b7       	in	r24, 0x35	; 53
     2a0:	8f 7e       	andi	r24, 0xEF	; 239
     2a2:	85 bf       	out	0x35, r24	; 53
     2a4:	08 95       	ret

000002a6 <pullUpDisable>:
     2a6:	85 b7       	in	r24, 0x35	; 53
     2a8:	80 61       	ori	r24, 0x10	; 16
     2aa:	85 bf       	out	0x35, r24	; 53
     2ac:	08 95       	ret

000002ae <int0Config>:
     2ae:	82 30       	cpi	r24, 0x02	; 2
     2b0:	91 f0       	breq	.+36     	; 0x2d6 <int0Config+0x28>
     2b2:	83 30       	cpi	r24, 0x03	; 3
     2b4:	28 f4       	brcc	.+10     	; 0x2c0 <int0Config+0x12>
     2b6:	88 23       	and	r24, r24
     2b8:	49 f0       	breq	.+18     	; 0x2cc <int0Config+0x1e>
     2ba:	81 30       	cpi	r24, 0x01	; 1
     2bc:	29 f4       	brne	.+10     	; 0x2c8 <int0Config+0x1a>
     2be:	08 c0       	rjmp	.+16     	; 0x2d0 <int0Config+0x22>
     2c0:	83 30       	cpi	r24, 0x03	; 3
     2c2:	59 f0       	breq	.+22     	; 0x2da <int0Config+0x2c>
     2c4:	8f 3f       	cpi	r24, 0xFF	; 255
     2c6:	59 f0       	breq	.+22     	; 0x2de <int0Config+0x30>
     2c8:	81 e0       	ldi	r24, 0x01	; 1
     2ca:	08 95       	ret
     2cc:	5a 98       	cbi	0x0b, 2	; 11
     2ce:	01 c0       	rjmp	.+2      	; 0x2d2 <int0Config+0x24>
     2d0:	5a 9a       	sbi	0x0b, 2	; 11
     2d2:	52 9a       	sbi	0x0a, 2	; 10
     2d4:	04 c0       	rjmp	.+8      	; 0x2de <int0Config+0x30>
     2d6:	5a 98       	cbi	0x0b, 2	; 11
     2d8:	01 c0       	rjmp	.+2      	; 0x2dc <int0Config+0x2e>
     2da:	5a 9a       	sbi	0x0b, 2	; 11
     2dc:	52 98       	cbi	0x0a, 2	; 10
     2de:	6f 3f       	cpi	r22, 0xFF	; 255
     2e0:	11 f4       	brne	.+4      	; 0x2e6 <int0Config+0x38>
     2e2:	80 e0       	ldi	r24, 0x00	; 0
     2e4:	08 95       	ret
     2e6:	80 91 69 00 	lds	r24, 0x0069
     2ea:	8c 7f       	andi	r24, 0xFC	; 252
     2ec:	62 30       	cpi	r22, 0x02	; 2
     2ee:	79 f0       	breq	.+30     	; 0x30e <int0Config+0x60>
     2f0:	63 30       	cpi	r22, 0x03	; 3
     2f2:	28 f4       	brcc	.+10     	; 0x2fe <int0Config+0x50>
     2f4:	66 23       	and	r22, r22
     2f6:	71 f0       	breq	.+28     	; 0x314 <int0Config+0x66>
     2f8:	61 30       	cpi	r22, 0x01	; 1
     2fa:	29 f4       	brne	.+10     	; 0x306 <int0Config+0x58>
     2fc:	06 c0       	rjmp	.+12     	; 0x30a <int0Config+0x5c>
     2fe:	63 30       	cpi	r22, 0x03	; 3
     300:	41 f0       	breq	.+16     	; 0x312 <int0Config+0x64>
     302:	6f 3f       	cpi	r22, 0xFF	; 255
     304:	39 f0       	breq	.+14     	; 0x314 <int0Config+0x66>
     306:	82 e0       	ldi	r24, 0x02	; 2
     308:	08 95       	ret
     30a:	81 60       	ori	r24, 0x01	; 1
     30c:	03 c0       	rjmp	.+6      	; 0x314 <int0Config+0x66>
     30e:	82 60       	ori	r24, 0x02	; 2
     310:	01 c0       	rjmp	.+2      	; 0x314 <int0Config+0x66>
     312:	83 60       	ori	r24, 0x03	; 3
     314:	80 93 69 00 	sts	0x0069, r24
     318:	80 e0       	ldi	r24, 0x00	; 0
     31a:	08 95       	ret

0000031c <int0ActivateInterrupt>:
     31c:	e8 9a       	sbi	0x1d, 0	; 29
     31e:	08 95       	ret

00000320 <int0DeactivateInterrupt>:
     320:	e8 98       	cbi	0x1d, 0	; 29
     322:	08 95       	ret

00000324 <int0ClearInterruptRequest>:
     324:	e0 9a       	sbi	0x1c, 0	; 28
     326:	08 95       	ret

00000328 <int1Config>:
     328:	82 30       	cpi	r24, 0x02	; 2
     32a:	91 f0       	breq	.+36     	; 0x350 <int1Config+0x28>
     32c:	83 30       	cpi	r24, 0x03	; 3
     32e:	28 f4       	brcc	.+10     	; 0x33a <int1Config+0x12>
     330:	88 23       	and	r24, r24
     332:	49 f0       	breq	.+18     	; 0x346 <int1Config+0x1e>
     334:	81 30       	cpi	r24, 0x01	; 1
     336:	29 f4       	brne	.+10     	; 0x342 <int1Config+0x1a>
     338:	08 c0       	rjmp	.+16     	; 0x34a <int1Config+0x22>
     33a:	83 30       	cpi	r24, 0x03	; 3
     33c:	59 f0       	breq	.+22     	; 0x354 <int1Config+0x2c>
     33e:	8f 3f       	cpi	r24, 0xFF	; 255
     340:	59 f0       	breq	.+22     	; 0x358 <int1Config+0x30>
     342:	81 e0       	ldi	r24, 0x01	; 1
     344:	08 95       	ret
     346:	5b 98       	cbi	0x0b, 3	; 11
     348:	01 c0       	rjmp	.+2      	; 0x34c <int1Config+0x24>
     34a:	5b 9a       	sbi	0x0b, 3	; 11
     34c:	53 9a       	sbi	0x0a, 3	; 10
     34e:	04 c0       	rjmp	.+8      	; 0x358 <int1Config+0x30>
     350:	5b 98       	cbi	0x0b, 3	; 11
     352:	01 c0       	rjmp	.+2      	; 0x356 <int1Config+0x2e>
     354:	5b 9a       	sbi	0x0b, 3	; 11
     356:	53 98       	cbi	0x0a, 3	; 10
     358:	6f 3f       	cpi	r22, 0xFF	; 255
     35a:	11 f4       	brne	.+4      	; 0x360 <int1Config+0x38>
     35c:	80 e0       	ldi	r24, 0x00	; 0
     35e:	08 95       	ret
     360:	80 91 69 00 	lds	r24, 0x0069
     364:	83 7f       	andi	r24, 0xF3	; 243
     366:	62 30       	cpi	r22, 0x02	; 2
     368:	79 f0       	breq	.+30     	; 0x388 <int1Config+0x60>
     36a:	63 30       	cpi	r22, 0x03	; 3
     36c:	28 f4       	brcc	.+10     	; 0x378 <int1Config+0x50>
     36e:	66 23       	and	r22, r22
     370:	71 f0       	breq	.+28     	; 0x38e <int1Config+0x66>
     372:	61 30       	cpi	r22, 0x01	; 1
     374:	29 f4       	brne	.+10     	; 0x380 <int1Config+0x58>
     376:	06 c0       	rjmp	.+12     	; 0x384 <int1Config+0x5c>
     378:	63 30       	cpi	r22, 0x03	; 3
     37a:	41 f0       	breq	.+16     	; 0x38c <int1Config+0x64>
     37c:	6f 3f       	cpi	r22, 0xFF	; 255
     37e:	39 f0       	breq	.+14     	; 0x38e <int1Config+0x66>
     380:	82 e0       	ldi	r24, 0x02	; 2
     382:	08 95       	ret
     384:	84 60       	ori	r24, 0x04	; 4
     386:	03 c0       	rjmp	.+6      	; 0x38e <int1Config+0x66>
     388:	88 60       	ori	r24, 0x08	; 8
     38a:	01 c0       	rjmp	.+2      	; 0x38e <int1Config+0x66>
     38c:	8c 60       	ori	r24, 0x0C	; 12
     38e:	80 93 69 00 	sts	0x0069, r24
     392:	80 e0       	ldi	r24, 0x00	; 0
     394:	08 95       	ret

00000396 <int1ActivateInterrupt>:
     396:	e9 9a       	sbi	0x1d, 1	; 29
     398:	08 95       	ret

0000039a <int1DeactivateInterrupt>:
     39a:	e9 98       	cbi	0x1d, 1	; 29
     39c:	08 95       	ret

0000039e <int1ClearInterruptRequest>:
     39e:	e1 9a       	sbi	0x1c, 1	; 28
     3a0:	08 95       	ret

000003a2 <pcint7_0Enable>:
     3a2:	e8 e6       	ldi	r30, 0x68	; 104
     3a4:	f0 e0       	ldi	r31, 0x00	; 0
     3a6:	80 81       	ld	r24, Z
     3a8:	81 60       	ori	r24, 0x01	; 1
     3aa:	80 83       	st	Z, r24
     3ac:	08 95       	ret

000003ae <pcint7_0Disable>:
     3ae:	e8 e6       	ldi	r30, 0x68	; 104
     3b0:	f0 e0       	ldi	r31, 0x00	; 0
     3b2:	80 81       	ld	r24, Z
     3b4:	8e 7f       	andi	r24, 0xFE	; 254
     3b6:	80 83       	st	Z, r24
     3b8:	08 95       	ret

000003ba <pcint7_0ClearInterruptRequest>:
     3ba:	d8 9a       	sbi	0x1b, 0	; 27
     3bc:	08 95       	ret

000003be <pcint0ActivateInterrupt>:
     3be:	82 30       	cpi	r24, 0x02	; 2
     3c0:	91 f0       	breq	.+36     	; 0x3e6 <pcint0ActivateInterrupt+0x28>
     3c2:	83 30       	cpi	r24, 0x03	; 3
     3c4:	28 f4       	brcc	.+10     	; 0x3d0 <pcint0ActivateInterrupt+0x12>
     3c6:	88 23       	and	r24, r24
     3c8:	49 f0       	breq	.+18     	; 0x3dc <pcint0ActivateInterrupt+0x1e>
     3ca:	81 30       	cpi	r24, 0x01	; 1
     3cc:	29 f4       	brne	.+10     	; 0x3d8 <pcint0ActivateInterrupt+0x1a>
     3ce:	08 c0       	rjmp	.+16     	; 0x3e0 <pcint0ActivateInterrupt+0x22>
     3d0:	83 30       	cpi	r24, 0x03	; 3
     3d2:	59 f0       	breq	.+22     	; 0x3ea <pcint0ActivateInterrupt+0x2c>
     3d4:	8f 3f       	cpi	r24, 0xFF	; 255
     3d6:	59 f0       	breq	.+22     	; 0x3ee <pcint0ActivateInterrupt+0x30>
     3d8:	81 e0       	ldi	r24, 0x01	; 1
     3da:	08 95       	ret
     3dc:	28 98       	cbi	0x05, 0	; 5
     3de:	01 c0       	rjmp	.+2      	; 0x3e2 <pcint0ActivateInterrupt+0x24>
     3e0:	28 9a       	sbi	0x05, 0	; 5
     3e2:	20 9a       	sbi	0x04, 0	; 4
     3e4:	04 c0       	rjmp	.+8      	; 0x3ee <pcint0ActivateInterrupt+0x30>
     3e6:	28 98       	cbi	0x05, 0	; 5
     3e8:	01 c0       	rjmp	.+2      	; 0x3ec <pcint0ActivateInterrupt+0x2e>
     3ea:	28 9a       	sbi	0x05, 0	; 5
     3ec:	20 98       	cbi	0x04, 0	; 4
     3ee:	80 91 6b 00 	lds	r24, 0x006B
     3f2:	81 60       	ori	r24, 0x01	; 1
     3f4:	80 93 6b 00 	sts	0x006B, r24
     3f8:	80 e0       	ldi	r24, 0x00	; 0
     3fa:	08 95       	ret

000003fc <pcint0DeactivateInterrupt>:
     3fc:	eb e6       	ldi	r30, 0x6B	; 107
     3fe:	f0 e0       	ldi	r31, 0x00	; 0
     400:	80 81       	ld	r24, Z
     402:	8e 7f       	andi	r24, 0xFE	; 254
     404:	80 83       	st	Z, r24
     406:	08 95       	ret

00000408 <pcint1ActivateInterrupt>:
     408:	82 30       	cpi	r24, 0x02	; 2
     40a:	91 f0       	breq	.+36     	; 0x430 <pcint1ActivateInterrupt+0x28>
     40c:	83 30       	cpi	r24, 0x03	; 3
     40e:	28 f4       	brcc	.+10     	; 0x41a <pcint1ActivateInterrupt+0x12>
     410:	88 23       	and	r24, r24
     412:	49 f0       	breq	.+18     	; 0x426 <pcint1ActivateInterrupt+0x1e>
     414:	81 30       	cpi	r24, 0x01	; 1
     416:	29 f4       	brne	.+10     	; 0x422 <pcint1ActivateInterrupt+0x1a>
     418:	08 c0       	rjmp	.+16     	; 0x42a <pcint1ActivateInterrupt+0x22>
     41a:	83 30       	cpi	r24, 0x03	; 3
     41c:	59 f0       	breq	.+22     	; 0x434 <pcint1ActivateInterrupt+0x2c>
     41e:	8f 3f       	cpi	r24, 0xFF	; 255
     420:	59 f0       	breq	.+22     	; 0x438 <pcint1ActivateInterrupt+0x30>
     422:	81 e0       	ldi	r24, 0x01	; 1
     424:	08 95       	ret
     426:	29 98       	cbi	0x05, 1	; 5
     428:	01 c0       	rjmp	.+2      	; 0x42c <pcint1ActivateInterrupt+0x24>
     42a:	29 9a       	sbi	0x05, 1	; 5
     42c:	21 9a       	sbi	0x04, 1	; 4
     42e:	04 c0       	rjmp	.+8      	; 0x438 <pcint1ActivateInterrupt+0x30>
     430:	29 98       	cbi	0x05, 1	; 5
     432:	01 c0       	rjmp	.+2      	; 0x436 <pcint1ActivateInterrupt+0x2e>
     434:	29 9a       	sbi	0x05, 1	; 5
     436:	21 98       	cbi	0x04, 1	; 4
     438:	80 91 6b 00 	lds	r24, 0x006B
     43c:	82 60       	ori	r24, 0x02	; 2
     43e:	80 93 6b 00 	sts	0x006B, r24
     442:	80 e0       	ldi	r24, 0x00	; 0
     444:	08 95       	ret

00000446 <pcint1DeactivateInterrupt>:
     446:	eb e6       	ldi	r30, 0x6B	; 107
     448:	f0 e0       	ldi	r31, 0x00	; 0
     44a:	80 81       	ld	r24, Z
     44c:	8d 7f       	andi	r24, 0xFD	; 253
     44e:	80 83       	st	Z, r24
     450:	08 95       	ret

00000452 <pcint2ActivateInterrupt>:
     452:	82 30       	cpi	r24, 0x02	; 2
     454:	91 f0       	breq	.+36     	; 0x47a <pcint2ActivateInterrupt+0x28>
     456:	83 30       	cpi	r24, 0x03	; 3
     458:	28 f4       	brcc	.+10     	; 0x464 <pcint2ActivateInterrupt+0x12>
     45a:	88 23       	and	r24, r24
     45c:	49 f0       	breq	.+18     	; 0x470 <pcint2ActivateInterrupt+0x1e>
     45e:	81 30       	cpi	r24, 0x01	; 1
     460:	29 f4       	brne	.+10     	; 0x46c <pcint2ActivateInterrupt+0x1a>
     462:	08 c0       	rjmp	.+16     	; 0x474 <pcint2ActivateInterrupt+0x22>
     464:	83 30       	cpi	r24, 0x03	; 3
     466:	59 f0       	breq	.+22     	; 0x47e <pcint2ActivateInterrupt+0x2c>
     468:	8f 3f       	cpi	r24, 0xFF	; 255
     46a:	59 f0       	breq	.+22     	; 0x482 <pcint2ActivateInterrupt+0x30>
     46c:	81 e0       	ldi	r24, 0x01	; 1
     46e:	08 95       	ret
     470:	2a 98       	cbi	0x05, 2	; 5
     472:	01 c0       	rjmp	.+2      	; 0x476 <pcint2ActivateInterrupt+0x24>
     474:	2a 9a       	sbi	0x05, 2	; 5
     476:	22 9a       	sbi	0x04, 2	; 4
     478:	04 c0       	rjmp	.+8      	; 0x482 <pcint2ActivateInterrupt+0x30>
     47a:	2a 98       	cbi	0x05, 2	; 5
     47c:	01 c0       	rjmp	.+2      	; 0x480 <pcint2ActivateInterrupt+0x2e>
     47e:	2a 9a       	sbi	0x05, 2	; 5
     480:	22 98       	cbi	0x04, 2	; 4
     482:	80 91 6b 00 	lds	r24, 0x006B
     486:	84 60       	ori	r24, 0x04	; 4
     488:	80 93 6b 00 	sts	0x006B, r24
     48c:	80 e0       	ldi	r24, 0x00	; 0
     48e:	08 95       	ret

00000490 <pcint2DeactivateInterrupt>:
     490:	eb e6       	ldi	r30, 0x6B	; 107
     492:	f0 e0       	ldi	r31, 0x00	; 0
     494:	80 81       	ld	r24, Z
     496:	8b 7f       	andi	r24, 0xFB	; 251
     498:	80 83       	st	Z, r24
     49a:	08 95       	ret

0000049c <pcint3ActivateInterrupt>:
     49c:	82 30       	cpi	r24, 0x02	; 2
     49e:	91 f0       	breq	.+36     	; 0x4c4 <pcint3ActivateInterrupt+0x28>
     4a0:	83 30       	cpi	r24, 0x03	; 3
     4a2:	28 f4       	brcc	.+10     	; 0x4ae <pcint3ActivateInterrupt+0x12>
     4a4:	88 23       	and	r24, r24
     4a6:	49 f0       	breq	.+18     	; 0x4ba <pcint3ActivateInterrupt+0x1e>
     4a8:	81 30       	cpi	r24, 0x01	; 1
     4aa:	29 f4       	brne	.+10     	; 0x4b6 <pcint3ActivateInterrupt+0x1a>
     4ac:	08 c0       	rjmp	.+16     	; 0x4be <pcint3ActivateInterrupt+0x22>
     4ae:	83 30       	cpi	r24, 0x03	; 3
     4b0:	59 f0       	breq	.+22     	; 0x4c8 <pcint3ActivateInterrupt+0x2c>
     4b2:	8f 3f       	cpi	r24, 0xFF	; 255
     4b4:	59 f0       	breq	.+22     	; 0x4cc <pcint3ActivateInterrupt+0x30>
     4b6:	81 e0       	ldi	r24, 0x01	; 1
     4b8:	08 95       	ret
     4ba:	2b 98       	cbi	0x05, 3	; 5
     4bc:	01 c0       	rjmp	.+2      	; 0x4c0 <pcint3ActivateInterrupt+0x24>
     4be:	2b 9a       	sbi	0x05, 3	; 5
     4c0:	23 9a       	sbi	0x04, 3	; 4
     4c2:	04 c0       	rjmp	.+8      	; 0x4cc <pcint3ActivateInterrupt+0x30>
     4c4:	2b 98       	cbi	0x05, 3	; 5
     4c6:	01 c0       	rjmp	.+2      	; 0x4ca <pcint3ActivateInterrupt+0x2e>
     4c8:	2b 9a       	sbi	0x05, 3	; 5
     4ca:	23 98       	cbi	0x04, 3	; 4
     4cc:	80 91 6b 00 	lds	r24, 0x006B
     4d0:	88 60       	ori	r24, 0x08	; 8
     4d2:	80 93 6b 00 	sts	0x006B, r24
     4d6:	80 e0       	ldi	r24, 0x00	; 0
     4d8:	08 95       	ret

000004da <pcint3DeactivateInterrupt>:
     4da:	eb e6       	ldi	r30, 0x6B	; 107
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	80 81       	ld	r24, Z
     4e0:	87 7f       	andi	r24, 0xF7	; 247
     4e2:	80 83       	st	Z, r24
     4e4:	08 95       	ret

000004e6 <pcint4ActivateInterrupt>:
     4e6:	82 30       	cpi	r24, 0x02	; 2
     4e8:	91 f0       	breq	.+36     	; 0x50e <pcint4ActivateInterrupt+0x28>
     4ea:	83 30       	cpi	r24, 0x03	; 3
     4ec:	28 f4       	brcc	.+10     	; 0x4f8 <pcint4ActivateInterrupt+0x12>
     4ee:	88 23       	and	r24, r24
     4f0:	49 f0       	breq	.+18     	; 0x504 <pcint4ActivateInterrupt+0x1e>
     4f2:	81 30       	cpi	r24, 0x01	; 1
     4f4:	29 f4       	brne	.+10     	; 0x500 <pcint4ActivateInterrupt+0x1a>
     4f6:	08 c0       	rjmp	.+16     	; 0x508 <pcint4ActivateInterrupt+0x22>
     4f8:	83 30       	cpi	r24, 0x03	; 3
     4fa:	59 f0       	breq	.+22     	; 0x512 <pcint4ActivateInterrupt+0x2c>
     4fc:	8f 3f       	cpi	r24, 0xFF	; 255
     4fe:	59 f0       	breq	.+22     	; 0x516 <pcint4ActivateInterrupt+0x30>
     500:	81 e0       	ldi	r24, 0x01	; 1
     502:	08 95       	ret
     504:	2c 98       	cbi	0x05, 4	; 5
     506:	01 c0       	rjmp	.+2      	; 0x50a <pcint4ActivateInterrupt+0x24>
     508:	2c 9a       	sbi	0x05, 4	; 5
     50a:	24 9a       	sbi	0x04, 4	; 4
     50c:	04 c0       	rjmp	.+8      	; 0x516 <pcint4ActivateInterrupt+0x30>
     50e:	2c 98       	cbi	0x05, 4	; 5
     510:	01 c0       	rjmp	.+2      	; 0x514 <pcint4ActivateInterrupt+0x2e>
     512:	2c 9a       	sbi	0x05, 4	; 5
     514:	24 98       	cbi	0x04, 4	; 4
     516:	80 91 6b 00 	lds	r24, 0x006B
     51a:	80 61       	ori	r24, 0x10	; 16
     51c:	80 93 6b 00 	sts	0x006B, r24
     520:	80 e0       	ldi	r24, 0x00	; 0
     522:	08 95       	ret

00000524 <pcint4DeactivateInterrupt>:
     524:	eb e6       	ldi	r30, 0x6B	; 107
     526:	f0 e0       	ldi	r31, 0x00	; 0
     528:	80 81       	ld	r24, Z
     52a:	8f 7e       	andi	r24, 0xEF	; 239
     52c:	80 83       	st	Z, r24
     52e:	08 95       	ret

00000530 <pcint5ActivateInterrupt>:
     530:	82 30       	cpi	r24, 0x02	; 2
     532:	91 f0       	breq	.+36     	; 0x558 <pcint5ActivateInterrupt+0x28>
     534:	83 30       	cpi	r24, 0x03	; 3
     536:	28 f4       	brcc	.+10     	; 0x542 <pcint5ActivateInterrupt+0x12>
     538:	88 23       	and	r24, r24
     53a:	49 f0       	breq	.+18     	; 0x54e <pcint5ActivateInterrupt+0x1e>
     53c:	81 30       	cpi	r24, 0x01	; 1
     53e:	29 f4       	brne	.+10     	; 0x54a <pcint5ActivateInterrupt+0x1a>
     540:	08 c0       	rjmp	.+16     	; 0x552 <pcint5ActivateInterrupt+0x22>
     542:	83 30       	cpi	r24, 0x03	; 3
     544:	59 f0       	breq	.+22     	; 0x55c <pcint5ActivateInterrupt+0x2c>
     546:	8f 3f       	cpi	r24, 0xFF	; 255
     548:	59 f0       	breq	.+22     	; 0x560 <pcint5ActivateInterrupt+0x30>
     54a:	81 e0       	ldi	r24, 0x01	; 1
     54c:	08 95       	ret
     54e:	2d 98       	cbi	0x05, 5	; 5
     550:	01 c0       	rjmp	.+2      	; 0x554 <pcint5ActivateInterrupt+0x24>
     552:	2d 9a       	sbi	0x05, 5	; 5
     554:	25 9a       	sbi	0x04, 5	; 4
     556:	04 c0       	rjmp	.+8      	; 0x560 <pcint5ActivateInterrupt+0x30>
     558:	2d 98       	cbi	0x05, 5	; 5
     55a:	01 c0       	rjmp	.+2      	; 0x55e <pcint5ActivateInterrupt+0x2e>
     55c:	2d 9a       	sbi	0x05, 5	; 5
     55e:	25 98       	cbi	0x04, 5	; 4
     560:	80 91 6b 00 	lds	r24, 0x006B
     564:	80 62       	ori	r24, 0x20	; 32
     566:	80 93 6b 00 	sts	0x006B, r24
     56a:	80 e0       	ldi	r24, 0x00	; 0
     56c:	08 95       	ret

0000056e <pcint5DeactivateInterrupt>:
     56e:	eb e6       	ldi	r30, 0x6B	; 107
     570:	f0 e0       	ldi	r31, 0x00	; 0
     572:	80 81       	ld	r24, Z
     574:	8f 7d       	andi	r24, 0xDF	; 223
     576:	80 83       	st	Z, r24
     578:	08 95       	ret

0000057a <pcint6ActivateInterrupt>:
     57a:	82 30       	cpi	r24, 0x02	; 2
     57c:	91 f0       	breq	.+36     	; 0x5a2 <pcint6ActivateInterrupt+0x28>
     57e:	83 30       	cpi	r24, 0x03	; 3
     580:	28 f4       	brcc	.+10     	; 0x58c <pcint6ActivateInterrupt+0x12>
     582:	88 23       	and	r24, r24
     584:	49 f0       	breq	.+18     	; 0x598 <pcint6ActivateInterrupt+0x1e>
     586:	81 30       	cpi	r24, 0x01	; 1
     588:	29 f4       	brne	.+10     	; 0x594 <pcint6ActivateInterrupt+0x1a>
     58a:	08 c0       	rjmp	.+16     	; 0x59c <pcint6ActivateInterrupt+0x22>
     58c:	83 30       	cpi	r24, 0x03	; 3
     58e:	59 f0       	breq	.+22     	; 0x5a6 <pcint6ActivateInterrupt+0x2c>
     590:	8f 3f       	cpi	r24, 0xFF	; 255
     592:	59 f0       	breq	.+22     	; 0x5aa <pcint6ActivateInterrupt+0x30>
     594:	81 e0       	ldi	r24, 0x01	; 1
     596:	08 95       	ret
     598:	2e 98       	cbi	0x05, 6	; 5
     59a:	01 c0       	rjmp	.+2      	; 0x59e <pcint6ActivateInterrupt+0x24>
     59c:	2e 9a       	sbi	0x05, 6	; 5
     59e:	26 9a       	sbi	0x04, 6	; 4
     5a0:	04 c0       	rjmp	.+8      	; 0x5aa <pcint6ActivateInterrupt+0x30>
     5a2:	2e 98       	cbi	0x05, 6	; 5
     5a4:	01 c0       	rjmp	.+2      	; 0x5a8 <pcint6ActivateInterrupt+0x2e>
     5a6:	2e 9a       	sbi	0x05, 6	; 5
     5a8:	26 98       	cbi	0x04, 6	; 4
     5aa:	80 91 6b 00 	lds	r24, 0x006B
     5ae:	80 64       	ori	r24, 0x40	; 64
     5b0:	80 93 6b 00 	sts	0x006B, r24
     5b4:	80 e0       	ldi	r24, 0x00	; 0
     5b6:	08 95       	ret

000005b8 <pcint6DeactivateInterrupt>:
     5b8:	eb e6       	ldi	r30, 0x6B	; 107
     5ba:	f0 e0       	ldi	r31, 0x00	; 0
     5bc:	80 81       	ld	r24, Z
     5be:	8f 7b       	andi	r24, 0xBF	; 191
     5c0:	80 83       	st	Z, r24
     5c2:	08 95       	ret

000005c4 <pcint7ActivateInterrupt>:
     5c4:	82 30       	cpi	r24, 0x02	; 2
     5c6:	91 f0       	breq	.+36     	; 0x5ec <pcint7ActivateInterrupt+0x28>
     5c8:	83 30       	cpi	r24, 0x03	; 3
     5ca:	28 f4       	brcc	.+10     	; 0x5d6 <pcint7ActivateInterrupt+0x12>
     5cc:	88 23       	and	r24, r24
     5ce:	49 f0       	breq	.+18     	; 0x5e2 <pcint7ActivateInterrupt+0x1e>
     5d0:	81 30       	cpi	r24, 0x01	; 1
     5d2:	29 f4       	brne	.+10     	; 0x5de <pcint7ActivateInterrupt+0x1a>
     5d4:	08 c0       	rjmp	.+16     	; 0x5e6 <pcint7ActivateInterrupt+0x22>
     5d6:	83 30       	cpi	r24, 0x03	; 3
     5d8:	59 f0       	breq	.+22     	; 0x5f0 <pcint7ActivateInterrupt+0x2c>
     5da:	8f 3f       	cpi	r24, 0xFF	; 255
     5dc:	59 f0       	breq	.+22     	; 0x5f4 <pcint7ActivateInterrupt+0x30>
     5de:	81 e0       	ldi	r24, 0x01	; 1
     5e0:	08 95       	ret
     5e2:	2f 98       	cbi	0x05, 7	; 5
     5e4:	01 c0       	rjmp	.+2      	; 0x5e8 <pcint7ActivateInterrupt+0x24>
     5e6:	2f 9a       	sbi	0x05, 7	; 5
     5e8:	27 9a       	sbi	0x04, 7	; 4
     5ea:	04 c0       	rjmp	.+8      	; 0x5f4 <pcint7ActivateInterrupt+0x30>
     5ec:	2f 98       	cbi	0x05, 7	; 5
     5ee:	01 c0       	rjmp	.+2      	; 0x5f2 <pcint7ActivateInterrupt+0x2e>
     5f0:	2f 9a       	sbi	0x05, 7	; 5
     5f2:	27 98       	cbi	0x04, 7	; 4
     5f4:	80 91 6b 00 	lds	r24, 0x006B
     5f8:	80 68       	ori	r24, 0x80	; 128
     5fa:	80 93 6b 00 	sts	0x006B, r24
     5fe:	80 e0       	ldi	r24, 0x00	; 0
     600:	08 95       	ret

00000602 <pcint7DeactivateInterrupt>:
     602:	eb e6       	ldi	r30, 0x6B	; 107
     604:	f0 e0       	ldi	r31, 0x00	; 0
     606:	80 81       	ld	r24, Z
     608:	8f 77       	andi	r24, 0x7F	; 127
     60a:	80 83       	st	Z, r24
     60c:	08 95       	ret

0000060e <pcint14_8Enable>:
     60e:	e8 e6       	ldi	r30, 0x68	; 104
     610:	f0 e0       	ldi	r31, 0x00	; 0
     612:	80 81       	ld	r24, Z
     614:	82 60       	ori	r24, 0x02	; 2
     616:	80 83       	st	Z, r24
     618:	08 95       	ret

0000061a <pcint14_8Disable>:
     61a:	e8 e6       	ldi	r30, 0x68	; 104
     61c:	f0 e0       	ldi	r31, 0x00	; 0
     61e:	80 81       	ld	r24, Z
     620:	8d 7f       	andi	r24, 0xFD	; 253
     622:	80 83       	st	Z, r24
     624:	08 95       	ret

00000626 <pcint14_8ClearInterruptRequest>:
     626:	d9 9a       	sbi	0x1b, 1	; 27
     628:	08 95       	ret

0000062a <pcint8ActivateInterrupt>:
     62a:	82 30       	cpi	r24, 0x02	; 2
     62c:	91 f0       	breq	.+36     	; 0x652 <pcint8ActivateInterrupt+0x28>
     62e:	83 30       	cpi	r24, 0x03	; 3
     630:	28 f4       	brcc	.+10     	; 0x63c <pcint8ActivateInterrupt+0x12>
     632:	88 23       	and	r24, r24
     634:	49 f0       	breq	.+18     	; 0x648 <pcint8ActivateInterrupt+0x1e>
     636:	81 30       	cpi	r24, 0x01	; 1
     638:	29 f4       	brne	.+10     	; 0x644 <pcint8ActivateInterrupt+0x1a>
     63a:	08 c0       	rjmp	.+16     	; 0x64c <pcint8ActivateInterrupt+0x22>
     63c:	83 30       	cpi	r24, 0x03	; 3
     63e:	59 f0       	breq	.+22     	; 0x656 <pcint8ActivateInterrupt+0x2c>
     640:	8f 3f       	cpi	r24, 0xFF	; 255
     642:	59 f0       	breq	.+22     	; 0x65a <pcint8ActivateInterrupt+0x30>
     644:	81 e0       	ldi	r24, 0x01	; 1
     646:	08 95       	ret
     648:	40 98       	cbi	0x08, 0	; 8
     64a:	01 c0       	rjmp	.+2      	; 0x64e <pcint8ActivateInterrupt+0x24>
     64c:	40 9a       	sbi	0x08, 0	; 8
     64e:	38 9a       	sbi	0x07, 0	; 7
     650:	04 c0       	rjmp	.+8      	; 0x65a <pcint8ActivateInterrupt+0x30>
     652:	40 98       	cbi	0x08, 0	; 8
     654:	01 c0       	rjmp	.+2      	; 0x658 <pcint8ActivateInterrupt+0x2e>
     656:	40 9a       	sbi	0x08, 0	; 8
     658:	38 98       	cbi	0x07, 0	; 7
     65a:	80 91 6c 00 	lds	r24, 0x006C
     65e:	81 60       	ori	r24, 0x01	; 1
     660:	80 93 6c 00 	sts	0x006C, r24
     664:	80 e0       	ldi	r24, 0x00	; 0
     666:	08 95       	ret

00000668 <pcint8DeactivateInterrupt>:
     668:	ec e6       	ldi	r30, 0x6C	; 108
     66a:	f0 e0       	ldi	r31, 0x00	; 0
     66c:	80 81       	ld	r24, Z
     66e:	8e 7f       	andi	r24, 0xFE	; 254
     670:	80 83       	st	Z, r24
     672:	08 95       	ret

00000674 <pcint9ActivateInterrupt>:
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	91 f0       	breq	.+36     	; 0x69c <pcint9ActivateInterrupt+0x28>
     678:	83 30       	cpi	r24, 0x03	; 3
     67a:	28 f4       	brcc	.+10     	; 0x686 <pcint9ActivateInterrupt+0x12>
     67c:	88 23       	and	r24, r24
     67e:	49 f0       	breq	.+18     	; 0x692 <pcint9ActivateInterrupt+0x1e>
     680:	81 30       	cpi	r24, 0x01	; 1
     682:	29 f4       	brne	.+10     	; 0x68e <pcint9ActivateInterrupt+0x1a>
     684:	08 c0       	rjmp	.+16     	; 0x696 <pcint9ActivateInterrupt+0x22>
     686:	83 30       	cpi	r24, 0x03	; 3
     688:	59 f0       	breq	.+22     	; 0x6a0 <pcint9ActivateInterrupt+0x2c>
     68a:	8f 3f       	cpi	r24, 0xFF	; 255
     68c:	59 f0       	breq	.+22     	; 0x6a4 <pcint9ActivateInterrupt+0x30>
     68e:	81 e0       	ldi	r24, 0x01	; 1
     690:	08 95       	ret
     692:	41 98       	cbi	0x08, 1	; 8
     694:	01 c0       	rjmp	.+2      	; 0x698 <pcint9ActivateInterrupt+0x24>
     696:	41 9a       	sbi	0x08, 1	; 8
     698:	39 9a       	sbi	0x07, 1	; 7
     69a:	04 c0       	rjmp	.+8      	; 0x6a4 <pcint9ActivateInterrupt+0x30>
     69c:	41 98       	cbi	0x08, 1	; 8
     69e:	01 c0       	rjmp	.+2      	; 0x6a2 <pcint9ActivateInterrupt+0x2e>
     6a0:	41 9a       	sbi	0x08, 1	; 8
     6a2:	39 98       	cbi	0x07, 1	; 7
     6a4:	80 91 6c 00 	lds	r24, 0x006C
     6a8:	82 60       	ori	r24, 0x02	; 2
     6aa:	80 93 6c 00 	sts	0x006C, r24
     6ae:	80 e0       	ldi	r24, 0x00	; 0
     6b0:	08 95       	ret

000006b2 <pcint9DeactivateInterrupt>:
     6b2:	ec e6       	ldi	r30, 0x6C	; 108
     6b4:	f0 e0       	ldi	r31, 0x00	; 0
     6b6:	80 81       	ld	r24, Z
     6b8:	8d 7f       	andi	r24, 0xFD	; 253
     6ba:	80 83       	st	Z, r24
     6bc:	08 95       	ret

000006be <pcint10ActivateInterrupt>:
     6be:	82 30       	cpi	r24, 0x02	; 2
     6c0:	91 f0       	breq	.+36     	; 0x6e6 <pcint10ActivateInterrupt+0x28>
     6c2:	83 30       	cpi	r24, 0x03	; 3
     6c4:	28 f4       	brcc	.+10     	; 0x6d0 <pcint10ActivateInterrupt+0x12>
     6c6:	88 23       	and	r24, r24
     6c8:	49 f0       	breq	.+18     	; 0x6dc <pcint10ActivateInterrupt+0x1e>
     6ca:	81 30       	cpi	r24, 0x01	; 1
     6cc:	29 f4       	brne	.+10     	; 0x6d8 <pcint10ActivateInterrupt+0x1a>
     6ce:	08 c0       	rjmp	.+16     	; 0x6e0 <pcint10ActivateInterrupt+0x22>
     6d0:	83 30       	cpi	r24, 0x03	; 3
     6d2:	59 f0       	breq	.+22     	; 0x6ea <pcint10ActivateInterrupt+0x2c>
     6d4:	8f 3f       	cpi	r24, 0xFF	; 255
     6d6:	59 f0       	breq	.+22     	; 0x6ee <pcint10ActivateInterrupt+0x30>
     6d8:	81 e0       	ldi	r24, 0x01	; 1
     6da:	08 95       	ret
     6dc:	42 98       	cbi	0x08, 2	; 8
     6de:	01 c0       	rjmp	.+2      	; 0x6e2 <pcint10ActivateInterrupt+0x24>
     6e0:	42 9a       	sbi	0x08, 2	; 8
     6e2:	3a 9a       	sbi	0x07, 2	; 7
     6e4:	04 c0       	rjmp	.+8      	; 0x6ee <pcint10ActivateInterrupt+0x30>
     6e6:	42 98       	cbi	0x08, 2	; 8
     6e8:	01 c0       	rjmp	.+2      	; 0x6ec <pcint10ActivateInterrupt+0x2e>
     6ea:	42 9a       	sbi	0x08, 2	; 8
     6ec:	3a 98       	cbi	0x07, 2	; 7
     6ee:	80 91 6c 00 	lds	r24, 0x006C
     6f2:	84 60       	ori	r24, 0x04	; 4
     6f4:	80 93 6c 00 	sts	0x006C, r24
     6f8:	80 e0       	ldi	r24, 0x00	; 0
     6fa:	08 95       	ret

000006fc <pcint10DeactivateInterrupt>:
     6fc:	ec e6       	ldi	r30, 0x6C	; 108
     6fe:	f0 e0       	ldi	r31, 0x00	; 0
     700:	80 81       	ld	r24, Z
     702:	8b 7f       	andi	r24, 0xFB	; 251
     704:	80 83       	st	Z, r24
     706:	08 95       	ret

00000708 <pcint11ActivateInterrupt>:
     708:	82 30       	cpi	r24, 0x02	; 2
     70a:	91 f0       	breq	.+36     	; 0x730 <pcint11ActivateInterrupt+0x28>
     70c:	83 30       	cpi	r24, 0x03	; 3
     70e:	28 f4       	brcc	.+10     	; 0x71a <pcint11ActivateInterrupt+0x12>
     710:	88 23       	and	r24, r24
     712:	49 f0       	breq	.+18     	; 0x726 <pcint11ActivateInterrupt+0x1e>
     714:	81 30       	cpi	r24, 0x01	; 1
     716:	29 f4       	brne	.+10     	; 0x722 <pcint11ActivateInterrupt+0x1a>
     718:	08 c0       	rjmp	.+16     	; 0x72a <pcint11ActivateInterrupt+0x22>
     71a:	83 30       	cpi	r24, 0x03	; 3
     71c:	59 f0       	breq	.+22     	; 0x734 <pcint11ActivateInterrupt+0x2c>
     71e:	8f 3f       	cpi	r24, 0xFF	; 255
     720:	59 f0       	breq	.+22     	; 0x738 <pcint11ActivateInterrupt+0x30>
     722:	81 e0       	ldi	r24, 0x01	; 1
     724:	08 95       	ret
     726:	43 98       	cbi	0x08, 3	; 8
     728:	01 c0       	rjmp	.+2      	; 0x72c <pcint11ActivateInterrupt+0x24>
     72a:	43 9a       	sbi	0x08, 3	; 8
     72c:	3b 9a       	sbi	0x07, 3	; 7
     72e:	04 c0       	rjmp	.+8      	; 0x738 <pcint11ActivateInterrupt+0x30>
     730:	43 98       	cbi	0x08, 3	; 8
     732:	01 c0       	rjmp	.+2      	; 0x736 <pcint11ActivateInterrupt+0x2e>
     734:	43 9a       	sbi	0x08, 3	; 8
     736:	3b 98       	cbi	0x07, 3	; 7
     738:	80 91 6c 00 	lds	r24, 0x006C
     73c:	88 60       	ori	r24, 0x08	; 8
     73e:	80 93 6c 00 	sts	0x006C, r24
     742:	80 e0       	ldi	r24, 0x00	; 0
     744:	08 95       	ret

00000746 <pcint11DeactivateInterrupt>:
     746:	ec e6       	ldi	r30, 0x6C	; 108
     748:	f0 e0       	ldi	r31, 0x00	; 0
     74a:	80 81       	ld	r24, Z
     74c:	87 7f       	andi	r24, 0xF7	; 247
     74e:	80 83       	st	Z, r24
     750:	08 95       	ret

00000752 <pcint12ActivateInterrupt>:
     752:	82 30       	cpi	r24, 0x02	; 2
     754:	91 f0       	breq	.+36     	; 0x77a <pcint12ActivateInterrupt+0x28>
     756:	83 30       	cpi	r24, 0x03	; 3
     758:	28 f4       	brcc	.+10     	; 0x764 <pcint12ActivateInterrupt+0x12>
     75a:	88 23       	and	r24, r24
     75c:	49 f0       	breq	.+18     	; 0x770 <pcint12ActivateInterrupt+0x1e>
     75e:	81 30       	cpi	r24, 0x01	; 1
     760:	29 f4       	brne	.+10     	; 0x76c <pcint12ActivateInterrupt+0x1a>
     762:	08 c0       	rjmp	.+16     	; 0x774 <pcint12ActivateInterrupt+0x22>
     764:	83 30       	cpi	r24, 0x03	; 3
     766:	59 f0       	breq	.+22     	; 0x77e <pcint12ActivateInterrupt+0x2c>
     768:	8f 3f       	cpi	r24, 0xFF	; 255
     76a:	59 f0       	breq	.+22     	; 0x782 <pcint12ActivateInterrupt+0x30>
     76c:	81 e0       	ldi	r24, 0x01	; 1
     76e:	08 95       	ret
     770:	44 98       	cbi	0x08, 4	; 8
     772:	01 c0       	rjmp	.+2      	; 0x776 <pcint12ActivateInterrupt+0x24>
     774:	44 9a       	sbi	0x08, 4	; 8
     776:	3c 9a       	sbi	0x07, 4	; 7
     778:	04 c0       	rjmp	.+8      	; 0x782 <pcint12ActivateInterrupt+0x30>
     77a:	44 98       	cbi	0x08, 4	; 8
     77c:	01 c0       	rjmp	.+2      	; 0x780 <pcint12ActivateInterrupt+0x2e>
     77e:	44 9a       	sbi	0x08, 4	; 8
     780:	3c 98       	cbi	0x07, 4	; 7
     782:	80 91 6c 00 	lds	r24, 0x006C
     786:	80 61       	ori	r24, 0x10	; 16
     788:	80 93 6c 00 	sts	0x006C, r24
     78c:	80 e0       	ldi	r24, 0x00	; 0
     78e:	08 95       	ret

00000790 <pcint12DeactivateInterrupt>:
     790:	ec e6       	ldi	r30, 0x6C	; 108
     792:	f0 e0       	ldi	r31, 0x00	; 0
     794:	80 81       	ld	r24, Z
     796:	8f 7e       	andi	r24, 0xEF	; 239
     798:	80 83       	st	Z, r24
     79a:	08 95       	ret

0000079c <pcint13ActivateInterrupt>:
     79c:	82 30       	cpi	r24, 0x02	; 2
     79e:	91 f0       	breq	.+36     	; 0x7c4 <pcint13ActivateInterrupt+0x28>
     7a0:	83 30       	cpi	r24, 0x03	; 3
     7a2:	28 f4       	brcc	.+10     	; 0x7ae <pcint13ActivateInterrupt+0x12>
     7a4:	88 23       	and	r24, r24
     7a6:	49 f0       	breq	.+18     	; 0x7ba <pcint13ActivateInterrupt+0x1e>
     7a8:	81 30       	cpi	r24, 0x01	; 1
     7aa:	29 f4       	brne	.+10     	; 0x7b6 <pcint13ActivateInterrupt+0x1a>
     7ac:	08 c0       	rjmp	.+16     	; 0x7be <pcint13ActivateInterrupt+0x22>
     7ae:	83 30       	cpi	r24, 0x03	; 3
     7b0:	59 f0       	breq	.+22     	; 0x7c8 <pcint13ActivateInterrupt+0x2c>
     7b2:	8f 3f       	cpi	r24, 0xFF	; 255
     7b4:	59 f0       	breq	.+22     	; 0x7cc <pcint13ActivateInterrupt+0x30>
     7b6:	81 e0       	ldi	r24, 0x01	; 1
     7b8:	08 95       	ret
     7ba:	45 98       	cbi	0x08, 5	; 8
     7bc:	01 c0       	rjmp	.+2      	; 0x7c0 <pcint13ActivateInterrupt+0x24>
     7be:	45 9a       	sbi	0x08, 5	; 8
     7c0:	3d 9a       	sbi	0x07, 5	; 7
     7c2:	04 c0       	rjmp	.+8      	; 0x7cc <pcint13ActivateInterrupt+0x30>
     7c4:	45 98       	cbi	0x08, 5	; 8
     7c6:	01 c0       	rjmp	.+2      	; 0x7ca <pcint13ActivateInterrupt+0x2e>
     7c8:	45 9a       	sbi	0x08, 5	; 8
     7ca:	3d 98       	cbi	0x07, 5	; 7
     7cc:	80 91 6c 00 	lds	r24, 0x006C
     7d0:	80 62       	ori	r24, 0x20	; 32
     7d2:	80 93 6c 00 	sts	0x006C, r24
     7d6:	80 e0       	ldi	r24, 0x00	; 0
     7d8:	08 95       	ret

000007da <pcint13DeactivateInterrupt>:
     7da:	ec e6       	ldi	r30, 0x6C	; 108
     7dc:	f0 e0       	ldi	r31, 0x00	; 0
     7de:	80 81       	ld	r24, Z
     7e0:	8f 7d       	andi	r24, 0xDF	; 223
     7e2:	80 83       	st	Z, r24
     7e4:	08 95       	ret

000007e6 <pcint14ActivateInterrupt>:
     7e6:	82 30       	cpi	r24, 0x02	; 2
     7e8:	91 f0       	breq	.+36     	; 0x80e <pcint14ActivateInterrupt+0x28>
     7ea:	83 30       	cpi	r24, 0x03	; 3
     7ec:	28 f4       	brcc	.+10     	; 0x7f8 <pcint14ActivateInterrupt+0x12>
     7ee:	88 23       	and	r24, r24
     7f0:	49 f0       	breq	.+18     	; 0x804 <pcint14ActivateInterrupt+0x1e>
     7f2:	81 30       	cpi	r24, 0x01	; 1
     7f4:	29 f4       	brne	.+10     	; 0x800 <pcint14ActivateInterrupt+0x1a>
     7f6:	08 c0       	rjmp	.+16     	; 0x808 <pcint14ActivateInterrupt+0x22>
     7f8:	83 30       	cpi	r24, 0x03	; 3
     7fa:	59 f0       	breq	.+22     	; 0x812 <pcint14ActivateInterrupt+0x2c>
     7fc:	8f 3f       	cpi	r24, 0xFF	; 255
     7fe:	59 f0       	breq	.+22     	; 0x816 <pcint14ActivateInterrupt+0x30>
     800:	81 e0       	ldi	r24, 0x01	; 1
     802:	08 95       	ret
     804:	46 98       	cbi	0x08, 6	; 8
     806:	01 c0       	rjmp	.+2      	; 0x80a <pcint14ActivateInterrupt+0x24>
     808:	46 9a       	sbi	0x08, 6	; 8
     80a:	3e 9a       	sbi	0x07, 6	; 7
     80c:	04 c0       	rjmp	.+8      	; 0x816 <pcint14ActivateInterrupt+0x30>
     80e:	46 98       	cbi	0x08, 6	; 8
     810:	01 c0       	rjmp	.+2      	; 0x814 <pcint14ActivateInterrupt+0x2e>
     812:	46 9a       	sbi	0x08, 6	; 8
     814:	3e 98       	cbi	0x07, 6	; 7
     816:	80 91 6c 00 	lds	r24, 0x006C
     81a:	80 64       	ori	r24, 0x40	; 64
     81c:	80 93 6c 00 	sts	0x006C, r24
     820:	80 e0       	ldi	r24, 0x00	; 0
     822:	08 95       	ret

00000824 <pcint14DeactivateInterrupt>:
     824:	ec e6       	ldi	r30, 0x6C	; 108
     826:	f0 e0       	ldi	r31, 0x00	; 0
     828:	80 81       	ld	r24, Z
     82a:	8f 7b       	andi	r24, 0xBF	; 191
     82c:	80 83       	st	Z, r24
     82e:	08 95       	ret

00000830 <pcint23_16Enable>:
     830:	e8 e6       	ldi	r30, 0x68	; 104
     832:	f0 e0       	ldi	r31, 0x00	; 0
     834:	80 81       	ld	r24, Z
     836:	84 60       	ori	r24, 0x04	; 4
     838:	80 83       	st	Z, r24
     83a:	08 95       	ret

0000083c <pcint23_16Disable>:
     83c:	e8 e6       	ldi	r30, 0x68	; 104
     83e:	f0 e0       	ldi	r31, 0x00	; 0
     840:	80 81       	ld	r24, Z
     842:	8b 7f       	andi	r24, 0xFB	; 251
     844:	80 83       	st	Z, r24
     846:	08 95       	ret

00000848 <pcint23_16ClearInterruptRequest>:
     848:	da 9a       	sbi	0x1b, 2	; 27
     84a:	08 95       	ret

0000084c <pcint16ActivateInterrupt>:
     84c:	82 30       	cpi	r24, 0x02	; 2
     84e:	91 f0       	breq	.+36     	; 0x874 <pcint16ActivateInterrupt+0x28>
     850:	83 30       	cpi	r24, 0x03	; 3
     852:	28 f4       	brcc	.+10     	; 0x85e <pcint16ActivateInterrupt+0x12>
     854:	88 23       	and	r24, r24
     856:	49 f0       	breq	.+18     	; 0x86a <pcint16ActivateInterrupt+0x1e>
     858:	81 30       	cpi	r24, 0x01	; 1
     85a:	29 f4       	brne	.+10     	; 0x866 <pcint16ActivateInterrupt+0x1a>
     85c:	08 c0       	rjmp	.+16     	; 0x86e <pcint16ActivateInterrupt+0x22>
     85e:	83 30       	cpi	r24, 0x03	; 3
     860:	59 f0       	breq	.+22     	; 0x878 <pcint16ActivateInterrupt+0x2c>
     862:	8f 3f       	cpi	r24, 0xFF	; 255
     864:	59 f0       	breq	.+22     	; 0x87c <pcint16ActivateInterrupt+0x30>
     866:	81 e0       	ldi	r24, 0x01	; 1
     868:	08 95       	ret
     86a:	58 98       	cbi	0x0b, 0	; 11
     86c:	01 c0       	rjmp	.+2      	; 0x870 <pcint16ActivateInterrupt+0x24>
     86e:	58 9a       	sbi	0x0b, 0	; 11
     870:	50 9a       	sbi	0x0a, 0	; 10
     872:	04 c0       	rjmp	.+8      	; 0x87c <pcint16ActivateInterrupt+0x30>
     874:	58 98       	cbi	0x0b, 0	; 11
     876:	01 c0       	rjmp	.+2      	; 0x87a <pcint16ActivateInterrupt+0x2e>
     878:	58 9a       	sbi	0x0b, 0	; 11
     87a:	50 98       	cbi	0x0a, 0	; 10
     87c:	80 91 6d 00 	lds	r24, 0x006D
     880:	81 60       	ori	r24, 0x01	; 1
     882:	80 93 6d 00 	sts	0x006D, r24
     886:	80 e0       	ldi	r24, 0x00	; 0
     888:	08 95       	ret

0000088a <pcint16DeactivateInterrupt>:
     88a:	ed e6       	ldi	r30, 0x6D	; 109
     88c:	f0 e0       	ldi	r31, 0x00	; 0
     88e:	80 81       	ld	r24, Z
     890:	8e 7f       	andi	r24, 0xFE	; 254
     892:	80 83       	st	Z, r24
     894:	08 95       	ret

00000896 <pcint17ActivateInterrupt>:
     896:	82 30       	cpi	r24, 0x02	; 2
     898:	91 f0       	breq	.+36     	; 0x8be <pcint17ActivateInterrupt+0x28>
     89a:	83 30       	cpi	r24, 0x03	; 3
     89c:	28 f4       	brcc	.+10     	; 0x8a8 <pcint17ActivateInterrupt+0x12>
     89e:	88 23       	and	r24, r24
     8a0:	49 f0       	breq	.+18     	; 0x8b4 <pcint17ActivateInterrupt+0x1e>
     8a2:	81 30       	cpi	r24, 0x01	; 1
     8a4:	29 f4       	brne	.+10     	; 0x8b0 <pcint17ActivateInterrupt+0x1a>
     8a6:	08 c0       	rjmp	.+16     	; 0x8b8 <pcint17ActivateInterrupt+0x22>
     8a8:	83 30       	cpi	r24, 0x03	; 3
     8aa:	59 f0       	breq	.+22     	; 0x8c2 <pcint17ActivateInterrupt+0x2c>
     8ac:	8f 3f       	cpi	r24, 0xFF	; 255
     8ae:	59 f0       	breq	.+22     	; 0x8c6 <pcint17ActivateInterrupt+0x30>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	08 95       	ret
     8b4:	59 98       	cbi	0x0b, 1	; 11
     8b6:	01 c0       	rjmp	.+2      	; 0x8ba <pcint17ActivateInterrupt+0x24>
     8b8:	59 9a       	sbi	0x0b, 1	; 11
     8ba:	51 9a       	sbi	0x0a, 1	; 10
     8bc:	04 c0       	rjmp	.+8      	; 0x8c6 <pcint17ActivateInterrupt+0x30>
     8be:	59 98       	cbi	0x0b, 1	; 11
     8c0:	01 c0       	rjmp	.+2      	; 0x8c4 <pcint17ActivateInterrupt+0x2e>
     8c2:	59 9a       	sbi	0x0b, 1	; 11
     8c4:	51 98       	cbi	0x0a, 1	; 10
     8c6:	80 91 6d 00 	lds	r24, 0x006D
     8ca:	82 60       	ori	r24, 0x02	; 2
     8cc:	80 93 6d 00 	sts	0x006D, r24
     8d0:	80 e0       	ldi	r24, 0x00	; 0
     8d2:	08 95       	ret

000008d4 <pcint17DeactivateInterrupt>:
     8d4:	ed e6       	ldi	r30, 0x6D	; 109
     8d6:	f0 e0       	ldi	r31, 0x00	; 0
     8d8:	80 81       	ld	r24, Z
     8da:	8d 7f       	andi	r24, 0xFD	; 253
     8dc:	80 83       	st	Z, r24
     8de:	08 95       	ret

000008e0 <pcint18ActivateInterrupt>:
     8e0:	82 30       	cpi	r24, 0x02	; 2
     8e2:	91 f0       	breq	.+36     	; 0x908 <__stack+0x9>
     8e4:	83 30       	cpi	r24, 0x03	; 3
     8e6:	28 f4       	brcc	.+10     	; 0x8f2 <pcint18ActivateInterrupt+0x12>
     8e8:	88 23       	and	r24, r24
     8ea:	49 f0       	breq	.+18     	; 0x8fe <pcint18ActivateInterrupt+0x1e>
     8ec:	81 30       	cpi	r24, 0x01	; 1
     8ee:	29 f4       	brne	.+10     	; 0x8fa <pcint18ActivateInterrupt+0x1a>
     8f0:	08 c0       	rjmp	.+16     	; 0x902 <__stack+0x3>
     8f2:	83 30       	cpi	r24, 0x03	; 3
     8f4:	59 f0       	breq	.+22     	; 0x90c <__stack+0xd>
     8f6:	8f 3f       	cpi	r24, 0xFF	; 255
     8f8:	59 f0       	breq	.+22     	; 0x910 <__stack+0x11>
     8fa:	81 e0       	ldi	r24, 0x01	; 1
     8fc:	08 95       	ret
     8fe:	5a 98       	cbi	0x0b, 2	; 11
     900:	01 c0       	rjmp	.+2      	; 0x904 <__stack+0x5>
     902:	5a 9a       	sbi	0x0b, 2	; 11
     904:	52 9a       	sbi	0x0a, 2	; 10
     906:	04 c0       	rjmp	.+8      	; 0x910 <__stack+0x11>
     908:	5a 98       	cbi	0x0b, 2	; 11
     90a:	01 c0       	rjmp	.+2      	; 0x90e <__stack+0xf>
     90c:	5a 9a       	sbi	0x0b, 2	; 11
     90e:	52 98       	cbi	0x0a, 2	; 10
     910:	80 91 6d 00 	lds	r24, 0x006D
     914:	84 60       	ori	r24, 0x04	; 4
     916:	80 93 6d 00 	sts	0x006D, r24
     91a:	80 e0       	ldi	r24, 0x00	; 0
     91c:	08 95       	ret

0000091e <pcint18DeactivateInterrupt>:
     91e:	ed e6       	ldi	r30, 0x6D	; 109
     920:	f0 e0       	ldi	r31, 0x00	; 0
     922:	80 81       	ld	r24, Z
     924:	8b 7f       	andi	r24, 0xFB	; 251
     926:	80 83       	st	Z, r24
     928:	08 95       	ret

0000092a <pcint19ActivateInterrupt>:
     92a:	82 30       	cpi	r24, 0x02	; 2
     92c:	91 f0       	breq	.+36     	; 0x952 <pcint19ActivateInterrupt+0x28>
     92e:	83 30       	cpi	r24, 0x03	; 3
     930:	28 f4       	brcc	.+10     	; 0x93c <pcint19ActivateInterrupt+0x12>
     932:	88 23       	and	r24, r24
     934:	49 f0       	breq	.+18     	; 0x948 <pcint19ActivateInterrupt+0x1e>
     936:	81 30       	cpi	r24, 0x01	; 1
     938:	29 f4       	brne	.+10     	; 0x944 <pcint19ActivateInterrupt+0x1a>
     93a:	08 c0       	rjmp	.+16     	; 0x94c <pcint19ActivateInterrupt+0x22>
     93c:	83 30       	cpi	r24, 0x03	; 3
     93e:	59 f0       	breq	.+22     	; 0x956 <pcint19ActivateInterrupt+0x2c>
     940:	8f 3f       	cpi	r24, 0xFF	; 255
     942:	59 f0       	breq	.+22     	; 0x95a <pcint19ActivateInterrupt+0x30>
     944:	81 e0       	ldi	r24, 0x01	; 1
     946:	08 95       	ret
     948:	5b 98       	cbi	0x0b, 3	; 11
     94a:	01 c0       	rjmp	.+2      	; 0x94e <pcint19ActivateInterrupt+0x24>
     94c:	5b 9a       	sbi	0x0b, 3	; 11
     94e:	53 9a       	sbi	0x0a, 3	; 10
     950:	04 c0       	rjmp	.+8      	; 0x95a <pcint19ActivateInterrupt+0x30>
     952:	5b 98       	cbi	0x0b, 3	; 11
     954:	01 c0       	rjmp	.+2      	; 0x958 <pcint19ActivateInterrupt+0x2e>
     956:	5b 9a       	sbi	0x0b, 3	; 11
     958:	53 98       	cbi	0x0a, 3	; 10
     95a:	80 91 6d 00 	lds	r24, 0x006D
     95e:	88 60       	ori	r24, 0x08	; 8
     960:	80 93 6d 00 	sts	0x006D, r24
     964:	80 e0       	ldi	r24, 0x00	; 0
     966:	08 95       	ret

00000968 <pcint19DeactivateInterrupt>:
     968:	ed e6       	ldi	r30, 0x6D	; 109
     96a:	f0 e0       	ldi	r31, 0x00	; 0
     96c:	80 81       	ld	r24, Z
     96e:	87 7f       	andi	r24, 0xF7	; 247
     970:	80 83       	st	Z, r24
     972:	08 95       	ret

00000974 <pcint20ActivateInterrupt>:
     974:	82 30       	cpi	r24, 0x02	; 2
     976:	91 f0       	breq	.+36     	; 0x99c <pcint20ActivateInterrupt+0x28>
     978:	83 30       	cpi	r24, 0x03	; 3
     97a:	28 f4       	brcc	.+10     	; 0x986 <pcint20ActivateInterrupt+0x12>
     97c:	88 23       	and	r24, r24
     97e:	49 f0       	breq	.+18     	; 0x992 <pcint20ActivateInterrupt+0x1e>
     980:	81 30       	cpi	r24, 0x01	; 1
     982:	29 f4       	brne	.+10     	; 0x98e <pcint20ActivateInterrupt+0x1a>
     984:	08 c0       	rjmp	.+16     	; 0x996 <pcint20ActivateInterrupt+0x22>
     986:	83 30       	cpi	r24, 0x03	; 3
     988:	59 f0       	breq	.+22     	; 0x9a0 <pcint20ActivateInterrupt+0x2c>
     98a:	8f 3f       	cpi	r24, 0xFF	; 255
     98c:	59 f0       	breq	.+22     	; 0x9a4 <pcint20ActivateInterrupt+0x30>
     98e:	81 e0       	ldi	r24, 0x01	; 1
     990:	08 95       	ret
     992:	5c 98       	cbi	0x0b, 4	; 11
     994:	01 c0       	rjmp	.+2      	; 0x998 <pcint20ActivateInterrupt+0x24>
     996:	5c 9a       	sbi	0x0b, 4	; 11
     998:	54 9a       	sbi	0x0a, 4	; 10
     99a:	04 c0       	rjmp	.+8      	; 0x9a4 <pcint20ActivateInterrupt+0x30>
     99c:	5c 98       	cbi	0x0b, 4	; 11
     99e:	01 c0       	rjmp	.+2      	; 0x9a2 <pcint20ActivateInterrupt+0x2e>
     9a0:	5c 9a       	sbi	0x0b, 4	; 11
     9a2:	54 98       	cbi	0x0a, 4	; 10
     9a4:	80 91 6d 00 	lds	r24, 0x006D
     9a8:	80 61       	ori	r24, 0x10	; 16
     9aa:	80 93 6d 00 	sts	0x006D, r24
     9ae:	80 e0       	ldi	r24, 0x00	; 0
     9b0:	08 95       	ret

000009b2 <pcint20DeactivateInterrupt>:
     9b2:	ed e6       	ldi	r30, 0x6D	; 109
     9b4:	f0 e0       	ldi	r31, 0x00	; 0
     9b6:	80 81       	ld	r24, Z
     9b8:	8f 7e       	andi	r24, 0xEF	; 239
     9ba:	80 83       	st	Z, r24
     9bc:	08 95       	ret

000009be <pcint21ActivateInterrupt>:
     9be:	82 30       	cpi	r24, 0x02	; 2
     9c0:	91 f0       	breq	.+36     	; 0x9e6 <pcint21ActivateInterrupt+0x28>
     9c2:	83 30       	cpi	r24, 0x03	; 3
     9c4:	28 f4       	brcc	.+10     	; 0x9d0 <pcint21ActivateInterrupt+0x12>
     9c6:	88 23       	and	r24, r24
     9c8:	49 f0       	breq	.+18     	; 0x9dc <pcint21ActivateInterrupt+0x1e>
     9ca:	81 30       	cpi	r24, 0x01	; 1
     9cc:	29 f4       	brne	.+10     	; 0x9d8 <pcint21ActivateInterrupt+0x1a>
     9ce:	08 c0       	rjmp	.+16     	; 0x9e0 <pcint21ActivateInterrupt+0x22>
     9d0:	83 30       	cpi	r24, 0x03	; 3
     9d2:	59 f0       	breq	.+22     	; 0x9ea <pcint21ActivateInterrupt+0x2c>
     9d4:	8f 3f       	cpi	r24, 0xFF	; 255
     9d6:	59 f0       	breq	.+22     	; 0x9ee <pcint21ActivateInterrupt+0x30>
     9d8:	81 e0       	ldi	r24, 0x01	; 1
     9da:	08 95       	ret
     9dc:	5d 98       	cbi	0x0b, 5	; 11
     9de:	01 c0       	rjmp	.+2      	; 0x9e2 <pcint21ActivateInterrupt+0x24>
     9e0:	5d 9a       	sbi	0x0b, 5	; 11
     9e2:	55 9a       	sbi	0x0a, 5	; 10
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <pcint21ActivateInterrupt+0x30>
     9e6:	5d 98       	cbi	0x0b, 5	; 11
     9e8:	01 c0       	rjmp	.+2      	; 0x9ec <pcint21ActivateInterrupt+0x2e>
     9ea:	5d 9a       	sbi	0x0b, 5	; 11
     9ec:	55 98       	cbi	0x0a, 5	; 10
     9ee:	80 91 6d 00 	lds	r24, 0x006D
     9f2:	80 62       	ori	r24, 0x20	; 32
     9f4:	80 93 6d 00 	sts	0x006D, r24
     9f8:	80 e0       	ldi	r24, 0x00	; 0
     9fa:	08 95       	ret

000009fc <pcint21DeactivateInterrupt>:
     9fc:	ed e6       	ldi	r30, 0x6D	; 109
     9fe:	f0 e0       	ldi	r31, 0x00	; 0
     a00:	80 81       	ld	r24, Z
     a02:	8f 7d       	andi	r24, 0xDF	; 223
     a04:	80 83       	st	Z, r24
     a06:	08 95       	ret

00000a08 <pcint22ActivateInterrupt>:
     a08:	82 30       	cpi	r24, 0x02	; 2
     a0a:	91 f0       	breq	.+36     	; 0xa30 <pcint22ActivateInterrupt+0x28>
     a0c:	83 30       	cpi	r24, 0x03	; 3
     a0e:	28 f4       	brcc	.+10     	; 0xa1a <pcint22ActivateInterrupt+0x12>
     a10:	88 23       	and	r24, r24
     a12:	49 f0       	breq	.+18     	; 0xa26 <pcint22ActivateInterrupt+0x1e>
     a14:	81 30       	cpi	r24, 0x01	; 1
     a16:	29 f4       	brne	.+10     	; 0xa22 <pcint22ActivateInterrupt+0x1a>
     a18:	08 c0       	rjmp	.+16     	; 0xa2a <pcint22ActivateInterrupt+0x22>
     a1a:	83 30       	cpi	r24, 0x03	; 3
     a1c:	59 f0       	breq	.+22     	; 0xa34 <pcint22ActivateInterrupt+0x2c>
     a1e:	8f 3f       	cpi	r24, 0xFF	; 255
     a20:	59 f0       	breq	.+22     	; 0xa38 <pcint22ActivateInterrupt+0x30>
     a22:	81 e0       	ldi	r24, 0x01	; 1
     a24:	08 95       	ret
     a26:	5e 98       	cbi	0x0b, 6	; 11
     a28:	01 c0       	rjmp	.+2      	; 0xa2c <pcint22ActivateInterrupt+0x24>
     a2a:	5e 9a       	sbi	0x0b, 6	; 11
     a2c:	56 9a       	sbi	0x0a, 6	; 10
     a2e:	04 c0       	rjmp	.+8      	; 0xa38 <pcint22ActivateInterrupt+0x30>
     a30:	5e 98       	cbi	0x0b, 6	; 11
     a32:	01 c0       	rjmp	.+2      	; 0xa36 <pcint22ActivateInterrupt+0x2e>
     a34:	5e 9a       	sbi	0x0b, 6	; 11
     a36:	56 98       	cbi	0x0a, 6	; 10
     a38:	80 91 6d 00 	lds	r24, 0x006D
     a3c:	80 64       	ori	r24, 0x40	; 64
     a3e:	80 93 6d 00 	sts	0x006D, r24
     a42:	80 e0       	ldi	r24, 0x00	; 0
     a44:	08 95       	ret

00000a46 <pcint22DeactivateInterrupt>:
     a46:	ed e6       	ldi	r30, 0x6D	; 109
     a48:	f0 e0       	ldi	r31, 0x00	; 0
     a4a:	80 81       	ld	r24, Z
     a4c:	8f 7b       	andi	r24, 0xBF	; 191
     a4e:	80 83       	st	Z, r24
     a50:	08 95       	ret

00000a52 <pcint23ActivateInterrupt>:
     a52:	82 30       	cpi	r24, 0x02	; 2
     a54:	91 f0       	breq	.+36     	; 0xa7a <pcint23ActivateInterrupt+0x28>
     a56:	83 30       	cpi	r24, 0x03	; 3
     a58:	28 f4       	brcc	.+10     	; 0xa64 <pcint23ActivateInterrupt+0x12>
     a5a:	88 23       	and	r24, r24
     a5c:	49 f0       	breq	.+18     	; 0xa70 <pcint23ActivateInterrupt+0x1e>
     a5e:	81 30       	cpi	r24, 0x01	; 1
     a60:	29 f4       	brne	.+10     	; 0xa6c <pcint23ActivateInterrupt+0x1a>
     a62:	08 c0       	rjmp	.+16     	; 0xa74 <pcint23ActivateInterrupt+0x22>
     a64:	83 30       	cpi	r24, 0x03	; 3
     a66:	59 f0       	breq	.+22     	; 0xa7e <pcint23ActivateInterrupt+0x2c>
     a68:	8f 3f       	cpi	r24, 0xFF	; 255
     a6a:	59 f0       	breq	.+22     	; 0xa82 <pcint23ActivateInterrupt+0x30>
     a6c:	81 e0       	ldi	r24, 0x01	; 1
     a6e:	08 95       	ret
     a70:	5f 98       	cbi	0x0b, 7	; 11
     a72:	01 c0       	rjmp	.+2      	; 0xa76 <pcint23ActivateInterrupt+0x24>
     a74:	5f 9a       	sbi	0x0b, 7	; 11
     a76:	57 9a       	sbi	0x0a, 7	; 10
     a78:	04 c0       	rjmp	.+8      	; 0xa82 <pcint23ActivateInterrupt+0x30>
     a7a:	5f 98       	cbi	0x0b, 7	; 11
     a7c:	01 c0       	rjmp	.+2      	; 0xa80 <pcint23ActivateInterrupt+0x2e>
     a7e:	5f 9a       	sbi	0x0b, 7	; 11
     a80:	57 98       	cbi	0x0a, 7	; 10
     a82:	80 91 6d 00 	lds	r24, 0x006D
     a86:	80 68       	ori	r24, 0x80	; 128
     a88:	80 93 6d 00 	sts	0x006D, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 95       	ret

00000a90 <pcint23DeactivateInterrupt>:
     a90:	ed e6       	ldi	r30, 0x6D	; 109
     a92:	f0 e0       	ldi	r31, 0x00	; 0
     a94:	80 81       	ld	r24, Z
     a96:	8f 77       	andi	r24, 0x7F	; 127
     a98:	80 83       	st	Z, r24
     a9a:	08 95       	ret

00000a9c <timer0Config>:
     a9c:	24 b5       	in	r18, 0x24	; 36
     a9e:	95 b5       	in	r25, 0x25	; 37
     aa0:	6f 3f       	cpi	r22, 0xFF	; 255
     aa2:	29 f1       	breq	.+74     	; 0xaee <timer0Config+0x52>
     aa4:	98 7f       	andi	r25, 0xF8	; 248
     aa6:	64 30       	cpi	r22, 0x04	; 4
     aa8:	d9 f0       	breq	.+54     	; 0xae0 <timer0Config+0x44>
     aaa:	65 30       	cpi	r22, 0x05	; 5
     aac:	48 f4       	brcc	.+18     	; 0xac0 <timer0Config+0x24>
     aae:	61 30       	cpi	r22, 0x01	; 1
     ab0:	89 f0       	breq	.+34     	; 0xad4 <timer0Config+0x38>
     ab2:	61 30       	cpi	r22, 0x01	; 1
     ab4:	e0 f0       	brcs	.+56     	; 0xaee <timer0Config+0x52>
     ab6:	62 30       	cpi	r22, 0x02	; 2
     ab8:	79 f0       	breq	.+30     	; 0xad8 <timer0Config+0x3c>
     aba:	63 30       	cpi	r22, 0x03	; 3
     abc:	49 f4       	brne	.+18     	; 0xad0 <timer0Config+0x34>
     abe:	0e c0       	rjmp	.+28     	; 0xadc <timer0Config+0x40>
     ac0:	66 30       	cpi	r22, 0x06	; 6
     ac2:	91 f0       	breq	.+36     	; 0xae8 <timer0Config+0x4c>
     ac4:	66 30       	cpi	r22, 0x06	; 6
     ac6:	70 f0       	brcs	.+28     	; 0xae4 <timer0Config+0x48>
     ac8:	67 30       	cpi	r22, 0x07	; 7
     aca:	81 f0       	breq	.+32     	; 0xaec <timer0Config+0x50>
     acc:	6f 3f       	cpi	r22, 0xFF	; 255
     ace:	79 f0       	breq	.+30     	; 0xaee <timer0Config+0x52>
     ad0:	83 e0       	ldi	r24, 0x03	; 3
     ad2:	08 95       	ret
     ad4:	91 60       	ori	r25, 0x01	; 1
     ad6:	0b c0       	rjmp	.+22     	; 0xaee <timer0Config+0x52>
     ad8:	92 60       	ori	r25, 0x02	; 2
     ada:	09 c0       	rjmp	.+18     	; 0xaee <timer0Config+0x52>
     adc:	93 60       	ori	r25, 0x03	; 3
     ade:	07 c0       	rjmp	.+14     	; 0xaee <timer0Config+0x52>
     ae0:	94 60       	ori	r25, 0x04	; 4
     ae2:	05 c0       	rjmp	.+10     	; 0xaee <timer0Config+0x52>
     ae4:	95 60       	ori	r25, 0x05	; 5
     ae6:	03 c0       	rjmp	.+6      	; 0xaee <timer0Config+0x52>
     ae8:	96 60       	ori	r25, 0x06	; 6
     aea:	01 c0       	rjmp	.+2      	; 0xaee <timer0Config+0x52>
     aec:	97 60       	ori	r25, 0x07	; 7
     aee:	8f 3f       	cpi	r24, 0xFF	; 255
     af0:	d1 f0       	breq	.+52     	; 0xb26 <timer0Config+0x8a>
     af2:	2c 7f       	andi	r18, 0xFC	; 252
     af4:	97 7f       	andi	r25, 0xF7	; 247
     af6:	83 30       	cpi	r24, 0x03	; 3
     af8:	a9 f0       	breq	.+42     	; 0xb24 <timer0Config+0x88>
     afa:	84 30       	cpi	r24, 0x04	; 4
     afc:	28 f4       	brcc	.+10     	; 0xb08 <timer0Config+0x6c>
     afe:	81 30       	cpi	r24, 0x01	; 1
     b00:	71 f0       	breq	.+28     	; 0xb1e <timer0Config+0x82>
     b02:	82 30       	cpi	r24, 0x02	; 2
     b04:	48 f4       	brcc	.+18     	; 0xb18 <timer0Config+0x7c>
     b06:	0f c0       	rjmp	.+30     	; 0xb26 <timer0Config+0x8a>
     b08:	87 30       	cpi	r24, 0x07	; 7
     b0a:	59 f0       	breq	.+22     	; 0xb22 <timer0Config+0x86>
     b0c:	8f 3f       	cpi	r24, 0xFF	; 255
     b0e:	59 f0       	breq	.+22     	; 0xb26 <timer0Config+0x8a>
     b10:	85 30       	cpi	r24, 0x05	; 5
     b12:	21 f0       	breq	.+8      	; 0xb1c <timer0Config+0x80>
     b14:	84 e0       	ldi	r24, 0x04	; 4
     b16:	08 95       	ret
     b18:	22 60       	ori	r18, 0x02	; 2
     b1a:	05 c0       	rjmp	.+10     	; 0xb26 <timer0Config+0x8a>
     b1c:	98 60       	ori	r25, 0x08	; 8
     b1e:	21 60       	ori	r18, 0x01	; 1
     b20:	02 c0       	rjmp	.+4      	; 0xb26 <timer0Config+0x8a>
     b22:	98 60       	ori	r25, 0x08	; 8
     b24:	23 60       	ori	r18, 0x03	; 3
     b26:	24 bd       	out	0x24, r18	; 36
     b28:	95 bd       	out	0x25, r25	; 37
     b2a:	80 e0       	ldi	r24, 0x00	; 0
     b2c:	08 95       	ret

00000b2e <timer0OutputConfig>:
     b2e:	94 b5       	in	r25, 0x24	; 36
     b30:	8f 3f       	cpi	r24, 0xFF	; 255
     b32:	a1 f0       	breq	.+40     	; 0xb5c <timer0OutputConfig+0x2e>
     b34:	9f 73       	andi	r25, 0x3F	; 63
     b36:	82 30       	cpi	r24, 0x02	; 2
     b38:	71 f0       	breq	.+28     	; 0xb56 <timer0OutputConfig+0x28>
     b3a:	83 30       	cpi	r24, 0x03	; 3
     b3c:	28 f4       	brcc	.+10     	; 0xb48 <timer0OutputConfig+0x1a>
     b3e:	88 23       	and	r24, r24
     b40:	69 f0       	breq	.+26     	; 0xb5c <timer0OutputConfig+0x2e>
     b42:	81 30       	cpi	r24, 0x01	; 1
     b44:	21 f5       	brne	.+72     	; 0xb8e <timer0OutputConfig+0x60>
     b46:	05 c0       	rjmp	.+10     	; 0xb52 <timer0OutputConfig+0x24>
     b48:	83 30       	cpi	r24, 0x03	; 3
     b4a:	39 f0       	breq	.+14     	; 0xb5a <timer0OutputConfig+0x2c>
     b4c:	8f 3f       	cpi	r24, 0xFF	; 255
     b4e:	f9 f4       	brne	.+62     	; 0xb8e <timer0OutputConfig+0x60>
     b50:	05 c0       	rjmp	.+10     	; 0xb5c <timer0OutputConfig+0x2e>
     b52:	90 64       	ori	r25, 0x40	; 64
     b54:	03 c0       	rjmp	.+6      	; 0xb5c <timer0OutputConfig+0x2e>
     b56:	90 68       	ori	r25, 0x80	; 128
     b58:	01 c0       	rjmp	.+2      	; 0xb5c <timer0OutputConfig+0x2e>
     b5a:	90 6c       	ori	r25, 0xC0	; 192
     b5c:	6f 3f       	cpi	r22, 0xFF	; 255
     b5e:	a1 f0       	breq	.+40     	; 0xb88 <timer0OutputConfig+0x5a>
     b60:	9f 7c       	andi	r25, 0xCF	; 207
     b62:	82 30       	cpi	r24, 0x02	; 2
     b64:	71 f0       	breq	.+28     	; 0xb82 <timer0OutputConfig+0x54>
     b66:	83 30       	cpi	r24, 0x03	; 3
     b68:	28 f4       	brcc	.+10     	; 0xb74 <timer0OutputConfig+0x46>
     b6a:	88 23       	and	r24, r24
     b6c:	69 f0       	breq	.+26     	; 0xb88 <timer0OutputConfig+0x5a>
     b6e:	81 30       	cpi	r24, 0x01	; 1
     b70:	71 f4       	brne	.+28     	; 0xb8e <timer0OutputConfig+0x60>
     b72:	05 c0       	rjmp	.+10     	; 0xb7e <timer0OutputConfig+0x50>
     b74:	83 30       	cpi	r24, 0x03	; 3
     b76:	39 f0       	breq	.+14     	; 0xb86 <timer0OutputConfig+0x58>
     b78:	8f 3f       	cpi	r24, 0xFF	; 255
     b7a:	49 f4       	brne	.+18     	; 0xb8e <timer0OutputConfig+0x60>
     b7c:	05 c0       	rjmp	.+10     	; 0xb88 <timer0OutputConfig+0x5a>
     b7e:	90 61       	ori	r25, 0x10	; 16
     b80:	03 c0       	rjmp	.+6      	; 0xb88 <timer0OutputConfig+0x5a>
     b82:	90 62       	ori	r25, 0x20	; 32
     b84:	01 c0       	rjmp	.+2      	; 0xb88 <timer0OutputConfig+0x5a>
     b86:	90 63       	ori	r25, 0x30	; 48
     b88:	94 bd       	out	0x24, r25	; 36
     b8a:	80 e0       	ldi	r24, 0x00	; 0
     b8c:	08 95       	ret
     b8e:	81 e0       	ldi	r24, 0x01	; 1
     b90:	08 95       	ret

00000b92 <timer0ActivateOverflowInterrupt>:
     b92:	ee e6       	ldi	r30, 0x6E	; 110
     b94:	f0 e0       	ldi	r31, 0x00	; 0
     b96:	80 81       	ld	r24, Z
     b98:	81 60       	ori	r24, 0x01	; 1
     b9a:	80 83       	st	Z, r24
     b9c:	08 95       	ret

00000b9e <timer0DeactivateOverflowInterrupt>:
     b9e:	ee e6       	ldi	r30, 0x6E	; 110
     ba0:	f0 e0       	ldi	r31, 0x00	; 0
     ba2:	80 81       	ld	r24, Z
     ba4:	8e 7f       	andi	r24, 0xFE	; 254
     ba6:	80 83       	st	Z, r24
     ba8:	08 95       	ret

00000baa <timer0ClearOverflowInterruptRequest>:
     baa:	a8 9a       	sbi	0x15, 0	; 21
     bac:	08 95       	ret

00000bae <timer0ActivateCompareAInterrupt>:
     bae:	ee e6       	ldi	r30, 0x6E	; 110
     bb0:	f0 e0       	ldi	r31, 0x00	; 0
     bb2:	80 81       	ld	r24, Z
     bb4:	82 60       	ori	r24, 0x02	; 2
     bb6:	80 83       	st	Z, r24
     bb8:	08 95       	ret

00000bba <timer0DeactivateCompareAInterrupt>:
     bba:	ee e6       	ldi	r30, 0x6E	; 110
     bbc:	f0 e0       	ldi	r31, 0x00	; 0
     bbe:	80 81       	ld	r24, Z
     bc0:	8d 7f       	andi	r24, 0xFD	; 253
     bc2:	80 83       	st	Z, r24
     bc4:	08 95       	ret

00000bc6 <timer0ClearCompareAInterruptRequest>:
     bc6:	a9 9a       	sbi	0x15, 1	; 21
     bc8:	08 95       	ret

00000bca <timer0ActivateCompareBInterrupt>:
     bca:	ee e6       	ldi	r30, 0x6E	; 110
     bcc:	f0 e0       	ldi	r31, 0x00	; 0
     bce:	80 81       	ld	r24, Z
     bd0:	84 60       	ori	r24, 0x04	; 4
     bd2:	80 83       	st	Z, r24
     bd4:	08 95       	ret

00000bd6 <timer0DeactivateCompareBInterrupt>:
     bd6:	ee e6       	ldi	r30, 0x6E	; 110
     bd8:	f0 e0       	ldi	r31, 0x00	; 0
     bda:	80 81       	ld	r24, Z
     bdc:	8b 7f       	andi	r24, 0xFB	; 251
     bde:	80 83       	st	Z, r24
     be0:	08 95       	ret

00000be2 <timer0ClearCompareBInterruptRequest>:
     be2:	aa 9a       	sbi	0x15, 2	; 21
     be4:	08 95       	ret

00000be6 <timer0ForceCompareA>:
     be6:	85 b5       	in	r24, 0x25	; 37
     be8:	80 68       	ori	r24, 0x80	; 128
     bea:	85 bd       	out	0x25, r24	; 37
     bec:	08 95       	ret

00000bee <timer0ForceCompareB>:
     bee:	85 b5       	in	r24, 0x25	; 37
     bf0:	80 64       	ori	r24, 0x40	; 64
     bf2:	85 bd       	out	0x25, r24	; 37
     bf4:	08 95       	ret

00000bf6 <timer0SetCounterValue>:
     bf6:	86 bd       	out	0x26, r24	; 38
     bf8:	08 95       	ret

00000bfa <timer0GetCounterValue>:
     bfa:	86 b5       	in	r24, 0x26	; 38
     bfc:	08 95       	ret

00000bfe <timer0SetCompareAValue>:
     bfe:	87 bd       	out	0x27, r24	; 39
     c00:	08 95       	ret

00000c02 <timer0GetCompareAValue>:
     c02:	87 b5       	in	r24, 0x27	; 39
     c04:	08 95       	ret

00000c06 <timer0SetCompareBValue>:
     c06:	88 bd       	out	0x28, r24	; 40
     c08:	08 95       	ret

00000c0a <timer0GetCompareBValue>:
     c0a:	88 b5       	in	r24, 0x28	; 40
     c0c:	08 95       	ret

00000c0e <timer1Config>:
     c0e:	28 2f       	mov	r18, r24
     c10:	30 91 80 00 	lds	r19, 0x0080
     c14:	90 91 81 00 	lds	r25, 0x0081
     c18:	6f 3f       	cpi	r22, 0xFF	; 255
     c1a:	11 f0       	breq	.+4      	; 0xc20 <timer1Config+0x12>
     c1c:	98 7f       	andi	r25, 0xF8	; 248
     c1e:	96 2b       	or	r25, r22
     c20:	2f 3f       	cpi	r18, 0xFF	; 255
     c22:	a1 f0       	breq	.+40     	; 0xc4c <timer1Config+0x3e>
     c24:	82 2f       	mov	r24, r18
     c26:	86 95       	lsr	r24
     c28:	86 95       	lsr	r24
     c2a:	86 95       	lsr	r24
     c2c:	80 ff       	sbrs	r24, 0
     c2e:	02 c0       	rjmp	.+4      	; 0xc34 <timer1Config+0x26>
     c30:	90 61       	ori	r25, 0x10	; 16
     c32:	01 c0       	rjmp	.+2      	; 0xc36 <timer1Config+0x28>
     c34:	9f 7e       	andi	r25, 0xEF	; 239
     c36:	82 2f       	mov	r24, r18
     c38:	86 95       	lsr	r24
     c3a:	86 95       	lsr	r24
     c3c:	80 ff       	sbrs	r24, 0
     c3e:	02 c0       	rjmp	.+4      	; 0xc44 <timer1Config+0x36>
     c40:	98 60       	ori	r25, 0x08	; 8
     c42:	01 c0       	rjmp	.+2      	; 0xc46 <timer1Config+0x38>
     c44:	97 7f       	andi	r25, 0xF7	; 247
     c46:	23 70       	andi	r18, 0x03	; 3
     c48:	3c 7f       	andi	r19, 0xFC	; 252
     c4a:	32 2b       	or	r19, r18
     c4c:	30 93 80 00 	sts	0x0080, r19
     c50:	90 93 81 00 	sts	0x0081, r25
     c54:	80 e0       	ldi	r24, 0x00	; 0
     c56:	08 95       	ret

00000c58 <timer1OutputConfig>:
     c58:	90 91 80 00 	lds	r25, 0x0080
     c5c:	8f 3f       	cpi	r24, 0xFF	; 255
     c5e:	31 f0       	breq	.+12     	; 0xc6c <timer1OutputConfig+0x14>
     c60:	82 95       	swap	r24
     c62:	88 0f       	add	r24, r24
     c64:	88 0f       	add	r24, r24
     c66:	80 7c       	andi	r24, 0xC0	; 192
     c68:	9f 73       	andi	r25, 0x3F	; 63
     c6a:	98 2b       	or	r25, r24
     c6c:	6f 3f       	cpi	r22, 0xFF	; 255
     c6e:	31 f0       	breq	.+12     	; 0xc7c <timer1OutputConfig+0x24>
     c70:	89 2f       	mov	r24, r25
     c72:	8f 7c       	andi	r24, 0xCF	; 207
     c74:	96 2f       	mov	r25, r22
     c76:	92 95       	swap	r25
     c78:	90 7f       	andi	r25, 0xF0	; 240
     c7a:	98 2b       	or	r25, r24
     c7c:	90 93 80 00 	sts	0x0080, r25
     c80:	80 e0       	ldi	r24, 0x00	; 0
     c82:	08 95       	ret

00000c84 <timer1InputCaptureNoiseCancelerConfig>:
     c84:	e1 e8       	ldi	r30, 0x81	; 129
     c86:	f0 e0       	ldi	r31, 0x00	; 0
     c88:	90 81       	ld	r25, Z
     c8a:	9f 73       	andi	r25, 0x3F	; 63
     c8c:	98 2b       	or	r25, r24
     c8e:	90 83       	st	Z, r25
     c90:	80 e0       	ldi	r24, 0x00	; 0
     c92:	08 95       	ret

00000c94 <timer1ActivateOverflowInterrupt>:
     c94:	ef e6       	ldi	r30, 0x6F	; 111
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	80 81       	ld	r24, Z
     c9a:	81 60       	ori	r24, 0x01	; 1
     c9c:	80 83       	st	Z, r24
     c9e:	80 e0       	ldi	r24, 0x00	; 0
     ca0:	08 95       	ret

00000ca2 <timer1DeactivateOverflowInterrupt>:
     ca2:	ef e6       	ldi	r30, 0x6F	; 111
     ca4:	f0 e0       	ldi	r31, 0x00	; 0
     ca6:	80 81       	ld	r24, Z
     ca8:	8e 7f       	andi	r24, 0xFE	; 254
     caa:	80 83       	st	Z, r24
     cac:	80 e0       	ldi	r24, 0x00	; 0
     cae:	08 95       	ret

00000cb0 <timer1ClearOverflowInterruptRequest>:
     cb0:	b0 9a       	sbi	0x16, 0	; 22
     cb2:	80 e0       	ldi	r24, 0x00	; 0
     cb4:	08 95       	ret

00000cb6 <timer1ActivateCompareAInterrupt>:
     cb6:	ef e6       	ldi	r30, 0x6F	; 111
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	80 81       	ld	r24, Z
     cbc:	82 60       	ori	r24, 0x02	; 2
     cbe:	80 83       	st	Z, r24
     cc0:	80 e0       	ldi	r24, 0x00	; 0
     cc2:	08 95       	ret

00000cc4 <timer1DeactivateCompareAInterrupt>:
     cc4:	ef e6       	ldi	r30, 0x6F	; 111
     cc6:	f0 e0       	ldi	r31, 0x00	; 0
     cc8:	80 81       	ld	r24, Z
     cca:	8d 7f       	andi	r24, 0xFD	; 253
     ccc:	80 83       	st	Z, r24
     cce:	80 e0       	ldi	r24, 0x00	; 0
     cd0:	08 95       	ret

00000cd2 <timer1ClearCompareAInterruptRequest>:
     cd2:	b1 9a       	sbi	0x16, 1	; 22
     cd4:	80 e0       	ldi	r24, 0x00	; 0
     cd6:	08 95       	ret

00000cd8 <timer1ActivateCompareBInterrupt>:
     cd8:	ef e6       	ldi	r30, 0x6F	; 111
     cda:	f0 e0       	ldi	r31, 0x00	; 0
     cdc:	80 81       	ld	r24, Z
     cde:	84 60       	ori	r24, 0x04	; 4
     ce0:	80 83       	st	Z, r24
     ce2:	80 e0       	ldi	r24, 0x00	; 0
     ce4:	08 95       	ret

00000ce6 <timer1DeactivateCompareBInterrupt>:
     ce6:	ef e6       	ldi	r30, 0x6F	; 111
     ce8:	f0 e0       	ldi	r31, 0x00	; 0
     cea:	80 81       	ld	r24, Z
     cec:	8b 7f       	andi	r24, 0xFB	; 251
     cee:	80 83       	st	Z, r24
     cf0:	80 e0       	ldi	r24, 0x00	; 0
     cf2:	08 95       	ret

00000cf4 <timer1ClearCompareBInterruptRequest>:
     cf4:	b2 9a       	sbi	0x16, 2	; 22
     cf6:	80 e0       	ldi	r24, 0x00	; 0
     cf8:	08 95       	ret

00000cfa <timer1ActivateInputCaptureInterrupt>:
     cfa:	ef e6       	ldi	r30, 0x6F	; 111
     cfc:	f0 e0       	ldi	r31, 0x00	; 0
     cfe:	80 81       	ld	r24, Z
     d00:	80 62       	ori	r24, 0x20	; 32
     d02:	80 83       	st	Z, r24
     d04:	80 e0       	ldi	r24, 0x00	; 0
     d06:	08 95       	ret

00000d08 <timer1DeactivateInputCaptureInterrupt>:
     d08:	ef e6       	ldi	r30, 0x6F	; 111
     d0a:	f0 e0       	ldi	r31, 0x00	; 0
     d0c:	80 81       	ld	r24, Z
     d0e:	8f 7d       	andi	r24, 0xDF	; 223
     d10:	80 83       	st	Z, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	08 95       	ret

00000d16 <timer1ClearInputCaptureInterruptRequest>:
     d16:	b5 9a       	sbi	0x16, 5	; 22
     d18:	80 e0       	ldi	r24, 0x00	; 0
     d1a:	08 95       	ret

00000d1c <timer1ForceCompareA>:
     d1c:	e2 e8       	ldi	r30, 0x82	; 130
     d1e:	f0 e0       	ldi	r31, 0x00	; 0
     d20:	80 81       	ld	r24, Z
     d22:	80 68       	ori	r24, 0x80	; 128
     d24:	80 83       	st	Z, r24
     d26:	80 e0       	ldi	r24, 0x00	; 0
     d28:	08 95       	ret

00000d2a <timer1ForceCompareB>:
     d2a:	e2 e8       	ldi	r30, 0x82	; 130
     d2c:	f0 e0       	ldi	r31, 0x00	; 0
     d2e:	80 81       	ld	r24, Z
     d30:	80 64       	ori	r24, 0x40	; 64
     d32:	80 83       	st	Z, r24
     d34:	80 e0       	ldi	r24, 0x00	; 0
     d36:	08 95       	ret

00000d38 <timer1SetCounterValue>:
     d38:	2f b7       	in	r18, 0x3f	; 63
     d3a:	f8 94       	cli
     d3c:	90 93 85 00 	sts	0x0085, r25
     d40:	80 93 84 00 	sts	0x0084, r24
     d44:	2f bf       	out	0x3f, r18	; 63
     d46:	80 e0       	ldi	r24, 0x00	; 0
     d48:	08 95       	ret

00000d4a <timer1GetCounterValue>:
     d4a:	20 91 84 00 	lds	r18, 0x0084
     d4e:	30 91 85 00 	lds	r19, 0x0085
     d52:	c9 01       	movw	r24, r18
     d54:	08 95       	ret

00000d56 <timer1SetCompareAValue>:
     d56:	2f b7       	in	r18, 0x3f	; 63
     d58:	f8 94       	cli
     d5a:	90 93 89 00 	sts	0x0089, r25
     d5e:	80 93 88 00 	sts	0x0088, r24
     d62:	2f bf       	out	0x3f, r18	; 63
     d64:	80 e0       	ldi	r24, 0x00	; 0
     d66:	08 95       	ret

00000d68 <timer1GetCompareAValue>:
     d68:	20 91 88 00 	lds	r18, 0x0088
     d6c:	30 91 89 00 	lds	r19, 0x0089
     d70:	c9 01       	movw	r24, r18
     d72:	08 95       	ret

00000d74 <timer1SetCompareBValue>:
     d74:	2f b7       	in	r18, 0x3f	; 63
     d76:	f8 94       	cli
     d78:	90 93 8b 00 	sts	0x008B, r25
     d7c:	80 93 8a 00 	sts	0x008A, r24
     d80:	2f bf       	out	0x3f, r18	; 63
     d82:	80 e0       	ldi	r24, 0x00	; 0
     d84:	08 95       	ret

00000d86 <timer1GetCompareBValue>:
     d86:	20 91 8a 00 	lds	r18, 0x008A
     d8a:	30 91 8b 00 	lds	r19, 0x008B
     d8e:	c9 01       	movw	r24, r18
     d90:	08 95       	ret

00000d92 <timer1SetInputCaptureValue>:
     d92:	2f b7       	in	r18, 0x3f	; 63
     d94:	f8 94       	cli
     d96:	90 93 87 00 	sts	0x0087, r25
     d9a:	80 93 86 00 	sts	0x0086, r24
     d9e:	2f bf       	out	0x3f, r18	; 63
     da0:	80 e0       	ldi	r24, 0x00	; 0
     da2:	08 95       	ret

00000da4 <timer1GetInputCaptureValue>:
     da4:	20 91 86 00 	lds	r18, 0x0086
     da8:	30 91 87 00 	lds	r19, 0x0087
     dac:	c9 01       	movw	r24, r18
     dae:	08 95       	ret

00000db0 <timer2Config>:
     db0:	38 2f       	mov	r19, r24
     db2:	20 91 b0 00 	lds	r18, 0x00B0
     db6:	90 91 b1 00 	lds	r25, 0x00B1
     dba:	6f 3f       	cpi	r22, 0xFF	; 255
     dbc:	11 f0       	breq	.+4      	; 0xdc2 <timer2Config+0x12>
     dbe:	98 7f       	andi	r25, 0xF8	; 248
     dc0:	96 2b       	or	r25, r22
     dc2:	3f 3f       	cpi	r19, 0xFF	; 255
     dc4:	59 f0       	breq	.+22     	; 0xddc <timer2Config+0x2c>
     dc6:	83 2f       	mov	r24, r19
     dc8:	86 95       	lsr	r24
     dca:	86 95       	lsr	r24
     dcc:	80 ff       	sbrs	r24, 0
     dce:	02 c0       	rjmp	.+4      	; 0xdd4 <timer2Config+0x24>
     dd0:	98 60       	ori	r25, 0x08	; 8
     dd2:	01 c0       	rjmp	.+2      	; 0xdd6 <timer2Config+0x26>
     dd4:	97 7f       	andi	r25, 0xF7	; 247
     dd6:	33 70       	andi	r19, 0x03	; 3
     dd8:	2c 7f       	andi	r18, 0xFC	; 252
     dda:	23 2b       	or	r18, r19
     ddc:	20 93 b0 00 	sts	0x00B0, r18
     de0:	90 93 b1 00 	sts	0x00B1, r25
     de4:	80 e0       	ldi	r24, 0x00	; 0
     de6:	08 95       	ret

00000de8 <timer2OutputConfig>:
     de8:	90 91 b0 00 	lds	r25, 0x00B0
     dec:	8f 3f       	cpi	r24, 0xFF	; 255
     dee:	31 f0       	breq	.+12     	; 0xdfc <timer2OutputConfig+0x14>
     df0:	82 95       	swap	r24
     df2:	88 0f       	add	r24, r24
     df4:	88 0f       	add	r24, r24
     df6:	80 7c       	andi	r24, 0xC0	; 192
     df8:	9f 73       	andi	r25, 0x3F	; 63
     dfa:	98 2b       	or	r25, r24
     dfc:	6f 3f       	cpi	r22, 0xFF	; 255
     dfe:	31 f0       	breq	.+12     	; 0xe0c <timer2OutputConfig+0x24>
     e00:	89 2f       	mov	r24, r25
     e02:	8f 7c       	andi	r24, 0xCF	; 207
     e04:	96 2f       	mov	r25, r22
     e06:	92 95       	swap	r25
     e08:	90 7f       	andi	r25, 0xF0	; 240
     e0a:	98 2b       	or	r25, r24
     e0c:	90 93 b0 00 	sts	0x00B0, r25
     e10:	80 e0       	ldi	r24, 0x00	; 0
     e12:	08 95       	ret

00000e14 <timer2ActivateOverflowInterrupt>:
     e14:	e0 e7       	ldi	r30, 0x70	; 112
     e16:	f0 e0       	ldi	r31, 0x00	; 0
     e18:	80 81       	ld	r24, Z
     e1a:	81 60       	ori	r24, 0x01	; 1
     e1c:	80 83       	st	Z, r24
     e1e:	80 e0       	ldi	r24, 0x00	; 0
     e20:	08 95       	ret

00000e22 <timer2DeactivateOverflowInterrupt>:
     e22:	e0 e7       	ldi	r30, 0x70	; 112
     e24:	f0 e0       	ldi	r31, 0x00	; 0
     e26:	80 81       	ld	r24, Z
     e28:	8e 7f       	andi	r24, 0xFE	; 254
     e2a:	80 83       	st	Z, r24
     e2c:	80 e0       	ldi	r24, 0x00	; 0
     e2e:	08 95       	ret

00000e30 <timer2ClearOverflowInterruptRequest>:
     e30:	b8 9a       	sbi	0x17, 0	; 23
     e32:	80 e0       	ldi	r24, 0x00	; 0
     e34:	08 95       	ret

00000e36 <timer2ActivateCompareAInterrupt>:
     e36:	e0 e7       	ldi	r30, 0x70	; 112
     e38:	f0 e0       	ldi	r31, 0x00	; 0
     e3a:	80 81       	ld	r24, Z
     e3c:	82 60       	ori	r24, 0x02	; 2
     e3e:	80 83       	st	Z, r24
     e40:	80 e0       	ldi	r24, 0x00	; 0
     e42:	08 95       	ret

00000e44 <timer2DeactivateCompareAInterrupt>:
     e44:	e0 e7       	ldi	r30, 0x70	; 112
     e46:	f0 e0       	ldi	r31, 0x00	; 0
     e48:	80 81       	ld	r24, Z
     e4a:	8d 7f       	andi	r24, 0xFD	; 253
     e4c:	80 83       	st	Z, r24
     e4e:	80 e0       	ldi	r24, 0x00	; 0
     e50:	08 95       	ret

00000e52 <timer2ClearCompareAInterruptRequest>:
     e52:	b9 9a       	sbi	0x17, 1	; 23
     e54:	80 e0       	ldi	r24, 0x00	; 0
     e56:	08 95       	ret

00000e58 <timer2ActivateCompareBInterrupt>:
     e58:	e0 e7       	ldi	r30, 0x70	; 112
     e5a:	f0 e0       	ldi	r31, 0x00	; 0
     e5c:	80 81       	ld	r24, Z
     e5e:	84 60       	ori	r24, 0x04	; 4
     e60:	80 83       	st	Z, r24
     e62:	80 e0       	ldi	r24, 0x00	; 0
     e64:	08 95       	ret

00000e66 <timer2DeactivateCompareBInterrupt>:
     e66:	e0 e7       	ldi	r30, 0x70	; 112
     e68:	f0 e0       	ldi	r31, 0x00	; 0
     e6a:	80 81       	ld	r24, Z
     e6c:	8b 7f       	andi	r24, 0xFB	; 251
     e6e:	80 83       	st	Z, r24
     e70:	80 e0       	ldi	r24, 0x00	; 0
     e72:	08 95       	ret

00000e74 <timer2ClearCompareBInterruptRequest>:
     e74:	ba 9a       	sbi	0x17, 2	; 23
     e76:	80 e0       	ldi	r24, 0x00	; 0
     e78:	08 95       	ret

00000e7a <timer2ForceCompareA>:
     e7a:	e1 eb       	ldi	r30, 0xB1	; 177
     e7c:	f0 e0       	ldi	r31, 0x00	; 0
     e7e:	80 81       	ld	r24, Z
     e80:	80 68       	ori	r24, 0x80	; 128
     e82:	80 83       	st	Z, r24
     e84:	80 e0       	ldi	r24, 0x00	; 0
     e86:	08 95       	ret

00000e88 <timer2ForceCompareB>:
     e88:	e1 eb       	ldi	r30, 0xB1	; 177
     e8a:	f0 e0       	ldi	r31, 0x00	; 0
     e8c:	80 81       	ld	r24, Z
     e8e:	80 64       	ori	r24, 0x40	; 64
     e90:	80 83       	st	Z, r24
     e92:	80 e0       	ldi	r24, 0x00	; 0
     e94:	08 95       	ret

00000e96 <timer2SetCounterValue>:
     e96:	80 93 b2 00 	sts	0x00B2, r24
     e9a:	80 e0       	ldi	r24, 0x00	; 0
     e9c:	08 95       	ret

00000e9e <timer2GetCounterValue>:
     e9e:	80 91 b2 00 	lds	r24, 0x00B2
     ea2:	08 95       	ret

00000ea4 <timer2SetCompareAValue>:
     ea4:	80 93 b3 00 	sts	0x00B3, r24
     ea8:	80 e0       	ldi	r24, 0x00	; 0
     eaa:	08 95       	ret

00000eac <timer2GetCompareAValue>:
     eac:	80 91 b3 00 	lds	r24, 0x00B3
     eb0:	08 95       	ret

00000eb2 <timer2SetCompareBValue>:
     eb2:	80 93 b4 00 	sts	0x00B4, r24
     eb6:	80 e0       	ldi	r24, 0x00	; 0
     eb8:	08 95       	ret

00000eba <timer2GetCompareBValue>:
     eba:	80 91 b4 00 	lds	r24, 0x00B4
     ebe:	08 95       	ret

00000ec0 <adcConfig>:
     ec0:	98 2f       	mov	r25, r24
     ec2:	6f 3f       	cpi	r22, 0xFF	; 255
     ec4:	51 f0       	breq	.+20     	; 0xeda <adcConfig+0x1a>
     ec6:	80 91 7c 00 	lds	r24, 0x007C
     eca:	62 95       	swap	r22
     ecc:	66 0f       	add	r22, r22
     ece:	66 0f       	add	r22, r22
     ed0:	60 7c       	andi	r22, 0xC0	; 192
     ed2:	8f 73       	andi	r24, 0x3F	; 63
     ed4:	86 2b       	or	r24, r22
     ed6:	80 93 7c 00 	sts	0x007C, r24
     eda:	4f 3f       	cpi	r20, 0xFF	; 255
     edc:	31 f0       	breq	.+12     	; 0xeea <adcConfig+0x2a>
     ede:	80 91 7a 00 	lds	r24, 0x007A
     ee2:	88 7f       	andi	r24, 0xF8	; 248
     ee4:	84 2b       	or	r24, r20
     ee6:	80 93 7a 00 	sts	0x007A, r24
     eea:	9f 3f       	cpi	r25, 0xFF	; 255
     eec:	39 f0       	breq	.+14     	; 0xefc <adcConfig+0x3c>
     eee:	99 23       	and	r25, r25
     ef0:	39 f4       	brne	.+14     	; 0xf00 <adcConfig+0x40>
     ef2:	80 91 7a 00 	lds	r24, 0x007A
     ef6:	8f 7d       	andi	r24, 0xDF	; 223
     ef8:	80 93 7a 00 	sts	0x007A, r24
     efc:	80 e0       	ldi	r24, 0x00	; 0
     efe:	08 95       	ret
     f00:	80 91 7b 00 	lds	r24, 0x007B
     f04:	88 7f       	andi	r24, 0xF8	; 248
     f06:	95 30       	cpi	r25, 0x05	; 5
     f08:	b9 f0       	breq	.+46     	; 0xf38 <adcConfig+0x78>
     f0a:	96 30       	cpi	r25, 0x06	; 6
     f0c:	38 f4       	brcc	.+14     	; 0xf1c <adcConfig+0x5c>
     f0e:	93 30       	cpi	r25, 0x03	; 3
     f10:	79 f0       	breq	.+30     	; 0xf30 <adcConfig+0x70>
     f12:	94 30       	cpi	r25, 0x04	; 4
     f14:	78 f4       	brcc	.+30     	; 0xf34 <adcConfig+0x74>
     f16:	92 30       	cpi	r25, 0x02	; 2
     f18:	39 f4       	brne	.+14     	; 0xf28 <adcConfig+0x68>
     f1a:	08 c0       	rjmp	.+16     	; 0xf2c <adcConfig+0x6c>
     f1c:	97 30       	cpi	r25, 0x07	; 7
     f1e:	81 f0       	breq	.+32     	; 0xf40 <adcConfig+0x80>
     f20:	97 30       	cpi	r25, 0x07	; 7
     f22:	60 f0       	brcs	.+24     	; 0xf3c <adcConfig+0x7c>
     f24:	98 30       	cpi	r25, 0x08	; 8
     f26:	71 f0       	breq	.+28     	; 0xf44 <adcConfig+0x84>
     f28:	87 e0       	ldi	r24, 0x07	; 7
     f2a:	08 95       	ret
     f2c:	81 60       	ori	r24, 0x01	; 1
     f2e:	0b c0       	rjmp	.+22     	; 0xf46 <adcConfig+0x86>
     f30:	82 60       	ori	r24, 0x02	; 2
     f32:	09 c0       	rjmp	.+18     	; 0xf46 <adcConfig+0x86>
     f34:	83 60       	ori	r24, 0x03	; 3
     f36:	07 c0       	rjmp	.+14     	; 0xf46 <adcConfig+0x86>
     f38:	84 60       	ori	r24, 0x04	; 4
     f3a:	05 c0       	rjmp	.+10     	; 0xf46 <adcConfig+0x86>
     f3c:	85 60       	ori	r24, 0x05	; 5
     f3e:	03 c0       	rjmp	.+6      	; 0xf46 <adcConfig+0x86>
     f40:	86 60       	ori	r24, 0x06	; 6
     f42:	01 c0       	rjmp	.+2      	; 0xf46 <adcConfig+0x86>
     f44:	87 60       	ori	r24, 0x07	; 7
     f46:	80 93 7b 00 	sts	0x007B, r24
     f4a:	80 91 7a 00 	lds	r24, 0x007A
     f4e:	80 62       	ori	r24, 0x20	; 32
     f50:	80 93 7a 00 	sts	0x007A, r24
     f54:	80 e0       	ldi	r24, 0x00	; 0
     f56:	08 95       	ret

00000f58 <adcSelectChannel>:
     f58:	ec e7       	ldi	r30, 0x7C	; 124
     f5a:	f0 e0       	ldi	r31, 0x00	; 0
     f5c:	90 81       	ld	r25, Z
     f5e:	90 7f       	andi	r25, 0xF0	; 240
     f60:	98 2b       	or	r25, r24
     f62:	90 83       	st	Z, r25
     f64:	80 e0       	ldi	r24, 0x00	; 0
     f66:	08 95       	ret

00000f68 <adcEnableDigitalInput>:
     f68:	ee e7       	ldi	r30, 0x7E	; 126
     f6a:	f0 e0       	ldi	r31, 0x00	; 0
     f6c:	90 81       	ld	r25, Z
     f6e:	80 95       	com	r24
     f70:	98 23       	and	r25, r24
     f72:	90 83       	st	Z, r25
     f74:	80 e0       	ldi	r24, 0x00	; 0
     f76:	08 95       	ret

00000f78 <adcDisableDigitalInput>:
     f78:	ee e7       	ldi	r30, 0x7E	; 126
     f7a:	f0 e0       	ldi	r31, 0x00	; 0
     f7c:	90 81       	ld	r25, Z
     f7e:	98 2b       	or	r25, r24
     f80:	90 83       	st	Z, r25
     f82:	80 e0       	ldi	r24, 0x00	; 0
     f84:	08 95       	ret

00000f86 <adcDataPresentation>:
     f86:	88 23       	and	r24, r24
     f88:	21 f4       	brne	.+8      	; 0xf92 <adcDataPresentation+0xc>
     f8a:	80 91 7c 00 	lds	r24, 0x007C
     f8e:	80 62       	ori	r24, 0x20	; 32
     f90:	03 c0       	rjmp	.+6      	; 0xf98 <adcDataPresentation+0x12>
     f92:	80 91 7c 00 	lds	r24, 0x007C
     f96:	8f 7d       	andi	r24, 0xDF	; 223
     f98:	80 93 7c 00 	sts	0x007C, r24
     f9c:	80 e0       	ldi	r24, 0x00	; 0
     f9e:	08 95       	ret

00000fa0 <adcEnable>:
     fa0:	ea e7       	ldi	r30, 0x7A	; 122
     fa2:	f0 e0       	ldi	r31, 0x00	; 0
     fa4:	80 81       	ld	r24, Z
     fa6:	80 68       	ori	r24, 0x80	; 128
     fa8:	80 83       	st	Z, r24
     faa:	80 e0       	ldi	r24, 0x00	; 0
     fac:	08 95       	ret

00000fae <adcDisable>:
     fae:	ea e7       	ldi	r30, 0x7A	; 122
     fb0:	f0 e0       	ldi	r31, 0x00	; 0
     fb2:	80 81       	ld	r24, Z
     fb4:	8f 77       	andi	r24, 0x7F	; 127
     fb6:	80 83       	st	Z, r24
     fb8:	80 e0       	ldi	r24, 0x00	; 0
     fba:	08 95       	ret

00000fbc <adcClearInterruptRequest>:
     fbc:	ea e7       	ldi	r30, 0x7A	; 122
     fbe:	f0 e0       	ldi	r31, 0x00	; 0
     fc0:	80 81       	ld	r24, Z
     fc2:	80 61       	ori	r24, 0x10	; 16
     fc4:	80 83       	st	Z, r24
     fc6:	80 e0       	ldi	r24, 0x00	; 0
     fc8:	08 95       	ret

00000fca <adcActivateInterrupt>:
     fca:	ea e7       	ldi	r30, 0x7A	; 122
     fcc:	f0 e0       	ldi	r31, 0x00	; 0
     fce:	80 81       	ld	r24, Z
     fd0:	88 60       	ori	r24, 0x08	; 8
     fd2:	80 83       	st	Z, r24
     fd4:	80 e0       	ldi	r24, 0x00	; 0
     fd6:	08 95       	ret

00000fd8 <adcDeactivateInterrupt>:
     fd8:	ea e7       	ldi	r30, 0x7A	; 122
     fda:	f0 e0       	ldi	r31, 0x00	; 0
     fdc:	80 81       	ld	r24, Z
     fde:	87 7f       	andi	r24, 0xF7	; 247
     fe0:	80 83       	st	Z, r24
     fe2:	80 e0       	ldi	r24, 0x00	; 0
     fe4:	08 95       	ret

00000fe6 <adcStartConversion>:
     fe6:	ea e7       	ldi	r30, 0x7A	; 122
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	80 81       	ld	r24, Z
     fec:	80 64       	ori	r24, 0x40	; 64
     fee:	80 83       	st	Z, r24
     ff0:	80 e0       	ldi	r24, 0x00	; 0
     ff2:	08 95       	ret

00000ff4 <adcIsBusy>:
     ff4:	80 91 7a 00 	lds	r24, 0x007A
     ff8:	82 95       	swap	r24
     ffa:	86 95       	lsr	r24
     ffc:	86 95       	lsr	r24
     ffe:	81 70       	andi	r24, 0x01	; 1
    1000:	08 95       	ret

00001002 <adcWaitUntilConversionFinish>:
    1002:	80 91 7a 00 	lds	r24, 0x007A
    1006:	86 fd       	sbrc	r24, 6
    1008:	fc cf       	rjmp	.-8      	; 0x1002 <adcWaitUntilConversionFinish>
    100a:	80 e0       	ldi	r24, 0x00	; 0
    100c:	08 95       	ret

0000100e <usartConfig>:
    100e:	8f 92       	push	r8
    1010:	9f 92       	push	r9
    1012:	af 92       	push	r10
    1014:	bf 92       	push	r11
    1016:	cf 92       	push	r12
    1018:	df 92       	push	r13
    101a:	ef 92       	push	r14
    101c:	ff 92       	push	r15
    101e:	0f 93       	push	r16
    1020:	5a 01       	movw	r10, r20
    1022:	6b 01       	movw	r12, r22
    1024:	9e 2d       	mov	r25, r14
    1026:	30 91 c0 00 	lds	r19, 0x00C0
    102a:	30 91 c1 00 	lds	r19, 0x00C1
    102e:	30 91 c2 00 	lds	r19, 0x00C2
    1032:	9f 3f       	cpi	r25, 0xFF	; 255
    1034:	21 f0       	breq	.+8      	; 0x103e <usartConfig+0x30>
    1036:	92 30       	cpi	r25, 0x02	; 2
    1038:	10 f0       	brcs	.+4      	; 0x103e <usartConfig+0x30>
    103a:	87 e0       	ldi	r24, 0x07	; 7
    103c:	5f c0       	rjmp	.+190    	; 0x10fc <usartConfig+0xee>
    103e:	0f 3f       	cpi	r16, 0xFF	; 255
    1040:	19 f0       	breq	.+6      	; 0x1048 <usartConfig+0x3a>
    1042:	03 30       	cpi	r16, 0x03	; 3
    1044:	08 f0       	brcs	.+2      	; 0x1048 <usartConfig+0x3a>
    1046:	59 c0       	rjmp	.+178    	; 0x10fa <usartConfig+0xec>
    1048:	2f 3f       	cpi	r18, 0xFF	; 255
    104a:	19 f0       	breq	.+6      	; 0x1052 <usartConfig+0x44>
    104c:	25 30       	cpi	r18, 0x05	; 5
    104e:	08 f0       	brcs	.+2      	; 0x1052 <usartConfig+0x44>
    1050:	54 c0       	rjmp	.+168    	; 0x10fa <usartConfig+0xec>
    1052:	8f 3f       	cpi	r24, 0xFF	; 255
    1054:	89 f4       	brne	.+34     	; 0x1078 <usartConfig+0x6a>
    1056:	80 91 c2 00 	lds	r24, 0x00C2
    105a:	82 95       	swap	r24
    105c:	86 95       	lsr	r24
    105e:	86 95       	lsr	r24
    1060:	83 70       	andi	r24, 0x03	; 3
    1062:	31 f0       	breq	.+12     	; 0x1070 <usartConfig+0x62>
    1064:	83 30       	cpi	r24, 0x03	; 3
    1066:	11 f4       	brne	.+4      	; 0x106c <usartConfig+0x5e>
    1068:	84 e0       	ldi	r24, 0x04	; 4
    106a:	06 c0       	rjmp	.+12     	; 0x1078 <usartConfig+0x6a>
    106c:	80 e0       	ldi	r24, 0x00	; 0
    106e:	04 c0       	rjmp	.+8      	; 0x1078 <usartConfig+0x6a>
    1070:	80 91 c0 00 	lds	r24, 0x00C0
    1074:	86 95       	lsr	r24
    1076:	81 70       	andi	r24, 0x01	; 1
    1078:	9f ef       	ldi	r25, 0xFF	; 255
    107a:	a9 16       	cp	r10, r25
    107c:	9f ef       	ldi	r25, 0xFF	; 255
    107e:	b9 06       	cpc	r11, r25
    1080:	9f ef       	ldi	r25, 0xFF	; 255
    1082:	c9 06       	cpc	r12, r25
    1084:	9f ef       	ldi	r25, 0xFF	; 255
    1086:	d9 06       	cpc	r13, r25
    1088:	b1 f1       	breq	.+108    	; 0x10f6 <usartConfig+0xe8>
    108a:	81 30       	cpi	r24, 0x01	; 1
    108c:	91 f0       	breq	.+36     	; 0x10b2 <usartConfig+0xa4>
    108e:	81 30       	cpi	r24, 0x01	; 1
    1090:	58 f0       	brcs	.+22     	; 0x10a8 <usartConfig+0x9a>
    1092:	84 30       	cpi	r24, 0x04	; 4
    1094:	99 f0       	breq	.+38     	; 0x10bc <usartConfig+0xae>
    1096:	88 24       	eor	r8, r8
    1098:	99 24       	eor	r9, r9
    109a:	aa 24       	eor	r10, r10
    109c:	bb 24       	eor	r11, r11
    109e:	cc 24       	eor	r12, r12
    10a0:	dd 24       	eor	r13, r13
    10a2:	ee 24       	eor	r14, r14
    10a4:	ff 24       	eor	r15, r15
    10a6:	1b c0       	rjmp	.+54     	; 0x10de <usartConfig+0xd0>
    10a8:	60 e4       	ldi	r22, 0x40	; 64
    10aa:	72 e4       	ldi	r23, 0x42	; 66
    10ac:	8f e0       	ldi	r24, 0x0F	; 15
    10ae:	90 e0       	ldi	r25, 0x00	; 0
    10b0:	09 c0       	rjmp	.+18     	; 0x10c4 <usartConfig+0xb6>
    10b2:	60 e8       	ldi	r22, 0x80	; 128
    10b4:	74 e8       	ldi	r23, 0x84	; 132
    10b6:	8e e1       	ldi	r24, 0x1E	; 30
    10b8:	90 e0       	ldi	r25, 0x00	; 0
    10ba:	04 c0       	rjmp	.+8      	; 0x10c4 <usartConfig+0xb6>
    10bc:	60 e0       	ldi	r22, 0x00	; 0
    10be:	72 e1       	ldi	r23, 0x12	; 18
    10c0:	8a e7       	ldi	r24, 0x7A	; 122
    10c2:	90 e0       	ldi	r25, 0x00	; 0
    10c4:	a6 01       	movw	r20, r12
    10c6:	95 01       	movw	r18, r10
    10c8:	0e 94 3a 0a 	call	0x1474	; 0x1474 <__udivmodsi4>
    10cc:	21 50       	subi	r18, 0x01	; 1
    10ce:	30 40       	sbci	r19, 0x00	; 0
    10d0:	40 40       	sbci	r20, 0x00	; 0
    10d2:	50 40       	sbci	r21, 0x00	; 0
    10d4:	49 01       	movw	r8, r18
    10d6:	5a 01       	movw	r10, r20
    10d8:	cc 24       	eor	r12, r12
    10da:	dd 24       	eor	r13, r13
    10dc:	76 01       	movw	r14, r12
    10de:	94 01       	movw	r18, r8
    10e0:	a5 01       	movw	r20, r10
    10e2:	b6 01       	movw	r22, r12
    10e4:	c7 01       	movw	r24, r14
    10e6:	08 e0       	ldi	r16, 0x08	; 8
    10e8:	0e 94 5e 0a 	call	0x14bc	; 0x14bc <__lshrdi3>
    10ec:	2f 70       	andi	r18, 0x0F	; 15
    10ee:	20 93 c5 00 	sts	0x00C5, r18
    10f2:	80 92 c4 00 	sts	0x00C4, r8
    10f6:	80 e0       	ldi	r24, 0x00	; 0
    10f8:	01 c0       	rjmp	.+2      	; 0x10fc <usartConfig+0xee>
    10fa:	85 e0       	ldi	r24, 0x05	; 5
    10fc:	0f 91       	pop	r16
    10fe:	ff 90       	pop	r15
    1100:	ef 90       	pop	r14
    1102:	df 90       	pop	r13
    1104:	cf 90       	pop	r12
    1106:	bf 90       	pop	r11
    1108:	af 90       	pop	r10
    110a:	9f 90       	pop	r9
    110c:	8f 90       	pop	r8
    110e:	08 95       	ret

00001110 <usartEnableReceiver>:
    1110:	e1 ec       	ldi	r30, 0xC1	; 193
    1112:	f0 e0       	ldi	r31, 0x00	; 0
    1114:	80 81       	ld	r24, Z
    1116:	80 61       	ori	r24, 0x10	; 16
    1118:	80 83       	st	Z, r24
    111a:	80 e0       	ldi	r24, 0x00	; 0
    111c:	08 95       	ret

0000111e <usartDisableReceiver>:
    111e:	e1 ec       	ldi	r30, 0xC1	; 193
    1120:	f0 e0       	ldi	r31, 0x00	; 0
    1122:	80 81       	ld	r24, Z
    1124:	8f 7e       	andi	r24, 0xEF	; 239
    1126:	80 83       	st	Z, r24
    1128:	80 e0       	ldi	r24, 0x00	; 0
    112a:	08 95       	ret

0000112c <usartEnableTransmitter>:
    112c:	e1 ec       	ldi	r30, 0xC1	; 193
    112e:	f0 e0       	ldi	r31, 0x00	; 0
    1130:	80 81       	ld	r24, Z
    1132:	88 60       	ori	r24, 0x08	; 8
    1134:	80 83       	st	Z, r24
    1136:	80 e0       	ldi	r24, 0x00	; 0
    1138:	08 95       	ret

0000113a <usartDisableTransmitter>:
    113a:	e1 ec       	ldi	r30, 0xC1	; 193
    113c:	f0 e0       	ldi	r31, 0x00	; 0
    113e:	80 81       	ld	r24, Z
    1140:	87 7f       	andi	r24, 0xF7	; 247
    1142:	80 83       	st	Z, r24
    1144:	80 e0       	ldi	r24, 0x00	; 0
    1146:	08 95       	ret

00001148 <usartActivateReceptionCompleteInterrupt>:
    1148:	e1 ec       	ldi	r30, 0xC1	; 193
    114a:	f0 e0       	ldi	r31, 0x00	; 0
    114c:	80 81       	ld	r24, Z
    114e:	80 68       	ori	r24, 0x80	; 128
    1150:	80 83       	st	Z, r24
    1152:	80 e0       	ldi	r24, 0x00	; 0
    1154:	08 95       	ret

00001156 <usartDeactivateReceptionCompleteInterrupt>:
    1156:	e1 ec       	ldi	r30, 0xC1	; 193
    1158:	f0 e0       	ldi	r31, 0x00	; 0
    115a:	80 81       	ld	r24, Z
    115c:	8f 77       	andi	r24, 0x7F	; 127
    115e:	80 83       	st	Z, r24
    1160:	80 e0       	ldi	r24, 0x00	; 0
    1162:	08 95       	ret

00001164 <usartActivateTransmissionCompleteInterrupt>:
    1164:	e1 ec       	ldi	r30, 0xC1	; 193
    1166:	f0 e0       	ldi	r31, 0x00	; 0
    1168:	80 81       	ld	r24, Z
    116a:	80 64       	ori	r24, 0x40	; 64
    116c:	80 83       	st	Z, r24
    116e:	80 e0       	ldi	r24, 0x00	; 0
    1170:	08 95       	ret

00001172 <usartDeactivateTransmissionCompleteInterrupt>:
    1172:	e1 ec       	ldi	r30, 0xC1	; 193
    1174:	f0 e0       	ldi	r31, 0x00	; 0
    1176:	80 81       	ld	r24, Z
    1178:	8f 7b       	andi	r24, 0xBF	; 191
    117a:	80 83       	st	Z, r24
    117c:	80 e0       	ldi	r24, 0x00	; 0
    117e:	08 95       	ret

00001180 <usartActivateBufferEmptyInterrupt>:
    1180:	e1 ec       	ldi	r30, 0xC1	; 193
    1182:	f0 e0       	ldi	r31, 0x00	; 0
    1184:	80 81       	ld	r24, Z
    1186:	80 62       	ori	r24, 0x20	; 32
    1188:	80 83       	st	Z, r24
    118a:	80 e0       	ldi	r24, 0x00	; 0
    118c:	08 95       	ret

0000118e <usartDeactivateBufferEmptyInterrupt>:
    118e:	e1 ec       	ldi	r30, 0xC1	; 193
    1190:	f0 e0       	ldi	r31, 0x00	; 0
    1192:	80 81       	ld	r24, Z
    1194:	8f 7d       	andi	r24, 0xDF	; 223
    1196:	80 83       	st	Z, r24
    1198:	80 e0       	ldi	r24, 0x00	; 0
    119a:	08 95       	ret

0000119c <usartStdio>:
    119c:	8d e0       	ldi	r24, 0x0D	; 13
    119e:	91 e0       	ldi	r25, 0x01	; 1
    11a0:	90 93 5a 01 	sts	0x015A, r25
    11a4:	80 93 59 01 	sts	0x0159, r24
    11a8:	90 93 58 01 	sts	0x0158, r25
    11ac:	80 93 57 01 	sts	0x0157, r24
    11b0:	90 93 56 01 	sts	0x0156, r25
    11b4:	80 93 55 01 	sts	0x0155, r24
    11b8:	80 e0       	ldi	r24, 0x00	; 0
    11ba:	08 95       	ret

000011bc <usartIsReceptionComplete>:
    11bc:	80 91 c0 00 	lds	r24, 0x00C0
    11c0:	88 1f       	adc	r24, r24
    11c2:	88 27       	eor	r24, r24
    11c4:	88 1f       	adc	r24, r24
    11c6:	08 95       	ret

000011c8 <usartIsTransmissionComplete>:
    11c8:	80 91 c0 00 	lds	r24, 0x00C0
    11cc:	82 95       	swap	r24
    11ce:	86 95       	lsr	r24
    11d0:	86 95       	lsr	r24
    11d2:	81 70       	andi	r24, 0x01	; 1
    11d4:	08 95       	ret

000011d6 <usartIsBufferEmpty>:
    11d6:	80 91 c0 00 	lds	r24, 0x00C0
    11da:	82 95       	swap	r24
    11dc:	86 95       	lsr	r24
    11de:	81 70       	andi	r24, 0x01	; 1
    11e0:	08 95       	ret

000011e2 <usartCheckError>:
    11e2:	80 91 c0 00 	lds	r24, 0x00C0
    11e6:	82 95       	swap	r24
    11e8:	8f 70       	andi	r24, 0x0F	; 15
    11ea:	80 ff       	sbrs	r24, 0
    11ec:	02 c0       	rjmp	.+4      	; 0x11f2 <usartCheckError+0x10>
    11ee:	92 e0       	ldi	r25, 0x02	; 2
    11f0:	01 c0       	rjmp	.+2      	; 0x11f4 <usartCheckError+0x12>
    11f2:	90 e0       	ldi	r25, 0x00	; 0
    11f4:	80 91 c0 00 	lds	r24, 0x00C0
    11f8:	86 95       	lsr	r24
    11fa:	86 95       	lsr	r24
    11fc:	86 95       	lsr	r24
    11fe:	80 fd       	sbrc	r24, 0
    1200:	94 60       	ori	r25, 0x04	; 4
    1202:	80 91 c0 00 	lds	r24, 0x00C0
    1206:	86 95       	lsr	r24
    1208:	86 95       	lsr	r24
    120a:	80 fd       	sbrc	r24, 0
    120c:	98 60       	ori	r25, 0x08	; 8
    120e:	99 23       	and	r25, r25
    1210:	09 f4       	brne	.+2      	; 0x1214 <usartCheckError+0x32>
    1212:	91 e0       	ldi	r25, 0x01	; 1
    1214:	89 2f       	mov	r24, r25
    1216:	08 95       	ret

00001218 <usartTransmit>:
    1218:	98 2f       	mov	r25, r24
    121a:	80 91 c0 00 	lds	r24, 0x00C0
    121e:	85 ff       	sbrs	r24, 5
    1220:	fc cf       	rjmp	.-8      	; 0x121a <usartTransmit+0x2>
    1222:	90 93 c6 00 	sts	0x00C6, r25
    1226:	80 e0       	ldi	r24, 0x00	; 0
    1228:	08 95       	ret

0000122a <usartTransmit9bits>:
    122a:	9c 01       	movw	r18, r24
    122c:	80 91 c0 00 	lds	r24, 0x00C0
    1230:	85 ff       	sbrs	r24, 5
    1232:	fc cf       	rjmp	.-8      	; 0x122c <usartTransmit9bits+0x2>
    1234:	c9 01       	movw	r24, r18
    1236:	80 70       	andi	r24, 0x00	; 0
    1238:	91 70       	andi	r25, 0x01	; 1
    123a:	99 23       	and	r25, r25
    123c:	21 f0       	breq	.+8      	; 0x1246 <usartTransmit9bits+0x1c>
    123e:	80 91 c1 00 	lds	r24, 0x00C1
    1242:	81 60       	ori	r24, 0x01	; 1
    1244:	03 c0       	rjmp	.+6      	; 0x124c <usartTransmit9bits+0x22>
    1246:	80 91 c1 00 	lds	r24, 0x00C1
    124a:	8e 7f       	andi	r24, 0xFE	; 254
    124c:	80 93 c1 00 	sts	0x00C1, r24
    1250:	20 93 c6 00 	sts	0x00C6, r18
    1254:	80 e0       	ldi	r24, 0x00	; 0
    1256:	08 95       	ret

00001258 <usartTransmitStd>:
    1258:	98 2f       	mov	r25, r24
    125a:	80 91 c0 00 	lds	r24, 0x00C0
    125e:	85 ff       	sbrs	r24, 5
    1260:	fc cf       	rjmp	.-8      	; 0x125a <usartTransmitStd+0x2>
    1262:	90 93 c6 00 	sts	0x00C6, r25
    1266:	80 e0       	ldi	r24, 0x00	; 0
    1268:	08 95       	ret

0000126a <usartReceive>:
    126a:	80 91 c0 00 	lds	r24, 0x00C0
    126e:	87 ff       	sbrs	r24, 7
    1270:	fc cf       	rjmp	.-8      	; 0x126a <usartReceive>
    1272:	80 91 c0 00 	lds	r24, 0x00C0
    1276:	80 91 c6 00 	lds	r24, 0x00C6
    127a:	08 95       	ret

0000127c <usartReceive9bits>:
    127c:	80 91 c0 00 	lds	r24, 0x00C0
    1280:	87 ff       	sbrs	r24, 7
    1282:	fc cf       	rjmp	.-8      	; 0x127c <usartReceive9bits>
    1284:	80 91 c0 00 	lds	r24, 0x00C0
    1288:	20 91 c1 00 	lds	r18, 0x00C1
    128c:	80 91 c6 00 	lds	r24, 0x00C6
    1290:	30 e0       	ldi	r19, 0x00	; 0
    1292:	22 70       	andi	r18, 0x02	; 2
    1294:	30 70       	andi	r19, 0x00	; 0
    1296:	36 95       	lsr	r19
    1298:	32 2f       	mov	r19, r18
    129a:	22 27       	eor	r18, r18
    129c:	37 95       	ror	r19
    129e:	27 95       	ror	r18
    12a0:	90 e0       	ldi	r25, 0x00	; 0
    12a2:	28 2b       	or	r18, r24
    12a4:	39 2b       	or	r19, r25
    12a6:	c9 01       	movw	r24, r18
    12a8:	08 95       	ret

000012aa <usartReceiveStd>:
    12aa:	80 91 c0 00 	lds	r24, 0x00C0
    12ae:	87 ff       	sbrs	r24, 7
    12b0:	fc cf       	rjmp	.-8      	; 0x12aa <usartReceiveStd>
    12b2:	80 91 c6 00 	lds	r24, 0x00C6
    12b6:	90 e0       	ldi	r25, 0x00	; 0
    12b8:	08 95       	ret

000012ba <usartClearReceptionBuffer>:
    12ba:	02 c0       	rjmp	.+4      	; 0x12c0 <usartClearReceptionBuffer+0x6>
    12bc:	80 91 c6 00 	lds	r24, 0x00C6
    12c0:	80 91 c0 00 	lds	r24, 0x00C0
    12c4:	87 fd       	sbrc	r24, 7
    12c6:	fa cf       	rjmp	.-12     	; 0x12bc <usartClearReceptionBuffer+0x2>
    12c8:	08 95       	ret

000012ca <usartAddDataToReceiverBuffer>:
    12ca:	1f 93       	push	r17
    12cc:	cf 93       	push	r28
    12ce:	df 93       	push	r29
    12d0:	18 2f       	mov	r17, r24
    12d2:	80 91 52 01 	lds	r24, 0x0152
    12d6:	c8 2f       	mov	r28, r24
    12d8:	d0 e0       	ldi	r29, 0x00	; 0
    12da:	21 96       	adiw	r28, 0x01	; 1
    12dc:	be 01       	movw	r22, r28
    12de:	88 27       	eor	r24, r24
    12e0:	77 fd       	sbrc	r23, 7
    12e2:	80 95       	com	r24
    12e4:	98 2f       	mov	r25, r24
    12e6:	21 97       	sbiw	r28, 0x01	; 1
    12e8:	22 e3       	ldi	r18, 0x32	; 50
    12ea:	30 e0       	ldi	r19, 0x00	; 0
    12ec:	40 e0       	ldi	r20, 0x00	; 0
    12ee:	50 e0       	ldi	r21, 0x00	; 0
    12f0:	0e 94 3a 0a 	call	0x1474	; 0x1474 <__udivmodsi4>
    12f4:	9b 01       	movw	r18, r22
    12f6:	ac 01       	movw	r20, r24
    12f8:	80 91 54 01 	lds	r24, 0x0154
    12fc:	90 e0       	ldi	r25, 0x00	; 0
    12fe:	a0 e0       	ldi	r26, 0x00	; 0
    1300:	b0 e0       	ldi	r27, 0x00	; 0
    1302:	28 17       	cp	r18, r24
    1304:	39 07       	cpc	r19, r25
    1306:	4a 07       	cpc	r20, r26
    1308:	5b 07       	cpc	r21, r27
    130a:	51 f0       	breq	.+20     	; 0x1320 <usartAddDataToReceiverBuffer+0x56>
    130c:	c0 5e       	subi	r28, 0xE0	; 224
    130e:	de 4f       	sbci	r29, 0xFE	; 254
    1310:	18 83       	st	Y, r17
    1312:	20 93 52 01 	sts	0x0152, r18
    1316:	80 91 53 01 	lds	r24, 0x0153
    131a:	8f 5f       	subi	r24, 0xFF	; 255
    131c:	80 93 53 01 	sts	0x0153, r24
    1320:	df 91       	pop	r29
    1322:	cf 91       	pop	r28
    1324:	1f 91       	pop	r17
    1326:	08 95       	ret

00001328 <usartGetDataFromReceiverBuffer>:
    1328:	0f 93       	push	r16
    132a:	1f 93       	push	r17
    132c:	80 91 54 01 	lds	r24, 0x0154
    1330:	28 2f       	mov	r18, r24
    1332:	30 e0       	ldi	r19, 0x00	; 0
    1334:	f9 01       	movw	r30, r18
    1336:	e0 5e       	subi	r30, 0xE0	; 224
    1338:	fe 4f       	sbci	r31, 0xFE	; 254
    133a:	00 81       	ld	r16, Z
    133c:	10 91 53 01 	lds	r17, 0x0153
    1340:	11 23       	and	r17, r17
    1342:	91 f0       	breq	.+36     	; 0x1368 <usartGetDataFromReceiverBuffer+0x40>
    1344:	2f 5f       	subi	r18, 0xFF	; 255
    1346:	3f 4f       	sbci	r19, 0xFF	; 255
    1348:	b9 01       	movw	r22, r18
    134a:	88 27       	eor	r24, r24
    134c:	77 fd       	sbrc	r23, 7
    134e:	80 95       	com	r24
    1350:	98 2f       	mov	r25, r24
    1352:	22 e3       	ldi	r18, 0x32	; 50
    1354:	30 e0       	ldi	r19, 0x00	; 0
    1356:	40 e0       	ldi	r20, 0x00	; 0
    1358:	50 e0       	ldi	r21, 0x00	; 0
    135a:	0e 94 3a 0a 	call	0x1474	; 0x1474 <__udivmodsi4>
    135e:	60 93 54 01 	sts	0x0154, r22
    1362:	11 50       	subi	r17, 0x01	; 1
    1364:	10 93 53 01 	sts	0x0153, r17
    1368:	80 2f       	mov	r24, r16
    136a:	1f 91       	pop	r17
    136c:	0f 91       	pop	r16
    136e:	08 95       	ret

00001370 <usartIsReceiverBufferEmpty>:
    1370:	90 e0       	ldi	r25, 0x00	; 0
    1372:	80 91 53 01 	lds	r24, 0x0153
    1376:	88 23       	and	r24, r24
    1378:	09 f4       	brne	.+2      	; 0x137c <usartIsReceiverBufferEmpty+0xc>
    137a:	91 e0       	ldi	r25, 0x01	; 1
    137c:	89 2f       	mov	r24, r25
    137e:	08 95       	ret

00001380 <usartGetCurrentBaudRate>:
    1380:	60 e0       	ldi	r22, 0x00	; 0
    1382:	70 e0       	ldi	r23, 0x00	; 0
    1384:	80 e0       	ldi	r24, 0x00	; 0
    1386:	90 e0       	ldi	r25, 0x00	; 0
    1388:	08 95       	ret

0000138a <spiInit>:
    138a:	08 95       	ret

0000138c <spiMasterTransmit>:
    138c:	8e bd       	out	0x2e, r24	; 46
    138e:	0d b4       	in	r0, 0x2d	; 45
    1390:	07 fc       	sbrc	r0, 7
    1392:	fd cf       	rjmp	.-6      	; 0x138e <spiMasterTransmit+0x2>
    1394:	8e b5       	in	r24, 0x2e	; 46
    1396:	08 95       	ret

00001398 <spiSlaveTransmit>:
    1398:	0d b4       	in	r0, 0x2d	; 45
    139a:	07 fc       	sbrc	r0, 7
    139c:	fd cf       	rjmp	.-6      	; 0x1398 <spiSlaveTransmit>
    139e:	8e b5       	in	r24, 0x2e	; 46
    13a0:	08 95       	ret

000013a2 <main>:
	}
}

int main(void)
{
	clrBit(DDRC,POT_BIT);		//SETA O PINO DO ADC COMO ENTRADA
    13a2:	39 98       	cbi	0x07, 1	; 7
	adcConfig(ADC_MODE_SINGLE_CONVERSION, ADC_REFRENCE_POWER_SUPPLY , ADC_PRESCALER_128);
    13a4:	47 e0       	ldi	r20, 0x07	; 7
    13a6:	61 e0       	ldi	r22, 0x01	; 1
    13a8:	80 e0       	ldi	r24, 0x00	; 0
    13aa:	0e 94 60 07 	call	0xec0	; 0xec0 <adcConfig>
	adcSelectChannel(POT_CHANNEL);
    13ae:	81 e0       	ldi	r24, 0x01	; 1
    13b0:	0e 94 ac 07 	call	0xf58	; 0xf58 <adcSelectChannel>
	adcClearInterruptRequest();
    13b4:	0e 94 de 07 	call	0xfbc	; 0xfbc <adcClearInterruptRequest>
	adcActivateInterrupt();
    13b8:	0e 94 e5 07 	call	0xfca	; 0xfca <adcActivateInterrupt>
	adcEnable();
    13bc:	0e 94 d0 07 	call	0xfa0	; 0xfa0 <adcEnable>
	adcStartConversion();
    13c0:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <adcStartConversion>
	
	timer1Config(TIMER_B_MODE_CTC, TIMER_A_PRESCALER_64);
    13c4:	63 e0       	ldi	r22, 0x03	; 3
    13c6:	84 e0       	ldi	r24, 0x04	; 4
    13c8:	0e 94 07 06 	call	0xc0e	; 0xc0e <timer1Config>
	timer1ClearCompareBInterruptRequest();									
    13cc:	0e 94 7a 06 	call	0xcf4	; 0xcf4 <timer1ClearCompareBInterruptRequest>
	timer1ClearCompareAInterruptRequest();
    13d0:	0e 94 69 06 	call	0xcd2	; 0xcd2 <timer1ClearCompareAInterruptRequest>
	timer1ActivateCompareBInterrupt();									//ativa a interrupcao do compA
    13d4:	0e 94 6c 06 	call	0xcd8	; 0xcd8 <timer1ActivateCompareBInterrupt>
	timer1ActivateCompareAInterrupt();									//ativa a interrupcao do compB
    13d8:	0e 94 5b 06 	call	0xcb6	; 0xcb6 <timer1ActivateCompareAInterrupt>
	timer1SetCompareAValue((F_CPU/64)/freq);							//valor do comparador A,  define a frequencia
    13dc:	20 91 0a 01 	lds	r18, 0x010A
    13e0:	30 91 0b 01 	lds	r19, 0x010B
    13e4:	40 e0       	ldi	r20, 0x00	; 0
    13e6:	50 e0       	ldi	r21, 0x00	; 0
    13e8:	60 e9       	ldi	r22, 0x90	; 144
    13ea:	70 ed       	ldi	r23, 0xD0	; 208
    13ec:	83 e0       	ldi	r24, 0x03	; 3
    13ee:	90 e0       	ldi	r25, 0x00	; 0
    13f0:	0e 94 3a 0a 	call	0x1474	; 0x1474 <__udivmodsi4>
    13f4:	c9 01       	movw	r24, r18
    13f6:	0e 94 ab 06 	call	0xd56	; 0xd56 <timer1SetCompareAValue>
	timer1SetCompareBValue((dc * (timer1GetCompareAValue()))/100);		//valor do comparador B,  define Duty Cicle
    13fa:	c0 91 1d 01 	lds	r28, 0x011D
    13fe:	d0 e0       	ldi	r29, 0x00	; 0
    1400:	0e 94 b4 06 	call	0xd68	; 0xd68 <timer1GetCompareAValue>
    1404:	9c 01       	movw	r18, r24
    1406:	2c 9f       	mul	r18, r28
    1408:	c0 01       	movw	r24, r0
    140a:	2d 9f       	mul	r18, r29
    140c:	90 0d       	add	r25, r0
    140e:	3c 9f       	mul	r19, r28
    1410:	90 0d       	add	r25, r0
    1412:	11 24       	eor	r1, r1
    1414:	64 e6       	ldi	r22, 0x64	; 100
    1416:	70 e0       	ldi	r23, 0x00	; 0
    1418:	0e 94 26 0a 	call	0x144c	; 0x144c <__udivmodhi4>
    141c:	cb 01       	movw	r24, r22
    141e:	0e 94 ba 06 	call	0xd74	; 0xd74 <timer1SetCompareBValue>
	
	sei();
    1422:	78 94       	sei
	
	setBit(PWM_DDR,PWM_BIT);		//define o pino do pwm como saída
    1424:	21 9a       	sbi	0x04, 1	; 4
	
    while(1)
    {
    	if(on && dms){
    1426:	80 91 05 01 	lds	r24, 0x0105
    142a:	88 23       	and	r24, r24
    142c:	59 f0       	breq	.+22     	; 0x1444 <main+0xa2>
    142e:	80 91 04 01 	lds	r24, 0x0104
    1432:	88 23       	and	r24, r24
    1434:	39 f0       	breq	.+14     	; 0x1444 <main+0xa2>
	    	if(dc != dcReq){
    1436:	80 91 1c 01 	lds	r24, 0x011C
    143a:	90 91 1d 01 	lds	r25, 0x011D
    143e:	98 13       	cpse	r25, r24
    1440:	02 c0       	rjmp	.+4      	; 0x1446 <main+0xa4>
    1442:	f1 cf       	rjmp	.-30     	; 0x1426 <main+0x84>
	    		seta_dc(dcReq);			//definição do Duty Cicle do PWM
	    	}
    	}
    	else
    		seta_dc(0);					//desliga o sistema
    1444:	80 e0       	ldi	r24, 0x00	; 0
    1446:	0e 94 53 00 	call	0xa6	; 0xa6 <seta_dc>
    144a:	ed cf       	rjmp	.-38     	; 0x1426 <main+0x84>

0000144c <__udivmodhi4>:
    144c:	aa 1b       	sub	r26, r26
    144e:	bb 1b       	sub	r27, r27
    1450:	51 e1       	ldi	r21, 0x11	; 17
    1452:	07 c0       	rjmp	.+14     	; 0x1462 <__udivmodhi4_ep>

00001454 <__udivmodhi4_loop>:
    1454:	aa 1f       	adc	r26, r26
    1456:	bb 1f       	adc	r27, r27
    1458:	a6 17       	cp	r26, r22
    145a:	b7 07       	cpc	r27, r23
    145c:	10 f0       	brcs	.+4      	; 0x1462 <__udivmodhi4_ep>
    145e:	a6 1b       	sub	r26, r22
    1460:	b7 0b       	sbc	r27, r23

00001462 <__udivmodhi4_ep>:
    1462:	88 1f       	adc	r24, r24
    1464:	99 1f       	adc	r25, r25
    1466:	5a 95       	dec	r21
    1468:	a9 f7       	brne	.-22     	; 0x1454 <__udivmodhi4_loop>
    146a:	80 95       	com	r24
    146c:	90 95       	com	r25
    146e:	bc 01       	movw	r22, r24
    1470:	cd 01       	movw	r24, r26
    1472:	08 95       	ret

00001474 <__udivmodsi4>:
    1474:	a1 e2       	ldi	r26, 0x21	; 33
    1476:	1a 2e       	mov	r1, r26
    1478:	aa 1b       	sub	r26, r26
    147a:	bb 1b       	sub	r27, r27
    147c:	fd 01       	movw	r30, r26
    147e:	0d c0       	rjmp	.+26     	; 0x149a <__udivmodsi4_ep>

00001480 <__udivmodsi4_loop>:
    1480:	aa 1f       	adc	r26, r26
    1482:	bb 1f       	adc	r27, r27
    1484:	ee 1f       	adc	r30, r30
    1486:	ff 1f       	adc	r31, r31
    1488:	a2 17       	cp	r26, r18
    148a:	b3 07       	cpc	r27, r19
    148c:	e4 07       	cpc	r30, r20
    148e:	f5 07       	cpc	r31, r21
    1490:	20 f0       	brcs	.+8      	; 0x149a <__udivmodsi4_ep>
    1492:	a2 1b       	sub	r26, r18
    1494:	b3 0b       	sbc	r27, r19
    1496:	e4 0b       	sbc	r30, r20
    1498:	f5 0b       	sbc	r31, r21

0000149a <__udivmodsi4_ep>:
    149a:	66 1f       	adc	r22, r22
    149c:	77 1f       	adc	r23, r23
    149e:	88 1f       	adc	r24, r24
    14a0:	99 1f       	adc	r25, r25
    14a2:	1a 94       	dec	r1
    14a4:	69 f7       	brne	.-38     	; 0x1480 <__udivmodsi4_loop>
    14a6:	60 95       	com	r22
    14a8:	70 95       	com	r23
    14aa:	80 95       	com	r24
    14ac:	90 95       	com	r25
    14ae:	9b 01       	movw	r18, r22
    14b0:	ac 01       	movw	r20, r24
    14b2:	bd 01       	movw	r22, r26
    14b4:	cf 01       	movw	r24, r30
    14b6:	08 95       	ret

000014b8 <__ashrdi3>:
    14b8:	97 fb       	bst	r25, 7
    14ba:	10 f8       	bld	r1, 0

000014bc <__lshrdi3>:
    14bc:	16 94       	lsr	r1
    14be:	00 08       	sbc	r0, r0
    14c0:	0f 93       	push	r16
    14c2:	08 30       	cpi	r16, 0x08	; 8
    14c4:	98 f0       	brcs	.+38     	; 0x14ec <__lshrdi3+0x30>
    14c6:	08 50       	subi	r16, 0x08	; 8
    14c8:	23 2f       	mov	r18, r19
    14ca:	34 2f       	mov	r19, r20
    14cc:	45 2f       	mov	r20, r21
    14ce:	56 2f       	mov	r21, r22
    14d0:	67 2f       	mov	r22, r23
    14d2:	78 2f       	mov	r23, r24
    14d4:	89 2f       	mov	r24, r25
    14d6:	90 2d       	mov	r25, r0
    14d8:	f4 cf       	rjmp	.-24     	; 0x14c2 <__lshrdi3+0x6>
    14da:	05 94       	asr	r0
    14dc:	97 95       	ror	r25
    14de:	87 95       	ror	r24
    14e0:	77 95       	ror	r23
    14e2:	67 95       	ror	r22
    14e4:	57 95       	ror	r21
    14e6:	47 95       	ror	r20
    14e8:	37 95       	ror	r19
    14ea:	27 95       	ror	r18
    14ec:	0a 95       	dec	r16
    14ee:	aa f7       	brpl	.-22     	; 0x14da <__lshrdi3+0x1e>
    14f0:	0f 91       	pop	r16
    14f2:	08 95       	ret

000014f4 <_exit>:
    14f4:	f8 94       	cli

000014f6 <__stop_program>:
    14f6:	ff cf       	rjmp	.-2      	; 0x14f6 <__stop_program>
