#ifndef SUPERNPU_DYNAMIC_MX_QUANT_NONTAIL_CUBLAS_FP8_HPP
#define SUPERNPU_DYNAMIC_MX_QUANT_NONTAIL_CUBLAS_FP8_HPP

#include "multi_thread/quant/dynamic_mx_quant/dynamic_mx_quant_common.hpp"

namespace supernpu::tile_isa::mxquant {

// Non-tail-axis, cuBLAS scale (scaleAlg=1), FP8 output (E4M3 default, E5M2).
// cuBLAS consumes the bf16 VALUE view (abs -> TCOLMAX -> fp32 amax, guarded
// exponent extract). Two-pass structure keeps peak live tiles low.
//
// Supported BlockSize range: ALL block sizes (single-load path). The whole
// [BlockSize, TileN] block is loaded in one tile; TileN carries the fp8 32B store
// lower bound (TileN % 32 == 0). The former tile-size ceiling that forced a
// split-reduce `_bigbs` kernel at large BlockSize is GONE: the toolchain header now
// admits any tile whose StorageBytes is a power-of-2 in [128B, 256KB]
// (pto_tile.hpp TilesizeCode). cuBLAS materializes 32b fp32/uint32 intermediates
// [BlockSize, TileN]; at BS=128, TileN=32 that is 16KB, well within 256KB. The
// old "2048/4096-element" caps were artifacts of the previous header whose
// TilesizeCode enum topped out at 8KB — verified stale: [128,32] cuBLAS with its
// 32b intermediates compiles AND runs byte-exact (BS=128 plain == old bigbs,
// 2026-09-08). The 方案A split-reduce kernel has been RETIRED.
//
// This is the single-load implementation, kept behind an internal name. The public
// entry `dynamic_mx_quant_nontail_cublas_fp8` (below) DERIVES TileN at compile time
// from Post + the InT budget and always routes here. TileN stays an explicit param
// so the dispatcher can feed the derived value.
template <int Axis, int Post, int BlockSize = 32, int TileN = 32, typename OutT = __fp8_e4m3,
          typename InT = __bf16, uint32_t MaxLowBoundBits = 0x2b8cbcccu, int kPeNum = 1>
static void nontail_cublas_fp8_plain(InT *x, OutT *y, uint8_t *scale) {
    static_assert(Axis > 0 && Post > 0, "dims must be positive");
    static_assert(kPeNum == 1 || kPeNum == 4,
                  "kPeNum must be 1 (single PE) or 4 (SoftCore.h kCorePeCount)");
    // Axis must be whole blocks (a block is exactly BlockSize along the quant
    // axis); Post need NOT be a multiple of TileN: full column tiles + N_tail.
    static_assert(Axis % BlockSize == 0, "Axis must be multiple of BlockSize");
    // Single-load tile-size ceiling: cuBLAS materializes 32b fp32/uint32 working
    // tiles [BlockSize, TileN], so BlockSize*TileN*4 must stay within the 256KB
    // TilesizeCode ceiling AND be a power-of-2 (enforced by the Tile type). BS*TileN
    // <= 65536 keeps 32b tiles <= 256KB; BS=128, TileN=32 (4096) has ample margin.
    // The old 4096/2048 caps (previous 8KB header ceiling) are retired along with
    // the 方案A split-reduce kernel.
    static_assert(BlockSize * TileN <= 65536,
                  "non-tail cuBLAS-FP8 single-load tile exceeds the 256KB TilesizeCode "
                  "ceiling (BlockSize*TileN*4 <= 256KB for the 32b intermediates). "
                  "Reduce TileN or tile the reduce axis for BlockSize this large.");

    constexpr int numKb  = Axis / BlockSize;
    constexpr int numN   = Post / TileN;   // full column tiles
    constexpr int N_tail = Post % TileN;   // trailing partial column tile
    // scale even-pads the quant-axis block count: scaleRows = ceil_even(numKb).
    // The trailing padding block-row is left zero. Layout is PLAIN planar
    // [scaleRows, Post] = PTO-ISA Shared B-scale [G,N] (ADR-0101); no interleave.
    constexpr int scaleRows = ((numKb + 1) / 2) * 2;

    using namespace pto;

    using tile_x     = Tile<Location::Vec, InT,      BlockSize, TileN, BLayout::RowMajor>;
    using tile_f     = Tile<Location::Vec, float,    BlockSize, TileN, BLayout::RowMajor>;
    using tile_o     = Tile<Location::Vec, OutT,     BlockSize, TileN, BLayout::RowMajor>;
    // Compact scale store (transposed): the cuBLAS core emits scale_byte/recip
    // boxed valid row=1 (one per-column scalar per block-row), so we narrow to
    // uint8 and store one byte per block — no intermediate TCOLMAX.
    // colReduce（TCOLMAX）输出行向量：physical row=1（对齐模型 Block.cpp:2349，见 RECORD 问题22 补充）。
    using tile_sred   = Tile<Location::Vec, uint16_t, 1, TileN, BLayout::RowMajor, 1, TileN>;
    using tile_sstore = Tile<Location::Vec, uint8_t,  1, TileN, BLayout::RowMajor, 1, TileN>;
    // Per-column-scalar (valid row=1) reciprocal, reinterpreted + cast to fp32 and
    // fused into the data pass via TCOLEXPANDMUL (col broadcast mul).
    using tile_recip_bf1 = Tile<Location::Vec, __bf16, 1, TileN, BLayout::RowMajor, 1, TileN>;
    using tile_recip_f1  = Tile<Location::Vec, float,  1, TileN, BLayout::RowMajor, 1, TileN>;
    // Inlined scale-compute intermediates (boxed valid row=1): InT-domain reduced
    // amax and the uint32 bit-math working set for the expanded compute_cublas_core.
    using tile_in1   = Tile<Location::Vec, InT,      1, TileN, BLayout::RowMajor, 1, TileN>;
    using tile_u32_1 = Tile<Location::Vec, uint32_t, 1, TileN, BLayout::RowMajor, 1, TileN>;

    using gm_x = global_tensor<InT,      RowMajor<Axis, Post>>;
    using gm_y = global_tensor<uint8_t,  RowMajor<Axis, Post>>;
    // AscendC scale layout: uint8 E8M0, one byte per block. Transposed (quant axis
    // is rows): compact [scaleRows, Post] with scaleRows = evenAlign(numKb); the
    // trailing padding block-row is left zero.
    using gm_s = global_tensor<uint8_t,  RowMajor<scaleRows, Post>>;

    global_iterator<gm_x, tile_x> x_iter(x);
    global_iterator<gm_y, tile_o> y_iter(reinterpret_cast<uint8_t *>(y));

    // SPMD 4-PE：按**块行 kb**（归约块索引，= 输出行块 / scale 行）连续切分给 kPeNum 个
    //   PE，每个 PE 只算自己那段 [kb_begin, kb_end) 的块行——写不重叠的 y 行块 + scale 行,
    //   无 barrier。块行切分不改任何 tile 形状（不同于 tail 的 M 行 boxed 尾块），故 kb_begin/
    //   SubKb 用**运行期**值即可（无需按 Pe 编译期展开）。kPeNum=1（默认）→ tid=0 跑全部块行,
    //   与旧单线程行为等价（现有 driver 零回归）。kPeNum=4 须 4 线程跑
    //   （gfrun -s softcore.multiThreadNum=4）；单线程只写 1/kPeNum 输出。
    const uint32_t tid = get_thread_idx();          // 0..kPeNum-1
    if (static_cast<int>(tid) >= kPeNum) return;    // 多余线程空转（kPeNum=1 只保留 tid 0）
    const int kb_base  = numKb / kPeNum;
    const int kb_rem   = numKb % kPeNum;
    const int SubKb    = kb_base + (static_cast<int>(tid) < kb_rem ? 1 : 0);
    const int kb_begin = (static_cast<int>(tid) < kb_rem)
                             ? static_cast<int>(tid) * (kb_base + 1)
                             : kb_rem * (kb_base + 1) + (static_cast<int>(tid) - kb_rem) * kb_base;
    const int kb_end   = kb_begin + SubKb;

    for (int kb = kb_begin; kb < kb_end; ++kb) {
        for (int n = 0; n < numN; ++n) {
            auto gx = x_iter(kb, n);
            auto gy = y_iter(kb, n);
            // Compact scale: base pointer folds the block-row index (kb) since the
            // iterator's i-stride is the PHYSICAL tile height, not 1. Iterate the
            // Post columns via s_iter(0, n); each block-row writes TileN bytes.
            global_iterator<gm_s, tile_sstore> s_iter(scale + kb * Post);
            auto gs = s_iter(0, n);

            tile_sred scale_byte;
            tile_sred recip;
            tile_x xq_s;
            TLOAD(xq_s, gx);
            // ================================================================
            // 内联展开：等价于 common::compute_cublas_scale_not_tail<OutT,InT,
            // BlockSize,TileN,MaxLowBoundBits> + common::compute_cublas_core（含其
            // 末尾保留的 IDEAL CmpMode 版）。就地展开以规避 RECORD 问题8（tile 作真实
            // 函数入参 → S64 栈往返 → gfrun 拒）。两处规避已换正式方案：
            //   · reinterpret_f32_to_u32（scratch-HBM，问题4）→ reinterpret_tile<>（零指令视图）
            //   · GT/LT/NE 的 min/max+默认-EQ 模拟（问题3）→ 带 CmpMode 的原生 TCMPS
            // scale 存 planar 即 PTO-ISA Shared B-scale [G,N] 契约，无需交织（问题5 已解除）。
            // -- compute_cublas_scale_not_tail：InT 域 TABS+TCOLMAX，仅把归约量转 fp32 --
            tile_x abs_x;
            TABS(abs_x, xq_s);
            tile_recip_f1 max_f;
            if constexpr (std::is_same_v<InT, float>) {
                TCOLMAX(max_f, abs_x);      // fp32：直接归约到 fp32（免前置 cast）
            } else {
                tile_in1 max_r;
                TCOLMAX(max_r, abs_x);      // reduce rows -> valid row=1（InT 域）
                TCVT(max_f, max_r);         // bf16/half -> fp32（仅归约后的 per-col 标量）
            }
            // -- compute_cublas_core（IDEAL CmpMode 版，对照 AscendC ComputeScaleCublas）--
            // finite/nonzero 掩码须在原地 clamp 前从 raw 视图算完（视图与 max_f 同寄存器）。
            auto raw = reinterpret_tile<uint32_t>(max_f);        // 问题4 正式方案：零指令
            tile_u32_1 finite;
            TCMPS<CmpMode::LT>(finite, raw, FP32_EXP_MASK);      // raw < 0x7f800000
            tile_u32_1 nonzero;
            TCMPS<CmpMode::NE>(nonzero, raw, static_cast<uint32_t>(0));
            TMAXS(max_f, max_f, __builtin_bit_cast(float, MaxLowBoundBits)); // 原地 clamp
            TMULS(max_f, max_f, inv_dst_max<OutT>());
            // clamp 后再开视图（零指令），再用 u32->u32 恒等 TCVT 把位型物化到真实
            // uint32 tile：后续 TSHRS/TANDS/TAND/TOR/TSEL 都是单模板参（dst/src 必须同类型），
            // 视图类型 ≠ 真实 tile，故须先物化一次；相比 scratch-HBM 往返，这里只一条寄存器级 TCVT。
            auto s32v = reinterpret_tile<uint32_t>(max_f);
            tile_u32_1 s32;
            TCVT(s32, s32v);
            tile_u32_1 exp32;
            TSHRS(exp32, s32, FP32_SHR_NUM);
            tile_u32_1 man32;
            TANDS(man32, s32, FP32_MANTISSA_MASK);
            // extractExp = ((exp>0 && exp<254 && man>0) || (exp==0 && man>0x400000))
            //                ? exp+1 : exp
            // PTO ISA 合规写法（PTO-REQ-TEPL-COMPARISON-001，pto-spec）：TCMP/TCMPS 产 packed
            // predicate，TSEL 的 mask 必须是 packed predicate，TAND 只作用 integer 且 reject
            // packed——故不能用数据域 TAND/TOR 组合 compare 掩码（旧仿真器纵容的不合规写法）。
            // 复合条件（&& / ||）改用嵌套 TSEL，每个 TSEL 只吃单个直接 compare predicate。
            // 详见 README「cuBLAS 守卫掩码的 PTO ISA 合规写法」小节 / tail_cublas_fp8 同法。
            tile_u32_1 exp_p1;
            TADDS(exp_p1, exp32, static_cast<uint32_t>(1));
            tile_u32_1 sel;
            TADDS(sel, exp32, static_cast<uint32_t>(0));   // 默认 extractExp = exp
            tile_u32_1 c1; TCMPS<CmpMode::GT>(c1, exp32, static_cast<uint32_t>(0));
            tile_u32_1 c2; TCMPS<CmpMode::LT>(c2, exp32, FP32_NUMBER_254);
            tile_u32_1 c3; TCMPS<CmpMode::GT>(c3, man32, static_cast<uint32_t>(0));
            tile_u32_1 n3; TADDS(n3, sel, static_cast<uint32_t>(0)); TSEL(n3, c3, exp_p1); // c3? e+1 : e
            tile_u32_1 n2; TADDS(n2, sel, static_cast<uint32_t>(0)); TSEL(n2, c2, n3);     // c2? n3 : e
            TSEL(sel, c1, n2);                                                             // c1? n2 : e = p0?e+1:e
            tile_u32_1 c4; TCMPS<CmpMode::EQ>(c4, exp32, static_cast<uint32_t>(0));
            tile_u32_1 c5; TCMPS<CmpMode::GT>(c5, man32, FP32_NUMBER_HALF);
            tile_u32_1 u5; TADDS(u5, sel, static_cast<uint32_t>(0)); TSEL(u5, c5, exp_p1); // c5? e+1 : sel
            TSEL(sel, c4, u5);                                                             // c4? u5 : sel = p1?e+1:sel
            // finite? .. : 0xff ; nonzero? .. : 0
            tile_u32_1 nanb;
            TEXPANDS(nanb, FP32_FP8_NAN);
            TSEL(nanb, finite, sel);        // finite? sel : 0xff
            tile_u32_1 extract;
            TEXPANDS(extract, static_cast<uint32_t>(0));
            TSEL(extract, nonzero, nanb);   // nonzero? .. : 0
            TCVT(scale_byte, extract);      // narrow low16
            // recip = 0x7f00 - (extractExp<<7) ; finite? .. : 0x7f81 ; nonzero? .. : 0
            tile_u32_1 sh;
            TSHLS(sh, extract, static_cast<uint32_t>(BF16_SHR_NUM));
            tile_u32_1 bias;
            TEXPANDS(bias, FP32_EXP_BIAS_CUBLAS);
            tile_u32_1 half;
            TSUB(half, bias, sh);
            tile_u32_1 rnan;
            TEXPANDS(rnan, FP32_NAN_PACK);
            TSEL(rnan, finite, half);       // finite? half : 0x7f81
            tile_u32_1 rsel;
            TEXPANDS(rsel, static_cast<uint32_t>(0));
            TSEL(rsel, nonzero, rnan);      // nonzero? .. : 0
            TCVT(recip, rsel);
            // ================================================================
            // scale_byte already boxed valid row=1; narrow to uint8, store 1 byte/block.
            tile_sstore scale_u8;
            TCVT(scale_u8, scale_byte);
            // scale stored as PLAIN planar [scaleRows, Post] = PTO-ISA Shared
            // B-scale [G,N] (ADR-0101 / pto-spec d0ce06ad; consumed by
            // matmul_shared_lowp.hpp gmBScale = plain RowMajor, no interleave).
            // NO parity zip: AscendC's Reg::Interleave / DIST_INTLV_B8 is an
            // Ascend packing convention, not the PTO-ISA scale contract. Verified
            // byte-exact vs planar golden (RECORD 问题5, dissolved 2026-09-03).
            TSTORE(gs, scale_u8); // store scale early; scale_byte now dead

            // 问题4 正式方案：reinterpret_tile 零指令把 recip(uint16) 视为 bf16，替代
            // scratch-HBM 的 reinterpret_u16_to_bf16。recip 为具名 uint16 lvalue，满足视图约束。
            auto inv_bf16 = reinterpret_tile<__bf16>(recip);
            tile_recip_f1 inv_scale_f;
            TCVT(inv_scale_f, inv_bf16);

            tile_x xq;
            TLOAD(xq, gx);
            tile_o oq;
            if constexpr (std::is_same_v<InT, float>) {
                TCOLEXPANDMUL(xq, xq, inv_scale_f);
                TCVT(oq, xq);
            } else {
                tile_f xf;
                TCVT(xf, xq); // bf16/half -> fp32
                TCOLEXPANDMUL(xf, xf, inv_scale_f); // per-column scalar broadcast-mul
                TCVT(oq, xf);
            }
            TSTORE(gy, oq);
        }
    }

    // Tail column tile: N_tail (< TileN) leftover Post columns. Keep the PHYSICAL
    // tile shape at BlockSize x TileN (so logicalTileBytes stays >= 512B; a
    // TileN'=N_tail recursion would create sub-512B tiles and fail
    // IsValidActiveSize) but box every tile to ValidCol = N_tail so only the live
    // columns are touched. The column tile is addressed at index numN (iterator
    // j-stride uses PHYSICAL TileN).
    if constexpr (N_tail > 0) {
        using tile_x_r      = Tile<Location::Vec, InT,      BlockSize, TileN, BLayout::RowMajor, BlockSize, N_tail>;
        using tile_f_r      = Tile<Location::Vec, float,    BlockSize, TileN, BLayout::RowMajor, BlockSize, N_tail>;
        using tile_o_r      = Tile<Location::Vec, OutT,     BlockSize, TileN, BLayout::RowMajor, BlockSize, N_tail>;
        // colReduce 输出行向量：physical [1, N_tail]（physCol=validCol=N_tail，physRow=1，
        //   模型 Block.cpp:2349 反推恰得 row=1；见 RECORD 问题22 补充）。
        using tile_sred_r   = Tile<Location::Vec, uint16_t, 1, N_tail, BLayout::RowMajor, 1, N_tail>;
        using tile_sstore_r = Tile<Location::Vec, uint8_t,  1, N_tail, BLayout::RowMajor, 1, N_tail>;
        using tile_recip_bf1_r = Tile<Location::Vec, __bf16, 1, N_tail, BLayout::RowMajor, 1, N_tail>;
        using tile_recip_f1_r  = Tile<Location::Vec, float,  1, N_tail, BLayout::RowMajor, 1, N_tail>;
        // Inlined scale-compute intermediates (boxed valid row=1, valid col=N_tail).
        using tile_in1_r   = Tile<Location::Vec, InT,      1, N_tail, BLayout::RowMajor, 1, N_tail>;
        using tile_u32_1_r = Tile<Location::Vec, uint32_t, 1, N_tail, BLayout::RowMajor, 1, N_tail>;

        global_iterator<gm_x, tile_x_r> x_iter_r(x);
        global_iterator<gm_y, tile_o_r> y_iter_r(reinterpret_cast<uint8_t *>(y));

        for (int kb = kb_begin; kb < kb_end; ++kb) {  // SPMD：本 PE 的块行段（同上）
            auto gx = x_iter_r(kb, numN);
            auto gy = y_iter_r(kb, numN);
            global_iterator<gm_s, tile_sstore_r> s_iter_r(scale + kb * Post);
            auto gs = s_iter_r(0, numN);

            tile_sred_r scale_byte;
            tile_sred_r recip;
            tile_x_r xq_s;
            TLOAD(xq_s, gx);
            // 内联展开：等价于 common::compute_cublas_scale_not_tail<...,N_tail> +
            // compute_cublas_core（IDEAL CmpMode 版），就地展开规避问题8；两处规避
            // 换正式方案（问题4 reinterpret_tile / 问题3 CmpMode）。详见 full loop 注释。
            tile_x_r abs_x;
            TABS(abs_x, xq_s);
            tile_recip_f1_r max_f;
            if constexpr (std::is_same_v<InT, float>) {
                TCOLMAX(max_f, abs_x);      // fp32：直接归约到 fp32（免前置 cast）
            } else {
                tile_in1_r max_r;
                TCOLMAX(max_r, abs_x);      // reduce rows -> valid row=1（InT 域）
                TCVT(max_f, max_r);         // bf16/half -> fp32（仅归约后的 per-col 标量）
            }
            auto raw = reinterpret_tile<uint32_t>(max_f);        // 问题4 正式方案
            tile_u32_1_r finite;
            TCMPS<CmpMode::LT>(finite, raw, FP32_EXP_MASK);      // raw < 0x7f800000
            tile_u32_1_r nonzero;
            TCMPS<CmpMode::NE>(nonzero, raw, static_cast<uint32_t>(0));
            TMAXS(max_f, max_f, __builtin_bit_cast(float, MaxLowBoundBits)); // 原地 clamp
            TMULS(max_f, max_f, inv_dst_max<OutT>());
            // clamp 后再开视图（零指令）+ u32->u32 恒等 TCVT 物化到真实 uint32 tile（见 full loop 注释）。
            auto s32v = reinterpret_tile<uint32_t>(max_f);
            tile_u32_1_r s32;
            TCVT(s32, s32v);
            tile_u32_1_r exp32;
            TSHRS(exp32, s32, FP32_SHR_NUM);
            tile_u32_1_r man32;
            TANDS(man32, s32, FP32_MANTISSA_MASK);
            // 同 full loop：嵌套 TSEL 表达复合条件（PTO ISA 合规，见上方注释 / README）。
            tile_u32_1_r exp_p1;
            TADDS(exp_p1, exp32, static_cast<uint32_t>(1));
            tile_u32_1_r sel;
            TADDS(sel, exp32, static_cast<uint32_t>(0));
            tile_u32_1_r c1; TCMPS<CmpMode::GT>(c1, exp32, static_cast<uint32_t>(0));
            tile_u32_1_r c2; TCMPS<CmpMode::LT>(c2, exp32, FP32_NUMBER_254);
            tile_u32_1_r c3; TCMPS<CmpMode::GT>(c3, man32, static_cast<uint32_t>(0));
            tile_u32_1_r n3; TADDS(n3, sel, static_cast<uint32_t>(0)); TSEL(n3, c3, exp_p1);
            tile_u32_1_r n2; TADDS(n2, sel, static_cast<uint32_t>(0)); TSEL(n2, c2, n3);
            TSEL(sel, c1, n2);
            tile_u32_1_r c4; TCMPS<CmpMode::EQ>(c4, exp32, static_cast<uint32_t>(0));
            tile_u32_1_r c5; TCMPS<CmpMode::GT>(c5, man32, FP32_NUMBER_HALF);
            tile_u32_1_r u5; TADDS(u5, sel, static_cast<uint32_t>(0)); TSEL(u5, c5, exp_p1);
            TSEL(sel, c4, u5);
            tile_u32_1_r nanb;
            TEXPANDS(nanb, FP32_FP8_NAN);
            TSEL(nanb, finite, sel);        // finite? sel : 0xff
            tile_u32_1_r extract;
            TEXPANDS(extract, static_cast<uint32_t>(0));
            TSEL(extract, nonzero, nanb);   // nonzero? .. : 0
            TCVT(scale_byte, extract);      // narrow low16
            tile_u32_1_r sh;
            TSHLS(sh, extract, static_cast<uint32_t>(BF16_SHR_NUM));
            tile_u32_1_r bias;
            TEXPANDS(bias, FP32_EXP_BIAS_CUBLAS);
            tile_u32_1_r half;
            TSUB(half, bias, sh);
            tile_u32_1_r rnan;
            TEXPANDS(rnan, FP32_NAN_PACK);
            TSEL(rnan, finite, half);       // finite? half : 0x7f81
            tile_u32_1_r rsel;
            TEXPANDS(rsel, static_cast<uint32_t>(0));
            TSEL(rsel, nonzero, rnan);      // nonzero? .. : 0
            TCVT(recip, rsel);
            tile_sstore_r scale_u8;
            TCVT(scale_u8, scale_byte);
            TSTORE(gs, scale_u8);

            // 问题4 正式方案：reinterpret_tile 零指令把 recip(uint16) 视为 bf16。
            auto inv_bf16 = reinterpret_tile<__bf16>(recip);
            tile_recip_f1_r inv_scale_f;
            TCVT(inv_scale_f, inv_bf16);

            tile_x_r xq;
            TLOAD(xq, gx);
            tile_o_r oq;
            if constexpr (std::is_same_v<InT, float>) {
                TCOLEXPANDMUL(xq, xq, inv_scale_f);
                TCVT(oq, xq);
            } else {
                tile_f_r xf;
                TCVT(xf, xq); // bf16/half -> fp32
                TCOLEXPANDMUL(xf, xf, inv_scale_f); // per-column scalar broadcast-mul
                TCVT(oq, xf);
            }
            TSTORE(gy, oq);
        }
    }
}

// Public entry: TileN is NOT a caller knob. It is DERIVED at compile time from
// Post + the InT budget (pick_tilen) and always routes to the single-load plain
// path (方案A split-reduce retired — the 256KB TilesizeCode ceiling admits a single
// [BlockSize, TileN] block, incl. the 32b cuBLAS intermediates, at any BlockSize).
// pick_tilen returns the "preferred" TileN under the legacy 8192B soft budget; when
// that yields no legal aligned TileN (large BlockSize, the old bigbs trigger), fall
// back to the minimal legal aligned tile TileN=align. Small BlockSize keeps its
// preferred TileN unchanged → existing cases see zero change. InT drives BOTH the
// budget AND the compute domain: scale-reduce and data paths are InT-dispatched
// (bf16/half/fp32) via `if constexpr`.
template <int Axis, int Post, int BlockSize = 32, typename OutT = __fp8_e4m3,
          typename InT = __bf16, uint32_t MaxLowBoundBits = 0x2b8cbcccu, int kPeNum = 1>
void dynamic_mx_quant_nontail_cublas_fp8(InT *x, OutT *y, uint8_t *scale) {
    static_assert(std::is_same_v<InT, __bf16> || std::is_same_v<InT, __half> ||
                      std::is_same_v<InT, float>,
                  "InT must be one of {__bf16, __half, float}");
    constexpr int align  = nontail_align_lower<OutT>();
    constexpr int TileN0 = pick_tilen<BlockSize, Post, OutT, InT, /*IsCublas=*/true>();
    constexpr int TileN  = (TileN0 >= align) ? TileN0 : align;
    nontail_cublas_fp8_plain<Axis, Post, BlockSize, TileN, OutT, InT, MaxLowBoundBits, kPeNum>(x, y, scale);
}

} // namespace supernpu::tile_isa::mxquant

#endif
