# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# File: C:\Users\joey3\Desktop\ECE385\lab5\lab5_PINS.csv
# Generated on: Tue Sep 24 01:20:00 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
ahexl[6],Output,PIN_W28,5,B5_N1,PIN_W28,2.5 V,,,,,
ahexl[5],Output,PIN_W27,5,B5_N1,PIN_W27,2.5 V,,,,,
ahexl[4],Output,PIN_Y26,5,B5_N1,PIN_Y26,2.5 V,,,,,
ahexl[3],Output,PIN_W26,5,B5_N1,PIN_W26,2.5 V,,,,,
ahexl[2],Output,PIN_Y25,5,B5_N1,PIN_Y25,2.5 V,,,,,
ahexl[1],Output,PIN_AA26,5,B5_N1,PIN_AA26,2.5 V,,,,,
ahexl[0],Output,PIN_AA25,5,B5_N1,PIN_AA25,2.5 V,,,,,
ahexu[6],Output,PIN_Y19,4,B4_N0,PIN_Y19,2.5 V,,,,,
ahexu[5],Output,PIN_AF23,4,B4_N0,PIN_AF23,2.5 V,,,,,
ahexu[4],Output,PIN_AD24,4,B4_N0,PIN_AD24,2.5 V,,,,,
ahexu[3],Output,PIN_AA21,4,B4_N0,PIN_AA21,2.5 V,,,,,
ahexu[2],Output,PIN_AB20,4,B4_N0,PIN_AB20,2.5 V,,,,,
ahexu[1],Output,PIN_U21,5,B5_N0,PIN_U21,2.5 V,,,,,
ahexu[0],Output,PIN_V21,5,B5_N1,PIN_V21,2.5 V,,,,,
aval[7],Output,,,,PIN_V27,,,,,,
aval[6],Output,,,,PIN_V28,,,,,,
aval[5],Output,,,,PIN_V24,,,,,,
aval[4],Output,,,,PIN_V23,,,,,,
aval[3],Output,,,,PIN_AB25,,,,,,
aval[2],Output,,,,PIN_Y23,,,,,,
aval[1],Output,,,,PIN_Y24,,,,,,
aval[0],Output,,,,PIN_V26,,,,,,
bhexl[6],Output,PIN_H22,6,B6_N0,PIN_H22,2.5 V,,,,,
bhexl[5],Output,PIN_J22,6,B6_N0,PIN_J22,2.5 V,,,,,
bhexl[4],Output,PIN_L25,6,B6_N1,PIN_L25,2.5 V,,,,,
bhexl[3],Output,PIN_L26,6,B6_N1,PIN_L26,2.5 V,,,,,
bhexl[2],Output,PIN_E17,7,B7_N2,PIN_E17,2.5 V,,,,,
bhexl[1],Output,PIN_F22,7,B7_N0,PIN_F22,2.5 V,,,,,
bhexl[0],Output,PIN_G18,7,B7_N2,PIN_G18,2.5 V,,,,,
bhexu[6],Output,PIN_U24,5,B5_N0,PIN_U24,2.5 V,,,,,
bhexu[5],Output,PIN_U23,5,B5_N1,PIN_U23,2.5 V,,,,,
bhexu[4],Output,PIN_W25,5,B5_N1,PIN_W25,2.5 V,,,,,
bhexu[3],Output,PIN_W22,5,B5_N0,PIN_W22,2.5 V,,,,,
bhexu[2],Output,PIN_W21,5,B5_N1,PIN_W21,2.5 V,,,,,
bhexu[1],Output,PIN_Y22,5,B5_N0,PIN_Y22,2.5 V,,,,,
bhexu[0],Output,PIN_M24,6,B6_N2,PIN_M24,2.5 V,,,,,
bval[7],Output,,,,PIN_U27,,,,,,
bval[6],Output,,,,PIN_U22,,,,,,
bval[5],Output,,,,PIN_V22,,,,,,
bval[4],Output,,,,PIN_T26,,,,,,
bval[3],Output,,,,PIN_U26,,,,,,
bval[2],Output,,,,PIN_U25,,,,,,
bval[1],Output,,,,PIN_U28,,,,,,
bval[0],Output,,,,PIN_V25,,,,,,
cleara_loadb,Input,PIN_N21,6,B6_N2,PIN_N21,2.5 V,,,,,
clk,Input,PIN_Y2,2,B2_N0,PIN_Y2,2.5 V,,,,,
reset,Input,PIN_M23,6,B6_N2,PIN_M23,2.5 V,,,,,
run,Input,PIN_R24,5,B5_N0,PIN_R24,2.5 V,,,,,
s[7],Input,PIN_AB26,5,B5_N1,PIN_AB26,2.5 V,,,,,
s[6],Input,PIN_AD26,5,B5_N2,PIN_AD26,2.5 V,,,,,
s[5],Input,PIN_AC26,5,B5_N2,PIN_AC26,2.5 V,,,,,
s[4],Input,PIN_AB27,5,B5_N1,PIN_AB27,2.5 V,,,,,
s[3],Input,PIN_AD27,5,B5_N2,PIN_AD27,2.5 V,,,,,
s[2],Input,PIN_AC27,5,B5_N2,PIN_AC27,2.5 V,,,,,
s[1],Input,PIN_AC28,5,B5_N2,PIN_AC28,2.5 V,,,,,
s[0],Input,PIN_AB28,5,B5_N1,PIN_AB28,2.5 V,,,,,
xbit,Output,PIN_F17,7,B7_N2,PIN_T25,,,,,,
