Single cycle processor that resembles the MIPS assembly language built using Logisim.
It has 8 registers, instructions are 16 bits, the native word size is 16 bits, 2â€™s complement and unsigned numbers are used, the instruction memory can hold 256 instructions and the data memory is 256 data words.
Alexander Ritov avr16@pitt.edu 
