//
//
#1 "nosuchfile.sp" 1
simulator lang=spectre version=2.0 
local __cds_internal_stub_node__
ahdl_include "xcelium.d/AMSD/ahdlSimDB/worklib__resistor__vams__0x10000001_behavioral.flex.va"
ahdl_include "xcelium.d/AMSD/ahdlSimDB/worklib__capacitor__vams__0x10000001_behavioral.flex.va"
ahdl_include "xcelium.d/AMSD/ahdlSimDB/worklib__rc_filter__vams__0x10000001_behavioral.flex.va"

#4 "/home/alpha/Documents/nidhi_wreal/RC_filter/resistor.vams;AMS:8"
simulator lang=spectre version=2.0 binding=vlog insensitive=no
subckt worklib__resistor__vams__0x10000001 p(p) n(n)
local n
local p

#8 "/home/alpha/Documents/nidhi_wreal/RC_filter/resistor.vams;AMS:8"
parameters R=1
parameters termcurs=0

#4 "/home/alpha/Documents/nidhi_wreal/RC_filter/resistor.vams;AMS:8"
_cds_internal_resistor_ (p n) worklib__resistor__vams__0x10000001_behavioral R=R
ends

simulator lang=spectre version=2.0 insensitive=no
resistor (p n) worklib__resistor__vams__0x10000001 

#3 "/home/alpha/Documents/nidhi_wreal/RC_filter/capacitor.vams;AMS:8"
simulator lang=spectre version=2.0 binding=vlog insensitive=no
subckt worklib__capacitor__vams__0x10000001 p(p) n(n)
local n
local p

#8 "/home/alpha/Documents/nidhi_wreal/RC_filter/capacitor.vams;AMS:8"
parameters C=1
parameters termcurs=0

#3 "/home/alpha/Documents/nidhi_wreal/RC_filter/capacitor.vams;AMS:8"
_cds_internal_capacitor_ (p n) worklib__capacitor__vams__0x10000001_behavioral C=C
ends

simulator lang=spectre version=2.0 insensitive=no
capacitor (p n) worklib__capacitor__vams__0x10000001 

#7 "/home/alpha/Documents/nidhi_wreal/RC_filter/rc_filter.vams;AMS:8"
simulator lang=spectre version=2.0 binding=vlog insensitive=no
subckt worklib__rc_filter__vams__0x10000001 vin(vin) vout(vout) gnd(gnd)
local gnd
local mid
local vin
local vout

#16 "/home/alpha/Documents/nidhi_wreal/RC_filter/rc_filter.vams;AMS:8"
parameters Rf=10

#20 "/home/alpha/Documents/nidhi_wreal/RC_filter/rc_filter.vams;AMS:8"
parameters Cf=1e-06
parameters termcurs=0

#17 "/home/alpha/Documents/nidhi_wreal/RC_filter/rc_filter.vams;AMS:8"
reg1 (p=mid n=vout) resistor 

#22 "/home/alpha/Documents/nidhi_wreal/RC_filter/rc_filter.vams;AMS:8"
Cap1 (p=vin n=mid) capacitor 

#7 "/home/alpha/Documents/nidhi_wreal/RC_filter/rc_filter.vams;AMS:8"
_cds_internal_rc_filter_ (vout gnd mid) worklib__rc_filter__vams__0x10000001_behavioral Cf=Cf Rf=Rf
ends

simulator lang=spectre version=2.0 insensitive=no
rc_filter (vin vout gnd) worklib__rc_filter__vams__0x10000001 
//
//
#1 "nosuchfile.sp" 1
simulator lang=spectre version=2.0 
include "../../Tejas/control.scs"
