module wideexpr_00847(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {4{((ctrl[3]?s0:(ctrl[4]?($signed(4'sb1011))+($signed({({4{5'sb00111}})<<<((1'sb1)<<<(s2)),5'sb10001})):+($signed(1'sb1)))))<<<((ctrl[0]?(ctrl[5]?(($signed(-(s5)))&(((s7)^(s0))>>((ctrl[1]?2'sb00:4'sb0001))))-(-(!($signed((ctrl[0]?2'b11:6'sb101110))))):((s3)|(s6))<<<(u5)):(ctrl[5]?$signed((ctrl[3]?-($unsigned((s1)&(s5))):-(s0))):$signed(3'sb000))))}};
  assign y1 = +(4'b1111);
  assign y2 = (ctrl[6]?3'sb111:$signed($signed(s3)));
  assign y3 = ($signed(s3))|((ctrl[7]?$signed(|(4'sb0010)):s4));
  assign y4 = ($unsigned(5'sb10010))>=(5'b10111);
  assign y5 = +($signed($signed((-((((2'sb10)<<<(s3))>>((ctrl[1]?s5:5'sb10010)))<(((ctrl[0]?s6:5'sb00000))^~($signed(5'sb01010)))))>>>({2{(ctrl[6]?((1'b1)>>>(2'b11))>>>((ctrl[6]?u0:3'b001)):((3'sb101)-(s6))>=(2'sb10))}}))));
  assign y6 = (ctrl[7]?(((+(5'sb11011))<<<($signed(6'b001110)))^(+($signed(3'sb101))))<=($signed({+((ctrl[4]?~(3'b000):1'sb0)),s3,-($signed(6'sb010111)),+(((ctrl[2]?2'b00:5'sb10110))!=({4{s0}}))})):(u7)-(({-(({2'sb01,2'sb10})>>($signed(3'sb011))),2'sb10})+(~&((5'b01011)-(({s0,u4,s7,4'sb1110})+(s4))))));
  assign y7 = u5;
endmodule
