# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1710 0.001024 1024 350 270 17408 0.86016 5.92691 26.3076 33.1474 33.2042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 440 0.000256 1024 97 1130 43008 8.15485 3.5105 61.3138 104.727 177.864 177.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1020 6.4e-05 2048 100 3250 285696 43.0193 28.3018 2098.71 838.583 3008.75 3008.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 920 3.2e-05 4096 130 2690 542208 215.625 128.16 7333.68 3797.46 11475.2 11475.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 810 0.001024 1024 225 470 13440 0.722944 0.697504 6.6376 26.3343 34.4609 34.5485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1030 0.000256 2048 80 2200 73088 7.04336 293.866 209.668 510.62 510.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 280 0.001024 512 62 220 4096 1.31702 0.366368 0.777056 19.8472 22.4612 22.5906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 350 0.000256 4096 117 3500 10240 32.6163 13.931 170.568 418.312 635.557 635.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1780 3.2e-05 1024 400 1210 552960 53.5034 26.8888 842.474 838.661 1761.71 1761.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1020 0.000512 1024 330 590 27648 2.36442 1.67123 18.917 100.575 123.633 123.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1710 0.001024 1024 350 270 17424 0.859392 6.90442 26.3404 34.1548 34.2125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 440 0.000256 1024 97 1130 41472 8.2057 3.4857 71.1964 103.866 186.913 187.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1020 6.4e-05 2048 100 3250 285696 43.1212 28.3648 2451.83 838.148 3361.6 3361.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 920 3.2e-05 4096 130 2690 542016 215.836 128.295 8336.21 3795.66 12476.3 12476.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 810 0.001024 1024 225 470 13392 0.720896 0.69632 7.5305 26.3244 35.3436 35.4289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1030 0.000256 2048 80 2200 73080 7.05126 342.081 209.641 558.817 558.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 280 0.001024 512 62 220 2304 1.31261 0.347776 0.613472 18.7741 21.2061 21.3391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 350 0.000256 4096 117 3500 9792 32.8083 13.9397 187.313 417.919 652.104 652.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1780 3.2e-05 1024 400 1210 552960 53.5612 26.9415 979.156 838.173 1898.02 1898.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1020 0.000512 1024 330 590 27648 2.36973 1.66531 21.7256 100.041 125.907 125.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1710 0.001024 1024 350 270 17360 0.858624 7.23242 26.246 34.3885 34.4482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 440 0.000256 1024 97 1130 40960 8.17162 3.46739 70.8075 103.292 185.899 186.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1020 6.4e-05 2048 100 3250 285440 42.9902 28.3859 2550.1 837.899 3459.52 3459.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 920 3.2e-05 4096 130 2690 542080 215.524 128.244 8699.59 3794.8 12838.4 12838.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 810 0.001024 1024 225 470 13280 0.717984 0.695808 7.81107 26.2035 35.5022 35.5924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1030 0.000256 2048 80 2200 73120 7.05219 357.431 209.619 574.147 574.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 280 0.001024 512 62 220 3840 1.31261 0.362528 0.852288 19.2597 21.9433 22.0839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 350 0.000256 4096 117 3500 9600 32.6004 13.872 191.551 415.929 654.086 654.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1780 3.2e-05 1024 400 1210 552960 53.4392 26.9442 1020.73 837.824 1939.13 1939.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1020 0.000512 1024 330 590 27200 2.35827 1.6496 22.4359 98.8953 125.446 125.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1710 0.001024 1024 350 270 17376 0.858112 6.69875 26.2905 33.899 33.9569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 440 0.000256 1024 97 1130 41472 8.11731 3.46211 69.522 103.329 184.598 184.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1020 6.4e-05 2048 100 3250 284928 42.9586 28.3013 2374.76 836.705 3282.87 3283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 920 3.2e-05 4096 130 2690 542208 214.875 128.073 8108.43 3827.59 12279.2 12279.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 810 0.001024 1024 225 470 13440 0.71872 0.694752 7.41853 26.2727 35.1797 35.2645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1030 0.000256 2048 80 2200 73056 7.08317 332.364 209.512 548.999 549.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 280 0.001024 512 62 220 3072 1.28352 0.349408 0.732576 18.7724 21.2913 21.4263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 350 0.000256 4096 117 3500 9984 32.4962 13.8839 186.379 416.759 649.65 649.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1780 3.2e-05 1024 400 1210 552960 53.1988 26.8638 948.591 836.724 1865.56 1865.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1020 0.000512 1024 330 590 27264 2.3601 1.66256 21.0968 100.362 125.587 125.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1710 0.001024 1024 350 270 17400 0.856064 6.80157 26.3525 34.0623 34.1201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 440 0.000256 1024 97 1130 41600 8.14602 3.4761 68.2868 103.4 183.465 183.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1020 6.4e-05 2048 100 3250 284800 43.209 28.398 2403.03 837.803 3312.58 3312.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 920 3.2e-05 4096 130 2690 542400 216.323 128.472 8198.48 3798.41 12342 12342.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 810 0.001024 1024 225 470 13400 0.72288 0.696704 7.47382 26.3067 35.2716 35.3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1030 0.000256 2048 80 2200 73100 7.05699 336.146 209.791 553.038 553.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 280 0.001024 512 62 220 3200 1.33786 0.360448 0.753536 18.1847 20.7936 20.9231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 350 0.000256 4096 117 3500 9600 32.8078 13.93 181.02 417.328 645.213 645.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1780 3.2e-05 1024 400 1210 550400 53.7986 26.9558 956.422 837.689 1875.05 1875.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1020 0.000512 1024 330 590 27200 2.37773 1.65907 21.3349 100.427 125.903 125.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1710 0.001024 1024 350 270 17360 0.856064 6.92624 26.3119 34.1498 34.2057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 440 0.000256 1024 97 1130 41216 8.18211 3.4775 70.0447 103.771 185.634 185.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1020 6.4e-05 2048 100 3250 284928 43.0328 28.3034 2462.5 837.393 3371.36 3371.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 920 3.2e-05 4096 130 2690 542080 215.648 128.229 8357.89 3797.62 12499.7 12499.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 810 0.001024 1024 225 470 13216 0.7168 0.692224 7.65552 26.1387 35.2764 35.3614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1030 0.000256 2048 80 2200 73024 7.06538 344.057 209.637 560.805 560.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 280 0.001024 512 62 220 1792 1.29437 0.339456 0.59552 18.3412 20.7198 20.8568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 350 0.000256 4096 117 3500 9856 32.8353 13.9471 190.207 419.326 656.448 656.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1780 3.2e-05 1024 400 1210 551936 53.4799 26.9326 982.055 837.377 1900.03 1900.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1020 0.000512 1024 330 590 26880 2.35402 1.73875 21.7234 100 125.924 126.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1710 0.001024 1024 350 270 17280 0.855488 7.00714 26.1897 34.1046 34.1641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 440 0.000256 1024 97 1130 40320 8.23962 3.47539 69.111 103.343 184.329 184.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1020 6.4e-05 2048 100 3250 285120 43.1152 28.4119 2478.16 837.148 3386.97 3387.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 920 3.2e-05 4096 130 2690 541440 216.333 128.305 8425.21 3792.18 12562.3 12562.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 810 0.001024 1024 225 470 13200 0.718144 0.693984 7.70976 26.043 35.2356 35.3215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1030 0.000256 2048 80 2200 73080 7.08202 346.689 209.626 563.441 563.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 280 0.001024 512 62 220 3840 1.31536 0.36416 0.88896 19.315 22.0381 22.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 350 0.000256 4096 117 3500 9600 32.9324 13.9416 186.803 417.868 651.673 651.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1780 3.2e-05 1024 400 1210 549120 53.6726 26.882 983.072 834.648 1898.46 1898.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1020 0.000512 1024 330 590 27360 2.37805 1.66269 22.2222 100.191 126.56 126.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1710 0.001024 1024 350 270 17280 0.857376 6.81421 26.2257 33.9512 34.0075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 440 0.000256 1024 97 1130 43008 8.15334 3.51139 71.788 104.829 188.433 188.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1020 6.4e-05 2048 100 3250 285696 42.9355 28.34 2402.67 838.924 3313 3313.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 920 3.2e-05 4096 130 2690 541696 215.8 128.243 8155.05 3800.41 12299.8 12300
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 810 0.001024 1024 225 470 13056 0.71568 0.690528 7.29718 26.0793 34.8551 34.9409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1030 0.000256 2048 80 2200 72960 7.04576 334.85 209.517 551.457 551.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 280 0.001024 512 62 220 2048 1.32954 0.34816 0.629568 18.6851 21.1473 21.2947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 350 0.000256 4096 117 3500 10240 32.6366 13.9279 192.017 418.701 657.409 657.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1780 3.2e-05 1024 400 1210 548864 53.4956 26.8263 952.875 838.283 1871.66 1871.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1020 0.000512 1024 330 590 27648 2.3704 1.6697 21.6004 99.8398 125.584 125.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1710 0.001024 1024 350 270 17280 0.858112 6.74426 26.3084 33.9641 34.0233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 440 0.000256 1024 97 1130 39936 8.24954 3.47088 67.1205 103.517 182.517 182.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1020 6.4e-05 2048 100 3250 284160 43.075 28.332 2411.42 837.44 3320.4 3320.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 920 3.2e-05 4096 130 2690 540672 215.26 128.112 8214.87 3794.99 12353.5 12353.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 810 0.001024 1024 225 470 13056 0.71904 0.697056 7.48134 26.1597 35.1292 35.2207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1030 0.000256 2048 80 2200 72960 7.04688 337.723 209.699 554.512 554.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 280 0.001024 512 62 220 3072 1.29923 0.352064 0.839552 18.6997 21.3418 21.4833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 350 0.000256 4096 117 3500 9216 32.4129 13.7759 175.162 413.405 634.887 634.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1780 3.2e-05 1024 400 1210 546816 53.3459 26.7284 953.518 835.564 1869.35 1869.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1020 0.000512 1024 330 590 26880 2.35069 1.64669 21.3012 99.6896 125.09 125.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1710 0.001024 1024 350 270 17200 0.854912 7.28874 26.1895 34.3828 34.4412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 440 0.000256 1024 97 1130 41600 8.14704 3.47546 74.3326 103.447 189.564 189.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1020 6.4e-05 2048 100 3250 284800 43.1546 28.3791 2593.95 837.331 3502.95 3503.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 920 3.2e-05 4096 130 2690 540800 216.078 128.419 8700.22 3795.34 12840.3 12840.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 810 0.001024 1024 225 470 13200 0.718848 0.691168 8.05098 26.1484 35.6795 35.7667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1030 0.000256 2048 80 2200 73000 7.05536 362.58 210.831 580.512 580.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 280 0.001024 512 62 220 3200 1.35027 0.362176 0.908192 19.078 21.8548 21.9969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 350 0.000256 4096 117 3500 8000 32.8353 13.8097 160.895 413.12 620.795 620.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1780 3.2e-05 1024 400 1210 544000 53.922 26.8063 1017.19 832.901 1931.02 1931.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1020 0.000512 1024 330 590 26400 2.36954 1.64192 22.5139 98.2664 124.896 124.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1710 0.001024 1024 350 270 17152 0.858688 8.26867 26.2206 35.3997 35.4572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 440 0.000256 1024 97 1130 40960 8.33853 3.51712 83.5611 104.975 200.554 200.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1020 6.4e-05 2048 100 3250 284672 42.849 28.2522 3014.21 836.233 3921.69 3921.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 920 3.2e-05 4096 130 2690 540672 215.817 128.31 10199.9 3807.17 14351.5 14351.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 810 0.001024 1024 225 470 12800 0.710944 0.68608 8.90467 25.903 36.2754 36.3662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1030 0.000256 2048 80 2200 72704 7.02602 417.732 209.132 633.933 633.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 280 0.001024 512 62 220 0 0.313344 0.004224 17.0168 17.4175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 350 0.000256 4096 117 3500 10240 32.6908 14.2509 239.022 436.257 722.439 705.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1780 3.2e-05 1024 400 1210 548864 53.4711 26.8288 1192.05 842.335 2114.88 2115.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1020 0.000512 1024 330 590 26624 2.32371 1.6152 26.3476 97.3091 127.698 127.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1710 0.001024 1024 350 270 17440 0.8608 9.88554 26.3105 37.1098 37.1671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 440 0.000256 1024 97 1140 43008 8.14685 3.51312 60.1035 104.687 176.606 176.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1020 6.4e-05 2048 100 3255 285696 42.9311 28.3177 2095.69 838.464 3005.54 3005.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 920 3.2e-05 4096 130 2700 542464 215.273 128.134 7205.7 3801.14 11350.5 11350.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 810 0.001024 1024 225 480 13312 0.718912 0.694496 11.966 26.2919 39.743 39.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1030 0.000256 2048 80 2205 73152 7.07018 292.213 209.783 509.109 509.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 280 0.001024 512 62 225 4096 1.31466 0.367712 1.08112 20.0764 22.9933 23.1273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 350 0.000256 4096 117 3510 10240 32.7477 13.9633 167.492 419.458 633.787 633.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1780 3.2e-05 1024 400 1215 552960 53.5028 26.9179 836.585 840.992 1758.19 1758.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1020 0.000512 1024 330 600 27392 2.36122 1.72262 30.7821 101.454 136.422 136.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1710 0.001024 1024 350 270 17440 0.856096 5.84294 26.291 33.044 33.0997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 440 0.000256 1024 97 1140 42880 8.2415 3.5287 63.0042 104.93 179.86 179.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1020 6.4e-05 2048 100 3255 285760 43.1317 28.3505 2117.16 837.573 3026.35 3026.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 920 3.2e-05 4096 130 2700 542400 216.596 128.481 7226.32 3794.63 11366.3 11366.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 810 0.001024 1024 225 480 13280 0.72112 0.69632 12.6319 26.2523 40.3742 40.4449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1030 0.000256 2048 80 2205 73120 7.06038 295.645 209.483 512.234 512.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 280 0.001024 512 62 225 3840 1.30717 0.362208 1.02627 18.4511 21.3019 21.4403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 350 0.000256 4096 117 3510 10240 32.9202 13.97 168.378 419.032 634.433 634.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1780 3.2e-05 1024 400 1215 552960 53.6303 26.9727 846.616 837.541 1764.96 1765.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1020 0.000512 1024 330 600 27360 2.37088 1.66064 18.7824 101.194 124.112 124.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1710 0.001024 1024 350 270 17424 0.8576 5.87245 26.2916 33.0756 33.1338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 440 0.000256 1024 97 1140 42240 8.18262 3.49738 61.3638 104.293 177.5 177.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1020 6.4e-05 2048 100 3255 285312 43.0182 28.3108 2101.26 837.579 3010.31 3010.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 920 3.2e-05 4096 130 2700 542208 215.722 128.313 7214.77 3795.83 11354.9 11355.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 810 0.001024 1024 225 480 13248 0.717728 0.692256 6.50106 26.2081 34.1912 34.2776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1030 0.000256 2048 80 2205 73104 7.05331 294.588 209.549 511.235 511.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 280 0.001024 512 62 225 3840 1.31498 0.361952 1.04077 19.5516 22.4202 22.5444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 350 0.000256 4096 117 3510 9984 32.8027 13.9548 163.95 418.561 629.399 629.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1780 3.2e-05 1024 400 1215 551424 53.6067 26.8891 837.904 836.688 1755.28 1755.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1020 0.000512 1024 330 600 27456 2.37174 1.67152 18.6469 100.646 123.437 123.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1710 0.001024 1024 350 270 17416 0.856064 5.93408 26.2959 33.1366 33.1967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 440 0.000256 1024 97 1140 43008 8.20109 3.52224 65.7643 104.813 182.464 182.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1020 6.4e-05 2048 100 3255 285376 43.1966 28.3566 2155.44 837.735 3064.86 3064.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 920 3.2e-05 4096 130 2700 542080 216.506 128.402 7353.89 3793.72 11492.8 11493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 810 0.001024 1024 225 480 13216 0.720224 0.692992 6.72442 26.196 34.406 34.4924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1030 0.000256 2048 80 2205 73136 7.06173 301.257 209.646 518.01 518.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 280 0.001024 512 62 225 3584 1.29594 0.35584 0.736512 19.3475 21.8884 22.0201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 350 0.000256 4096 117 3510 10304 32.8133 13.962 174.394 418.589 639.883 639.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1780 3.2e-05 1024 400 1215 551936 53.6952 26.9211 863.81 836.594 1781.21 1781.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1020 0.000512 1024 330 600 27328 2.3808 1.66707 19.1677 100.592 123.913 124.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1710 0.001024 1024 350 270 17408 0.858528 6.30067 26.3146 33.5237 33.5814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 440 0.000256 1024 97 1140 43008 8.1569 3.50829 65.7147 104.739 182.276 182.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1020 6.4e-05 2048 100 3255 285696 42.9518 28.3247 2169.71 838.64 3079.77 3079.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 920 3.2e-05 4096 130 2700 542208 215.524 128.149 7542.67 3811.03 11697.7 11697.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 810 0.001024 1024 225 480 13312 0.720896 0.69632 6.95098 26.3358 34.7747 34.8613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1030 0.000256 2048 80 2205 73088 7.05674 304.148 209.713 520.964 521.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 280 0.001024 512 62 225 4096 1.3207 0.366592 0.84064 19.8477 22.5298 22.6629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 350 0.000256 4096 117 3510 9728 32.7852 13.9204 167.551 418.297 632.688 632.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1780 3.2e-05 1024 400 1215 552960 53.4514 26.9244 872.409 852.775 1805.75 1805.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1020 0.000512 1024 330 600 27392 2.37075 1.6687 19.8833 101.182 125.207 125.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1710 0.001024 1024 350 270 17424 0.857568 6.98944 26.3257 34.2244 34.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 440 0.000256 1024 97 1140 41472 8.19293 3.48522 71.7668 103.784 187.391 187.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1020 6.4e-05 2048 100 3255 285120 43.12 28.3994 2493.87 837.436 3402.96 3403.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 920 3.2e-05 4096 130 2700 542016 215.717 128.288 8450.48 3799.21 12594 12594.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 810 0.001024 1024 225 480 13248 0.72272 0.696096 7.92288 26.2983 35.7092 35.7933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1030 0.000256 2048 80 2205 73080 7.06362 348.858 209.5 565.466 565.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 280 0.001024 512 62 225 2304 1.32157 0.349248 0.662432 18.5491 21.0292 21.1727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 350 0.000256 4096 117 3510 9792 32.8089 13.9428 191.288 417.557 655.731 655.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1780 3.2e-05 1024 400 1215 552960 53.5251 26.9458 997.415 837.547 1915.63 1915.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1020 0.000512 1024 330 600 27360 2.37597 1.66813 22.722 100.524 127.394 127.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1710 0.001024 1024 350 270 17360 0.855424 6.84698 26.263 34.0188 34.0746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 440 0.000256 1024 97 1140 40960 8.16106 3.46576 70.2529 103.366 185.399 185.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1020 6.4e-05 2048 100 3255 285440 42.9975 28.3814 2436.51 838.503 3346.52 3346.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 920 3.2e-05 4096 130 2700 542080 215.488 128.272 8241.41 3797.65 12383.1 12383.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 810 0.001024 1024 225 480 13120 0.717184 0.692512 7.63254 26.2228 35.3351 35.4245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1030 0.000256 2048 80 2205 73040 7.06502 339.678 209.584 556.373 556.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 280 0.001024 512 62 225 3840 1.31018 0.3616 0.889568 19.1813 21.8933 22.0296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 350 0.000256 4096 117 3510 9600 32.5926 13.865 183.122 416.231 645.937 646.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1780 3.2e-05 1024 400 1215 552960 53.4036 26.9192 974.354 838.421 1893.29 1893.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1020 0.000512 1024 330 600 27200 2.36125 1.65002 21.8696 98.9616 124.946 125.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1710 0.001024 1024 350 270 17376 0.857152 7.30586 26.3096 34.5245 34.5839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 440 0.000256 1024 97 1140 41472 8.1143 3.46595 73.6508 103.398 188.791 188.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1020 6.4e-05 2048 100 3255 284928 42.8768 28.3013 2592.18 837.257 3500.75 3500.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 920 3.2e-05 4096 130 2700 541440 215.094 128.151 8767.27 3799.06 12909.9 12910.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 810 0.001024 1024 225 480 13248 0.718656 0.698368 8.24275 26.2906 36.0199 36.1059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1030 0.000256 2048 80 2205 73056 7.04736 362.314 209.696 579.103 579.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 280 0.001024 512 62 225 3072 1.29094 0.351264 0.808288 18.5034 21.1089 21.2541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 350 0.000256 4096 117 3510 9216 32.6727 13.8713 187.202 417.05 650.931 651.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1780 3.2e-05 1024 400 1215 549888 53.4954 26.8628 1030.17 837.28 1948 1948.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1020 0.000512 1024 330 600 27264 2.36387 1.66499 23.677 99.2717 127.082 127.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1710 0.001024 1024 350 270 17400 0.858112 7.45882 26.3435 34.7097 34.7675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 440 0.000256 1024 97 1140 41600 8.14358 3.37222 70.9968 103.385 186.053 186.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1020 6.4e-05 2048 100 3255 284800 43.1526 28.3715 2565.6 837.65 3474.91 3475.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 920 3.2e-05 4096 130 2700 542400 215.961 128.509 8712.23 3799.07 12856 12856.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 810 0.001024 1024 225 480 13200 0.724288 0.69632 8.18154 26.3049 35.9758 36.0618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1030 0.000256 2048 80 2205 73000 7.05946 358.013 209.515 574.631 574.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 280 0.001024 512 62 225 3200 1.34189 0.360448 0.825312 18.9384 21.6178 21.7579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 350 0.000256 4096 117 3510 9600 32.7982 13.9327 192.81 417.172 656.847 656.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1780 3.2e-05 1024 400 1215 550400 53.6863 26.9584 1025.68 839.171 1945.7 1945.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1020 0.000512 1024 330 600 27200 2.37722 1.6569 23.203 99.7706 127.114 127.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1710 0.001024 1024 350 270 17360 0.855488 7.34451 26.2817 34.5336 34.5894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 440 0.000256 1024 97 1140 41216 8.17754 3.4743 73.9514 103.647 189.408 189.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1020 6.4e-05 2048 100 3255 284928 42.9685 28.3787 2595.63 836.404 3503.52 3503.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 920 3.2e-05 4096 130 2700 542080 215.465 128.233 8798.79 3792.33 12935.1 12935.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 810 0.001024 1024 225 480 12992 0.71568 0.690528 8.06867 26.9551 36.5004 36.5874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1030 0.000256 2048 80 2205 73024 7.08198 362.731 209.426 579.284 579.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 280 0.001024 512 62 225 1792 1.29837 0.339552 0.647968 17.1536 19.5908 19.7284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 350 0.000256 4096 117 3510 9856 32.8097 13.9551 200.66 418.749 666.307 666.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1780 3.2e-05 1024 400 1215 551936 53.3974 26.8962 1036.55 836.429 1953.47 1953.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1020 0.000512 1024 330 600 26880 2.35936 1.64064 23.3294 99.6244 127.054 127.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1710 0.001024 1024 350 270 17280 0.852384 7.29667 26.2083 34.4086 34.4657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 440 0.000256 1024 97 1140 40320 8.23978 3.47392 72.0496 103.422 187.341 187.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1020 6.4e-05 2048 100 3255 285120 43.0962 28.3348 2548.51 837.755 3457.82 3457.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 920 3.2e-05 4096 130 2700 541440 216.072 128.299 8675.25 3794.17 12814.1 12814.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 810 0.001024 1024 225 480 12960 0.717024 0.691936 8.01184 26.0589 35.551 35.6403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1030 0.000256 2048 80 2205 72960 7.04906 356.325 209.48 572.899 572.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 280 0.001024 512 62 225 3840 1.31309 0.362816 0.97584 19.2652 22.0704 22.2085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 350 0.000256 4096 117 3510 9600 32.8873 13.9448 192.709 418.171 657.835 657.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1780 3.2e-05 1024 400 1215 549120 53.5799 26.8717 1014.58 835.235 1930.45 1930.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1020 0.000512 1024 330 600 27360 2.37488 1.66528 23.35 99.9298 127.421 127.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1710 0.001024 1024 350 270 17280 0.856768 6.87338 26.2013 33.9846 34.0439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 440 0.000256 1024 97 1140 43008 8.15936 3.51037 71.395 104.723 187.95 188.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1020 6.4e-05 2048 100 3255 285696 42.9346 28.541 2446.23 838.014 3355.87 3355.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 920 3.2e-05 4096 130 2700 541696 215.65 128.258 8321.38 3797.38 12463 12463.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 810 0.001024 1024 225 480 13056 0.716896 0.692928 7.64346 26.0525 35.1848 35.2771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1030 0.000256 2048 80 2205 72960 7.05459 341.588 209.338 558.027 558.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 280 0.001024 512 62 225 2048 1.32931 0.347232 0.686976 17.6391 20.1528 20.2977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 350 0.000256 4096 117 3510 9216 32.8746 13.9264 177.456 418.231 642.624 642.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1780 3.2e-05 1024 400 1215 548864 53.4735 26.8227 971.784 835.118 1887.39 1887.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1020 0.000512 1024 330 600 27136 2.376 1.67136 22.0416 99.0196 125.209 125.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1710 0.001024 1024 350 270 17280 0.854976 7.50621 26.314 34.7292 34.7863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 440 0.000256 1024 97 1140 39936 8.24835 3.46829 79.158 103.538 194.579 194.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1020 6.4e-05 2048 100 3255 284160 43.0444 28.2773 2837.35 837.619 3746.43 3746.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 920 3.2e-05 4096 130 2700 540672 215.13 128.069 9586.63 3813.88 13744 13744.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 810 0.001024 1024 225 480 13056 0.715776 0.69168 8.98883 26.1685 36.6357 36.7212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1030 0.000256 2048 80 2205 72960 7.06458 395.264 209.717 612.092 612.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 280 0.001024 512 62 225 3072 1.29174 0.3464 0.950464 17.4161 20.1608 20.2971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 350 0.000256 4096 117 3510 7680 32.7786 13.7772 168.505 413.49 628.682 628.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1780 3.2e-05 1024 400 1215 546816 53.256 26.7303 1123.46 833.273 2036.91 2037.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1020 0.000512 1024 330 600 26880 2.35114 1.64227 25.7288 98.9304 128.754 128.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1710 0.001024 1024 350 270 17200 0.85408 7.91773 26.1895 35.0128 35.0711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 440 0.000256 1024 97 1140 41600 8.15226 3.47974 83.3235 103.442 198.558 198.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1020 6.4e-05 2048 100 3255 284800 43.1503 28.3776 2860.13 837.301 3769.1 3769.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 920 3.2e-05 4096 130 2700 540800 215.877 128.393 9632.93 3798.11 13775.6 13775.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 810 0.001024 1024 225 480 12800 0.719232 0.692224 8.97507 26.1471 36.6043 36.6899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1030 0.000256 2048 80 2205 72800 7.04234 397.106 209.094 613.286 613.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 280 0.001024 512 62 225 3200 1.34643 0.362464 0.996064 19.9843 22.8442 22.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 350 0.000256 4096 117 3510 8000 32.8236 13.8101 175.748 415.469 637.981 638.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1780 3.2e-05 1024 400 1215 544000 53.8966 26.8051 1120.88 832.755 2034.52 2034.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1020 0.000512 1024 330 600 26400 2.36928 1.6401 25.126 97.8785 127.113 127.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1710 0.001024 1024 350 270 17152 0.857184 7.36256 26.218 34.4898 34.5477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 440 0.000256 1024 97 1140 40960 8.3319 3.51763 74.6234 104.974 191.608 191.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1020 6.4e-05 2048 100 3255 284672 42.8406 28.3693 2609.2 836.238 3516.79 3516.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 920 3.2e-05 4096 130 2700 540672 215.848 128.338 8852.5 3806.45 13003.4 13003.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 810 0.001024 1024 225 480 12800 0.712672 0.68672 8.17936 25.9014 35.5528 35.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1030 0.000256 2048 80 2205 72704 7.14547 363.598 209.153 579.939 579.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 280 0.001024 512 62 225 0 0.31376 0.004192 18.2551 18.6538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 350 0.000256 4096 117 3510 8192 33.0665 14.2591 163.534 437.5 648.57 630.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1780 3.2e-05 1024 400 1215 548864 53.4852 26.8275 1035.92 835.974 1952.4 1952.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1020 0.000512 1024 330 600 25600 2.34701 1.62083 22.4267 99.2157 125.712 125.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1710 0.001024 1024 350 280 17376 0.858112 9.95328 26.3236 37.1876 37.2466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 440 0.000256 1024 97 1140 42496 8.19146 3.51027 58.241 104.691 174.8 174.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1020 6.4e-05 2048 100 3260 285440 42.955 28.2921 1984.72 838.465 2894.57 2894.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 920 3.2e-05 4096 130 2700 542208 215.354 128.168 6793.32 3800.34 10937.5 10937.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 810 0.001024 1024 225 480 13248 0.71744 0.69632 11.2345 26.2907 39.0116 39.0779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1030 0.000256 2048 80 2200 73152 7.05331 276.363 209.749 493.21 493.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 280 0.001024 512 62 220 2560 1.37578 0.365408 0.712512 20.7442 23.3546 23.4848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 350 0.000256 4096 117 3500 9984 32.8063 13.9487 153.692 419.536 620.114 620.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1780 3.2e-05 1024 400 1220 552960 53.4942 26.8755 794.294 838.46 1713.32 1713.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1020 0.000512 1024 330 600 27264 2.36547 1.69277 17.6946 101.459 123.312 123.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1710 0.001024 1024 350 280 17360 0.857312 6.37158 26.3115 33.5928 33.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 440 0.000256 1024 97 1140 42880 8.23978 3.52461 65.7926 105.031 182.746 182.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1020 6.4e-05 2048 100 3260 285440 43.1375 28.3527 2232.33 838.381 3142.34 3142.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 920 3.2e-05 4096 130 2700 542080 216.534 128.51 7592.53 3804.2 11742.1 11742.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 810 0.001024 1024 225 480 13200 0.720896 0.692992 6.99427 26.2759 34.7556 34.8395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1030 0.000256 2048 80 2200 73160 7.06368 311.399 209.768 528.276 528.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 280 0.001024 512 62 220 1920 1.39126 0.361984 0.685248 19.4536 22.0446 22.1689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 350 0.000256 4096 117 3500 9920 32.9636 13.9718 172.994 419.527 639.583 639.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1780 3.2e-05 1024 400 1220 552960 53.5694 26.9816 897.801 838.35 1816.89 1817.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1020 0.000512 1024 330 600 27200 2.37066 1.65994 19.8421 99.6207 123.593 123.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1710 0.001024 1024 350 280 17376 0.860032 6.01165 26.3447 33.268 33.3273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 440 0.000256 1024 97 1140 42240 8.18669 3.50099 61.105 104.353 177.304 177.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1020 6.4e-05 2048 100 3260 285312 43.0035 28.3322 2081.25 838.074 2990.8 2990.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 920 3.2e-05 4096 130 2700 541824 216.02 128.319 7056.51 3807.26 11208.4 11208.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 810 0.001024 1024 225 480 13152 0.718976 0.695872 6.52816 26.2253 34.2396 34.3261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1030 0.000256 2048 80 2200 73152 7.09981 289.22 209.774 506.135 506.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 280 0.001024 512 62 220 2304 1.36992 0.36272 0.573952 18.3775 20.8396 20.9729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 350 0.000256 4096 117 3500 9984 32.8124 13.9469 162.491 418.812 628.184 628.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1780 3.2e-05 1024 400 1220 551424 53.6004 26.8964 830.979 837.123 1748.79 1748.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1020 0.000512 1024 330 600 27264 2.37424 1.66723 18.671 101.118 123.938 124.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1710 0.001024 1024 350 280 17360 0.856064 6.15594 26.3127 33.3769 33.4335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 440 0.000256 1024 97 1140 43008 8.19418 3.5217 62.9335 104.804 179.617 179.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1020 6.4e-05 2048 100 3260 285376 43.1504 28.3402 2107.76 837.661 3017.05 3017.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 920 3.2e-05 4096 130 2700 541632 216.638 128.461 7186.42 3797.88 11329.7 11329.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 810 0.001024 1024 225 480 13104 0.718848 0.693856 6.71094 26.1922 34.3889 34.4733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1030 0.000256 2048 80 2200 73136 7.03882 292.999 209.597 509.681 509.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 280 0.001024 512 62 220 1792 1.36573 0.355936 0.567456 18.0236 20.4646 20.5973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 350 0.000256 4096 117 3500 9856 32.9166 13.9575 161.991 418.662 627.658 627.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1780 3.2e-05 1024 400 1220 551936 53.629 26.9196 842.951 836.415 1760.1 1760.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1020 0.000512 1024 330 600 27328 2.37846 1.66672 19.1927 101.108 124.451 124.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1710 0.001024 1024 350 280 17344 0.86016 6.21315 26.299 33.4269 33.4832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 440 0.000256 1024 97 1140 41984 8.23574 3.51232 61.8576 104.616 178.379 178.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1020 6.4e-05 2048 100 3260 285184 43.012 28.2867 2095.52 837.642 3004.6 3004.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 920 3.2e-05 4096 130 2700 541696 215.745 128.24 7296.81 3796.55 11437.6 11437.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 810 0.001024 1024 225 480 13184 0.721728 0.700192 6.78038 26.3076 34.5849 34.6716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1030 0.000256 2048 80 2200 73088 7.05082 293.117 213.195 513.409 513.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 280 0.001024 512 62 220 2048 1.40211 0.36704 0.611744 19.5012 22.0375 22.1772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 350 0.000256 4096 117 3500 9728 32.7574 13.9223 161.697 417.9 626.408 626.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1780 3.2e-05 1024 400 1220 552960 53.3804 26.8804 844.11 837.586 1762.15 1762.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1020 0.000512 1024 330 600 27136 2.37274 1.67226 19.3003 99.9858 123.436 123.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1710 0.001024 1024 350 280 17352 0.859968 7.63018 26.3447 34.8853 34.9431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 440 0.000256 1024 97 1140 41472 8.19443 3.48243 75.6959 103.88 191.411 191.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1020 6.4e-05 2048 100 3260 285120 43.1002 28.4172 2622.32 838.256 3532.23 3532.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 920 3.2e-05 4096 130 2700 541440 216.127 128.438 8843.52 3798.18 12986.6 12986.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 810 0.001024 1024 225 480 13248 0.720896 0.696352 8.33776 26.3261 36.1534 36.2418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1030 0.000256 2048 80 2200 73080 7.0577 364.767 209.697 581.571 581.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 280 0.001024 512 62 220 1152 1.40013 0.34976 0.561824 18.4915 20.968 21.1147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 350 0.000256 4096 117 3500 9792 32.7907 13.9408 199.987 418.024 664.878 664.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1780 3.2e-05 1024 400 1220 550656 53.6786 26.9461 1047.4 838.314 1966.53 1966.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1020 0.000512 1024 330 600 27072 2.37712 1.66342 23.8069 100.729 128.683 128.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1710 0.001024 1024 350 280 17280 0.860896 5.45376 26.3278 32.696 32.7537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 440 0.000256 1024 97 1140 39168 8.19056 3.43974 53.3611 102.362 167.517 167.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1020 6.4e-05 2048 100 3260 284544 43.028 28.3743 1820.67 837.857 2730.07 2730.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 920 3.2e-05 4096 130 2700 541440 215.467 128.3 6127.98 3800.43 10272.4 10272.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 810 0.001024 1024 225 480 12960 0.71856 0.69296 5.7863 26.2076 33.4772 33.5608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1030 0.000256 2048 80 2200 73008 7.05427 252.962 209.517 469.577 469.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 20 280 0.001024 512 62 220 0 0.350208 0.004096 18.3417 18.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 350 0.000256 4096 117 3500 9216 32.5512 14.1906 131.732 433.365 612.051 593.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1780 3.2e-05 1024 400 1220 548352 53.4824 26.8375 725.623 837.795 1643.93 1644.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1020 0.000512 1024 330 600 26496 2.37283 1.64816 16.4349 99.6107 120.168 120.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1710 0.001024 1024 350 280 17280 0.855968 7.55565 26.2419 34.7054 34.7629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 440 0.000256 1024 97 1140 40960 8.15706 3.47005 72.431 103.308 187.528 187.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1020 6.4e-05 2048 100 3260 285440 42.9626 28.3887 2531.89 837.991 3441.36 3441.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 920 3.2e-05 4096 130 2700 541440 215.682 128.335 8578.72 3798.91 12721.9 12722.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 810 0.001024 1024 225 480 13120 0.718848 0.69472 7.95933 26.2081 35.6538 35.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1030 0.000256 2048 80 2200 73120 7.0719 353.405 209.648 570.169 570.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 280 0.001024 512 62 220 1280 1.41142 0.360448 0.598464 18.9953 21.5353 21.6717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 350 0.000256 4096 117 3500 8960 32.7932 13.867 178.234 415.985 641.009 641.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1780 3.2e-05 1024 400 1220 552960 53.329 27.3454 1013.68 840.373 1934.91 1935.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1020 0.000512 1024 330 600 26880 2.36659 1.64646 22.7767 99.116 126.004 126.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1710 0.001024 1024 350 280 17120 0.853568 5.35862 26.1487 32.4131 32.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 440 0.000256 1024 97 1140 40960 8.14954 3.46483 52.3441 103.481 167.601 167.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1020 6.4e-05 2048 100 3260 285440 42.9062 28.3156 1770.72 838.807 2680.88 2681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 920 3.2e-05 4096 130 2700 541440 214.954 128.247 5966.07 3801.8 10111.3 10111.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 810 0.001024 1024 225 480 12800 0.7168 0.692224 5.6593 26.1163 33.2552 33.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1030 0.000256 2048 80 2200 72960 7.05741 245.888 211.453 464.444 464.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 280 0.001024 512 62 220 0 0.339968 0.005376 18.0163 18.4411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 350 0.000256 4096 117 3500 7680 32.7239 14.1136 106.383 431.295 584.723 566.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1780 3.2e-05 1024 400 1220 552960 53.1858 26.882 707.962 838.625 1626.84 1627.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1020 0.000512 1024 330 600 26240 2.36064 1.64266 15.872 90.2503 110.223 110.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1710 0.001024 1024 350 280 17280 0.857568 7.05066 26.2588 34.2182 34.2794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 440 0.000256 1024 97 1140 41472 8.11638 3.46387 68.9388 103.31 183.987 184.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1020 6.4e-05 2048 100 3260 284928 42.9042 28.3355 2364.84 836.589 3272.81 3272.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 920 3.2e-05 4096 130 2700 541440 215.057 128.153 8057.43 3813.55 12214.5 12214.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 810 0.001024 1024 225 480 13056 0.718048 0.697504 7.41459 26.2698 35.169 35.2588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1030 0.000256 2048 80 2200 73056 7.04922 329.931 209.491 546.516 546.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 280 0.001024 512 62 220 1536 1.34285 0.34816 0.624 18.6178 21.0843 21.2275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 350 0.000256 4096 117 3500 9216 32.6789 13.8774 171.041 416.702 634.437 634.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1780 3.2e-05 1024 400 1220 549888 53.5231 26.8624 945.013 836.48 1862.07 1862.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1020 0.000512 1024 330 600 26880 2.37085 1.66122 21.2787 99.1911 124.6 124.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1710 0.001024 1024 350 280 17088 0.855328 5.0176 26.15 32.0726 32.1311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 440 0.000256 1024 97 1140 39936 8.24794 3.47245 49.9781 103.532 165.39 165.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1020 6.4e-05 2048 100 3260 284160 43.0133 28.296 1692.32 837.768 2601.53 2601.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 920 3.2e-05 4096 130 2700 540672 215.136 128.101 5709.03 3796.05 9848.61 9848.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 810 0.001024 1024 225 480 12672 0.715552 0.694272 5.37094 26.164 33.0165 33.1039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1030 0.000256 2048 80 2200 72960 7.04874 236.385 209.662 453.14 453.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 280 0.001024 512 62 220 0 0.350208 0.005216 18.4217 18.8544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 350 0.000256 4096 117 3500 7680 32.7628 14.1192 102.438 431.94 581.464 562.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1780 3.2e-05 1024 400 1220 546816 53.2635 26.7265 671.266 833.176 1584.62 1584.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1020 0.000512 1024 330 600 26112 2.36838 1.69197 15.0317 99.9655 119.158 119.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1710 0.001024 1024 350 280 17300 0.85632 7.16234 26.3126 34.3832 34.4429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 440 0.000256 1024 97 1140 41600 8.1449 3.47546 71.1872 103.39 186.357 186.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1020 6.4e-05 2048 100 3260 284800 43.1352 28.3526 2466.98 837.689 3376.3 3376.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 920 3.2e-05 4096 130 2700 541600 216.477 128.576 8366.48 3801.37 12513.2 12513.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 810 0.001024 1024 225 480 13200 0.721696 0.694272 7.89917 26.3028 35.6876 35.7743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1030 0.000256 2048 80 2200 73100 7.05126 343.538 209.772 560.407 560.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 280 0.001024 512 62 220 1600 1.40762 0.364544 0.64992 17.8739 20.4475 20.5783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 350 0.000256 4096 117 3500 9600 32.7958 13.9366 185.797 417.185 649.846 649.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1780 3.2e-05 1024 400 1220 550400 53.6648 26.9517 986.815 837.649 1905.27 1905.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1020 0.000512 1024 330 600 26800 2.38422 1.65696 22.2441 99.2352 125.621 125.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1710 0.001024 1024 350 280 17200 0.855072 5.15891 26.3227 32.3903 32.4508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 440 0.000256 1024 97 1140 41600 8.15248 3.476 53.3091 103.549 168.646 168.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1020 6.4e-05 2048 100 3260 284800 43.1447 28.3859 1740.66 838.167 2650.5 2650.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 920 3.2e-05 4096 130 2700 540800 215.966 128.396 5864.68 3799.5 10008.8 10009.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 810 0.001024 1024 225 480 12800 0.719136 0.694656 5.55402 26.176 33.2174 33.3046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1030 0.000256 2048 80 2200 73000 7.05741 241.917 209.823 458.842 458.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1710 0.001024 1024 350 280 17248 0.855616 8.93747 26.3066 36.1522 36.2107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 440 0.000256 1024 97 1140 41216 8.17885 3.47766 88.7261 103.746 204.287 204.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1020 6.4e-05 2048 100 3260 284928 42.971 28.375 3140.11 837.195 4048.79 4048.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 920 3.2e-05 4096 130 2700 541184 215.753 128.357 10590.1 3800.58 14735 14735.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 810 0.001024 1024 225 480 12992 0.7168 0.691072 9.79478 26.1414 37.4152 37.5013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1030 0.000256 2048 80 2200 73024 7.04579 434.871 209.591 651.553 651.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 20 280 0.001024 512 62 220 0 0.339968 0.004864 17.9817 18.4135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 350 0.000256 4096 117 3500 9856 32.8116 14.2868 242.156 437.117 726.588 708.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1780 3.2e-05 1024 400 1220 551936 53.3794 26.8962 1251.91 837.126 2169.5 2169.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1020 0.000512 1024 330 600 26880 2.35469 1.64234 28.4049 98.5456 131.044 131.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1710 0.001024 1024 350 280 17024 0.85008 5.82451 26.0948 32.8197 32.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 440 0.000256 1024 97 1140 39424 8.07517 3.40339 59.014 101.435 172.09 172.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1020 6.4e-05 2048 100 3260 284928 42.9105 28.3538 2054.47 837.064 2962.93 2963.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 920 3.2e-05 4096 130 2700 539392 215.629 128.276 6980.68 3799.77 11124.6 11124.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 810 0.001024 1024 225 480 12992 0.72 0.694368 6.43062 26.2783 34.1935 34.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1030 0.000256 2048 80 2200 72800 7.09837 285.254 209.187 501.583 501.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 280 0.001024 512 62 220 0 0.34208 0.0056 18.0442 18.4739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 350 0.000256 4096 117 3500 8960 32.524 14.162 143.792 432.754 623.443 605.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1780 3.2e-05 1024 400 1220 551936 53.2842 26.8647 824.076 836.782 1741.2 1741.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1020 0.000512 1024 330 600 26880 2.35853 1.65446 18.7855 99.7267 122.621 122.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1710 0.001024 1024 350 280 17280 0.85552 8.76138 26.2896 35.959 36.0182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 440 0.000256 1024 97 1140 40320 8.23677 3.47302 83.7149 103.342 198.933 199.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1020 6.4e-05 2048 100 3260 285120 43.0696 28.4201 3009.24 837.134 3918 3918.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 920 3.2e-05 4096 130 2700 540480 216.37 128.457 10192.1 3797.03 14334.2 14334.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 810 0.001024 1024 225 480 12960 0.7168 0.690304 9.50067 26.0412 37.0228 37.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1030 0.000256 2048 80 2200 73080 7.07139 417.929 209.614 634.66 634.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 280 0.001024 512 62 220 1920 1.3944 0.360576 0.75232 18.8804 21.5413 21.6789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 350 0.000256 4096 117 3500 9600 32.8884 13.9484 225.938 417.855 690.767 690.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1780 3.2e-05 1024 400 1220 549120 53.5425 26.8696 1196.12 834.432 2111.16 2111.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1020 0.000512 1024 330 600 26880 2.38435 1.66314 27.1788 100.867 132.195 132.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1710 0.001024 1024 350 280 17040 0.85632 5.97402 26.1386 33.0225 33.0794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 440 0.000256 1024 97 1140 38400 8.37514 3.47696 56.3991 103.521 171.931 172.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1020 6.4e-05 2048 100 3260 284160 42.9457 28.3279 2037.86 835.045 2944.32 2944.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 920 3.2e-05 4096 130 2700 539520 216.862 128.602 6886.9 3804.11 11036.8 11037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 810 0.001024 1024 225 480 12960 0.719488 0.69424 6.51203 26.2087 34.2039 34.2912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1030 0.000256 2048 80 2200 72960 7.07379 282.844 209.653 499.614 499.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1710 0.001024 1024 350 280 17280 0.858688 8.50752 26.309 35.7273 35.7864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 440 0.000256 1024 97 1140 40960 8.32634 3.51155 82.3009 104.742 199.042 199.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1020 6.4e-05 2048 100 3260 284672 43.0457 28.2994 2918.8 838.12 3828.4 3828.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 920 3.2e-05 4096 130 2700 541696 215.459 128.206 9957.17 3815.66 14116.8 14117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 810 0.001024 1024 225 480 12800 0.716224 0.690176 9.20288 26.0569 36.7388 36.8262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1030 0.000256 2048 80 2200 72960 7.06355 405.481 209.337 621.926 621.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 20 280 0.001024 512 62 220 0 0.349536 0.005696 18.3288 18.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 350 0.000256 4096 117 3500 9216 32.8554 14.2725 210.963 436.609 694.91 676.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1780 3.2e-05 1024 400 1220 548864 53.4107 26.8216 1158.38 835.216 2074.02 2074.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1020 0.000512 1024 330 600 27136 2.37686 1.67139 26.7527 101.041 131.942 132.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1710 0.001024 1024 350 280 17152 0.86016 5.79309 26.3271 33.0329 33.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 440 0.000256 1024 97 1140 40960 8.33277 3.51229 58.5879 104.999 175.591 175.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1020 6.4e-05 2048 100 3260 282624 43.0566 28.2693 1953.83 836.396 2861.69 2861.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 920 3.2e-05 4096 130 2700 540672 215.841 128.334 6672.39 3807.75 10824.6 10824.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 810 0.001024 1024 225 480 12288 0.715488 0.68608 5.83286 25.9081 33.2146 33.3005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1030 0.000256 2048 80 2200 72704 7.02464 271.596 211.313 489.976 490.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1710 0.001024 1024 350 280 17088 0.854048 7.57642 26.1484 34.6306 34.6905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 440 0.000256 1024 97 1140 39936 8.25578 3.46518 71.34 103.526 186.742 186.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1020 6.4e-05 2048 100 3260 284160 43.0225 28.3668 2558.59 837.535 3467.65 3467.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 920 3.2e-05 4096 130 2700 540672 215.04 128.075 8692.9 3795.78 12832.1 12832.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 810 0.001024 1024 225 480 12672 0.717504 0.694496 8.00746 26.1648 35.6564 35.7435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1030 0.000256 2048 80 2200 72960 7.0575 355.354 209.661 572.116 572.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 280 0.001024 512 62 220 0 0.34816 0.00464 18.3812 18.8179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 350 0.000256 4096 117 3500 7680 32.7452 14.125 150.67 431.831 629.583 610.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1780 3.2e-05 1024 400 1220 546816 53.2442 26.7282 1006.28 835.53 1921.97 1922.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1020 0.000512 1024 330 600 26112 2.3689 1.64448 22.3074 98.1013 124.521 124.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1710 0.001024 1024 350 280 16896 0.860544 5.37366 26.153 32.4412 32.4972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 440 0.000256 1024 97 1140 36864 8.08058 3.34822 48.8994 99.6633 160.153 160.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1020 6.4e-05 2048 100 3260 282624 42.9476 28.4058 1784.52 833.921 2689.93 2690.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 920 3.2e-05 4096 130 2700 540672 215.193 128.114 6055.99 3815.75 10215.3 10215.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 810 0.001024 1024 225 480 11520 0.701664 0.673792 5.25434 25.3892 32.0927 32.1808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1030 0.000256 2048 80 2200 72576 7.02464 248.23 209.148 464.446 464.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 280 0.001024 512 62 220 0 0.352256 0.004448 17.4176 17.8561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 350 0.000256 4096 117 3500 6144 33.0884 14.1616 86.1469 431.892 565.503 547.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1780 3.2e-05 1024 400 1220 540672 52.9327 26.4396 703.968 825.313 1608.85 1609.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1020 0.000512 1024 330 600 26112 2.3817 1.65526 15.9695 97.7524 117.859 117.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1710 0.001024 1024 350 280 17200 0.856064 7.73325 26.2922 34.9297 34.9873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 440 0.000256 1024 97 1140 41600 8.15264 3.4775 77.255 103.452 192.497 192.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1020 6.4e-05 2048 100 3260 284800 43.1229 28.3394 2642.6 837.353 3551.55 3551.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 920 3.2e-05 4096 130 2700 540800 215.958 128.39 8883.08 3795.41 13023.1 13023.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 810 0.001024 1024 225 480 12800 0.7192 0.692224 8.35219 26.1483 35.983 36.0692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1030 0.000256 2048 80 2200 73000 7.08723 368.468 209.619 585.22 585.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1710 0.001024 1024 350 280 16800 0.851968 5.65859 26.0218 32.5837 32.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 440 0.000256 1024 97 1140 38400 8.39658 3.47824 53.9868 103.7 169.722 169.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1020 6.4e-05 2048 100 3260 281600 43.0925 28.2481 1898.07 833.473 2803.01 2803.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 920 3.2e-05 4096 130 2700 540800 215.521 128.295 6351.95 3815.86 10511.9 10512.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 810 0.001024 1024 225 480 12000 0.702368 0.675072 5.7097 25.3417 32.5007 32.5857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1030 0.000256 2048 80 2200 72800 7.05894 266.736 209.58 483.419 483.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1710 0.001024 1024 350 288 17312 0.85664 10.0495 26.5492 37.509 37.5682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 440 0.000256 1024 97 1128 40960 8.30112 3.51056 54.4108 105.602 171.986 172.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1020 6.4e-05 2048 100 3264 285440 42.944 28.2944 1959.79 845.827 2877 2877.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 920 3.2e-05 4096 130 2688 541952 215.361 128.221 6703.14 3851.17 10898.2 10898.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 810 0.001024 1024 225 480 13184 0.720896 0.695552 11.1036 26.5202 39.115 39.1864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1030 0.000256 2048 80 2208 73152 7.09744 273.625 211.64 492.407 492.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 280 0.001024 512 62 216 4096 1.31338 0.364544 1.05293 19.8603 22.742 22.8801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 350 0.000256 4096 117 3504 9728 32.8518 13.9452 149.327 423.166 619.426 619.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1780 3.2e-05 1024 400 1224 552960 53.444 26.8782 787.882 845.851 1714.25 1714.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1020 0.000512 1024 330 600 27264 2.36512 1.6817 17.4111 101.693 123.255 123.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1710 0.001024 1024 350 288 17320 0.86016 6.16173 26.3171 33.394 33.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 440 0.000256 1024 97 1128 40960 8.36234 3.53075 57.867 104.956 174.874 175.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1020 6.4e-05 2048 100 3264 285440 43.1635 28.3913 2076.69 837.792 2986.18 2986.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 920 3.2e-05 4096 130 2688 542080 216.667 128.475 7005.69 3802.39 11153.5 11153.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 810 0.001024 1024 225 480 13120 0.721312 0.695264 6.51696 26.2592 34.2676 34.3532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1030 0.000256 2048 80 2208 73120 7.08813 289.457 209.563 506.153 506.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 280 0.001024 512 62 216 3840 1.3103 0.362496 1.02016 19.5844 22.4308 22.5546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 350 0.000256 4096 117 3504 9600 33.0428 13.9674 155.866 419.221 622.235 622.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1780 3.2e-05 1024 400 1224 552960 53.5823 27.0131 833.121 840.013 1753.93 1754.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1020 0.000512 1024 330 600 27200 2.37446 1.66093 18.4998 101.245 123.88 123.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1710 0.001024 1024 350 288 17280 0.858112 6.06534 26.2822 33.2576 33.3148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 440 0.000256 1024 97 1128 40704 8.2943 3.50032 59.012 104.293 175.257 175.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1020 6.4e-05 2048 100 3264 285312 42.9728 28.3653 2049.33 837.601 2958.41 2958.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 920 3.2e-05 4096 130 2688 541824 215.873 128.337 6904.09 3815.72 11064.3 11064.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 810 0.001024 1024 225 480 13056 0.717472 0.696256 6.3975 26.2078 34.0911 34.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1030 0.000256 2048 80 2208 73104 7.04986 284.477 209.68 501.256 501.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 280 0.001024 512 62 216 3840 1.30755 0.358496 0.76448 19.2973 21.8779 22.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 350 0.000256 4096 117 3504 9600 32.8856 13.9524 153.625 418.577 619.168 619.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1780 3.2e-05 1024 400 1224 551424 53.5524 26.9005 818.641 836.536 1735.83 1735.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1020 0.000512 1024 330 600 27264 2.37568 1.66707 18.479 101.268 123.892 123.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1710 0.001024 1024 350 288 17184 0.856064 4.07805 26.2345 31.2197 31.2793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 440 0.000256 1024 97 1128 39936 8.22525 3.46317 39.2034 103.407 154.457 154.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1020 6.4e-05 2048 100 3264 284928 42.9288 28.2788 1321.22 837.363 2229.93 2230.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 920 3.2e-05 4096 130 2688 541440 215.33 128.177 4459.11 3802.99 8605.88 8606.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 810 0.001024 1024 225 480 13056 0.720448 0.696704 4.17853 26.3025 31.9713 32.0652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1030 0.000256 2048 80 2208 73056 7.0856 184.058 209.793 400.982 401.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 280 0.001024 512 62 216 3072 1.28781 0.350208 0.90672 18.682 21.3884 21.5107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 350 0.000256 4096 117 3504 9216 32.6752 13.873 95.5327 417.201 559.407 559.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1780 3.2e-05 1024 400 1224 549888 53.514 26.8559 528.57 837.262 1446.4 1446.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1020 0.000512 1024 330 600 26880 2.36678 1.66278 11.9458 100.733 116.812 116.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1710 0.001024 1024 350 288 17304 0.856576 7.04285 26.3226 34.2716 34.3286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 440 0.000256 1024 97 1128 41216 8.33264 3.52048 67.4574 104.817 184.287 184.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1020 6.4e-05 2048 100 3264 285376 43.0956 28.3546 2371.93 837.778 3281.3 3281.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 920 3.2e-05 4096 130 2688 541632 216.451 128.45 8012.53 3796.18 12153.9 12154.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 810 0.001024 1024 225 480 13104 0.720128 0.69488 7.53434 26.198 35.22 35.3056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1030 0.000256 2048 80 2208 73080 7.05536 329.822 209.527 546.447 546.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 280 0.001024 512 62 216 3584 1.29277 0.353536 0.79472 17.6592 20.2529 20.3869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 350 0.000256 4096 117 3504 9408 33.006 13.9644 174.065 418.602 639.772 639.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1780 3.2e-05 1024 400 1224 551936 53.5176 26.9216 946.375 836.658 1863.67 1863.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1020 0.000512 1024 330 600 27328 2.38438 1.66976 21.5393 101.007 126.709 126.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1710 0.001024 1024 350 288 17248 0.86016 4.70016 26.5745 32.1843 32.2422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 440 0.000256 1024 97 1128 39424 8.3176 3.47274 42.5661 104.666 159.185 159.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1020 6.4e-05 2048 100 3264 284928 43.0014 28.3967 1495.15 844.635 2411.32 2411.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 920 3.2e-05 4096 130 2688 541184 215.747 128.389 5072.79 3834.92 9252.12 9252.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 810 0.001024 1024 225 480 12992 0.715552 0.690944 4.93677 26.3683 32.7832 32.8725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1030 0.000256 2048 80 2208 73024 7.04752 208.922 213.949 429.964 430.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 280 0.001024 512 62 216 1792 1.29818 0.338112 0.742656 18.3073 20.8398 20.9695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 350 0.000256 4096 117 3504 8960 32.9601 13.9494 105.376 422.91 575.329 575.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1780 3.2e-05 1024 400 1224 551936 53.3975 26.9476 600.803 844.529 1525.87 1526.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1020 0.000512 1024 330 600 26880 2.35181 1.64147 13.5852 99.4365 117.119 117.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1710 0.001024 1024 350 288 17280 0.856064 6.78237 26.2972 33.9878 34.0441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 440 0.000256 1024 97 1128 40960 8.31117 3.50842 63.6937 104.643 180.316 180.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1020 6.4e-05 2048 100 3264 285184 42.9724 28.3653 2249.16 837.838 3158.47 3158.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 920 3.2e-05 4096 130 2688 541696 215.589 128.24 7803.4 3796.04 11943.5 11943.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 810 0.001024 1024 225 480 13184 0.72384 0.697984 7.3569 26.311 35.1631 35.2497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1030 0.000256 2048 80 2208 73088 7.05238 316.124 209.537 532.756 532.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 280 0.001024 512 62 216 4096 1.31907 0.368288 0.858336 19.2464 21.946 22.0831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 350 0.000256 4096 117 3504 9216 32.8517 13.9223 165.357 417.906 630.166 630.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1780 3.2e-05 1024 400 1224 552960 53.3266 26.882 906.626 837.783 1824.8 1824.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1020 0.000512 1024 330 600 27136 2.3736 1.66704 20.7007 100.722 125.561 125.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1710 0.001024 1024 350 288 17152 0.86016 4.67488 26.2124 31.7984 31.8548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 440 0.000256 1024 97 1128 40960 8.32547 3.51232 43.6922 104.745 160.436 160.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1020 6.4e-05 2048 100 3264 284672 43.0486 28.2911 1473 838.155 2382.63 2382.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 920 3.2e-05 4096 130 2688 541696 215.57 128.237 5175.34 3797.43 9316.86 9317.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 810 0.001024 1024 225 480 12800 0.715552 0.690816 4.92998 26.0573 32.4662 32.5568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1030 0.000256 2048 80 2208 72960 7.07254 206.629 209.396 423.141 423.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 280 0.001024 512 62 216 2048 1.3279 0.350752 0.638944 18.4131 20.882 21.0152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 350 0.000256 4096 117 3504 9216 32.868 13.9281 109.273 418.312 574.515 574.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1780 3.2e-05 1024 400 1224 548864 53.46 26.8241 591.68 835.265 1507.42 1507.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1020 0.000512 1024 330 600 27136 2.38429 1.67226 13.9992 100.185 118.341 118.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1710 0.001024 1024 350 288 17280 0.856064 7.52381 26.3074 34.7406 34.7976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 440 0.000256 1024 97 1128 40320 8.28938 3.48342 69.6869 103.792 185.407 185.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1020 6.4e-05 2048 100 3264 285120 43.1044 28.3955 2516.17 837.531 3425.34 3425.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 920 3.2e-05 4096 130 2688 541440 216.129 128.407 8471.33 3813.26 12629.4 12629.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 810 0.001024 1024 225 480 13104 0.722432 0.694912 8.05274 26.3042 35.8465 35.9346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1030 0.000256 2048 80 2208 73080 7.05642 351.927 209.547 568.574 568.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 280 0.001024 512 62 216 3456 1.2721 0.348096 0.873344 18.5079 21.1502 21.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 350 0.000256 4096 117 3504 9216 32.9301 13.9447 181.508 417.607 646.123 646.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1780 3.2e-05 1024 400 1224 550656 53.6853 26.9435 1007.34 837.563 1925.72 1925.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1020 0.000512 1024 330 600 27072 2.37773 1.66502 22.7041 100.565 127.414 127.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1710 0.001024 1024 350 288 17136 0.856096 5.5008 26.2317 32.6432 32.7016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 440 0.000256 1024 97 1128 39168 8.19709 3.44003 49.8818 102.442 164.123 164.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1020 6.4e-05 2048 100 3264 284544 43.03 28.4018 1763.14 838.504 2673.21 2673.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 920 3.2e-05 4096 130 2688 541440 215.445 128.306 5915.53 3803.6 10063.2 10063.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 810 0.001024 1024 225 480 12960 0.718848 0.692224 5.5823 26.2269 33.2887 33.3762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1030 0.000256 2048 80 2208 73008 7.04973 245.228 209.737 462.058 462.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 280 0.001024 512 62 216 2304 1.3215 0.355392 0.72656 18.4389 20.9948 21.1251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 350 0.000256 4096 117 3504 8064 32.8269 13.8383 112.077 415.375 574.249 574.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1780 3.2e-05 1024 400 1224 548352 53.4516 26.8411 701.683 835.254 1617.42 1617.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1020 0.000512 1024 330 600 26496 2.36954 1.72099 15.7496 100.12 120.063 120.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1710 0.001024 1024 350 288 17280 0.859424 7.31955 26.3192 34.5502 34.6092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 440 0.000256 1024 97 1128 39680 8.25699 3.46522 66.0524 103.292 181.222 181.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1020 6.4e-05 2048 100 3264 285440 42.9518 28.4019 2394.65 837.885 3304.03 3304.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 920 3.2e-05 4096 130 2688 541440 215.622 128.361 8074.18 3801.48 12219.9 12220.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 810 0.001024 1024 225 480 12960 0.718656 0.694336 7.54563 26.2043 35.2356 35.3185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1030 0.000256 2048 80 2208 73040 7.05056 333.988 209.454 550.538 550.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 280 0.001024 512 62 216 3840 1.31174 0.361152 0.914432 18.994 21.7347 21.8726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 350 0.000256 4096 117 3504 8960 32.8086 13.8793 168.335 416.088 631.24 631.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1780 3.2e-05 1024 400 1224 552960 53.3748 26.9179 959.885 840.293 1880.66 1880.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1020 0.000512 1024 330 600 26880 2.36669 1.73101 21.6034 100.162 125.966 126.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1710 0.001024 1024 350 288 17120 0.859904 5.14381 26.2115 32.2661 32.3245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 440 0.000256 1024 97 1128 38400 8.35002 3.46979 46.6348 103.411 162.025 162.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1020 6.4e-05 2048 100 3264 285440 42.8921 28.2995 1715.8 838.225 2625.35 2625.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 920 3.2e-05 4096 130 2688 541440 214.964 128.194 5746.64 3799.1 9889.18 9889.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 810 0.001024 1024 225 480 12800 0.715136 0.690816 5.4337 26.101 33.0149 33.1059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1030 0.000256 2048 80 2208 72960 7.05482 237.99 209.48 454.568 454.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 280 0.001024 512 62 216 2560 1.27024 0.340448 0.752288 18.0941 20.6113 20.7481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 350 0.000256 4096 117 3504 7680 32.6988 13.7744 103.845 413.013 563.461 563.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1780 3.2e-05 1024 400 1224 552960 53.2014 26.8846 686.442 838.152 1604.86 1605.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1020 0.000512 1024 330 600 26240 2.35939 1.64291 15.2569 99.775 119.137 119.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1710 0.001024 1024 350 288 17184 0.857024 8.85965 26.2318 36.0016 36.0612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 440 0.000256 1024 97 1128 39936 8.23085 3.46141 84.0857 103.402 199.336 199.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1020 6.4e-05 2048 100 3264 284928 42.9158 28.2799 3048.42 837.292 3957.04 3957.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 920 3.2e-05 4096 130 2688 541440 214.984 128.167 10219.2 3798.2 14360.8 14361.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 810 0.001024 1024 225 480 13056 0.720896 0.696448 9.57597 26.2944 37.3595 37.4456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1030 0.000256 2048 80 2208 73056 7.07181 423.633 209.717 640.471 640.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 280 0.001024 512 62 216 3072 1.28813 0.346112 0.909856 18.4061 21.1018 21.2374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 350 0.000256 4096 117 3504 9216 32.663 13.8772 219.257 417.045 682.972 683.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1780 3.2e-05 1024 400 1224 549888 53.4527 26.8586 1212.12 837.164 2129.79 2129.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1020 0.000512 1024 330 600 26880 2.36838 1.6648 27.4578 99.9965 131.588 131.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1710 0.001024 1024 350 288 17088 0.856672 5.76157 26.2141 32.8831 32.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 440 0.000256 1024 97 1128 39936 8.24419 3.46541 56.6133 103.453 171.939 172.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1020 6.4e-05 2048 100 3264 284160 43.0427 28.3134 1962.98 836.947 2871.41 2871.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 920 3.2e-05 4096 130 2688 540672 215.121 128.083 6659.61 3810.9 10814 10814.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 810 0.001024 1024 225 480 12672 0.7168 0.693312 6.08746 26.1445 33.7132 33.8022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1030 0.000256 2048 80 2208 72960 7.09427 273.388 209.706 490.233 490.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 280 0.001024 512 62 216 3072 1.29002 0.348608 0.902848 18.46 21.1569 21.2907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 350 0.000256 4096 117 3504 7680 32.7709 13.7763 114.331 413.16 574.166 574.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1780 3.2e-05 1024 400 1224 546816 53.2666 26.7326 782.027 832.771 1694.99 1695.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1020 0.000512 1024 330 600 26112 2.36646 1.6425 17.3843 99.5237 121.018 121.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1710 0.001024 1024 350 288 17200 0.855392 8.94851 26.2672 36.1249 36.1841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 440 0.000256 1024 97 1128 40000 8.26419 3.4775 83.0403 103.412 198.356 198.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1020 6.4e-05 2048 100 3264 284800 43.1452 28.3535 2995.17 837.876 3904.69 3904.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 920 3.2e-05 4096 130 2688 541600 216.348 128.531 10106.1 3802.17 14253.4 14253.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 810 0.001024 1024 225 480 13000 0.723584 0.693216 9.4768 26.3131 37.2775 37.3626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1030 0.000256 2048 80 2208 73000 7.08198 416.474 209.592 633.193 633.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 280 0.001024 512 62 216 3200 1.34259 0.361024 0.933504 18.9193 21.7077 21.8464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 350 0.000256 4096 117 3504 8800 32.9626 13.9347 206.214 417.473 670.718 670.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1780 3.2e-05 1024 400 1224 550400 53.6588 26.9538 1196.75 837.766 2115.32 2115.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1020 0.000512 1024 330 600 27200 2.37568 1.65821 27.2845 100.193 131.615 131.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1710 0.001024 1024 350 288 17000 0.85168 6.15747 26.1294 33.1884 33.2459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 440 0.000256 1024 97 1128 38400 8.39555 3.47955 55.5148 103.533 171.085 171.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1020 6.4e-05 2048 100 3264 284800 43.131 28.3443 2036.26 838.054 2945.92 2946.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 920 3.2e-05 4096 130 2688 540800 215.926 128.411 6845.4 3798.62 10988.6 10988.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 810 0.001024 1024 225 480 12800 0.719744 0.693824 6.31027 26.1753 33.971 34.0562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1030 0.000256 2048 80 2208 72800 7.06995 281.86 209.312 498.286 498.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 280 0.001024 512 62 216 3200 1.3472 0.365344 0.93232 18.9802 21.7752 21.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 350 0.000256 4096 117 3504 8000 32.8347 13.8104 128.199 413.482 588.453 588.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1780 3.2e-05 1024 400 1224 544000 53.9068 26.8012 801.278 833.528 1715.7 1715.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1020 0.000512 1024 330 600 26400 2.37075 1.64141 18.0489 99.3628 121.524 121.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1710 0.001024 1024 350 288 17248 0.857248 8.6689 26.3284 35.906 35.9654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 440 0.000256 1024 97 1128 39424 8.32685 3.47546 78.1725 103.677 193.815 193.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1020 6.4e-05 2048 100 3264 284928 42.9844 28.4526 2945.5 836.625 3853.71 3853.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 920 3.2e-05 4096 130 2688 541184 215.657 128.363 9920.69 3800.7 14065.7 14066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 810 0.001024 1024 225 480 12992 0.715584 0.690656 9.44237 26.1196 37.0423 37.1317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1030 0.000256 2048 80 2208 73024 7.07139 409.225 209.494 625.838 625.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 280 0.001024 512 62 216 1792 1.29658 0.344736 0.784288 18.0597 20.6416 20.7751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 350 0.000256 4096 117 3504 8960 32.949 13.9548 207.367 421.198 675.604 675.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1780 3.2e-05 1024 400 1224 551936 53.4002 26.9 1176.4 836.504 2093.41 2093.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1020 0.000512 1024 330 600 26880 2.35616 1.64291 26.4686 98.7074 129.278 129.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1710 0.001024 1024 350 288 17024 0.8536 5.7856 26.1668 32.8577 32.9163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 440 0.000256 1024 97 1128 35840 8.3535 3.40003 51.4571 101.424 164.795 164.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1020 6.4e-05 2048 100 3264 284928 42.9072 28.2996 1950.75 836.891 2858.99 2859.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 920 3.2e-05 4096 130 2688 539392 215.669 128.226 6518.94 3803.67 10666.8 10667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 810 0.001024 1024 225 480 12992 0.719808 0.695008 6.36384 26.2668 34.12 34.2057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1030 0.000256 2048 80 2208 72800 7.04858 269.951 209.192 486.237 486.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 280 0.001024 512 62 216 0 0.341632 0.00528 18.0848 18.5129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 350 0.000256 4096 117 3504 7168 32.8854 14.1533 108.928 432.711 588.889 570.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1780 3.2e-05 1024 400 1224 551936 53.3038 26.8646 780.229 839.12 1699.72 1699.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1020 0.000512 1024 330 600 26880 2.35888 1.64746 17.7505 98.8552 120.711 120.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1710 0.001024 1024 350 288 17160 0.855712 8.08493 26.2152 35.2091 35.2659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 440 0.000256 1024 97 1128 38400 8.38365 3.46931 76.1465 103.357 191.518 191.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1020 6.4e-05 2048 100 3264 285120 43.0939 28.5321 2858.41 837.338 3767.51 3767.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 920 3.2e-05 4096 130 2688 540480 216.412 128.448 9553.67 3796.86 13695.7 13695.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 810 0.001024 1024 225 480 12720 0.7168 0.689984 8.90464 26.0486 36.4324 36.5147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1030 0.000256 2048 80 2208 72960 7.05379 395.713 209.371 612.183 612.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 280 0.001024 512 62 216 3840 1.31306 0.360352 1.0856 18.922 21.8363 21.9731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 350 0.000256 4096 117 3504 8640 33.0704 13.9488 192.897 417.915 657.963 658.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1780 3.2e-05 1024 400 1224 549120 53.526 26.8678 1141.02 834.553 2056.16 2056.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1020 0.000512 1024 330 600 26880 2.38563 1.66352 25.8179 100.012 129.98 130.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1710 0.001024 1024 350 288 17040 0.853856 5.65347 26.2292 32.7917 32.8471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 440 0.000256 1024 97 1128 38400 8.38051 3.47098 51.6748 103.588 167.271 167.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1020 6.4e-05 2048 100 3264 284160 42.9403 28.3064 1836.48 835.6 2743.45 2743.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 920 3.2e-05 4096 130 2688 539520 216.803 128.581 6145.99 3825.29 10316.9 10317.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 810 0.001024 1024 225 480 12480 0.71856 0.692928 5.86493 26.225 33.5742 33.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1030 0.000256 2048 80 2208 72720 7.03898 254.355 209.194 470.636 470.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 280 0.001024 512 62 216 3840 1.31866 0.36224 1.0425 19.0092 21.8891 22.0213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 350 0.000256 4096 117 3504 7680 32.8114 13.803 111.076 413.691 571.511 571.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1780 3.2e-05 1024 400 1224 545280 53.9095 26.8439 729.934 835.424 1646.3 1646.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1020 0.000512 1024 330 600 25920 2.37158 1.64624 16.2512 99.7319 120.103 120.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1710 0.001024 1024 350 288 17152 0.856 7.82541 26.2058 34.9396 34.9983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 440 0.000256 1024 97 1128 40960 8.32138 3.5112 77.1752 104.719 193.892 194.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1020 6.4e-05 2048 100 3264 284672 43.0488 28.3016 2730.21 837.954 3639.65 3639.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 920 3.2e-05 4096 130 2688 541696 215.584 128.193 9159.46 3797.2 13300.7 13301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 810 0.001024 1024 225 480 12800 0.713568 0.6904 8.59389 26.0481 36.1189 36.2104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1030 0.000256 2048 80 2208 72960 7.04941 378.198 209.351 594.644 594.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 280 0.001024 512 62 216 2048 1.33069 0.352192 0.833088 18.4162 21.0863 21.2265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 350 0.000256 4096 117 3504 9216 32.8839 13.9202 196.53 418.213 661.676 661.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1780 3.2e-05 1024 400 1224 548864 53.417 26.8186 1087.11 835.066 2002.61 2002.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1020 0.000512 1024 330 600 27136 2.38189 1.67482 24.8231 100.132 129.111 129.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1710 0.001024 1024 350 288 16896 0.856288 5.46202 26.0605 32.4323 32.4915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 440 0.000256 1024 97 1128 40960 8.33517 3.51418 54.0252 104.987 171.02 171.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1020 6.4e-05 2048 100 3264 282624 43.0569 28.3718 1835.7 836.317 2743.59 2743.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 920 3.2e-05 4096 130 2688 540672 215.894 128.313 6231.79 3807.04 10383.3 10383.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 810 0.001024 1024 225 480 12288 0.71248 0.68704 5.82147 25.9093 33.2009 33.2868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1030 0.000256 2048 80 2208 72704 7.03638 255.425 209.195 471.701 471.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 280 0.001024 512 62 216 0 0.313344 0.006144 17.0966 17.4924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 350 0.000256 4096 117 3504 8192 33.0766 14.2544 116.472 436.443 600.451 583.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1780 3.2e-05 1024 400 1224 548864 53.4589 26.8278 736.687 849.939 1667.1 1667.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1020 0.000512 1024 330 600 25600 2.3457 1.61808 15.9997 99.1813 119.246 119.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1710 0.001024 1024 350 275 17408 0.861504 11.1227 26.3139 38.3514 38.4082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 440 0.000256 1024 97 1150 42496 8.18598 3.5065 64.4424 104.675 180.977 181.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1020 6.4e-05 2048 100 3250 285952 42.9051 28.2916 2214.7 838.343 3124.38 3124.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 920 3.2e-05 4096 130 2700 542976 214.474 128.092 7581.91 3812.83 11737.6 11737.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 810 0.001024 1024 225 475 13504 0.718496 0.69552 12.5006 26.2867 40.271 40.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1030 0.000256 2048 80 2200 73152 7.1168 310.224 209.718 527.103 527.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 280 0.001024 512 62 225 3584 1.33469 0.366656 1.06365 19.6444 22.5626 22.6949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 350 0.000256 4096 117 3500 9216 32.9004 13.9438 160.945 419.398 627.322 627.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1780 3.2e-05 1024 400 1225 552960 53.3644 26.8824 890.79 838.496 1809.73 1809.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1020 0.000512 1024 330 600 27008 2.37363 1.68656 19.9379 100.364 124.462 124.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1710 0.001024 1024 350 275 17400 0.86016 5.70291 26.3126 32.929 32.9877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 440 0.000256 1024 97 1150 42880 8.23392 3.53021 59.0533 105.026 176.005 176.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1020 6.4e-05 2048 100 3250 285760 43.156 28.3487 1992.44 838.358 2902.44 2902.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 920 3.2e-05 4096 130 2700 543040 215.839 128.369 6766.41 3799.9 10910.8 10911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 810 0.001024 1024 225 475 13520 0.721664 0.695104 6.31638 26.2782 34.0849 34.1695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1030 0.000256 2048 80 2200 73160 7.08605 277.018 223.97 508.121 508.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 280 0.001024 512 62 225 3200 1.33456 0.360832 0.885824 20.4443 23.1862 23.3145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 350 0.000256 4096 117 3500 9280 33.091 13.9771 144.52 419.439 611.257 611.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1780 3.2e-05 1024 400 1225 552960 53.5734 26.9455 799.447 840.395 1720.56 1720.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1020 0.000512 1024 330 600 26880 2.38125 1.65898 17.7765 100.337 122.254 122.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1710 0.001024 1024 350 275 17360 0.859872 9.50173 26.2894 36.7009 36.7601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 440 0.000256 1024 97 1150 40960 8.15728 3.46602 38.0833 103.262 153.131 153.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1020 6.4e-05 2048 100 3250 285440 42.9886 28.3668 1285.76 837.693 2194.95 2195.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 920 3.2e-05 4096 130 2700 542720 215.011 128.164 4354.7 3809.21 8507.37 8507.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 810 0.001024 1024 225 475 13440 0.718208 0.693728 10.8912 26.1959 38.5698 38.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1030 0.000256 2048 80 2200 73120 7.0537 178.46 209.561 395.119 395.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 280 0.001024 512 62 225 2560 1.3599 0.365056 0.7776 19.0837 21.7392 21.8779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 350 0.000256 4096 117 3500 8320 32.901 13.864 84.1956 415.82 546.911 547.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1780 3.2e-05 1024 400 1225 552960 53.4323 26.9867 516.051 837.598 1434.26 1434.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1020 0.000512 1024 330 600 26560 2.36752 1.64707 11.6047 86.9 102.638 102.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1710 0.001024 1024 350 275 17376 0.856864 6.04365 26.2999 33.2521 33.3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 440 0.000256 1024 97 1150 42240 8.18246 3.50208 62.4731 104.372 178.694 178.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1020 6.4e-05 2048 100 3250 285696 42.9472 28.315 2115.55 838.264 3025.21 3025.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 920 3.2e-05 4096 130 2700 542592 215.38 128.214 7213.44 3796.66 11354 11354.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 810 0.001024 1024 225 475 13440 0.717632 0.692224 6.65846 26.2261 34.366 34.4522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1030 0.000256 2048 80 2200 73152 7.0479 294.981 209.816 511.886 511.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 280 0.001024 512 62 225 3072 1.34061 0.362496 0.700992 20.416 22.9707 23.1035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 350 0.000256 4096 117 3500 9216 32.9239 13.9568 152.817 418.911 618.736 618.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1780 3.2e-05 1024 400 1225 551424 53.5427 26.8888 849.02 837.319 1766.96 1767.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1020 0.000512 1024 330 600 27072 2.37494 1.66698 19.0895 100.917 124.154 124.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1710 0.001024 1024 350 275 17280 0.856064 4.11878 26.234 31.2581 31.3165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 440 0.000256 1024 97 1150 41472 8.11632 3.46269 43.2444 103.408 158.385 158.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1020 6.4e-05 2048 100 3250 284928 42.9302 28.5561 1367.34 837.37 2276.33 2276.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 920 3.2e-05 4096 130 2700 542208 214.722 128.062 4656.16 3794.68 8793.9 8794.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 810 0.001024 1024 225 475 13440 0.719776 0.693632 4.50387 26.2944 32.2831 32.3746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1030 0.000256 2048 80 2200 73056 7.04531 190.787 209.691 407.568 407.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 280 0.001024 512 62 225 1536 1.3479 0.348992 0.667616 17.5968 20.1204 20.2445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 350 0.000256 4096 117 3500 8448 32.8172 13.8721 91.5321 417.2 555.546 555.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1780 3.2e-05 1024 400 1225 549888 53.5412 26.8606 547.444 837.261 1465.29 1465.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1020 0.000512 1024 330 600 26880 2.36429 1.66365 12.4985 97.8842 114.507 114.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1710 0.001024 1024 350 275 17360 0.854016 6.52522 26.2636 33.6941 33.7545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 440 0.000256 1024 97 1150 43008 8.18995 3.52461 67.191 104.8 183.873 184.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1020 6.4e-05 2048 100 3250 285824 43.0845 28.355 2264.92 837.648 3174.15 3174.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 920 3.2e-05 4096 130 2700 542528 215.554 128.309 7718.64 3808.6 11871.4 11871.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 810 0.001024 1024 225 475 13440 0.719904 0.69424 7.1936 26.19 34.871 34.9601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1030 0.000256 2048 80 2200 73136 7.1209 315.144 209.65 531.96 532.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 280 0.001024 512 62 225 2688 1.32934 0.352256 0.695712 17.6561 20.1919 20.3317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 350 0.000256 4096 117 3500 8960 33.0687 13.9593 159.816 418.552 625.527 625.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1780 3.2e-05 1024 400 1225 551936 53.4899 26.9205 906.648 836.411 1823.66 1823.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1020 0.000512 1024 330 600 26880 2.3928 1.67117 20.45 99.5942 124.21 124.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1710 0.001024 1024 350 275 17248 0.8576 4.28534 26.1805 31.3739 31.4292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 440 0.000256 1024 97 1150 41216 8.18445 3.47546 44.2122 103.65 159.686 159.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1020 6.4e-05 2048 100 3250 284928 42.9855 28.3491 1431.22 836.419 2339.11 2339.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 920 3.2e-05 4096 130 2700 542080 215.315 128.248 4892.02 3792.19 9028.05 9028.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 810 0.001024 1024 225 475 13216 0.71488 0.690176 4.64474 26.1115 32.2353 32.3205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1030 0.000256 2048 80 2200 73024 7.04074 198.693 209.392 415.17 415.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 280 0.001024 512 62 225 1792 1.29626 0.338112 0.604608 18.0162 20.4094 20.5373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 350 0.000256 4096 117 3500 8960 32.9719 13.9495 101.211 418.746 567.007 567.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1780 3.2e-05 1024 400 1225 551936 53.3691 26.8986 574.498 836.277 1491.23 1491.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1020 0.000512 1024 330 600 26432 2.36262 1.64477 13.016 99.7835 116.909 117.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1710 0.001024 1024 350 275 17344 0.861248 6.77834 26.246 33.9389 33.9967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 440 0.000256 1024 97 1150 41984 8.23514 3.51075 68.7046 104.617 185.234 185.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1020 6.4e-05 2048 100 3250 285696 42.9257 28.2835 2337.85 837.666 3246.87 3246.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 920 3.2e-05 4096 130 2700 542720 214.935 128.059 8013.79 3789.72 12146.8 12147.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 810 0.001024 1024 225 475 13440 0.722656 0.697568 7.4545 26.3077 35.2542 35.3444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1030 0.000256 2048 80 2200 73088 7.18566 326.138 209.436 542.805 542.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 280 0.001024 512 62 225 3072 1.3559 0.365504 0.794624 19.2506 21.9227 22.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 350 0.000256 4096 117 3500 8704 32.9294 13.9188 160.861 417.809 625.651 625.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1780 3.2e-05 1024 400 1225 552960 53.3048 26.8819 945.055 837.607 1863.04 1863.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1020 0.000512 1024 330 600 26880 2.37264 1.66912 21.4146 100.621 126.179 126.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1710 0.001024 1024 350 275 17280 0.85584 4.66954 26.2817 31.8596 31.9191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 440 0.000256 1024 97 1150 40960 8.32307 3.50941 45.8172 104.832 162.641 162.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1020 6.4e-05 2048 100 3250 285696 42.9456 28.3116 1526.86 838.875 2437.14 2437.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 920 3.2e-05 4096 130 2700 542720 214.87 128.064 5342.56 3794.88 9480.65 9480.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 810 0.001024 1024 225 475 13056 0.714752 0.688128 4.97446 26.0836 32.5307 32.6164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1030 0.000256 2048 80 2200 72960 7.04394 213.037 209.52 429.65 429.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 280 0.001024 512 62 225 2048 1.33002 0.346656 0.693088 18.3856 20.909 21.0432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 350 0.000256 4096 117 3500 8192 33.0342 13.9251 100.643 418.695 566.428 566.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1780 3.2e-05 1024 400 1225 548864 53.4196 26.8235 613.418 835.932 1529.79 1529.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1020 0.000512 1024 330 600 26624 2.38752 1.67155 14.249 99.1711 117.583 117.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1710 0.001024 1024 350 275 17352 0.862208 7.44234 26.2937 34.6488 34.7075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 440 0.000256 1024 97 1150 41472 8.19018 3.48896 73.4668 103.869 189.182 189.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1020 6.4e-05 2048 100 3250 285696 43.0565 28.3624 2507.45 838.154 3417.16 3417.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 920 3.2e-05 4096 130 2700 542016 215.618 128.334 8493.98 3795.52 12633.7 12634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 810 0.001024 1024 225 475 13536 0.720896 0.697696 7.9872 26.321 35.7992 35.8853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1030 0.000256 2048 80 2200 73080 7.05507 350.667 209.653 567.42 567.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 280 0.001024 512 62 225 2304 1.31757 0.34912 0.739392 19.5461 22.1084 22.2381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 350 0.000256 4096 117 3500 8640 33.0299 13.9469 170.41 417.909 635.425 635.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1780 3.2e-05 1024 400 1225 552960 53.5018 26.94 1009.43 852.807 1942.88 1943.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1020 0.000512 1024 330 600 26784 2.38566 1.6641 22.6233 99.5264 126.3 126.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1710 0.001024 1024 350 275 17280 0.861408 5.2873 26.2965 32.4984 32.5589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 440 0.000256 1024 97 1150 39168 8.20451 3.43859 52.543 102.433 166.778 166.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1020 6.4e-05 2048 100 3250 285696 42.916 28.3193 1805.27 838.414 2715.05 2715.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 920 3.2e-05 4096 130 2700 541440 215.471 128.334 6055.97 3817.24 10217.3 10217.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 810 0.001024 1024 225 475 13248 0.718848 0.692864 5.75891 26.2237 33.468 33.5524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1030 0.000256 2048 80 2200 73008 7.09744 251.437 209.66 468.237 468.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 280 0.001024 512 62 225 2304 1.32051 0.3528 0.75152 18.4422 21.0265 21.1567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 350 0.000256 4096 117 3500 8064 32.8294 13.8383 113.687 415.364 575.849 575.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1780 3.2e-05 1024 400 1225 548352 53.4845 26.8349 717.238 835.156 1632.91 1633.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1020 0.000512 1024 330 600 26496 2.37072 1.7449 16.315 100.121 120.653 120.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1710 0.001024 1024 350 275 17360 0.858112 7.0864 26.3176 34.3142 34.3716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 440 0.000256 1024 97 1150 40960 8.15942 3.46909 71.328 103.377 186.488 186.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1020 6.4e-05 2048 100 3250 285440 42.9891 28.4015 2432.21 838.744 3342.48 3342.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 920 3.2e-05 4096 130 2700 542720 214.829 128.183 8259.62 3798.9 12401.8 12402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 810 0.001024 1024 225 475 13440 0.719328 0.694528 7.80413 26.2258 35.5159 35.6002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1030 0.000256 2048 80 2200 73120 7.08198 340.568 209.789 557.483 557.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 280 0.001024 512 62 225 2560 1.36112 0.361024 0.771392 19.0075 21.6544 21.7873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 350 0.000256 4096 117 3500 8320 32.8745 13.8609 159.987 418.43 625.28 625.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1780 3.2e-05 1024 400 1225 552960 53.3388 26.9169 977.381 838.704 1896.53 1896.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1020 0.000512 1024 330 600 26560 2.37226 1.71622 22.0884 100.208 126.483 126.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1710 0.001024 1024 350 275 17280 0.860064 5.04704 26.3162 32.2756 32.3318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 440 0.000256 1024 97 1150 40960 8.16618 3.46371 50.8264 103.478 166.093 166.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1020 6.4e-05 2048 100 3250 285440 42.9155 28.3474 1713.25 838.805 2623.45 2623.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 920 3.2e-05 4096 130 2700 542720 214.362 128.044 5789.35 3794.81 9926.84 9927.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 810 0.001024 1024 225 475 13120 0.716864 0.692288 5.47475 26.118 33.0717 33.1576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1030 0.000256 2048 80 2200 72960 7.08813 238.555 209.572 455.259 455.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 25 280 0.001024 512 62 225 0 0.345056 0.005888 18.0571 18.4857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 350 0.000256 4096 117 3500 7680 32.7172 14.124 104.091 431.411 582.553 564.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1780 3.2e-05 1024 400 1225 552960 53.1996 26.8837 687.517 838.635 1606.43 1606.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1020 0.000512 1024 330 600 26240 2.35802 1.64563 15.421 102.092 121.614 121.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1710 0.001024 1024 350 275 17280 0.856448 8.46234 26.2068 35.5778 35.6344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 440 0.000256 1024 97 1150 41472 8.11411 3.46198 85.1934 103.289 200.218 200.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1020 6.4e-05 2048 100 3250 284928 42.8989 28.2744 2946.56 836.369 3854.24 3854.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 920 3.2e-05 4096 130 2700 542208 214.469 128.019 10007.9 3789.98 14140.7 14140.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 810 0.001024 1024 225 475 13440 0.719808 0.696736 9.57261 26.267 37.327 37.4163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1030 0.000256 2048 80 2200 73056 7.05331 410.602 209.441 627.141 627.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 280 0.001024 512 62 225 1536 1.34701 0.348224 0.729344 18.3516 20.9402 21.0795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 350 0.000256 4096 117 3500 8448 32.8067 13.8815 196.917 416.603 660.336 660.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1780 3.2e-05 1024 400 1225 549888 53.4488 26.8633 1179.2 836.281 2095.99 2096.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1020 0.000512 1024 330 600 26880 2.36877 1.65888 27.0086 99.0497 130.183 130.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1710 0.001024 1024 350 275 17088 0.854432 5.60557 26.102 32.6144 32.6758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 440 0.000256 1024 97 1150 39936 8.24803 3.4641 56.4797 103.526 171.876 172.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1020 6.4e-05 2048 100 3250 284160 43.0294 28.289 1978.31 837.524 2887.29 2887.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 920 3.2e-05 4096 130 2700 540672 215.147 128.079 6733.67 3795.82 10873 10873.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 810 0.001024 1024 225 475 13056 0.71904 0.690272 6.31373 26.1604 33.9544 34.0416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1030 0.000256 2048 80 2200 72960 7.06093 276.722 209.662 493.488 493.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 280 0.001024 512 62 225 0 0.354016 0.004896 17.3279 17.7661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 350 0.000256 4096 117 3500 7680 32.7735 14.135 116.645 430.771 594.532 576.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1780 3.2e-05 1024 400 1225 546816 53.2575 26.7368 787.838 833.245 1701.27 1701.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1020 0.000512 1024 330 600 26112 2.36733 1.64211 17.6828 99.39 121.182 121.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1710 0.001024 1024 350 275 17300 0.855328 8.51354 26.2423 35.6665 35.7245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 440 0.000256 1024 97 1150 41600 8.14022 3.47821 85.1192 103.324 200.221 200.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1020 6.4e-05 2048 100 3250 285600 43.1005 28.3675 2956.25 837.086 3864.95 3865.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 920 3.2e-05 4096 130 2700 542400 215.847 128.479 10071.1 3812.97 14228.7 14228.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 810 0.001024 1024 225 475 13400 0.722848 0.69872 9.38064 26.2881 37.162 37.2493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1030 0.000256 2048 80 2200 73100 7.05334 411.478 209.615 628.192 628.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 280 0.001024 512 62 225 3200 1.33878 0.362144 0.979232 18.8666 21.6999 21.8337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 350 0.000256 4096 117 3500 8800 32.9566 13.929 205.503 416.898 669.416 669.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1780 3.2e-05 1024 400 1225 550400 53.6737 26.954 1179.47 836.973 2097.26 2097.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1020 0.000512 1024 330 600 26800 2.38486 1.66058 26.767 99.1289 130.04 130.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1710 0.001024 1024 350 275 17200 0.86016 5.78019 26.2437 32.9339 32.9932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 440 0.000256 1024 97 1150 41600 8.1545 3.47792 60.4667 103.452 175.71 175.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1020 6.4e-05 2048 100 3250 284800 43.1105 28.346 1980.25 837.385 2889.23 2889.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 920 3.2e-05 4096 130 2700 540800 215.913 128.367 6732.92 3814.09 10891.6 10891.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 810 0.001024 1024 225 475 13200 0.718912 0.693024 6.47014 26.1472 34.1026 34.1904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1030 0.000256 2048 80 2200 73000 7.07805 275.896 209.623 492.641 492.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 280 0.001024 512 62 225 3200 1.3473 0.362656 0.95568 18.9325 21.7511 21.8845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 350 0.000256 4096 117 3500 8000 32.8357 13.8011 124.255 413.151 584.169 584.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1780 3.2e-05 1024 400 1225 544000 53.8995 26.806 778.601 833.05 1692.55 1692.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1020 0.000512 1024 330 600 26400 2.37107 1.64106 17.8297 99.3563 121.295 121.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1710 0.001024 1024 350 275 17248 0.854016 7.77862 26.2133 34.8991 34.9553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 440 0.000256 1024 97 1150 41216 8.18278 3.4743 83.1897 103.758 198.763 198.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1020 6.4e-05 2048 100 3250 284928 42.9725 28.3405 2867.94 837.304 3776.69 3776.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 920 3.2e-05 4096 130 2700 542080 215.363 128.259 9700.6 3797.58 13842.1 13842.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 810 0.001024 1024 225 475 13216 0.715072 0.692224 9.02662 26.1381 36.6436 36.7336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1030 0.000256 2048 80 2200 73024 7.05677 398.793 209.62 615.513 615.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 280 0.001024 512 62 225 1792 1.29507 0.339968 0.796416 18.0326 20.6191 20.7554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 350 0.000256 4096 117 3500 8960 32.9462 13.9478 202.16 419.199 668.385 668.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1780 3.2e-05 1024 400 1225 551936 53.3754 26.8924 1156.2 837.202 2073.86 2074.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1020 0.000512 1024 330 600 26432 2.36125 1.6425 25.8106 99.8383 129.753 129.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1710 0.001024 1024 350 275 17024 0.853344 5.45722 26.0579 32.4218 32.4793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 440 0.000256 1024 97 1150 39424 8.06864 3.4001 55.2086 101.504 168.341 168.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1020 6.4e-05 2048 100 3250 284928 42.9201 28.3054 1879.85 837.599 2788.81 2788.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 920 3.2e-05 4096 130 2700 541184 214.741 127.986 6332.71 3811.21 10486.9 10487.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 810 0.001024 1024 225 475 12992 0.720608 0.69472 6.12198 26.2905 33.8969 33.9835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1030 0.000256 2048 80 2200 72800 7.03811 260.418 209.318 476.817 476.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 280 0.001024 512 62 225 0 0.342176 0.005952 18.056 18.4858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 350 0.000256 4096 117 3500 7168 32.8674 14.1584 106.889 433.042 587.167 568.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1780 3.2e-05 1024 400 1225 551936 53.3165 26.8635 755.093 837.431 1672.89 1673.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1020 0.000512 1024 330 600 25984 2.38026 1.65274 16.7649 99.9883 120.887 120.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1710 0.001024 1024 350 275 17280 0.854016 7.71482 26.2702 34.8876 34.9473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 440 0.000256 1024 97 1150 40320 8.23088 3.4729 78.7848 103.436 194.082 194.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1020 6.4e-05 2048 100 3250 285120 43.0775 28.4301 2776.5 837.926 3686.07 3686.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 920 3.2e-05 4096 130 2700 541440 215.963 128.29 9363.02 3795.75 13503.3 13503.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 810 0.001024 1024 225 475 13200 0.718848 0.688576 8.8224 26.0689 36.3695 36.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1030 0.000256 2048 80 2200 73080 7.0503 385.714 209.813 602.621 602.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 280 0.001024 512 62 225 1920 1.39325 0.360448 0.836256 18.8945 21.6346 21.7743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 350 0.000256 4096 117 3500 8640 33.062 13.9469 188.953 418.25 654.34 654.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1780 3.2e-05 1024 400 1225 549120 53.5412 26.8698 1110.73 835.672 2027 2027.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1020 0.000512 1024 330 600 26880 2.38589 1.6689 25.459 100.091 129.704 129.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1710 0.001024 1024 350 275 17040 0.850144 5.41901 26.0807 32.4061 32.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 440 0.000256 1024 97 1150 38400 8.37008 3.47539 51.8102 103.517 167.331 167.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1020 6.4e-05 2048 100 3250 284160 42.9174 28.3021 1846.38 835.007 2752.74 2752.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 920 3.2e-05 4096 130 2700 541440 215.131 128.224 6263.47 3793.13 10400.2 10400.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 810 0.001024 1024 225 475 12960 0.71888 0.694272 5.78704 26.2063 33.4766 33.5645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1030 0.000256 2048 80 2200 72960 7.12909 257.233 209.645 474.051 474.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1710 0.001024 1024 350 275 17280 0.860224 7.71229 26.2534 34.8783 34.9389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 440 0.000256 1024 97 1150 40960 8.32451 3.51034 76.9898 104.725 193.712 193.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1020 6.4e-05 2048 100 3250 285696 42.9045 28.29 2655.32 838.003 3564.66 3564.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 920 3.2e-05 4096 130 2700 542720 214.864 128.062 8998.79 3791.3 13133.3 13133.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 810 0.001024 1024 225 475 13056 0.716 0.690464 8.27507 26.0538 35.8067 35.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1030 0.000256 2048 80 2200 72960 7.05565 367.73 209.314 584.144 584.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 280 0.001024 512 62 225 2048 1.33194 0.34992 0.87408 18.3717 21.0772 21.2173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 350 0.000256 4096 117 3500 8192 33.0579 13.9346 169.561 418.248 634.935 635.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1780 3.2e-05 1024 400 1225 548864 53.4157 26.8247 1056.52 835.119 1972.07 1972.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1020 0.000512 1024 330 600 26624 2.38986 1.67146 24.0063 99.1241 127.293 127.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1710 0.001024 1024 350 275 17152 0.85776 5.32323 26.2513 32.4873 32.5455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 440 0.000256 1024 97 1150 40960 8.33078 3.51846 54.8668 104.892 171.769 171.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1020 6.4e-05 2048 100 3250 284672 42.8593 28.3014 1885.02 835.572 2791.9 2792.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 920 3.2e-05 4096 130 2700 542720 214.859 128.049 6451.67 3793.45 10588.3 10588.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 810 0.001024 1024 225 475 12800 0.714016 0.684608 5.5671 25.8824 32.9208 33.0111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1030 0.000256 2048 80 2200 72704 7.128 260.606 208.968 476.746 476.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 280 0.001024 512 62 225 0 0.312704 0.004768 17.0084 17.4051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 350 0.000256 4096 117 3500 8192 33.0697 14.2493 117.681 435.925 601.133 583.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1780 3.2e-05 1024 400 1225 548864 53.4803 26.829 750.896 835.443 1666.84 1667.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1020 0.000512 1024 330 600 25600 2.34422 1.62202 16.5237 98.1511 118.741 118.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1710 0.001024 1024 350 288 17312 0.860096 9.61216 26.3165 36.8395 36.8992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 440 0.000256 1024 97 1152 40960 8.29693 3.51053 54.956 104.675 171.598 171.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1020 6.4e-05 2048 100 3264 285696 42.8984 28.3433 1943.15 838.375 2852.9 2853.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 920 3.2e-05 4096 130 2688 541440 215.512 128.345 6621.26 3802.84 10768.2 10768.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 810 0.001024 1024 225 480 13440 0.718848 0.694528 10.5015 26.288 38.274 38.3404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1030 0.000256 2048 80 2208 73152 7.1209 271.908 209.776 488.848 488.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 280 0.001024 512 62 224 3072 1.3545 0.364544 0.844896 19.6825 22.3956 22.5228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 350 0.000256 4096 117 3520 10240 32.7285 13.9448 156.103 419.5 622.405 622.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1780 3.2e-05 1024 400 1216 551936 53.5278 26.8882 777.327 838.459 1696.39 1696.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1020 0.000512 1024 330 608 26752 2.37376 1.66195 17.5413 100.897 122.587 122.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1710 0.001024 1024 350 288 17280 0.86016 9.59283 26.2896 36.7972 36.8579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 440 0.000256 1024 97 1152 40960 8.32176 3.51053 36.8511 104.615 153.455 153.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1020 6.4e-05 2048 100 3264 285696 42.9499 28.2954 1255.3 837.652 2164.33 2164.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 920 3.2e-05 4096 130 2688 541184 216.1 128.29 4893.8 3801.95 9040.4 9040.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 810 0.001024 1024 225 480 13440 0.720896 0.699296 10.524 26.3081 38.3433 38.4115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1030 0.000256 2048 80 2208 73088 7.08093 174.098 209.625 390.847 390.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 280 0.001024 512 62 224 3072 1.35878 0.372736 0.875328 19.2806 22.0462 22.1722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 350 0.000256 4096 117 3520 9728 32.767 13.9305 95.5251 417.95 560.302 560.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1780 3.2e-05 1024 400 1216 550912 53.5845 26.8828 498.431 837.591 1416.68 1416.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1020 0.000512 1024 330 608 26624 2.38518 1.68554 25.5149 100.226 129.916 130
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1710 0.001024 1024 350 288 17320 0.86 5.97136 26.3212 33.206 33.2666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 440 0.000256 1024 97 1152 40960 8.35869 3.52659 57.2735 104.972 174.293 174.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1020 6.4e-05 2048 100 3264 285760 43.1126 28.3804 1986.83 837.918 2896.38 2896.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 920 3.2e-05 4096 130 2688 541440 216.746 128.554 6729.38 3801.94 10876.9 10877.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 810 0.001024 1024 225 480 13440 0.722336 0.696608 6.35936 26.265 34.112 34.2007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1030 0.000256 2048 80 2208 73120 7.06893 276.515 209.596 493.229 493.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 280 0.001024 512 62 224 2560 1.36502 0.360448 0.77616 19.2629 21.9242 22.0595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 350 0.000256 4096 117 3520 10240 32.915 13.9767 159.705 419.215 625.941 626.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1780 3.2e-05 1024 400 1216 551680 53.7679 26.9474 794.189 839.738 1714.86 1715.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1020 0.000512 1024 330 608 26720 2.38467 1.65891 17.9019 99.6545 121.7 121.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1710 0.001024 1024 350 288 17280 0.860384 4.02432 26.3421 31.2797 31.3365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 440 0.000256 1024 97 1152 39680 8.26685 3.46579 39.4736 103.388 154.755 154.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1020 6.4e-05 2048 100 3264 285440 42.9898 28.3315 1282.16 838.673 2192.3 2192.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 920 3.2e-05 4096 130 2688 540800 216.087 128.422 4329.76 3823.35 8497.89 8498.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 810 0.001024 1024 225 480 13280 0.718976 0.69472 10.9374 26.226 38.6479 38.7195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1030 0.000256 2048 80 2208 73040 7.04733 177.532 209.651 394.273 394.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 280 0.001024 512 62 224 2560 1.36115 0.360448 0.809888 19.0472 21.7345 21.8678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 350 0.000256 4096 117 3520 9600 32.5925 13.867 97.2045 416.317 560.108 560.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1780 3.2e-05 1024 400 1216 550400 53.6814 26.9242 510.429 838.599 1429.82 1429.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1020 0.000512 1024 330 608 26560 2.36794 1.64765 11.6648 85.5715 101.37 101.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1710 0.001024 1024 350 288 17280 0.857024 6.54381 26.299 33.7509 33.8084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 440 0.000256 1024 97 1152 40704 8.2961 3.50413 61.9602 104.351 178.274 178.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1020 6.4e-05 2048 100 3264 285312 42.9527 28.3275 2150.33 838.061 3059.81 3059.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 920 3.2e-05 4096 130 2688 541056 215.958 128.466 7275.08 3803.75 11423.5 11423.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 810 0.001024 1024 225 480 13344 0.717216 0.695392 6.90976 26.2244 34.6184 34.7017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1030 0.000256 2048 80 2208 73104 7.05094 299.885 209.69 516.669 516.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 280 0.001024 512 62 224 2304 1.37197 0.361728 0.651392 18.1094 20.6477 20.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 350 0.000256 4096 117 3520 9984 32.7633 13.9449 168.743 418.941 634.524 634.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1780 3.2e-05 1024 400 1216 551424 53.5058 26.8993 853.363 837.127 1771.09 1771.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1020 0.000512 1024 330 608 26880 2.38406 1.66387 19.6484 100.181 123.98 124.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1710 0.001024 1024 350 288 17184 0.8544 4.15949 26.2377 31.3052 31.3641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 440 0.000256 1024 97 1152 39936 8.22682 3.46336 42.1223 103.509 157.481 157.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1020 6.4e-05 2048 100 3264 284928 42.911 28.2737 1378.07 837.363 2286.75 2286.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 920 3.2e-05 4096 130 2688 540672 215.389 128.202 4625.83 3821.97 8791.65 8791.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 810 0.001024 1024 225 480 13248 0.71888 0.695232 4.5656 26.2943 32.3441 32.4298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1030 0.000256 2048 80 2208 73056 7.10874 191.605 209.739 408.496 408.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 280 0.001024 512 62 224 1536 1.34442 0.348032 0.697088 18.4019 20.9444 21.0757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 350 0.000256 4096 117 3520 9216 32.65 13.8793 99.8331 417.089 563.574 563.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1780 3.2e-05 1024 400 1216 549888 53.4479 26.8595 550.454 837.265 1468.21 1468.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1020 0.000512 1024 330 608 26496 2.37536 1.65933 12.8 99.738 116.672 116.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1710 0.001024 1024 350 288 17304 0.858176 6.34112 26.3389 33.5892 33.6463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 440 0.000256 1024 97 1152 41216 8.33568 3.52099 61.5144 104.883 178.414 178.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1020 6.4e-05 2048 100 3264 285376 43.1221 28.3443 2114.24 838.28 3024.13 3024.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 920 3.2e-05 4096 130 2688 540736 216.719 128.513 7137.54 3804.58 11287.6 11287.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 810 0.001024 1024 225 480 13328 0.719136 0.692864 6.73846 26.2169 34.4417 34.5272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1030 0.000256 2048 80 2208 73080 7.04851 294.517 209.643 511.252 511.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 280 0.001024 512 62 224 1792 1.3673 0.354848 0.622656 18.9259 21.4248 21.5625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 350 0.000256 4096 117 3520 9856 32.9193 13.9604 163.654 418.91 629.572 629.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1780 3.2e-05 1024 400 1216 550144 53.7565 26.9237 843.849 837.126 1761.85 1761.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1020 0.000512 1024 330 608 26880 2.38835 1.66707 19.497 100.246 123.9 124.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1710 0.001024 1024 350 288 17248 0.858016 4.20045 26.32 31.4332 31.4904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 440 0.000256 1024 97 1152 39424 8.32634 3.47805 40.4747 103.688 156.131 156.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1020 6.4e-05 2048 100 3264 284928 43.0055 28.3432 1353.05 836.726 2261.26 2261.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 920 3.2e-05 4096 130 2688 540288 216.392 128.479 4605.47 3805.08 8755.7 8755.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 810 0.001024 1024 225 480 13216 0.717344 0.692384 4.54691 26.1198 32.1491 32.2376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1030 0.000256 2048 80 2208 73024 7.0529 188.654 209.523 405.277 405.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 32 280 0.001024 512 62 224 0 0.339968 0.006144 18.1924 18.6172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 350 0.000256 4096 117 3520 9856 32.8222 14.2889 105.688 437.218 590.228 571.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1780 3.2e-05 1024 400 1216 548352 53.8412 26.8987 538.614 836.599 1456.15 1456.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1020 0.000512 1024 330 608 26432 2.36426 1.64592 12.4601 99.616 116.185 116.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1710 0.001024 1024 350 288 17136 0.856064 3.58218 26.2668 30.7569 30.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 440 0.000256 1024 97 1152 40320 8.41066 3.53075 34.5551 105.037 151.696 151.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1020 6.4e-05 2048 100 3264 284928 43.1257 28.4002 1110.61 837.455 2019.72 2019.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 920 3.2e-05 4096 130 2688 538944 216.855 128.549 3790.1 3821.08 7956.87 7957.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 810 0.001024 1024 225 480 13104 0.718336 0.692224 3.87795 26.064 31.424 31.5129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1030 0.000256 2048 80 2208 72912 7.14982 154.981 209.636 371.811 371.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 14 32 280 0.001024 512 62 224 0 0.355264 0.012192 18.6579 19.1081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 350 0.000256 4096 117 3520 9408 33.02 14.3288 82.6406 438.144 568.347 549.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1780 3.2e-05 1024 400 1216 548352 53.9455 26.9252 442.406 837.262 1360.73 1360.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1020 0.000512 1024 330 608 26208 2.36582 1.62986 10.4276 98.1404 112.664 112.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1710 0.001024 1024 350 288 17280 0.859648 6.53859 26.2905 33.7407 33.7984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 440 0.000256 1024 97 1152 40960 8.31968 3.50973 61.2616 104.612 177.862 177.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1020 6.4e-05 2048 100 3264 285696 42.9399 28.3091 2115.19 837.644 3024.22 3024.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 920 3.2e-05 4096 130 2688 541184 215.791 128.253 7324.49 3810.31 11479.1 11479.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 810 0.001024 1024 225 480 13440 0.722784 0.697824 7.06979 26.3066 34.8684 34.9557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1030 0.000256 2048 80 2208 73088 7.17619 296.68 209.487 513.387 513.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 280 0.001024 512 62 224 3072 1.35827 0.365376 0.79264 19.3372 22.0113 22.1532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 350 0.000256 4096 117 3520 9728 32.7473 13.9201 164.216 417.794 628.808 628.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1780 3.2e-05 1024 400 1216 550912 53.5683 26.8763 848.829 837.7 1767.16 1767.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1020 0.000512 1024 330 608 26624 2.38378 1.66736 19.6593 100.288 124.097 124.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1710 0.001024 1024 350 288 17152 0.861376 4.4585 26.2027 31.5772 31.6343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 440 0.000256 1024 97 1152 40960 8.3183 3.51069 43.2313 104.708 159.925 160.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1020 6.4e-05 2048 100 3264 285696 42.932 28.3447 1403.72 837.872 2313.01 2313.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 920 3.2e-05 4096 130 2688 540672 215.973 128.322 4957.75 3801.48 9103.8 9104.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 810 0.001024 1024 225 480 13056 0.71664 0.690688 4.65306 26.0487 32.18 32.2683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1030 0.000256 2048 80 2208 72960 7.04717 196.131 209.324 412.547 412.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 280 0.001024 512 62 224 2048 1.32973 0.348128 0.672736 18.4112 20.9148 21.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 350 0.000256 4096 117 3520 9216 32.866 13.9288 104.848 418.167 569.938 570.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1780 3.2e-05 1024 400 1216 548864 53.4153 26.8227 561.962 834.976 1477.36 1477.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1020 0.000512 1024 330 608 26624 2.38736 1.6735 13.4678 99.7823 117.411 117.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1710 0.001024 1024 350 288 17088 0.856064 3.78266 26.2355 30.9277 30.9878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 440 0.000256 1024 97 1152 39936 8.2504 3.47491 36.8229 103.539 152.245 152.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1020 6.4e-05 2048 100 3264 284160 43.0511 28.3315 1162.96 837.692 2072.16 2072.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 920 3.2e-05 4096 130 2688 539136 215.96 128.255 4082.04 3803.84 8230.37 8230.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 810 0.001024 1024 225 480 13056 0.717184 0.692224 3.90394 26.1649 31.5506 31.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1030 0.000256 2048 80 2208 72960 7.05626 164.109 209.813 381.024 381.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 280 0.001024 512 62 224 0 0.352 0.0056 18.4195 18.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 350 0.000256 4096 117 3520 7680 32.7622 14.1328 74.3517 431.913 553.374 534.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1780 3.2e-05 1024 400 1216 546816 53.2369 26.7348 466.117 833.278 1379.55 1379.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1020 0.000512 1024 330 608 26112 2.36957 1.64499 10.895 98.976 113.986 114.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1710 0.001024 1024 350 288 17280 0.858112 8.87046 26.3325 36.1128 36.1718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 440 0.000256 1024 97 1152 40320 8.29069 3.48525 85.1021 103.888 200.918 201.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1020 6.4e-05 2048 100 3264 285120 43.0885 28.3598 3050.59 838.308 3960.49 3960.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 920 3.2e-05 4096 130 2688 540864 216.209 128.456 10238.7 3802.23 14385.9 14386.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 810 0.001024 1024 225 480 13392 0.722944 0.69568 9.91203 26.327 37.7292 37.8153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1030 0.000256 2048 80 2208 73080 7.168 424.201 209.734 641.145 641.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 280 0.001024 512 62 224 1152 1.36442 0.348032 0.646464 18.3875 20.8964 21.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 350 0.000256 4096 117 3520 9792 32.7987 13.9513 233.945 418.004 698.827 698.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1780 3.2e-05 1024 400 1216 550656 53.6393 26.9492 1209.24 838.244 2128.27 2128.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1020 0.000512 1024 330 608 26784 2.38454 1.66122 27.9643 99.9162 132.026 132.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1710 0.001024 1024 350 288 17136 0.856064 5.71597 26.2101 32.8394 32.9011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 440 0.000256 1024 97 1152 39168 8.2064 3.43917 55.5507 102.344 169.699 169.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1020 6.4e-05 2048 100 3264 284544 43.046 28.3464 1934.18 837.714 2843.42 2843.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 920 3.2e-05 4096 130 2688 540288 216.019 128.428 6596.08 3801.73 10742.5 10742.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 810 0.001024 1024 225 480 13248 0.718848 0.693984 6.3529 26.2106 34.049 34.1326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1030 0.000256 2048 80 2208 73008 7.05066 271.143 209.533 487.77 487.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 32 280 0.001024 512 62 224 0 0.348896 0.006016 18.3791 18.8142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 350 0.000256 4096 117 3520 9216 32.561 14.1852 141.324 433.274 621.55 602.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1780 3.2e-05 1024 400 1216 548352 53.5153 26.846 777.93 834.638 1693.12 1693.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1020 0.000512 1024 330 608 26496 2.37021 1.64678 17.9119 98.3723 120.405 120.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1710 0.001024 1024 350 288 17064 0.854016 4.99114 26.2108 32.1074 32.1666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 440 0.000256 1024 97 1152 38016 8.32659 3.4448 45.5377 102.442 159.903 160.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1020 6.4e-05 2048 100 3264 283392 43.1393 28.3414 1590.25 834.84 2496.71 2496.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 920 3.2e-05 4096 130 2688 539136 216.911 128.576 5388.98 3802.68 9537.42 9537.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 810 0.001024 1024 225 480 12960 0.715136 0.685696 5.27469 25.9149 32.6621 32.7478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1030 0.000256 2048 80 2208 72792 7.04707 223.969 209.162 440.223 440.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 280 0.001024 512 62 224 0 0.32768 0.004288 16.6034 17.0176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 350 0.000256 4096 117 3520 8640 33.0924 14.2803 110.812 434.985 593.383 576.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1780 3.2e-05 1024 400 1216 546048 53.897 26.873 636.516 834.75 1552.23 1552.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1020 0.000512 1024 330 608 25920 2.35635 1.61139 14.636 97.1261 115.827 115.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1710 0.001024 1024 350 288 17280 0.859648 8.61293 26.3345 35.857 35.9164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 440 0.000256 1024 97 1152 39680 8.25578 3.46522 77.4719 103.359 192.706 192.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1020 6.4e-05 2048 100 3264 285440 42.9471 28.3873 2847.91 838.445 3757.83 3757.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 920 3.2e-05 4096 130 2688 540800 215.906 128.398 9644.52 3821.95 13811.1 13811.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 810 0.001024 1024 225 480 13280 0.717504 0.69088 9.02842 26.2221 36.7331 36.8265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1030 0.000256 2048 80 2208 73040 7.05741 396.255 209.592 612.95 613.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 280 0.001024 512 62 224 2560 1.36198 0.368928 0.848608 18.8984 21.6325 21.7668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 350 0.000256 4096 117 3520 9600 32.6032 13.8569 216.277 416.202 679.071 679.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1780 3.2e-05 1024 400 1216 550400 53.5886 26.9218 1131.97 838.372 2051.05 2051.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1020 0.000512 1024 330 608 26560 2.36704 1.65069 26.0093 98.689 128.817 128.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1710 0.001024 1024 350 288 17120 0.856544 6.07398 26.2137 33.196 33.2536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 440 0.000256 1024 97 1152 38400 8.36096 3.46602 54.9103 103.413 170.317 170.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1020 6.4e-05 2048 100 3264 285440 42.9008 28.4144 1916.98 838.228 2826.66 2826.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 920 3.2e-05 4096 130 2688 540160 215.993 128.451 6476.87 3806.54 10628.1 10628.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 810 0.001024 1024 225 480 13120 0.715104 0.692 6.27507 26.1086 33.8657 33.9538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1030 0.000256 2048 80 2208 72960 7.08122 265.524 209.477 482.127 482.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 32 280 0.001024 512 62 224 0 0.338944 0.004448 16.9936 17.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 350 0.000256 4096 117 3520 8960 32.413 14.1201 135.451 430.804 613 595.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1780 3.2e-05 1024 400 1216 547840 53.8353 26.8841 750.385 838.146 1669.45 1669.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1020 0.000512 1024 330 608 26240 2.35891 1.64045 17.3538 98.3802 119.836 119.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1710 0.001024 1024 350 288 17040 0.854944 4.83706 26.209 31.9562 32.0145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 440 0.000256 1024 97 1152 38400 8.38384 3.4712 45.9543 103.501 161.474 161.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1020 6.4e-05 2048 100 3264 284160 42.9325 28.433 1599.64 834.883 2506.02 2506.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 920 3.2e-05 4096 130 2688 539520 216.812 128.561 5459.74 3802.81 9608.19 9608.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 810 0.001024 1024 225 480 12960 0.722368 0.694176 5.02102 26.2076 32.7161 32.8009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1030 0.000256 2048 80 2208 72720 7.04102 222.194 209.027 438.307 438.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1710 0.001024 1024 350 288 17184 0.857952 7.59997 26.2123 34.7234 34.7793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 440 0.000256 1024 97 1152 39936 8.22429 3.46262 75.4224 103.313 190.583 190.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1020 6.4e-05 2048 100 3264 284928 42.9148 28.3054 2698.54 836.574 3606.47 3606.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 920 3.2e-05 4096 130 2688 540672 215.422 128.218 9075.14 3799.12 13218.2 13218.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 810 0.001024 1024 225 480 13248 0.718784 0.69984 8.72992 26.2688 36.4872 36.5752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1030 0.000256 2048 80 2208 73056 7.0615 375.316 209.539 591.961 592.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 280 0.001024 512 62 224 1536 1.34544 0.346624 0.74624 18.3917 20.9853 21.1266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 350 0.000256 4096 117 3520 9216 32.6544 13.8734 194.199 416.704 657.557 657.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1780 3.2e-05 1024 400 1216 549888 53.4761 26.8561 1078.54 836.673 1995.73 1995.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1020 0.000512 1024 330 608 26496 2.37677 1.66269 24.8052 99.693 128.64 128.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1710 0.001024 1024 350 288 17088 0.85792 5.31072 26.2343 32.4527 32.5105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 440 0.000256 1024 97 1152 39936 8.25082 3.4679 51.6677 103.537 167.083 167.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1020 6.4e-05 2048 100 3264 284160 43.0432 28.2883 1757.41 837.622 2666.5 2666.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 920 3.2e-05 4096 130 2688 539136 215.966 128.224 5922.22 3821.95 10088.6 10088.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 810 0.001024 1024 225 480 13056 0.717024 0.692224 5.50643 26.1654 33.1512 33.2419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1030 0.000256 2048 80 2208 72960 7.07834 245.339 209.737 462.2 462.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 280 0.001024 512 62 224 0 0.348448 0.004096 18.4177 18.8535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 350 0.000256 4096 117 3520 7680 32.768 14.1269 108.011 431.999 587.119 568.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1780 3.2e-05 1024 400 1216 546816 53.2647 26.7318 699.819 833.386 1613.4 1613.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1020 0.000512 1024 330 608 26112 2.3679 1.6433 15.804 97.9513 117.866 117.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1710 0.001024 1024 350 288 16992 0.85616 4.83763 26.4628 32.2092 32.2679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 440 0.000256 1024 97 1152 36864 8.06602 3.34054 45.0407 100.425 157.032 157.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1020 6.4e-05 2048 100 3264 283392 42.8979 28.2604 1516.45 843.197 2430.94 2431.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 920 3.2e-05 4096 130 2688 539136 216.643 128.537 5104.51 3846.83 9296.78 9297.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 810 0.001024 1024 225 480 12672 0.714208 0.686592 4.94803 26.268 32.6901 32.7782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1030 0.000256 2048 80 2208 72864 7.0656 211.651 211.592 430.351 430.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 280 0.001024 512 62 224 0 0.354304 0.005696 18.5897 19.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 350 0.000256 4096 117 3520 6912 32.6061 14.0324 84.8068 432.227 563.882 544.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1780 3.2e-05 1024 400 1216 543744 53.0162 26.5482 600.729 836.636 1517.11 1517.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1020 0.000512 1024 330 608 25344 2.35942 1.62221 13.6006 98.6663 116.348 116.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1710 0.001024 1024 350 288 17200 0.854016 8.00387 26.24 35.1484 35.2051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 440 0.000256 1024 97 1152 40000 8.26278 3.47805 76.4638 103.322 191.681 191.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1020 6.4e-05 2048 100 3264 284800 43.1447 28.383 2648.44 837.096 3557.2 3557.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 920 3.2e-05 4096 130 2688 540800 216.818 128.615 8934.15 3803.84 13083.7 13083.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 810 0.001024 1024 225 480 13400 0.724992 0.698368 8.51213 26.2844 36.2881 36.3776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1030 0.000256 2048 80 2208 73000 7.05616 368.254 209.399 584.753 584.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 280 0.001024 512 62 224 1600 1.4065 0.360448 0.775584 17.8494 20.5466 20.6844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 350 0.000256 4096 117 3520 9600 32.7729 13.9244 199.294 416.905 663.026 663.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1780 3.2e-05 1024 400 1216 550400 53.6558 26.956 1055.9 836.993 1973.69 1973.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1020 0.000512 1024 330 608 26400 2.39178 1.65888 24.0247 99.7564 127.933 128.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1710 0.001024 1024 350 288 17000 0.852608 5.67158 26.1263 32.7027 32.7619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 440 0.000256 1024 97 1152 38400 8.38595 3.47805 51.1046 103.546 166.672 166.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1020 6.4e-05 2048 100 3264 284800 43.1391 28.4659 1861.47 838.163 2771.38 2771.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 920 3.2e-05 4096 130 2688 539200 217.304 128.675 6316.01 3807.96 10470.2 10470.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 810 0.001024 1024 225 480 13200 0.717664 0.694784 5.94294 26.1797 33.6047 33.6956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1030 0.000256 2048 80 2208 72800 7.08134 257.898 209.326 474.349 474.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1710 0.001024 1024 350 288 16800 0.851968 4.96845 25.9745 31.8486 31.9099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 440 0.000256 1024 97 1152 38400 8.41517 3.48198 44.9583 103.598 160.614 160.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1020 6.4e-05 2048 100 3264 283200 43.3628 28.5953 1527.32 837.748 2437.16 2437.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 920 3.2e-05 4096 130 2688 540000 216.981 128.694 5209.09 3801.53 9356.58 9356.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 810 0.001024 1024 225 480 13200 0.728064 0.694912 5.2265 29.5867 36.3108 36.3929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1030 0.000256 2048 80 2208 72600 7.06592 213.412 208.894 429.417 429.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1710 0.001024 1024 350 288 17248 0.85584 7.6975 26.3444 34.9478 35.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 440 0.000256 1024 97 1152 39424 8.32214 3.47606 70.8284 103.751 186.544 186.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1020 6.4e-05 2048 100 3264 284928 42.9797 28.3218 2596.32 837.236 3505 3505.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 920 3.2e-05 4096 130 2688 540288 216.193 128.467 8767.18 3823.94 12936 12936.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 810 0.001024 1024 225 480 13216 0.716768 0.692224 8.3895 26.136 36.0072 36.0951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1030 0.000256 2048 80 2208 73024 7.05741 361.494 209.654 578.251 578.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 32 280 0.001024 512 62 224 0 0.33936 0.005088 18.0208 18.4496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 350 0.000256 4096 117 3520 9856 32.8091 14.3006 201.077 437.185 685.588 667.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1780 3.2e-05 1024 400 1216 548352 53.8207 26.8908 1027.75 837.102 1945.75 1945.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1020 0.000512 1024 330 608 26432 2.36131 1.64477 23.5418 99.4132 127.062 127.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1710 0.001024 1024 350 288 17024 0.853792 5.65546 26.1649 32.725 32.7828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 440 0.000256 1024 97 1152 35840 8.35296 3.3999 48.1046 101.424 161.444 161.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1020 6.4e-05 2048 100 3264 284928 42.9019 28.3165 1820.21 836.914 2728.48 2728.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 920 3.2e-05 4096 130 2688 539392 215.663 128.242 6134.36 3818.34 10296.9 10297.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 810 0.001024 1024 225 480 12992 0.721344 0.694848 5.66611 26.2709 33.4237 33.5109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1030 0.000256 2048 80 2208 72800 7.15366 252.867 209.198 469.262 469.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 280 0.001024 512 62 224 0 0.34192 0.004416 18.0866 18.5134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 350 0.000256 4096 117 3520 8960 32.5218 14.1585 127.051 432.789 606.732 588.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1780 3.2e-05 1024 400 1216 544768 54.201 26.861 716.4 836.774 1634.43 1634.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1020 0.000512 1024 330 608 25984 2.37834 1.64957 16.401 99.7331 120.264 120.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1710 0.001024 1024 350 288 16800 0.850688 4.6511 26.0226 31.5761 31.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 440 0.000256 1024 97 1152 37632 8.23178 3.40746 43.675 101.586 157.055 157.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1020 6.4e-05 2048 100 3264 284928 42.9871 28.3071 1489.94 837.347 2398.72 2398.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 920 3.2e-05 4096 130 2688 537600 217.893 128.91 5003.65 3829.08 9179.81 9180.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 810 0.001024 1024 225 480 12768 0.713216 0.684288 5.15635 25.8316 32.4568 32.5411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1030 0.000256 2048 80 2208 72576 7.06752 207.151 209.047 423.31 423.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1710 0.001024 1024 350 288 17160 0.854848 7.8057 26.2113 34.9239 34.9848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 440 0.000256 1024 97 1152 38400 8.3856 3.47226 69.2056 103.344 184.571 184.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1020 6.4e-05 2048 100 3264 285120 43.0909 28.3526 2546.47 837.147 3455.2 3455.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 920 3.2e-05 4096 130 2688 540480 216.381 128.434 8654.14 3796.98 12796.2 12796.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 810 0.001024 1024 225 480 13200 0.717984 0.690176 8.21997 26.0407 35.7415 35.8277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1030 0.000256 2048 80 2208 72960 7.05117 352.905 209.494 569.495 569.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 280 0.001024 512 62 224 1920 1.39373 0.367872 0.853728 18.9181 21.6903 21.8194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 350 0.000256 4096 117 3520 9600 32.8804 13.9526 194.142 417.856 658.961 659.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1780 3.2e-05 1024 400 1216 549120 53.5472 26.875 999.663 834.428 1914.71 1914.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1020 0.000512 1024 330 608 26400 2.4007 1.66566 23.0076 99.6593 126.837 126.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1710 0.001024 1024 350 288 17040 0.856064 5.632 26.2069 32.7538 32.8141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 440 0.000256 1024 97 1152 38400 8.38272 3.47578 51.4319 103.499 166.946 167.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1020 6.4e-05 2048 100 3264 284160 42.9579 28.4151 1812.92 834.861 2719.29 2719.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 920 3.2e-05 4096 130 2688 539520 216.832 128.573 6100.89 3821.18 10267.8 10268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 810 0.001024 1024 225 480 12960 0.721344 0.694432 5.73523 26.2042 33.4286 33.5184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1030 0.000256 2048 80 2208 72720 7.04102 251.974 209.015 468.075 468.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1710 0.001024 1024 350 288 16920 0.856096 5.03632 26.2299 32.1748 32.2335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 440 0.000256 1024 97 1152 34560 8.43981 3.39888 41.4873 101.172 154.657 154.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1020 6.4e-05 2048 100 3264 282240 43.2564 28.3265 1490.14 835.905 2397.76 2397.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 920 3.2e-05 4096 130 2688 538560 216.434 128.236 5113.64 3796.25 9254.84 9255.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 810 0.001024 1024 225 480 12240 0.71216 0.67888 4.6607 25.7448 31.8666 31.9509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1030 0.000256 2048 80 2208 72720 7.16618 209.461 209.515 426.186 426.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 280 0.001024 512 62 224 0 0.331968 0.004096 17.7627 18.1802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 350 0.000256 4096 117 3520 8640 33.1638 14.2997 105.837 437.268 590.778 572.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1780 3.2e-05 1024 400 1216 541440 54.4875 26.8913 590.724 835.558 1507.85 1508.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1020 0.000512 1024 330 608 24480 2.34883 1.63226 13.1492 97.8173 115.047 115.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1710 0.001024 1024 350 288 17152 0.855264 7.43834 26.2028 34.5483 34.6075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 440 0.000256 1024 97 1152 40960 8.32582 3.51027 72.6832 104.72 189.4 189.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1020 6.4e-05 2048 100 3264 285696 42.9225 28.367 2555.51 837.954 3464.89 3465.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 920 3.2e-05 4096 130 2688 540672 215.955 128.328 8586.54 3803.98 12735.1 12735.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 810 0.001024 1024 225 480 13056 0.715648 0.690176 7.99482 26.06 35.5341 35.6205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1030 0.000256 2048 80 2208 72960 7.05331 354.533 209.342 570.973 571.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 280 0.001024 512 62 224 2048 1.3295 0.34816 0.88512 18.4172 21.1329 21.2726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 350 0.000256 4096 117 3520 9216 32.8712 13.9316 184.664 418.203 649.799 649.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1780 3.2e-05 1024 400 1216 548864 53.4116 26.8209 1014.55 835.066 1930.03 1930.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1020 0.000512 1024 330 608 26624 2.38678 1.66979 23.5472 99.7825 127.49 127.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1710 0.001024 1024 350 288 16896 0.854016 5.54189 26.0379 32.4866 32.5451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 440 0.000256 1024 97 1152 40960 8.32842 3.516 50.8969 104.897 167.802 167.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1020 6.4e-05 2048 100 3264 284672 42.8547 28.3616 1727.41 835.626 2634.39 2634.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 920 3.2e-05 4096 130 2688 540672 215.864 128.389 5830.89 3803.71 9979.14 9979.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 810 0.001024 1024 225 480 12800 0.714752 0.687104 5.75325 25.8837 33.1151 33.2053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1030 0.000256 2048 80 2208 72704 7.04326 240.101 209.021 456.211 456.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 32 280 0.001024 512 62 224 0 0.315392 0.004576 17.0846 17.4853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 350 0.000256 4096 117 3520 8192 33.0634 14.2541 111.711 436.009 595.257 577.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1780 3.2e-05 1024 400 1216 548864 53.463 26.8288 689.798 835.413 1605.7 1605.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1020 0.000512 1024 330 608 25600 2.34592 1.61936 15.3581 97.5412 116.968 117.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1710 0.001024 1024 350 288 16896 0.856064 4.63968 26.2016 31.7482 31.8073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 440 0.000256 1024 97 1152 36864 8.08874 3.34438 44.8408 99.5455 155.976 156.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1020 6.4e-05 2048 100 3264 282624 42.942 28.1877 1555.71 832.994 2459.97 2460.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 920 3.2e-05 4096 130 2688 537600 217.323 128.654 5326.22 3812.38 9484.84 9485.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 810 0.001024 1024 225 480 12288 0.701344 0.673536 4.97398 25.3709 31.7886 31.8767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1030 0.000256 2048 80 2208 72576 7.03901 218.309 208.972 434.363 434.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 280 0.001024 512 62 224 0 0.352256 0.004832 18.5326 18.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 350 0.000256 4096 117 3520 6144 33.0778 14.1538 76.5738 432.601 556.616 537.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1780 3.2e-05 1024 400 1216 540672 52.9053 26.7279 611.052 824.4 1515.28 1515.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1020 0.000512 1024 330 608 26112 2.37978 1.65347 14.5454 97.9673 116.643 116.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1710 0.001024 1024 350 280 17376 0.858112 9.65222 26.3233 36.8855 36.9429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 440 0.000256 1024 97 1160 41984 8.21651 3.50966 57.7863 104.675 174.345 174.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1020 6.4e-05 2048 100 3280 284672 43.0374 28.3177 1988.05 838.414 2897.96 2898.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 920 3.2e-05 4096 130 2720 540672 215.882 128.337 6780.26 3807.54 10932.3 10932.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 810 0.001024 1024 225 480 12928 0.719712 0.698368 10.6489 26.2907 38.4289 38.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1030 0.000256 2048 80 2200 73152 7.0559 274.569 214.065 495.736 495.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 280 0.001024 512 62 240 1536 1.42144 0.363968 0.639072 19.4396 22.0184 22.1571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 350 0.000256 4096 117 3520 9984 32.7693 13.9448 154.543 431.102 632.608 632.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1780 3.2e-05 1024 400 1240 550912 53.5255 26.88 801.437 838.391 1720.43 1720.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1020 0.000512 1024 330 600 27008 2.37418 1.68077 18.0496 101.394 123.598 123.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1710 0.001024 1024 350 280 17344 0.856256 9.62954 26.3225 36.8602 36.9172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 440 0.000256 1024 97 1160 41984 8.22122 3.51098 38.8452 104.723 155.459 155.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1020 6.4e-05 2048 100 3280 284672 43.0675 28.3136 1281.51 838.465 2191.5 2191.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 920 3.2e-05 4096 130 2720 540160 216.375 128.349 4380.82 3807.35 8533.17 8533.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 810 0.001024 1024 225 480 12928 0.72112 0.69792 10.5615 26.3331 38.3873 38.4528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1030 0.000256 2048 80 2200 73088 7.0415 175.983 210.46 393.528 393.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 280 0.001024 512 62 240 1024 1.4424 0.364512 0.517536 18.1405 20.6206 20.7524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 350 0.000256 4096 117 3520 9728 32.745 13.9182 97.4831 418.212 562.486 562.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1780 3.2e-05 1024 400 1240 550912 53.5081 26.881 515.094 838.535 1434.2 1434.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1020 0.000512 1024 330 600 26880 2.37728 1.68829 11.7785 101.202 117.148 117.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1710 0.001024 1024 350 280 17360 0.85664 6.38976 26.29 33.5894 33.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 440 0.000256 1024 97 1160 42240 8.2647 3.53453 66.7333 104.943 183.636 183.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1020 6.4e-05 2048 100 3280 284800 43.1839 28.3671 2247.59 837.7 3156.98 3157.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 920 3.2e-05 4096 130 2720 540800 217.019 128.633 7708.34 3804.5 11858.8 11859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 810 0.001024 1024 225 480 12880 0.722944 0.694272 7.10822 26.2541 34.8525 34.9415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1030 0.000256 2048 80 2200 73160 7.12378 314.642 209.593 531.406 531.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 280 0.001024 512 62 240 1280 1.41414 0.360096 0.663456 20.2102 22.8042 22.9294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 350 0.000256 4096 117 3520 9920 32.9455 13.9697 176.305 419.124 642.477 642.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1780 3.2e-05 1024 400 1240 550400 53.7643 27.1695 901.868 837.678 1820.67 1820.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1020 0.000512 1024 330 600 26880 2.37994 1.66093 20.3755 100.272 124.787 124.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1710 0.001024 1024 350 280 17280 0.859232 4.35408 26.2678 31.53 31.5901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 440 0.000256 1024 97 1160 40960 8.1679 3.46352 45.8284 103.376 160.998 161.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1020 6.4e-05 2048 100 3280 284800 43.0323 28.3365 1440.16 838.608 2350.27 2350.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 920 3.2e-05 4096 130 2720 540160 216.339 128.494 4857.46 3808.04 9010.61 9010.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 810 0.001024 1024 225 480 12800 0.719552 0.69744 4.73603 26.2246 32.4486 32.5363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1030 0.000256 2048 80 2200 73120 7.05555 198.564 209.96 415.622 415.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 280 0.001024 512 62 240 1280 1.41242 0.358784 0.719584 17.8115 20.4614 20.5835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 350 0.000256 4096 117 3520 8960 32.7827 13.8647 101.573 416.293 564.647 564.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1780 3.2e-05 1024 400 1240 550400 53.5918 26.9186 579.337 838.537 1498.57 1498.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1020 0.000512 1024 330 600 26560 2.37283 1.72179 13.1547 100.207 117.557 117.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1710 0.001024 1024 350 280 17280 0.856032 10.81 26.3099 38.0287 38.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 440 0.000256 1024 97 1160 40320 8.23434 3.47533 36.1246 103.419 151.413 151.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1020 6.4e-05 2048 100 3280 284160 43.1819 28.3361 1175.37 837.718 2084.74 2084.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 920 3.2e-05 4096 130 2720 539520 216.813 128.566 3957.08 3804.13 8106.85 8107.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 810 0.001024 1024 225 480 12480 0.7168 0.690304 11.832 26.0618 39.3724 39.4405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1030 0.000256 2048 80 2200 73080 7.07558 162.182 212.965 382.266 382.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 40 280 0.001024 512 62 240 0 0.361088 0.004352 18.8384 19.2852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 350 0.000256 4096 117 3520 9600 32.885 14.3121 89.425 436.993 573.823 554.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1780 3.2e-05 1024 400 1240 545280 54.0255 26.8698 471.448 835.105 1387.64 1387.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1020 0.000512 1024 330 600 26880 2.38256 1.71718 10.9397 101.527 116.664 116.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1710 0.001024 1024 350 280 17376 0.860288 6.12352 26.324 33.3604 33.4153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 440 0.000256 1024 97 1160 41472 8.224 3.50208 61.4312 104.273 177.588 177.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1020 6.4e-05 2048 100 3280 284544 43.0385 28.3116 2080.4 837.496 2989.39 2989.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 920 3.2e-05 4096 130 2720 540672 216.311 128.453 7050.5 3803.86 11199.4 11199.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 810 0.001024 1024 225 480 12864 0.718752 0.695776 6.55226 26.199 34.238 34.3265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1030 0.000256 2048 80 2200 73152 7.09597 287.169 209.704 504.012 504.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 280 0.001024 512 62 240 768 1.43456 0.358368 0.528096 19.0369 21.5118 21.6482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 350 0.000256 4096 117 3520 9984 32.7484 13.9536 162.494 418.576 627.903 628.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1780 3.2e-05 1024 400 1240 549888 53.6501 26.8951 838.833 836.433 1756 1756.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1020 0.000512 1024 330 600 27072 2.37949 1.72038 18.978 101.518 124.696 124.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1710 0.001024 1024 350 280 17280 0.858112 4.02867 26.2533 31.1891 31.2486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 440 0.000256 1024 97 1160 39936 8.23088 3.46374 41.9124 103.287 157.05 157.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1020 6.4e-05 2048 100 3280 284160 42.9906 28.5594 1360.76 836.353 2268.8 2268.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 920 3.2e-05 4096 130 2720 539904 215.77 128.316 4586.44 3821.74 8752.53 8752.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 810 0.001024 1024 225 480 12864 0.719232 0.695872 4.344 26.2656 32.0976 32.1848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1030 0.000256 2048 80 2200 73056 7.05866 187.355 209.435 403.892 403.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 40 280 0.001024 512 62 240 0 0.34816 0.004576 18.304 18.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 350 0.000256 4096 117 3520 9216 32.6566 14.2288 99.2235 434.98 581.297 562.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1780 3.2e-05 1024 400 1240 549888 53.463 26.8667 547.368 836.254 1464.14 1464.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1020 0.000512 1024 330 600 26880 2.36912 1.66298 12.6059 100.798 117.537 117.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1710 0.001024 1024 350 280 17280 0.857952 3.45421 26.3253 30.69 30.7487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 440 0.000256 1024 97 1160 39168 8.20451 3.43706 33.9634 102.362 148.125 148.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1020 6.4e-05 2048 100 3280 284544 43.0371 28.3496 1123.09 837.828 2032.44 2032.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 920 3.2e-05 4096 130 2720 540288 215.985 128.433 3783.56 3803.09 7931.34 7931.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 810 0.001024 1024 225 480 12672 0.72 0.692896 3.66797 26.2093 31.3628 31.4552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1030 0.000256 2048 80 2200 73008 7.03693 155.596 209.527 372.205 372.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 12 40 280 0.001024 512 62 240 0 0.348352 0.016448 18.3393 18.7861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 350 0.000256 4096 117 3520 9216 32.558 14.1827 80.9939 433.299 561.248 542.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1780 3.2e-05 1024 400 1240 548352 53.4967 26.837 452.304 834.599 1367.43 1367.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1020 0.000512 1024 330 600 26496 2.37373 1.80928 10.4757 100.083 114.844 114.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1710 0.001024 1024 350 280 17360 0.857344 8.14694 26.312 35.3675 35.4245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 440 0.000256 1024 97 1160 42112 8.2559 3.52461 87.901 104.793 204.634 204.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1020 6.4e-05 2048 100 3280 284480 43.176 28.3653 2972 837.587 3881.26 3881.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 920 3.2e-05 4096 130 2720 540288 216.916 128.612 10055.7 3820.25 14221.8 14222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 810 0.001024 1024 225 480 12768 0.720736 0.694336 9.4641 26.1899 37.1401 37.2276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1030 0.000256 2048 80 2200 73136 7.04717 410.585 209.575 627.251 627.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 280 0.001024 512 62 240 896 1.4032 0.353856 0.63536 18.5813 21.127 21.2623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 350 0.000256 4096 117 3520 9856 32.902 13.9617 227.72 418.51 693.226 693.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1780 3.2e-05 1024 400 1240 550144 53.6669 26.9278 1213.11 836.334 2130.24 2130.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1020 0.000512 1024 330 600 27104 2.38845 1.66707 27.5717 101.012 132.74 132.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1710 0.001024 1024 350 280 17248 0.85456 5.21478 26.2633 32.384 32.4485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 440 0.000256 1024 97 1160 41216 8.17168 3.47635 56.7232 103.751 172.285 172.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1020 6.4e-05 2048 100 3280 284032 43.0546 28.3065 1872.77 837.236 2781.51 2781.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 920 3.2e-05 4096 130 2720 540288 216.231 128.467 6305.13 3824.06 10474.2 10474.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 810 0.001024 1024 225 480 12544 0.716288 0.692512 5.9289 26.1364 33.5457 33.6333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1030 0.000256 2048 80 2200 73024 7.06477 258.323 209.6 475.03 475.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 40 280 0.001024 512 62 240 0 0.344384 0.006144 17.982 18.4126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 350 0.000256 4096 117 3520 9856 32.8073 14.2954 144.244 437.147 628.705 610.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1780 3.2e-05 1024 400 1240 548352 53.8327 26.8969 754.636 837.272 1672.83 1672.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1020 0.000512 1024 330 600 26432 2.36397 1.70803 17.2153 99.9882 121.378 121.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1710 0.001024 1024 350 280 17136 0.85408 4.54464 26.1831 31.6337 31.6908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 440 0.000256 1024 97 1160 40320 8.41139 3.53894 45.767 105.036 162.911 163.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1020 6.4e-05 2048 100 3280 283584 43.2498 28.3812 1520.56 837.455 2429.78 2429.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 920 3.2e-05 4096 130 2720 538944 216.738 128.543 5144.24 3822.85 9312.65 9312.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 810 0.001024 1024 225 480 12432 0.720448 0.690752 5.11693 26.0646 32.6624 32.7511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1030 0.000256 2048 80 2200 72912 7.04902 210.276 209.466 426.836 426.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 40 280 0.001024 512 62 240 0 0.356512 0.005632 18.6188 19.0614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 350 0.000256 4096 117 3520 9408 33.0322 14.3363 111.777 438.11 597.463 578.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1780 3.2e-05 1024 400 1240 548352 53.9268 26.9256 614.256 837.487 1532.78 1532.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1020 0.000512 1024 330 600 26208 2.36621 1.63414 13.8967 99.488 117.481 117.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1710 0.001024 1024 350 280 17344 0.856832 7.88 26.3304 35.1186 35.1769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 440 0.000256 1024 97 1160 41984 8.22544 3.50966 81.7323 104.737 198.366 198.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1020 6.4e-05 2048 100 3280 284672 43.0265 28.3491 2763.55 838.655 3673.72 3673.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 920 3.2e-05 4096 130 2720 540160 216.214 128.382 9320.4 3809.29 13474.6 13474.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 810 0.001024 1024 225 480 12928 0.722944 0.694976 8.79773 26.3403 36.6276 36.7144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1030 0.000256 2048 80 2200 73088 7.04672 380.238 209.694 597.022 597.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 280 0.001024 512 62 240 1024 1.44157 0.363104 0.660896 19.029 21.6484 21.7785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 350 0.000256 4096 117 3520 9728 32.7382 13.9227 210.208 418.308 675.31 675.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1780 3.2e-05 1024 400 1240 550912 53.4844 26.8861 1123.22 838.598 2042.38 2042.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1020 0.000512 1024 330 600 26880 2.37981 1.66502 25.501 101.1 130.748 130.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1710 0.001024 1024 350 280 17280 0.86016 5.14819 26.3234 32.3858 32.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 440 0.000256 1024 97 1160 40960 8.32624 3.51258 52.0018 104.815 168.815 168.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1020 6.4e-05 2048 100 3280 284672 43.0149 28.2889 1742.44 838.746 2652.62 2652.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 920 3.2e-05 4096 130 2720 539648 216.615 128.534 6015.19 3829.49 10190.1 10190.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 810 0.001024 1024 225 480 12544 0.71504 0.694688 5.63606 26.0787 33.1947 33.2819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1030 0.000256 2048 80 2200 72960 7.04781 240.48 209.493 457.065 457.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 40 280 0.001024 512 62 240 0 0.349376 0.00464 18.338 18.7719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 350 0.000256 4096 117 3520 9216 32.8587 14.2796 127.68 436.942 611.97 593.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1780 3.2e-05 1024 400 1240 548864 53.4172 26.8191 706.883 836.025 1623.33 1623.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1020 0.000512 1024 330 600 26624 2.38816 1.67366 16.2749 100.914 121.35 121.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1710 0.001024 1024 350 280 17088 0.852608 4.42998 26.15 31.4885 31.5452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 440 0.000256 1024 97 1160 39936 8.25126 3.46765 43.1049 103.524 158.505 158.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1020 6.4e-05 2048 100 3280 284160 43.0179 28.2832 1416.53 837.523 2325.48 2325.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 920 3.2e-05 4096 130 2720 539136 215.943 128.234 4849.19 3821.84 9015.47 9015.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 810 0.001024 1024 225 480 12672 0.718848 0.692192 4.5609 26.1607 32.2038 32.2916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1030 0.000256 2048 80 2200 72960 7.12157 196.741 209.663 413.568 413.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 280 0.001024 512 62 240 0 0.350208 0.004416 18.3808 18.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 350 0.000256 4096 117 3520 7680 32.7619 14.1303 86.1621 431.825 565.084 546.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1780 3.2e-05 1024 400 1240 546816 53.2519 26.7264 570.041 833.234 1483.45 1483.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1020 0.000512 1024 330 600 26112 2.36749 1.64522 12.6232 99.6166 116.353 116.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1710 0.001024 1024 350 280 17352 0.862208 7.79264 26.3453 35.0546 35.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 440 0.000256 1024 97 1160 40320 8.29184 3.484 80.0094 103.875 195.823 195.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1020 6.4e-05 2048 100 3280 284544 43.1333 28.4166 2847.61 838.218 3757.52 3757.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 920 3.2e-05 4096 130 2720 540288 216.471 128.551 9560.15 3804.13 13709.6 13709.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 810 0.001024 1024 225 480 12816 0.722848 0.694304 9.07917 26.3241 36.8926 36.9808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1030 0.000256 2048 80 2200 73080 7.10541 391.633 209.664 608.447 608.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 40 280 0.001024 512 62 240 0 0.348224 0.005728 19.3498 19.7901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 350 0.000256 4096 117 3520 9792 32.8068 14.2954 216.563 437.294 701.185 681.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1780 3.2e-05 1024 400 1240 550656 53.6487 26.946 1150.5 838.16 2069.46 2069.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1020 0.000512 1024 330 600 26784 2.38538 1.66522 26.0574 99.9382 130.148 130.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1710 0.001024 1024 350 280 17280 0.86016 5.58634 26.3255 32.8245 32.8806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 440 0.000256 1024 97 1160 39168 8.19565 3.43488 54.3772 102.34 168.51 168.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1020 6.4e-05 2048 100 3280 284544 43.0289 28.3403 1847.21 837.719 2756.43 2756.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 920 3.2e-05 4096 130 2720 540288 215.944 128.453 6196.1 3806.05 10346.8 10347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 810 0.001024 1024 225 480 12672 0.718848 0.690176 5.9271 26.2019 33.6094 33.6998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1030 0.000256 2048 80 2200 73008 7.05741 253.943 209.488 470.531 470.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 40 280 0.001024 512 62 240 0 0.348576 0.005952 18.3387 18.7733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 350 0.000256 4096 117 3520 9216 32.5682 14.1895 133.306 433.244 613.515 594.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1780 3.2e-05 1024 400 1240 548352 53.4908 26.8397 740.202 837.717 1658.44 1658.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1020 0.000512 1024 330 600 26496 2.37219 1.67664 16.9666 100.074 121.191 121.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1710 0.001024 1024 350 280 17064 0.855744 5.17504 26.1286 32.212 32.2716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 440 0.000256 1024 97 1160 38016 8.33181 3.44883 46.1741 102.441 160.561 160.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1020 6.4e-05 2048 100 3280 283392 43.1479 28.3946 1623.9 834.837 2530.42 2530.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 920 3.2e-05 4096 130 2720 539136 216.96 128.564 5470.23 3821.06 9637.09 9637.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 810 0.001024 1024 225 480 12096 0.718464 0.68608 4.94432 25.9154 32.334 32.4239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1030 0.000256 2048 80 2200 72792 7.08506 223.908 209.1 440.14 440.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1710 0.001024 1024 350 280 16992 0.855808 4.72118 26.1295 31.7572 31.8157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 440 0.000256 1024 97 1160 36864 8.0696 3.34253 42.6426 99.4476 153.658 153.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1020 6.4e-05 2048 100 3280 283392 42.8907 28.2781 1445.55 835.019 2351.87 2351.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 920 3.2e-05 4096 130 2720 539136 216.625 128.55 4881.81 3828.11 9055.36 9055.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 810 0.001024 1024 225 480 12096 0.714752 0.688128 4.90768 26.0196 32.4015 32.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1030 0.000256 2048 80 2200 72864 7.04566 200.384 209.484 416.956 417.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 280 0.001024 512 62 240 0 0.3584 0.006016 18.4328 18.8789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 350 0.000256 4096 117 3520 6912 32.5754 14.0338 80.3644 428.034 555.217 536.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1780 3.2e-05 1024 400 1240 543744 52.9773 26.6281 578.851 828.479 1487.12 1487.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1020 0.000512 1024 330 600 25344 2.36698 1.62262 12.6966 98.8167 115.605 115.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1710 0.001024 1024 350 280 17280 0.859168 7.81213 26.2626 34.986 35.0415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 440 0.000256 1024 97 1160 40960 8.16125 3.46598 77.9164 103.388 193.092 193.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1020 6.4e-05 2048 100 3280 284800 43.0248 28.3133 2667.14 838.698 3577.31 3577.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 920 3.2e-05 4096 130 2720 540160 216.293 128.478 8973 3826.5 13144.5 13144.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 810 0.001024 1024 225 480 12800 0.71712 0.69328 8.47062 26.233 36.1875 36.2742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1030 0.000256 2048 80 2200 73120 7.06355 366.956 209.817 583.881 583.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 280 0.001024 512 62 240 1280 1.41434 0.36 0.768672 18.8645 21.5634 21.7034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 350 0.000256 4096 117 3520 8960 32.7783 13.8679 186.913 416.325 650.013 650.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1780 3.2e-05 1024 400 1240 550400 53.6002 26.9251 1070.54 838.627 1989.88 1990.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1020 0.000512 1024 330 600 26560 2.37037 1.65008 24.1005 99.8169 128.041 128.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1710 0.001024 1024 350 280 17120 0.856064 5.55085 26.1298 32.5865 32.6451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 440 0.000256 1024 97 1160 40960 8.16128 3.46877 54.8586 103.399 170.044 170.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1020 6.4e-05 2048 100 3280 284160 43.0106 28.292 1819.86 838.129 2729.43 2729.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 920 3.2e-05 4096 130 2720 540160 216.044 128.448 6169.97 3805.54 10320.3 10320.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 810 0.001024 1024 225 480 12480 0.7168 0.690848 5.79395 26.1041 33.38 33.4668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1030 0.000256 2048 80 2200 72960 7.05946 250.19 209.412 466.704 466.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 280 0.001024 512 62 240 0 0.339968 0.004832 18.0052 18.4305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 350 0.000256 4096 117 3520 7680 32.7036 14.1066 109.239 430.946 587.205 568.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1780 3.2e-05 1024 400 1240 547840 53.8419 26.8819 727.28 838.312 1646.5 1646.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1020 0.000512 1024 330 600 26240 2.3593 1.71619 16.6004 99.8431 120.62 120.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1710 0.001024 1024 350 280 17040 0.852224 4.9752 26.1343 32.0135 32.0771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 440 0.000256 1024 97 1160 38400 8.37338 3.4816 45.5631 103.517 161.091 161.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1020 6.4e-05 2048 100 3280 282240 43.124 28.2946 1510.26 834.988 2416.8 2416.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 920 3.2e-05 4096 130 2720 539520 216.84 128.609 5142.13 3803.32 9291.18 9291.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 810 0.001024 1024 225 480 12480 0.717152 0.694496 5.1096 26.2069 32.8028 32.8868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1030 0.000256 2048 80 2200 72960 7.08979 210.497 209.646 427.275 427.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1710 0.001024 1024 350 280 16960 0.855424 4.47078 26.13 31.5071 31.5665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 440 0.000256 1024 97 1160 40960 8.1961 3.47408 45.8224 103.615 161.27 161.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1020 6.4e-05 2048 100 3280 281600 42.8477 28.1969 1486.81 831.8 2389.79 2389.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 920 3.2e-05 4096 130 2720 540160 216.402 128.49 5167.58 3807.58 9320.34 9320.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 810 0.001024 1024 225 480 12160 0.72208 0.69472 4.72563 26.3135 32.53 32.6164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1030 0.000256 2048 80 2200 72640 7.02774 209.2 208.97 425.243 425.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1710 0.001024 1024 350 280 17280 0.855872 7.48096 26.2841 34.6721 34.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 440 0.000256 1024 97 1160 39936 8.2231 3.4663 72.1899 103.408 187.452 187.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1020 6.4e-05 2048 100 3280 284160 42.9804 28.3313 2510.23 837.363 3419.05 3419.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 920 3.2e-05 4096 130 2720 539904 215.68 128.325 8538.29 3806.85 12689.4 12689.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 810 0.001024 1024 225 480 12864 0.718688 0.695936 7.92368 26.2939 35.7044 35.7891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1030 0.000256 2048 80 2200 73056 7.04512 345.813 209.688 562.589 562.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 40 280 0.001024 512 62 240 0 0.345824 0.004928 18.3118 18.7498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 350 0.000256 4096 117 3520 9216 32.6618 14.223 181.619 435.413 664.133 645.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1780 3.2e-05 1024 400 1240 549888 53.4412 26.8556 996.874 837.246 1914.61 1914.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1020 0.000512 1024 330 600 26880 2.36954 1.66051 23.0646 100.863 128.059 128.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1710 0.001024 1024 350 280 17088 0.858144 5.356 26.1513 32.4184 32.4773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 440 0.000256 1024 97 1160 39936 8.24659 3.46931 53.2064 103.527 168.609 168.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1020 6.4e-05 2048 100 3280 284160 43.0461 28.2988 1793.88 837.532 2702.89 2703.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 920 3.2e-05 4096 130 2720 539136 215.946 128.257 6034.3 3821.89 10200.7 10201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 810 0.001024 1024 225 480 12672 0.718016 0.690304 5.62742 26.1608 33.2674 33.3554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1030 0.000256 2048 80 2200 72960 7.07789 246.784 209.66 463.566 463.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 280 0.001024 512 62 240 0 0.349056 0.006144 18.3805 18.8179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 350 0.000256 4096 117 3520 7680 32.7716 14.1299 106.956 431.823 585.892 567.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1780 3.2e-05 1024 400 1240 546816 53.2787 26.7328 714.796 833.321 1628.32 1628.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1020 0.000512 1024 330 600 26112 2.37069 1.64614 15.7849 99.0378 118.94 119.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1710 0.001024 1024 350 280 16992 0.852512 4.77693 26.1274 31.8079 31.8666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 440 0.000256 1024 97 1160 36864 8.06819 3.24765 37.7212 99.4347 148.624 148.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1020 6.4e-05 2048 100 3280 283392 42.8965 28.3238 1471.31 834.968 2377.63 2377.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 920 3.2e-05 4096 130 2720 539136 216.563 128.56 4969.1 3809.48 9123.98 9124.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 810 0.001024 1024 225 480 12096 0.716992 0.689312 4.87043 26.0137 32.3613 32.4503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1030 0.000256 2048 80 2200 72864 7.04445 204.194 209.529 420.812 420.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 280 0.001024 512 62 240 0 0.350816 0.00544 18.4325 18.8677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 350 0.000256 4096 117 3520 6912 32.6032 14.0315 82.0635 427.917 556.825 538.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1780 3.2e-05 1024 400 1240 543744 53.016 26.5517 588.029 828.434 1496.22 1496.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1020 0.000512 1024 330 600 25344 2.36682 1.62202 12.958 99.4073 116.454 116.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1710 0.001024 1024 350 280 16896 0.855136 4.30051 26.155 31.3623 31.4197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 440 0.000256 1024 97 1160 36864 8.09094 3.34867 42.3418 99.6685 153.61 153.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1020 6.4e-05 2048 100 3280 282624 42.9422 28.1944 1377.11 834.013 2282.39 2282.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 920 3.2e-05 4096 130 2720 537600 217.295 128.66 4630.65 3814.19 8791.07 8791.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 810 0.001024 1024 225 480 11520 0.703008 0.674048 4.35504 25.3911 31.1942 31.2832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1030 0.000256 2048 80 2200 72576 7.0287 189.74 209.174 405.985 406.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 280 0.001024 512 62 240 0 0.353984 0.004832 18.4692 18.9073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 350 0.000256 4096 117 3520 6144 33.0795 14.1617 68.8009 432.984 549.235 530.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1780 3.2e-05 1024 400 1240 540672 52.8956 26.4418 547.894 825.43 1452.85 1453.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1020 0.000512 1024 330 600 26112 2.38323 1.65478 12.6609 99.393 116.187 116.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1710 0.001024 1024 350 280 17300 0.854688 7.44502 26.3176 34.6695 34.7259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 440 0.000256 1024 97 1160 40000 8.27216 3.4775 74.4645 103.411 189.788 189.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1020 6.4e-05 2048 100 3280 284000 43.2856 28.401 2609.65 837.881 3519.35 3519.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 920 3.2e-05 4096 130 2720 540000 217.496 128.79 8788.36 3810.82 12945.7 12946.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 810 0.001024 1024 225 480 12800 0.726272 0.696768 8.22854 26.3412 36.0648 36.1341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1030 0.000256 2048 80 2200 73100 7.31066 359.88 212.152 579.387 579.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 40 280 0.001024 512 62 240 0 0.360704 0.005824 18.829 19.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 350 0.000256 4096 117 3520 9600 32.7555 14.2904 195.785 436.113 679.152 659.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1780 3.2e-05 1024 400 1240 550400 53.661 26.9595 1052.14 837.778 1970.73 1970.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1020 0.000512 1024 330 600 26800 2.3881 1.6592 23.73 100.921 128.798 128.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1710 0.001024 1024 350 280 17200 0.856576 5.53766 26.2902 32.7374 32.7967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 440 0.000256 1024 97 1160 38400 8.39702 3.47686 51.5159 103.449 166.999 167.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1020 6.4e-05 2048 100 3280 283200 43.2713 28.439 1766.6 842.15 2680.6 2680.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 920 3.2e-05 4096 130 2720 539200 217.244 128.644 5962.09 3804.82 10113.1 10113.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 810 0.001024 1024 225 480 12400 0.721152 0.694272 5.3928 26.1482 33.0277 33.1158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1030 0.000256 2048 80 2200 73000 7.04861 244.355 209.617 461.063 461.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1710 0.001024 1024 350 280 17100 0.8544 4.69776 26.2902 31.8945 31.9519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 440 0.000256 1024 97 1160 38400 8.41962 3.4857 46.1154 103.658 161.839 161.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1020 6.4e-05 2048 100 3280 283200 43.3641 28.3648 1538.95 837.615 2448.43 2448.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 920 3.2e-05 4096 130 2720 537600 218.609 129.149 5333.98 3813.81 9495.81 9496.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 810 0.001024 1024 225 480 12600 0.724544 0.695008 5.39853 26.2848 33.1729 33.2559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1030 0.000256 2048 80 2200 72900 7.11066 214.549 209.625 431.328 431.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1710 0.001024 1024 350 280 16800 0.849344 4.72682 26.0468 31.6766 31.7353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 440 0.000256 1024 97 1160 38400 8.4032 3.4775 43.7523 103.836 159.623 159.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1020 6.4e-05 2048 100 3280 281600 43.0894 28.2522 1400.66 834.402 2306.54 2306.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 920 3.2e-05 4096 130 2720 537600 217.789 128.979 4743.23 3818.44 8908.71 8908.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 810 0.001024 1024 225 480 11200 0.70656 0.671744 4.09456 25.3709 30.9163 31.0026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1030 0.000256 2048 80 2200 72800 7.24378 195.357 209.821 412.468 412.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1710 0.001024 1024 350 288 17312 0.857056 11.1539 26.3196 38.3816 38.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 440 0.000256 1024 97 1152 40960 8.29523 3.50822 60.9064 104.678 177.548 177.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1020 6.4e-05 2048 100 3264 285184 42.9207 28.3046 2117.83 838.378 3027.57 3027.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 920 3.2e-05 4096 130 2688 541184 215.478 128.288 7264.85 3804.21 11413.1 11413.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 810 0.001024 1024 225 480 13184 0.7208 0.6976 11.655 26.2904 39.4348 39.4995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1030 0.000256 2048 80 2208 73152 7.06042 297.344 209.777 514.226 514.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 280 0.001024 512 62 240 512 1.45568 0.363552 0.47312 19.2731 21.7142 21.8472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 350 0.000256 4096 117 3504 7936 33.0529 13.9513 133.038 419.432 599.603 599.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1780 3.2e-05 1024 400 1248 547840 53.905 26.8802 859.017 838.511 1778.5 1778.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1020 0.000512 1024 330 624 26880 2.36998 1.70563 19.9731 101.45 125.617 125.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1710 0.001024 1024 350 288 17280 0.862432 11.0799 26.3168 38.3117 38.3713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 440 0.000256 1024 97 1152 40960 8.32067 3.51021 40.3812 104.715 157.088 157.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1020 6.4e-05 2048 100 3264 285184 42.9875 28.3197 1371.12 838.452 2281.02 2281.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 920 3.2e-05 4096 130 2688 540672 215.924 128.294 4640.92 3826.87 8812.29 8812.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 810 0.001024 1024 225 480 13184 0.724992 0.696672 11.4374 26.3292 39.2615 39.3298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1030 0.000256 2048 80 2208 73088 7.05165 190.905 214.793 412.794 412.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1710 0.001024 1024 350 288 17184 0.85504 11.0326 26.2329 38.1749 38.2335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 440 0.000256 1024 97 1152 39936 8.22093 3.46317 33.6222 103.408 148.872 149.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1020 6.4e-05 2048 100 3264 284160 42.9876 28.2706 1133.77 837.346 2042.51 2042.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 920 3.2e-05 4096 130 2688 540672 215.393 128.259 4686.95 3802.75 8833.64 8833.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 810 0.001024 1024 225 480 13056 0.719168 0.71456 11.4634 26.2943 39.2605 39.3279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1030 0.000256 2048 80 2208 73056 7.05293 157.608 209.733 374.437 374.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1710 0.001024 1024 350 288 17320 0.860128 6.28326 26.3407 33.5375 33.5975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 440 0.000256 1024 97 1152 40960 8.35936 3.53082 59.7753 105.037 176.861 177.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1020 6.4e-05 2048 100 3264 285120 43.1616 28.4672 2067.89 838.488 2978.15 2978.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 920 3.2e-05 4096 130 2688 541120 216.694 128.597 6993.66 3823.98 11163.2 11163.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 810 0.001024 1024 225 480 13120 0.722464 0.69632 6.6784 26.2814 34.4502 34.5395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1030 0.000256 2048 80 2208 73120 7.05754 286.656 209.733 503.489 503.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 2 10 48 280 0.001024 512 62 240 0 0.360448 0.012288 19.0268 19.4793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 350 0.000256 4096 117 3504 7680 33.3064 14.3309 125.035 438.529 611.414 592.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1780 3.2e-05 1024 400 1248 547840 54.1171 26.9476 838.47 838.469 1758.2 1758.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1020 0.000512 1024 330 624 26880 2.3841 1.6633 19.4069 101.245 124.801 124.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1710 0.001024 1024 350 288 17280 0.860384 4.23341 26.3472 31.494 31.5515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 440 0.000256 1024 97 1152 39680 8.26253 3.46691 41.1956 103.391 156.473 156.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1020 6.4e-05 2048 100 3264 284800 43.0346 28.3198 1352.66 838.692 2262.84 2262.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 920 3.2e-05 4096 130 2688 540800 215.929 128.402 4554.3 3804.65 8703.57 8703.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 810 0.001024 1024 225 480 12960 0.720896 0.692224 4.34582 26.2293 32.0598 32.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1030 0.000256 2048 80 2208 73040 7.07629 187.756 209.65 404.526 404.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 10 48 280 0.001024 512 62 240 0 0.360608 0.012224 19.9097 20.3602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 350 0.000256 4096 117 3504 7040 33.0814 14.2256 76.5419 436.315 560.372 540.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1780 3.2e-05 1024 400 1248 547840 53.9184 26.9535 546.441 838.612 1466.11 1466.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1020 0.000512 1024 330 624 26560 2.36874 1.7879 12.8747 100.209 117.338 117.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1710 0.001024 1024 350 288 17160 0.853664 3.48438 26.218 30.6077 30.6655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 440 0.000256 1024 97 1152 38400 8.38918 3.47392 33.8648 103.36 149.251 149.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1020 6.4e-05 2048 100 3264 284160 43.2123 28.3487 1107.55 837.278 2016.52 2016.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 920 3.2e-05 4096 130 2688 539520 216.702 128.561 3726.6 3802.09 7874.24 7874.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 810 0.001024 1024 225 480 12720 0.7168 0.689152 10.5087 26.0476 38.0324 38.0996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1030 0.000256 2048 80 2208 72960 7.04973 153.517 209.368 369.982 370.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 48 280 0.001024 512 62 240 0 0.360512 0.004224 19.8186 20.2635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 350 0.000256 4096 117 3504 6720 33.3932 14.3073 59.2812 438.555 545.744 525.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1780 3.2e-05 1024 400 1248 545280 53.9922 26.8769 448.521 834.553 1364.14 1364.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1020 0.000512 1024 330 624 26880 2.38723 1.6647 10.8392 100.25 115.235 115.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1710 0.001024 1024 350 288 17280 0.858112 8.12032 26.2724 35.3059 35.3644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 440 0.000256 1024 97 1152 40704 8.30243 3.49958 82.1079 104.248 198.317 198.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1020 6.4e-05 2048 100 3264 284928 42.9732 28.5023 2878.94 837.314 3787.86 3787.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 920 3.2e-05 4096 130 2688 541056 215.83 128.447 9674.08 3799.75 13818.4 13818.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 810 0.001024 1024 225 480 13056 0.71856 0.693792 9.05328 26.197 36.7341 36.8189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1030 0.000256 2048 80 2208 73104 7.0615 400.301 209.486 616.894 616.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 48 280 0.001024 512 62 240 0 0.360704 0.005856 18.816 19.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 350 0.000256 4096 117 3504 7680 33.1005 14.3103 172.693 437.219 657.54 638.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1780 3.2e-05 1024 400 1248 546816 53.9183 26.898 1180.56 836.227 2097.79 2097.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1020 0.000512 1024 330 624 26880 2.38432 1.66906 27.5035 100.292 131.951 132.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1710 0.001024 1024 350 288 17184 0.860768 5.1665 26.2058 32.2845 32.3436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 440 0.000256 1024 97 1152 39936 8.22816 3.4632 53.0717 103.415 168.334 168.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1020 6.4e-05 2048 100 3264 284160 42.9594 28.3423 1808.54 836.465 2716.44 2716.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 920 3.2e-05 4096 130 2688 540672 215.299 128.237 6090.05 3799.6 10233.5 10233.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 810 0.001024 1024 225 480 13056 0.719424 0.69632 5.67862 26.2654 33.4325 33.5201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1030 0.000256 2048 80 2208 73056 7.05139 251.699 209.51 468.305 468.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1710 0.001024 1024 350 288 17136 0.856704 4.51747 26.2161 31.6419 31.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 440 0.000256 1024 97 1152 39168 8.20906 3.43699 43.9595 102.36 158.123 158.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1020 6.4e-05 2048 100 3264 284544 43.0174 28.3527 1462.11 837.85 2371.47 2371.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 920 3.2e-05 4096 130 2688 540288 215.948 128.427 4919.19 3821.65 9085.5 9085.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 810 0.001024 1024 225 480 12960 0.718656 0.692896 4.7664 26.209 32.4617 32.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1030 0.000256 2048 80 2208 73008 7.05002 204.116 209.56 420.772 420.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1710 0.001024 1024 350 288 17088 0.856064 3.7464 26.1998 30.8543 30.9146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 440 0.000256 1024 97 1152 39936 8.24941 3.46803 37.9528 103.411 153.242 153.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1020 6.4e-05 2048 100 3264 284160 43.0222 28.4447 1232.77 836.599 2140.97 2141.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 920 3.2e-05 4096 130 2688 539136 215.896 128.27 4138.33 3799.17 8281.93 8282.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 810 0.001024 1024 225 480 12672 0.71888 0.69216 13.0536 26.1316 40.6675 40.7368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1030 0.000256 2048 80 2208 72960 7.07603 172.489 209.472 389.08 389.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1710 0.001024 1024 350 288 17304 0.856608 8.0649 26.3188 35.2937 35.3526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 440 0.000256 1024 97 1152 40320 8.39654 3.52666 76.3088 104.806 193.192 193.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1020 6.4e-05 2048 100 3264 284928 43.1234 28.3423 2664.15 837.68 3573.42 3573.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 920 3.2e-05 4096 130 2688 540736 216.501 128.512 8936.93 3818.39 13100.6 13100.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 810 0.001024 1024 225 480 13104 0.720896 0.694112 8.72954 26.193 36.411 36.4971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1030 0.000256 2048 80 2208 73080 7.04867 368.968 209.496 585.556 585.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 48 280 0.001024 512 62 240 0 0.353856 0.004224 18.5754 19.0145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 350 0.000256 4096 117 3504 7616 33.2275 14.3174 157.108 437.132 641.992 623.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1780 3.2e-05 1024 400 1248 546560 54.1053 26.9191 1092.5 836.423 2010.14 2010.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1020 0.000512 1024 330 624 26880 2.38806 1.67062 25.29 101.364 130.81 130.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1710 0.001024 1024 350 288 17248 0.856992 5.16371 26.3246 32.3953 32.4532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 440 0.000256 1024 97 1152 39424 8.32435 3.47606 48.7248 103.689 164.375 164.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1020 6.4e-05 2048 100 3264 284032 43.062 28.3143 1680.33 836.729 2588.57 2588.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 920 3.2e-05 4096 130 2688 540288 216.294 128.463 5683.54 3804.36 9832.93 9833.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 810 0.001024 1024 225 480 12992 0.71728 0.68944 5.66662 26.1237 33.2676 33.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1030 0.000256 2048 80 2208 73024 7.05152 234.088 209.525 450.71 450.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1710 0.001024 1024 350 288 17136 0.854016 4.22301 26.2375 31.3661 31.4245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 440 0.000256 1024 97 1152 40320 8.41446 3.54016 42.5406 104.931 159.584 159.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1020 6.4e-05 2048 100 3264 283584 43.2727 28.4101 1379.67 836.573 2288.06 2288.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 920 3.2e-05 4096 130 2688 538944 216.772 128.51 4661.63 3800.23 8807.41 8807.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 810 0.001024 1024 225 480 12768 0.717312 0.690208 4.65754 26.0436 32.1806 32.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1030 0.000256 2048 80 2208 72912 7.05338 191.99 209.3 408.388 408.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 48 280 0.001024 512 62 240 0 0.35616 0.006144 19.5892 20.0303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 350 0.000256 4096 117 3504 6720 33.5345 14.3348 73.9934 438.645 560.713 540.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1780 3.2e-05 1024 400 1248 542976 54.5434 26.9314 558.798 836.381 1476.84 1477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1020 0.000512 1024 330 624 26208 2.36659 1.68154 12.8561 99.7171 116.72 116.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1710 0.001024 1024 350 288 17024 0.852288 3.81315 26.4156 31.1345 31.1912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 440 0.000256 1024 97 1152 35840 8.36877 3.40173 35.6534 102.39 149.97 150.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1020 6.4e-05 2048 100 3264 283136 43.0856 28.3546 1240.23 844.936 2156.74 2156.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 920 3.2e-05 4096 130 2688 539392 215.612 128.259 4214.64 3835.58 8394.36 8394.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 810 0.001024 1024 225 480 12992 0.720896 0.696544 4.38995 26.5215 32.4011 32.4915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1030 0.000256 2048 80 2208 72800 7.04886 173.713 211.247 392.053 392.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1710 0.001024 1024 350 288 17280 0.858048 7.45136 26.3262 34.6888 34.7472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 440 0.000256 1024 97 1152 40960 8.3233 3.50986 74.1873 104.727 190.913 191.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1020 6.4e-05 2048 100 3264 285184 42.9671 28.4893 2563.87 838.544 3474.02 3474.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 920 3.2e-05 4096 130 2688 540672 215.898 128.291 8709.64 3813.02 12867.1 12867.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 810 0.001024 1024 225 480 13184 0.722944 0.697472 8.47107 26.3374 36.2987 36.3925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1030 0.000256 2048 80 2208 73088 7.05114 356.73 209.709 573.536 573.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1710 0.001024 1024 350 288 17152 0.862848 5.01946 26.2003 32.1365 32.1947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 440 0.000256 1024 97 1152 40960 8.328 3.51382 49.0537 104.701 165.761 165.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1020 6.4e-05 2048 100 3264 284672 43.0389 28.4083 1651.25 837.803 2560.64 2560.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 920 3.2e-05 4096 130 2688 540672 215.997 128.298 5655.3 3817.43 9817.31 9817.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 810 0.001024 1024 225 480 12800 0.7168 0.69184 5.45862 26.0484 32.9876 33.0751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1030 0.000256 2048 80 2208 72960 7.06915 229.253 209.311 445.676 445.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1710 0.001024 1024 350 288 17088 0.855456 4.27827 26.2313 31.4175 31.4757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 440 0.000256 1024 97 1152 39936 8.25462 3.46784 41.9964 103.524 157.401 157.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1020 6.4e-05 2048 100 3264 284160 43.0314 28.2808 1364.37 837.716 2273.53 2273.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 920 3.2e-05 4096 130 2688 539136 215.95 128.259 4739.27 3822.1 8905.85 8906.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 810 0.001024 1024 225 480 12672 0.72064 0.690848 4.63005 26.1623 32.2735 32.3607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1030 0.000256 2048 80 2208 72960 7.05318 191.103 209.719 407.916 407.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1710 0.001024 1024 350 288 16896 0.853056 3.8441 26.0612 30.8115 30.8777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 440 0.000256 1024 97 1152 40960 8.34525 3.51606 38.395 104.985 155.405 155.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1020 6.4e-05 2048 100 3264 282624 43.055 28.2504 1198.11 836.324 2105.88 2106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 920 3.2e-05 4096 130 2688 540672 215.885 128.348 4194.39 3806.76 8345.67 8345.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 810 0.001024 1024 225 480 12288 0.714048 0.68672 4.41594 25.9074 31.7969 31.8878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1030 0.000256 2048 80 2208 72704 7.03562 168.395 209.193 384.669 384.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1710 0.001024 1024 350 288 17280 0.856064 7.76096 26.3277 34.9994 35.0577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 440 0.000256 1024 97 1152 40320 8.2857 3.48653 73.2532 103.872 189.054 189.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1020 6.4e-05 2048 100 3264 284544 43.1287 28.3914 2528.67 838.178 3438.5 3438.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 920 3.2e-05 4096 130 2688 540288 216.462 128.537 8575.21 3803.81 12724.3 12724.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 810 0.001024 1024 225 480 13104 0.724736 0.694272 8.27802 26.3232 36.0878 36.1735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1030 0.000256 2048 80 2208 73080 7.05386 351.932 209.693 568.725 568.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1710 0.001024 1024 350 288 17136 0.861728 5.4743 26.213 32.6012 32.6612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 440 0.000256 1024 97 1152 39168 8.19338 3.43654 50.6289 102.355 164.779 164.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1020 6.4e-05 2048 100 3264 284544 43.0304 28.3292 1754.22 837.815 2663.53 2663.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 920 3.2e-05 4096 130 2688 540288 215.987 128.458 5910.08 3803.08 10057.9 10058.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 810 0.001024 1024 225 480 12960 0.71856 0.695296 5.67712 26.2066 33.3697 33.4582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1030 0.000256 2048 80 2208 73008 7.07533 244.365 209.558 461.041 461.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1710 0.001024 1024 350 288 17064 0.85232 4.65014 26.2133 31.7716 31.8297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 440 0.000256 1024 97 1152 38016 8.3303 3.45085 44.4088 102.458 158.808 158.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1020 6.4e-05 2048 100 3264 283392 43.1341 28.3313 1485.26 834.957 2391.82 2391.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 920 3.2e-05 4096 130 2688 539136 217.003 128.596 5008.58 3803.12 9157.59 9157.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 810 0.001024 1024 225 480 12528 0.716512 0.685984 4.94477 25.9186 32.3385 32.4279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1030 0.000256 2048 80 2208 72792 7.0416 207.471 209.183 423.742 423.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1710 0.001024 1024 350 288 16992 0.854496 4.8663 26.2309 32.0041 32.0614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 440 0.000256 1024 97 1152 36864 8.2167 3.34288 43.3818 100.01 155.114 155.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1020 6.4e-05 2048 100 3264 283392 42.896 28.4603 1487.56 835.816 2394.87 2394.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 920 3.2e-05 4096 130 2688 539136 216.635 128.541 5006.7 3832.36 9184.51 9184.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 810 0.001024 1024 225 480 12672 0.716384 0.688864 4.87766 26.0378 32.3913 32.4776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1030 0.000256 2048 80 2208 72864 7.10074 208.856 209.735 425.736 425.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1710 0.001024 1024 350 288 17280 0.859904 7.86637 26.3404 35.1175 35.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 440 0.000256 1024 97 1152 39680 8.25696 3.46726 71.0394 103.38 186.304 186.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1020 6.4e-05 2048 100 3264 284800 43.0194 28.3192 2512.06 838.588 3422.14 3422.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 920 3.2e-05 4096 130 2688 540800 215.879 128.404 8525.2 3805.03 12674.8 12675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 810 0.001024 1024 225 480 12960 0.718496 0.690784 7.93456 26.2351 35.6501 35.7364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1030 0.000256 2048 80 2208 73040 7.05978 347.251 209.627 563.982 564.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 48 280 0.001024 512 62 240 0 0.35872 0.005504 18.8483 19.2964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 350 0.000256 4096 117 3504 7040 33.0509 14.2221 141.433 435.125 624.048 604.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1780 3.2e-05 1024 400 1248 547840 53.936 26.9166 998.783 838.517 1918.35 1918.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1020 0.000512 1024 330 624 26560 2.37267 1.77152 23.6432 100.207 128.095 128.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1710 0.001024 1024 350 288 17120 0.860224 5.48266 26.2354 32.6297 32.6896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 440 0.000256 1024 97 1152 38400 8.35587 3.46717 50.1216 103.496 165.6 165.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1020 6.4e-05 2048 100 3264 284160 43.0141 28.3097 1796.1 838.905 2706.47 2706.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 920 3.2e-05 4096 130 2688 540160 215.994 128.419 6054.5 3809.07 10208.2 10208.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 810 0.001024 1024 225 480 12800 0.718304 0.68832 5.68426 26.122 33.2808 33.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1030 0.000256 2048 80 2208 72960 7.06355 249.736 209.65 466.492 466.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1710 0.001024 1024 350 288 17040 0.855136 4.93773 26.2025 32.0495 32.1081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 440 0.000256 1024 97 1152 38400 8.37952 3.47011 43.6984 103.482 159.191 159.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1020 6.4e-05 2048 100 3264 282240 43.1009 28.4346 1466.75 834.725 2373.14 2373.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 920 3.2e-05 4096 130 2688 539520 216.816 128.582 4983.37 3802.24 9131.28 9131.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 810 0.001024 1024 225 480 12480 0.720224 0.694272 4.94493 26.196 32.6258 32.7131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1030 0.000256 2048 80 2208 72720 7.03898 205.819 208.987 421.889 421.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1710 0.001024 1024 350 288 16960 0.856064 4.4297 26.2108 31.5491 31.6088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 440 0.000256 1024 97 1152 35840 8.60883 3.47469 38.806 103.607 154.649 154.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1020 6.4e-05 2048 100 3264 281600 42.834 28.1079 1364.54 831.665 2267.28 2267.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 920 3.2e-05 4096 130 2688 540160 216.457 128.494 4628.29 3807.1 8780.62 8780.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 810 0.001024 1024 225 480 12800 0.72496 0.698368 4.39546 26.3108 32.1992 32.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1030 0.000256 2048 80 2208 72640 7.03808 191.034 209.021 407.136 407.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1710 0.001024 1024 350 300 17216 0.858112 11.4363 26.2908 38.6396 38.6981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 440 0.000256 1024 97 1150 39936 8.37894 3.51043 61.5843 104.597 178.239 178.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1020 6.4e-05 2048 100 3250 285184 42.9066 28.4436 2226.01 837.741 3135.24 3135.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 920 3.2e-05 4096 130 2700 541952 215.08 128.232 7649.46 3797.12 11790.2 11790.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 810 0.001024 1024 225 500 12928 0.719936 0.694496 12.101 26.2684 39.8584 39.9275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1030 0.000256 2048 80 2200 73152 7.05536 311.898 209.569 528.567 528.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1710 0.001024 1024 350 300 17152 0.859456 11.3866 26.2444 38.5392 38.5953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 440 0.000256 1024 97 1150 39936 8.38115 3.51085 40.9892 104.619 157.661 157.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1020 6.4e-05 2048 100 3250 285184 42.9559 28.2888 1415.68 837.745 2324.8 2324.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 920 3.2e-05 4096 130 2700 541696 215.52 128.228 4850.47 3814.09 9008.57 9008.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 810 0.001024 1024 225 500 12928 0.724128 0.698688 12.0846 26.3107 39.8894 39.9544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1030 0.000256 2048 80 2200 73088 7.04512 197.106 209.45 413.643 413.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1710 0.001024 1024 350 300 17088 0.856992 11.3658 26.2204 38.4968 38.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 440 0.000256 1024 97 1150 38400 8.34211 3.46554 33.7885 103.384 149.137 149.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1020 6.4e-05 2048 100 3250 284160 42.9811 28.2808 1159.52 837.141 2068.06 2068.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 920 3.2e-05 4096 130 2700 541440 215.117 128.17 4774.43 3797.8 8915.79 8916.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 810 0.001024 1024 225 500 12864 0.72 0.718656 12.0051 26.2857 39.8002 39.8673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1030 0.000256 2048 80 2200 73056 7.12499 162.136 209.731 379.034 379.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1710 0.001024 1024 350 300 17200 0.858336 6.46144 26.301 33.6746 33.7343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 440 0.000256 1024 97 1150 39680 8.46723 3.53226 58.8346 105.038 176.03 176.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1020 6.4e-05 2048 100 3250 285120 43.1767 28.3719 2073.17 838.467 2983.33 2983.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 920 3.2e-05 4096 130 2700 542080 216.382 128.512 7050.69 3818.92 11214.8 11215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 810 0.001024 1024 225 500 12880 0.722944 0.695168 6.89533 26.2886 34.6747 34.7611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1030 0.000256 2048 80 2200 73160 7.05731 288.035 209.921 505.058 505.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1710 0.001024 1024 350 300 17120 0.854784 4.27392 26.2526 31.4329 31.4921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 440 0.000256 1024 97 1150 38400 8.36419 3.46749 38.2546 103.386 153.626 153.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1020 6.4e-05 2048 100 3250 284800 43.0392 28.4024 1330.46 838.692 2240.73 2240.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 920 3.2e-05 4096 130 2700 541440 215.683 128.383 4522.29 3801.37 8668.01 8668.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 810 0.001024 1024 225 500 12800 0.720128 0.69408 4.47862 26.2295 32.1928 32.2818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1030 0.000256 2048 80 2200 73120 7.08154 185.316 211.96 404.401 404.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1710 0.001024 1024 350 300 17040 0.854144 3.62906 26.1725 30.7068 30.7645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 440 0.000256 1024 97 1150 38400 8.38778 3.47066 33.8858 103.356 149.261 149.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1020 6.4e-05 2048 100 3250 284160 43.2309 28.3619 1110.98 837.266 2019.97 2020.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 920 3.2e-05 4096 130 2700 540480 216.417 128.456 3763.27 3806.82 7915.23 7915.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 810 0.001024 1024 225 500 12480 0.718304 0.694272 10.7012 26.0481 38.2306 38.3002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1030 0.000256 2048 80 2200 73080 7.04922 154.324 209.656 371.073 371.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1710 0.001024 1024 350 300 16960 0.854016 10.0165 26.1404 37.063 37.1195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 440 0.000256 1024 97 1150 38400 8.35286 3.47171 28.0207 103.49 143.492 143.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1020 6.4e-05 2048 100 3250 284160 43.016 28.2936 950.476 838.886 1860.81 1860.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 920 3.2e-05 4096 130 2700 541440 215.022 128.221 3243.74 3802.03 7389.29 7389.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 810 0.001024 1024 225 500 12480 0.7152 0.692224 10.367 26.1233 37.9677 38.0354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1030 0.000256 2048 80 2200 72960 7.04307 132.758 209.593 349.437 349.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1710 0.001024 1024 350 300 17184 0.857376 8.41894 26.2948 35.6217 35.6803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 440 0.000256 1024 97 1150 39168 8.41213 3.50045 77.4801 104.374 193.922 194.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1020 6.4e-05 2048 100 3250 284928 42.9644 28.3218 2823.78 838.269 3733.47 3733.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 920 3.2e-05 4096 130 2700 541824 215.496 128.361 9568.06 3818.68 13730.9 13731.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 810 0.001024 1024 225 500 12864 0.718848 0.691136 9.25216 26.2291 36.9617 37.0466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1030 0.000256 2048 80 2200 73152 7.05638 393.215 209.816 610.129 610.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1710 0.001024 1024 350 300 17088 0.859328 5.29936 26.1987 32.4092 32.4654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 440 0.000256 1024 97 1150 38400 8.3433 3.46454 50.2015 103.287 165.457 165.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1020 6.4e-05 2048 100 3250 284160 42.9611 28.3811 1752.71 836.358 2660.54 2660.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 920 3.2e-05 4096 130 2700 541440 214.948 128.158 5935.08 3806.67 10085.1 10085.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 810 0.001024 1024 225 500 12864 0.719616 0.69632 5.74886 26.2636 33.5018 33.5872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1030 0.000256 2048 80 2200 73056 7.17331 244.124 209.435 460.777 460.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1710 0.001024 1024 350 300 16992 0.857472 4.56368 26.1612 31.6344 31.6928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 440 0.000256 1024 97 1150 36864 8.37773 3.43699 41.2075 102.44 155.617 155.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1020 6.4e-05 2048 100 3250 284544 43.0282 28.4131 1433.1 838.508 2343.18 2343.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 920 3.2e-05 4096 130 2700 541440 215.474 128.308 4858.14 3799.12 9001.3 9001.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 810 0.001024 1024 225 500 12672 0.719904 0.692224 4.60358 26.2292 32.3145 32.3998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1030 0.000256 2048 80 2200 73008 7.04515 200.031 209.685 416.804 416.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1710 0.001024 1024 350 300 16896 0.855584 3.81027 26.0692 30.7881 30.8469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 440 0.000256 1024 97 1150 36864 8.48973 3.46822 36.0994 103.429 151.644 151.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1020 6.4e-05 2048 100 3250 284160 43.0378 28.2788 1219.43 836.727 2127.61 2127.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 920 3.2e-05 4096 130 2700 540672 215.082 128.121 4129.85 3810.11 8283.43 8283.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 810 0.001024 1024 225 500 12672 0.71904 0.694784 4.1512 26.1386 31.7758 31.8714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1030 0.000256 2048 80 2200 72960 7.05533 170.369 209.463 386.931 386.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1710 0.001024 1024 350 300 17192 0.854976 8.24592 26.3147 35.4652 35.5221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 440 0.000256 1024 97 1150 39424 8.46787 3.52918 72.4975 104.888 189.542 189.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1020 6.4e-05 2048 100 3250 284928 43.1547 28.3458 2597.97 838.379 3507.99 3508.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 920 3.2e-05 4096 130 2700 541632 216.292 128.463 8804.23 3798.12 12947.4 12947.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 810 0.001024 1024 225 500 12768 0.72016 0.69344 8.70829 26.2161 36.4073 36.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1030 0.000256 2048 80 2200 73136 7.03856 360.11 209.777 576.969 577.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1710 0.001024 1024 350 300 17136 0.856064 5.30832 26.3152 32.5335 32.5946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 440 0.000256 1024 97 1150 37632 8.46224 3.47546 46.7983 103.774 162.672 162.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1020 6.4e-05 2048 100 3250 284032 43.0557 28.4149 1649.88 837.414 2558.89 2559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 920 3.2e-05 4096 130 2700 541184 215.686 128.356 5611.92 3820.05 9776.27 9776.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 810 0.001024 1024 225 500 12544 0.718208 0.690144 5.53584 26.1432 33.1589 33.2478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1030 0.000256 2048 80 2200 73024 7.04115 230.175 209.633 446.895 446.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1710 0.001024 1024 350 300 16968 0.854528 4.2457 26.1626 31.3161 31.3732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 440 0.000256 1024 97 1150 37632 8.63498 3.5352 39.418 105.051 156.799 156.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1020 6.4e-05 2048 100 3250 283584 43.2704 28.3832 1345.25 837.561 2254.6 2254.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 920 3.2e-05 4096 130 2700 540288 216.2 128.373 4598.01 3816.71 8759.57 8759.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 810 0.001024 1024 225 500 12432 0.720384 0.688128 4.42461 26.0701 31.9761 32.0594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1030 0.000256 2048 80 2200 72912 7.10451 188.076 209.499 404.723 404.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1710 0.001024 1024 350 300 17024 0.856064 3.89939 26.2946 31.1028 31.1617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 440 0.000256 1024 97 1150 35840 8.36323 3.40042 35.7323 101.434 149.084 149.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1020 6.4e-05 2048 100 3250 283136 43.0753 28.3733 1210.48 837.021 2119.08 2119.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 920 3.2e-05 4096 130 2700 539392 215.626 128.236 4125.46 3799.77 8269.36 8269.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 810 0.001024 1024 225 500 12544 0.719712 0.69632 4.4488 26.2721 32.2049 32.2948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1030 0.000256 2048 80 2200 72800 7.0904 169.282 210.007 386.422 386.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1710 0.001024 1024 350 300 17152 0.858112 7.74986 26.2697 34.9313 34.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 440 0.000256 1024 97 1150 39936 8.3856 3.51213 71.967 104.73 188.75 188.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1020 6.4e-05 2048 100 3250 285184 42.9543 28.2829 2554.14 838.633 3464.14 3464.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 920 3.2e-05 4096 130 2700 541696 215.462 128.203 8718.09 3799.3 12861.3 12861.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 810 0.001024 1024 225 500 12928 0.720928 0.696224 8.49891 26.3372 36.3233 36.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1030 0.000256 2048 80 2200 73088 7.06294 354.257 209.659 571.022 571.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1710 0.001024 1024 350 300 17024 0.859872 5.24902 26.1848 32.3446 32.4024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 440 0.000256 1024 97 1150 38912 8.47741 3.51075 48.0664 104.813 165.025 165.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1020 6.4e-05 2048 100 3250 284672 43.0006 28.289 1654.16 838.704 2564.29 2564.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 920 3.2e-05 4096 130 2700 541696 215.562 128.233 5668.3 3800.1 9812.46 9812.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 810 0.001024 1024 225 500 12544 0.71552 0.692224 5.69686 26.0752 33.2526 33.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1030 0.000256 2048 80 2200 72960 7.12646 230.749 209.548 447.468 447.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1710 0.001024 1024 350 300 16896 0.852064 4.54656 26.0948 31.5484 31.6042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 440 0.000256 1024 97 1150 36864 8.48608 3.47158 40.0384 103.525 155.684 155.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1020 6.4e-05 2048 100 3250 284160 43.0245 28.2984 1384.95 837.523 2293.93 2294.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 920 3.2e-05 4096 130 2700 540672 215.132 128.068 4807.94 3795.5 8946.92 8947.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 810 0.001024 1024 225 500 12672 0.720256 0.690976 4.85107 26.1653 32.4989 32.5855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1030 0.000256 2048 80 2200 72960 7.04102 193.278 209.659 410.019 410.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1710 0.001024 1024 350 300 16896 0.856064 3.99168 26.1619 31.062 31.1235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 440 0.000256 1024 97 1150 36864 8.67238 3.51664 36.2692 104.917 153.532 153.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1020 6.4e-05 2048 100 3250 282624 43.0404 28.2583 1215.85 835.769 2123.06 2123.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 920 3.2e-05 4096 130 2700 540672 215.883 128.342 4300.52 3822.65 8467.67 8467.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 810 0.001024 1024 225 500 12288 0.714208 0.687232 4.66726 25.8927 32.0325 32.1182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1030 0.000256 2048 80 2200 72704 7.0368 171.447 209.004 387.532 387.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1710 0.001024 1024 350 300 17136 0.857728 8.38451 26.2548 35.5475 35.6058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 440 0.000256 1024 97 1150 39168 8.37248 3.48672 73.4722 103.871 189.361 189.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1020 6.4e-05 2048 100 3250 284544 43.1115 28.3854 2626.41 838.14 3536.19 3536.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 920 3.2e-05 4096 130 2700 541440 216.057 128.383 8962.24 3797.44 13104.4 13104.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 810 0.001024 1024 225 500 12816 0.723424 0.69632 8.64202 26.32 36.4513 36.5394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1030 0.000256 2048 80 2200 73080 7.07517 364.968 209.693 581.78 581.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1710 0.001024 1024 350 300 16992 0.855392 5.91872 26.1382 32.9634 33.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 440 0.000256 1024 97 1150 36864 8.37562 3.43658 51.2597 102.344 165.576 165.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1020 6.4e-05 2048 100 3250 284544 43.0347 28.3471 1867.81 837.76 2777.08 2777.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 920 3.2e-05 4096 130 2700 541440 215.452 128.32 6359.06 3814.03 10517.1 10517.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 810 0.001024 1024 225 500 12672 0.71984 0.693952 5.9801 26.2037 33.6695 33.7593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1030 0.000256 2048 80 2200 73008 7.08813 259.738 209.486 476.353 476.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1710 0.001024 1024 350 300 16848 0.850592 4.89862 26.0645 31.864 31.9222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 440 0.000256 1024 97 1150 38016 8.33216 3.44678 45.2718 102.517 159.726 159.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1020 6.4e-05 2048 100 3250 283392 43.127 28.3268 1538.2 835.448 2445.24 2445.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 920 3.2e-05 4096 130 2700 540864 215.869 128.348 5244.41 3807.94 9396.83 9397.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 810 0.001024 1024 225 500 12096 0.713568 0.686272 5.30112 25.9341 32.7085 32.7968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1030 0.000256 2048 80 2200 72792 7.03283 214.804 209.256 431.136 431.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1710 0.001024 1024 350 300 16704 0.85008 5.0311 25.9467 31.8792 31.9406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 440 0.000256 1024 97 1150 32256 8.41837 3.34797 38.6638 99.4455 150.033 150.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1020 6.4e-05 2048 100 3250 283392 42.8828 28.4426 1456.22 835.036 2362.72 2362.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 920 3.2e-05 4096 130 2700 541440 215.129 128.204 4944.65 3797.26 9085.52 9085.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 810 0.001024 1024 225 500 12096 0.714752 0.686848 4.84669 26.0105 32.3321 32.4157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1030 0.000256 2048 80 2200 72864 7.07808 202.521 209.491 419.135 419.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1710 0.001024 1024 350 300 16560 0.849216 5.0111 25.8484 31.7611 31.8198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 440 0.000256 1024 97 1150 34560 8.43434 3.39536 38.3895 101.092 151.468 151.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1020 6.4e-05 2048 100 3250 282240 43.2428 28.332 1329.11 835.218 2236.03 2236.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 920 3.2e-05 4096 130 2700 538560 216.397 128.258 4496.6 3788.72 8630.23 8630.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 810 0.001024 1024 225 500 11520 0.713376 0.68032 4.38973 25.7254 31.582 31.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1030 0.000256 2048 80 2200 72720 7.0335 186.264 209.296 402.636 402.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1710 0.001024 1024 350 300 17120 0.856032 7.9608 26.2259 35.0949 35.1546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 440 0.000256 1024 97 1150 38400 8.35789 3.46682 70.311 103.291 185.581 185.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1020 6.4e-05 2048 100 3250 284800 43.031 28.3299 2550.01 837.903 3459.41 3459.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 920 3.2e-05 4096 130 2700 541440 215.564 128.358 8660.98 3801.67 12806.8 12807.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 810 0.001024 1024 225 500 12800 0.718592 0.694912 8.39446 26.2026 36.0834 36.1697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1030 0.000256 2048 80 2200 73120 7.06006 355.387 209.62 572.112 572.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1710 0.001024 1024 350 300 16960 0.86016 5.99859 26.1374 33.0499 33.1061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 440 0.000256 1024 97 1150 38400 8.3624 3.46586 50.0916 103.486 165.559 165.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1020 6.4e-05 2048 100 3250 284160 43.0039 28.354 1750.68 838.859 2661.03 2661.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 920 3.2e-05 4096 130 2700 541440 215.056 128.161 5931.16 3815.54 10090.2 10090.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 810 0.001024 1024 225 500 12480 0.715744 0.692 5.8073 26.119 33.4064 33.4964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1030 0.000256 2048 80 2200 72960 7.05398 243.684 209.589 460.371 460.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1710 0.001024 1024 350 300 16800 0.850944 5.18992 26.0332 32.126 32.1825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 440 0.000256 1024 97 1150 38400 8.37635 3.47949 43.834 103.588 159.435 159.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1020 6.4e-05 2048 100 3250 282240 43.1032 28.3515 1477.41 835.601 2384.6 2384.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 920 3.2e-05 4096 130 2700 539520 216.865 128.596 5101.99 3825.26 9272.99 9273.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 810 0.001024 1024 225 500 12480 0.718848 0.691712 5.17734 26.2312 32.887 32.9728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1030 0.000256 2048 80 2200 72960 7.1753 208.723 209.85 425.79 425.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1710 0.001024 1024 350 300 16640 0.850112 4.69206 25.9105 31.5028 31.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 440 0.000256 1024 97 1150 35840 8.60115 3.47549 38.1251 103.609 153.966 154.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1020 6.4e-05 2048 100 3250 281600 42.8581 28.0911 1361.97 831.643 2264.7 2264.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 920 3.2e-05 4096 130 2700 540160 216.456 128.49 4660.54 3823.64 8829.41 8829.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 810 0.001024 1024 225 500 12160 0.722944 0.699616 4.60019 26.3143 32.408 32.4967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1030 0.000256 2048 80 2200 72640 7.02621 191.568 208.971 407.611 407.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1710 0.001024 1024 350 300 16800 0.853984 4.57635 26.2275 31.7091 31.7685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 440 0.000256 1024 97 1150 38400 8.4072 3.47846 41.3899 103.722 157.151 157.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1020 6.4e-05 2048 100 3250 281600 43.0621 28.252 1303.19 833.626 2208.27 2208.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 920 3.2e-05 4096 130 2700 540800 215.519 128.313 4493.34 3797.83 8635.29 8635.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 810 0.001024 1024 225 500 11200 0.70064 0.675488 4.71901 25.3446 31.5138 31.5802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1030 0.000256 2048 80 2200 72800 7.10435 185.012 209.619 401.781 401.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1710 0.001024 1024 350 300 17216 0.859232 6.46333 26.286 33.6602 33.7131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 440 0.000256 1024 97 1140 39424 8.41334 3.50499 56.4164 104.595 173.089 173.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1020 6.4e-05 2048 100 3300 283904 43.0328 28.3289 2078.74 837.728 2987.96 2988.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 920 3.2e-05 4096 130 2700 542208 215.033 128.181 7002.09 3796.33 11141.9 11142.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 810 0.001024 1024 225 480 12608 0.717696 0.698304 10.4134 26.2694 38.1706 38.2379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1030 0.000256 2048 80 2220 73120 7.07802 287.719 209.601 504.444 504.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1710 0.001024 1024 350 300 17152 0.86192 10.132 26.269 37.3157 37.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 440 0.000256 1024 97 1140 38912 8.46106 3.51238 38.1135 104.726 154.977 155.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1020 6.4e-05 2048 100 3300 283648 43.1171 28.2847 1362 838.547 2272.09 2272.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 920 3.2e-05 4096 130 2700 541696 215.511 128.232 4563.73 3817.95 8725.7 8725.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 810 0.001024 1024 225 480 12544 0.722944 0.695072 10.2477 26.3318 38.0714 38.1363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1030 0.000256 2048 80 2220 73088 7.05946 188.439 209.844 405.387 405.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1710 0.001024 1024 350 300 17088 0.853504 10.1061 26.2292 37.2412 37.2982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 440 0.000256 1024 97 1140 38400 8.34954 3.46285 31.7995 103.412 147.177 147.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1020 6.4e-05 2048 100 3300 283392 43.0503 28.3659 1104.39 837.366 2013.31 2013.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 920 3.2e-05 4096 130 2700 541440 215.026 128.167 3721.8 3798.7 7863.95 7864.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 810 0.001024 1024 225 480 12480 0.718016 0.696256 10.2412 26.2961 38.0215 38.0877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1030 0.000256 2048 80 2220 73056 7.1288 153.199 209.895 370.264 370.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1710 0.001024 1024 350 300 17024 0.858144 10.061 26.1641 37.1365 37.1938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 440 0.000256 1024 97 1140 38912 8.47242 3.51805 28.4209 104.741 145.312 145.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1020 6.4e-05 2048 100 3300 283648 43.1071 28.3218 956.846 838.136 1866.55 1866.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 920 3.2e-05 4096 130 2700 541696 216.664 128.265 12198.5 3797.31 16341.1 16341.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 810 0.001024 1024 225 480 12288 0.7168 0.691968 10.0589 26.0574 37.5935 37.6744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1030 0.000256 2048 80 2220 72960 7.0792 132.794 209.459 349.373 349.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1710 0.001024 1024 350 300 17200 0.857632 8.38198 26.5338 35.8257 35.8835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 440 0.000256 1024 97 1140 39680 8.4665 3.52966 79.1185 105.979 197.257 197.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1020 6.4e-05 2048 100 3300 283840 43.2346 28.3782 2874.79 846.07 3792.61 3792.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 920 3.2e-05 4096 130 2700 542080 216.198 128.497 9541.45 3834.36 13720.8 13721.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 810 0.001024 1024 225 480 12560 0.722944 0.693024 8.90269 26.513 36.9025 36.9736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1030 0.000256 2048 80 2220 73120 7.06582 396.754 211.686 615.553 615.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1710 0.001024 1024 350 300 17120 0.857888 5.3169 26.2278 32.4566 32.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 440 0.000256 1024 97 1140 38400 8.35718 3.46378 49.7927 103.297 165.068 165.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1020 6.4e-05 2048 100 3300 283520 43.1342 28.327 1783.44 837.948 2692.99 2693.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 920 3.2e-05 4096 130 2700 541440 215.553 128.325 5918.77 3798.8 10061.7 10062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 810 0.001024 1024 225 480 12480 0.719072 0.693984 5.74739 26.2045 33.437 33.5265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1030 0.000256 2048 80 2220 73040 7.05626 246.26 209.544 462.903 462.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1710 0.001024 1024 350 300 17040 0.854016 4.56701 26.1714 31.6436 31.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 440 0.000256 1024 97 1140 38400 8.38342 3.47485 41.1485 103.342 156.505 156.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1020 6.4e-05 2048 100 3300 283200 43.2596 28.3889 1454.45 837.13 2363.36 2363.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 920 3.2e-05 4096 130 2700 540480 216.393 128.472 4833.91 3796.35 8975.38 8975.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 810 0.001024 1024 225 480 12240 0.718624 0.687872 13.5841 26.0463 41.1066 41.1766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1030 0.000256 2048 80 2220 72960 7.04717 201.177 209.412 417.678 417.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1710 0.001024 1024 350 300 16960 0.851968 14.0567 26.1181 41.0783 41.1393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 440 0.000256 1024 97 1140 38400 8.36061 3.46592 33.4868 103.398 148.876 149.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1020 6.4e-05 2048 100 3300 282880 43.1563 28.4797 1231.28 838.119 2141.18 2141.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 920 3.2e-05 4096 130 2700 541440 215.031 128.167 4098.78 3798.57 8240.83 8241.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 810 0.001024 1024 225 480 12160 0.715584 0.690176 13.794 26.0989 41.3696 41.4391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1030 0.000256 2048 80 2220 72960 7.05949 170.877 209.53 387.509 387.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1710 0.001024 1024 350 300 17184 0.855936 8.13699 26.2655 35.3097 35.3689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 440 0.000256 1024 97 1140 39168 8.41021 3.50333 71.7242 104.253 188.051 188.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1020 6.4e-05 2048 100 3300 283776 43.0488 28.6926 2639.16 837.29 3548.33 3548.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 920 3.2e-05 4096 130 2700 541824 215.493 128.328 8762.54 3797.79 12904.4 12904.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 810 0.001024 1024 225 480 12480 0.71728 0.692256 8.25898 26.2005 35.9416 36.0111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1030 0.000256 2048 80 2220 73104 7.1176 363.477 209.556 580.196 580.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1710 0.001024 1024 350 300 17088 0.861504 5.34131 26.2023 32.4597 32.5198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 440 0.000256 1024 97 1140 38400 8.34406 3.46112 46.3334 103.316 161.619 161.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1020 6.4e-05 2048 100 3300 283392 43.0453 28.27 1658 836.548 2566.01 2566.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 920 3.2e-05 4096 130 2700 541440 215.063 128.156 5489.48 3796 9628.99 9629.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 810 0.001024 1024 225 480 12480 0.720896 0.696576 5.33546 26.2827 33.1083 33.1944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1030 0.000256 2048 80 2220 73056 7.09018 229.448 209.671 446.256 446.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1710 0.001024 1024 350 300 16992 0.854016 4.27011 26.1416 31.3164 31.3769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 440 0.000256 1024 97 1140 36864 8.38746 3.43846 38.626 102.353 152.967 153.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1020 6.4e-05 2048 100 3300 283392 43.1187 28.3219 1357.21 837.78 2266.57 2266.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 920 3.2e-05 4096 130 2700 541440 215.494 128.315 4518.95 3795.98 8659.03 8659.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 810 0.001024 1024 225 480 12384 0.720896 0.694272 4.44211 26.2083 32.1388 32.2295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1030 0.000256 2048 80 2220 73008 7.06582 188.683 209.625 405.42 405.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1710 0.001024 1024 350 300 16896 0.854272 3.88915 26.0981 30.8944 30.9517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 440 0.000256 1024 97 1140 36864 8.49334 3.46931 35.06 103.538 150.716 150.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1020 6.4e-05 2048 100 3300 282624 43.1802 28.3116 1221.56 837.617 2130.8 2130.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 920 3.2e-05 4096 130 2700 540672 215.116 128.105 4072.6 3814.78 8230.86 8231.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 810 0.001024 1024 225 480 12288 0.718848 0.694784 4.11258 26.1639 31.7623 31.8484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1030 0.000256 2048 80 2220 72960 7.08707 169.403 209.802 386.336 386.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1710 0.001024 1024 350 300 16800 0.851872 3.73565 26.0337 30.6708 30.7287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 440 0.000256 1024 97 1140 38400 8.38448 3.47264 33.0865 103.59 148.693 148.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1020 6.4e-05 2048 100 3300 282240 43.1135 28.3525 1058.04 835.575 1965.22 1965.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 920 3.2e-05 4096 130 2700 539520 216.862 128.615 3530.65 3805.89 7682.3 7682.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 810 0.001024 1024 225 480 12000 0.720096 0.692768 11.525 26.2233 39.2306 39.2991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1030 0.000256 2048 80 2220 72720 7.05075 146.632 209.264 362.989 363.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1710 0.001024 1024 350 300 17192 0.856896 7.58781 26.2833 34.7793 34.8385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 440 0.000256 1024 97 1140 39424 8.4656 3.52442 69.5506 104.775 186.477 186.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1020 6.4e-05 2048 100 3300 283584 43.2668 28.3427 2520.11 837.446 3429.3 3429.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 920 3.2e-05 4096 130 2700 541632 216.302 128.453 8380.27 3796.14 12521.4 12521.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 810 0.001024 1024 225 480 12544 0.721344 0.694272 7.92685 26.1855 35.5992 35.6679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1030 0.000256 2048 80 2220 73080 7.05846 347.235 209.523 563.859 563.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1710 0.001024 1024 350 300 17136 0.8584 5.21014 26.3159 32.4368 32.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 440 0.000256 1024 97 1140 37632 8.45562 3.38125 40.4759 103.769 156.239 156.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1020 6.4e-05 2048 100 3300 283136 43.1296 28.3847 1593.41 837.42 2502.47 2502.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 920 3.2e-05 4096 130 2700 541184 215.709 128.386 5311.65 3819.91 9475.92 9476.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 810 0.001024 1024 225 480 12320 0.718784 0.692224 5.05677 26.1455 32.6839 32.7716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1030 0.000256 2048 80 2220 73024 7.05805 220.261 209.779 437.142 437.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1710 0.001024 1024 350 300 16968 0.856032 4.3807 26.1402 31.4291 31.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 440 0.000256 1024 97 1140 37632 8.64301 3.53293 39.078 104.952 156.372 156.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1020 6.4e-05 2048 100 3300 282240 43.3794 28.3464 1334.14 836.734 2242.74 2242.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 920 3.2e-05 4096 130 2700 540288 216.258 128.369 4475.73 3793.86 8614.51 8614.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 810 0.001024 1024 225 480 12096 0.717952 0.688416 4.41139 26.0467 31.9377 32.0246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1030 0.000256 2048 80 2220 72912 7.0552 185.539 209.41 402.05 402.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1710 0.001024 1024 350 300 17024 0.85424 3.84819 26.2887 31.0446 31.1083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 440 0.000256 1024 97 1140 35840 8.3649 3.40173 34.1192 101.397 147.442 147.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1020 6.4e-05 2048 100 3300 283136 43.0818 28.3828 1176.35 836.709 2084.66 2084.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 920 3.2e-05 4096 130 2700 539392 215.67 128.278 3930.85 3798.33 8073.38 8073.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 810 0.001024 1024 225 480 12096 0.718848 0.696032 4.13494 26.2655 31.8874 31.9714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1030 0.000256 2048 80 2220 72800 7.22522 162.784 209.215 379.267 379.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1710 0.001024 1024 350 300 16800 0.853088 3.58381 26.0849 30.573 30.6349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 440 0.000256 1024 97 1140 35840 8.52595 3.45219 31.2254 102.787 146.147 146.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1020 6.4e-05 2048 100 3300 282240 43.2789 28.3283 1035.61 836.547 1943.9 1944.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 920 3.2e-05 4096 130 2700 539840 216.021 128.252 3505.09 3790.8 7640.43 7640.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 810 0.001024 1024 225 480 11760 0.720896 0.690176 3.10672 26.0643 30.6529 30.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1030 0.000256 2048 80 2220 72800 7.0481 143.822 209.59 360.502 360.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1710 0.001024 1024 350 300 17152 0.856704 7.38304 26.2665 34.5583 34.6194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 440 0.000256 1024 97 1140 38912 8.46845 3.51392 64.5494 104.717 181.413 181.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1020 6.4e-05 2048 100 3300 283648 43.1026 28.2906 2371.26 838.44 3281.23 3281.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 920 3.2e-05 4096 130 2700 541696 215.462 128.2 7978.68 3799.43 12122.1 12122.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 810 0.001024 1024 225 480 12544 0.722752 0.69584 7.79446 26.3302 35.6178 35.7069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1030 0.000256 2048 80 2220 73088 7.13542 325.714 209.756 542.652 542.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1710 0.001024 1024 350 300 17024 0.856608 5.07155 26.185 32.1649 32.2232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 440 0.000256 1024 97 1140 38912 8.48109 3.5121 46.1114 104.805 163.069 163.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1020 6.4e-05 2048 100 3300 283648 43.117 28.3689 1600.78 838.641 2511.04 2511.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 920 3.2e-05 4096 130 2700 541696 215.533 128.248 5478.3 3817.93 9640.28 9640.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 810 0.001024 1024 225 480 12288 0.716576 0.691296 5.44458 26.0748 32.9971 33.0811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1030 0.000256 2048 80 2220 72960 7.05072 222.721 209.642 439.457 439.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1710 0.001024 1024 350 300 16896 0.853664 4.50355 26.3257 31.7349 31.7932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 440 0.000256 1024 97 1140 36864 8.48918 3.4745 38.0481 104.45 154.623 154.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1020 6.4e-05 2048 100 3300 282624 43.1972 28.2849 1320.95 845.024 2237.59 2237.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 920 3.2e-05 4096 130 2700 540672 215.139 128.139 4539.54 3829.16 8712.25 8712.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 810 0.001024 1024 225 480 12288 0.717696 0.692448 4.57958 26.3923 32.4523 32.5376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1030 0.000256 2048 80 2220 72960 7.07088 185.105 211.688 403.908 403.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1710 0.001024 1024 350 300 16896 0.85504 3.88915 26.1674 30.9637 31.0211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 440 0.000256 1024 97 1140 36864 8.66608 3.51232 35.6416 104.9 152.88 153.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1020 6.4e-05 2048 100 3300 282624 43.0658 28.267 1204.02 835.624 2111.11 2111.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 920 3.2e-05 4096 130 2700 540672 215.849 128.337 4203.07 3823.01 8370.53 8370.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 810 0.001024 1024 225 480 11776 0.71328 0.68608 4.44291 25.8853 31.7998 31.8861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1030 0.000256 2048 80 2220 72704 7.0544 167.629 209.093 383.818 383.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1710 0.001024 1024 350 300 16640 0.84592 3.59219 25.9244 30.4148 30.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 440 0.000256 1024 97 1140 35840 8.60685 3.47341 33.1683 103.701 149.105 149.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1020 6.4e-05 2048 100 3300 279040 43.0971 28.1131 1089.43 832.359 1993.13 1993.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 920 3.2e-05 4096 130 2700 540160 216.448 128.502 3831.91 3828.69 8005.81 8006.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 810 0.001024 1024 225 480 12160 0.723264 0.697088 3.91088 26.3332 31.7361 31.8036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1030 0.000256 2048 80 2220 72640 7.05331 154.372 209.276 370.747 370.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1710 0.001024 1024 350 320 17088 0.860128 6.75693 26.3446 34.0124 34.0705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 440 0.000256 1024 97 1152 37376 8.57184 3.50982 55.3363 104.699 172.272 172.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1020 6.4e-05 2048 100 3264 285440 42.9076 28.367 2029.79 838.566 2939.77 2939.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 920 3.2e-05 4096 130 2688 540160 215.944 128.434 6867.48 3820.73 11032.9 11033.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 810 0.001024 1024 225 512 13184 0.720288 0.70064 10.7335 26.2957 38.5212 38.5887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1030 0.000256 2048 80 2240 73056 7.08 285.979 209.765 502.869 502.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1710 0.001024 1024 350 320 17024 0.859552 10.4997 26.2794 37.692 37.7508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 440 0.000256 1024 97 1152 36864 8.64528 3.51232 35.4536 104.657 152.424 152.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1020 6.4e-05 2048 100 3264 285184 42.9578 28.2862 1302.87 838 2212.25 2212.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 920 3.2e-05 4096 130 2688 539648 216.72 128.502 4416.97 3826.22 8588.68 8588.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 810 0.001024 1024 225 512 13184 0.723296 0.699232 10.6623 26.3215 38.4799 38.5492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1030 0.000256 2048 80 2240 73024 7.05402 183.775 209.657 400.532 400.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1710 0.001024 1024 350 320 16992 0.85824 10.4793 26.2948 37.6845 37.7426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 440 0.000256 1024 97 1152 35328 8.59539 3.46522 28.8079 103.383 144.409 144.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1020 6.4e-05 2048 100 3264 284928 42.9368 28.2702 1077.63 837.181 1986.16 1986.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 920 3.2e-05 4096 130 2688 539136 216.341 128.543 3646.62 3829.31 7821.09 7821.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 810 0.001024 1024 225 512 13056 0.720896 0.696736 10.533 26.2884 38.3136 38.3796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1030 0.000256 2048 80 2240 72960 7.05338 152.038 209.68 368.816 368.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1710 0.001024 1024 350 320 16896 0.856576 10.4174 26.1922 37.5194 37.5767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 440 0.000256 1024 97 1152 36864 8.6479 3.5112 26.1893 104.744 143.251 143.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1020 6.4e-05 2048 100 3264 284672 43.0455 28.3832 926.933 838.162 1836.66 1836.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 920 3.2e-05 4096 130 2688 539648 217.679 128.511 11930.3 3809.3 16086.1 16086.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 810 0.001024 1024 225 512 12800 0.713824 0.692672 10.345 26.0567 37.8803 37.9633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1030 0.000256 2048 80 2240 72960 7.05286 132.133 209.589 348.819 348.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1710 0.001024 1024 350 320 17080 0.86016 8.72038 26.3124 35.9454 36.0054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 440 0.000256 1024 97 1152 37760 8.62656 3.53219 73.211 104.922 190.448 190.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1020 6.4e-05 2048 100 3264 285440 43.0715 28.3581 2734.1 837.575 3643.24 3643.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 920 3.2e-05 4096 130 2688 540160 217.323 128.792 9157.87 3820.83 13325.1 13325.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 810 0.001024 1024 225 512 13120 0.7216 0.693984 9.08042 26.2531 36.8199 36.9046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1030 0.000256 2048 80 2240 73040 7.05981 384.334 209.482 600.92 600.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1710 0.001024 1024 350 320 17040 0.857248 5.48186 26.3175 32.7087 32.7655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 440 0.000256 1024 97 1152 35840 8.56307 3.46566 45.0141 103.286 160.484 160.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1020 6.4e-05 2048 100 3264 285440 42.9594 28.3648 1667.65 837.908 2577.02 2577.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 920 3.2e-05 4096 130 2688 539520 216.651 128.651 5548.55 3824.25 9718.37 9718.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 810 0.001024 1024 225 512 12960 0.718304 0.69376 5.81619 26.2039 33.4984 33.5844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1030 0.000256 2048 80 2240 72960 7.07514 234.305 209.424 450.846 450.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1710 0.001024 1024 350 320 16920 0.855488 4.60237 26.2158 31.7262 31.7859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 440 0.000256 1024 97 1152 36480 8.5287 3.47331 38.5887 103.359 154.11 154.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1020 6.4e-05 2048 100 3264 285120 43.0775 28.4672 1375.83 837.274 2284.79 2284.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 920 3.2e-05 4096 130 2688 538560 217.198 128.692 4595.13 3807.46 8748.76 8748.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 810 0.001024 1024 225 512 12720 0.718976 0.692128 4.68237 26.0485 32.2142 32.2971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1030 0.000256 2048 80 2240 72960 7.06765 193.629 209.57 410.311 410.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1710 0.001024 1024 350 320 16960 0.86016 3.98352 26.3425 31.2356 31.2958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 440 0.000256 1024 97 1152 35840 8.56726 3.46522 34.2275 103.47 149.887 150.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1020 6.4e-05 2048 100 3264 285440 42.9055 28.4155 1182.71 838.717 2092.88 2093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 920 3.2e-05 4096 130 2688 538880 216.837 128.695 3950.25 3833.38 8129.43 8129.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 810 0.001024 1024 225 512 12800 0.7168 0.689536 13.9559 26.1118 41.544 41.6106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1030 0.000256 2048 80 2240 72800 7.04474 166.282 209.355 382.726 382.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1710 0.001024 1024 350 320 16800 0.858624 14.2023 26.4068 41.519 41.5784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 440 0.000256 1024 97 1152 35200 8.65485 3.48109 27.3247 104.439 144.058 144.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1020 6.4e-05 2048 100 3264 284800 43.129 28.3503 1079.48 845.384 1996.47 1996.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 920 3.2e-05 4096 130 2688 539200 217.179 128.656 3617.66 3840.52 7804.29 7804.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 810 0.001024 1024 225 512 12800 0.718848 0.693984 15.4251 26.4005 43.3092 43.3748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1030 0.000256 2048 80 2240 72800 7.05299 152.426 211.324 370.847 370.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1710 0.001024 1024 350 320 17040 0.858112 8.32019 26.2779 35.5096 35.5676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 440 0.000256 1024 97 1152 36864 8.5889 3.49574 67.1109 104.278 183.627 183.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1020 6.4e-05 2048 100 3264 285312 42.9164 28.3668 2528.55 837.461 3437.43 3437.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 920 3.2e-05 4096 130 2688 539904 216.469 128.599 8427.93 3825.31 12598.6 12598.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 810 0.001024 1024 225 512 13056 0.720288 0.692224 8.26061 26.2036 35.947 36.0366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1030 0.000256 2048 80 2240 73056 7.05946 354.428 209.611 571.14 571.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1710 0.001024 1024 350 320 16992 0.859808 5.48877 26.3023 32.7036 32.7637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 440 0.000256 1024 97 1152 35328 8.60947 3.46163 41.7211 103.386 157.333 157.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1020 6.4e-05 2048 100 3264 284928 42.908 28.3464 1582.14 837.19 2490.72 2490.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 920 3.2e-05 4096 130 2688 539136 216.314 128.537 5272.8 3810.25 9428.17 9428.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 810 0.001024 1024 225 512 13056 0.721856 0.697664 5.18186 26.2902 32.962 33.0482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1030 0.000256 2048 80 2240 72960 7.0553 221.987 209.625 438.71 438.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1710 0.001024 1024 350 320 16848 0.856064 4.39094 26.1668 31.4644 31.5244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 440 0.000256 1024 97 1152 34560 8.58298 3.43805 36.2757 102.422 150.878 151.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1020 6.4e-05 2048 100 3264 284544 43.0105 28.3734 1292.3 838.333 2202.15 2202.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 920 3.2e-05 4096 130 2688 539136 216.773 128.674 4345.94 3810.61 8502.28 8502.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 810 0.001024 1024 225 512 12960 0.718624 0.695456 4.58752 26.2213 32.2975 32.3822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1030 0.000256 2048 80 2240 72864 7.05536 182.232 209.488 398.818 398.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1710 0.001024 1024 350 320 16896 0.860224 4.0489 26.2744 31.2355 31.2975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 440 0.000256 1024 97 1152 33792 8.72886 3.4689 32.8942 103.443 148.689 148.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1020 6.4e-05 2048 100 3264 284160 43.0435 28.2881 1145.09 836.815 2053.37 2053.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 920 3.2e-05 4096 130 2688 537600 217.053 128.643 3827.16 3808.62 7981.75 7981.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 810 0.001024 1024 225 512 12672 0.720352 0.692352 3.76422 26.136 31.3846 31.4526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1030 0.000256 2048 80 2240 72768 7.04634 161.6 210.045 378.734 378.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1710 0.001024 1024 350 320 16800 0.857728 3.75958 26.2291 30.898 30.9547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 440 0.000256 1024 97 1152 34560 8.68496 3.47504 30.1473 103.581 146.041 146.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1020 6.4e-05 2048 100 3264 284160 42.927 28.2965 1008.25 835.482 1915.09 1915.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 920 3.2e-05 4096 130 2688 537600 217.947 129.014 3386.5 3815.65 7549.39 7549.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 810 0.001024 1024 225 512 12480 0.720256 0.692224 3.63699 26.2203 31.3411 31.4072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1030 0.000256 2048 80 2240 72720 7.04714 142.588 209.358 359.034 359.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1710 0.001024 1024 350 320 17024 0.856064 7.72301 26.2698 34.9 34.9571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 440 0.000256 1024 97 1152 37632 8.6128 3.52374 63.5192 104.818 180.627 180.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1020 6.4e-05 2048 100 3264 285376 43.0899 28.3667 2367.24 837.795 3276.62 3276.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 920 3.2e-05 4096 130 2688 539840 217.064 128.629 7911.11 3823.75 12080.8 12081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 810 0.001024 1024 225 512 13104 0.719136 0.69312 7.99456 26.2018 35.6789 35.7663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1030 0.000256 2048 80 2240 73024 7.06765 332.955 209.633 549.699 549.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1710 0.001024 1024 350 320 16912 0.854784 5.31296 26.1895 32.4074 32.4652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 440 0.000256 1024 97 1152 35840 8.61331 3.47546 42.2363 103.673 158.158 158.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1020 6.4e-05 2048 100 3264 284928 42.978 28.3261 1504.17 836.611 2412.22 2412.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 920 3.2e-05 4096 130 2688 539392 216.845 128.651 5067.09 3817.71 9230.56 9230.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 810 0.001024 1024 225 512 12992 0.7168 0.692224 5.17206 26.1178 32.769 32.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1030 0.000256 2048 80 2240 72912 7.05866 212.462 209.386 428.948 429.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1710 0.001024 1024 350 320 16800 0.853792 4.47466 26.1325 31.5125 31.5702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 440 0.000256 1024 97 1152 37632 8.64093 3.53075 37.483 105.033 154.857 155.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1020 6.4e-05 2048 100 3264 284928 43.1093 28.3892 1270.61 837.36 2179.6 2179.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 920 3.2e-05 4096 130 2688 538944 216.797 128.551 4284.6 3822.92 8453.15 8453.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 810 0.001024 1024 225 512 12768 0.718848 0.688096 4.50195 26.0615 32.0441 32.1164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1030 0.000256 2048 80 2240 72912 7.05597 179.585 209.685 396.372 396.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1710 0.001024 1024 350 320 16800 0.854016 3.95264 26.1887 31.0511 31.1112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 440 0.000256 1024 97 1152 32256 8.63226 3.40259 30.4876 101.419 144.098 144.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1020 6.4e-05 2048 100 3264 284928 42.9109 28.2734 1115.83 836.879 2024.03 2024.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 920 3.2e-05 4096 130 2688 537600 216.92 128.543 3741.25 3808.68 7895.66 7895.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 810 0.001024 1024 225 512 12992 0.722688 0.69568 3.80525 26.2697 31.564 31.6316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1030 0.000256 2048 80 2240 72800 7.07155 156.716 209.375 373.208 373.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1710 0.001024 1024 350 320 16800 0.856064 3.67664 26.2683 30.8531 30.9148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 440 0.000256 1024 97 1152 35840 8.5231 3.45261 27.855 102.698 142.684 142.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1020 6.4e-05 2048 100 3264 284480 43.0959 28.4672 986.921 835.849 1894.47 1894.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 920 3.2e-05 4096 130 2688 537600 217.454 128.563 3359.83 3799.68 7505.81 7506.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 810 0.001024 1024 225 512 12320 0.718464 0.690176 3.73773 26.0444 31.2619 31.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1030 0.000256 2048 80 2240 72800 7.06003 139.537 209.533 356.175 356.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1710 0.001024 1024 350 320 17024 0.858112 7.78445 26.2764 34.9732 35.0297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 440 0.000256 1024 97 1152 36864 8.64432 3.51168 61.5073 104.644 178.465 178.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1020 6.4e-05 2048 100 3264 285184 42.9674 28.3743 2322.58 837.877 3231.94 3232.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 920 3.2e-05 4096 130 2688 539648 216.588 128.492 7878.65 3807.17 12031.2 12031.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 810 0.001024 1024 225 512 13184 0.722144 0.698368 8.26714 26.3127 36.0701 36.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1030 0.000256 2048 80 2240 73024 7.06118 327.627 209.56 544.295 544.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1710 0.001024 1024 350 320 16896 0.857888 5.28819 26.2211 32.4188 32.4792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 440 0.000256 1024 97 1152 36864 8.6519 3.51437 42.5522 104.827 159.699 159.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1020 6.4e-05 2048 100 3264 284672 43.0433 28.3099 1543.41 838.828 2453.73 2453.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 920 3.2e-05 4096 130 2688 539648 216.656 128.555 5330.31 3830.68 9506.47 9506.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 810 0.001024 1024 225 512 12800 0.716512 0.692256 5.34979 26.0844 32.9125 33.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1030 0.000256 2048 80 2240 72960 7.11261 218.438 209.761 435.355 435.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1710 0.001024 1024 350 320 16896 0.858112 4.65834 26.2984 31.8684 31.9242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 440 0.000256 1024 97 1152 33792 8.72099 3.4713 34.3868 103.525 150.262 150.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1020 6.4e-05 2048 100 3264 284160 43.0404 28.2808 1275.34 837.516 2184.31 2184.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 920 3.2e-05 4096 130 2688 537600 217.037 128.626 4412.23 3811.55 8569.72 8569.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 810 0.001024 1024 225 512 12672 0.720256 0.692896 4.31245 26.1588 31.9528 32.0205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1030 0.000256 2048 80 2240 72768 7.1232 180.931 210.197 398.296 398.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1710 0.001024 1024 350 320 16640 0.851904 4.06698 26.2734 31.2446 31.3055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 440 0.000256 1024 97 1152 36864 8.66291 3.50909 34.6993 105.922 152.954 153.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1020 6.4e-05 2048 100 3264 282624 43.0682 28.3665 1152.9 843.809 2068.28 2068.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 920 3.2e-05 4096 130 2688 538624 217.374 128.758 4075.7 3851.96 8274.06 8274.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 810 0.001024 1024 225 512 12288 0.71696 0.687712 4.07814 26.134 31.6906 31.7769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1030 0.000256 2048 80 2240 72704 7.04822 165.065 211.255 383.411 383.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1710 0.001024 1024 350 320 16640 0.858144 3.78224 26.128 30.8201 30.8784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 440 0.000256 1024 97 1152 35840 8.61222 3.47136 31.7996 103.693 147.733 147.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1020 6.4e-05 2048 100 3264 281600 42.846 28.1498 1059.69 832.348 1963.16 1963.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 920 3.2e-05 4096 130 2688 537600 217.918 129.078 3746.6 3842.34 7936.21 7936.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 810 0.001024 1024 225 512 12800 0.723104 0.693056 4.07462 26.3319 31.8965 31.9648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1030 0.000256 2048 80 2240 72640 7.05523 152.416 209.386 368.902 368.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1710 0.001024 1024 350 320 16512 0.855648 4.14867 26.0177 31.0747 31.1337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 440 0.000256 1024 97 1152 30720 8.56352 3.35018 30.5619 99.5571 142.189 142.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1020 6.4e-05 2048 100 3264 282624 42.9615 28.3061 1001.84 833.188 1906.42 1906.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 920 3.2e-05 4096 130 2688 537600 217.302 128.641 3558.91 3809.86 7714.98 7715.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 810 0.001024 1024 225 512 11520 0.705536 0.672288 3.74784 25.3614 30.5606 30.6258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1030 0.000256 2048 80 2240 72576 7.05862 143.884 209.178 360.164 360.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1710 0.001024 1024 350 384 16624 0.861824 12.118 26.3211 39.353 39.4106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 440 0.000256 1024 97 1152 37376 8.62112 3.51846 54.3702 104.917 171.587 171.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1020 6.4e-05 2048 100 3328 285056 43.0511 28.3421 2060.32 838.053 2969.9 2970.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 920 3.2e-05 4096 130 2688 537088 219.558 129.262 13003.2 3841.13 17193.5 17193.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 810 0.001024 1024 225 512 13216 0.721024 0.699488 10.7487 26.291 38.533 38.6171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1030 0.000256 2048 80 2304 72944 7.03747 292.705 209.594 509.383 509.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1710 0.001024 1024 350 384 16608 0.859392 8.62435 26.3275 35.864 35.9199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 440 0.000256 1024 97 1152 36864 8.62474 3.51437 61.5852 104.599 178.483 178.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1020 6.4e-05 2048 100 3328 284928 42.9469 28.2944 2319.55 837.773 3228.7 3228.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 920 3.2e-05 4096 130 2688 537088 218.244 129.096 7663.88 3841.66 11853.1 11853.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 810 0.001024 1024 225 512 13184 0.718976 0.694912 11.0966 26.2692 38.853 38.9192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1030 0.000256 2048 80 2304 72928 7.14957 328.833 209.601 545.626 545.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1710 0.001024 1024 350 384 16576 0.85824 5.99382 26.3194 33.2247 33.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 440 0.000256 1024 97 1152 36864 8.65037 3.50822 41.2704 104.64 158.23 158.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1020 6.4e-05 2048 100 3328 284672 43.0069 28.3525 1502.12 837.84 2411.45 2411.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 920 3.2e-05 4096 130 2688 536576 218.833 129.166 4924.43 3824.15 9096.86 9097.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 810 0.001024 1024 225 512 13184 0.722752 0.697632 11.0583 26.3123 38.8638 38.9314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1030 0.000256 2048 80 2304 72896 7.03485 213.097 209.593 429.769 429.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1710 0.001024 1024 350 384 16512 0.857408 12.9577 26.2771 40.1437 40.2022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 440 0.000256 1024 97 1152 35328 8.60586 3.46288 32.858 103.279 148.366 148.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1020 6.4e-05 2048 100 3328 284160 42.9818 28.2697 1220.39 836.443 2128.22 2128.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 920 3.2e-05 4096 130 2688 536064 218.722 129.231 4054.48 3822.88 8225.58 8225.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 810 0.001024 1024 225 512 13056 0.719296 0.69632 10.8957 27.0846 39.4659 39.5363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1030 0.000256 2048 80 2304 72864 7.04147 172.882 209.54 389.509 389.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1710 0.001024 1024 350 384 16512 0.858336 12.9431 26.3261 40.1821 40.2398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 440 0.000256 1024 97 1152 36864 8.65037 3.51526 30.9024 104.727 147.962 148.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1020 6.4e-05 2048 100 3328 284672 43.0369 28.4564 1090.49 838.006 2000.12 2000.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 920 3.2e-05 4096 130 2688 536576 218.902 129.222 3626.51 3842.71 7817.62 7817.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 810 0.001024 1024 225 512 12800 0.71664 0.690464 10.6457 26.0496 38.1772 38.2465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1030 0.000256 2048 80 2304 72832 7.03898 154.464 209.589 371.136 371.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1710 0.001024 1024 350 384 16480 0.860384 12.9409 26.3467 40.1984 40.2575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 440 0.000256 1024 97 1152 35840 8.57437 3.4647 27.1393 103.499 142.834 142.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1020 6.4e-05 2048 100 3328 284160 43.0247 28.324 997.502 838.911 1907.9 1908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 920 3.2e-05 4096 130 2688 536320 218.758 129.384 3337.92 3847.94 7534.25 7534.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 810 0.001024 1024 225 512 12800 0.7168 0.690176 10.6741 26.1222 38.2769 38.3449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1030 0.000256 2048 80 2304 72800 7.04298 141.998 209.801 358.887 358.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1710 0.001024 1024 350 384 16320 0.853856 12.8136 26.1665 39.8844 39.9425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 440 0.000256 1024 97 1152 33792 8.73197 3.47408 25.3735 103.519 141.258 141.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1020 6.4e-05 2048 100 3328 284160 43.0524 28.3303 925.071 837.458 1834.05 1834.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 920 3.2e-05 4096 130 2688 534528 219.291 129.372 3085.47 3830.29 7264.7 7264.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 810 0.001024 1024 225 512 12672 0.717344 0.688864 10.5506 26.1572 38.1836 38.2529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1030 0.000256 2048 80 2304 72768 7.0825 131.375 209.757 348.262 348.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1710 0.001024 1024 350 384 16352 0.854016 12.8248 26.2346 39.97 40.0279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 440 0.000256 1024 97 1152 32256 8.64074 3.40211 24.9877 101.424 138.615 138.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1020 6.4e-05 2048 100 3328 283136 43.0961 28.2877 866.729 836.891 1775.14 1775.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 920 3.2e-05 4096 130 2688 535808 218.206 128.969 2905.83 3818.41 7071.69 7071.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 810 0.001024 1024 225 512 12992 0.719296 0.694624 10.8259 26.2778 38.5956 38.6662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1030 0.000256 2048 80 2304 72576 7.02237 122.203 209.168 338.438 338.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1710 0.001024 1024 350 384 16384 0.858112 12.8597 26.3245 40.0932 40.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 440 0.000256 1024 97 1152 36864 8.65965 3.52096 26.0505 104.913 143.302 143.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1020 6.4e-05 2048 100 3328 282624 43.0776 28.2746 824.083 835.736 1731.31 1731.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 920 3.2e-05 4096 130 2688 536576 219.55 129.247 12564.4 3844.74 16758.3 16758.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 810 0.001024 1024 225 512 12288 0.712992 0.688128 10.3264 25.8885 37.6881 37.7657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1030 0.000256 2048 80 2304 72704 7.06074 118.295 209.627 335.026 335.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1710 0.001024 1024 350 300 17024 0.858048 10.0617 26.316 37.2866 37.3444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 440 0.000256 1024 97 1140 35840 8.35194 3.39875 23.7362 101.518 137.16 137.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1020 6.4e-05 2048 100 3300 283136 43.0779 28.3103 794.599 837.704 1703.82 1703.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 920 3.2e-05 4096 130 2700 539392 216.613 128.23 12430.5 3821.32 16597 16597.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 810 0.001024 1024 225 480 12096 0.718848 0.697344 9.98474 26.2943 37.7648 37.8463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1030 0.000256 2048 80 2220 72800 7.08058 110.504 209.462 327.09 327.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1710 0.001024 1024 350 320 16800 0.855648 10.3701 26.1909 37.4707 37.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 440 0.000256 1024 97 1152 32256 8.63363 3.40173 21.6515 101.438 135.286 135.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1020 6.4e-05 2048 100 3264 284928 42.9242 28.4849 770.527 837.029 1679.1 1679.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 920 3.2e-05 4096 130 2688 537600 218 128.533 12121.5 3809.41 16277.7 16277.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 810 0.001024 1024 225 512 12992 0.719264 0.698368 10.4526 26.2735 38.2144 38.2996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1030 0.000256 2048 80 2240 72800 7.05741 109.004 209.415 325.521 325.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1710 0.001024 1024 350 300 16800 0.850848 10.0291 26.0664 36.9976 37.0543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 440 0.000256 1024 97 1150 35840 8.51232 3.45494 24.5514 102.71 139.388 139.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1020 6.4e-05 2048 100 3250 282240 43.305 28.3295 783.035 835.969 1690.77 1690.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 920 3.2e-05 4096 130 2700 539840 216.99 128.201 12518.8 3788.4 16652.7 16653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 810 0.001024 1024 225 500 12320 0.71696 0.690016 10.5709 26.0477 38.0961 38.1689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1030 0.000256 2048 80 2200 72800 7.03078 110.281 209.412 326.77 326.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1710 0.001024 1024 350 288 17080 0.857792 9.80992 26.3181 37.0366 37.0933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 440 0.000256 1024 97 1152 35840 8.50669 3.45498 25.4149 102.702 140.233 140.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1020 6.4e-05 2048 100 3264 282240 43.2981 28.3716 781.772 835.87 1689.45 1689.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 920 3.2e-05 4096 130 2688 537600 218.581 128.541 12383.4 3827.1 16557.9 16558.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 810 0.001024 1024 225 480 12320 0.718912 0.689696 10.1943 26.0455 37.7212 37.8011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1030 0.000256 2048 80 2208 72800 7.05741 109.869 209.348 326.317 326.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1710 0.001024 1024 350 288 17152 0.857344 9.53344 26.2317 36.675 36.7329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 440 0.000256 1024 97 1152 40960 8.32944 3.51232 31.0928 104.816 147.916 148.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1020 6.4e-05 2048 100 3264 285696 42.94 28.3912 904.975 838.714 1815.16 1815.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 920 3.2e-05 4096 130 2688 540672 217.087 128.319 12188.8 3823.9 16358.4 16358.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 810 0.001024 1024 225 480 13056 0.716448 0.692512 10.2215 26.0739 37.7793 37.8624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1030 0.000256 2048 80 2208 72960 7.05034 126.241 209.543 342.878 342.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 280 0.001024 512 62 224 2048 1.32893 0.348192 0.587296 18.7683 21.2008 21.3206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 350 0.000256 4096 117 3520 9216 32.996 13.9274 252.485 418.598 718.143 718.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1780 3.2e-05 1024 400 1216 548864 53.4912 26.8385 360.093 836.011 1276.62 1276.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1020 0.000512 1024 330 608 26624 2.38778 1.67456 29.5687 90.3112 124.044 124.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1710 0.001024 1024 350 288 16800 0.852128 13.8201 26.2328 40.957 41.0153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 440 0.000256 1024 97 1152 38400 8.39654 3.41693 37.2415 103.911 153.124 153.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1020 6.4e-05 2048 100 3264 284160 42.8649 28.2542 1363.11 836.24 2270.6 2270.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 920 3.2e-05 4096 130 2688 537600 215.967 128.164 16879.4 3798.38 21022.2 21022.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 810 0.001024 1024 225 480 11520 0.697504 0.669888 12.7228 25.2674 39.4297 39.5101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1030 0.000256 2048 80 2208 72480 7.0385 189.794 209.201 406.077 406.133
