blk_mem_1b_1k.v,verilog,xil_defaultlib,../../../../Zybo.srcs/sources_1/ip/blk_mem_1b_1k/sim/blk_mem_1b_1k.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
