// Seed: 1281086762
module module_0;
  reg id_1;
  ;
  always
    if (1 - -1) begin : LABEL_0
      id_1 = -1;
    end else @(id_1 * "" * 1) id_1 = new;
  bit id_2, id_3;
  final
    if (1) id_3 <= id_3;
    else $unsigned(10);
  ;
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    input supply1 id_2,
    input wor id_3,
    output supply0 id_4
);
  always_latch id_0 <= id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
