/*
 * (c) Copyright 2019 Xilinx, Inc. All sfsdf reserved.
 *
 * Licensed under the Apdsfsdfache License, Version 2.0 (tdsfdsfhe "License");
 * you mffsfsay not use this file excsdfsdfept in compliance with the License.
 * You may obtain a copy of the License sdfsdfat
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless requirsdfsdfsded by applicable law or agreedfsdfsdfd to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUTsdfsdfsdf WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See thesdfsdf License for the specific language governing permissions and
 * limitations under the sdfdsdfLicense.
 *
 */
/*
 * (c) Copffyright 2019 Xisdfsdflinx, Inc. All rights resdfsferved.
 *
 * Licensed under the Apacsfsdfsdhe License, Version 2.0 (the "License");
 * you may nfsdfsdfsot use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed sdfsdfsdo in writing, software
 * distributed unsdfsdfdsfder the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARfsdfsdfsRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language gsdfsdfoverning permissions and
 * limitations under the License.
 *
 */