/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
/*
 * Copyright (c) 2020 huangzhenwei@allwinnertech.com
 * Copyright (C) 2023 Andras Szemzo <szemzo.andras@gmail.com>
 */

#ifndef _DT_BINDINGS_RST_SUN8I_V85X_CCU_H_
#define _DT_BINDINGS_RST_SUN8I_V85X_CCU_H_

#define RST_MBUS		0
#define RST_BUS_DE		1
#define RST_BUS_G2D		2
#define RST_BUS_CE		3
#define RST_BUS_VE		4
#define RST_BUS_NPU		5
#define RST_BUS_DMA		6
#define RST_BUS_MSGBOX0		7
#define RST_BUS_MSGBOX1		8
#define RST_BUS_SPINLOCK	9
#define RST_BUS_HSTIMER		10
#define RST_BUS_DBG		11
#define RST_BUS_PWM		12
#define RST_BUS_DRAM		13
#define RST_BUS_MMC0		14
#define RST_BUS_MMC1		15
#define RST_BUS_MMC2		16
#define RST_BUS_UART0		17
#define RST_BUS_UART1		18
#define RST_BUS_UART2		19
#define RST_BUS_UART3		20
#define RST_BUS_I2C0		21
#define RST_BUS_I2C1		22
#define RST_BUS_I2C2		23
#define RST_BUS_I2C3		24
#define RST_BUS_I2C4		25
#define RST_BUS_SPI0		26
#define RST_BUS_SPI1		27
#define RST_BUS_SPI2		28
#define RST_BUS_SPI3		29
#define RST_BUS_EMAC		30
#define RST_BUS_GPADC		31
#define RST_BUS_THS		32
#define RST_BUS_I2S		33
#define RST_BUS_DMIC		34
#define RST_BUS_AUDIO		35
#define RST_USB_PHY		36
#define RST_BUS_OHCI		37
#define RST_BUS_EHCI		38
#define RST_BUS_OTG		39
#define RST_BUS_DPSS_TOP	40
#define RST_BUS_MIPI_DSI	41
#define RST_BUS_TCON_LCD	42
#define RST_BUS_CSI		43
#define RST_BUS_WIEGAND		44
#define RST_RISCV_DBG_BUS	45
#define RST_RISCV_SOFT		46
#define RST_RISCV_CLK		47
#define RST_RISCV_CFG		48

#endif /* _DT_BINDINGS_RST_SUN8I_V85X_CCU_H_ */
