<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c24xx › include › mach › irqs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/mach-s3c2410/include/mach/irqs.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2005 Simtec Electronics</span>
<span class="cm"> *   Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>


<span class="cp">#ifndef __ASM_ARCH_IRQS_H</span>
<span class="cp">#define __ASM_ARCH_IRQS_H __FILE__</span>

<span class="cm">/* we keep the first set of CPU IRQs out of the range of</span>
<span class="cm"> * the ISA space, so that the PC104 has them to itself</span>
<span class="cm"> * and we don&#39;t end up having to do horrible things to the</span>
<span class="cm"> * standard ISA drivers....</span>
<span class="cm"> */</span>

<span class="cp">#define S3C2410_CPUIRQ_OFFSET	 (16)</span>

<span class="cp">#define S3C2410_IRQ(x) ((x) + S3C2410_CPUIRQ_OFFSET)</span>

<span class="cm">/* main cpu interrupts */</span>
<span class="cp">#define IRQ_EINT0      S3C2410_IRQ(0)	    </span><span class="cm">/* 16 */</span><span class="cp"></span>
<span class="cp">#define IRQ_EINT1      S3C2410_IRQ(1)</span>
<span class="cp">#define IRQ_EINT2      S3C2410_IRQ(2)</span>
<span class="cp">#define IRQ_EINT3      S3C2410_IRQ(3)</span>
<span class="cp">#define IRQ_EINT4t7    S3C2410_IRQ(4)	    </span><span class="cm">/* 20 */</span><span class="cp"></span>
<span class="cp">#define IRQ_EINT8t23   S3C2410_IRQ(5)</span>
<span class="cp">#define IRQ_RESERVED6  S3C2410_IRQ(6)	    </span><span class="cm">/* for s3c2410 */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAM        S3C2410_IRQ(6)	    </span><span class="cm">/* for s3c2440,s3c2443 */</span><span class="cp"></span>
<span class="cp">#define IRQ_BATT_FLT   S3C2410_IRQ(7)</span>
<span class="cp">#define IRQ_TICK       S3C2410_IRQ(8)	    </span><span class="cm">/* 24 */</span><span class="cp"></span>
<span class="cp">#define IRQ_WDT	       S3C2410_IRQ(9)	    </span><span class="cm">/* WDT/AC97 for s3c2443 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER0     S3C2410_IRQ(10)</span>
<span class="cp">#define IRQ_TIMER1     S3C2410_IRQ(11)</span>
<span class="cp">#define IRQ_TIMER2     S3C2410_IRQ(12)</span>
<span class="cp">#define IRQ_TIMER3     S3C2410_IRQ(13)</span>
<span class="cp">#define IRQ_TIMER4     S3C2410_IRQ(14)</span>
<span class="cp">#define IRQ_UART2      S3C2410_IRQ(15)</span>
<span class="cp">#define IRQ_LCD	       S3C2410_IRQ(16)	    </span><span class="cm">/* 32 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA0       S3C2410_IRQ(17)	    </span><span class="cm">/* IRQ_DMA for s3c2443 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1       S3C2410_IRQ(18)</span>
<span class="cp">#define IRQ_DMA2       S3C2410_IRQ(19)</span>
<span class="cp">#define IRQ_DMA3       S3C2410_IRQ(20)</span>
<span class="cp">#define IRQ_SDI	       S3C2410_IRQ(21)</span>
<span class="cp">#define IRQ_SPI0       S3C2410_IRQ(22)</span>
<span class="cp">#define IRQ_UART1      S3C2410_IRQ(23)</span>
<span class="cp">#define IRQ_RESERVED24 S3C2410_IRQ(24)	    </span><span class="cm">/* 40 */</span><span class="cp"></span>
<span class="cp">#define IRQ_NFCON      S3C2410_IRQ(24)	    </span><span class="cm">/* for s3c2440 */</span><span class="cp"></span>
<span class="cp">#define IRQ_USBD       S3C2410_IRQ(25)</span>
<span class="cp">#define IRQ_USBH       S3C2410_IRQ(26)</span>
<span class="cp">#define IRQ_IIC	       S3C2410_IRQ(27)</span>
<span class="cp">#define IRQ_UART0      S3C2410_IRQ(28)	    </span><span class="cm">/* 44 */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI1       S3C2410_IRQ(29)</span>
<span class="cp">#define IRQ_RTC	       S3C2410_IRQ(30)</span>
<span class="cp">#define IRQ_ADCPARENT  S3C2410_IRQ(31)</span>

<span class="cm">/* interrupts generated from the external interrupts sources */</span>
<span class="cp">#define IRQ_EINT4      S3C2410_IRQ(32)	   </span><span class="cm">/* 48 */</span><span class="cp"></span>
<span class="cp">#define IRQ_EINT5      S3C2410_IRQ(33)</span>
<span class="cp">#define IRQ_EINT6      S3C2410_IRQ(34)</span>
<span class="cp">#define IRQ_EINT7      S3C2410_IRQ(35)</span>
<span class="cp">#define IRQ_EINT8      S3C2410_IRQ(36)</span>
<span class="cp">#define IRQ_EINT9      S3C2410_IRQ(37)</span>
<span class="cp">#define IRQ_EINT10     S3C2410_IRQ(38)</span>
<span class="cp">#define IRQ_EINT11     S3C2410_IRQ(39)</span>
<span class="cp">#define IRQ_EINT12     S3C2410_IRQ(40)</span>
<span class="cp">#define IRQ_EINT13     S3C2410_IRQ(41)</span>
<span class="cp">#define IRQ_EINT14     S3C2410_IRQ(42)</span>
<span class="cp">#define IRQ_EINT15     S3C2410_IRQ(43)</span>
<span class="cp">#define IRQ_EINT16     S3C2410_IRQ(44)</span>
<span class="cp">#define IRQ_EINT17     S3C2410_IRQ(45)</span>
<span class="cp">#define IRQ_EINT18     S3C2410_IRQ(46)</span>
<span class="cp">#define IRQ_EINT19     S3C2410_IRQ(47)</span>
<span class="cp">#define IRQ_EINT20     S3C2410_IRQ(48)	   </span><span class="cm">/* 64 */</span><span class="cp"></span>
<span class="cp">#define IRQ_EINT21     S3C2410_IRQ(49)</span>
<span class="cp">#define IRQ_EINT22     S3C2410_IRQ(50)</span>
<span class="cp">#define IRQ_EINT23     S3C2410_IRQ(51)</span>

<span class="cp">#define IRQ_EINT_BIT(x)	((x) - IRQ_EINT4 + 4)</span>
<span class="cp">#define IRQ_EINT(x)    (((x) &gt;= 4) ? (IRQ_EINT4 + (x) - 4) : (IRQ_EINT0 + (x)))</span>

<span class="cp">#define IRQ_LCD_FIFO   S3C2410_IRQ(52)</span>
<span class="cp">#define IRQ_LCD_FRAME  S3C2410_IRQ(53)</span>

<span class="cm">/* IRQs for the interal UARTs, and ADC</span>
<span class="cm"> * these need to be ordered in number of appearance in the</span>
<span class="cm"> * SUBSRC mask register</span>
<span class="cm">*/</span>

<span class="cp">#define S3C2410_IRQSUB(x)	S3C2410_IRQ((x)+54)</span>

<span class="cp">#define IRQ_S3CUART_RX0		S3C2410_IRQSUB(0)	</span><span class="cm">/* 70 */</span><span class="cp"></span>
<span class="cp">#define IRQ_S3CUART_TX0		S3C2410_IRQSUB(1)</span>
<span class="cp">#define IRQ_S3CUART_ERR0	S3C2410_IRQSUB(2)</span>

<span class="cp">#define IRQ_S3CUART_RX1		S3C2410_IRQSUB(3)	</span><span class="cm">/* 73 */</span><span class="cp"></span>
<span class="cp">#define IRQ_S3CUART_TX1		S3C2410_IRQSUB(4)</span>
<span class="cp">#define IRQ_S3CUART_ERR1	S3C2410_IRQSUB(5)</span>

<span class="cp">#define IRQ_S3CUART_RX2		S3C2410_IRQSUB(6)	</span><span class="cm">/* 76 */</span><span class="cp"></span>
<span class="cp">#define IRQ_S3CUART_TX2		S3C2410_IRQSUB(7)</span>
<span class="cp">#define IRQ_S3CUART_ERR2	S3C2410_IRQSUB(8)</span>

<span class="cp">#define IRQ_TC			S3C2410_IRQSUB(9)</span>
<span class="cp">#define IRQ_ADC			S3C2410_IRQSUB(10)</span>

<span class="cm">/* extra irqs for s3c2412 */</span>

<span class="cp">#define IRQ_S3C2412_CFSDI	S3C2410_IRQ(21)</span>

<span class="cp">#define IRQ_S3C2412_SDI		S3C2410_IRQSUB(13)</span>
<span class="cp">#define IRQ_S3C2412_CF		S3C2410_IRQSUB(14)</span>


<span class="cp">#define IRQ_S3C2416_EINT8t15	S3C2410_IRQ(5)</span>
<span class="cp">#define IRQ_S3C2416_DMA		S3C2410_IRQ(17)</span>
<span class="cp">#define IRQ_S3C2416_UART3	S3C2410_IRQ(18)</span>
<span class="cp">#define IRQ_S3C2416_SDI1	S3C2410_IRQ(20)</span>
<span class="cp">#define IRQ_S3C2416_SDI0	S3C2410_IRQ(21)</span>

<span class="cp">#define IRQ_S3C2416_LCD2	S3C2410_IRQSUB(15)</span>
<span class="cp">#define IRQ_S3C2416_LCD3	S3C2410_IRQSUB(16)</span>
<span class="cp">#define IRQ_S3C2416_LCD4	S3C2410_IRQSUB(17)</span>
<span class="cp">#define IRQ_S3C2416_DMA0	S3C2410_IRQSUB(18)</span>
<span class="cp">#define IRQ_S3C2416_DMA1	S3C2410_IRQSUB(19)</span>
<span class="cp">#define IRQ_S3C2416_DMA2	S3C2410_IRQSUB(20)</span>
<span class="cp">#define IRQ_S3C2416_DMA3	S3C2410_IRQSUB(21)</span>
<span class="cp">#define IRQ_S3C2416_DMA4	S3C2410_IRQSUB(22)</span>
<span class="cp">#define IRQ_S3C2416_DMA5	S3C2410_IRQSUB(23)</span>
<span class="cp">#define IRQ_S32416_WDT		S3C2410_IRQSUB(27)</span>
<span class="cp">#define IRQ_S32416_AC97		S3C2410_IRQSUB(28)</span>

<span class="cm">/* second interrupt-register of s3c2416/s3c2450 */</span>

<span class="cp">#define S3C2416_IRQ(x)		S3C2410_IRQ((x) + 54 + 29)</span>
<span class="cp">#define IRQ_S3C2416_2D		S3C2416_IRQ(0)</span>
<span class="cp">#define IRQ_S3C2416_IIC1	S3C2416_IRQ(1)</span>
<span class="cp">#define IRQ_S3C2416_RESERVED2	S3C2416_IRQ(2)</span>
<span class="cp">#define IRQ_S3C2416_RESERVED3	S3C2416_IRQ(3)</span>
<span class="cp">#define IRQ_S3C2416_PCM0	S3C2416_IRQ(4)</span>
<span class="cp">#define IRQ_S3C2416_PCM1	S3C2416_IRQ(5)</span>
<span class="cp">#define IRQ_S3C2416_I2S0	S3C2416_IRQ(6)</span>
<span class="cp">#define IRQ_S3C2416_I2S1	S3C2416_IRQ(7)</span>

<span class="cm">/* extra irqs for s3c2440 */</span>

<span class="cp">#define IRQ_S3C2440_CAM_C	S3C2410_IRQSUB(11)	</span><span class="cm">/* S3C2443 too */</span><span class="cp"></span>
<span class="cp">#define IRQ_S3C2440_CAM_P	S3C2410_IRQSUB(12)	</span><span class="cm">/* S3C2443 too */</span><span class="cp"></span>
<span class="cp">#define IRQ_S3C2440_WDT		S3C2410_IRQSUB(13)</span>
<span class="cp">#define IRQ_S3C2440_AC97	S3C2410_IRQSUB(14)</span>

<span class="cm">/* irqs for s3c2443 */</span>

<span class="cp">#define IRQ_S3C2443_DMA		S3C2410_IRQ(17)		</span><span class="cm">/* IRQ_DMA1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_S3C2443_UART3	S3C2410_IRQ(18)		</span><span class="cm">/* IRQ_DMA2 */</span><span class="cp"></span>
<span class="cp">#define IRQ_S3C2443_CFCON	S3C2410_IRQ(19)		</span><span class="cm">/* IRQ_DMA3 */</span><span class="cp"></span>
<span class="cp">#define IRQ_S3C2443_HSMMC	S3C2410_IRQ(20)		</span><span class="cm">/* IRQ_SDI */</span><span class="cp"></span>
<span class="cp">#define IRQ_S3C2443_NAND	S3C2410_IRQ(24)		</span><span class="cm">/* reserved */</span><span class="cp"></span>

<span class="cp">#define IRQ_S3C2416_HSMMC0	S3C2410_IRQ(21)		</span><span class="cm">/* S3C2416/S3C2450 */</span><span class="cp"></span>

<span class="cp">#define IRQ_HSMMC0		IRQ_S3C2416_HSMMC0</span>
<span class="cp">#define IRQ_HSMMC1		IRQ_S3C2443_HSMMC</span>

<span class="cp">#define IRQ_S3C2443_LCD1	S3C2410_IRQSUB(14)</span>
<span class="cp">#define IRQ_S3C2443_LCD2	S3C2410_IRQSUB(15)</span>
<span class="cp">#define IRQ_S3C2443_LCD3	S3C2410_IRQSUB(16)</span>
<span class="cp">#define IRQ_S3C2443_LCD4	S3C2410_IRQSUB(17)</span>

<span class="cp">#define IRQ_S3C2443_DMA0	S3C2410_IRQSUB(18)</span>
<span class="cp">#define IRQ_S3C2443_DMA1	S3C2410_IRQSUB(19)</span>
<span class="cp">#define IRQ_S3C2443_DMA2	S3C2410_IRQSUB(20)</span>
<span class="cp">#define IRQ_S3C2443_DMA3	S3C2410_IRQSUB(21)</span>
<span class="cp">#define IRQ_S3C2443_DMA4	S3C2410_IRQSUB(22)</span>
<span class="cp">#define IRQ_S3C2443_DMA5	S3C2410_IRQSUB(23)</span>

<span class="cm">/* UART3 */</span>
<span class="cp">#define IRQ_S3C2443_RX3		S3C2410_IRQSUB(24)</span>
<span class="cp">#define IRQ_S3C2443_TX3		S3C2410_IRQSUB(25)</span>
<span class="cp">#define IRQ_S3C2443_ERR3	S3C2410_IRQSUB(26)</span>

<span class="cp">#define IRQ_S3C2443_WDT		S3C2410_IRQSUB(27)</span>
<span class="cp">#define IRQ_S3C2443_AC97	S3C2410_IRQSUB(28)</span>

<span class="cp">#if defined(CONFIG_CPU_S3C2416)</span>
<span class="cp">#define NR_IRQS (IRQ_S3C2416_I2S1 + 1)</span>
<span class="cp">#elif defined(CONFIG_CPU_S3C2443)</span>
<span class="cp">#define NR_IRQS (IRQ_S3C2443_AC97+1)</span>
<span class="cp">#else</span>
<span class="cp">#define NR_IRQS (IRQ_S3C2440_AC97+1)</span>
<span class="cp">#endif</span>

<span class="cm">/* compatibility define. */</span>
<span class="cp">#define IRQ_UART3		IRQ_S3C2443_UART3</span>
<span class="cp">#define IRQ_S3CUART_RX3		IRQ_S3C2443_RX3</span>
<span class="cp">#define IRQ_S3CUART_TX3		IRQ_S3C2443_TX3</span>
<span class="cp">#define IRQ_S3CUART_ERR3	IRQ_S3C2443_ERR3</span>

<span class="cp">#define IRQ_LCD_VSYNC		IRQ_S3C2443_LCD3</span>
<span class="cp">#define IRQ_LCD_SYSTEM		IRQ_S3C2443_LCD2</span>

<span class="cp">#ifdef CONFIG_CPU_S3C2440</span>
<span class="cp">#define IRQ_S3C244X_AC97 IRQ_S3C2440_AC97</span>
<span class="cp">#else</span>
<span class="cp">#define IRQ_S3C244X_AC97 IRQ_S3C2443_AC97</span>
<span class="cp">#endif</span>

<span class="cm">/* Our FIQs are routable from IRQ_EINT0 to IRQ_ADCPARENT */</span>
<span class="cp">#define FIQ_START		IRQ_EINT0</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_IRQ_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
