0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sim_1/new/fsm_tb.v,1649245153,verilog,,,,fsm_tb,,,,,,,,
D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/fsm.v,1648629152,verilog,,D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sim_1/new/fsm_tb.v,D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/global.v,fsm,,,,,,,,
D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/global.v,1648542246,verilog,,,,,,,,,,,,
