{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525937704961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525937704966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 16:35:04 2018 " "Processing started: Thu May 10 16:35:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525937704966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937704966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_final -c processor_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_final -c processor_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937704966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525937705151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525937705152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/processor_p5/output_files/processor_p5.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/processor_p5/output_files/processor_p5.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_clock " "Found entity 1: input_clock" {  } { { "../processor_p5/output_files/processor_p5.v" "" { Text "/export/home/016/a0169654/SIMPLE/processor_p5/output_files/processor_p5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937712870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937712870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/main_memory/memory_RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/main_memory/memory_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_RAM " "Found entity 1: memory_RAM" {  } { { "../main_memory/memory_RAM.v" "" { Text "/export/home/016/a0169654/SIMPLE/main_memory/memory_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937712881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937712881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/write_address/write_address.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/write_address/write_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_address " "Found entity 1: write_address" {  } { { "../write_address/write_address.v" "" { Text "/export/home/016/a0169654/SIMPLE/write_address/write_address.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937712891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937712891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/SZCV/SZCV.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/SZCV/SZCV.v" { { "Info" "ISGN_ENTITY_NAME" "1 SZCV " "Found entity 1: SZCV" {  } { { "../SZCV/SZCV.v" "" { Text "/export/home/016/a0169654/SIMPLE/SZCV/SZCV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937712902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937712902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/sixteen_to_twelve/sixteen_to_twelve.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/sixteen_to_twelve/sixteen_to_twelve.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_to_twelve " "Found entity 1: sixteen_to_twelve" {  } { { "../sixteen_to_twelve/sixteen_to_twelve.v" "" { Text "/export/home/016/a0169654/SIMPLE/sixteen_to_twelve/sixteen_to_twelve.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937712913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937712913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/regfile/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/regfile/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../regfile/regfile.v" "" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937712923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937712923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/program_counter/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/program_counter/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../program_counter/program_counter.v" "" { Text "/export/home/016/a0169654/SIMPLE/program_counter/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937712934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937712934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/phase_counter/phase_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/phase_counter/phase_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_counter " "Found entity 1: phase_counter" {  } { { "../phase_counter/phase_counter.v" "" { Text "/export/home/016/a0169654/SIMPLE/phase_counter/phase_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937712947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937712947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/MDR/MDR.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/MDR/MDR.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "../MDR/MDR.v" "" { Text "/export/home/016/a0169654/SIMPLE/MDR/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937712960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937712960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/LED_simple/LED_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/LED_simple/LED_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_simple " "Found entity 1: LED_simple" {  } { { "../LED_simple/LED_simple.v" "" { Text "/export/home/016/a0169654/SIMPLE/LED_simple/LED_simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937712974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937712974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/LED/LED.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/LED/LED.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "../LED/LED.v" "" { Text "/export/home/016/a0169654/SIMPLE/LED/LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937712984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937712984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/instruction_register/instruction_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/instruction_register/instruction_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "../instruction_register/instruction_register.v" "" { Text "/export/home/016/a0169654/SIMPLE/instruction_register/instruction_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937712995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937712995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/eight_to_sixteen/eight_to_sixteen.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/eight_to_sixteen/eight_to_sixteen.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_to_sixteen " "Found entity 1: eight_to_sixteen" {  } { { "../eight_to_sixteen/eight_to_sixteen.v" "" { Text "/export/home/016/a0169654/SIMPLE/eight_to_sixteen/eight_to_sixteen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937713008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937713008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/DR/DR.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/DR/DR.v" { { "Info" "ISGN_ENTITY_NAME" "1 DR " "Found entity 1: DR" {  } { { "../DR/DR.v" "" { Text "/export/home/016/a0169654/SIMPLE/DR/DR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937713019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937713019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/decoder/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/decoder/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../decoder/decoder.v" "" { Text "/export/home/016/a0169654/SIMPLE/decoder/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937713030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937713030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/data_selecter_controller/data_selecter_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/data_selecter_controller/data_selecter_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_selecter_controller " "Found entity 1: data_selecter_controller" {  } { { "../data_selecter_controller/data_selecter_controller.v" "" { Text "/export/home/016/a0169654/SIMPLE/data_selecter_controller/data_selecter_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937713048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937713048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/data_selecter/data_selecter.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/data_selecter/data_selecter.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_selecter " "Found entity 1: data_selecter" {  } { { "../data_selecter/data_selecter.v" "" { Text "/export/home/016/a0169654/SIMPLE/data_selecter/data_selecter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937713060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937713060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/control_unit/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/control_unit/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit/control_unit.v" "" { Text "/export/home/016/a0169654/SIMPLE/control_unit/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937713071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937713071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/BR/BR.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/BR/BR.v" { { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "../BR/BR.v" "" { Text "/export/home/016/a0169654/SIMPLE/BR/BR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937713082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937713082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/AR/AR.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/AR/AR.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR " "Found entity 1: AR" {  } { { "../AR/AR.v" "" { Text "/export/home/016/a0169654/SIMPLE/AR/AR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937713095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937713095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937713108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937713108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0169654/SIMPLE/adder_for_program_counter/adder_for_program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0169654/SIMPLE/adder_for_program_counter/adder_for_program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_for_program_counter " "Found entity 1: adder_for_program_counter" {  } { { "../adder_for_program_counter/adder_for_program_counter.v" "" { Text "/export/home/016/a0169654/SIMPLE/adder_for_program_counter/adder_for_program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937713118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937713118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor_final " "Found entity 1: processor_final" {  } { { "processor_final.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937713125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937713125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_final " "Elaborating entity \"processor_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525937713186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst15 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst15\"" {  } { { "processor_final.bdf" "inst15" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 760 1144 1344 904 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937713191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst43 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst43\"" {  } { { "processor_final.bdf" "inst43" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 976 3776 3960 1216 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937713198 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plus_result ALU.v(11) " "Verilog HDL or VHDL warning at ALU.v(11): object \"plus_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525937713203 "|processor_final|ALU:inst43"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minus_result ALU.v(12) " "Verilog HDL or VHDL warning at ALU.v(12): object \"minus_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525937713203 "|processor_final|ALU:inst43"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SLL_result ALU.v(14) " "Verilog HDL or VHDL warning at ALU.v(14): object \"SLL_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525937713203 "|processor_final|ALU:inst43"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SLR_result ALU.v(15) " "Verilog HDL or VHDL warning at ALU.v(15): object \"SLR_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525937713203 "|processor_final|ALU:inst43"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRL_result ALU.v(16) " "Verilog HDL or VHDL warning at ALU.v(16): object \"SRL_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525937713203 "|processor_final|ALU:inst43"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRR_result ALU.v(17) " "Verilog HDL or VHDL warning at ALU.v(17): object \"SRR_result\" assigned a value but never read" {  } { { "../ALU/ALU.v" "" { Text "/export/home/016/a0169654/SIMPLE/ALU/ALU.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525937713203 "|processor_final|ALU:inst43"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SZCV SZCV:inst26 " "Elaborating entity \"SZCV\" for hierarchy \"SZCV:inst26\"" {  } { { "processor_final.bdf" "inst26" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 1232 4160 4304 1376 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937713205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst6 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst6\"" {  } { { "processor_final.bdf" "inst6" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 1088 2040 2248 1232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937713210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_RAM memory_RAM:inst1 " "Elaborating entity \"memory_RAM\" for hierarchy \"memory_RAM:inst1\"" {  } { { "processor_final.bdf" "inst1" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 1408 1616 1832 1536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937713214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_RAM:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_RAM:inst1\|altsyncram:altsyncram_component\"" {  } { { "../main_memory/memory_RAM.v" "altsyncram_component" { Text "/export/home/016/a0169654/SIMPLE/main_memory/memory_RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937713253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_RAM:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_RAM:inst1\|altsyncram:altsyncram_component\"" {  } { { "../main_memory/memory_RAM.v" "" { Text "/export/home/016/a0169654/SIMPLE/main_memory/memory_RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937713261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_RAM:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_RAM:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713261 ""}  } { { "../main_memory/memory_RAM.v" "" { Text "/export/home/016/a0169654/SIMPLE/main_memory/memory_RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525937713261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hai1 " "Found entity 1: altsyncram_hai1" {  } { { "db/altsyncram_hai1.tdf" "" { Text "/export/home/016/a0169654/SIMPLE/processor_final/db/altsyncram_hai1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937713307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937713307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hai1 memory_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated " "Elaborating entity \"altsyncram_hai1\" for hierarchy \"memory_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937713308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fk82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fk82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fk82 " "Found entity 1: altsyncram_fk82" {  } { { "db/altsyncram_fk82.tdf" "" { Text "/export/home/016/a0169654/SIMPLE/processor_final/db/altsyncram_fk82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937713352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937713352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fk82 memory_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|altsyncram_fk82:altsyncram1 " "Elaborating entity \"altsyncram_fk82\" for hierarchy \"memory_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|altsyncram_fk82:altsyncram1\"" {  } { { "db/altsyncram_hai1.tdf" "altsyncram1" { Text "/export/home/016/a0169654/SIMPLE/processor_final/db/altsyncram_hai1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937713352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom memory_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"memory_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hai1.tdf" "mgl_prim2" { Text "/export/home/016/a0169654/SIMPLE/processor_final/db/altsyncram_hai1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937713769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"memory_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hai1.tdf" "" { Text "/export/home/016/a0169654/SIMPLE/processor_final/db/altsyncram_hai1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937713776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"memory_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525937713776 ""}  } { { "db/altsyncram_hai1.tdf" "" { Text "/export/home/016/a0169654/SIMPLE/processor_final/db/altsyncram_hai1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525937713776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter memory_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"memory_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937713878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl memory_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"memory_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937713995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr memory_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"memory_RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_to_twelve sixteen_to_twelve:inst2 " "Elaborating entity \"sixteen_to_twelve\" for hierarchy \"sixteen_to_twelve:inst2\"" {  } { { "processor_final.bdf" "inst2" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 1440 1256 1424 1520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst12 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst12\"" {  } { { "processor_final.bdf" "inst12" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 960 1008 1176 1072 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_selecter data_selecter:inst5 " "Elaborating entity \"data_selecter\" for hierarchy \"data_selecter:inst5\"" {  } { { "processor_final.bdf" "inst5" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 992 320 504 1104 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_selecter_controller data_selecter_controller:inst42 " "Elaborating entity \"data_selecter_controller\" for hierarchy \"data_selecter_controller:inst42\"" {  } { { "processor_final.bdf" "inst42" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 480 2032 2200 624 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_for_program_counter adder_for_program_counter:inst " "Elaborating entity \"adder_for_program_counter\" for hierarchy \"adder_for_program_counter:inst\"" {  } { { "processor_final.bdf" "inst" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 960 1256 1424 1040 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR DR:inst30 " "Elaborating entity \"DR\" for hierarchy \"DR:inst30\"" {  } { { "processor_final.bdf" "inst30" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 936 4144 4432 1048 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:inst33 " "Elaborating entity \"MDR\" for hierarchy \"MDR:inst33\"" {  } { { "processor_final.bdf" "inst33" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 1192 4896 5184 1304 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR AR:inst18 " "Elaborating entity \"AR\" for hierarchy \"AR:inst18\"" {  } { { "processor_final.bdf" "inst18" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 920 2856 3136 1032 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst37 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst37\"" {  } { { "processor_final.bdf" "inst37" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 1072 2496 2728 1216 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_address write_address:inst44 " "Elaborating entity \"write_address\" for hierarchy \"write_address:inst44\"" {  } { { "processor_final.bdf" "inst44" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 872 2440 2656 1016 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_clock input_clock:inst10 " "Elaborating entity \"input_clock\" for hierarchy \"input_clock:inst10\"" {  } { { "processor_final.bdf" "inst10" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 1128 4352 4520 1208 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR BR:inst19 " "Elaborating entity \"BR\" for hierarchy \"BR:inst19\"" {  } { { "processor_final.bdf" "inst19" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 1176 2856 3136 1288 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_to_sixteen eight_to_sixteen:inst22 " "Elaborating entity \"eight_to_sixteen\" for hierarchy \"eight_to_sixteen:inst22\"" {  } { { "processor_final.bdf" "inst22" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 728 2744 2944 808 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_counter phase_counter:inst36 " "Elaborating entity \"phase_counter\" for hierarchy \"phase_counter:inst36\"" {  } { { "processor_final.bdf" "inst36" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 800 904 1072 880 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_simple LED_simple:inst11 " "Elaborating entity \"LED_simple\" for hierarchy \"LED_simple:inst11\"" {  } { { "processor_final.bdf" "inst11" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 1008 1504 1672 1088 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:inst8 " "Elaborating entity \"LED\" for hierarchy \"LED:inst8\"" {  } { { "processor_final.bdf" "inst8" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 632 4136 4304 744 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937714246 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "decode4_8 decode4_8 LED.v(8) " "Verilog HDL warning at LED.v(8): variable decode4_8 in static task or function decode4_8 may have unintended latch behavior" {  } { { "../LED/LED.v" "" { Text "/export/home/016/a0169654/SIMPLE/LED/LED.v" 8 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1525937714249 "|processor_final|LED:inst8"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "decode4_8 LED.v(8) " "Verilog HDL Function Declaration warning at LED.v(8): function \"decode4_8\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "../LED/LED.v" "" { Text "/export/home/016/a0169654/SIMPLE/LED/LED.v" 8 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1525937714249 "|processor_final|LED:inst8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "decode4_8 0 LED.v(8) " "Net \"decode4_8\" at LED.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../LED/LED.v" "" { Text "/export/home/016/a0169654/SIMPLE/LED/LED.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525937714249 "|processor_final|LED:inst8"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525937714485 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.10.16:35:17 Progress: Loading sld90185f31/alt_sld_fab_wrapper_hw.tcl " "2018.05.10.16:35:17 Progress: Loading sld90185f31/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937717669 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937719629 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937719782 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937720534 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937720651 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937720758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937720884 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937720891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937720894 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525937721562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld90185f31/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld90185f31/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld90185f31/alt_sld_fab.v" "" { Text "/export/home/016/a0169654/SIMPLE/processor_final/db/ip/sld90185f31/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937721763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937721763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/export/home/016/a0169654/SIMPLE/processor_final/db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937721852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937721852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/export/home/016/a0169654/SIMPLE/processor_final/db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937721861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937721861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/export/home/016/a0169654/SIMPLE/processor_final/db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937721927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937721927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/export/home/016/a0169654/SIMPLE/processor_final/db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937722035 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/export/home/016/a0169654/SIMPLE/processor_final/db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937722035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937722035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/export/home/016/a0169654/SIMPLE/processor_final/db/ip/sld90185f31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525937722120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937722120 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "regfile:inst37\|r " "RAM logic \"regfile:inst37\|r\" is uninferred due to inappropriate RAM size" {  } { { "../regfile/regfile.v" "r" { Text "/export/home/016/a0169654/SIMPLE/regfile/regfile.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1525937723202 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1525937723202 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "selecter VCC " "Pin \"selecter\" is stuck at VCC" {  } { { "processor_final.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 1048 1728 1904 1064 "selecter" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525937724255 "|processor_final|selecter"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[24\] GND " "Pin \"LED\[24\]\" is stuck at GND" {  } { { "processor_final.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 656 4416 4592 672 "LED\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525937724255 "|processor_final|LED[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[16\] GND " "Pin \"LED\[16\]\" is stuck at GND" {  } { { "processor_final.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 656 4416 4592 672 "LED\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525937724255 "|processor_final|LED[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "processor_final.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 656 4416 4592 672 "LED\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525937724255 "|processor_final|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "processor_final.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 656 4416 4592 672 "LED\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525937724255 "|processor_final|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_check\[24\] GND " "Pin \"PC_check\[24\]\" is stuck at GND" {  } { { "processor_final.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 1032 1728 1904 1048 "PC_check\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525937724255 "|processor_final|PC_check[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_check\[16\] GND " "Pin \"PC_check\[16\]\" is stuck at GND" {  } { { "processor_final.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 1032 1728 1904 1048 "PC_check\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525937724255 "|processor_final|PC_check[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_check\[8\] GND " "Pin \"PC_check\[8\]\" is stuck at GND" {  } { { "processor_final.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 1032 1728 1904 1048 "PC_check\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525937724255 "|processor_final|PC_check[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_check\[0\] GND " "Pin \"PC_check\[0\]\" is stuck at GND" {  } { { "processor_final.bdf" "" { Schematic "/export/home/016/a0169654/SIMPLE/processor_final/processor_final.bdf" { { 1032 1728 1904 1048 "PC_check\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525937724255 "|processor_final|PC_check[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525937724255 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937724335 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/quartus/intelFPGA/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525937725963 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525937725963 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937726094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525937727355 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525937727355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1552 " "Implemented 1552 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525937727540 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525937727540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1424 " "Implemented 1424 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525937727540 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525937727540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525937727540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1141 " "Peak virtual memory: 1141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525937727599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 16:35:27 2018 " "Processing ended: Thu May 10 16:35:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525937727599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525937727599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525937727599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525937727599 ""}
