<profile>

<section name = "Vitis HLS Report for 'pe'" level="0">
<item name = "Date">Thu Oct 15 11:22:51 2020
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">CONV_LAYER</item>
<item name = "Solution">SOTA (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 3.867 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">74, 74, 0.286 us, 0.286 us, 75, 75, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_3_VITIS_LOOP_27_1_VITIS_LOOP_30_2">72, 72, 7, 6, 1, 12, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1053, -</column>
<column name="FIFO">-, -, 594, 408, -</column>
<column name="Instance">-, 0, 0, 17, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 891, -</column>
<column name="Register">-, -, 353, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_5ns_3ns_7_1_1_U1">mul_5ns_3ns_7_1_1, 0, 0, 0, 17, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="weight_registers_V_U">weight_registers_V, 1, 0, 0, 0, 9, 8, 1, 72</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="inner_fifos_0_0_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_0_1_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_0_2_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_1_0_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_1_1_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
<column name="inner_fifos_1_2_V_V_fifo_U">0, 99, 0, -, 6, 8, 48</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln125_fu_1626_p2">+, 0, 0, 12, 1, 4</column>
<column name="add_ln216_10_fu_1378_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln216_11_fu_1388_p2">+, 0, 0, 15, 1, 5</column>
<column name="add_ln216_12_fu_1419_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln216_13_fu_1429_p2">+, 0, 0, 15, 2, 5</column>
<column name="add_ln216_14_fu_1460_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln216_15_fu_1668_p2">+, 0, 0, 15, 1, 5</column>
<column name="add_ln216_16_fu_1699_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln216_17_fu_1710_p2">+, 0, 0, 15, 2, 5</column>
<column name="add_ln216_18_fu_1741_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln216_19_fu_1771_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln216_1_fu_1028_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln216_2_fu_1039_p2">+, 0, 0, 15, 2, 5</column>
<column name="add_ln216_3_fu_1071_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln216_4_fu_1313_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln216_5_fu_1165_p2">+, 0, 0, 15, 2, 5</column>
<column name="add_ln216_6_fu_1197_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln216_7_fu_1233_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln216_8_fu_1318_p2">+, 0, 0, 15, 1, 5</column>
<column name="add_ln216_9_fu_1349_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln216_fu_996_p2">+, 0, 0, 15, 1, 5</column>
<column name="add_ln25_1_fu_816_p2">+, 0, 0, 9, 1, 2</column>
<column name="add_ln25_fu_796_p2">+, 0, 0, 12, 1, 4</column>
<column name="add_ln27_1_fu_1094_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln30_fu_1883_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln38_fu_1483_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln695_1_fu_1088_p2">+, 0, 0, 12, 1, 4</column>
<column name="add_ln695_2_fu_1253_p2">+, 0, 0, 12, 1, 4</column>
<column name="add_ln695_3_fu_1470_p2">+, 0, 0, 12, 1, 4</column>
<column name="add_ln695_4_fu_1499_p2">+, 0, 0, 12, 1, 4</column>
<column name="add_ln695_5_fu_1571_p2">+, 0, 0, 12, 1, 4</column>
<column name="add_ln695_6_fu_1612_p2">+, 0, 0, 12, 1, 4</column>
<column name="add_ln695_7_fu_1782_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln695_8_fu_1801_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln695_9_fu_1850_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln695_fu_1869_p2">+, 0, 0, 12, 4, 1</column>
<column name="empty_16_fu_926_p2">+, 0, 0, 11, 2, 3</column>
<column name="grp_fu_753_p2">+, 0, 0, 12, 4, 2</column>
<column name="output_y_2_fu_868_p2">+, 0, 0, 9, 1, 2</column>
<column name="empty_15_fu_1118_p2">-, 0, 0, 12, 4, 4</column>
<column name="sub_ln216_10_fu_1413_p2">-, 0, 0, 13, 6, 6</column>
<column name="sub_ln216_11_fu_1454_p2">-, 0, 0, 13, 6, 6</column>
<column name="sub_ln216_12_fu_1544_p2">-, 0, 0, 15, 5, 5</column>
<column name="sub_ln216_13_fu_1693_p2">-, 0, 0, 13, 6, 6</column>
<column name="sub_ln216_14_fu_1560_p2">-, 0, 0, 15, 5, 5</column>
<column name="sub_ln216_15_fu_1735_p2">-, 0, 0, 13, 6, 6</column>
<column name="sub_ln216_16_fu_1600_p2">-, 0, 0, 15, 5, 5</column>
<column name="sub_ln216_17_fu_1765_p2">-, 0, 0, 13, 6, 6</column>
<column name="sub_ln216_1_fu_1022_p2">-, 0, 0, 13, 6, 6</column>
<column name="sub_ln216_2_fu_1065_p2">-, 0, 0, 13, 6, 6</column>
<column name="sub_ln216_3_fu_1307_p2">-, 0, 0, 13, 6, 6</column>
<column name="sub_ln216_4_fu_1159_p2">-, 0, 0, 15, 5, 5</column>
<column name="sub_ln216_5_fu_1191_p2">-, 0, 0, 13, 6, 6</column>
<column name="sub_ln216_6_fu_1227_p2">-, 0, 0, 13, 6, 6</column>
<column name="sub_ln216_7_fu_1343_p2">-, 0, 0, 13, 6, 6</column>
<column name="sub_ln216_8_fu_1283_p2">-, 0, 0, 15, 5, 5</column>
<column name="sub_ln216_9_fu_1372_p2">-, 0, 0, 13, 6, 6</column>
<column name="sub_ln216_fu_990_p2">-, 0, 0, 15, 5, 5</column>
<column name="and_ln25_fu_854_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1816">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1820">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1834">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_342">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_392">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_472">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_548">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_903">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_910">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_911">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_920">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_933">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_945">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op158_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op162_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op211_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op310_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op421_write_state7">and, 0, 0, 2, 1, 1</column>
<column name="cmp50_fu_958_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp98_fu_964_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="icmp_ln25_fu_790_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln27_fu_802_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln30_fu_848_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln874_1_fu_1082_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln874_2_fu_1247_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln874_3_fu_1465_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln874_4_fu_1493_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln874_5_fu_1566_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln874_6_fu_1606_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln874_7_fu_1777_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln874_8_fu_1795_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln874_9_fu_1845_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln874_fu_1863_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="ap_block_state3_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage2_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage4_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage5_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="conv_i302_145_fu_1659_p2">or, 0, 0, 2, 2, 1</column>
<column name="empty_13_fu_784_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln27_fu_874_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_mid1_fu_900_p2">or, 0, 0, 2, 1, 1</column>
<column name="input_registers_0_3_V_1_fu_1641_p3">select, 0, 0, 8, 1, 8</column>
<column name="input_registers_0_3_V_3_fu_1825_p3">select, 0, 0, 8, 1, 8</column>
<column name="input_registers_1_3_V_1_fu_1648_p3">select, 0, 0, 8, 1, 8</column>
<column name="input_registers_1_3_V_3_fu_1888_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln119_1_fu_1259_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln119_2_fu_1475_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln119_3_fu_1505_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln119_4_fu_1576_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln119_5_fu_1618_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln119_6_fu_1787_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln119_7_fu_1807_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln119_8_fu_1855_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln119_fu_1137_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln155_fu_1875_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln25_1_fu_826_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln25_2_fu_834_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln25_3_fu_860_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln25_fu_808_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln27_1_fu_888_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln27_2_fu_906_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln27_3_fu_914_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln27_4_fu_1100_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln27_fu_880_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln25_fu_842_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten26_phi_fu_501_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_523_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_input_registers_0_1_V_2_phi_fu_698_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_input_registers_0_2_V_2_phi_fu_710_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_input_registers_1_2_V_2_phi_fu_744_p4">15, 3, 8, 24</column>
<column name="ap_phi_mux_kernel_y_phi_fu_545_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_output_x_phi_fu_512_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_output_y_phi_fu_534_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_p_lcssa611740_lcssa8311341_phi_fu_556_p4">9, 2, 4, 8</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_575">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_659">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_587">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_storemerge_reg_563">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_695">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_707">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718">15, 3, 8, 24</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729">15, 3, 8, 24</column>
<column name="indvar_flatten26_reg_497">9, 2, 4, 8</column>
<column name="indvar_flatten_reg_519">9, 2, 4, 8</column>
<column name="inner_fifos_0_0_V_V_din">21, 4, 8, 32</column>
<column name="inner_fifos_0_1_V_V_din">21, 4, 8, 32</column>
<column name="inner_fifos_0_2_V_V_din">21, 4, 8, 32</column>
<column name="inner_fifos_1_0_V_V_din">21, 4, 8, 32</column>
<column name="inner_fifos_1_1_V_V_din">21, 4, 8, 32</column>
<column name="inner_fifos_1_2_V_V_din">15, 3, 8, 24</column>
<column name="input_buffers_Addr_A_orig">38, 7, 32, 224</column>
<column name="input_buffers_Addr_B_orig">38, 7, 32, 224</column>
<column name="kernel_y_reg_541">9, 2, 2, 4</column>
<column name="output_x_reg_508">9, 2, 2, 4</column>
<column name="output_y_reg_530">9, 2, 2, 4</column>
<column name="p_lcssa611740_lcssa8311341_reg_552">9, 2, 4, 8</column>
<column name="pe_input_stream_V_0_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_0_din">27, 5, 8, 40</column>
<column name="pe_input_stream_V_1_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_1_din">21, 4, 8, 32</column>
<column name="pe_input_stream_V_2_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_2_din">21, 4, 8, 32</column>
<column name="pe_input_stream_V_3_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_3_din">21, 4, 8, 32</column>
<column name="pe_input_stream_V_4_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_4_din">21, 4, 8, 32</column>
<column name="pe_input_stream_V_5_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_5_din">21, 4, 8, 32</column>
<column name="pe_input_stream_V_6_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_6_din">21, 4, 8, 32</column>
<column name="pe_input_stream_V_7_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_7_din">21, 4, 8, 32</column>
<column name="pe_input_stream_V_8_blk_n">9, 2, 1, 2</column>
<column name="pe_input_stream_V_8_din">15, 3, 8, 24</column>
<column name="pe_weight_stream_V_blk_n">9, 2, 1, 2</column>
<column name="pe_weight_stream_V_din">15, 3, 8, 24</column>
<column name="reg_770">9, 2, 8, 16</column>
<column name="weight_registers_V_address0">21, 4, 4, 16</column>
<column name="weight_registers_V_address1">21, 4, 4, 16</column>
<column name="weight_stream_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln216_14_reg_2172">5, 0, 6, 1</column>
<column name="add_ln216_18_reg_2289">5, 0, 6, 1</column>
<column name="add_ln216_19_reg_2294">5, 0, 6, 1</column>
<column name="add_ln216_4_reg_2132">5, 0, 6, 1</column>
<column name="add_ln216_9_reg_2157">5, 0, 6, 1</column>
<column name="add_ln25_reg_1976">4, 0, 4, 0</column>
<column name="add_ln30_reg_2340">2, 0, 2, 0</column>
<column name="add_ln695_1_reg_2051">4, 0, 4, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_0_1_V_1_reg_647">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_0_1_V_reg_575">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_0_2_V_1_reg_659">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_0_2_V_reg_587">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_0_V_1_reg_635">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_0_V_reg_598">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_1_V_1_reg_670">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_1_V_reg_611">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_2_V_1_reg_683">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_input_registers_1_2_V_reg_623">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_storemerge_reg_563">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_0_1_V_2_reg_695">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_0_2_V_2_reg_707">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_1_0_V_2_reg_718">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_input_registers_1_1_V_2_reg_729">8, 0, 8, 0</column>
<column name="cmp50_reg_2007">1, 0, 1, 0</column>
<column name="cmp98_reg_2015">1, 0, 1, 0</column>
<column name="empty_15_reg_2061">4, 0, 4, 0</column>
<column name="icmp_ln25_reg_1972">1, 0, 1, 0</column>
<column name="icmp_ln874_1_reg_2046">1, 0, 1, 0</column>
<column name="indvar_flatten26_reg_497">4, 0, 4, 0</column>
<column name="indvar_flatten_reg_519">4, 0, 4, 0</column>
<column name="input_registers_0_1_V_reg_575">8, 0, 8, 0</column>
<column name="input_registers_0_2_V_reg_587">8, 0, 8, 0</column>
<column name="input_registers_0_3_V_4_fu_138">8, 0, 8, 0</column>
<column name="input_registers_1_0_V_3_fu_142">8, 0, 8, 0</column>
<column name="input_registers_1_2_V_reg_623">8, 0, 8, 0</column>
<column name="input_registers_1_3_V_4_fu_146">8, 0, 8, 0</column>
<column name="input_registers_2_0_V_fu_150">8, 0, 8, 0</column>
<column name="input_registers_2_1_V_fu_154">8, 0, 8, 0</column>
<column name="input_registers_2_2_V_1_reg_2210">8, 0, 8, 0</column>
<column name="kernel_y_reg_541">2, 0, 2, 0</column>
<column name="mul1_reg_2002">1, 0, 2, 1</column>
<column name="output_x_reg_508">2, 0, 2, 0</column>
<column name="output_y_reg_530">2, 0, 2, 0</column>
<column name="p_cast_reg_2068">4, 0, 64, 60</column>
<column name="p_lcssa611740_lcssa8311341_reg_552">4, 0, 4, 0</column>
<column name="reg_764">8, 0, 8, 0</column>
<column name="reg_770">8, 0, 8, 0</column>
<column name="select_ln119_1_reg_2118">4, 0, 4, 0</column>
<column name="select_ln119_2_reg_2177">4, 0, 4, 0</column>
<column name="select_ln119_3_reg_2188">4, 0, 4, 0</column>
<column name="select_ln119_5_reg_2238">4, 0, 4, 0</column>
<column name="select_ln119_7_reg_2299">4, 0, 4, 0</column>
<column name="select_ln155_reg_2335">4, 0, 4, 0</column>
<column name="select_ln25_3_reg_1981">2, 0, 2, 0</column>
<column name="select_ln27_2_reg_1993">1, 0, 1, 0</column>
<column name="select_ln27_3_reg_1997">2, 0, 2, 0</column>
<column name="select_ln27_4_reg_2056">4, 0, 4, 0</column>
<column name="select_ln27_reg_1986">2, 0, 2, 0</column>
<column name="sub_ln216_12_reg_2217">5, 0, 5, 0</column>
<column name="sub_ln216_14_reg_2222">5, 0, 5, 0</column>
<column name="sub_ln216_16_reg_2232">5, 0, 5, 0</column>
<column name="sub_ln216_4_reg_2098">5, 0, 5, 0</column>
<column name="sub_ln216_8_reg_2124">5, 0, 5, 0</column>
<column name="sub_ln216_reg_2030">5, 0, 5, 0</column>
<column name="trunc_ln216_14_reg_2195">3, 0, 3, 0</column>
<column name="zext_ln216_reg_2019">1, 0, 6, 5</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pe, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pe, return value</column>
<column name="input_buffers_Addr_A">out, 32, bram, input_buffers, array</column>
<column name="input_buffers_EN_A">out, 1, bram, input_buffers, array</column>
<column name="input_buffers_WEN_A">out, 1, bram, input_buffers, array</column>
<column name="input_buffers_Din_A">out, 8, bram, input_buffers, array</column>
<column name="input_buffers_Dout_A">in, 8, bram, input_buffers, array</column>
<column name="input_buffers_Clk_A">out, 1, bram, input_buffers, array</column>
<column name="input_buffers_Rst_A">out, 1, bram, input_buffers, array</column>
<column name="input_buffers_Addr_B">out, 32, bram, input_buffers, array</column>
<column name="input_buffers_EN_B">out, 1, bram, input_buffers, array</column>
<column name="input_buffers_WEN_B">out, 1, bram, input_buffers, array</column>
<column name="input_buffers_Din_B">out, 8, bram, input_buffers, array</column>
<column name="input_buffers_Dout_B">in, 8, bram, input_buffers, array</column>
<column name="input_buffers_Clk_B">out, 1, bram, input_buffers, array</column>
<column name="input_buffers_Rst_B">out, 1, bram, input_buffers, array</column>
<column name="weight_stream_V_dout">in, 8, ap_fifo, weight_stream_V, pointer</column>
<column name="weight_stream_V_empty_n">in, 1, ap_fifo, weight_stream_V, pointer</column>
<column name="weight_stream_V_read">out, 1, ap_fifo, weight_stream_V, pointer</column>
<column name="pe_input_stream_V_0_din">out, 8, ap_fifo, pe_input_stream_V_0, pointer</column>
<column name="pe_input_stream_V_0_full_n">in, 1, ap_fifo, pe_input_stream_V_0, pointer</column>
<column name="pe_input_stream_V_0_write">out, 1, ap_fifo, pe_input_stream_V_0, pointer</column>
<column name="pe_input_stream_V_1_din">out, 8, ap_fifo, pe_input_stream_V_1, pointer</column>
<column name="pe_input_stream_V_1_full_n">in, 1, ap_fifo, pe_input_stream_V_1, pointer</column>
<column name="pe_input_stream_V_1_write">out, 1, ap_fifo, pe_input_stream_V_1, pointer</column>
<column name="pe_input_stream_V_2_din">out, 8, ap_fifo, pe_input_stream_V_2, pointer</column>
<column name="pe_input_stream_V_2_full_n">in, 1, ap_fifo, pe_input_stream_V_2, pointer</column>
<column name="pe_input_stream_V_2_write">out, 1, ap_fifo, pe_input_stream_V_2, pointer</column>
<column name="pe_input_stream_V_3_din">out, 8, ap_fifo, pe_input_stream_V_3, pointer</column>
<column name="pe_input_stream_V_3_full_n">in, 1, ap_fifo, pe_input_stream_V_3, pointer</column>
<column name="pe_input_stream_V_3_write">out, 1, ap_fifo, pe_input_stream_V_3, pointer</column>
<column name="pe_input_stream_V_4_din">out, 8, ap_fifo, pe_input_stream_V_4, pointer</column>
<column name="pe_input_stream_V_4_full_n">in, 1, ap_fifo, pe_input_stream_V_4, pointer</column>
<column name="pe_input_stream_V_4_write">out, 1, ap_fifo, pe_input_stream_V_4, pointer</column>
<column name="pe_input_stream_V_5_din">out, 8, ap_fifo, pe_input_stream_V_5, pointer</column>
<column name="pe_input_stream_V_5_full_n">in, 1, ap_fifo, pe_input_stream_V_5, pointer</column>
<column name="pe_input_stream_V_5_write">out, 1, ap_fifo, pe_input_stream_V_5, pointer</column>
<column name="pe_input_stream_V_6_din">out, 8, ap_fifo, pe_input_stream_V_6, pointer</column>
<column name="pe_input_stream_V_6_full_n">in, 1, ap_fifo, pe_input_stream_V_6, pointer</column>
<column name="pe_input_stream_V_6_write">out, 1, ap_fifo, pe_input_stream_V_6, pointer</column>
<column name="pe_input_stream_V_7_din">out, 8, ap_fifo, pe_input_stream_V_7, pointer</column>
<column name="pe_input_stream_V_7_full_n">in, 1, ap_fifo, pe_input_stream_V_7, pointer</column>
<column name="pe_input_stream_V_7_write">out, 1, ap_fifo, pe_input_stream_V_7, pointer</column>
<column name="pe_input_stream_V_8_din">out, 8, ap_fifo, pe_input_stream_V_8, pointer</column>
<column name="pe_input_stream_V_8_full_n">in, 1, ap_fifo, pe_input_stream_V_8, pointer</column>
<column name="pe_input_stream_V_8_write">out, 1, ap_fifo, pe_input_stream_V_8, pointer</column>
<column name="pe_weight_stream_V_din">out, 8, ap_fifo, pe_weight_stream_V, pointer</column>
<column name="pe_weight_stream_V_full_n">in, 1, ap_fifo, pe_weight_stream_V, pointer</column>
<column name="pe_weight_stream_V_write">out, 1, ap_fifo, pe_weight_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
