--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 14.387 ns
From           : slot_id[1]
To             : dispatch:cmd0|pres_state.reply
From Clock     : --
To Clock       : inclk14
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 9.793 ns
From           : fpga_thermo:fpga_thermo0|smb_master:master|binary_counter:timer_counter|count[3]
To             : smb_clk
From Clock     : inclk14
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.026 ns
From           : fibre_rx_data[3]
To             : mictor_o[4]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.418 ns
From           : altera_internal_jtag
To             : sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Worst-case Minimum tco
Slack          : N/A
Required Time  : None
Actual Time    : 1.053 ns
From           : cc_pll:pll0|altpll:altpll_component|_extclk2
To             : lvds_clk
From Clock     : inclk14
To Clock       : --
Failed Paths   : 0

Type           : Worst-case Minimum tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.404 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'cc_pll:pll0|altpll:altpll_component|_clk2'
Slack          : 0.474 ns
Required Time  : 200.00 MHz ( period = 5.000 ns )
Actual Time    : 220.95 MHz ( period = 4.526 ns )
From           : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_kkg1:auto_generated|alt_sync_fifo_aem:sync_fifo|cntr_808:cntr1|safe_q[0]~71
To             : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_kkg1:auto_generated|alt_sync_fifo_aem:sync_fifo|cntr_808:cntr1|safe_q[0]~72
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk2
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'cc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 0.842 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 54.60 MHz ( period = 18.316 ns )
From           : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_eq41:auto_generated|ram_block1a3~portb_address_reg10
To             : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_vm01:auto_generated|ram_block1a27~porta_datain_reg1
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : 7.799 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 227.17 MHz ( period = 4.402 ns )
From           : sld_signaltap:auto_signaltap_0|bypass_reg_out
To             : sld_hub:sld_hub_inst|hub_tdo~698
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'fibre_rx_clkr'
Slack          : 16.530 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 288.18 MHz ( period = 3.470 ns )
From           : issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_cc51:auto_generated|a_fefifo_h3d:write_state|b_full
To             : issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_cc51:auto_generated|a_graycounter_v16:wrptr_g|power_modified_counter_values[4]
From Clock     : fibre_rx_clkr
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Clock Setup: 'cc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 19.227 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_39a1:auto_generated|alt_sync_fifo_jkm:sync_fifo|dffe7a[2]
To             : issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_39a1:auto_generated|alt_sync_fifo_jkm:sync_fifo|dffe8a[2]
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Clock Hold: 'cc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 0.526 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data_o[18]
To             : issue_reply:issue_reply0|cmd_translator:i_cmd_translator|cmd_translator_ret_dat_fsm:i_return_data_cmd|data_reg[18]
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'fibre_rx_clkr'
Slack          : 0.538 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_cc51:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe10|dffe12a[2]
To             : issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_cc51:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe10|dffe13a[2]
From Clock     : fibre_rx_clkr
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Clock Hold: 'altera_internal_jtag~TCKUTAP'
Slack          : 0.539 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]
To             : sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Hold: 'cc_pll:pll0|altpll:altpll_component|_clk2'
Slack          : 0.542 ns
Required Time  : 200.00 MHz ( period = 5.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_kkg1:auto_generated|alt_sync_fifo_aem:sync_fifo|cntr_808:cntr1|safe_q[4]~61
To             : issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_kkg1:auto_generated|alt_sync_fifo_aem:sync_fifo|dffe7a[4]
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk2
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Hold: 'cc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 0.659 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_39a1:auto_generated|alt_sync_fifo_jkm:sync_fifo|dffe7a[0]
To             : issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_39a1:auto_generated|alt_sync_fifo_jkm:sync_fifo|dffe8a[0]
From Clock     : cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : cc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

