# RISCV-CPU
Yuxi Liu(@louisja1)
This is [a course project](https://github.com/louisja1/CPU-RISCV/blob/master/documents/project-v1.0.pdf) of Computer Architecture
## Introduction
Implement a CPU of RISC-V by HDL. <br>
Implement the instruction set from [User Level ISA Specification](https://github.com/louisja1/CPU-RISCV/blob/master/documents/riscv-spec-v2.2.pdf) RV32I 2.1 to 2.7.
