<interfaceDefinition version='1.2' language='vhdl' kind='component' name='add2'>
	<useClause path='ieee.std_logic_1164.all' />
	<portList>
		<port name='i_a' direction='in' type='STD_LOGIC_VECTOR (1 downto 0)' kind='array' library='work' package='add2' packedDimension='(1 downto 0)' />
		<port name='i_b' direction='in' type='STD_LOGIC_VECTOR (1 downto 0)' kind='array' library='work' package='add2' packedDimension='(1 downto 0)' />
		<port name='i_cin' direction='in' type='STD_LOGIC' kind='' />
		<port name='o_sum' direction='out' type='STD_LOGIC_VECTOR (1 downto 0)' kind='array' library='work' package='add2' packedDimension='(1 downto 0)' />
		<port name='o_cout' direction='out' type='STD_LOGIC' kind='' />
	</portList>
</interfaceDefinition>
