command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4976009	File	/home/p4ultr4n/workplace/ReVeal/raw_code/iommu_config_write_1.c								
ANR	4976010	Function	iommu_config_write	1:0:0:1367							
ANR	4976011	FunctionDef	"iommu_config_write (void * opaque , hwaddr addr , uint64_t val , unsigned size)"		4976010	0					
ANR	4976012	CompoundStatement		5:0:120:1367	4976010	0					
ANR	4976013	IdentifierDeclStatement	IOMMUState * is = opaque ;	7:4:127:150	4976010	0	True				
ANR	4976014	IdentifierDecl	* is = opaque		4976010	0					
ANR	4976015	IdentifierDeclType	IOMMUState *		4976010	0					
ANR	4976016	Identifier	is		4976010	1					
ANR	4976017	AssignmentExpression	* is = opaque		4976010	2		=			
ANR	4976018	Identifier	opaque		4976010	0					
ANR	4976019	Identifier	opaque		4976010	1					
ANR	4976020	Statement	IOMMU_DPRINTF	11:4:159:171	4976010	1	True				
ANR	4976021	Statement	(	11:17:172:172	4976010	2	True				
ANR	4976022	Statement	"""IOMMU config write: 0x%"""	11:18:173:197	4976010	3	True				
ANR	4976023	Statement	HWADDR_PRIx	11:44:199:209	4976010	4	True				
ANR	4976024	Statement	""" val: %"""	11:56:211:219	4976010	5	True				
ANR	4976025	Statement	PRIx64	11:66:221:226	4976010	6	True				
ANR	4976026	Statement	""" size: %d\\n"""	13:18:247:259	4976010	7	True				
ANR	4976027	Statement	","	13:31:260:260	4976010	8	True				
ANR	4976028	Statement	addr	13:33:262:265	4976010	9	True				
ANR	4976029	Statement	","	13:37:266:266	4976010	10	True				
ANR	4976030	Statement	val	13:39:268:270	4976010	11	True				
ANR	4976031	Statement	","	13:42:271:271	4976010	12	True				
ANR	4976032	Statement	size	13:44:273:276	4976010	13	True				
ANR	4976033	Statement	)	13:48:277:277	4976010	14	True				
ANR	4976034	ExpressionStatement		13:49:278:278	4976010	15	True				
ANR	4976035	SwitchStatement	switch ( addr )		4976010	16					
ANR	4976036	Condition	addr	17:12:295:298	4976010	0	True				
ANR	4976037	Identifier	addr		4976010	0					
ANR	4976038	CompoundStatement		13:18:180:180	4976010	1					
ANR	4976039	Label	case IOMMU_CTRL :	19:4:308:323	4976010	0	True				
ANR	4976040	Identifier	IOMMU_CTRL		4976010	0					
ANR	4976041	IfStatement	if ( size == 4 )		4976010	1					
ANR	4976042	Condition	size == 4	21:12:338:346	4976010	0	True				
ANR	4976043	EqualityExpression	size == 4		4976010	0		==			
ANR	4976044	Identifier	size		4976010	0					
ANR	4976045	PrimaryExpression	4		4976010	1					
ANR	4976046	CompoundStatement		17:23:228:228	4976010	1					
ANR	4976047	Statement	is	23:12:364:365	4976010	0	True				
ANR	4976048	Statement	->	23:14:366:367	4976010	1	True				
ANR	4976049	Statement	regs	23:16:368:371	4976010	2	True				
ANR	4976050	Statement	[	23:20:372:372	4976010	3	True				
ANR	4976051	Statement	IOMMU_CTRL	23:21:373:382	4976010	4	True				
ANR	4976052	Statement	>>	23:32:384:385	4976010	5	True				
ANR	4976053	Statement	3	23:35:387:387	4976010	6	True				
ANR	4976054	Statement	]	23:36:388:388	4976010	7	True				
ANR	4976055	Statement	&=	23:38:390:391	4976010	8	True				
ANR	4976056	Statement	0xffffffffUL	23:41:393:404	4976010	9	True				
ANR	4976057	ExpressionStatement	L	23:53:405:406	4976010	10	True				
ANR	4976058	Identifier	L		4976010	0					
ANR	4976059	ExpressionStatement	is -> regs [ IOMMU_CTRL >> 3 ] |= val << 32	25:12:421:459	4976010	11	True				
ANR	4976060	AssignmentExpression	is -> regs [ IOMMU_CTRL >> 3 ] |= val << 32		4976010	0		|=			
ANR	4976061	ArrayIndexing	is -> regs [ IOMMU_CTRL >> 3 ]		4976010	0					
ANR	4976062	PtrMemberAccess	is -> regs		4976010	0					
ANR	4976063	Identifier	is		4976010	0					
ANR	4976064	Identifier	regs		4976010	1					
ANR	4976065	ShiftExpression	IOMMU_CTRL >> 3		4976010	1		>>			
ANR	4976066	Identifier	IOMMU_CTRL		4976010	0					
ANR	4976067	PrimaryExpression	3		4976010	1					
ANR	4976068	ShiftExpression	val << 32		4976010	1		<<			
ANR	4976069	Identifier	val		4976010	0					
ANR	4976070	PrimaryExpression	32		4976010	1					
ANR	4976071	ElseStatement	else		4976010	0					
ANR	4976072	CompoundStatement		23:15:356:356	4976010	0					
ANR	4976073	ExpressionStatement	is -> regs [ IOMMU_CTRL ] = val	29:12:492:518	4976010	0	True				
ANR	4976074	AssignmentExpression	is -> regs [ IOMMU_CTRL ] = val		4976010	0		=			
ANR	4976075	ArrayIndexing	is -> regs [ IOMMU_CTRL ]		4976010	0					
ANR	4976076	PtrMemberAccess	is -> regs		4976010	0					
ANR	4976077	Identifier	is		4976010	0					
ANR	4976078	Identifier	regs		4976010	1					
ANR	4976079	Identifier	IOMMU_CTRL		4976010	1					
ANR	4976080	Identifier	val		4976010	1					
ANR	4976081	BreakStatement	break ;	33:8:540:545	4976010	2	True				
ANR	4976082	Statement	case	35:4:552:555	4976010	3	True				
ANR	4976083	Statement	IOMMU_CTRL	35:9:557:566	4976010	4	True				
ANR	4976084	Statement	+	35:20:568:568	4976010	5	True				
ANR	4976085	Label	0x4 :	35:22:570:573	4976010	6	True				
ANR	4976086	Statement	is	37:8:584:585	4976010	7	True				
ANR	4976087	Statement	->	37:10:586:587	4976010	8	True				
ANR	4976088	Statement	regs	37:12:588:591	4976010	9	True				
ANR	4976089	Statement	[	37:16:592:592	4976010	10	True				
ANR	4976090	Statement	IOMMU_CTRL	37:17:593:602	4976010	11	True				
ANR	4976091	Statement	>>	37:28:604:605	4976010	12	True				
ANR	4976092	Statement	3	37:31:607:607	4976010	13	True				
ANR	4976093	Statement	]	37:32:608:608	4976010	14	True				
ANR	4976094	Statement	&=	37:34:610:611	4976010	15	True				
ANR	4976095	Statement	0xffffffff00000000UL	37:37:613:632	4976010	16	True				
ANR	4976096	ExpressionStatement	L	37:57:633:634	4976010	17	True				
ANR	4976097	Identifier	L		4976010	0					
ANR	4976098	Statement	is	39:8:645:646	4976010	18	True				
ANR	4976099	Statement	->	39:10:647:648	4976010	19	True				
ANR	4976100	Statement	regs	39:12:649:652	4976010	20	True				
ANR	4976101	Statement	[	39:16:653:653	4976010	21	True				
ANR	4976102	Statement	IOMMU_CTRL	39:17:654:663	4976010	22	True				
ANR	4976103	Statement	>>	39:28:665:666	4976010	23	True				
ANR	4976104	Statement	3	39:31:668:668	4976010	24	True				
ANR	4976105	Statement	]	39:32:669:669	4976010	25	True				
ANR	4976106	Statement	|=	39:34:671:672	4976010	26	True				
ANR	4976107	Statement	val	39:37:674:676	4976010	27	True				
ANR	4976108	Statement	&	39:41:678:678	4976010	28	True				
ANR	4976109	Statement	0xffffffffUL	39:43:680:691	4976010	29	True				
ANR	4976110	ExpressionStatement	L	39:55:692:693	4976010	30	True				
ANR	4976111	Identifier	L		4976010	0					
ANR	4976112	BreakStatement	break ;	41:8:704:709	4976010	31	True				
ANR	4976113	Label	case IOMMU_BASE :	43:4:716:731	4976010	32	True				
ANR	4976114	Identifier	IOMMU_BASE		4976010	0					
ANR	4976115	IfStatement	if ( size == 4 )		4976010	33					
ANR	4976116	Condition	size == 4	45:12:746:754	4976010	0	True				
ANR	4976117	EqualityExpression	size == 4		4976010	0		==			
ANR	4976118	Identifier	size		4976010	0					
ANR	4976119	PrimaryExpression	4		4976010	1					
ANR	4976120	CompoundStatement		41:23:636:636	4976010	1					
ANR	4976121	Statement	is	47:12:772:773	4976010	0	True				
ANR	4976122	Statement	->	47:14:774:775	4976010	1	True				
ANR	4976123	Statement	regs	47:16:776:779	4976010	2	True				
ANR	4976124	Statement	[	47:20:780:780	4976010	3	True				
ANR	4976125	Statement	IOMMU_BASE	47:21:781:790	4976010	4	True				
ANR	4976126	Statement	>>	47:32:792:793	4976010	5	True				
ANR	4976127	Statement	3	47:35:795:795	4976010	6	True				
ANR	4976128	Statement	]	47:36:796:796	4976010	7	True				
ANR	4976129	Statement	&=	47:38:798:799	4976010	8	True				
ANR	4976130	Statement	0xffffffffUL	47:41:801:812	4976010	9	True				
ANR	4976131	ExpressionStatement	L	47:53:813:814	4976010	10	True				
ANR	4976132	Identifier	L		4976010	0					
ANR	4976133	ExpressionStatement	is -> regs [ IOMMU_BASE >> 3 ] |= val << 32	49:12:829:867	4976010	11	True				
ANR	4976134	AssignmentExpression	is -> regs [ IOMMU_BASE >> 3 ] |= val << 32		4976010	0		|=			
ANR	4976135	ArrayIndexing	is -> regs [ IOMMU_BASE >> 3 ]		4976010	0					
ANR	4976136	PtrMemberAccess	is -> regs		4976010	0					
ANR	4976137	Identifier	is		4976010	0					
ANR	4976138	Identifier	regs		4976010	1					
ANR	4976139	ShiftExpression	IOMMU_BASE >> 3		4976010	1		>>			
ANR	4976140	Identifier	IOMMU_BASE		4976010	0					
ANR	4976141	PrimaryExpression	3		4976010	1					
ANR	4976142	ShiftExpression	val << 32		4976010	1		<<			
ANR	4976143	Identifier	val		4976010	0					
ANR	4976144	PrimaryExpression	32		4976010	1					
ANR	4976145	ElseStatement	else		4976010	0					
ANR	4976146	CompoundStatement		47:15:764:764	4976010	0					
ANR	4976147	ExpressionStatement	is -> regs [ IOMMU_BASE ] = val	53:12:900:926	4976010	0	True				
ANR	4976148	AssignmentExpression	is -> regs [ IOMMU_BASE ] = val		4976010	0		=			
ANR	4976149	ArrayIndexing	is -> regs [ IOMMU_BASE ]		4976010	0					
ANR	4976150	PtrMemberAccess	is -> regs		4976010	0					
ANR	4976151	Identifier	is		4976010	0					
ANR	4976152	Identifier	regs		4976010	1					
ANR	4976153	Identifier	IOMMU_BASE		4976010	1					
ANR	4976154	Identifier	val		4976010	1					
ANR	4976155	BreakStatement	break ;	57:8:948:953	4976010	34	True				
ANR	4976156	Statement	case	59:4:960:963	4976010	35	True				
ANR	4976157	Statement	IOMMU_BASE	59:9:965:974	4976010	36	True				
ANR	4976158	Statement	+	59:20:976:976	4976010	37	True				
ANR	4976159	Label	0x4 :	59:22:978:981	4976010	38	True				
ANR	4976160	Statement	is	61:8:992:993	4976010	39	True				
ANR	4976161	Statement	->	61:10:994:995	4976010	40	True				
ANR	4976162	Statement	regs	61:12:996:999	4976010	41	True				
ANR	4976163	Statement	[	61:16:1000:1000	4976010	42	True				
ANR	4976164	Statement	IOMMU_BASE	61:17:1001:1010	4976010	43	True				
ANR	4976165	Statement	>>	61:28:1012:1013	4976010	44	True				
ANR	4976166	Statement	3	61:31:1015:1015	4976010	45	True				
ANR	4976167	Statement	]	61:32:1016:1016	4976010	46	True				
ANR	4976168	Statement	&=	61:34:1018:1019	4976010	47	True				
ANR	4976169	Statement	0xffffffff00000000UL	61:37:1021:1040	4976010	48	True				
ANR	4976170	ExpressionStatement	L	61:57:1041:1042	4976010	49	True				
ANR	4976171	Identifier	L		4976010	0					
ANR	4976172	Statement	is	63:8:1053:1054	4976010	50	True				
ANR	4976173	Statement	->	63:10:1055:1056	4976010	51	True				
ANR	4976174	Statement	regs	63:12:1057:1060	4976010	52	True				
ANR	4976175	Statement	[	63:16:1061:1061	4976010	53	True				
ANR	4976176	Statement	IOMMU_BASE	63:17:1062:1071	4976010	54	True				
ANR	4976177	Statement	>>	63:28:1073:1074	4976010	55	True				
ANR	4976178	Statement	3	63:31:1076:1076	4976010	56	True				
ANR	4976179	Statement	]	63:32:1077:1077	4976010	57	True				
ANR	4976180	Statement	|=	63:34:1079:1080	4976010	58	True				
ANR	4976181	Statement	val	63:37:1082:1084	4976010	59	True				
ANR	4976182	Statement	&	63:41:1086:1086	4976010	60	True				
ANR	4976183	Statement	0xffffffffUL	63:43:1088:1099	4976010	61	True				
ANR	4976184	ExpressionStatement	L	63:55:1100:1101	4976010	62	True				
ANR	4976185	Identifier	L		4976010	0					
ANR	4976186	BreakStatement	break ;	65:8:1112:1117	4976010	63	True				
ANR	4976187	Label	default :	67:4:1124:1131	4976010	64	True				
ANR	4976188	Identifier	default		4976010	0					
ANR	4976189	Statement	qemu_log_mask	69:8:1142:1154	4976010	65	True				
ANR	4976190	Statement	(	69:21:1155:1155	4976010	66	True				
ANR	4976191	Statement	LOG_UNIMP	69:22:1156:1164	4976010	67	True				
ANR	4976192	Statement	","	69:31:1165:1165	4976010	68	True				
ANR	4976193	Statement	"""apb iommu: Unimplemented register write """	71:18:1186:1227	4976010	69	True				
ANR	4976194	Statement	"""reg 0x%"""	73:18:1248:1256	4976010	70	True				
ANR	4976195	Statement	HWADDR_PRIx	73:28:1258:1268	4976010	71	True				
ANR	4976196	Statement	""" size 0x%x value 0x%"""	73:40:1270:1291	4976010	72	True				
ANR	4976197	Statement	PRIx64	73:63:1293:1298	4976010	73	True				
ANR	4976198	Statement	"""\\n"""	73:70:1300:1303	4976010	74	True				
ANR	4976199	Statement	","	73:74:1304:1304	4976010	75	True				
ANR	4976200	Statement	addr	75:18:1325:1328	4976010	76	True				
ANR	4976201	Statement	","	75:22:1329:1329	4976010	77	True				
ANR	4976202	Statement	size	75:24:1331:1334	4976010	78	True				
ANR	4976203	Statement	","	75:28:1335:1335	4976010	79	True				
ANR	4976204	Statement	val	75:30:1337:1339	4976010	80	True				
ANR	4976205	Statement	)	75:33:1340:1340	4976010	81	True				
ANR	4976206	ExpressionStatement		75:34:1341:1341	4976010	82	True				
ANR	4976207	BreakStatement	break ;	77:8:1352:1357	4976010	83	True				
ANR	4976208	ReturnType	static void		4976010	1					
ANR	4976209	Identifier	iommu_config_write		4976010	2					
ANR	4976210	ParameterList	"void * opaque , hwaddr addr , uint64_t val , unsigned size"		4976010	3					
ANR	4976211	Parameter	void * opaque	1:31:31:42	4976010	0	True				
ANR	4976212	ParameterType	void *		4976010	0					
ANR	4976213	Identifier	opaque		4976010	1					
ANR	4976214	Parameter	hwaddr addr	1:45:45:55	4976010	1	True				
ANR	4976215	ParameterType	hwaddr		4976010	0					
ANR	4976216	Identifier	addr		4976010	1					
ANR	4976217	Parameter	uint64_t val	3:31:90:101	4976010	2	True				
ANR	4976218	ParameterType	uint64_t		4976010	0					
ANR	4976219	Identifier	val		4976010	1					
ANR	4976220	Parameter	unsigned size	3:45:104:116	4976010	3	True				
ANR	4976221	ParameterType	unsigned		4976010	0					
ANR	4976222	Identifier	size		4976010	1					
ANR	4976223	CFGEntryNode	ENTRY		4976010		True				
ANR	4976224	CFGExitNode	EXIT		4976010		True				
ANR	4976225	Symbol	val		4976010						
ANR	4976226	Symbol	opaque		4976010						
ANR	4976227	Symbol	is		4976010						
ANR	4976228	Symbol	IOMMU_CTRL		4976010						
ANR	4976229	Symbol	IOMMU_BASE		4976010						
ANR	4976230	Symbol	* is		4976010						
ANR	4976231	Symbol	size		4976010						
ANR	4976232	Symbol	* * is		4976010						
ANR	4976233	Symbol	* is -> regs		4976010						
ANR	4976234	Symbol	is -> regs		4976010						
ANR	4976235	Symbol	* IOMMU_CTRL		4976010						
ANR	4976236	Symbol	addr		4976010						
ANR	4976237	Symbol	* IOMMU_BASE		4976010						
