// Seed: 1580810950
module module_0;
  id_1(
      -1
  );
  assign id_2 = id_2;
  localparam id_3 = -1;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1
);
  always id_0 <= -1'b0;
  supply1 id_3;
  wire id_4, id_5, id_6, id_7;
  assign id_3 = 1;
  wor id_8, id_9, id_10, id_11 = 1;
  wire id_12;
  wire id_14;
  module_0 modCall_1 ();
  id_15(
      .id_0(-id_12), .id_1(id_6), .id_2(1), .id_3(1), .id_4(1), .id_5(id_0)
  );
  wire id_16;
  and primCall (id_0, id_1, id_10, id_11, id_12, id_14, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
endmodule
