{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 23:42:01 2010 " "Info: Processing started: Fri Jul 23 23:42:01 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Controler -c Controler --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Controler -c Controler --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PClk " "Info: Assuming node \"PClk\" is an undefined clock" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 11 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "PClk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PClk register state\[16\]~reg0 register state\[0\]~reg0 135.06 MHz 7.404 ns Internal " "Info: Clock \"PClk\" has Internal fmax of 135.06 MHz between source register \"state\[16\]~reg0\" and destination register \"state\[0\]~reg0\" (period= 7.404 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.143 ns + Longest register register " "Info: + Longest register to register delay is 7.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[16\]~reg0 1 REG LC_X11_Y14_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y14_N7; Fanout = 4; REG Node = 'state\[16\]~reg0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[16]~reg0 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.292 ns) 1.641 ns ExCode~27 2 COMB LC_X12_Y13_N3 7 " "Info: 2: + IC(1.349 ns) + CELL(0.292 ns) = 1.641 ns; Loc. = LC_X12_Y13_N3; Fanout = 7; COMB Node = 'ExCode~27'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { state[16]~reg0 ExCode~27 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.114 ns) 2.203 ns CP0Write~7 3 COMB LC_X12_Y13_N8 4 " "Info: 3: + IC(0.448 ns) + CELL(0.114 ns) = 2.203 ns; Loc. = LC_X12_Y13_N8; Fanout = 4; COMB Node = 'CP0Write~7'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { ExCode~27 CP0Write~7 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.292 ns) 3.687 ns Equal3~98 4 COMB LC_X8_Y13_N5 3 " "Info: 4: + IC(1.192 ns) + CELL(0.292 ns) = 3.687 ns; Loc. = LC_X8_Y13_N5; Fanout = 3; COMB Node = 'Equal3~98'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { CP0Write~7 Equal3~98 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.292 ns) 5.123 ns Equal7~139 5 COMB LC_X11_Y13_N7 1 " "Info: 5: + IC(1.144 ns) + CELL(0.292 ns) = 5.123 ns; Loc. = LC_X11_Y13_N7; Fanout = 1; COMB Node = 'Equal7~139'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { Equal3~98 Equal7~139 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.292 ns) 5.879 ns Equal7~142 6 COMB LC_X11_Y13_N5 1 " "Info: 6: + IC(0.464 ns) + CELL(0.292 ns) = 5.879 ns; Loc. = LC_X11_Y13_N5; Fanout = 1; COMB Node = 'Equal7~142'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Equal7~139 Equal7~142 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.114 ns) 6.416 ns Selector17~307 7 COMB LC_X11_Y13_N3 1 " "Info: 7: + IC(0.423 ns) + CELL(0.114 ns) = 6.416 ns; Loc. = LC_X11_Y13_N3; Fanout = 1; COMB Node = 'Selector17~307'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Equal7~142 Selector17~307 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.309 ns) 7.143 ns state\[0\]~reg0 8 REG LC_X11_Y13_N9 14 " "Info: 8: + IC(0.418 ns) + CELL(0.309 ns) = 7.143 ns; Loc. = LC_X11_Y13_N9; Fanout = 14; REG Node = 'state\[0\]~reg0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { Selector17~307 state[0]~reg0 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.705 ns ( 23.87 % ) " "Info: Total cell delay = 1.705 ns ( 23.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.438 ns ( 76.13 % ) " "Info: Total interconnect delay = 5.438 ns ( 76.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.143 ns" { state[16]~reg0 ExCode~27 CP0Write~7 Equal3~98 Equal7~139 Equal7~142 Selector17~307 state[0]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.143 ns" { state[16]~reg0 {} ExCode~27 {} CP0Write~7 {} Equal3~98 {} Equal7~139 {} Equal7~142 {} Selector17~307 {} state[0]~reg0 {} } { 0.000ns 1.349ns 0.448ns 1.192ns 1.144ns 0.464ns 0.423ns 0.418ns } { 0.000ns 0.292ns 0.114ns 0.292ns 0.292ns 0.292ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.211 ns + Shortest register " "Info: + Shortest clock path from clock \"PClk\" to destination register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 18; CLK Node = 'PClk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.711 ns) 3.211 ns state\[0\]~reg0 2 REG LC_X11_Y13_N9 14 " "Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X11_Y13_N9; Fanout = 14; REG Node = 'state\[0\]~reg0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { PClk state[0]~reg0 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.89 % ) " "Info: Total cell delay = 2.180 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.11 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk state[0]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} state[0]~reg0 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk source 3.211 ns - Longest register " "Info: - Longest clock path from clock \"PClk\" to source register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 18; CLK Node = 'PClk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.711 ns) 3.211 ns state\[16\]~reg0 2 REG LC_X11_Y14_N7 4 " "Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X11_Y14_N7; Fanout = 4; REG Node = 'state\[16\]~reg0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { PClk state[16]~reg0 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.89 % ) " "Info: Total cell delay = 2.180 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.11 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk state[16]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} state[16]~reg0 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk state[0]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} state[0]~reg0 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk state[16]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} state[16]~reg0 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.143 ns" { state[16]~reg0 ExCode~27 CP0Write~7 Equal3~98 Equal7~139 Equal7~142 Selector17~307 state[0]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.143 ns" { state[16]~reg0 {} ExCode~27 {} CP0Write~7 {} Equal3~98 {} Equal7~139 {} Equal7~142 {} Selector17~307 {} state[0]~reg0 {} } { 0.000ns 1.349ns 0.448ns 1.192ns 1.144ns 0.464ns 0.423ns 0.418ns } { 0.000ns 0.292ns 0.114ns 0.292ns 0.292ns 0.292ns 0.114ns 0.309ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk state[0]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} state[0]~reg0 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk state[16]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} state[16]~reg0 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "state\[0\]~reg0 IR\[30\] PClk 13.996 ns register " "Info: tsu for register \"state\[0\]~reg0\" (data pin = \"IR\[30\]\", clock pin = \"PClk\") is 13.996 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.170 ns + Longest pin register " "Info: + Longest pin to register delay is 17.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IR\[30\] 1 PIN PIN_228 13 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_228; Fanout = 13; PIN Node = 'IR\[30\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[30] } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.251 ns) + CELL(0.114 ns) 8.840 ns is_sl~11 2 COMB LC_X9_Y11_N8 4 " "Info: 2: + IC(7.251 ns) + CELL(0.114 ns) = 8.840 ns; Loc. = LC_X9_Y11_N8; Fanout = 4; COMB Node = 'is_sl~11'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.365 ns" { IR[30] is_sl~11 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.590 ns) 10.721 ns is_r 3 COMB LC_X8_Y13_N9 3 " "Info: 3: + IC(1.291 ns) + CELL(0.590 ns) = 10.721 ns; Loc. = LC_X8_Y13_N9; Fanout = 3; COMB Node = 'is_r'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { is_sl~11 is_r } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.442 ns) 12.726 ns Selector17~308 4 COMB LC_X11_Y12_N9 1 " "Info: 4: + IC(1.563 ns) + CELL(0.442 ns) = 12.726 ns; Loc. = LC_X11_Y12_N9; Fanout = 1; COMB Node = 'Selector17~308'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.005 ns" { is_r Selector17~308 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.256 ns) + CELL(0.442 ns) 15.424 ns Selector17~309 5 COMB LC_X10_Y13_N7 1 " "Info: 5: + IC(2.256 ns) + CELL(0.442 ns) = 15.424 ns; Loc. = LC_X10_Y13_N7; Fanout = 1; COMB Node = 'Selector17~309'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { Selector17~308 Selector17~309 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 15.720 ns Selector17~310 6 COMB LC_X10_Y13_N8 1 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 15.720 ns; Loc. = LC_X10_Y13_N8; Fanout = 1; COMB Node = 'Selector17~310'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector17~309 Selector17~310 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.738 ns) 17.170 ns state\[0\]~reg0 7 REG LC_X11_Y13_N9 14 " "Info: 7: + IC(0.712 ns) + CELL(0.738 ns) = 17.170 ns; Loc. = LC_X11_Y13_N9; Fanout = 14; REG Node = 'state\[0\]~reg0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { Selector17~310 state[0]~reg0 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.915 ns ( 22.80 % ) " "Info: Total cell delay = 3.915 ns ( 22.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.255 ns ( 77.20 % ) " "Info: Total interconnect delay = 13.255 ns ( 77.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.170 ns" { IR[30] is_sl~11 is_r Selector17~308 Selector17~309 Selector17~310 state[0]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "17.170 ns" { IR[30] {} IR[30]~out0 {} is_sl~11 {} is_r {} Selector17~308 {} Selector17~309 {} Selector17~310 {} state[0]~reg0 {} } { 0.000ns 0.000ns 7.251ns 1.291ns 1.563ns 2.256ns 0.182ns 0.712ns } { 0.000ns 1.475ns 0.114ns 0.590ns 0.442ns 0.442ns 0.114ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.211 ns - Shortest register " "Info: - Shortest clock path from clock \"PClk\" to destination register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 18; CLK Node = 'PClk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.711 ns) 3.211 ns state\[0\]~reg0 2 REG LC_X11_Y13_N9 14 " "Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X11_Y13_N9; Fanout = 14; REG Node = 'state\[0\]~reg0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { PClk state[0]~reg0 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.89 % ) " "Info: Total cell delay = 2.180 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.11 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk state[0]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} state[0]~reg0 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.170 ns" { IR[30] is_sl~11 is_r Selector17~308 Selector17~309 Selector17~310 state[0]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "17.170 ns" { IR[30] {} IR[30]~out0 {} is_sl~11 {} is_r {} Selector17~308 {} Selector17~309 {} Selector17~310 {} state[0]~reg0 {} } { 0.000ns 0.000ns 7.251ns 1.291ns 1.563ns 2.256ns 0.182ns 0.712ns } { 0.000ns 1.475ns 0.114ns 0.590ns 0.442ns 0.442ns 0.114ns 0.738ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk state[0]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} state[0]~reg0 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "PClk ALUOp\[0\] state\[16\]~reg0 16.763 ns register " "Info: tco from clock \"PClk\" to destination pin \"ALUOp\[0\]\" through register \"state\[16\]~reg0\" is 16.763 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk source 3.211 ns + Longest register " "Info: + Longest clock path from clock \"PClk\" to source register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 18; CLK Node = 'PClk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.711 ns) 3.211 ns state\[16\]~reg0 2 REG LC_X11_Y14_N7 4 " "Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X11_Y14_N7; Fanout = 4; REG Node = 'state\[16\]~reg0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { PClk state[16]~reg0 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.89 % ) " "Info: Total cell delay = 2.180 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.11 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk state[16]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} state[16]~reg0 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.328 ns + Longest register pin " "Info: + Longest register to pin delay is 13.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[16\]~reg0 1 REG LC_X11_Y14_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y14_N7; Fanout = 4; REG Node = 'state\[16\]~reg0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[16]~reg0 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.292 ns) 1.641 ns ExCode~27 2 COMB LC_X12_Y13_N3 7 " "Info: 2: + IC(1.349 ns) + CELL(0.292 ns) = 1.641 ns; Loc. = LC_X12_Y13_N3; Fanout = 7; COMB Node = 'ExCode~27'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { state[16]~reg0 ExCode~27 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.114 ns) 3.687 ns ALUSrcB~18 3 COMB LC_X9_Y12_N9 2 " "Info: 3: + IC(1.932 ns) + CELL(0.114 ns) = 3.687 ns; Loc. = LC_X9_Y12_N9; Fanout = 2; COMB Node = 'ALUSrcB~18'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { ExCode~27 ALUSrcB~18 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.442 ns) 5.224 ns ALUOp~1687 4 COMB LC_X9_Y12_N4 1 " "Info: 4: + IC(1.095 ns) + CELL(0.442 ns) = 5.224 ns; Loc. = LC_X9_Y12_N4; Fanout = 1; COMB Node = 'ALUOp~1687'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { ALUSrcB~18 ALUOp~1687 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.442 ns) 6.844 ns ALUOp~1690 5 COMB LC_X10_Y11_N9 1 " "Info: 5: + IC(1.178 ns) + CELL(0.442 ns) = 6.844 ns; Loc. = LC_X10_Y11_N9; Fanout = 1; COMB Node = 'ALUOp~1690'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { ALUOp~1687 ALUOp~1690 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.376 ns) + CELL(2.108 ns) 13.328 ns ALUOp\[0\] 6 PIN PIN_101 0 " "Info: 6: + IC(4.376 ns) + CELL(2.108 ns) = 13.328 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'ALUOp\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.484 ns" { ALUOp~1690 ALUOp[0] } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.398 ns ( 25.50 % ) " "Info: Total cell delay = 3.398 ns ( 25.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.930 ns ( 74.50 % ) " "Info: Total interconnect delay = 9.930 ns ( 74.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.328 ns" { state[16]~reg0 ExCode~27 ALUSrcB~18 ALUOp~1687 ALUOp~1690 ALUOp[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "13.328 ns" { state[16]~reg0 {} ExCode~27 {} ALUSrcB~18 {} ALUOp~1687 {} ALUOp~1690 {} ALUOp[0] {} } { 0.000ns 1.349ns 1.932ns 1.095ns 1.178ns 4.376ns } { 0.000ns 0.292ns 0.114ns 0.442ns 0.442ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk state[16]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} state[16]~reg0 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.328 ns" { state[16]~reg0 ExCode~27 ALUSrcB~18 ALUOp~1687 ALUOp~1690 ALUOp[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "13.328 ns" { state[16]~reg0 {} ExCode~27 {} ALUSrcB~18 {} ALUOp~1687 {} ALUOp~1690 {} ALUOp[0] {} } { 0.000ns 1.349ns 1.932ns 1.095ns 1.178ns 4.376ns } { 0.000ns 0.292ns 0.114ns 0.442ns 0.442ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Branch_al\[20\] RegWrite 23.220 ns Longest " "Info: Longest tpd from source pin \"Branch_al\[20\]\" to destination pin \"RegWrite\" is 23.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Branch_al\[20\] 1 PIN PIN_193 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_193; Fanout = 1; PIN Node = 'Branch_al\[20\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Branch_al[20] } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.010 ns) + CELL(0.590 ns) 7.075 ns is_Branch_al2~32 2 COMB LC_X46_Y26_N2 2 " "Info: 2: + IC(5.010 ns) + CELL(0.590 ns) = 7.075 ns; Loc. = LC_X46_Y26_N2; Fanout = 2; COMB Node = 'is_Branch_al2~32'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Branch_al[20] is_Branch_al2~32 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 250 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.947 ns) + CELL(0.442 ns) 13.464 ns ALUOp~1682 3 COMB LC_X10_Y12_N5 3 " "Info: 3: + IC(5.947 ns) + CELL(0.442 ns) = 13.464 ns; Loc. = LC_X10_Y12_N5; Fanout = 3; COMB Node = 'ALUOp~1682'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.389 ns" { is_Branch_al2~32 ALUOp~1682 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.114 ns) 14.033 ns ALUOp~1683 4 COMB LC_X10_Y12_N3 2 " "Info: 4: + IC(0.455 ns) + CELL(0.114 ns) = 14.033 ns; Loc. = LC_X10_Y12_N3; Fanout = 2; COMB Node = 'ALUOp~1683'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALUOp~1682 ALUOp~1683 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.114 ns) 15.249 ns RFSource~46 5 COMB LC_X8_Y12_N1 3 " "Info: 5: + IC(1.102 ns) + CELL(0.114 ns) = 15.249 ns; Loc. = LC_X8_Y12_N1; Fanout = 3; COMB Node = 'RFSource~46'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { ALUOp~1683 RFSource~46 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.292 ns) 17.152 ns RegDst~61 6 COMB LC_X10_Y14_N9 2 " "Info: 6: + IC(1.611 ns) + CELL(0.292 ns) = 17.152 ns; Loc. = LC_X10_Y14_N9; Fanout = 2; COMB Node = 'RegDst~61'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { RFSource~46 RegDst~61 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 17.880 ns RegWrite~11 7 COMB LC_X10_Y14_N6 1 " "Info: 7: + IC(0.436 ns) + CELL(0.292 ns) = 17.880 ns; Loc. = LC_X10_Y14_N6; Fanout = 1; COMB Node = 'RegWrite~11'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { RegDst~61 RegWrite~11 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.232 ns) + CELL(2.108 ns) 23.220 ns RegWrite 8 PIN PIN_63 0 " "Info: 8: + IC(3.232 ns) + CELL(2.108 ns) = 23.220 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'RegWrite'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.340 ns" { RegWrite~11 RegWrite } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.427 ns ( 23.37 % ) " "Info: Total cell delay = 5.427 ns ( 23.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.793 ns ( 76.63 % ) " "Info: Total interconnect delay = 17.793 ns ( 76.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.220 ns" { Branch_al[20] is_Branch_al2~32 ALUOp~1682 ALUOp~1683 RFSource~46 RegDst~61 RegWrite~11 RegWrite } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "23.220 ns" { Branch_al[20] {} Branch_al[20]~out0 {} is_Branch_al2~32 {} ALUOp~1682 {} ALUOp~1683 {} RFSource~46 {} RegDst~61 {} RegWrite~11 {} RegWrite {} } { 0.000ns 0.000ns 5.010ns 5.947ns 0.455ns 1.102ns 1.611ns 0.436ns 3.232ns } { 0.000ns 1.475ns 0.590ns 0.442ns 0.114ns 0.114ns 0.292ns 0.292ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "state\[7\]~reg0 IR\[31\] PClk -4.669 ns register " "Info: th for register \"state\[7\]~reg0\" (data pin = \"IR\[31\]\", clock pin = \"PClk\") is -4.669 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClk destination 3.211 ns + Longest register " "Info: + Longest clock path from clock \"PClk\" to destination register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PClk 1 CLK PIN_29 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 18; CLK Node = 'PClk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClk } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.711 ns) 3.211 ns state\[7\]~reg0 2 REG LC_X9_Y13_N4 7 " "Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X9_Y13_N4; Fanout = 7; REG Node = 'state\[7\]~reg0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { PClk state[7]~reg0 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.89 % ) " "Info: Total cell delay = 2.180 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.11 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk state[7]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} state[7]~reg0 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.895 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IR\[31\] 1 PIN PIN_23 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_23; Fanout = 16; PIN Node = 'IR\[31\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[31] } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.117 ns) + CELL(0.309 ns) 7.895 ns state\[7\]~reg0 2 REG LC_X9_Y13_N4 7 " "Info: 2: + IC(6.117 ns) + CELL(0.309 ns) = 7.895 ns; Loc. = LC_X9_Y13_N4; Fanout = 7; REG Node = 'state\[7\]~reg0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.426 ns" { IR[31] state[7]~reg0 } "NODE_NAME" } } { "Controler.v" "" { Text "D:/编程/verilog HDL/cpu/Controler/Controler.v" 242 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.778 ns ( 22.52 % ) " "Info: Total cell delay = 1.778 ns ( 22.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.117 ns ( 77.48 % ) " "Info: Total interconnect delay = 6.117 ns ( 77.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.895 ns" { IR[31] state[7]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.895 ns" { IR[31] {} IR[31]~out0 {} state[7]~reg0 {} } { 0.000ns 0.000ns 6.117ns } { 0.000ns 1.469ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { PClk state[7]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { PClk {} PClk~out0 {} state[7]~reg0 {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.895 ns" { IR[31] state[7]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.895 ns" { IR[31] {} IR[31]~out0 {} state[7]~reg0 {} } { 0.000ns 0.000ns 6.117ns } { 0.000ns 1.469ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Allocated 138 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 23:42:01 2010 " "Info: Processing ended: Fri Jul 23 23:42:01 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
