

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Sun Mar 15 16:57:17 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      6.31|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    7|    7|         5|          1|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     243|    164|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    111|
|Register         |        -|      -|     302|     96|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     545|    371|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |indvar_flatten_next_fu_157_p2     |     +    |      0|  14|   9|           3|           1|
    |p_319_fu_282_p2                   |     +    |      0|  32|  14|           9|           9|
    |p_331_fu_381_p2                   |     +    |      0|  35|  15|          10|          10|
    |p_355_fu_430_p2                   |     +    |      0|   0|  11|          11|          11|
    |p_361_fu_442_p2                   |     +    |      0|  41|  17|          12|          12|
    |p_hw_output_x_scan_1_fu_203_p2    |     +    |      0|  11|   8|           1|           2|
    |p_hw_output_y_scan_2_fu_189_p2    |     +    |      0|  11|   8|           1|           2|
    |tmp1_fu_310_p2                    |     +    |      0|  32|  14|           9|           9|
    |tmp2_fu_421_p2                    |     +    |      0|   0|  11|          11|          11|
    |tmp3_fu_401_p2                    |     +    |      0|  35|  15|          10|          10|
    |tmp4_fu_358_p2                    |     +    |      0|  32|  14|           9|           9|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|   0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|   0|   2|           1|           1|
    |ap_block_state6_io                |    and   |      0|   0|   2|           1|           1|
    |tmp_last_V_fu_369_p2              |    and   |      0|   0|   2|           1|           1|
    |exitcond8_fu_163_p2               |   icmp   |      0|   0|   1|           2|           3|
    |exitcond_flatten_fu_151_p2        |   icmp   |      0|   0|   2|           3|           4|
    |tmp5_fu_183_p2                    |   icmp   |      0|   0|   1|           2|           1|
    |tmp_mid1_fu_177_p2                |   icmp   |      0|   0|   1|           2|           1|
    |tmp_s_fu_364_p2                   |   icmp   |      0|   0|   1|           2|           1|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|   0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|   0|   2|           1|           1|
    |p_hw_output_x_scan_s_fu_169_p3    |  select  |      0|   0|   2|           1|           1|
    |p_hw_output_y_scan_s_fu_195_p3    |  select  |      0|   0|   2|           1|           2|
    |tmp_mid2_fu_209_p3                |  select  |      0|   0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|   0|   2|           1|           2|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0| 243| 164|         108|         110|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  21|          4|    1|          4|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_sig_ioackin_hw_output_V_value_V_ap_ack  |   9|          2|    1|          2|
    |hw_output_V_last_V_blk_n                   |   9|          2|    1|          2|
    |hw_output_V_value_V_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten_reg_118                     |   9|          2|    3|          6|
    |p_hw_input_stencil_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    |p_hw_output_x_scan_2_reg_140               |   9|          2|    2|          4|
    |p_hw_output_y_scan_1_reg_129               |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 111|         24|   15|         32|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_last_V_ap_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_value_V_ap_ack  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_4_reg_513             |   6|   0|    6|          0|
    |exitcond8_reg_468                          |   1|   0|    1|          0|
    |exitcond_flatten_reg_459                   |   1|   0|    1|          0|
    |indvar_flatten_reg_118                     |   3|   0|    3|          0|
    |p_319_reg_503                              |   9|   0|    9|          0|
    |p_331_reg_533                              |  10|   0|   10|          0|
    |p_355_reg_543                              |  11|   0|   11|          0|
    |p_357_reg_498                              |   8|   0|    8|          0|
    |p_hw_output_x_scan_2_reg_140               |   2|   0|    2|          0|
    |p_hw_output_x_scan_s_reg_473               |   2|   0|    2|          0|
    |p_hw_output_y_scan_1_reg_129               |   2|   0|    2|          0|
    |tmp1_reg_508                               |   9|   0|    9|          0|
    |tmp3_reg_538                               |  10|   0|   10|          0|
    |tmp4_reg_523                               |   9|   0|    9|          0|
    |tmp5_reg_483                               |   1|   0|    1|          0|
    |tmp_4_reg_513                              |   6|   0|    6|          0|
    |tmp_5_reg_518                              |   7|   0|    7|          0|
    |tmp_last_V_reg_528                         |   1|   0|    1|          0|
    |tmp_mid1_reg_478                           |   1|   0|    1|          0|
    |exitcond_flatten_reg_459                   |  64|  32|    1|          0|
    |p_357_reg_498                              |  64|  32|    8|          0|
    |tmp_last_V_reg_528                         |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 302|  96|  120|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                       |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_rst                                       |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_start                                     |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_done                                      | out |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_continue                                  |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_idle                                      | out |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_ready                                     | out |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|p_hw_input_stencil_stream_V_value_V_dout     |  in |   72|   ap_fifo  | p_hw_input_stencil_stream_V_value_V |    pointer   |
|p_hw_input_stencil_stream_V_value_V_empty_n  |  in |    1|   ap_fifo  | p_hw_input_stencil_stream_V_value_V |    pointer   |
|p_hw_input_stencil_stream_V_value_V_read     | out |    1|   ap_fifo  | p_hw_input_stencil_stream_V_value_V |    pointer   |
|hw_output_V_value_V                          | out |    8|    ap_hs   |         hw_output_V_value_V         |    pointer   |
|hw_output_V_value_V_ap_vld                   | out |    1|    ap_hs   |         hw_output_V_value_V         |    pointer   |
|hw_output_V_value_V_ap_ack                   |  in |    1|    ap_hs   |         hw_output_V_value_V         |    pointer   |
|hw_output_V_last_V                           | out |    1|    ap_hs   |          hw_output_V_last_V         |    pointer   |
|hw_output_V_last_V_ap_vld                    | out |    1|    ap_hs   |          hw_output_V_last_V         |    pointer   |
|hw_output_V_last_V_ap_ack                    |  in |    1|    ap_hs   |          hw_output_V_last_V         |    pointer   |
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (4)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i72* %p_hw_input_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (5)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i72* %p_hw_input_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (6)  [1/1] 1.59ns  loc: hls_target.cpp:67
newFuncRoot:2  br label %.preheader


 <State 2>: 6.31ns
ST_2: indvar_flatten (8)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i3 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader.preheader ]

ST_2: p_hw_output_y_scan_1 (9)  [1/1] 0.00ns  loc: hls_target.cpp:69
.preheader:1  %p_hw_output_y_scan_1 = phi i2 [ 0, %newFuncRoot ], [ %p_hw_output_y_scan_s, %.preheader.preheader ]

ST_2: p_hw_output_x_scan_2 (10)  [1/1] 0.00ns
.preheader:2  %p_hw_output_x_scan_2 = phi i2 [ 0, %newFuncRoot ], [ %p_hw_output_x_scan_1, %.preheader.preheader ]

ST_2: exitcond_flatten (11)  [1/1] 2.07ns
.preheader:3  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_2: indvar_flatten_next (12)  [1/1] 2.26ns
.preheader:4  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_2: StgValue_16 (13)  [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %.exitStub, label %.preheader.preheader

ST_2: exitcond8 (16)  [1/1] 2.07ns  loc: hls_target.cpp:69
.preheader.preheader:1  %exitcond8 = icmp eq i2 %p_hw_output_x_scan_2, -2

ST_2: p_hw_output_x_scan_s (17)  [1/1] 2.07ns  loc: hls_target.cpp:69
.preheader.preheader:2  %p_hw_output_x_scan_s = select i1 %exitcond8, i2 0, i2 %p_hw_output_x_scan_2

ST_2: tmp_mid1 (18)  [1/1] 2.07ns  loc: hls_target.cpp:150
.preheader.preheader:3  %tmp_mid1 = icmp eq i2 %p_hw_output_y_scan_1, 0

ST_2: tmp5 (19)  [1/1] 2.07ns  loc: hls_target.cpp:150
.preheader.preheader:4  %tmp5 = icmp eq i2 %p_hw_output_y_scan_1, 1

ST_2: p_hw_output_y_scan_2 (21)  [1/1] 2.17ns  loc: hls_target.cpp:67
.preheader.preheader:6  %p_hw_output_y_scan_2 = add i2 1, %p_hw_output_y_scan_1

ST_2: p_hw_output_y_scan_s (22)  [1/1] 2.07ns  loc: hls_target.cpp:69
.preheader.preheader:7  %p_hw_output_y_scan_s = select i1 %exitcond8, i2 %p_hw_output_y_scan_2, i2 %p_hw_output_y_scan_1

ST_2: p_hw_output_x_scan_1 (68)  [1/1] 2.17ns  loc: hls_target.cpp:69
.preheader.preheader:53  %p_hw_output_x_scan_1 = add i2 1, %p_hw_output_x_scan_s


 <State 3>: 4.77ns
ST_3: tmp_mid2 (20)  [1/1] 0.00ns  loc: hls_target.cpp:150 (grouped into LUT with out node tmp_last_V)
.preheader.preheader:5  %tmp_mid2 = select i1 %exitcond8, i1 %tmp_mid1, i1 %tmp5

ST_3: tmp_value_V (25)  [1/1] 2.45ns  loc: hls_target.cpp:75
.preheader.preheader:10  %tmp_value_V = call i72 @_ssdm_op_Read.ap_fifo.volatile.i72P(i72* %p_hw_input_stencil_stream_V_value_V)

ST_3: p_309 (26)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:11  %p_309 = trunc i72 %tmp_value_V to i8

ST_3: p_312_cast (27)  [1/1] 0.00ns  loc: hls_target.cpp:86
.preheader.preheader:12  %p_312_cast = zext i8 %p_309 to i9

ST_3: p_321 (28)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:13  %p_321 = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %tmp_value_V, i32 16, i32 23)

ST_3: p_324_cast_cast (29)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:14  %p_324_cast_cast = zext i8 %p_321 to i9

ST_3: p_345 (30)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:15  %p_345 = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %tmp_value_V, i32 48, i32 55)

ST_3: p_348_cast_cast (31)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:16  %p_348_cast_cast = zext i8 %p_345 to i9

ST_3: p_357 (32)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:17  %p_357 = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %tmp_value_V, i32 64, i32 71)

ST_3: tmp_2 (34)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:19  %tmp_2 = call i7 @_ssdm_op_PartSelect.i7.i72.i32.i32(i72 %tmp_value_V, i32 8, i32 14)

ST_3: p_317 (35)  [1/1] 0.00ns  loc: hls_target.cpp:92
.preheader.preheader:20  %p_317 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_2, i1 false)

ST_3: p_318_cast (36)  [1/1] 0.00ns  loc: hls_target.cpp:93
.preheader.preheader:21  %p_318_cast = zext i8 %p_317 to i9

ST_3: p_319 (37)  [1/1] 2.32ns  loc: hls_target.cpp:94
.preheader.preheader:22  %p_319 = add i9 %p_312_cast, %p_318_cast

ST_3: tmp_3 (39)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:24  %tmp_3 = call i7 @_ssdm_op_PartSelect.i7.i72.i32.i32(i72 %tmp_value_V, i32 24, i32 30)

ST_3: p_329 (40)  [1/1] 0.00ns  loc: hls_target.cpp:106
.preheader.preheader:25  %p_329 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_3, i1 false)

ST_3: p_330_cast_cast (41)  [1/1] 0.00ns  loc: hls_target.cpp:108
.preheader.preheader:26  %p_330_cast_cast = zext i8 %p_329 to i9

ST_3: tmp1 (42)  [1/1] 2.32ns  loc: hls_target.cpp:108
.preheader.preheader:27  %tmp1 = add i9 %p_330_cast_cast, %p_324_cast_cast

ST_3: tmp_4 (46)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:31  %tmp_4 = call i6 @_ssdm_op_PartSelect.i6.i72.i32.i32(i72 %tmp_value_V, i32 32, i32 37)

ST_3: tmp_5 (49)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:34  %tmp_5 = call i7 @_ssdm_op_PartSelect.i7.i72.i32.i32(i72 %tmp_value_V, i32 40, i32 46)

ST_3: tmp_6 (52)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:37  %tmp_6 = call i7 @_ssdm_op_PartSelect.i7.i72.i32.i32(i72 %tmp_value_V, i32 56, i32 62)

ST_3: p_353 (53)  [1/1] 0.00ns  loc: hls_target.cpp:134
.preheader.preheader:38  %p_353 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_6, i1 false)

ST_3: p_354_cast_cast (54)  [1/1] 0.00ns  loc: hls_target.cpp:136
.preheader.preheader:39  %p_354_cast_cast = zext i8 %p_353 to i9

ST_3: tmp4 (56)  [1/1] 2.32ns  loc: hls_target.cpp:136
.preheader.preheader:41  %tmp4 = add i9 %p_354_cast_cast, %p_348_cast_cast

ST_3: tmp_s (64)  [1/1] 2.07ns  loc: hls_target.cpp:150
.preheader.preheader:49  %tmp_s = icmp eq i2 %p_hw_output_x_scan_s, 1

ST_3: tmp_last_V (65)  [1/1] 2.07ns  loc: hls_target.cpp:150 (out node of the LUT)
.preheader.preheader:50  %tmp_last_V = and i1 %tmp_s, %tmp_mid2


 <State 4>: 2.32ns
ST_4: p_319_cast (38)  [1/1] 0.00ns  loc: hls_target.cpp:94
.preheader.preheader:23  %p_319_cast = zext i9 %p_319 to i10

ST_4: tmp1_cast (43)  [1/1] 0.00ns  loc: hls_target.cpp:108
.preheader.preheader:28  %tmp1_cast = zext i9 %tmp1 to i10

ST_4: p_331 (44)  [1/1] 2.32ns  loc: hls_target.cpp:108
.preheader.preheader:29  %p_331 = add i10 %p_319_cast, %tmp1_cast

ST_4: p_341 (50)  [1/1] 0.00ns  loc: hls_target.cpp:120
.preheader.preheader:35  %p_341 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_5, i1 false)

ST_4: p_342_cast_cast (51)  [1/1] 0.00ns  loc: hls_target.cpp:120
.preheader.preheader:36  %p_342_cast_cast = zext i8 %p_341 to i10

ST_4: tmp4_cast (57)  [1/1] 0.00ns  loc: hls_target.cpp:136
.preheader.preheader:42  %tmp4_cast = zext i9 %tmp4 to i10

ST_4: tmp3 (58)  [1/1] 2.32ns  loc: hls_target.cpp:136
.preheader.preheader:43  %tmp3 = add i10 %p_342_cast_cast, %tmp4_cast


 <State 5>: 3.76ns
ST_5: p_331_cast (45)  [1/1] 0.00ns  loc: hls_target.cpp:108
.preheader.preheader:30  %p_331_cast = zext i10 %p_331 to i11

ST_5: p_335 (47)  [1/1] 0.00ns  loc: hls_target.cpp:113
.preheader.preheader:32  %p_335 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_4, i2 0)

ST_5: p_336_cast (48)  [1/1] 0.00ns  loc: hls_target.cpp:114
.preheader.preheader:33  %p_336_cast = zext i8 %p_335 to i11

ST_5: tmp2 (55)  [1/1] 1.88ns  loc: hls_target.cpp:136
.preheader.preheader:40  %tmp2 = add i11 %p_336_cast, %p_331_cast

ST_5: tmp3_cast (59)  [1/1] 0.00ns  loc: hls_target.cpp:136
.preheader.preheader:44  %tmp3_cast = zext i10 %tmp3 to i11

ST_5: p_355 (60)  [1/1] 1.88ns  loc: hls_target.cpp:136
.preheader.preheader:45  %p_355 = add i11 %tmp2, %tmp3_cast


 <State 6>: 2.33ns
ST_6: empty (15)  [1/1] 0.00ns
.preheader.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_6: tmp_1 (23)  [1/1] 0.00ns  loc: hls_target.cpp:70
.preheader.preheader:8  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_6: StgValue_64 (24)  [1/1] 0.00ns  loc: hls_target.cpp:71
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: p_360_cast (33)  [1/1] 0.00ns  loc: hls_target.cpp:142
.preheader.preheader:18  %p_360_cast = zext i8 %p_357 to i12

ST_6: p_355_cast (61)  [1/1] 0.00ns  loc: hls_target.cpp:136
.preheader.preheader:46  %p_355_cast = zext i11 %p_355 to i12

ST_6: p_361 (62)  [1/1] 2.33ns  loc: hls_target.cpp:143
.preheader.preheader:47  %p_361 = add i12 %p_360_cast, %p_355_cast

ST_6: p_364 (63)  [1/1] 0.00ns  loc: hls_target.cpp:147
.preheader.preheader:48  %p_364 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_361, i32 4, i32 11)

ST_6: StgValue_69 (66)  [1/1] 0.00ns  loc: hls_target.cpp:155
.preheader.preheader:51  call void @_ssdm_op_Write.ap_auto.volatile.i8P.i1P(i8* %hw_output_V_value_V, i1* %hw_output_V_last_V, i8 %p_364, i1 %tmp_last_V)

ST_6: empty_76 (67)  [1/1] 0.00ns  loc: hls_target.cpp:157
.preheader.preheader:52  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1)

ST_6: StgValue_71 (69)  [1/1] 0.00ns  loc: hls_target.cpp:69
.preheader.preheader:54  br label %.preheader


 <State 7>: 0.00ns
ST_7: StgValue_72 (71)  [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_hw_input_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hw_output_V_value_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ hw_output_V_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8           (specmemcore      ) [ 00000000]
StgValue_9           (specinterface    ) [ 00000000]
StgValue_10          (br               ) [ 01111110]
indvar_flatten       (phi              ) [ 00100000]
p_hw_output_y_scan_1 (phi              ) [ 00100000]
p_hw_output_x_scan_2 (phi              ) [ 00100000]
exitcond_flatten     (icmp             ) [ 00111110]
indvar_flatten_next  (add              ) [ 01111110]
StgValue_16          (br               ) [ 00000000]
exitcond8            (icmp             ) [ 00110000]
p_hw_output_x_scan_s (select           ) [ 00110000]
tmp_mid1             (icmp             ) [ 00110000]
tmp5                 (icmp             ) [ 00110000]
p_hw_output_y_scan_2 (add              ) [ 00000000]
p_hw_output_y_scan_s (select           ) [ 01111110]
p_hw_output_x_scan_1 (add              ) [ 01111110]
tmp_mid2             (select           ) [ 00000000]
tmp_value_V          (read             ) [ 00000000]
p_309                (trunc            ) [ 00000000]
p_312_cast           (zext             ) [ 00000000]
p_321                (partselect       ) [ 00000000]
p_324_cast_cast      (zext             ) [ 00000000]
p_345                (partselect       ) [ 00000000]
p_348_cast_cast      (zext             ) [ 00000000]
p_357                (partselect       ) [ 00101110]
tmp_2                (partselect       ) [ 00000000]
p_317                (bitconcatenate   ) [ 00000000]
p_318_cast           (zext             ) [ 00000000]
p_319                (add              ) [ 00101000]
tmp_3                (partselect       ) [ 00000000]
p_329                (bitconcatenate   ) [ 00000000]
p_330_cast_cast      (zext             ) [ 00000000]
tmp1                 (add              ) [ 00101000]
tmp_4                (partselect       ) [ 00101100]
tmp_5                (partselect       ) [ 00101000]
tmp_6                (partselect       ) [ 00000000]
p_353                (bitconcatenate   ) [ 00000000]
p_354_cast_cast      (zext             ) [ 00000000]
tmp4                 (add              ) [ 00101000]
tmp_s                (icmp             ) [ 00000000]
tmp_last_V           (and              ) [ 00101110]
p_319_cast           (zext             ) [ 00000000]
tmp1_cast            (zext             ) [ 00000000]
p_331                (add              ) [ 00100100]
p_341                (bitconcatenate   ) [ 00000000]
p_342_cast_cast      (zext             ) [ 00000000]
tmp4_cast            (zext             ) [ 00000000]
tmp3                 (add              ) [ 00100100]
p_331_cast           (zext             ) [ 00000000]
p_335                (bitconcatenate   ) [ 00000000]
p_336_cast           (zext             ) [ 00000000]
tmp2                 (add              ) [ 00000000]
tmp3_cast            (zext             ) [ 00000000]
p_355                (add              ) [ 00100010]
empty                (speclooptripcount) [ 00000000]
tmp_1                (specregionbegin  ) [ 00000000]
StgValue_64          (specpipeline     ) [ 00000000]
p_360_cast           (zext             ) [ 00000000]
p_355_cast           (zext             ) [ 00000000]
p_361                (add              ) [ 00000000]
p_364                (partselect       ) [ 00000000]
StgValue_69          (write            ) [ 00000000]
empty_76             (specregionend    ) [ 00000000]
StgValue_71          (br               ) [ 01111110]
StgValue_72          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_hw_input_stencil_stream_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_hw_input_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hw_output_V_value_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hw_output_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i72P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_value_V_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="72" slack="0"/>
<pin id="104" dir="0" index="1" bw="72" slack="0"/>
<pin id="105" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="StgValue_69_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="0" index="3" bw="8" slack="0"/>
<pin id="113" dir="0" index="4" bw="1" slack="3"/>
<pin id="114" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_69/6 "/>
</bind>
</comp>

<comp id="118" class="1005" name="indvar_flatten_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="1"/>
<pin id="120" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="p_hw_output_y_scan_1_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="1"/>
<pin id="131" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_1 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_hw_output_y_scan_1_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="2" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_y_scan_1/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="p_hw_output_x_scan_2_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="1"/>
<pin id="142" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_2 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_hw_output_x_scan_2_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="2" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_x_scan_2/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="exitcond_flatten_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvar_flatten_next_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="exitcond8_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="0"/>
<pin id="165" dir="0" index="1" bw="2" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_hw_output_x_scan_s_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="0" index="2" bw="2" slack="0"/>
<pin id="173" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_x_scan_s/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_mid1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp5_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="0" index="1" bw="2" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp5/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_hw_output_y_scan_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="2" slack="0"/>
<pin id="192" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_y_scan_2/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_hw_output_y_scan_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="2" slack="0"/>
<pin id="198" dir="0" index="2" bw="2" slack="0"/>
<pin id="199" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_y_scan_s/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_hw_output_x_scan_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="2" slack="0"/>
<pin id="206" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_x_scan_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_mid2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="1" slack="1"/>
<pin id="212" dir="0" index="2" bw="1" slack="1"/>
<pin id="213" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_309_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="72" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_309/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_312_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_312_cast/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_321_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="72" slack="0"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_321/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_324_cast_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_324_cast_cast/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_345_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="72" slack="0"/>
<pin id="239" dir="0" index="2" bw="7" slack="0"/>
<pin id="240" dir="0" index="3" bw="7" slack="0"/>
<pin id="241" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_345/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_348_cast_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_348_cast_cast/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_357_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="72" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="0" index="3" bw="8" slack="0"/>
<pin id="255" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_357/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="72" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="0" index="3" bw="5" slack="0"/>
<pin id="265" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_317_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="7" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_317/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_318_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_318_cast/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_319_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_319/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="72" slack="0"/>
<pin id="291" dir="0" index="2" bw="6" slack="0"/>
<pin id="292" dir="0" index="3" bw="6" slack="0"/>
<pin id="293" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_329_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="7" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_329/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_330_cast_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_330_cast_cast/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="0" index="1" bw="72" slack="0"/>
<pin id="319" dir="0" index="2" bw="7" slack="0"/>
<pin id="320" dir="0" index="3" bw="7" slack="0"/>
<pin id="321" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="72" slack="0"/>
<pin id="329" dir="0" index="2" bw="7" slack="0"/>
<pin id="330" dir="0" index="3" bw="7" slack="0"/>
<pin id="331" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_6_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="0" index="1" bw="72" slack="0"/>
<pin id="339" dir="0" index="2" bw="7" slack="0"/>
<pin id="340" dir="0" index="3" bw="7" slack="0"/>
<pin id="341" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_353_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="7" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_353/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_354_cast_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_354_cast_cast/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="1"/>
<pin id="366" dir="0" index="1" bw="2" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_last_V_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_319_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="1"/>
<pin id="377" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_319_cast/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp1_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="1"/>
<pin id="380" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_331_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="0"/>
<pin id="383" dir="0" index="1" bw="9" slack="0"/>
<pin id="384" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_331/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_341_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="7" slack="1"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_341/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_342_cast_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_342_cast_cast/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp4_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="1"/>
<pin id="400" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="9" slack="0"/>
<pin id="404" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_331_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="1"/>
<pin id="409" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_331_cast/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_335_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="6" slack="2"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_335/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_336_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_336_cast/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="10" slack="0"/>
<pin id="424" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp3_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="10" slack="1"/>
<pin id="429" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_355_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="0"/>
<pin id="432" dir="0" index="1" bw="10" slack="0"/>
<pin id="433" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_355/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_360_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="3"/>
<pin id="438" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_360_cast/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_355_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="1"/>
<pin id="441" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_355_cast/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_361_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="11" slack="0"/>
<pin id="445" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_361/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_364_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="12" slack="0"/>
<pin id="451" dir="0" index="2" bw="4" slack="0"/>
<pin id="452" dir="0" index="3" bw="5" slack="0"/>
<pin id="453" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_364/6 "/>
</bind>
</comp>

<comp id="459" class="1005" name="exitcond_flatten_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="463" class="1005" name="indvar_flatten_next_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="3" slack="0"/>
<pin id="465" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="468" class="1005" name="exitcond8_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond8 "/>
</bind>
</comp>

<comp id="473" class="1005" name="p_hw_output_x_scan_s_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="1"/>
<pin id="475" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_s "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_mid1_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp5_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="488" class="1005" name="p_hw_output_y_scan_s_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_s "/>
</bind>
</comp>

<comp id="493" class="1005" name="p_hw_output_x_scan_1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="0"/>
<pin id="495" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="p_357_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="3"/>
<pin id="500" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_357 "/>
</bind>
</comp>

<comp id="503" class="1005" name="p_319_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="9" slack="1"/>
<pin id="505" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_319 "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="1"/>
<pin id="510" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_4_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="6" slack="2"/>
<pin id="515" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp_5_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="1"/>
<pin id="520" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp4_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="1"/>
<pin id="525" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp_last_V_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="3"/>
<pin id="530" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="533" class="1005" name="p_331_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="1"/>
<pin id="535" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_331 "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp3_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="10" slack="1"/>
<pin id="540" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="543" class="1005" name="p_355_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="11" slack="1"/>
<pin id="545" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_355 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="115"><net_src comp="98" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="122" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="122" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="144" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="144" pin="4"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="133" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="133" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="133" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="163" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="189" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="133" pin="4"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="169" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="217"><net_src comp="102" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="102" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="235"><net_src comp="222" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="102" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="42" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="249"><net_src comp="236" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="102" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="48" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="266"><net_src comp="50" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="102" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="275"><net_src comp="56" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="260" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="218" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="102" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="60" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="62" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="303"><net_src comp="56" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="288" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="58" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="232" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="102" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="66" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="68" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="332"><net_src comp="50" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="102" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="72" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="342"><net_src comp="50" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="102" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="74" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="76" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="351"><net_src comp="56" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="336" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="246" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="34" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="209" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="56" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="58" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="397"><net_src comp="387" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="394" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="415"><net_src comp="78" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="26" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="410" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="407" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="434"><net_src comp="421" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="454"><net_src comp="92" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="442" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="94" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="96" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="458"><net_src comp="448" pin="4"/><net_sink comp="108" pin=3"/></net>

<net id="462"><net_src comp="151" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="157" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="471"><net_src comp="163" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="476"><net_src comp="169" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="481"><net_src comp="177" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="486"><net_src comp="183" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="491"><net_src comp="195" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="496"><net_src comp="203" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="501"><net_src comp="250" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="506"><net_src comp="282" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="511"><net_src comp="310" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="516"><net_src comp="316" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="521"><net_src comp="326" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="526"><net_src comp="358" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="531"><net_src comp="369" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="536"><net_src comp="381" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="541"><net_src comp="401" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="546"><net_src comp="430" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="439" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hw_output_V_value_V | {6 }
	Port: hw_output_V_last_V | {6 }
 - Input state : 
	Port: Loop_1_proc : p_hw_input_stencil_stream_V_value_V | {3 }
	Port: Loop_1_proc : hw_output_V_value_V | {}
	Port: Loop_1_proc : hw_output_V_last_V | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_16 : 2
		exitcond8 : 1
		p_hw_output_x_scan_s : 2
		tmp_mid1 : 1
		tmp5 : 1
		p_hw_output_y_scan_2 : 1
		p_hw_output_y_scan_s : 2
		p_hw_output_x_scan_1 : 3
	State 3
		p_312_cast : 1
		p_324_cast_cast : 1
		p_348_cast_cast : 1
		p_317 : 1
		p_318_cast : 2
		p_319 : 3
		p_329 : 1
		p_330_cast_cast : 2
		tmp1 : 3
		p_353 : 1
		p_354_cast_cast : 2
		tmp4 : 3
		tmp_last_V : 1
	State 4
		p_331 : 1
		p_342_cast_cast : 1
		tmp3 : 2
	State 5
		p_336_cast : 1
		tmp2 : 2
		p_355 : 3
	State 6
		p_361 : 1
		p_364 : 2
		StgValue_69 : 3
		empty_76 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |  indvar_flatten_next_fu_157 |    14   |    9    |
|          | p_hw_output_y_scan_2_fu_189 |    11   |    8    |
|          | p_hw_output_x_scan_1_fu_203 |    11   |    8    |
|          |         p_319_fu_282        |    29   |    13   |
|          |         tmp1_fu_310         |    29   |    13   |
|    add   |         tmp4_fu_358         |    29   |    13   |
|          |         p_331_fu_381        |    32   |    14   |
|          |         tmp3_fu_401         |    32   |    14   |
|          |         tmp2_fu_421         |    0    |    11   |
|          |         p_355_fu_430        |    0    |    11   |
|          |         p_361_fu_442        |    38   |    16   |
|----------|-----------------------------|---------|---------|
|          | p_hw_output_x_scan_s_fu_169 |    0    |    2    |
|  select  | p_hw_output_y_scan_s_fu_195 |    0    |    2    |
|          |       tmp_mid2_fu_209       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |   exitcond_flatten_fu_151   |    0    |    1    |
|          |       exitcond8_fu_163      |    0    |    1    |
|   icmp   |       tmp_mid1_fu_177       |    0    |    1    |
|          |         tmp5_fu_183         |    0    |    1    |
|          |         tmp_s_fu_364        |    0    |    1    |
|----------|-----------------------------|---------|---------|
|    and   |      tmp_last_V_fu_369      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   |   tmp_value_V_read_fu_102   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_69_write_fu_108  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |         p_309_fu_214        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      p_312_cast_fu_218      |    0    |    0    |
|          |    p_324_cast_cast_fu_232   |    0    |    0    |
|          |    p_348_cast_cast_fu_246   |    0    |    0    |
|          |      p_318_cast_fu_278      |    0    |    0    |
|          |    p_330_cast_cast_fu_306   |    0    |    0    |
|          |    p_354_cast_cast_fu_354   |    0    |    0    |
|          |      p_319_cast_fu_375      |    0    |    0    |
|   zext   |       tmp1_cast_fu_378      |    0    |    0    |
|          |    p_342_cast_cast_fu_394   |    0    |    0    |
|          |       tmp4_cast_fu_398      |    0    |    0    |
|          |      p_331_cast_fu_407      |    0    |    0    |
|          |      p_336_cast_fu_417      |    0    |    0    |
|          |       tmp3_cast_fu_427      |    0    |    0    |
|          |      p_360_cast_fu_436      |    0    |    0    |
|          |      p_355_cast_fu_439      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         p_321_fu_222        |    0    |    0    |
|          |         p_345_fu_236        |    0    |    0    |
|          |         p_357_fu_250        |    0    |    0    |
|          |         tmp_2_fu_260        |    0    |    0    |
|partselect|         tmp_3_fu_288        |    0    |    0    |
|          |         tmp_4_fu_316        |    0    |    0    |
|          |         tmp_5_fu_326        |    0    |    0    |
|          |         tmp_6_fu_336        |    0    |    0    |
|          |         p_364_fu_448        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         p_317_fu_270        |    0    |    0    |
|          |         p_329_fu_298        |    0    |    0    |
|bitconcatenate|         p_353_fu_346        |    0    |    0    |
|          |         p_341_fu_387        |    0    |    0    |
|          |         p_335_fu_410        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |   225   |   143   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      exitcond8_reg_468     |    1   |
|  exitcond_flatten_reg_459  |    1   |
| indvar_flatten_next_reg_463|    3   |
|   indvar_flatten_reg_118   |    3   |
|        p_319_reg_503       |    9   |
|        p_331_reg_533       |   10   |
|        p_355_reg_543       |   11   |
|        p_357_reg_498       |    8   |
|p_hw_output_x_scan_1_reg_493|    2   |
|p_hw_output_x_scan_2_reg_140|    2   |
|p_hw_output_x_scan_s_reg_473|    2   |
|p_hw_output_y_scan_1_reg_129|    2   |
|p_hw_output_y_scan_s_reg_488|    2   |
|        tmp1_reg_508        |    9   |
|        tmp3_reg_538        |   10   |
|        tmp4_reg_523        |    9   |
|        tmp5_reg_483        |    1   |
|        tmp_4_reg_513       |    6   |
|        tmp_5_reg_518       |    7   |
|     tmp_last_V_reg_528     |    1   |
|      tmp_mid1_reg_478      |    1   |
+----------------------------+--------+
|            Total           |   100  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   225  |   143  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   100  |    -   |
+-----------+--------+--------+
|   Total   |   325  |   143  |
+-----------+--------+--------+
