Coverage Report by file with details

=================================================================================
=== File: ../design_rtl/alu.sv
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        29         9        20    31.03%

================================Branch Details================================

Branch Coverage for file ../design_rtl/alu.sv --

------------------------------------IF Branch------------------------------------
    18                                      1580     Count coming in to IF
    18              1                          2         if (rst) result <= 0;
    19              1                        454         else if (enable) begin
    54              1                       1124             end else instr_exec <= 0;
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    28                                       454     Count coming in to CASE
    30              1                         96                 M_ADD, M_ADDI  : result <= op1 + op2;
    30              2                        114     
    31              1                    ***0***                 M_SUB          : result <= op1 - op2;
    34              1                    ***0***                 M_STL, M_STLI  : result <= ($unsigned(op1) < $unsigned(op2)) ? 1 : 0;
    34              2                    ***0***     
    35              1                    ***0***                 M_STLU, M_STLUI: result <= (op1 < op2) ? 1 : 0;
    35              2                    ***0***     
    38              1                    ***0***                 M_AND, M_ANDI  : result <= op1 & op2;
    38              2                    ***0***     
    39              1                          1                 M_OR, M_ORI    : result <= op1 | op2;
    39              2                    ***0***     
    40              1                    ***0***                 M_XOR, M_XORI  : result <= op1 ^ op2;
    40              2                    ***0***     
    43              1                    ***0***                 M_SLL, M_SLLI  : result <= op1 << op2[4:0];
    43              2                    ***0***     
    44              1                    ***0***                 M_SRL, M_SRLI  : result <= $unsigned(op1) >> op2[4:0];
    44              2                          1     
    45              1                    ***0***                 M_SRA, M_SRAI  : result <= op1 >> op2[4:0];
    45              2                    ***0***     
    48              1                          1                 M_LUI          : result <= op1;               // op1 = immediate
    49              1                    ***0***                 M_AUIPC        : result <= op1 + op2;         // op1 = immediate
    51              1                        241                 default: instr_exec <= 0;   // silently ignore bad opcodes, hold prior output
Branch totals: 6 hits of 22 branches = 27.27%

------------------------------------IF Branch------------------------------------
    34                                   ***0***     Count coming in to IF
    34              3                    ***0***                 M_STL, M_STLI  : result <= ($unsigned(op1) < $unsigned(op2)) ? 1 : 0;
    34              4                    ***0***                 M_STL, M_STLI  : result <= ($unsigned(op1) < $unsigned(op2)) ? 1 : 0;
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    35                                   ***0***     Count coming in to IF
    35              3                    ***0***                 M_STLU, M_STLUI: result <= (op1 < op2) ? 1 : 0;
    35              4                    ***0***                 M_STLU, M_STLUI: result <= (op1 < op2) ? 1 : 0;
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for file ../design_rtl/alu.sv --

----------------Focused Condition View-------------------
Line       34 Item    1  (op1 < op2)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (op1 < op2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (op1 < op2)_0         -                             
  Row   2:    ***0***  (op1 < op2)_1         -                             

----------------Focused Condition View-------------------
Line       35 Item    1  (op1 < op2)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (op1 < op2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (op1 < op2)_0         -                             
  Row   2:    ***0***  (op1 < op2)_1         -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17         9         8    52.94%

================================Statement Details================================

Statement Coverage for file ../design_rtl/alu.sv --

    1                                                
    2                                                import opcodes::*;
    3                                                
    4                                                module alu #(
    5                                                    parameter trace = 0
    6                                                  ) (
    7                                                    input logic clk,
    8                                                    input logic rst,
    9                                                    input var instruction_t instr,      // Current instruction
    10                                                   input register_t op1,           // Operand 1 (from register/immediate)
    11                                                   input register_t op2,           // Operand 2 (from register/immediate)
    12                                                   input logic enable,             // enable signal
    13                                                   output logic instr_exec,        // opcode was executed
    14                                                   output register_t result        // ALU result
    15                                               );
    16                                               
    17              1                       1580     always_ff @(posedge clk) begin
    18              1                          2         if (rst) result <= 0;
    19                                                   else if (enable) begin
    20                                                  
    21                                               `ifndef SYNTHESIS
    22                                                       // trace of code execution
    23                                                       if (trace) if (enable && is_alu_op(instr))
    24                                                           $display("%t executed: %s ", $time, decode_instr(instr));
    25                                               `endif 
    26              1                        454             instr_exec <= 1;
    27                                               
    28                                                       casez (instr)
    29                                                           // Arithmetic Operations
    30              1                        210                 M_ADD, M_ADDI  : result <= op1 + op2;
    31              1                    ***0***                 M_SUB          : result <= op1 - op2;
    32                                                           
    33                                                           // Comparisons
    34              1                    ***0***                 M_STL, M_STLI  : result <= ($unsigned(op1) < $unsigned(op2)) ? 1 : 0;
    35              1                    ***0***                 M_STLU, M_STLUI: result <= (op1 < op2) ? 1 : 0;
    36                                                           
    37                                                           // Logical Operations
    38              1                    ***0***                 M_AND, M_ANDI  : result <= op1 & op2;
    39              1                          1                 M_OR, M_ORI    : result <= op1 | op2;
    40              1                    ***0***                 M_XOR, M_XORI  : result <= op1 ^ op2;
    41                                                           
    42                                                           // Shifts
    43              1                    ***0***                 M_SLL, M_SLLI  : result <= op1 << op2[4:0];
    44              1                          1                 M_SRL, M_SRLI  : result <= $unsigned(op1) >> op2[4:0];
    45              1                    ***0***                 M_SRA, M_SRAI  : result <= op1 >> op2[4:0];
    46                                                           
    47                                                           // Upper Immediate
    48              1                          1                 M_LUI          : result <= op1;               // op1 = immediate
    49              1                    ***0***                 M_AUIPC        : result <= op1 + op2;         // op1 = immediate
    50                                                         
    51              1                        241                 default: instr_exec <= 0;   // silently ignore bad opcodes, hold prior output
    52                                               
    53                                                           endcase
    54              1                       1124             end else instr_exec <= 0;
    55                                               end
    56                                               endmodule
    57                                                

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        264       139       125    52.65%

================================Toggle Details================================

Toggle Coverage for File ../design_rtl/alu.sv --

       Line                                   Node      1H->0L      0L->1H                          "Coverage"
--------------------------------------------------------------------------------------------------------------
          7                                    clk           1           1                              100.00 
          8                                    rst           1           1                              100.00 
          9                               instr[9]           1           1                              100.00 
          9                               instr[8]           1           1                              100.00 
          9                               instr[7]           1           1                              100.00 
          9                               instr[6]           1           1                              100.00 
          9                               instr[5]           1           1                              100.00 
          9                               instr[4]           1           1                              100.00 
          9                               instr[3]           1           1                              100.00 
          9                              instr[31]           1           1                              100.00 
          9                              instr[30]           1           1                              100.00 
          9                               instr[2]           1           1                              100.00 
          9                              instr[29]           1           1                              100.00 
          9                              instr[28]           1           1                              100.00 
          9                              instr[27]           1           1                              100.00 
          9                              instr[26]           1           1                              100.00 
          9                              instr[25]           1           1                              100.00 
          9                              instr[24]           1           1                              100.00 
          9                              instr[23]           1           1                              100.00 
          9                              instr[22]           1           1                              100.00 
          9                              instr[21]           1           1                              100.00 
          9                              instr[20]           1           1                              100.00 
          9                               instr[1]           0           1                               50.00 
          9                              instr[19]           1           1                              100.00 
          9                              instr[18]           1           1                              100.00 
          9                              instr[17]           1           1                              100.00 
          9                              instr[16]           1           1                              100.00 
          9                              instr[15]           1           1                              100.00 
          9                              instr[14]           1           1                              100.00 
          9                              instr[13]           1           1                              100.00 
          9                              instr[12]           1           1                              100.00 
          9                              instr[11]           1           1                              100.00 
          9                              instr[10]           1           1                              100.00 
          9                               instr[0]           0           1                               50.00 
         10                                 op1[9]           0           0                                0.00 
         10                                 op1[8]           1           1                              100.00 
         10                                 op1[7]           1           1                              100.00 
         10                                 op1[6]           1           1                              100.00 
         10                                 op1[5]           1           1                              100.00 
         10                                 op1[4]           1           1                              100.00 
         10                                 op1[3]           1           1                              100.00 
         10                                op1[31]           0           0                                0.00 
         10                                op1[30]           0           1                               50.00 
         10                                 op1[2]           1           1                              100.00 
         10                                op1[29]           0           1                               50.00 
         10                                op1[28]           0           0                                0.00 
         10                                op1[27]           0           0                                0.00 
         10                                op1[26]           0           0                                0.00 
         10                                op1[25]           0           0                                0.00 
         10                                op1[24]           0           0                                0.00 
         10                                op1[23]           0           0                                0.00 
         10                                op1[22]           0           0                                0.00 
         10                                op1[21]           0           0                                0.00 
         10                                op1[20]           0           0                                0.00 
         10                                 op1[1]           1           1                              100.00 
         10                                op1[19]           0           1                               50.00 
         10                                op1[18]           0           1                               50.00 
         10                                op1[17]           0           0                                0.00 
         10                                op1[16]           0           1                               50.00 
         10                                op1[15]           0           0                                0.00 
         10                                op1[14]           0           1                               50.00 
         10                                op1[13]           0           1                               50.00 
         10                                op1[12]           0           0                                0.00 
         10                                op1[11]           0           0                                0.00 
         10                                op1[10]           0           0                                0.00 
         10                                 op1[0]           1           1                              100.00 
         11                                 op2[9]           0           0                                0.00 
         11                                 op2[8]           0           0                                0.00 
         11                                 op2[7]           1           1                              100.00 
         11                                 op2[6]           0           0                                0.00 
         11                                 op2[5]           1           1                              100.00 
         11                                 op2[4]           1           1                              100.00 
         11                                 op2[3]           1           1                              100.00 
         11                                op2[31]           0           0                                0.00 
         11                                op2[30]           0           0                                0.00 
         11                                 op2[2]           1           1                              100.00 
         11                                op2[29]           0           0                                0.00 
         11                                op2[28]           0           0                                0.00 
         11                                op2[27]           0           0                                0.00 
         11                                op2[26]           0           0                                0.00 
         11                                op2[25]           0           0                                0.00 
         11                                op2[24]           0           0                                0.00 
         11                                op2[23]           0           0                                0.00 
         11                                op2[22]           0           0                                0.00 
         11                                op2[21]           0           0                                0.00 
         11                                op2[20]           0           0                                0.00 
         11                                 op2[1]           1           1                              100.00 
         11                                op2[19]           0           0                                0.00 
         11                                op2[18]           0           0                                0.00 
         11                                op2[17]           0           0                                0.00 
         11                                op2[16]           0           0                                0.00 
         11                                op2[15]           0           0                                0.00 
         11                                op2[14]           0           1                               50.00 
         11                                op2[13]           0           1                               50.00 
         11                                op2[12]           0           0                                0.00 
         11                                op2[11]           0           0                                0.00 
         11                                op2[10]           0           0                                0.00 
         11                                 op2[0]           1           1                              100.00 
         12                                 enable           1           1                              100.00 
         13                             instr_exec           1           1                              100.00 
         14                              result[9]           0           0                                0.00 
         14                              result[8]           0           0                                0.00 
         14                              result[7]           1           1                              100.00 
         14                              result[6]           1           1                              100.00 
         14                              result[5]           1           1                              100.00 
         14                              result[4]           1           1                              100.00 
         14                              result[3]           1           1                              100.00 
         14                             result[31]           0           0                                0.00 
         14                             result[30]           1           1                              100.00 
         14                              result[2]           1           1                              100.00 
         14                             result[29]           1           1                              100.00 
         14                             result[28]           0           0                                0.00 
         14                             result[27]           0           0                                0.00 
         14                             result[26]           0           0                                0.00 
         14                             result[25]           0           0                                0.00 
         14                             result[24]           0           0                                0.00 
         14                             result[23]           0           0                                0.00 
         14                             result[22]           0           0                                0.00 
         14                             result[21]           0           0                                0.00 
         14                             result[20]           0           0                                0.00 
         14                              result[1]           1           1                              100.00 
         14                             result[19]           1           1                              100.00 
         14                             result[18]           1           1                              100.00 
         14                             result[17]           0           0                                0.00 
         14                             result[16]           1           1                              100.00 
         14                             result[15]           0           0                                0.00 
         14                             result[14]           0           1                               50.00 
         14                             result[13]           0           1                               50.00 
         14                             result[12]           0           0                                0.00 
         14                             result[11]           0           0                                0.00 
         14                             result[10]           0           0                                0.00 
         14                              result[0]           1           1                              100.00 

Total Node Count     =        132 
Toggled Node Count   =         63 
Untoggled Node Count =         69 

Toggle Coverage      =      52.65% (139 of 264 bins)

=================================================================================
=== File: ../design_rtl/branch_ctrl.sv
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        11        14    44.00%

================================Branch Details================================

Branch Coverage for file ../design_rtl/branch_ctrl.sv --

------------------------------------IF Branch------------------------------------
    18                                      1560     Count coming in to IF
    18              1                          2          if (rst) pc <= '0;
    19              1                       1558          else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    20                                      1558     Count coming in to IF
    20              1                        454            if (enable) begin
                                            1104     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    23                                       454     Count coming in to CASE
    25              1                          1                M_JAL  : pc <= op1;
    26              1                    ***0***                M_JALR : pc <= op1 + op2;
    29              1                    ***0***                M_BEQ  : pc <= (op1 == op2) ? pc + op3 : pc + 4;
    30              1                         48                M_BNE  : pc <= (op1 != op2) ? pc + op3 : pc + 4;
    31              1                         96                M_BLT  : pc <= (op1 < op2)  ? pc + op3 : pc + 4;
    32              1                    ***0***                M_BLTU : pc <= (unsigned'(op1) < unsigned'(op2)) ? pc + op3 : pc + 4;
    33              1                    ***0***                M_BGE  : pc <= (op1 >= op2) ? pc + op3 : pc + 4;
    34              1                    ***0***                M_BGEU : pc <= (unsigned'(op1) >= unsigned'(op2)) ? pc + op3 : pc + 4;
    35              1                        309                default : pc <= pc + 4;
Branch totals: 4 hits of 9 branches = 44.44%

------------------------------------IF Branch------------------------------------
    29                                   ***0***     Count coming in to IF
    29              2                    ***0***                M_BEQ  : pc <= (op1 == op2) ? pc + op3 : pc + 4;
    29              3                    ***0***                M_BEQ  : pc <= (op1 == op2) ? pc + op3 : pc + 4;
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    30                                        48     Count coming in to IF
    30              2                    ***0***                M_BNE  : pc <= (op1 != op2) ? pc + op3 : pc + 4;
    30              3                         48                M_BNE  : pc <= (op1 != op2) ? pc + op3 : pc + 4;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    31                                        96     Count coming in to IF
    31              2                         90                M_BLT  : pc <= (op1 < op2)  ? pc + op3 : pc + 4;
    31              3                          6                M_BLT  : pc <= (op1 < op2)  ? pc + op3 : pc + 4;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              2                    ***0***                M_BLTU : pc <= (unsigned'(op1) < unsigned'(op2)) ? pc + op3 : pc + 4;
    32              3                    ***0***                M_BLTU : pc <= (unsigned'(op1) < unsigned'(op2)) ? pc + op3 : pc + 4;
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    33                                   ***0***     Count coming in to IF
    33              2                    ***0***                M_BGE  : pc <= (op1 >= op2) ? pc + op3 : pc + 4;
    33              3                    ***0***                M_BGE  : pc <= (op1 >= op2) ? pc + op3 : pc + 4;
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    34                                   ***0***     Count coming in to IF
    34              2                    ***0***                M_BGEU : pc <= (unsigned'(op1) >= unsigned'(op2)) ? pc + op3 : pc + 4;
    34              3                    ***0***                M_BGEU : pc <= (unsigned'(op1) >= unsigned'(op2)) ? pc + op3 : pc + 4;
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         1         5    16.66%

================================Condition Details================================

Condition Coverage for file ../design_rtl/branch_ctrl.sv --

----------------Focused Condition View-------------------
Line       29 Item    1  (op1 == op2)
Condition totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (op1 == op2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (op1 == op2)_0        -                             
  Row   2:    ***0***  (op1 == op2)_1        -                             

----------------Focused Condition View-------------------
Line       30 Item    1  (op1 != op2)
Condition totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (op1 != op2)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (op1 != op2)_0        -                             
  Row   2:    ***0***  (op1 != op2)_1        -                             

----------------Focused Condition View-------------------
Line       31 Item    1  (op1 < op2)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (op1 < op2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (op1 < op2)_0         -                             
  Row   2:          1  (op1 < op2)_1         -                             

----------------Focused Condition View-------------------
Line       32 Item    1  (op1 < op2)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (op1 < op2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (op1 < op2)_0         -                             
  Row   2:    ***0***  (op1 < op2)_1         -                             

----------------Focused Condition View-------------------
Line       33 Item    1  (op1 >= op2)
Condition totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (op1 >= op2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (op1 >= op2)_0        -                             
  Row   2:    ***0***  (op1 >= op2)_1        -                             

----------------Focused Condition View-------------------
Line       34 Item    1  (op1 >= op2)
Condition totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (op1 >= op2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (op1 >= op2)_0        -                             
  Row   2:    ***0***  (op1 >= op2)_1        -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         9         5    64.28%

================================Statement Details================================

Statement Coverage for file ../design_rtl/branch_ctrl.sv --

    1                                                
    2                                                import opcodes::*;
    3                                                
    4                                                module branch_unit (
    5                                                   input logic          clk, rst,
    6                                                
    7                                                   input wire instruction_t  instr,
    8                                                   input register_t     op1, op2, op3,
    9                                                   input logic          enable,        
    10                                                  output register_t    pc_out,
    11                                                  output register_t    ret_addr);
    12                                               
    13                                                  register_t pc;
    14                                               
    15                                                  assign pc_out = pc;
    16                                               
    17              1                       1560        always_ff @(posedge clk) begin
    18              1                          2          if (rst) pc <= '0;
    19                                                    else begin
    20                                                      if (enable) begin
    21              1                        454              ret_addr <= pc + 4;
    22                                               	//	 $display("[DUT] Enable=%0b, instr=%0d, op1=%0d, op2=%0d, op3=%0d", enable, instr, op1, op2, op3);
    23                                                        casez (instr) 
    24                                               		   // Standard RISC-V Jump Instructions
    25              1                          1                M_JAL  : pc <= op1;
    26              1                    ***0***                M_JALR : pc <= op1 + op2;
    27                                               		   
    28                                               		   // Standard RISC-V Branch Instructions
    29              1                    ***0***                M_BEQ  : pc <= (op1 == op2) ? pc + op3 : pc + 4;
    30              1                         48                M_BNE  : pc <= (op1 != op2) ? pc + op3 : pc + 4;
    31              1                         96                M_BLT  : pc <= (op1 < op2)  ? pc + op3 : pc + 4;
    32              1                    ***0***                M_BLTU : pc <= (unsigned'(op1) < unsigned'(op2)) ? pc + op3 : pc + 4;
    33              1                    ***0***                M_BGE  : pc <= (op1 >= op2) ? pc + op3 : pc + 4;
    34              1                    ***0***                M_BGEU : pc <= (unsigned'(op1) >= unsigned'(op2)) ? pc + op3 : pc + 4;
    35              1                        309                default : pc <= pc + 4;
    36                                                        endcase
    37                                               	 //	 $display("[DUT] PC Updated: pc=%0h, ret_addr=%0h", pc, ret_addr);
    38                                                      end
    39                                                    end
    40                                                  end
    41                                                   opcode_mask_t opcode;
    42                                                
    43                                               
    44                                                  //--------------------------------------------------------------------------
    45                                                  // Covergroup for branch instructions and resulting PC (pc_out)
    46                                                  //--------------------------------------------------------------------------
    47                                                  covergroup branch_cg @(posedge clk);
    48                                                    
    49                                                    coverpoint opcode {
    50                                                      bins instr[] = {M_JAL,M_JALR,M_BEQ,M_BNE,M_BLT,M_BLTU,M_BGE,M_BGEU};
    51                                                    }
    52                                                    // Cover the output PC (pc_out).
    53                                                    coverpoint pc_out {
    54                                                      bins zero = {0};
    55                                                      bins positive = { [1:$] };
    56                                                      bins negative = { [$:-1] };
    57                                                    }
    58                                                    // Cross coverage 
    59                                                    cross opcode, pc_out;
    60                                                  endgroup
    61                                               
    62                                                  //--------------------------------------------------------------------------
    63                                                  // Covergroup for the computed return address (ret_addr)
    64                                                  //--------------------------------------------------------------------------
    65                                                  covergroup ret_cg @(posedge clk);
    66                                                    coverpoint ret_addr {
    67                                                      bins zero = {0};
    68                                                      bins positive = { [1:$] };
    69                                                      bins negative = { [$:-1] };
    70                                                    }
    71                                                  endgroup
    72                                               
    73                                                  // Instantiate the covergroups
    74              1                          1        branch_cg branch_cg_inst = new();
    75              1                          1        ret_cg ret_cg_inst = new();
    76                                               
    77                                               endmodule

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        491       212       279    43.17%

================================Toggle Details================================

Toggle Coverage for File ../design_rtl/branch_ctrl.sv --

       Line                                   Node      1H->0L      0L->1H                          "Coverage"
--------------------------------------------------------------------------------------------------------------
          5                                    rst           1           1                              100.00 
          5                                    clk           1           1                              100.00 
          7                          instr.j.rd[4]           1           1                              100.00 
          7                          instr.j.rd[3]           1           1                              100.00 
          7                          instr.j.rd[2]           1           1                              100.00 
          7                          instr.j.rd[1]           1           1                              100.00 
          7                          instr.j.rd[0]           1           1                              100.00 
          7                     instr.j.opcode1[6]           1           1                              100.00 
          7                     instr.j.opcode1[5]           1           1                              100.00 
          7                     instr.j.opcode1[4]           1           1                              100.00 
          7                     instr.j.opcode1[3]           1           1                              100.00 
          7                     instr.j.opcode1[2]           1           1                              100.00 
          7                     instr.j.opcode1[1]           0           1                               50.00 
          7                     instr.j.opcode1[0]           0           1                               50.00 
          7                           instr.j.imm3           1           1                              100.00 
          7                        instr.j.imm2[7]           1           1                              100.00 
          7                        instr.j.imm2[6]           1           1                              100.00 
          7                        instr.j.imm2[5]           1           1                              100.00 
          7                        instr.j.imm2[4]           1           1                              100.00 
          7                        instr.j.imm2[3]           1           1                              100.00 
          7                        instr.j.imm2[2]           1           1                              100.00 
          7                        instr.j.imm2[1]           1           1                              100.00 
          7                        instr.j.imm2[0]           1           1                              100.00 
          7                           instr.j.imm1           1           1                              100.00 
          7                        instr.j.imm0[9]           1           1                              100.00 
          7                        instr.j.imm0[8]           1           1                              100.00 
          7                        instr.j.imm0[7]           1           1                              100.00 
          7                        instr.j.imm0[6]           1           1                              100.00 
          7                        instr.j.imm0[5]           1           1                              100.00 
          7                        instr.j.imm0[4]           1           1                              100.00 
          7                        instr.j.imm0[3]           1           1                              100.00 
          7                        instr.j.imm0[2]           1           1                              100.00 
          7                        instr.j.imm0[1]           1           1                              100.00 
          7                        instr.j.imm0[0]           1           1                              100.00 
          8                                 op3[9]           1           1                              100.00 
          8                                 op3[8]           1           1                              100.00 
          8                                 op3[7]           1           1                              100.00 
          8                                 op3[6]           1           1                              100.00 
          8                                 op3[5]           1           1                              100.00 
          8                                 op3[4]           1           1                              100.00 
          8                                 op3[3]           1           1                              100.00 
          8                                op3[31]           1           1                              100.00 
          8                                op3[30]           1           1                              100.00 
          8                                 op3[2]           1           1                              100.00 
          8                                op3[29]           1           1                              100.00 
          8                                op3[28]           1           1                              100.00 
          8                                op3[27]           1           1                              100.00 
          8                                op3[26]           1           1                              100.00 
          8                                op3[25]           1           1                              100.00 
          8                                op3[24]           1           1                              100.00 
          8                                op3[23]           1           1                              100.00 
          8                                op3[22]           1           1                              100.00 
          8                                op3[21]           1           1                              100.00 
          8                                op3[20]           1           1                              100.00 
          8                                 op3[1]           1           1                              100.00 
          8                                op3[19]           1           1                              100.00 
          8                                op3[18]           1           1                              100.00 
          8                                op3[17]           1           1                              100.00 
          8                                op3[16]           1           1                              100.00 
          8                                op3[15]           1           1                              100.00 
          8                                op3[14]           1           1                              100.00 
          8                                op3[13]           1           1                              100.00 
          8                                op3[12]           1           1                              100.00 
          8                                op3[11]           1           1                              100.00 
          8                                op3[10]           1           1                              100.00 
          8                                 op3[0]           1           1                              100.00 
          8                                 op2[9]           0           0                                0.00 
          8                                 op2[8]           0           0                                0.00 
          8                                 op2[7]           1           1                              100.00 
          8                                 op2[6]           0           0                                0.00 
          8                                 op2[5]           1           1                              100.00 
          8                                 op2[4]           1           1                              100.00 
          8                                 op2[3]           1           1                              100.00 
          8                                op2[31]           0           0                                0.00 
          8                                op2[30]           0           0                                0.00 
          8                                 op2[2]           1           1                              100.00 
          8                                op2[29]           0           0                                0.00 
          8                                op2[28]           0           0                                0.00 
          8                                op2[27]           0           0                                0.00 
          8                                op2[26]           0           0                                0.00 
          8                                op2[25]           0           0                                0.00 
          8                                op2[24]           0           0                                0.00 
          8                                op2[23]           0           0                                0.00 
          8                                op2[22]           0           0                                0.00 
          8                                op2[21]           0           0                                0.00 
          8                                op2[20]           0           0                                0.00 
          8                                 op2[1]           1           1                              100.00 
          8                                op2[19]           0           0                                0.00 
          8                                op2[18]           0           0                                0.00 
          8                                op2[17]           0           0                                0.00 
          8                                op2[16]           0           0                                0.00 
          8                                op2[15]           0           0                                0.00 
          8                                op2[14]           0           1                               50.00 
          8                                op2[13]           0           1                               50.00 
          8                                op2[12]           0           0                                0.00 
          8                                op2[11]           0           0                                0.00 
          8                                op2[10]           0           0                                0.00 
          8                                 op2[0]           1           1                              100.00 
          8                                 op1[9]           0           0                                0.00 
          8                                 op1[8]           1           1                              100.00 
          8                                 op1[7]           1           1                              100.00 
          8                                 op1[6]           1           1                              100.00 
          8                                 op1[5]           1           1                              100.00 
          8                                 op1[4]           1           1                              100.00 
          8                                 op1[3]           1           1                              100.00 
          8                                op1[31]           0           0                                0.00 
          8                                op1[30]           0           1                               50.00 
          8                                 op1[2]           1           1                              100.00 
          8                                op1[29]           0           1                               50.00 
          8                                op1[28]           0           0                                0.00 
          8                                op1[27]           0           0                                0.00 
          8                                op1[26]           0           0                                0.00 
          8                                op1[25]           0           0                                0.00 
          8                                op1[24]           0           0                                0.00 
          8                                op1[23]           0           0                                0.00 
          8                                op1[22]           0           0                                0.00 
          8                                op1[21]           0           0                                0.00 
          8                                op1[20]           0           0                                0.00 
          8                                 op1[1]           1           1                              100.00 
          8                                op1[19]           0           1                               50.00 
          8                                op1[18]           0           1                               50.00 
          8                                op1[17]           0           0                                0.00 
          8                                op1[16]           0           1                               50.00 
          8                                op1[15]           0           0                                0.00 
          8                                op1[14]           0           1                               50.00 
          8                                op1[13]           0           1                               50.00 
          8                                op1[12]           0           0                                0.00 
          8                                op1[11]           0           0                                0.00 
          8                                op1[10]           0           0                                0.00 
          8                                 op1[0]           1           1                              100.00 
          9                                 enable           1           1                              100.00 
         10                              pc_out[9]           0           0                                0.00 
         10                              pc_out[8]           0           1                               50.00 
         10                              pc_out[7]           1           1                              100.00 
         10                              pc_out[6]           1           1                              100.00 
         10                              pc_out[5]           1           1                              100.00 
         10                              pc_out[4]           1           1                              100.00 
         10                              pc_out[3]           1           1                              100.00 
         10                             pc_out[31]           0           0                                0.00 
         10                             pc_out[30]           0           0                                0.00 
         10                              pc_out[2]           1           1                              100.00 
         10                             pc_out[29]           0           0                                0.00 
         10                             pc_out[28]           0           0                                0.00 
         10                             pc_out[27]           0           0                                0.00 
         10                             pc_out[26]           0           0                                0.00 
         10                             pc_out[25]           0           0                                0.00 
         10                             pc_out[24]           0           0                                0.00 
         10                             pc_out[23]           0           0                                0.00 
         10                             pc_out[22]           0           0                                0.00 
         10                             pc_out[21]           0           0                                0.00 
         10                             pc_out[20]           0           0                                0.00 
         10                              pc_out[1]           0           0                                0.00 
         10                             pc_out[19]           0           0                                0.00 
         10                             pc_out[18]           0           0                                0.00 
         10                             pc_out[17]           0           0                                0.00 
         10                             pc_out[16]           0           0                                0.00 
         10                             pc_out[15]           0           0                                0.00 
         10                             pc_out[14]           0           0                                0.00 
         10                             pc_out[13]           0           0                                0.00 
         10                             pc_out[12]           0           0                                0.00 
         10                             pc_out[11]           0           0                                0.00 
         10                             pc_out[10]           0           0                                0.00 
         10                              pc_out[0]           0           0                                0.00 
         11                            ret_addr[9]           0           0                                0.00 
         11                            ret_addr[8]           0           1                               50.00 
         11                            ret_addr[7]           1           1                              100.00 
         11                            ret_addr[6]           1           1                              100.00 
         11                            ret_addr[5]           1           1                              100.00 
         11                            ret_addr[4]           1           1                              100.00 
         11                            ret_addr[3]           1           1                              100.00 
         11                           ret_addr[31]           0           0                                0.00 
         11                           ret_addr[30]           0           0                                0.00 
         11                            ret_addr[2]           1           1                              100.00 
         11                           ret_addr[29]           0           0                                0.00 
         11                           ret_addr[28]           0           0                                0.00 
         11                           ret_addr[27]           0           0                                0.00 
         11                           ret_addr[26]           0           0                                0.00 
         11                           ret_addr[25]           0           0                                0.00 
         11                           ret_addr[24]           0           0                                0.00 
         11                           ret_addr[23]           0           0                                0.00 
         11                           ret_addr[22]           0           0                                0.00 
         11                           ret_addr[21]           0           0                                0.00 
         11                           ret_addr[20]           0           0                                0.00 
         11                            ret_addr[1]           0           0                                0.00 
         11                           ret_addr[19]           0           0                                0.00 
         11                           ret_addr[18]           0           0                                0.00 
         11                           ret_addr[17]           0           0                                0.00 
         11                           ret_addr[16]           0           0                                0.00 
         11                           ret_addr[15]           0           0                                0.00 
         11                           ret_addr[14]           0           0                                0.00 
         11                           ret_addr[13]           0           0                                0.00 
         11                           ret_addr[12]           0           0                                0.00 
         11                           ret_addr[11]           0           0                                0.00 
         11                           ret_addr[10]           0           0                                0.00 
         11                            ret_addr[0]           0           0                                0.00 
         13                                  pc[9]           0           0                                0.00 
         13                                  pc[8]           0           1                               50.00 
         13                                  pc[7]           1           1                              100.00 
         13                                  pc[6]           1           1                              100.00 
         13                                  pc[5]           1           1                              100.00 
         13                                  pc[4]           1           1                              100.00 
         13                                  pc[3]           1           1                              100.00 
         13                                 pc[31]           0           0                                0.00 
         13                                 pc[30]           0           0                                0.00 
         13                                  pc[2]           1           1                              100.00 
         13                                 pc[29]           0           0                                0.00 
         13                                 pc[28]           0           0                                0.00 
         13                                 pc[27]           0           0                                0.00 
         13                                 pc[26]           0           0                                0.00 
         13                                 pc[25]           0           0                                0.00 
         13                                 pc[24]           0           0                                0.00 
         13                                 pc[23]           0           0                                0.00 
         13                                 pc[22]           0           0                                0.00 
         13                                 pc[21]           0           0                                0.00 
         13                                 pc[20]           0           0                                0.00 
         13                                  pc[1]           0           0                                0.00 
         13                                 pc[19]           0           0                                0.00 
         13                                 pc[18]           0           0                                0.00 
         13                                 pc[17]           0           0                                0.00 
         13                                 pc[16]           0           0                                0.00 
         13                                 pc[15]           0           0                                0.00 
         13                                 pc[14]           0           0                                0.00 
         13                                 pc[13]           0           0                                0.00 
         13                                 pc[12]           0           0                                0.00 
         13                                 pc[11]           0           0                                0.00 
         13                                 pc[10]           0           0                                0.00 
         13                                  pc[0]           0           0                                0.00 
         41                                 opcode               ENUM type       Value       Count 
                                                                    M_ADDI           0        0.00 
                                                                    M_STLI           0        0.00 
                                                                   M_STLUI           0        0.00 
                                                                    M_ANDI           0        0.00 
                                                                     M_ORI           0        0.00 
                                                                    M_XORI           0        0.00 
                                                                    M_SLLI           0        0.00 
                                                                    M_SRLI           0        0.00 
                                                                    M_SRAI           0        0.00 
                                                                     M_LUI           0        0.00 
                                                                   M_AUIPC           0        0.00 
                                                                     M_ADD           0        0.00 
                                                                     M_SUB           0        0.00 
                                                                     M_STL           0        0.00 
                                                                    M_STLU           0        0.00 
                                                                     M_AND           0        0.00 
                                                                      M_OR           0        0.00 
                                                                     M_XOR           0        0.00 
                                                                     M_SLL           0        0.00 
                                                                     M_SRL           0        0.00 
                                                                     M_SRA           0        0.00 
                                                                     M_JAL           0        0.00 
                                                                    M_JALR           0        0.00 
                                                                     M_BEQ           0        0.00 
                                                                     M_BNE           0        0.00 
                                                                     M_BLT           0        0.00 
                                                                    M_BLTU           0        0.00 
                                                                     M_BGE           0        0.00 
                                                                    M_BGEU           0        0.00 
                                                                      M_LW           0        0.00 
                                                                      M_LH           0        0.00 
                                                                     M_LHU           0        0.00 
                                                                      M_LB           0        0.00 
                                                                     M_LBU           0        0.00 
                                                                      M_SW           0        0.00 
                                                                      M_SH           0        0.00 
                                                                      M_SB           0        0.00 

Total Node Count     =        264 
Toggled Node Count   =         99 
Untoggled Node Count =        165 

Toggle Coverage      =      43.17% (212 of 491 bins)

=================================================================================
=== File: ../design_rtl/decoder.sv
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        13        13         0   100.00%

================================Branch Details================================

Branch Coverage for file ../design_rtl/decoder.sv --

------------------------------------IF Branch------------------------------------
    32                                       913     Count coming in to IF
    32              1                          2         if (rst) begin
    38              1                        911         end else begin 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    39                                       911     Count coming in to IF
    39              1                        455           if (enable) begin
                                             456     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    57                                       713     Count coming in to CASE
    58              1                        194           is_r_type(instr_reg): begin
    62              1                        319           is_i_type(instr_reg): begin
    66              1                          2           is_si_type(instr_reg): begin
    70              1                         48           is_s_type(instr_reg): begin
    75              1                        144           is_b_type(instr_reg): begin
    80              1                          2           is_u_type(instr_reg): begin
    83              1                          1           is_j_type(instr_reg): begin
    86              1                          1           (instr_reg == EBREAK) : op1 = '0;
                                               2     All False Count
Branch totals: 9 hits of 9 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      41        41         0   100.00%

================================Statement Details================================

Statement Coverage for file ../design_rtl/decoder.sv --

    1                                                import opcodes::*;
    2                                                
    3                                                module decoder #(
    4                                                   parameter random_errors= 0
    5                                                 )(
    6                                                  input logic clk, rst,
    7                                                
    8                                                  input wire instruction_t instr,
    9                                                  input logic enable,
    10                                                 input wire register_t register_bank[32],
    11                                               
    12                                                 output register_t op1, op2, op3, 
    13                                                 output register_num_t rd);
    14                                               
    15                                                 instruction_t instr_reg;
    16                                                 register_num_t rs1, rs2;
    17                                                 register_t imm;
    18                                               
    19                                                 function automatic register_t induce_errors(register_t data);
    20                                                   if (random_errors) begin
    21                                                     if ($urandom_range(1,10)==7)   // 10% of the time flip a bit at random
    22                                                       return data ^ register_t'(32'h1 << $urandom_range(0,31));
    23                                                   end
    24              1                       2594         return(data);
    25                                                 endfunction
    26                                               
    27                                                 string debug_opcode;
    28                                               
    29              1                        457       assign debug_opcode = decode_instr(instr); 
    30                                               
    31              1                        913       always_ff @(posedge clk) begin
    32                                                   if (rst) begin
    33              1                          2           rs1 <= '0;
    34              1                          2           rs2 <= '0;
    35              1                          2           imm <= '0;
    36              1                          2           rd <= '0;
    37              1                          2           instr_reg <= '0;
    38                                                   end else begin 
    39                                                     if (enable) begin
    40              1                        455             rs1 <= get_rs1(instr);
    41              1                        455             rs2 <= get_rs2(instr);
    42              1                        455             imm <= get_imm(instr);
    43                                               `ifdef SYNTHESIS
    44                                                       rd  <= get_rd(instr);
    45                                               `else
    46              1                        455             rd  <= register_num_t'(induce_errors(get_rd(instr)));
    47                                               `endif
    48              1                        455             instr_reg <= instr;
    49                                                     end
    50                                                   end
    51                                                 end
    52                                               
    53              1                        713       always_comb begin
    54              1                        713         op1 = '0;
    55              1                        713         op2 = '0;
    56              1                        713         op3 = '0;
    57                                                   case (1)
    58                                                     is_r_type(instr_reg): begin
    59              1                        194               op1 = register_bank[rs1];
    60              1                        194               op2 = register_bank[rs2];
    61                                                       end
    62                                                     is_i_type(instr_reg): begin
    63              1                        319               op1 = register_bank[rs1];
    64              1                        319               op2 = imm;
    65                                                       end
    66                                                     is_si_type(instr_reg): begin
    67              1                          2               op1 = register_bank[rs1];
    68              1                          2               op2 = imm;
    69                                                       end
    70                                                     is_s_type(instr_reg): begin
    71              1                         48               op1 = register_bank[rs1]; 
    72              1                         48               op2 = imm;                
    73              1                         48               op3 = register_bank[rs2]; 
    74                                                       end
    75                                                     is_b_type(instr_reg): begin
    76              1                        144               op1 = register_bank[rs1];
    77              1                        144               op2 = register_bank[rs2];
    78              1                        144               op3 = imm;
    79                                                       end
    80                                                     is_u_type(instr_reg): begin
    81              1                          2               op1 = imm; 
    82                                                       end
    83                                                     is_j_type(instr_reg): begin
    84              1                          1               op1 = imm; 
    85                                                       end
    86              1                          1           (instr_reg == EBREAK) : op1 = '0;
    87                                                     //  default: $error("invalid opcode in decoder: %x ", instr);
    88                                                   endcase
    89                                               `ifndef SYNTHESIS
    90              1                        713         op1 = induce_errors(op1);
    91              1                        713         op2 = induce_errors(op2);
    92              1                        713         op3 = induce_errors(op3);
    93                                               `endif
    94                                                 end 
    95                                               
    96                                               
    97                                                  opcode_mask_t opcode;
    98              1                        457        assign opcode = opc_base(instr);
    99                                               
    100                                                 covergroup opcodes_cg @(posedge clk);
    101                                                   coverpoint opcode {
    102                                                      bins instr[] = {
    103                                                           M_ADD, M_SUB, M_AND, M_OR, M_XOR, M_SLL, M_SRA, M_STL, M_STLU, 
    104                                                           M_ADDI, M_ANDI, M_ORI,  M_XORI, M_SLLI, M_SRAI, M_STL, M_STLU, M_LW, M_LH, M_LHU, M_LB, M_LBU, M_JALR,
    105                                                           M_STLI, M_STLUI,
    106                                                           M_LUI, M_AUIPC,
    107                                                           M_SW, M_SH, M_SB,
    108                                                           M_BEQ, M_BNE, M_BLT, M_BGE, M_BLTU, M_BGEU,
    109                                                           M_JAL };
    110                                                   }
    111                                                 endgroup
    112                                              
    113                                                 covergroup regs_cg @(posedge clk);
    114                                                   coverpoint opcode {
    115                                                     bins r_type = { M_ADD, M_SUB, M_AND, M_OR, M_XOR, M_SLL, M_SRA, M_STL, M_STLU };
    116                                                     bins i_type = { M_ADDI, M_ANDI, M_ORI,  M_XORI, M_SLLI, M_SRAI, M_STL, M_STLU, M_LW, M_LH, M_LHU, M_LB, M_LBU, M_JALR };
    117                                                     bins si_type = { M_STLI, M_STLUI };
    118                                                     bins u_type = { M_LUI, M_AUIPC };
    119                                                     bins s_type = { M_SW, M_SH, M_SB };
    120                                                     bins b_type = { M_BEQ, M_BNE, M_BLT, M_BGE, M_BLTU, M_BGEU };
    121                                                     bins j_type = { M_JAL };
    122                                                   }
    123                                                   cross opcode, rs1, rs2, rd;
    124                                                 endgroup
    125                                              
    126                                                 covergroup one_operand_cg @(posedge clk);
    127                                                   coverpoint opcode {
    128                                                     bins one_operand = { M_JAL, M_LUI, M_AUIPC };
    129                                                   }
    130                                                   coverpoint op1 {
    131                                                     bins negative = {[$:-1]};
    132                                                     bins zero     = { 0 };
    133                                                     bins positive = {[1:$]};
    134                                                   }
    135                                                   cross opcode, op1;
    136                                                 endgroup
    137                                              
    138                                                 covergroup two_operand_cg @(posedge clk);
    139                                                   coverpoint opcode {
    140                                                     bins two_operand = {
    141                                                            M_ADD, M_SUB, M_AND, M_OR, M_XOR, M_SLL, M_SRA, M_STL, M_STLU,
    142                                                            M_ADDI, M_ANDI, M_ORI,  M_XORI, M_SLLI, M_SRAI, M_STL, M_STLU, M_LW, M_LH, M_LHU, M_LB, M_LBU, M_JALR,
    143                                                            M_STLI, M_STLUI };
    144                                                   }
    145                                                   coverpoint op1 {
    146                                                     bins negative = {[$:-1]};
    147                                                     bins zero     = { 0 };
    148                                                     bins positive = {[1:$]};
    149                                                   }
    150                                                   coverpoint op2 {
    151                                                     bins negative = {[$:-1]};
    152                                                     bins zero     = { 0 };
    153                                                     bins positive = {[1:$]};
    154                                                   }
    155                                                   cross opcode, op1, op2;
    156                                                 endgroup
    157                                              
    158                                                 covergroup three_operand_cg @(posedge clk);
    159                                                   coverpoint opcode {
    160                                                     bins three_operand = { M_SW, M_SH, M_SB, M_BEQ, M_BNE, M_BLT, M_BGE, M_BLTU, M_BGEU };
    161                                                   }
    162                                                   coverpoint op1 {
    163                                                     bins negative = {[$:-1]};
    164                                                     bins zero     = { 0 };
    165                                                     bins positive = {[1:$]};
    166                                                   }
    167                                                   coverpoint op2 {
    168                                                     bins negative = {[$:-1]};
    169                                                     bins zero     = { 0 };
    170                                                     bins positive = {[1:$]};
    171                                                   }
    172                                                   coverpoint op3 {
    173                                                     bins negative = {[$:-1]};
    174                                                     bins zero     = { 0 };
    175                                                     bins positive = {[1:$]};
    176                                                   }
    177                                                   cross opcode, op1, op2, op3;
    178                                                 endgroup
    179                                              
    180             1                          1        opcodes_cg        opcodes_inst       = new();
    181             1                          1        regs_cg           regs_inst          = new();
    182             1                          1        one_operand_cg    one_operand_inst   = new();
    183             1                          1        two_operand_cg    two_operand_inst   = new();
    184             1                          1        three_operand_cg  three_operand_inst = new();
    185                                              
    186                                              endmodule
    187                                              

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        457       332       125    72.64%

================================Toggle Details================================

Toggle Coverage for File ../design_rtl/decoder.sv --

       Line                                   Node      1H->0L      0L->1H                          "Coverage"
--------------------------------------------------------------------------------------------------------------
          6                                    rst           1           1                              100.00 
          6                                    clk           1           1                              100.00 
          8                          instr.j.rd[4]           1           1                              100.00 
          8                          instr.j.rd[3]           1           1                              100.00 
          8                          instr.j.rd[2]           1           1                              100.00 
          8                          instr.j.rd[1]           1           1                              100.00 
          8                          instr.j.rd[0]           1           1                              100.00 
          8                     instr.j.opcode1[6]           1           1                              100.00 
          8                     instr.j.opcode1[5]           1           1                              100.00 
          8                     instr.j.opcode1[4]           1           1                              100.00 
          8                     instr.j.opcode1[3]           1           1                              100.00 
          8                     instr.j.opcode1[2]           1           1                              100.00 
          8                     instr.j.opcode1[1]           0           1                               50.00 
          8                     instr.j.opcode1[0]           0           1                               50.00 
          8                           instr.j.imm3           1           1                              100.00 
          8                        instr.j.imm2[7]           1           1                              100.00 
          8                        instr.j.imm2[6]           1           1                              100.00 
          8                        instr.j.imm2[5]           1           1                              100.00 
          8                        instr.j.imm2[4]           1           1                              100.00 
          8                        instr.j.imm2[3]           1           1                              100.00 
          8                        instr.j.imm2[2]           1           1                              100.00 
          8                        instr.j.imm2[1]           1           1                              100.00 
          8                        instr.j.imm2[0]           1           1                              100.00 
          8                           instr.j.imm1           1           1                              100.00 
          8                        instr.j.imm0[9]           1           1                              100.00 
          8                        instr.j.imm0[8]           1           1                              100.00 
          8                        instr.j.imm0[7]           1           1                              100.00 
          8                        instr.j.imm0[6]           1           1                              100.00 
          8                        instr.j.imm0[5]           1           1                              100.00 
          8                        instr.j.imm0[4]           1           1                              100.00 
          8                        instr.j.imm0[3]           1           1                              100.00 
          8                        instr.j.imm0[2]           1           1                              100.00 
          8                        instr.j.imm0[1]           1           1                              100.00 
          8                        instr.j.imm0[0]           1           1                              100.00 
          9                                 enable           1           1                              100.00 
         12                                 op3[9]           1           1                              100.00 
         12                                 op3[8]           1           1                              100.00 
         12                                 op3[7]           1           1                              100.00 
         12                                 op3[6]           1           1                              100.00 
         12                                 op3[5]           1           1                              100.00 
         12                                 op3[4]           1           1                              100.00 
         12                                 op3[3]           1           1                              100.00 
         12                                op3[31]           1           1                              100.00 
         12                                op3[30]           1           1                              100.00 
         12                                 op3[2]           1           1                              100.00 
         12                                op3[29]           1           1                              100.00 
         12                                op3[28]           1           1                              100.00 
         12                                op3[27]           1           1                              100.00 
         12                                op3[26]           1           1                              100.00 
         12                                op3[25]           1           1                              100.00 
         12                                op3[24]           1           1                              100.00 
         12                                op3[23]           1           1                              100.00 
         12                                op3[22]           1           1                              100.00 
         12                                op3[21]           1           1                              100.00 
         12                                op3[20]           1           1                              100.00 
         12                                 op3[1]           1           1                              100.00 
         12                                op3[19]           1           1                              100.00 
         12                                op3[18]           1           1                              100.00 
         12                                op3[17]           1           1                              100.00 
         12                                op3[16]           1           1                              100.00 
         12                                op3[15]           1           1                              100.00 
         12                                op3[14]           1           1                              100.00 
         12                                op3[13]           1           1                              100.00 
         12                                op3[12]           1           1                              100.00 
         12                                op3[11]           1           1                              100.00 
         12                                op3[10]           1           1                              100.00 
         12                                 op3[0]           1           1                              100.00 
         12                                 op2[9]           0           0                                0.00 
         12                                 op2[8]           0           0                                0.00 
         12                                 op2[7]           1           1                              100.00 
         12                                 op2[6]           0           0                                0.00 
         12                                 op2[5]           1           1                              100.00 
         12                                 op2[4]           1           1                              100.00 
         12                                 op2[3]           1           1                              100.00 
         12                                op2[31]           0           0                                0.00 
         12                                op2[30]           0           0                                0.00 
         12                                 op2[2]           1           1                              100.00 
         12                                op2[29]           0           0                                0.00 
         12                                op2[28]           0           0                                0.00 
         12                                op2[27]           0           0                                0.00 
         12                                op2[26]           0           0                                0.00 
         12                                op2[25]           0           0                                0.00 
         12                                op2[24]           0           0                                0.00 
         12                                op2[23]           0           0                                0.00 
         12                                op2[22]           0           0                                0.00 
         12                                op2[21]           0           0                                0.00 
         12                                op2[20]           0           0                                0.00 
         12                                 op2[1]           1           1                              100.00 
         12                                op2[19]           0           0                                0.00 
         12                                op2[18]           0           0                                0.00 
         12                                op2[17]           0           0                                0.00 
         12                                op2[16]           0           0                                0.00 
         12                                op2[15]           0           0                                0.00 
         12                                op2[14]           0           1                               50.00 
         12                                op2[13]           0           1                               50.00 
         12                                op2[12]           0           0                                0.00 
         12                                op2[11]           0           0                                0.00 
         12                                op2[10]           0           0                                0.00 
         12                                 op2[0]           1           1                              100.00 
         12                                 op1[9]           0           0                                0.00 
         12                                 op1[8]           1           1                              100.00 
         12                                 op1[7]           1           1                              100.00 
         12                                 op1[6]           1           1                              100.00 
         12                                 op1[5]           1           1                              100.00 
         12                                 op1[4]           1           1                              100.00 
         12                                 op1[3]           1           1                              100.00 
         12                                op1[31]           0           0                                0.00 
         12                                op1[30]           0           1                               50.00 
         12                                 op1[2]           1           1                              100.00 
         12                                op1[29]           0           1                               50.00 
         12                                op1[28]           0           0                                0.00 
         12                                op1[27]           0           0                                0.00 
         12                                op1[26]           0           0                                0.00 
         12                                op1[25]           0           0                                0.00 
         12                                op1[24]           0           0                                0.00 
         12                                op1[23]           0           0                                0.00 
         12                                op1[22]           0           0                                0.00 
         12                                op1[21]           0           0                                0.00 
         12                                op1[20]           0           0                                0.00 
         12                                 op1[1]           1           1                              100.00 
         12                                op1[19]           0           1                               50.00 
         12                                op1[18]           0           1                               50.00 
         12                                op1[17]           0           0                                0.00 
         12                                op1[16]           0           1                               50.00 
         12                                op1[15]           0           0                                0.00 
         12                                op1[14]           0           1                               50.00 
         12                                op1[13]           0           1                               50.00 
         12                                op1[12]           0           0                                0.00 
         12                                op1[11]           0           0                                0.00 
         12                                op1[10]           0           0                                0.00 
         12                                 op1[0]           1           1                              100.00 
         13                                  rd[4]           0           0                                0.00 
         13                                  rd[3]           0           1                               50.00 
         13                                  rd[2]           1           1                              100.00 
         13                                  rd[1]           1           1                              100.00 
         13                                  rd[0]           1           1                              100.00 
         15                           instr_reg[9]           1           1                              100.00 
         15                           instr_reg[8]           1           1                              100.00 
         15                           instr_reg[7]           1           1                              100.00 
         15                           instr_reg[6]           1           1                              100.00 
         15                           instr_reg[5]           1           1                              100.00 
         15                           instr_reg[4]           1           1                              100.00 
         15                           instr_reg[3]           1           1                              100.00 
         15                          instr_reg[31]           1           1                              100.00 
         15                          instr_reg[30]           1           1                              100.00 
         15                           instr_reg[2]           1           1                              100.00 
         15                          instr_reg[29]           1           1                              100.00 
         15                          instr_reg[28]           1           1                              100.00 
         15                          instr_reg[27]           1           1                              100.00 
         15                          instr_reg[26]           1           1                              100.00 
         15                          instr_reg[25]           1           1                              100.00 
         15                          instr_reg[24]           1           1                              100.00 
         15                          instr_reg[23]           0           1                               50.00 
         15                          instr_reg[22]           1           1                              100.00 
         15                          instr_reg[21]           1           1                              100.00 
         15                          instr_reg[20]           1           1                              100.00 
         15                           instr_reg[1]           0           1                               50.00 
         15                          instr_reg[19]           1           1                              100.00 
         15                          instr_reg[18]           0           1                               50.00 
         15                          instr_reg[17]           1           1                              100.00 
         15                          instr_reg[16]           1           1                              100.00 
         15                          instr_reg[15]           1           1                              100.00 
         15                          instr_reg[14]           1           1                              100.00 
         15                          instr_reg[13]           1           1                              100.00 
         15                          instr_reg[12]           1           1                              100.00 
         15                          instr_reg[11]           1           1                              100.00 
         15                          instr_reg[10]           1           1                              100.00 
         15                           instr_reg[0]           0           1                               50.00 
         16                                 rs2[4]           0           0                                0.00 
         16                                 rs2[3]           0           1                               50.00 
         16                                 rs2[2]           1           1                              100.00 
         16                                 rs2[1]           1           1                              100.00 
         16                                 rs2[0]           1           1                              100.00 
         16                                 rs1[4]           0           0                                0.00 
         16                                 rs1[3]           0           1                               50.00 
         16                                 rs1[2]           1           1                              100.00 
         16                                 rs1[1]           1           1                              100.00 
         16                                 rs1[0]           1           1                              100.00 
         17                                 imm[9]           1           1                              100.00 
         17                                 imm[8]           1           1                              100.00 
         17                                 imm[7]           1           1                              100.00 
         17                                 imm[6]           1           1                              100.00 
         17                                 imm[5]           1           1                              100.00 
         17                                 imm[4]           1           1                              100.00 
         17                                 imm[3]           1           1                              100.00 
         17                                imm[31]           1           1                              100.00 
         17                                imm[30]           1           1                              100.00 
         17                                 imm[2]           1           1                              100.00 
         17                                imm[29]           1           1                              100.00 
         17                                imm[28]           1           1                              100.00 
         17                                imm[27]           1           1                              100.00 
         17                                imm[26]           1           1                              100.00 
         17                                imm[25]           1           1                              100.00 
         17                                imm[24]           1           1                              100.00 
         17                                imm[23]           1           1                              100.00 
         17                                imm[22]           1           1                              100.00 
         17                                imm[21]           1           1                              100.00 
         17                                imm[20]           1           1                              100.00 
         17                                 imm[1]           1           1                              100.00 
         17                                imm[19]           1           1                              100.00 
         17                                imm[18]           1           1                              100.00 
         17                                imm[17]           1           1                              100.00 
         17                                imm[16]           1           1                              100.00 
         17                                imm[15]           1           1                              100.00 
         17                                imm[14]           1           1                              100.00 
         17                                imm[13]           1           1                              100.00 
         17                                imm[12]           1           1                              100.00 
         17                                imm[11]           1           1                              100.00 
         17                                imm[10]           1           1                              100.00 
         17                                 imm[0]           1           1                              100.00 
         97                                 opcode               ENUM type       Value       Count 
                                                                    M_ADDI         102      100.00 
                                                                    M_STLI           0        0.00 
                                                                   M_STLUI           0        0.00 
                                                                    M_ANDI           0        0.00 
                                                                     M_ORI           0        0.00 
                                                                    M_XORI           0        0.00 
                                                                    M_SLLI           0        0.00 
                                                                    M_SRLI           1      100.00 
                                                                    M_SRAI           0        0.00 
                                                                     M_LUI           1      100.00 
                                                                   M_AUIPC           0        0.00 
                                                                     M_ADD          96      100.00 
                                                                     M_SUB           0        0.00 
                                                                     M_STL           0        0.00 
                                                                    M_STLU           0        0.00 
                                                                     M_AND           0        0.00 
                                                                      M_OR           1      100.00 
                                                                     M_XOR           0        0.00 
                                                                     M_SLL           0        0.00 
                                                                     M_SRL           0        0.00 
                                                                     M_SRA           0        0.00 
                                                                     M_JAL           1      100.00 
                                                                    M_JALR           0        0.00 
                                                                     M_BEQ           0        0.00 
                                                                     M_BNE          48      100.00 
                                                                     M_BLT          96      100.00 
                                                                    M_BLTU           0        0.00 
                                                                     M_BGE           0        0.00 
                                                                    M_BGEU           0        0.00 
                                                                      M_LW          16      100.00 
                                                                      M_LH          16      100.00 
                                                                     M_LHU           0        0.00 
                                                                      M_LB          16      100.00 
                                                                     M_LBU           0        0.00 
                                                                      M_SW          16      100.00 
                                                                      M_SH          16      100.00 
                                                                      M_SB          16      100.00 

Total Node Count     =        247 
Toggled Node Count   =        164 
Untoggled Node Count =         83 

Toggle Coverage      =      72.64% (332 of 457 bins)

=================================================================================
=== File: ../design_rtl/memory_ctrl.sv
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        61        48        13    78.68%

================================Branch Details================================

Branch Coverage for file ../design_rtl/memory_ctrl.sv --

------------------------------------IF Branch------------------------------------
    49                                      1820     Count coming in to IF
    49              1                          2          if (rst) state <= ADDR_PHASE; // IDLE;
    50              1                       1818          else state <= next_state;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    53                                      1917     Count coming in to CASE
    54              1                    ***0***            IDLE       : if (enable) next_state = ADDR_PHASE; else next_state = IDLE;
    56              1                        958            ADDR_PHASE : if (enable) next_state = DATA_PHASE; else next_state = ADDR_PHASE;
    57              1                        454            DATA_PHASE : if ((read_op & read_ack) || (!read_op & write_ack)) next_state = DONE;
    58              1                        502            DONE       : next_state = ADDR_PHASE;
                                               3     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    54                                   ***0***     Count coming in to IF
    54              2                    ***0***            IDLE       : if (enable) next_state = ADDR_PHASE; else next_state = IDLE;
    54              3                    ***0***            IDLE       : if (enable) next_state = ADDR_PHASE; else next_state = IDLE;
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    56                                       958     Count coming in to IF
    56              2                        503            ADDR_PHASE : if (enable) next_state = DATA_PHASE; else next_state = ADDR_PHASE;
    56              3                        455            ADDR_PHASE : if (enable) next_state = DATA_PHASE; else next_state = ADDR_PHASE;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                       454     Count coming in to IF
    57              2                        454            DATA_PHASE : if ((read_op & read_ack) || (!read_op & write_ack)) next_state = DONE;
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    69                                      1560     Count coming in to IF
    69              1                          3          if (rst) result_reg <= '0;
    70              1                         48          else if ((state == DATA_PHASE) & (read_op & read_ack)) begin 
                                            1509     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    71                                        48     Count coming in to IF
    71              1                         32            if (sign_ex) begin
    75              1                         16            end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                        32     Count coming in to IF
    72              1                    ***0***              if (size == 4) result_reg <= read_data;
                                              32     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    73                                        32     Count coming in to IF
    73              1                         16              if (size == 2) result_reg <= signed_short'((read_data >> (8 * offset)) & 32'h0000FFFF);
                                              16     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    74                                        32     Count coming in to IF
    74              1                         16              if (size == 1) result_reg <= signed_byte'((read_data >> (8 * offset)) & 32'h000000FF);
                                              16     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                        16     Count coming in to IF
    76              1                         16              if (size == 4) result_reg <= read_data;
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    77                                        16     Count coming in to IF
    77              1                    ***0***              if (size == 2) result_reg <= unsigned_short'((read_data >> (8 * offset)) & 32'h0000FFFF);
                                              16     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    78                                        16     Count coming in to IF
    78              1                    ***0***              if (size == 1) result_reg <= unsigned_byte'((read_data >> (8 * offset)) & 32'h000000FF);
                                              16     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    87                                       243     Count coming in to IF
    87              1                        169        assign write_byte_enable = (!write_op) ? '0 :
    88              1                         74                                   (size == 4) ? 4'hF :
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    88                                        74     Count coming in to IF
    88              2                         28                                   (size == 4) ? 4'hF :
    89              1                         46                                   (size == 2) ? 4'h3 << offset :
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    89                                        46     Count coming in to IF
    89              2                         29                                   (size == 2) ? 4'h3 << offset :
    90              1                         17                                   (size == 1) ? 4'h1 << offset : '0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    90                                        17     Count coming in to IF
    90              2                         17                                   (size == 1) ? 4'h1 << offset : '0;
    90              3                    ***0***                                   (size == 1) ? 4'h1 << offset : '0;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    93                                       285     Count coming in to IF
    93              1                        190        assign write_data = (!write_op) ? '0 :
    94              1                         95                            (size == 4) ? wdata :
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                        95     Count coming in to IF
    94              2                         31                            (size == 4) ? wdata :
    95              1                         64                            (size == 2) ? (wdata & 32'h0000FFFF) << (offset * 8) :
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    95                                        64     Count coming in to IF
    95              2                         32                            (size == 2) ? (wdata & 32'h0000FFFF) << (offset * 8) :
    96              1                         32                            (size == 1) ? (wdata & 32'h000000FF) << (offset * 8) : '0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                        32     Count coming in to IF
    96              2                         32                            (size == 1) ? (wdata & 32'h000000FF) << (offset * 8) : '0;
    96              3                    ***0***                            (size == 1) ? (wdata & 32'h000000FF) << (offset * 8) : '0;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    99                                      2467     Count coming in to IF
    99              1                          2          if (rst) begin 
    106             1                       2465          end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    107                                     2465     Count coming in to IF
    107             1                        647            if (state == DONE) begin
                                            1818     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                     2465     Count coming in to IF
    115             1                        191            if (enable & is_memory_op(instr)) begin
                                            2274     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    124                                      191     Count coming in to CASE
    125             1                         32                M_LW   : begin  size = 4;  read_op  = 1; sign_ex = 0; end
    126             1                         32                M_LH   : begin  size = 2;  read_op  = 1; sign_ex = 1; end
    127             1                    ***0***                M_LHU  : begin  size = 2;  read_op  = 1; sign_ex = 0; end
    128             1                         31                M_LB   : begin  size = 1;  read_op  = 1; sign_ex = 1; end
    129             1                    ***0***                M_LBU  : begin  size = 1;  read_op  = 1; sign_ex = 0; end
    130             1                         32                M_SW   : begin  size = 4;  write_op = 1; sign_ex = 0; end
    131             1                         32                M_SH   : begin  size = 2;  write_op = 1; sign_ex = 0; end
    132             1                         32                M_SB   : begin  size = 1;  write_op = 1; sign_ex = 0; end
                                         ***0***     All False Count
Branch totals: 6 hits of 9 branches = 66.66%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      21        11        10    52.38%

================================Condition Details================================

Condition Coverage for file ../design_rtl/memory_ctrl.sv --

-----------Focused Condition View (Bimodal)--------------
Line       57 Item    1  ((read_op & read_ack) || (~read_op & write_ack))
Condition totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage                  Hint
  -----------  --------  --------------------------------------  --------------
      read_op         N  Both rows hit for same output ->1      Hit either row for output ->0
     read_ack         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->0
    write_ack         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->0

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                        

---------  ----------  ----------  --------------------  -------------------------                       
 Row   1:           0           1  read_op_0             (~(~read_op & write_ack) && read_ack), write_ack
 Row   2:           0           1  read_op_1             read_ack, (~(read_op & read_ack) && write_ack)  
 Row   3:           0           0  read_ack_0            read_op                                         
 Row   4:           0           1  read_ack_1            read_op                                         
 Row   5:           0           0  write_ack_0           ~read_op                                        
 Row   6:           0           1  write_ack_1           ~read_op                                        

----------------Focused Condition View-------------------
Line       70 Item    1  (((state == DATA_PHASE) & read_op) & read_ack)
Condition totals: 2 of 3 input terms covered = 66.66%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (state == DATA_PHASE)         Y
                read_op         Y
               read_ack         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (state == DATA_PHASE)_0  (read_ack && read_op)         
  Row   2:          1  (state == DATA_PHASE)_1  (read_ack && read_op)         
  Row   3:          1  read_op_0                (read_ack && (state == DATA_PHASE))
  Row   4:          1  read_op_1                (read_ack && (state == DATA_PHASE))
  Row   5:    ***0***  read_ack_0               ((state == DATA_PHASE) & read_op)
  Row   6:          1  read_ack_1               ((state == DATA_PHASE) & read_op)

----------------Focused Condition View-------------------
Line       72 Item    1  (size == 4)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (size == 4)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (size == 4)_0         -                             
  Row   2:    ***0***  (size == 4)_1         -                             

----------------Focused Condition View-------------------
Line       73 Item    1  (size == 2)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (size == 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (size == 2)_0         -                             
  Row   2:          1  (size == 2)_1         -                             

----------------Focused Condition View-------------------
Line       74 Item    1  (size == 1)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (size == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (size == 1)_0         -                             
  Row   2:          1  (size == 1)_1         -                             

----------------Focused Condition View-------------------
Line       76 Item    1  (size == 4)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (size == 4)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (size == 4)_0         -                             
  Row   2:          1  (size == 4)_1         -                             

----------------Focused Condition View-------------------
Line       77 Item    1  (size == 2)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (size == 2)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (size == 2)_0         -                             
  Row   2:    ***0***  (size == 2)_1         -                             

----------------Focused Condition View-------------------
Line       78 Item    1  (size == 1)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (size == 1)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (size == 1)_0         -                             
  Row   2:    ***0***  (size == 1)_1         -                             

----------------Focused Condition View-------------------
Line       88 Item    1  (size == 4)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (size == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (size == 4)_0         -                             
  Row   2:          1  (size == 4)_1         -                             

----------------Focused Condition View-------------------
Line       89 Item    1  (size == 2)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (size == 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (size == 2)_0         -                             
  Row   2:          1  (size == 2)_1         -                             

----------------Focused Condition View-------------------
Line       90 Item    1  (size == 1)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (size == 1)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (size == 1)_0         -                             
  Row   2:          1  (size == 1)_1         -                             

----------------Focused Condition View-------------------
Line       94 Item    1  (size == 4)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (size == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (size == 4)_0         -                             
  Row   2:          1  (size == 4)_1         -                             

----------------Focused Condition View-------------------
Line       95 Item    1  (size == 2)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (size == 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (size == 2)_0         -                             
  Row   2:          1  (size == 2)_1         -                             

----------------Focused Condition View-------------------
Line       96 Item    1  (size == 1)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (size == 1)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (size == 1)_0         -                             
  Row   2:          1  (size == 1)_1         -                             

----------------Focused Condition View-------------------
Line       107 Item    1  (state == DONE)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (state == DONE)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (state == DONE)_0     -                             
  Row   2:          1  (state == DONE)_1     -                             

----------------Focused Condition View-------------------
Line       115 Item    1  (enable & is_memory_op(instr))
Condition totals: 2 of 2 input terms covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
               enable         Y
  is_memory_op(instr)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  enable_0               is_memory_op(instr)           
  Row   2:          1  enable_1               is_memory_op(instr)           
  Row   3:          1  is_memory_op(instr)_0  enable                        
  Row   4:          1  is_memory_op(instr)_1  enable                        


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      7         6         1    85.71%

================================Expression Details================================

Expression Coverage for file ../design_rtl/memory_ctrl.sv --

----------------Focused Expression View-----------------
Line       84 Item    1  ((read_op & read_ack) & (state == DATA_PHASE))
Expression totals: 2 of 3 input terms covered = 66.66%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
                read_op         Y
               read_ack         N  '_0' not hit             Hit '_0'
  (state == DATA_PHASE)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  read_op_0                ((state == DATA_PHASE) && read_ack)
  Row   2:          1  read_op_1                ((state == DATA_PHASE) && read_ack)
  Row   3:    ***0***  read_ack_0               ((state == DATA_PHASE) && read_op)
  Row   4:          1  read_ack_1               ((state == DATA_PHASE) && read_op)
  Row   5:          1  (state == DATA_PHASE)_0  (read_op & read_ack)          
  Row   6:          1  (state == DATA_PHASE)_1  (read_op & read_ack)          

----------------Focused Expression View-----------------
Line       85 Item    1  (read_op & (state == ADDR_PHASE))
Expression totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
                read_op         Y
  (state == ADDR_PHASE)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  read_op_0                (state == ADDR_PHASE)         
  Row   2:          1  read_op_1                (state == ADDR_PHASE)         
  Row   3:          1  (state == ADDR_PHASE)_0  read_op                       
  Row   4:          1  (state == ADDR_PHASE)_1  read_op                       

----------------Focused Expression View-----------------
Line       86 Item    1  (write_op & (state == ADDR_PHASE))
Expression totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
               write_op         Y
  (state == ADDR_PHASE)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  write_op_0               (state == ADDR_PHASE)         
  Row   2:          1  write_op_1               (state == ADDR_PHASE)         
  Row   3:          1  (state == ADDR_PHASE)_0  write_op                      
  Row   4:          1  (state == ADDR_PHASE)_1  write_op                      


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       4         3         1    75.00%
    FSM Transitions                  5         3         2    60.00%

================================FSM Details================================

FSM Coverage for file ../design_rtl/memory_ctrl.sv --

FSM_ID: state
    Current State Object : state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  54                IDLE                   0
  56          ADDR_PHASE                   1
  57          DATA_PHASE                   2
  58                DONE                   3
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
              ADDR_PHASE                 911          
              DATA_PHASE                 454          
                    DONE                 454          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  56                   1                 454          ADDR_PHASE -> DATA_PHASE          
  57                   2                 454          DATA_PHASE -> DONE            
  58                   4                 454          DONE -> ADDR_PHASE            
    Uncovered States :
    ------------------
                   State
                   -----
                    IDLE
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  54                   0          IDLE -> ADDR_PHASE  
  49                   3          DATA_PHASE -> ADDR_PHASE


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   4         3         1    75.00%
        FSM Transitions              5         3         2    60.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      69        58        11    84.05%

================================Statement Details================================

Statement Coverage for file ../design_rtl/memory_ctrl.sv --

    1                                                
    2                                                import opcodes::*;
    3                                                
    4                                                module memory_ctrl #(
    5                                                   parameter random_errors = 0
    6                                                 )(
    7                                                   input logic          clk, rst,
    8                                                
    9                                                   input wire instruction_t  instr,
    10                                                  input register_t     op1, op2, op3,
    11                                                  input logic          enable,
    12                                                  output register_t    result,
    13                                                  output logic         result_valid,
    14                                               
    15                                                  output logic [31:0]  address,
    16                                                  output logic         read_enable,
    17                                                  input  logic [31:0]  read_data,
    18                                                  input  logic         read_ack,
    19                                                  output logic         write_enable,
    20                                                  output logic [3:0]   write_byte_enable,
    21                                                  output logic [31:0]  write_data,
    22                                                  input  logic         write_ack);
    23                                               
    24                                                  typedef enum logic[2:0] { IDLE, ADDR_PHASE, DATA_PHASE, DONE } state_t;
    25                                               
    26                                                  typedef logic unsigned [15:0]  unsigned_short;
    27                                                  typedef logic signed   [15:0]  signed_short;
    28                                                  typedef logic unsigned  [7:0]  unsigned_byte;
    29                                                  typedef logic signed    [7:0]  signed_byte; 
    30                                               
    31                                                  state_t state, next_state;
    32                                                  logic read_op, write_op;
    33                                                  logic read_instr, write_instr;
    34                                                  logic sign_ex;
    35                                                  logic [1:0] offset;
    36                                                  logic [2:0] size;
    37                                                  register_t wdata;
    38                                                  register_t result_reg;
    39                                               
    40                                                  function automatic register_t induce_errors(register_t data);
    41                                                    if (random_errors) begin
    42                                                      if ($urandom_range(1,10)==7)   // 10% of the time flip a bit at random 
    43                                                        return data ^ register_t'(32'h1 << $urandom_range(0,31));
    44                                                    end 
    45              1                        240          return(data);
    46                                                  endfunction
    47                                               
    48              1                       1820        always_ff @(posedge clk) 
    49              1                          2          if (rst) state <= ADDR_PHASE; // IDLE;
    50              1                       1818          else state <= next_state;
    51                                               
    52              1                       1917        always_comb begin
    53                                                    case (state) 
    54              1                    ***0***            IDLE       : if (enable) next_state = ADDR_PHASE; else next_state = IDLE;
    54              2                    ***0***     
    55                                                      // ADDR_PHASE : next_state = DATA_PHASE;
    56              1                        503            ADDR_PHASE : if (enable) next_state = DATA_PHASE; else next_state = ADDR_PHASE;
    56              2                        455     
    57              1                        454            DATA_PHASE : if ((read_op & read_ack) || (!read_op & write_ack)) next_state = DONE;
    58              1                        502            DONE       : next_state = ADDR_PHASE;
    59                                                    endcase
    60                                                  end
    61                                               
    62                                               `ifndef SYNTHESIS
    63              1                         49        assign result = induce_errors(result_reg);
    64                                               `else
    65                                                  assign result = result_reg;
    66                                               `endif
    67                                               
    68              1                       1560        always_comb begin 
    69              1                          3          if (rst) result_reg <= '0;
    70                                                    else if ((state == DATA_PHASE) & (read_op & read_ack)) begin 
    71                                                      if (sign_ex) begin
    72              1                    ***0***              if (size == 4) result_reg <= read_data;
    73              1                         16              if (size == 2) result_reg <= signed_short'((read_data >> (8 * offset)) & 32'h0000FFFF);
    74              1                         16              if (size == 1) result_reg <= signed_byte'((read_data >> (8 * offset)) & 32'h000000FF);
    75                                                      end else begin
    76              1                         16              if (size == 4) result_reg <= read_data;
    77              1                    ***0***              if (size == 2) result_reg <= unsigned_short'((read_data >> (8 * offset)) & 32'h0000FFFF);
    78              1                    ***0***              if (size == 1) result_reg <= unsigned_byte'((read_data >> (8 * offset)) & 32'h000000FF);
    79                                                      end
    80                                                    end
    81                                                  end
    82                                               
    83                                                  // assign result_valid = ((read_op & read_ack) || (write_op & write_ack)) & (state == DONE);
    84              1                       1462        assign result_valid = (read_op & read_ack) & (state == DATA_PHASE);
    85              1                       1461        assign read_enable = (read_op & (state == ADDR_PHASE));
    86              1                       1461        assign write_enable = (write_op & (state == ADDR_PHASE));
    87              1                        244        assign write_byte_enable = (!write_op) ? '0 :
    88                                                                             (size == 4) ? 4'hF :
    89                                                                             (size == 2) ? 4'h3 << offset :
    90                                                                             (size == 1) ? 4'h1 << offset : '0;
    91                                               
    92                                               
    93              1                        286        assign write_data = (!write_op) ? '0 :
    94                                                                      (size == 4) ? wdata :
    95                                                                      (size == 2) ? (wdata & 32'h0000FFFF) << (offset * 8) :
    96                                                                      (size == 1) ? (wdata & 32'h000000FF) << (offset * 8) : '0;
    97                                               
    98              1                       2467        always_comb begin
    99                                                    if (rst) begin 
    100             1                          2            size = '0;
    101             1                          2            offset = '0;
    102             1                          2            address = '0;
    103             1                          2            read_op = 0;
    104             1                          2            write_op = 0;
    105             1                          2            wdata = '0;
    106                                                   end else begin
    107                                                     if (state == DONE) begin
    108             1                        647              size = '0;
    109             1                        647              offset = '0;
    110             1                        647              address = '0;
    111             1                        647              read_op = 0;
    112             1                        647              write_op = 0;
    113             1                        647              wdata = '0;
    114                                                     end
    115                                                     if (enable & is_memory_op(instr)) begin
    116                                                     // $display("executing %s ", decode_instr(instr));
    117             1                        191              address = (op1 + op2) >> 2;
    118             1                        191              offset  = (op1 + op2) & 32'h00000003;
    119                                              `ifndef SYNTHESIS
    120             1                        191              wdata = induce_errors(op3);
    121                                              `else
    122                                                       wdata = op3;
    123                                              `endif
    124                                                       casez (instr) 
    125             1                         32                M_LW   : begin  size = 4;  read_op  = 1; sign_ex = 0; end
    125             2                         32     
    125             3                         32     
    126             1                         32                M_LH   : begin  size = 2;  read_op  = 1; sign_ex = 1; end
    126             2                         32     
    126             3                         32     
    127             1                    ***0***                M_LHU  : begin  size = 2;  read_op  = 1; sign_ex = 0; end
    127             2                    ***0***     
    127             3                    ***0***     
    128             1                         31                M_LB   : begin  size = 1;  read_op  = 1; sign_ex = 1; end
    128             2                         31     
    128             3                         31     
    129             1                    ***0***                M_LBU  : begin  size = 1;  read_op  = 1; sign_ex = 0; end
    129             2                    ***0***     
    129             3                    ***0***     
    130             1                         32                M_SW   : begin  size = 4;  write_op = 1; sign_ex = 0; end
    130             2                         32     
    130             3                         32     
    131             1                         32                M_SH   : begin  size = 2;  write_op = 1; sign_ex = 0; end
    131             2                         32     
    131             3                         32     
    132             1                         32                M_SB   : begin  size = 1;  write_op = 1; sign_ex = 0; end
    132             2                         32     
    132             3                         32     
    133                                                       endcase
    134                                                     end
    135                                                   end
    136                                                 end
    137                                              
    138                                                 opcode_mask_t opcode;
    139             1                        457        assign opcode = opc_base(instr);
    140                                              
    141                                                 covergroup mcu_cg @(posedge clk); 
    142                                                   coverpoint opcode {
    143                                                      bins instr[] = {M_LW, M_LH, M_LHU, M_LB, M_LBU, M_SW, M_SH, M_SB};
    144                                                      // ignore_bins: others;
    145                                                    }
    146                                                    coverpoint result_reg {
    147                                                      bins positive = { [1:$] };
    148                                                      bins zero     = { 0 };
    149                                                      bins negative = { [$:-1] };
    150                                                    }
    151                                                    cross opcode, result_reg;
    152                                                 endgroup  
    153                                              
    154                                                 covergroup mcu_halfword_cg @(posedge clk);
    155                                                   coverpoint opcode {
    156                                                      bins instr[] = {M_LH, M_LHU};
    157                                                      //ignore_bins: others;
    158                                                    }
    159                                                    coverpoint result_reg {
    160                                                      bins positive = { [1:$] };
    161                                                      bins zero     = { 0 };
    162                                                      bins negative = { [$:-1] };
    163                                                    }
    164                                                    coverpoint offset {
    165                                                      bins offset[2] = {0, 2};
    166                                                      ignore_bins misaligned = {1, 3};
    167                                                    }
    168                                                    cross opcode, result_reg, offset;
    169                                                 endgroup  
    170                                              
    171                                                 covergroup mcu_byte_cg @(posedge clk);
    172                                                   coverpoint opcode {
    173                                                      bins instr[] = {M_LB, M_LBU};
    174                                                      //ignore_bins: others;
    175                                                    }
    176                                                    coverpoint result_reg {
    177                                                      bins positive = { [1:$] };
    178                                                      bins zero     = { 0 };
    179                                                      bins negative = { [$:-1] };
    180                                                    }
    181                                                    coverpoint offset {
    182                                                      bins offset[2] = {[0:3]};
    183                                                    }
    184                                                    cross opcode, result_reg, offset;
    185                                                 endgroup  
    186                                              
    187             1                          1        mcu_cg          mcu_cg_inst           = new();
    188             1                          1        mcu_halfword_cg mcu_halfword_cg_inst  = new();
    189             1                          1        mcu_byte_cg     mcu_byte_cg_inst      = new();
    190                                              
    191                                              endmodule

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        729       317       412    43.48%

================================Toggle Details================================

Toggle Coverage for File ../design_rtl/memory_ctrl.sv --

       Line                                   Node      1H->0L      0L->1H                          "Coverage"
--------------------------------------------------------------------------------------------------------------
          7                                    rst           1           1                              100.00 
          7                                    clk           1           1                              100.00 
          9                          instr.j.rd[4]           1           1                              100.00 
          9                          instr.j.rd[3]           1           1                              100.00 
          9                          instr.j.rd[2]           1           1                              100.00 
          9                          instr.j.rd[1]           1           1                              100.00 
          9                          instr.j.rd[0]           1           1                              100.00 
          9                     instr.j.opcode1[6]           1           1                              100.00 
          9                     instr.j.opcode1[5]           1           1                              100.00 
          9                     instr.j.opcode1[4]           1           1                              100.00 
          9                     instr.j.opcode1[3]           1           1                              100.00 
          9                     instr.j.opcode1[2]           1           1                              100.00 
          9                     instr.j.opcode1[1]           0           1                               50.00 
          9                     instr.j.opcode1[0]           0           1                               50.00 
          9                           instr.j.imm3           1           1                              100.00 
          9                        instr.j.imm2[7]           1           1                              100.00 
          9                        instr.j.imm2[6]           1           1                              100.00 
          9                        instr.j.imm2[5]           1           1                              100.00 
          9                        instr.j.imm2[4]           1           1                              100.00 
          9                        instr.j.imm2[3]           1           1                              100.00 
          9                        instr.j.imm2[2]           1           1                              100.00 
          9                        instr.j.imm2[1]           1           1                              100.00 
          9                        instr.j.imm2[0]           1           1                              100.00 
          9                           instr.j.imm1           1           1                              100.00 
          9                        instr.j.imm0[9]           1           1                              100.00 
          9                        instr.j.imm0[8]           1           1                              100.00 
          9                        instr.j.imm0[7]           1           1                              100.00 
          9                        instr.j.imm0[6]           1           1                              100.00 
          9                        instr.j.imm0[5]           1           1                              100.00 
          9                        instr.j.imm0[4]           1           1                              100.00 
          9                        instr.j.imm0[3]           1           1                              100.00 
          9                        instr.j.imm0[2]           1           1                              100.00 
          9                        instr.j.imm0[1]           1           1                              100.00 
          9                        instr.j.imm0[0]           1           1                              100.00 
         10                                 op3[9]           1           1                              100.00 
         10                                 op3[8]           1           1                              100.00 
         10                                 op3[7]           1           1                              100.00 
         10                                 op3[6]           1           1                              100.00 
         10                                 op3[5]           1           1                              100.00 
         10                                 op3[4]           1           1                              100.00 
         10                                 op3[3]           1           1                              100.00 
         10                                op3[31]           1           1                              100.00 
         10                                op3[30]           1           1                              100.00 
         10                                 op3[2]           1           1                              100.00 
         10                                op3[29]           1           1                              100.00 
         10                                op3[28]           1           1                              100.00 
         10                                op3[27]           1           1                              100.00 
         10                                op3[26]           1           1                              100.00 
         10                                op3[25]           1           1                              100.00 
         10                                op3[24]           1           1                              100.00 
         10                                op3[23]           1           1                              100.00 
         10                                op3[22]           1           1                              100.00 
         10                                op3[21]           1           1                              100.00 
         10                                op3[20]           1           1                              100.00 
         10                                 op3[1]           1           1                              100.00 
         10                                op3[19]           1           1                              100.00 
         10                                op3[18]           1           1                              100.00 
         10                                op3[17]           1           1                              100.00 
         10                                op3[16]           1           1                              100.00 
         10                                op3[15]           1           1                              100.00 
         10                                op3[14]           1           1                              100.00 
         10                                op3[13]           1           1                              100.00 
         10                                op3[12]           1           1                              100.00 
         10                                op3[11]           1           1                              100.00 
         10                                op3[10]           1           1                              100.00 
         10                                 op3[0]           1           1                              100.00 
         10                                 op2[9]           0           0                                0.00 
         10                                 op2[8]           0           0                                0.00 
         10                                 op2[7]           1           1                              100.00 
         10                                 op2[6]           0           0                                0.00 
         10                                 op2[5]           1           1                              100.00 
         10                                 op2[4]           1           1                              100.00 
         10                                 op2[3]           1           1                              100.00 
         10                                op2[31]           0           0                                0.00 
         10                                op2[30]           0           0                                0.00 
         10                                 op2[2]           1           1                              100.00 
         10                                op2[29]           0           0                                0.00 
         10                                op2[28]           0           0                                0.00 
         10                                op2[27]           0           0                                0.00 
         10                                op2[26]           0           0                                0.00 
         10                                op2[25]           0           0                                0.00 
         10                                op2[24]           0           0                                0.00 
         10                                op2[23]           0           0                                0.00 
         10                                op2[22]           0           0                                0.00 
         10                                op2[21]           0           0                                0.00 
         10                                op2[20]           0           0                                0.00 
         10                                 op2[1]           1           1                              100.00 
         10                                op2[19]           0           0                                0.00 
         10                                op2[18]           0           0                                0.00 
         10                                op2[17]           0           0                                0.00 
         10                                op2[16]           0           0                                0.00 
         10                                op2[15]           0           0                                0.00 
         10                                op2[14]           0           1                               50.00 
         10                                op2[13]           0           1                               50.00 
         10                                op2[12]           0           0                                0.00 
         10                                op2[11]           0           0                                0.00 
         10                                op2[10]           0           0                                0.00 
         10                                 op2[0]           1           1                              100.00 
         10                                 op1[9]           0           0                                0.00 
         10                                 op1[8]           1           1                              100.00 
         10                                 op1[7]           1           1                              100.00 
         10                                 op1[6]           1           1                              100.00 
         10                                 op1[5]           1           1                              100.00 
         10                                 op1[4]           1           1                              100.00 
         10                                 op1[3]           1           1                              100.00 
         10                                op1[31]           0           0                                0.00 
         10                                op1[30]           0           1                               50.00 
         10                                 op1[2]           1           1                              100.00 
         10                                op1[29]           0           1                               50.00 
         10                                op1[28]           0           0                                0.00 
         10                                op1[27]           0           0                                0.00 
         10                                op1[26]           0           0                                0.00 
         10                                op1[25]           0           0                                0.00 
         10                                op1[24]           0           0                                0.00 
         10                                op1[23]           0           0                                0.00 
         10                                op1[22]           0           0                                0.00 
         10                                op1[21]           0           0                                0.00 
         10                                op1[20]           0           0                                0.00 
         10                                 op1[1]           1           1                              100.00 
         10                                op1[19]           0           1                               50.00 
         10                                op1[18]           0           1                               50.00 
         10                                op1[17]           0           0                                0.00 
         10                                op1[16]           0           1                               50.00 
         10                                op1[15]           0           0                                0.00 
         10                                op1[14]           0           1                               50.00 
         10                                op1[13]           0           1                               50.00 
         10                                op1[12]           0           0                                0.00 
         10                                op1[11]           0           0                                0.00 
         10                                op1[10]           0           0                                0.00 
         10                                 op1[0]           1           1                              100.00 
         11                                 enable           1           1                              100.00 
         12                              result[9]           0           0                                0.00 
         12                              result[8]           0           0                                0.00 
         12                              result[7]           0           0                                0.00 
         12                              result[6]           0           0                                0.00 
         12                              result[5]           0           0                                0.00 
         12                              result[4]           0           0                                0.00 
         12                              result[3]           1           1                              100.00 
         12                             result[31]           0           0                                0.00 
         12                             result[30]           0           0                                0.00 
         12                              result[2]           1           1                              100.00 
         12                             result[29]           0           0                                0.00 
         12                             result[28]           0           0                                0.00 
         12                             result[27]           0           0                                0.00 
         12                             result[26]           0           0                                0.00 
         12                             result[25]           0           0                                0.00 
         12                             result[24]           0           0                                0.00 
         12                             result[23]           0           0                                0.00 
         12                             result[22]           0           0                                0.00 
         12                             result[21]           0           0                                0.00 
         12                             result[20]           0           0                                0.00 
         12                              result[1]           1           1                              100.00 
         12                             result[19]           0           0                                0.00 
         12                             result[18]           0           0                                0.00 
         12                             result[17]           0           0                                0.00 
         12                             result[16]           0           0                                0.00 
         12                             result[15]           0           0                                0.00 
         12                             result[14]           0           0                                0.00 
         12                             result[13]           0           0                                0.00 
         12                             result[12]           0           0                                0.00 
         12                             result[11]           0           0                                0.00 
         12                             result[10]           0           0                                0.00 
         12                              result[0]           1           1                              100.00 
         13                           result_valid           1           1                              100.00 
         15                             address[9]           0           0                                0.00 
         15                             address[8]           0           0                                0.00 
         15                             address[7]           0           0                                0.00 
         15                             address[6]           0           0                                0.00 
         15                             address[5]           1           1                              100.00 
         15                             address[4]           0           0                                0.00 
         15                             address[3]           1           1                              100.00 
         15                            address[31]           0           0                                0.00 
         15                            address[30]           0           0                                0.00 
         15                             address[2]           1           1                              100.00 
         15                            address[29]           0           0                                0.00 
         15                            address[28]           0           0                                0.00 
         15                            address[27]           0           0                                0.00 
         15                            address[26]           0           0                                0.00 
         15                            address[25]           0           0                                0.00 
         15                            address[24]           0           0                                0.00 
         15                            address[23]           0           0                                0.00 
         15                            address[22]           0           0                                0.00 
         15                            address[21]           0           0                                0.00 
         15                            address[20]           0           0                                0.00 
         15                             address[1]           1           1                              100.00 
         15                            address[19]           0           0                                0.00 
         15                            address[18]           0           0                                0.00 
         15                            address[17]           0           0                                0.00 
         15                            address[16]           0           0                                0.00 
         15                            address[15]           0           0                                0.00 
         15                            address[14]           0           0                                0.00 
         15                            address[13]           0           0                                0.00 
         15                            address[12]           0           0                                0.00 
         15                            address[11]           0           0                                0.00 
         15                            address[10]           0           0                                0.00 
         15                             address[0]           1           1                              100.00 
         16                            read_enable           1           1                              100.00 
         17                           read_data[9]           0           0                                0.00 
         17                           read_data[8]           1           1                              100.00 
         17                           read_data[7]           0           0                                0.00 
         17                           read_data[6]           0           0                                0.00 
         17                           read_data[5]           0           0                                0.00 
         17                           read_data[4]           0           0                                0.00 
         17                           read_data[3]           1           1                              100.00 
         17                          read_data[31]           0           0                                0.00 
         17                          read_data[30]           0           0                                0.00 
         17                           read_data[2]           1           1                              100.00 
         17                          read_data[29]           0           0                                0.00 
         17                          read_data[28]           0           0                                0.00 
         17                          read_data[27]           1           1                              100.00 
         17                          read_data[26]           1           1                              100.00 
         17                          read_data[25]           1           1                              100.00 
         17                          read_data[24]           1           1                              100.00 
         17                          read_data[23]           0           0                                0.00 
         17                          read_data[22]           0           0                                0.00 
         17                          read_data[21]           0           0                                0.00 
         17                          read_data[20]           0           0                                0.00 
         17                           read_data[1]           1           1                              100.00 
         17                          read_data[19]           1           1                              100.00 
         17                          read_data[18]           1           1                              100.00 
         17                          read_data[17]           1           1                              100.00 
         17                          read_data[16]           1           1                              100.00 
         17                          read_data[15]           0           0                                0.00 
         17                          read_data[14]           0           0                                0.00 
         17                          read_data[13]           0           0                                0.00 
         17                          read_data[12]           0           0                                0.00 
         17                          read_data[11]           1           1                              100.00 
         17                          read_data[10]           1           1                              100.00 
         17                           read_data[0]           1           1                              100.00 
         18                               read_ack           0           0                                0.00 
         19                           write_enable           1           1                              100.00 
         20                   write_byte_enable[3]           1           1                              100.00 
         20                   write_byte_enable[2]           1           1                              100.00 
         20                   write_byte_enable[1]           1           1                              100.00 
         20                   write_byte_enable[0]           1           1                              100.00 
         21                          write_data[9]           0           0                                0.00 
         21                          write_data[8]           1           1                              100.00 
         21                          write_data[7]           0           0                                0.00 
         21                          write_data[6]           0           0                                0.00 
         21                          write_data[5]           0           0                                0.00 
         21                          write_data[4]           0           0                                0.00 
         21                          write_data[3]           1           1                              100.00 
         21                         write_data[31]           0           0                                0.00 
         21                         write_data[30]           0           0                                0.00 
         21                          write_data[2]           1           1                              100.00 
         21                         write_data[29]           0           0                                0.00 
         21                         write_data[28]           0           0                                0.00 
         21                         write_data[27]           1           1                              100.00 
         21                         write_data[26]           1           1                              100.00 
         21                         write_data[25]           1           1                              100.00 
         21                         write_data[24]           1           1                              100.00 
         21                         write_data[23]           0           0                                0.00 
         21                         write_data[22]           0           0                                0.00 
         21                         write_data[21]           0           0                                0.00 
         21                         write_data[20]           0           0                                0.00 
         21                          write_data[1]           1           1                              100.00 
         21                         write_data[19]           1           1                              100.00 
         21                         write_data[18]           1           1                              100.00 
         21                         write_data[17]           1           1                              100.00 
         21                         write_data[16]           1           1                              100.00 
         21                         write_data[15]           0           0                                0.00 
         21                         write_data[14]           0           0                                0.00 
         21                         write_data[13]           0           0                                0.00 
         21                         write_data[12]           0           0                                0.00 
         21                         write_data[11]           1           1                              100.00 
         21                         write_data[10]           1           1                              100.00 
         21                          write_data[0]           1           1                              100.00 
         22                              write_ack           0           0                                0.00 
         31                                  state               ENUM type       Value       Count 
                                                                      IDLE           0        0.00 
                                                                ADDR_PHASE         455      100.00 
                                                                DATA_PHASE         454      100.00 
                                                                      DONE         454      100.00 
         31                             next_state               ENUM type       Value       Count 
                                                                      IDLE           0        0.00 
                                                                ADDR_PHASE         455      100.00 
                                                                DATA_PHASE         454      100.00 
                                                                      DONE         454      100.00 
         32                               write_op           1           1                              100.00 
         32                                read_op           1           1                              100.00 
         33                            write_instr           0           0                                0.00 
         33                             read_instr           0           0                                0.00 
         34                                sign_ex           1           1                              100.00 
         35                              offset[1]           1           1                              100.00 
         35                              offset[0]           1           1                              100.00 
         36                                size[2]           1           1                              100.00 
         36                                size[1]           1           1                              100.00 
         36                                size[0]           1           1                              100.00 
         37                               wdata[9]           0           0                                0.00 
         37                               wdata[8]           0           0                                0.00 
         37                               wdata[7]           0           0                                0.00 
         37                               wdata[6]           0           0                                0.00 
         37                               wdata[5]           0           0                                0.00 
         37                               wdata[4]           0           0                                0.00 
         37                               wdata[3]           1           1                              100.00 
         37                              wdata[31]           0           0                                0.00 
         37                              wdata[30]           0           0                                0.00 
         37                               wdata[2]           1           1                              100.00 
         37                              wdata[29]           0           0                                0.00 
         37                              wdata[28]           0           0                                0.00 
         37                              wdata[27]           0           0                                0.00 
         37                              wdata[26]           0           0                                0.00 
         37                              wdata[25]           0           0                                0.00 
         37                              wdata[24]           0           0                                0.00 
         37                              wdata[23]           0           0                                0.00 
         37                              wdata[22]           0           0                                0.00 
         37                              wdata[21]           0           0                                0.00 
         37                              wdata[20]           0           0                                0.00 
         37                               wdata[1]           1           1                              100.00 
         37                              wdata[19]           0           0                                0.00 
         37                              wdata[18]           0           0                                0.00 
         37                              wdata[17]           0           0                                0.00 
         37                              wdata[16]           0           0                                0.00 
         37                              wdata[15]           0           0                                0.00 
         37                              wdata[14]           0           0                                0.00 
         37                              wdata[13]           0           0                                0.00 
         37                              wdata[12]           0           0                                0.00 
         37                              wdata[11]           0           0                                0.00 
         37                              wdata[10]           0           0                                0.00 
         37                               wdata[0]           1           1                              100.00 
         38                          result_reg[9]           0           0                                0.00 
         38                          result_reg[8]           0           0                                0.00 
         38                          result_reg[7]           0           0                                0.00 
         38                          result_reg[6]           0           0                                0.00 
         38                          result_reg[5]           0           0                                0.00 
         38                          result_reg[4]           0           0                                0.00 
         38                          result_reg[3]           1           1                              100.00 
         38                         result_reg[31]           0           0                                0.00 
         38                         result_reg[30]           0           0                                0.00 
         38                          result_reg[2]           1           1                              100.00 
         38                         result_reg[29]           0           0                                0.00 
         38                         result_reg[28]           0           0                                0.00 
         38                         result_reg[27]           0           0                                0.00 
         38                         result_reg[26]           0           0                                0.00 
         38                         result_reg[25]           0           0                                0.00 
         38                         result_reg[24]           0           0                                0.00 
         38                         result_reg[23]           0           0                                0.00 
         38                         result_reg[22]           0           0                                0.00 
         38                         result_reg[21]           0           0                                0.00 
         38                         result_reg[20]           0           0                                0.00 
         38                          result_reg[1]           1           1                              100.00 
         38                         result_reg[19]           0           0                                0.00 
         38                         result_reg[18]           0           0                                0.00 
         38                         result_reg[17]           0           0                                0.00 
         38                         result_reg[16]           0           0                                0.00 
         38                         result_reg[15]           0           0                                0.00 
         38                         result_reg[14]           0           0                                0.00 
         38                         result_reg[13]           0           0                                0.00 
         38                         result_reg[12]           0           0                                0.00 
         38                         result_reg[11]           0           0                                0.00 
         38                         result_reg[10]           0           0                                0.00 
         38                          result_reg[0]           1           1                              100.00 
        138                                 opcode               ENUM type       Value       Count 
                                                                    M_ADDI         102      100.00 
                                                                    M_STLI           0        0.00 
                                                                   M_STLUI           0        0.00 
                                                                    M_ANDI           0        0.00 
                                                                     M_ORI           0        0.00 
                                                                    M_XORI           0        0.00 
                                                                    M_SLLI           0        0.00 
                                                                    M_SRLI           1      100.00 
                                                                    M_SRAI           0        0.00 
                                                                     M_LUI           1      100.00 
                                                                   M_AUIPC           0        0.00 
                                                                     M_ADD          96      100.00 
                                                                     M_SUB           0        0.00 
                                                                     M_STL           0        0.00 
                                                                    M_STLU           0        0.00 
                                                                     M_AND           0        0.00 
                                                                      M_OR           1      100.00 
                                                                     M_XOR           0        0.00 
                                                                     M_SLL           0        0.00 
                                                                     M_SRL           0        0.00 
                                                                     M_SRA           0        0.00 
                                                                     M_JAL           1      100.00 
                                                                    M_JALR           0        0.00 
                                                                     M_BEQ           0        0.00 
                                                                     M_BNE          48      100.00 
                                                                     M_BLT          96      100.00 
                                                                    M_BLTU           0        0.00 
                                                                     M_BGE           0        0.00 
                                                                    M_BGEU           0        0.00 
                                                                      M_LW          16      100.00 
                                                                      M_LH          16      100.00 
                                                                     M_LHU           0        0.00 
                                                                      M_LB          16      100.00 
                                                                     M_LBU           0        0.00 
                                                                      M_SW          16      100.00 
                                                                      M_SH          16      100.00 
                                                                      M_SB          16      100.00 

Total Node Count     =        387 
Toggled Node Count   =        163 
Untoggled Node Count =        224 

Toggle Coverage      =      43.48% (317 of 729 bins)

=================================================================================
=== File: ../design_rtl/riscv_rv32i.sv
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        32        30         2    93.75%

================================Branch Details================================

Branch Coverage for file ../design_rtl/riscv_rv32i.sv --

------------------------------------IF Branch------------------------------------
    45                                      1365     Count coming in to IF
    45              1                          1        assign halted = (execute & (instr == EBREAK)) ? 1 : 0;
    45              2                       1364        assign halted = (execute & (instr == EBREAK)) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                      1821     Count coming in to IF
    48              1                          2          if (rst) state <= FETCH;
    49              1                       1819          else     state <= next_state;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    53                                      1821     Count coming in to CASE
    54              1                        455            FETCH:    next_state = DECODE;
    55              1                        455            DECODE:   next_state = EXECUTE;
    56              1                        455            EXECUTE:  if (instr == EBREAK) next_state = HALT;
    58              1                        454            WRITE_BACK: if (data_read_rdy) next_state = FETCH;
    59              1                    ***0***            HALT:     next_state = HALT;
                                               2     All False Count
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    56                                       455     Count coming in to IF
    56              2                          1            EXECUTE:  if (instr == EBREAK) next_state = HALT;
    57              1                        454                      else                 next_state = WRITE_BACK;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                       454     Count coming in to IF
    58              2                        454            WRITE_BACK: if (data_read_rdy) next_state = FETCH;
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    63                                      1819     Count coming in to IF
    63              1                        455        assign fetch      = (state == FETCH)      ? 1 : 0;
    63              2                       1364        assign fetch      = (state == FETCH)      ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    64                                      1819     Count coming in to IF
    64              1                        455        assign decode     = (state == DECODE)     ? 1 : 0;
    64              2                       1364        assign decode     = (state == DECODE)     ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                      1819     Count coming in to IF
    65              1                        455        assign execute    = (state == EXECUTE)    ? 1 : 0;
    65              2                       1364        assign execute    = (state == EXECUTE)    ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    66                                      1819     Count coming in to IF
    66              1                        454        assign write_back = (state == WRITE_BACK) ? 1 : 0;
    66              2                       1365        assign write_back = (state == WRITE_BACK) ? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    130                                     1659     Count coming in to IF
    130             1                          2          if (rst) begin
    134             1                       1657          end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    135                                     1657     Count coming in to IF
    135             1                        261            if (write_back & (rd != 0)) begin
                                            1396     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    141                                      959     Count coming in to IF
    141             1                        426        assign result = is_alu_op(instr)    ? alu_result :
    142             1                        533                        is_memory_op(instr) ? mcu_result :
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    142                                      533     Count coming in to IF
    142             2                        239                        is_memory_op(instr) ? mcu_result :
    143             1                        294                        is_branch_op(instr) ? bcu_result : '0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    143                                      294     Count coming in to IF
    143             2                        290                        is_branch_op(instr) ? bcu_result : '0;
    143             3                          4                        is_branch_op(instr) ? bcu_result : '0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         9         0   100.00%

================================Condition Details================================

Condition Coverage for file ../design_rtl/riscv_rv32i.sv --

----------------Focused Condition View-------------------
Line       45 Item    1  (execute & (instr == EBREAK))
Condition totals: 2 of 2 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
            execute         Y
  (instr == EBREAK)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  execute_0             (instr == EBREAK)             
  Row   2:          1  execute_1             (instr == EBREAK)             
  Row   3:          1  (instr == EBREAK)_0   execute                       
  Row   4:          1  (instr == EBREAK)_1   execute                       

----------------Focused Condition View-------------------
Line       56 Item    1  (instr == EBREAK)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (instr == EBREAK)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (instr == EBREAK)_0   -                             
  Row   2:          1  (instr == EBREAK)_1   -                             

----------------Focused Condition View-------------------
Line       63 Item    1  (state == FETCH)
Condition totals: 1 of 1 input term covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (state == FETCH)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (state == FETCH)_0    -                             
  Row   2:          1  (state == FETCH)_1    -                             

----------------Focused Condition View-------------------
Line       64 Item    1  (state == DECODE)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (state == DECODE)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (state == DECODE)_0   -                             
  Row   2:          1  (state == DECODE)_1   -                             

----------------Focused Condition View-------------------
Line       65 Item    1  (state == EXECUTE)
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (state == EXECUTE)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (state == EXECUTE)_0  -                             
  Row   2:          1  (state == EXECUTE)_1  -                             

----------------Focused Condition View-------------------
Line       66 Item    1  (state == WRITE_BACK)
Condition totals: 1 of 1 input term covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (state == WRITE_BACK)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (state == WRITE_BACK)_0  -                             
  Row   2:          1  (state == WRITE_BACK)_1  -                             

----------------Focused Condition View-------------------
Line       135 Item    1  (write_back & (rd != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  write_back         Y
   (rd != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  write_back_0          (rd != 0)                     
  Row   2:          1  write_back_1          (rd != 0)                     
  Row   3:          1  (rd != 0)_0           write_back                    
  Row   4:          1  (rd != 0)_1           write_back                    


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         4         1    80.00%
    FSM Transitions                  8         4         4    50.00%

================================FSM Details================================

FSM Coverage for file ../design_rtl/riscv_rv32i.sv --

FSM_ID: state
    Current State Object : state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  54               FETCH                   0
  55              DECODE                   1
  56             EXECUTE                   2
  58          WRITE_BACK                   3
  48                HALT                   4
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                   FETCH                 456          
                  DECODE                 455          
                 EXECUTE                 455          
              WRITE_BACK                 454          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  54                   0                 455          FETCH -> DECODE               
  55                   1                 455          DECODE -> EXECUTE             
  57                   3                 454          EXECUTE -> WRITE_BACK          
  58                   6                 454          WRITE_BACK -> FETCH           
    Uncovered States :
    ------------------
                   State
                   -----
                    HALT
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  48                   2          DECODE -> FETCH     
  56                   4          EXECUTE -> HALT     
  48                   5          EXECUTE -> FETCH    
  48                   7          HALT -> FETCH       


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         4         1    80.00%
        FSM Transitions              8         4         4    50.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      21        20         1    95.23%

================================Statement Details================================

Statement Coverage for file ../design_rtl/riscv_rv32i.sv --

    1                                                import opcodes::*;
    2                                                
    3                                                module riscv_rv32i(
    4                                                   input  logic         clk, rst,
    5                                                
    6                                                   // instruction memory interface
    7                                                
    8                                                   output logic [31:0]  instruction_address,
    9                                                   output logic         instruction_enable,
    10                                                  input  var instruction_t instr,
    11                                               
    12                                                  // data memory interface
    13                                               
    14                                                  output logic [31:0]  data_address,
    15                                                  output logic         data_read_enable,
    16                                                  input  logic [31:0]  data_read_data,
    17                                                  input  logic         data_read_rdy,
    18                                                  output logic         data_write_enable,
    19                                                  output logic [3:0]   data_write_byte_enable,
    20                                                  output logic [31:0]  data_write_data,
    21                                                  input  logic         data_write_rdy,
    22                                                  
    23                                                  // halt signal -- asserted on execution of EBREAK 
    24                                               
    25                                                  output logic         halted);
    26                                               
    27                                                  logic fetch, decode, execute, write_back;
    28                                                  logic executed;
    29                                               
    30                                                  typedef enum logic [2:0] {FETCH, DECODE, EXECUTE, WRITE_BACK, HALT} stage_t;
    31                                               
    32                                                  stage_t state, next_state;
    33                                               
    34                                                  register_t register_bank[32];
    35                                                  register_t pc, op1, op2, op3;
    36                                                  register_t alu_result, mcu_result, bcu_result, result;
    37                                                  register_num_t rd;
    38                                               
    39                                                  int i;
    40                                               
    41                                                  logic chatty = 1;
    42                                               
    43                                                  assign instruction_address = pc;
    44                                                  assign instruction_enable = fetch;
    45              1                       1366        assign halted = (execute & (instr == EBREAK)) ? 1 : 0;
    46                                               
    47              1                       1821        always_ff @(posedge clk) begin
    48              1                          2          if (rst) state <= FETCH;
    49              1                       1819          else     state <= next_state;
    50                                                  end
    51                                               
    52              1                       1821        always_comb begin
    53                                                    case (state) 
    54              1                        455            FETCH:    next_state = DECODE;
    55              1                        455            DECODE:   next_state = EXECUTE;
    56              1                          1            EXECUTE:  if (instr == EBREAK) next_state = HALT;
    57              1                        454                      else                 next_state = WRITE_BACK;
    58              1                        454            WRITE_BACK: if (data_read_rdy) next_state = FETCH;
    59              1                    ***0***            HALT:     next_state = HALT;
    60                                                    endcase
    61                                                  end
    62                                               
    63              1                       1820        assign fetch      = (state == FETCH)      ? 1 : 0;
    64              1                       1820        assign decode     = (state == DECODE)     ? 1 : 0;
    65              1                       1820        assign execute    = (state == EXECUTE)    ? 1 : 0;
    66              1                       1820        assign write_back = (state == WRITE_BACK) ? 1 : 0;
    67                                               
    68                                                  decoder u_decoder(
    69                                                    .clk           (clk),
    70                                                    .rst           (rst),
    71                                                 
    72                                                    .enable        (decode),
    73                                                    .instr         (instr),
    74                                                    .register_bank (register_bank),
    75                                                    .op1           (op1),
    76                                                    .op2           (op2),
    77                                                    .op3           (op3),
    78                                                    .rd            (rd)
    79                                                  );
    80                                               
    81                                                  alu u_alu(
    82                                                    .clk            (clk),
    83                                                    .rst            (rst),
    84                                                
    85                                                    .instr          (instr),
    86                                                    .op1            (op1),
    87                                                    .op2            (op2),
    88                                                    .enable         (execute),
    89                                                    .instr_exec     (executed),
    90                                                    .result         (alu_result)
    91                                                  );
    92                                               
    93                                                  branch_unit u_branch_unit(
    94                                                    .clk            (clk),
    95                                                    .rst            (rst),
    96                                               
    97                                                    .instr          (instr),
    98                                                    .op1            (op1),
    99                                                    .op2            (op2),
    100                                                   .op3            (op3),
    101                                                   .enable         (execute),
    102                                                   .pc_out         (pc),
    103                                              
    104                                                   .ret_addr       (bcu_result)
    105                                                 );
    106                                                 
    107                                                 memory_ctrl u_memory_ctrl(
    108                                                   .clk            (clk),
    109                                                   .rst            (rst),
    110                                              
    111                                                   .instr          (instr),
    112                                                   .op1            (op1),
    113                                                   .op2            (op2),
    114                                                   .op3            (op3),
    115                                                   .enable         (execute),
    116                                                   .result         (mcu_result),
    117                                                   .result_valid   (),
    118                                              
    119                                                   .address        (data_address),
    120                                                   .read_enable    (data_read_enable),
    121                                                   .read_data      (data_read_data),
    122                                                   .read_ack       (data_read_rdy),
    123                                                   .write_enable   (data_write_enable),
    124                                                   .write_byte_enable (data_write_byte_enable),
    125                                                   .write_data     (data_write_data),
    126                                                   .write_ack      (data_write_rdy)
    127                                                 );
    128                                              
    129             1                       1659        always @(posedge clk) begin
    130                                                   if (rst) begin
    131             1                          2            for (i=0; i<32; i++) begin
    131             2                         64     
    132             1                         64              register_bank[i] <= '0;
    133                                                     end
    134                                                   end else begin
    135                                                     if (write_back & (rd != 0)) begin
    136             1                        261              register_bank[rd] <= result;
    137                                                     end
    138                                                   end
    139                                                 end
    140                                              
    141             1                        959        assign result = is_alu_op(instr)    ? alu_result :
    142                                                                 is_memory_op(instr) ? mcu_result :
    143                                                                 is_branch_op(instr) ? bcu_result : '0;
    144                                              
    145                                              /*
    146                                              `ifndef SYNTHESIS
    147                                              
    148                                                 // processor trace output
    149                                              
    150                                                 function automatic void print_write;
    151                                                   case (data_write_byte_enable)
    152                                                     'hf: $display(" write @%x = %x ",  data_address<<2, data_write_data);
    153                                                     'hc: $display(" write @%x = %4x ", data_address<<2, (data_write_data >> 16));
    154                                                     'h3: $display(" write @%x = %4x ", data_address<<2, (data_write_data & 'hFFFF));
    155                                                     'h8: $display(" write @%x = %2x ", data_address<<2, (data_write_data >> 24) & 'hFF);
    156                                                     'h4: $display(" write @%x = %2x ", data_address<<2, (data_write_data >> 16) & 'hFF);
    157                                                     'h2: $display(" write @%x = %2x ", data_address<<2, (data_write_data >>  8) & 'hFF); 
    158                                                     'h1: $display(" write @%x = %2x ", data_address<<2, (data_write_data >>  0) & 'hFF);
    159                                                     default: $display(" *** illegal write operation ");
    160                                                   endcase
    161                                                 endfunction
    162                                              
    163                                                 // instruciton tracing for debug
    164                                                 always @(posedge clk) begin
    165                                                   if (chatty & execute) $write("[HDL] trace: %x: %x : %-25s ", pc, instr, decode_instr(instr));
    166                                                   if (chatty) begin
    167                                                     if (write_back) begin
    168                                                       if (rd != 0) $display(" x%0d = %x ", rd, result);
    169                                                       else if (is_s_type(instr)) print_write();
    170                                                       else $display(" "); // newline
    171                                                     end
    172                                                   end
    173                                                 end
    174                                              
    175                                              `endif
    176                                              */
    177                                              
    178                                              endmodule

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        950       386       564    40.63%

================================Toggle Details================================

Toggle Coverage for File ../design_rtl/riscv_rv32i.sv --

       Line                                   Node      1H->0L      0L->1H                          "Coverage"
--------------------------------------------------------------------------------------------------------------
          4                                    rst           1           1                              100.00 
          4                                    clk           1           1                              100.00 
          8                 instruction_address[9]           0           0                                0.00 
          8                 instruction_address[8]           0           1                               50.00 
          8                 instruction_address[7]           1           1                              100.00 
          8                 instruction_address[6]           1           1                              100.00 
          8                 instruction_address[5]           1           1                              100.00 
          8                 instruction_address[4]           1           1                              100.00 
          8                 instruction_address[3]           1           1                              100.00 
          8                instruction_address[31]           0           0                                0.00 
          8                instruction_address[30]           0           0                                0.00 
          8                 instruction_address[2]           1           1                              100.00 
          8                instruction_address[29]           0           0                                0.00 
          8                instruction_address[28]           0           0                                0.00 
          8                instruction_address[27]           0           0                                0.00 
          8                instruction_address[26]           0           0                                0.00 
          8                instruction_address[25]           0           0                                0.00 
          8                instruction_address[24]           0           0                                0.00 
          8                instruction_address[23]           0           0                                0.00 
          8                instruction_address[22]           0           0                                0.00 
          8                instruction_address[21]           0           0                                0.00 
          8                instruction_address[20]           0           0                                0.00 
          8                 instruction_address[1]           0           0                                0.00 
          8                instruction_address[19]           0           0                                0.00 
          8                instruction_address[18]           0           0                                0.00 
          8                instruction_address[17]           0           0                                0.00 
          8                instruction_address[16]           0           0                                0.00 
          8                instruction_address[15]           0           0                                0.00 
          8                instruction_address[14]           0           0                                0.00 
          8                instruction_address[13]           0           0                                0.00 
          8                instruction_address[12]           0           0                                0.00 
          8                instruction_address[11]           0           0                                0.00 
          8                instruction_address[10]           0           0                                0.00 
          8                 instruction_address[0]           0           0                                0.00 
          9                     instruction_enable           1           1                              100.00 
         10                               instr[9]           1           1                              100.00 
         10                               instr[8]           1           1                              100.00 
         10                               instr[7]           1           1                              100.00 
         10                               instr[6]           1           1                              100.00 
         10                               instr[5]           1           1                              100.00 
         10                               instr[4]           1           1                              100.00 
         10                               instr[3]           1           1                              100.00 
         10                              instr[31]           1           1                              100.00 
         10                              instr[30]           1           1                              100.00 
         10                               instr[2]           1           1                              100.00 
         10                              instr[29]           1           1                              100.00 
         10                              instr[28]           1           1                              100.00 
         10                              instr[27]           1           1                              100.00 
         10                              instr[26]           1           1                              100.00 
         10                              instr[25]           1           1                              100.00 
         10                              instr[24]           1           1                              100.00 
         10                              instr[23]           1           1                              100.00 
         10                              instr[22]           1           1                              100.00 
         10                              instr[21]           1           1                              100.00 
         10                              instr[20]           1           1                              100.00 
         10                               instr[1]           0           1                               50.00 
         10                              instr[19]           1           1                              100.00 
         10                              instr[18]           1           1                              100.00 
         10                              instr[17]           1           1                              100.00 
         10                              instr[16]           1           1                              100.00 
         10                              instr[15]           1           1                              100.00 
         10                              instr[14]           1           1                              100.00 
         10                              instr[13]           1           1                              100.00 
         10                              instr[12]           1           1                              100.00 
         10                              instr[11]           1           1                              100.00 
         10                              instr[10]           1           1                              100.00 
         10                               instr[0]           0           1                               50.00 
         14                        data_address[9]           0           0                                0.00 
         14                        data_address[8]           0           0                                0.00 
         14                        data_address[7]           0           0                                0.00 
         14                        data_address[6]           0           0                                0.00 
         14                        data_address[5]           1           1                              100.00 
         14                        data_address[4]           0           0                                0.00 
         14                        data_address[3]           1           1                              100.00 
         14                       data_address[31]           0           0                                0.00 
         14                       data_address[30]           0           0                                0.00 
         14                        data_address[2]           1           1                              100.00 
         14                       data_address[29]           0           0                                0.00 
         14                       data_address[28]           0           0                                0.00 
         14                       data_address[27]           0           0                                0.00 
         14                       data_address[26]           0           0                                0.00 
         14                       data_address[25]           0           0                                0.00 
         14                       data_address[24]           0           0                                0.00 
         14                       data_address[23]           0           0                                0.00 
         14                       data_address[22]           0           0                                0.00 
         14                       data_address[21]           0           0                                0.00 
         14                       data_address[20]           0           0                                0.00 
         14                        data_address[1]           1           1                              100.00 
         14                       data_address[19]           0           0                                0.00 
         14                       data_address[18]           0           0                                0.00 
         14                       data_address[17]           0           0                                0.00 
         14                       data_address[16]           0           0                                0.00 
         14                       data_address[15]           0           0                                0.00 
         14                       data_address[14]           0           0                                0.00 
         14                       data_address[13]           0           0                                0.00 
         14                       data_address[12]           0           0                                0.00 
         14                       data_address[11]           0           0                                0.00 
         14                       data_address[10]           0           0                                0.00 
         14                        data_address[0]           1           1                              100.00 
         15                       data_read_enable           1           1                              100.00 
         16                      data_read_data[9]           0           0                                0.00 
         16                      data_read_data[8]           1           1                              100.00 
         16                      data_read_data[7]           0           0                                0.00 
         16                      data_read_data[6]           0           0                                0.00 
         16                      data_read_data[5]           0           0                                0.00 
         16                      data_read_data[4]           0           0                                0.00 
         16                      data_read_data[3]           1           1                              100.00 
         16                     data_read_data[31]           0           0                                0.00 
         16                     data_read_data[30]           0           0                                0.00 
         16                      data_read_data[2]           1           1                              100.00 
         16                     data_read_data[29]           0           0                                0.00 
         16                     data_read_data[28]           0           0                                0.00 
         16                     data_read_data[27]           1           1                              100.00 
         16                     data_read_data[26]           1           1                              100.00 
         16                     data_read_data[25]           1           1                              100.00 
         16                     data_read_data[24]           1           1                              100.00 
         16                     data_read_data[23]           0           0                                0.00 
         16                     data_read_data[22]           0           0                                0.00 
         16                     data_read_data[21]           0           0                                0.00 
         16                     data_read_data[20]           0           0                                0.00 
         16                      data_read_data[1]           1           1                              100.00 
         16                     data_read_data[19]           1           1                              100.00 
         16                     data_read_data[18]           1           1                              100.00 
         16                     data_read_data[17]           1           1                              100.00 
         16                     data_read_data[16]           1           1                              100.00 
         16                     data_read_data[15]           0           0                                0.00 
         16                     data_read_data[14]           0           0                                0.00 
         16                     data_read_data[13]           0           0                                0.00 
         16                     data_read_data[12]           0           0                                0.00 
         16                     data_read_data[11]           1           1                              100.00 
         16                     data_read_data[10]           1           1                              100.00 
         16                      data_read_data[0]           1           1                              100.00 
         17                          data_read_rdy           0           0                                0.00 
         18                      data_write_enable           1           1                              100.00 
         19              data_write_byte_enable[3]           1           1                              100.00 
         19              data_write_byte_enable[2]           1           1                              100.00 
         19              data_write_byte_enable[1]           1           1                              100.00 
         19              data_write_byte_enable[0]           1           1                              100.00 
         20                     data_write_data[9]           0           0                                0.00 
         20                     data_write_data[8]           1           1                              100.00 
         20                     data_write_data[7]           0           0                                0.00 
         20                     data_write_data[6]           0           0                                0.00 
         20                     data_write_data[5]           0           0                                0.00 
         20                     data_write_data[4]           0           0                                0.00 
         20                     data_write_data[3]           1           1                              100.00 
         20                    data_write_data[31]           0           0                                0.00 
         20                    data_write_data[30]           0           0                                0.00 
         20                     data_write_data[2]           1           1                              100.00 
         20                    data_write_data[29]           0           0                                0.00 
         20                    data_write_data[28]           0           0                                0.00 
         20                    data_write_data[27]           1           1                              100.00 
         20                    data_write_data[26]           1           1                              100.00 
         20                    data_write_data[25]           1           1                              100.00 
         20                    data_write_data[24]           1           1                              100.00 
         20                    data_write_data[23]           0           0                                0.00 
         20                    data_write_data[22]           0           0                                0.00 
         20                    data_write_data[21]           0           0                                0.00 
         20                    data_write_data[20]           0           0                                0.00 
         20                     data_write_data[1]           1           1                              100.00 
         20                    data_write_data[19]           1           1                              100.00 
         20                    data_write_data[18]           1           1                              100.00 
         20                    data_write_data[17]           1           1                              100.00 
         20                    data_write_data[16]           1           1                              100.00 
         20                    data_write_data[15]           0           0                                0.00 
         20                    data_write_data[14]           0           0                                0.00 
         20                    data_write_data[13]           0           0                                0.00 
         20                    data_write_data[12]           0           0                                0.00 
         20                    data_write_data[11]           1           1                              100.00 
         20                    data_write_data[10]           1           1                              100.00 
         20                     data_write_data[0]           1           1                              100.00 
         21                         data_write_rdy           0           0                                0.00 
         25                                 halted           0           0                                0.00 
         27                             write_back           1           1                              100.00 
         27                                  fetch           1           1                              100.00 
         27                                execute           1           1                              100.00 
         27                                 decode           1           1                              100.00 
         28                               executed           1           1                              100.00 
         32                                  state               ENUM type       Value       Count 
                                                                     FETCH         455      100.00 
                                                                    DECODE         455      100.00 
                                                                   EXECUTE         454      100.00 
                                                                WRITE_BACK         454      100.00 
                                                                      HALT           0        0.00 
         32                             next_state               ENUM type       Value       Count 
                                                                     FETCH         454      100.00 
                                                                    DECODE         455      100.00 
                                                                   EXECUTE         455      100.00 
                                                                WRITE_BACK         454      100.00 
                                                                      HALT           0        0.00 
         35                                  pc[9]           0           0                                0.00 
         35                                  pc[8]           0           1                               50.00 
         35                                  pc[7]           1           1                              100.00 
         35                                  pc[6]           1           1                              100.00 
         35                                  pc[5]           1           1                              100.00 
         35                                  pc[4]           1           1                              100.00 
         35                                  pc[3]           1           1                              100.00 
         35                                 pc[31]           0           0                                0.00 
         35                                 pc[30]           0           0                                0.00 
         35                                  pc[2]           1           1                              100.00 
         35                                 pc[29]           0           0                                0.00 
         35                                 pc[28]           0           0                                0.00 
         35                                 pc[27]           0           0                                0.00 
         35                                 pc[26]           0           0                                0.00 
         35                                 pc[25]           0           0                                0.00 
         35                                 pc[24]           0           0                                0.00 
         35                                 pc[23]           0           0                                0.00 
         35                                 pc[22]           0           0                                0.00 
         35                                 pc[21]           0           0                                0.00 
         35                                 pc[20]           0           0                                0.00 
         35                                  pc[1]           0           0                                0.00 
         35                                 pc[19]           0           0                                0.00 
         35                                 pc[18]           0           0                                0.00 
         35                                 pc[17]           0           0                                0.00 
         35                                 pc[16]           0           0                                0.00 
         35                                 pc[15]           0           0                                0.00 
         35                                 pc[14]           0           0                                0.00 
         35                                 pc[13]           0           0                                0.00 
         35                                 pc[12]           0           0                                0.00 
         35                                 pc[11]           0           0                                0.00 
         35                                 pc[10]           0           0                                0.00 
         35                                  pc[0]           0           0                                0.00 
         35                                 op3[9]           1           1                              100.00 
         35                                 op3[8]           1           1                              100.00 
         35                                 op3[7]           1           1                              100.00 
         35                                 op3[6]           1           1                              100.00 
         35                                 op3[5]           1           1                              100.00 
         35                                 op3[4]           1           1                              100.00 
         35                                 op3[3]           1           1                              100.00 
         35                                op3[31]           1           1                              100.00 
         35                                op3[30]           1           1                              100.00 
         35                                 op3[2]           1           1                              100.00 
         35                                op3[29]           1           1                              100.00 
         35                                op3[28]           1           1                              100.00 
         35                                op3[27]           1           1                              100.00 
         35                                op3[26]           1           1                              100.00 
         35                                op3[25]           1           1                              100.00 
         35                                op3[24]           1           1                              100.00 
         35                                op3[23]           1           1                              100.00 
         35                                op3[22]           1           1                              100.00 
         35                                op3[21]           1           1                              100.00 
         35                                op3[20]           1           1                              100.00 
         35                                 op3[1]           1           1                              100.00 
         35                                op3[19]           1           1                              100.00 
         35                                op3[18]           1           1                              100.00 
         35                                op3[17]           1           1                              100.00 
         35                                op3[16]           1           1                              100.00 
         35                                op3[15]           1           1                              100.00 
         35                                op3[14]           1           1                              100.00 
         35                                op3[13]           1           1                              100.00 
         35                                op3[12]           1           1                              100.00 
         35                                op3[11]           1           1                              100.00 
         35                                op3[10]           1           1                              100.00 
         35                                 op3[0]           1           1                              100.00 
         35                                 op2[9]           0           0                                0.00 
         35                                 op2[8]           0           0                                0.00 
         35                                 op2[7]           1           1                              100.00 
         35                                 op2[6]           0           0                                0.00 
         35                                 op2[5]           1           1                              100.00 
         35                                 op2[4]           1           1                              100.00 
         35                                 op2[3]           1           1                              100.00 
         35                                op2[31]           0           0                                0.00 
         35                                op2[30]           0           0                                0.00 
         35                                 op2[2]           1           1                              100.00 
         35                                op2[29]           0           0                                0.00 
         35                                op2[28]           0           0                                0.00 
         35                                op2[27]           0           0                                0.00 
         35                                op2[26]           0           0                                0.00 
         35                                op2[25]           0           0                                0.00 
         35                                op2[24]           0           0                                0.00 
         35                                op2[23]           0           0                                0.00 
         35                                op2[22]           0           0                                0.00 
         35                                op2[21]           0           0                                0.00 
         35                                op2[20]           0           0                                0.00 
         35                                 op2[1]           1           1                              100.00 
         35                                op2[19]           0           0                                0.00 
         35                                op2[18]           0           0                                0.00 
         35                                op2[17]           0           0                                0.00 
         35                                op2[16]           0           0                                0.00 
         35                                op2[15]           0           0                                0.00 
         35                                op2[14]           0           1                               50.00 
         35                                op2[13]           0           1                               50.00 
         35                                op2[12]           0           0                                0.00 
         35                                op2[11]           0           0                                0.00 
         35                                op2[10]           0           0                                0.00 
         35                                 op2[0]           1           1                              100.00 
         35                                 op1[9]           0           0                                0.00 
         35                                 op1[8]           1           1                              100.00 
         35                                 op1[7]           1           1                              100.00 
         35                                 op1[6]           1           1                              100.00 
         35                                 op1[5]           1           1                              100.00 
         35                                 op1[4]           1           1                              100.00 
         35                                 op1[3]           1           1                              100.00 
         35                                op1[31]           0           0                                0.00 
         35                                op1[30]           0           1                               50.00 
         35                                 op1[2]           1           1                              100.00 
         35                                op1[29]           0           1                               50.00 
         35                                op1[28]           0           0                                0.00 
         35                                op1[27]           0           0                                0.00 
         35                                op1[26]           0           0                                0.00 
         35                                op1[25]           0           0                                0.00 
         35                                op1[24]           0           0                                0.00 
         35                                op1[23]           0           0                                0.00 
         35                                op1[22]           0           0                                0.00 
         35                                op1[21]           0           0                                0.00 
         35                                op1[20]           0           0                                0.00 
         35                                 op1[1]           1           1                              100.00 
         35                                op1[19]           0           1                               50.00 
         35                                op1[18]           0           1                               50.00 
         35                                op1[17]           0           0                                0.00 
         35                                op1[16]           0           1                               50.00 
         35                                op1[15]           0           0                                0.00 
         35                                op1[14]           0           1                               50.00 
         35                                op1[13]           0           1                               50.00 
         35                                op1[12]           0           0                                0.00 
         35                                op1[11]           0           0                                0.00 
         35                                op1[10]           0           0                                0.00 
         35                                 op1[0]           1           1                              100.00 
         36                              result[9]           0           0                                0.00 
         36                              result[8]           0           0                                0.00 
         36                              result[7]           1           1                              100.00 
         36                              result[6]           1           1                              100.00 
         36                              result[5]           1           1                              100.00 
         36                              result[4]           1           1                              100.00 
         36                              result[3]           1           1                              100.00 
         36                             result[31]           0           0                                0.00 
         36                             result[30]           1           1                              100.00 
         36                              result[2]           1           1                              100.00 
         36                             result[29]           1           1                              100.00 
         36                             result[28]           0           0                                0.00 
         36                             result[27]           0           0                                0.00 
         36                             result[26]           0           0                                0.00 
         36                             result[25]           0           0                                0.00 
         36                             result[24]           0           0                                0.00 
         36                             result[23]           0           0                                0.00 
         36                             result[22]           0           0                                0.00 
         36                             result[21]           0           0                                0.00 
         36                             result[20]           0           0                                0.00 
         36                              result[1]           1           1                              100.00 
         36                             result[19]           1           1                              100.00 
         36                             result[18]           1           1                              100.00 
         36                             result[17]           0           0                                0.00 
         36                             result[16]           1           1                              100.00 
         36                             result[15]           0           0                                0.00 
         36                             result[14]           1           1                              100.00 
         36                             result[13]           1           1                              100.00 
         36                             result[12]           0           0                                0.00 
         36                             result[11]           0           0                                0.00 
         36                             result[10]           0           0                                0.00 
         36                              result[0]           1           1                              100.00 
         36                          mcu_result[9]           0           0                                0.00 
         36                          mcu_result[8]           0           0                                0.00 
         36                          mcu_result[7]           0           0                                0.00 
         36                          mcu_result[6]           0           0                                0.00 
         36                          mcu_result[5]           0           0                                0.00 
         36                          mcu_result[4]           0           0                                0.00 
         36                          mcu_result[3]           1           1                              100.00 
         36                         mcu_result[31]           0           0                                0.00 
         36                         mcu_result[30]           0           0                                0.00 
         36                          mcu_result[2]           1           1                              100.00 
         36                         mcu_result[29]           0           0                                0.00 
         36                         mcu_result[28]           0           0                                0.00 
         36                         mcu_result[27]           0           0                                0.00 
         36                         mcu_result[26]           0           0                                0.00 
         36                         mcu_result[25]           0           0                                0.00 
         36                         mcu_result[24]           0           0                                0.00 
         36                         mcu_result[23]           0           0                                0.00 
         36                         mcu_result[22]           0           0                                0.00 
         36                         mcu_result[21]           0           0                                0.00 
         36                         mcu_result[20]           0           0                                0.00 
         36                          mcu_result[1]           1           1                              100.00 
         36                         mcu_result[19]           0           0                                0.00 
         36                         mcu_result[18]           0           0                                0.00 
         36                         mcu_result[17]           0           0                                0.00 
         36                         mcu_result[16]           0           0                                0.00 
         36                         mcu_result[15]           0           0                                0.00 
         36                         mcu_result[14]           0           0                                0.00 
         36                         mcu_result[13]           0           0                                0.00 
         36                         mcu_result[12]           0           0                                0.00 
         36                         mcu_result[11]           0           0                                0.00 
         36                         mcu_result[10]           0           0                                0.00 
         36                          mcu_result[0]           1           1                              100.00 
         36                          bcu_result[9]           0           0                                0.00 
         36                          bcu_result[8]           0           1                               50.00 
         36                          bcu_result[7]           1           1                              100.00 
         36                          bcu_result[6]           1           1                              100.00 
         36                          bcu_result[5]           1           1                              100.00 
         36                          bcu_result[4]           1           1                              100.00 
         36                          bcu_result[3]           1           1                              100.00 
         36                         bcu_result[31]           0           0                                0.00 
         36                         bcu_result[30]           0           0                                0.00 
         36                          bcu_result[2]           1           1                              100.00 
         36                         bcu_result[29]           0           0                                0.00 
         36                         bcu_result[28]           0           0                                0.00 
         36                         bcu_result[27]           0           0                                0.00 
         36                         bcu_result[26]           0           0                                0.00 
         36                         bcu_result[25]           0           0                                0.00 
         36                         bcu_result[24]           0           0                                0.00 
         36                         bcu_result[23]           0           0                                0.00 
         36                         bcu_result[22]           0           0                                0.00 
         36                         bcu_result[21]           0           0                                0.00 
         36                         bcu_result[20]           0           0                                0.00 
         36                          bcu_result[1]           0           0                                0.00 
         36                         bcu_result[19]           0           0                                0.00 
         36                         bcu_result[18]           0           0                                0.00 
         36                         bcu_result[17]           0           0                                0.00 
         36                         bcu_result[16]           0           0                                0.00 
         36                         bcu_result[15]           0           0                                0.00 
         36                         bcu_result[14]           0           0                                0.00 
         36                         bcu_result[13]           0           0                                0.00 
         36                         bcu_result[12]           0           0                                0.00 
         36                         bcu_result[11]           0           0                                0.00 
         36                         bcu_result[10]           0           0                                0.00 
         36                          bcu_result[0]           0           0                                0.00 
         36                          alu_result[9]           0           0                                0.00 
         36                          alu_result[8]           0           0                                0.00 
         36                          alu_result[7]           1           1                              100.00 
         36                          alu_result[6]           1           1                              100.00 
         36                          alu_result[5]           1           1                              100.00 
         36                          alu_result[4]           1           1                              100.00 
         36                          alu_result[3]           1           1                              100.00 
         36                         alu_result[31]           0           0                                0.00 
         36                         alu_result[30]           1           1                              100.00 
         36                          alu_result[2]           1           1                              100.00 
         36                         alu_result[29]           1           1                              100.00 
         36                         alu_result[28]           0           0                                0.00 
         36                         alu_result[27]           0           0                                0.00 
         36                         alu_result[26]           0           0                                0.00 
         36                         alu_result[25]           0           0                                0.00 
         36                         alu_result[24]           0           0                                0.00 
         36                         alu_result[23]           0           0                                0.00 
         36                         alu_result[22]           0           0                                0.00 
         36                         alu_result[21]           0           0                                0.00 
         36                         alu_result[20]           0           0                                0.00 
         36                          alu_result[1]           1           1                              100.00 
         36                         alu_result[19]           1           1                              100.00 
         36                         alu_result[18]           1           1                              100.00 
         36                         alu_result[17]           0           0                                0.00 
         36                         alu_result[16]           1           1                              100.00 
         36                         alu_result[15]           0           0                                0.00 
         36                         alu_result[14]           0           1                               50.00 
         36                         alu_result[13]           0           1                               50.00 
         36                         alu_result[12]           0           0                                0.00 
         36                         alu_result[11]           0           0                                0.00 
         36                         alu_result[10]           0           0                                0.00 
         36                          alu_result[0]           1           1                              100.00 
         37                                  rd[4]           0           0                                0.00 
         37                                  rd[3]           0           1                               50.00 
         37                                  rd[2]           1           1                              100.00 
         37                                  rd[1]           1           1                              100.00 
         37                                  rd[0]           1           1                              100.00 
         39                                   i[9]           0           0                                0.00 
         39                                   i[8]           0           0                                0.00 
         39                                   i[7]           0           0                                0.00 
         39                                   i[6]           0           0                                0.00 
         39                                   i[5]           0           1                               50.00 
         39                                   i[4]           0           0                                0.00 
         39                                   i[3]           0           0                                0.00 
         39                                  i[31]           0           0                                0.00 
         39                                  i[30]           0           0                                0.00 
         39                                   i[2]           0           0                                0.00 
         39                                  i[29]           0           0                                0.00 
         39                                  i[28]           0           0                                0.00 
         39                                  i[27]           0           0                                0.00 
         39                                  i[26]           0           0                                0.00 
         39                                  i[25]           0           0                                0.00 
         39                                  i[24]           0           0                                0.00 
         39                                  i[23]           0           0                                0.00 
         39                                  i[22]           0           0                                0.00 
         39                                  i[21]           0           0                                0.00 
         39                                  i[20]           0           0                                0.00 
         39                                   i[1]           0           0                                0.00 
         39                                  i[19]           0           0                                0.00 
         39                                  i[18]           0           0                                0.00 
         39                                  i[17]           0           0                                0.00 
         39                                  i[16]           0           0                                0.00 
         39                                  i[15]           0           0                                0.00 
         39                                  i[14]           0           0                                0.00 
         39                                  i[13]           0           0                                0.00 
         39                                  i[12]           0           0                                0.00 
         39                                  i[11]           0           0                                0.00 
         39                                  i[10]           0           0                                0.00 
         39                                   i[0]           0           0                                0.00 

Total Node Count     =        480 
Toggled Node Count   =        188 
Untoggled Node Count =        292 

Toggle Coverage      =      40.63% (386 of 950 bins)

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /top/u_cpu_design/u_cpu/u_decoder/opcodes_cg     37.14%        100          -    Uncovered            
    covered/total bins:                                    13         35          -                      
    missing/total bins:                                    22         35          -                      
    % Hit:                                             37.14%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(0)
    Coverpoint opcode                                  37.14%        100          -    Uncovered            
        covered/total bins:                                13         35          -                      
        missing/total bins:                                22         35          -                      
        % Hit:                                         37.14%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
 Covergroup instance \/top/u_cpu_design/u_cpu/u_decoder/opcodes_inst  
                                                       37.14%        100          -    Uncovered            
    covered/total bins:                                    13         35          -                      
    missing/total bins:                                    22         35          -                      
    % Hit:                                             37.14%        100          -                      
    option.name=\/top/u_cpu_design/u_cpu/u_decoder/opcodes_inst 
    option.weight=1
    option.goal=100
    option.comment=
    option.at_least=1
    option.auto_bin_max=64
    option.cross_num_print_missing=0
    option.detect_overlap=0
    option.per_instance=0
    option.get_inst_coverage=0
    Coverpoint opcode                                  37.14%        100          -    Uncovered            
        covered/total bins:                                13         35          -                      
        missing/total bins:                                22         35          -                      
        % Hit:                                         37.14%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin instr[M_LB]                                    64          1          -    Covered              
        bin instr[M_ADDI]                                 456          1          -    Covered              
        bin instr[M_AUIPC]                                  0          1          -    ZERO                 
        bin instr[M_SB]                                    64          1          -    Covered              
        bin instr[M_ADD]                                  384          1          -    Covered              
        bin instr[M_LUI]                                    4          1          -    Covered              
        bin instr[M_BEQ]                                    0          1          -    ZERO                 
        bin instr[M_JALR]                                   0          1          -    ZERO                 
        bin instr[M_JAL]                                    4          1          -    Covered              
        bin instr[M_LH]                                    64          1          -    Covered              
        bin instr[M_SLLI]                                   0          1          -    ZERO                 
        bin instr[M_SH]                                    64          1          -    Covered              
        bin instr[M_SLL]                                    0          1          -    ZERO                 
        bin instr[M_BNE]                                  192          1          -    Covered              
        bin instr[M_LW]                                    64          1          -    Covered              
        bin instr[M_STLI]                                   0          1          -    ZERO                 
        bin instr[M_SW]                                    64          1          -    Covered              
        bin instr[M_STL]                                    0          1          -    ZERO                 
        bin instr[M_STLUI]                                  0          1          -    ZERO                 
        bin instr[M_STLU]                                   0          1          -    ZERO                 
        bin instr[M_LBU]                                    0          1          -    ZERO                 
        bin instr[M_XORI]                                   0          1          -    ZERO                 
        bin instr[M_XOR]                                    0          1          -    ZERO                 
        bin instr[M_BLT]                                  384          1          -    Covered              
        bin instr[M_LHU]                                    0          1          -    ZERO                 
        bin instr[M_BGE]                                    0          1          -    ZERO                 
        bin instr[M_ORI]                                    0          1          -    ZERO                 
        bin instr[M_OR]                                     5          1          -    Covered              
        bin instr[M_BLTU]                                   0          1          -    ZERO                 
        bin instr[M_ANDI]                                   0          1          -    ZERO                 
        bin instr[M_AND]                                    0          1          -    ZERO                 
        bin instr[M_BGEU]                                   0          1          -    ZERO                 
        bin instr[M_SUB]                                    0          1          -    ZERO                 
        bin instr[M_SRAI]                                   0          1          -    ZERO                 
        bin instr[M_SRA]                                    0          1          -    ZERO                 
 TYPE /top/u_cpu_design/u_cpu/u_decoder/regs_cg        29.02%        100          -    Uncovered            
    covered/total bins:                                    52     229479          -                      
    missing/total bins:                                229427     229479          -                      
    % Hit:                                              0.02%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(0)
    Coverpoint opcode                                  85.71%        100          -    Uncovered            
        covered/total bins:                                 6          7          -                      
        missing/total bins:                                 1          7          -                      
        % Hit:                                         85.71%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint rs1                                     15.62%        100          -    Uncovered            
        covered/total bins:                                 5         32          -                      
        missing/total bins:                                27         32          -                      
        % Hit:                                         15.62%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint rs2                                     18.75%        100          -    Uncovered            
        covered/total bins:                                 6         32          -                      
        missing/total bins:                                26         32          -                      
        % Hit:                                         18.75%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint rd                                      25.00%        100          -    Uncovered            
        covered/total bins:                                 8         32          -                      
        missing/total bins:                                24         32          -                      
        % Hit:                                         25.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross #cross__0#                                    0.01%        100          -    Uncovered            
        covered/total bins:                                27     229376          -                      
        missing/total bins:                            229349     229376          -                      
        % Hit:                                          0.01%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
 Covergroup instance \/top/u_cpu_design/u_cpu/u_decoder/regs_inst  
                                                       29.02%        100          -    Uncovered            
    covered/total bins:                                    52     229479          -                      
    missing/total bins:                                229427     229479          -                      
    % Hit:                                              0.02%        100          -                      
    option.name=\/top/u_cpu_design/u_cpu/u_decoder/regs_inst 
    option.weight=1
    option.goal=100
    option.comment=
    option.at_least=1
    option.auto_bin_max=64
    option.cross_num_print_missing=0
    option.detect_overlap=0
    option.per_instance=0
    option.get_inst_coverage=0
    Coverpoint opcode                                  85.71%        100          -    Uncovered            
        covered/total bins:                                 6          7          -                      
        missing/total bins:                                 1          7          -                      
        % Hit:                                         85.71%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin r_type                                        389          1          -    Covered              
        bin i_type                                        648          1          -    Covered              
        bin si_type                                         0          1          -    ZERO                 
        bin u_type                                          4          1          -    Covered              
        bin s_type                                        192          1          -    Covered              
        bin b_type                                        576          1          -    Covered              
        bin j_type                                          4          1          -    Covered              
    Coverpoint rs1                                     15.62%        100          -    Uncovered            
        covered/total bins:                                 5         32          -                      
        missing/total bins:                                27         32          -                      
        % Hit:                                         15.62%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin auto[0]                                       101          1          -    Covered              
        bin auto[1]                                       832          1          -    Covered              
        bin auto[2]                                       704          1          -    Covered              
        bin auto[3]                                         0          1          -    ZERO                 
        bin auto[4]                                         0          1          -    ZERO                 
        bin auto[5]                                       192          1          -    Covered              
        bin auto[6]                                         0          1          -    ZERO                 
        bin auto[7]                                         0          1          -    ZERO                 
        bin auto[8]                                         0          1          -    ZERO                 
        bin auto[9]                                         0          1          -    ZERO                 
        bin auto[10]                                        8          1          -    Covered              
        bin auto[11]                                        0          1          -    ZERO                 
        bin auto[12]                                        0          1          -    ZERO                 
        bin auto[13]                                        0          1          -    ZERO                 
        bin auto[14]                                        0          1          -    ZERO                 
        bin auto[15]                                        0          1          -    ZERO                 
        bin auto[16]                                        0          1          -    ZERO                 
        bin auto[17]                                        0          1          -    ZERO                 
        bin auto[18]                                        0          1          -    ZERO                 
        bin auto[19]                                        0          1          -    ZERO                 
        bin auto[20]                                        0          1          -    ZERO                 
        bin auto[21]                                        0          1          -    ZERO                 
        bin auto[22]                                        0          1          -    ZERO                 
        bin auto[23]                                        0          1          -    ZERO                 
        bin auto[24]                                        0          1          -    ZERO                 
        bin auto[25]                                        0          1          -    ZERO                 
        bin auto[26]                                        0          1          -    ZERO                 
        bin auto[27]                                        0          1          -    ZERO                 
        bin auto[28]                                        0          1          -    ZERO                 
        bin auto[29]                                        0          1          -    ZERO                 
        bin auto[30]                                        0          1          -    ZERO                 
        bin auto[31]                                        0          1          -    ZERO                 
    Coverpoint rs2                                     18.75%        100          -    Uncovered            
        covered/total bins:                                 6         32          -                      
        missing/total bins:                                26         32          -                      
        % Hit:                                         18.75%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin auto[0]                                       681          1          -    Covered              
        bin auto[1]                                       320          1          -    Covered              
        bin auto[2]                                        64          1          -    Covered              
        bin auto[3]                                       384          1          -    Covered              
        bin auto[4]                                       384          1          -    Covered              
        bin auto[5]                                         0          1          -    ZERO                 
        bin auto[6]                                         0          1          -    ZERO                 
        bin auto[7]                                         0          1          -    ZERO                 
        bin auto[8]                                         0          1          -    ZERO                 
        bin auto[9]                                         4          1          -    Covered              
        bin auto[10]                                        0          1          -    ZERO                 
        bin auto[11]                                        0          1          -    ZERO                 
        bin auto[12]                                        0          1          -    ZERO                 
        bin auto[13]                                        0          1          -    ZERO                 
        bin auto[14]                                        0          1          -    ZERO                 
        bin auto[15]                                        0          1          -    ZERO                 
        bin auto[16]                                        0          1          -    ZERO                 
        bin auto[17]                                        0          1          -    ZERO                 
        bin auto[18]                                        0          1          -    ZERO                 
        bin auto[19]                                        0          1          -    ZERO                 
        bin auto[20]                                        0          1          -    ZERO                 
        bin auto[21]                                        0          1          -    ZERO                 
        bin auto[22]                                        0          1          -    ZERO                 
        bin auto[23]                                        0          1          -    ZERO                 
        bin auto[24]                                        0          1          -    ZERO                 
        bin auto[25]                                        0          1          -    ZERO                 
        bin auto[26]                                        0          1          -    ZERO                 
        bin auto[27]                                        0          1          -    ZERO                 
        bin auto[28]                                        0          1          -    ZERO                 
        bin auto[29]                                        0          1          -    ZERO                 
        bin auto[30]                                        0          1          -    ZERO                 
        bin auto[31]                                        0          1          -    ZERO                 
    Coverpoint rd                                      25.00%        100          -    Uncovered            
        covered/total bins:                                 8         32          -                      
        missing/total bins:                                24         32          -                      
        % Hit:                                         25.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin auto[0]                                       793          1          -    Covered              
        bin auto[1]                                       408          1          -    Covered              
        bin auto[2]                                       408          1          -    Covered              
        bin auto[3]                                        12          1          -    Covered              
        bin auto[4]                                        12          1          -    Covered              
        bin auto[5]                                       192          1          -    Covered              
        bin auto[6]                                         0          1          -    ZERO                 
        bin auto[7]                                         0          1          -    ZERO                 
        bin auto[8]                                         0          1          -    ZERO                 
        bin auto[9]                                         4          1          -    Covered              
        bin auto[10]                                        8          1          -    Covered              
        bin auto[11]                                        0          1          -    ZERO                 
        bin auto[12]                                        0          1          -    ZERO                 
        bin auto[13]                                        0          1          -    ZERO                 
        bin auto[14]                                        0          1          -    ZERO                 
        bin auto[15]                                        0          1          -    ZERO                 
        bin auto[16]                                        0          1          -    ZERO                 
        bin auto[17]                                        0          1          -    ZERO                 
        bin auto[18]                                        0          1          -    ZERO                 
        bin auto[19]                                        0          1          -    ZERO                 
        bin auto[20]                                        0          1          -    ZERO                 
        bin auto[21]                                        0          1          -    ZERO                 
        bin auto[22]                                        0          1          -    ZERO                 
        bin auto[23]                                        0          1          -    ZERO                 
        bin auto[24]                                        0          1          -    ZERO                 
        bin auto[25]                                        0          1          -    ZERO                 
        bin auto[26]                                        0          1          -    ZERO                 
        bin auto[27]                                        0          1          -    ZERO                 
        bin auto[28]                                        0          1          -    ZERO                 
        bin auto[29]                                        0          1          -    ZERO                 
        bin auto[30]                                        0          1          -    ZERO                 
        bin auto[31]                                        0          1          -    ZERO                 
    Cross #cross__0#                                    0.01%        100          -    Uncovered            
        covered/total bins:                                27     229376          -                      
        missing/total bins:                            229349     229376          -                      
        % Hit:                                          0.01%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        Auto, Default and User Defined Bins:
            bin <i_type,auto[0],auto[0],auto[0]>            1          1          -    Covered              
            bin <i_type,auto[0],auto[0],auto[1]>           24          1          -    Covered              
            bin <i_type,auto[0],auto[0],auto[2]>           24          1          -    Covered              
            bin <i_type,auto[0],auto[0],auto[3]>           12          1          -    Covered              
            bin <i_type,auto[0],auto[0],auto[4]>            9          1          -    Covered              
            bin <s_type,auto[0],auto[0],auto[4]>            3          1          -    Covered              
            bin <s_type,auto[1],auto[2],auto[0]>           48          1          -    Covered              
            bin <i_type,auto[1],auto[2],auto[0]>           16          1          -    Covered              
            bin <i_type,auto[1],auto[0],auto[1]>          288          1          -    Covered              
            bin <r_type,auto[1],auto[0],auto[1]>           96          1          -    Covered              
            bin <r_type,auto[2],auto[4],auto[2]>          288          1          -    Covered              
            bin <b_type,auto[2],auto[4],auto[2]>           96          1          -    Covered              
            bin <b_type,auto[1],auto[3],auto[0]>          288          1          -    Covered              
            bin <s_type,auto[1],auto[3],auto[0]>           45          1          -    Covered              
            bin <i_type,auto[1],auto[3],auto[0]>           50          1          -    Covered              
            bin <i_type,auto[2],auto[0],auto[5]>          144          1          -    Covered              
            bin <b_type,auto[2],auto[0],auto[5]>           48          1          -    Covered              
            bin <b_type,auto[5],auto[1],auto[0]>          144          1          -    Covered              
            bin <i_type,auto[5],auto[1],auto[0]>           48          1          -    Covered              
            bin <s_type,auto[2],auto[1],auto[0]>           96          1          -    Covered              
            bin <i_type,auto[2],auto[1],auto[0]>           32          1          -    Covered              
            bin <j_type,auto[1],auto[3],auto[0]>            1          1          -    Covered              
            bin <j_type,auto[0],auto[0],auto[0]>            3          1          -    Covered              
            bin <u_type,auto[0],auto[0],auto[0]>            1          1          -    Covered              
            bin <u_type,auto[0],auto[0],auto[10]>           3          1          -    Covered              
            bin <r_type,auto[10],auto[0],auto[9]>           1          1          -    Covered              
            bin <r_type,auto[10],auto[9],auto[10]>          4          1          -    Covered              
            bin <si_type,*,*,*>                             0          1      32768    ZERO                 
            bin <*,auto[31],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[30],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[29],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[28],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[27],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[26],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[25],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[24],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[23],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[22],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[21],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[20],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[19],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[18],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[17],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[16],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[15],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[14],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[13],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[12],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[11],*,*>                            0          1       7168    ZERO                 
            bin <*,auto[9],*,*>                             0          1       7168    ZERO                 
            bin <*,auto[8],*,*>                             0          1       7168    ZERO                 
            bin <*,auto[7],*,*>                             0          1       7168    ZERO                 
            bin <*,auto[6],*,*>                             0          1       7168    ZERO                 
            bin <*,auto[4],*,*>                             0          1       7168    ZERO                 
            bin <*,auto[3],*,*>                             0          1       7168    ZERO                 
            bin <*,*,auto[31],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[30],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[29],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[28],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[27],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[26],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[25],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[24],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[23],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[22],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[21],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[20],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[19],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[18],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[17],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[16],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[15],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[14],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[13],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[12],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[11],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[10],*>                            0          1       7168    ZERO                 
            bin <*,*,auto[8],*>                             0          1       7168    ZERO                 
            bin <*,*,auto[7],*>                             0          1       7168    ZERO                 
            bin <*,*,auto[6],*>                             0          1       7168    ZERO                 
            bin <*,*,auto[5],*>                             0          1       7168    ZERO                 
            bin <*,*,*,auto[31]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[30]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[29]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[28]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[27]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[26]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[25]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[24]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[23]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[22]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[21]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[20]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[19]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[18]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[17]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[16]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[15]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[14]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[13]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[12]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[11]>                            0          1       7168    ZERO                 
            bin <*,*,*,auto[8]>                             0          1       7168    ZERO                 
            bin <*,*,*,auto[7]>                             0          1       7168    ZERO                 
            bin <*,*,*,auto[6]>                             0          1       7168    ZERO                 
            bin <j_type,auto[10],*,*>                       0          1       1024    ZERO                 
            bin <b_type,auto[10],*,*>                       0          1       1024    ZERO                 
            bin <s_type,auto[10],*,*>                       0          1       1024    ZERO                 
            bin <u_type,auto[10],*,*>                       0          1       1024    ZERO                 
            bin <i_type,auto[10],*,*>                       0          1       1024    ZERO                 
            bin <j_type,auto[5],*,*>                        0          1       1024    ZERO                 
            bin <s_type,auto[5],*,*>                        0          1       1024    ZERO                 
            bin <u_type,auto[5],*,*>                        0          1       1024    ZERO                 
            bin <r_type,auto[5],*,*>                        0          1       1024    ZERO                 
            bin <j_type,auto[2],*,*>                        0          1       1024    ZERO                 
            bin <u_type,auto[2],*,*>                        0          1       1024    ZERO                 
            bin <u_type,auto[1],*,*>                        0          1       1024    ZERO                 
            bin <b_type,auto[0],*,*>                        0          1       1024    ZERO                 
            bin <r_type,auto[0],*,*>                        0          1       1024    ZERO                 
            bin <j_type,*,auto[9],*>                        0          1       1024    ZERO                 
            bin <b_type,*,auto[9],*>                        0          1       1024    ZERO                 
            bin <s_type,*,auto[9],*>                        0          1       1024    ZERO                 
            bin <u_type,*,auto[9],*>                        0          1       1024    ZERO                 
            bin <i_type,*,auto[9],*>                        0          1       1024    ZERO                 
            bin <j_type,*,auto[4],*>                        0          1       1024    ZERO                 
            bin <s_type,*,auto[4],*>                        0          1       1024    ZERO                 
            bin <u_type,*,auto[4],*>                        0          1       1024    ZERO                 
            bin <i_type,*,auto[4],*>                        0          1       1024    ZERO                 
            bin <u_type,*,auto[3],*>                        0          1       1024    ZERO                 
            bin <r_type,*,auto[3],*>                        0          1       1024    ZERO                 
            bin <j_type,*,auto[2],*>                        0          1       1024    ZERO                 
            bin <b_type,*,auto[2],*>                        0          1       1024    ZERO                 
            bin <u_type,*,auto[2],*>                        0          1       1024    ZERO                 
            bin <r_type,*,auto[2],*>                        0          1       1024    ZERO                 
            bin <j_type,*,auto[1],*>                        0          1       1024    ZERO                 
            bin <u_type,*,auto[1],*>                        0          1       1024    ZERO                 
            bin <r_type,*,auto[1],*>                        0          1       1024    ZERO                 
            bin <j_type,*,*,auto[10]>                       0          1       1024    ZERO                 
            bin <b_type,*,*,auto[10]>                       0          1       1024    ZERO                 
            bin <s_type,*,*,auto[10]>                       0          1       1024    ZERO                 
            bin <i_type,*,*,auto[10]>                       0          1       1024    ZERO                 
            bin <j_type,*,*,auto[9]>                        0          1       1024    ZERO                 
            bin <b_type,*,*,auto[9]>                        0          1       1024    ZERO                 
            bin <s_type,*,*,auto[9]>                        0          1       1024    ZERO                 
            bin <u_type,*,*,auto[9]>                        0          1       1024    ZERO                 
            bin <i_type,*,*,auto[9]>                        0          1       1024    ZERO                 
            bin <j_type,*,*,auto[5]>                        0          1       1024    ZERO                 
            bin <s_type,*,*,auto[5]>                        0          1       1024    ZERO                 
            bin <u_type,*,*,auto[5]>                        0          1       1024    ZERO                 
            bin <r_type,*,*,auto[5]>                        0          1       1024    ZERO                 
            bin <j_type,*,*,auto[4]>                        0          1       1024    ZERO                 
            bin <b_type,*,*,auto[4]>                        0          1       1024    ZERO                 
            bin <u_type,*,*,auto[4]>                        0          1       1024    ZERO                 
            bin <r_type,*,*,auto[4]>                        0          1       1024    ZERO                 
            bin <j_type,*,*,auto[3]>                        0          1       1024    ZERO                 
            bin <b_type,*,*,auto[3]>                        0          1       1024    ZERO                 
            bin <s_type,*,*,auto[3]>                        0          1       1024    ZERO                 
            bin <u_type,*,*,auto[3]>                        0          1       1024    ZERO                 
            bin <r_type,*,*,auto[3]>                        0          1       1024    ZERO                 
            bin <j_type,*,*,auto[2]>                        0          1       1024    ZERO                 
            bin <s_type,*,*,auto[2]>                        0          1       1024    ZERO                 
            bin <u_type,*,*,auto[2]>                        0          1       1024    ZERO                 
            bin <j_type,*,*,auto[1]>                        0          1       1024    ZERO                 
            bin <b_type,*,*,auto[1]>                        0          1       1024    ZERO                 
            bin <s_type,*,*,auto[1]>                        0          1       1024    ZERO                 
            bin <u_type,*,*,auto[1]>                        0          1       1024    ZERO                 
            bin <r_type,*,*,auto[0]>                        0          1       1024    ZERO                 
            bin <*,auto[5],auto[9],*>                       0          1        224    ZERO                 
            bin <*,auto[2],auto[9],*>                       0          1        224    ZERO                 
            bin <*,auto[1],auto[9],*>                       0          1        224    ZERO                 
            bin <*,auto[0],auto[9],*>                       0          1        224    ZERO                 
            bin <*,auto[10],auto[4],*>                      0          1        224    ZERO                 
            bin <*,auto[5],auto[4],*>                       0          1        224    ZERO                 
            bin <*,auto[1],auto[4],*>                       0          1        224    ZERO                 
            bin <*,auto[0],auto[4],*>                       0          1        224    ZERO                 
            bin <*,auto[10],auto[3],*>                      0          1        224    ZERO                 
            bin <*,auto[5],auto[3],*>                       0          1        224    ZERO                 
            bin <*,auto[2],auto[3],*>                       0          1        224    ZERO                 
            bin <*,auto[0],auto[3],*>                       0          1        224    ZERO                 
            bin <*,auto[10],auto[2],*>                      0          1        224    ZERO                 
            bin <*,auto[5],auto[2],*>                       0          1        224    ZERO                 
            bin <*,auto[2],auto[2],*>                       0          1        224    ZERO                 
            bin <*,auto[0],auto[2],*>                       0          1        224    ZERO                 
            bin <*,auto[10],auto[1],*>                      0          1        224    ZERO                 
            bin <*,auto[1],auto[1],*>                       0          1        224    ZERO                 
            bin <*,auto[0],auto[1],*>                       0          1        224    ZERO                 
            bin <*,auto[5],auto[0],*>                       0          1        224    ZERO                 
            bin <*,auto[5],*,auto[10]>                      0          1        224    ZERO                 
            bin <*,auto[2],*,auto[10]>                      0          1        224    ZERO                 
            bin <*,auto[1],*,auto[10]>                      0          1        224    ZERO                 
            bin <*,auto[5],*,auto[9]>                       0          1        224    ZERO                 
            bin <*,auto[2],*,auto[9]>                       0          1        224    ZERO                 
            bin <*,auto[1],*,auto[9]>                       0          1        224    ZERO                 
            bin <*,auto[0],*,auto[9]>                       0          1        224    ZERO                 
            bin <*,auto[10],*,auto[5]>                      0          1        224    ZERO                 
            bin <*,auto[5],*,auto[5]>                       0          1        224    ZERO                 
            bin <*,auto[1],*,auto[5]>                       0          1        224    ZERO                 
            bin <*,auto[0],*,auto[5]>                       0          1        224    ZERO                 
            bin <*,auto[10],*,auto[4]>                      0          1        224    ZERO                 
            bin <*,auto[5],*,auto[4]>                       0          1        224    ZERO                 
            bin <*,auto[2],*,auto[4]>                       0          1        224    ZERO                 
            bin <*,auto[1],*,auto[4]>                       0          1        224    ZERO                 
            bin <*,auto[10],*,auto[3]>                      0          1        224    ZERO                 
            bin <*,auto[5],*,auto[3]>                       0          1        224    ZERO                 
            bin <*,auto[2],*,auto[3]>                       0          1        224    ZERO                 
            bin <*,auto[1],*,auto[3]>                       0          1        224    ZERO                 
            bin <*,auto[10],*,auto[2]>                      0          1        224    ZERO                 
            bin <*,auto[5],*,auto[2]>                       0          1        224    ZERO                 
            bin <*,auto[1],*,auto[2]>                       0          1        224    ZERO                 
            bin <*,auto[10],*,auto[1]>                      0          1        224    ZERO                 
            bin <*,auto[5],*,auto[1]>                       0          1        224    ZERO                 
            bin <*,auto[2],*,auto[1]>                       0          1        224    ZERO                 
            bin <*,auto[10],*,auto[0]>                      0          1        224    ZERO                 
            bin <*,*,auto[4],auto[10]>                      0          1        224    ZERO                 
            bin <*,*,auto[3],auto[10]>                      0          1        224    ZERO                 
            bin <*,*,auto[2],auto[10]>                      0          1        224    ZERO                 
            bin <*,*,auto[1],auto[10]>                      0          1        224    ZERO                 
            bin <*,*,auto[9],auto[9]>                       0          1        224    ZERO                 
            bin <*,*,auto[4],auto[9]>                       0          1        224    ZERO                 
            bin <*,*,auto[3],auto[9]>                       0          1        224    ZERO                 
            bin <*,*,auto[2],auto[9]>                       0          1        224    ZERO                 
            bin <*,*,auto[1],auto[9]>                       0          1        224    ZERO                 
            bin <*,*,auto[9],auto[5]>                       0          1        224    ZERO                 
            bin <*,*,auto[4],auto[5]>                       0          1        224    ZERO                 
            bin <*,*,auto[3],auto[5]>                       0          1        224    ZERO                 
            bin <*,*,auto[2],auto[5]>                       0          1        224    ZERO                 
            bin <*,*,auto[1],auto[5]>                       0          1        224    ZERO                 
            bin <*,*,auto[9],auto[4]>                       0          1        224    ZERO                 
            bin <*,*,auto[4],auto[4]>                       0          1        224    ZERO                 
            bin <*,*,auto[3],auto[4]>                       0          1        224    ZERO                 
            bin <*,*,auto[2],auto[4]>                       0          1        224    ZERO                 
            bin <*,*,auto[1],auto[4]>                       0          1        224    ZERO                 
            bin <*,*,auto[9],auto[3]>                       0          1        224    ZERO                 
            bin <*,*,auto[4],auto[3]>                       0          1        224    ZERO                 
            bin <*,*,auto[3],auto[3]>                       0          1        224    ZERO                 
            bin <*,*,auto[2],auto[3]>                       0          1        224    ZERO                 
            bin <*,*,auto[1],auto[3]>                       0          1        224    ZERO                 
            bin <*,*,auto[9],auto[2]>                       0          1        224    ZERO                 
            bin <*,*,auto[3],auto[2]>                       0          1        224    ZERO                 
            bin <*,*,auto[2],auto[2]>                       0          1        224    ZERO                 
            bin <*,*,auto[1],auto[2]>                       0          1        224    ZERO                 
            bin <*,*,auto[9],auto[1]>                       0          1        224    ZERO                 
            bin <*,*,auto[4],auto[1]>                       0          1        224    ZERO                 
            bin <*,*,auto[3],auto[1]>                       0          1        224    ZERO                 
            bin <*,*,auto[2],auto[1]>                       0          1        224    ZERO                 
            bin <*,*,auto[1],auto[1]>                       0          1        224    ZERO                 
            bin <*,*,auto[9],auto[0]>                       0          1        224    ZERO                 
            bin <*,*,auto[4],auto[0]>                       0          1        224    ZERO                 
            bin <b_type,auto[2],auto[1],*>                  0          1         32    ZERO                 
            bin <s_type,auto[2],auto[0],*>                  0          1         32    ZERO                 
            bin <r_type,auto[2],auto[0],*>                  0          1         32    ZERO                 
            bin <j_type,auto[1],auto[0],*>                  0          1         32    ZERO                 
            bin <b_type,auto[1],auto[0],*>                  0          1         32    ZERO                 
            bin <s_type,auto[1],auto[0],*>                  0          1         32    ZERO                 
            bin <i_type,auto[2],*,auto[2]>                  0          1         32    ZERO                 
            bin <b_type,auto[2],*,auto[0]>                  0          1         32    ZERO                 
            bin <s_type,auto[0],*,auto[0]>                  0          1         32    ZERO                 
            bin <r_type,*,auto[0],auto[10]>                 0          1         32    ZERO                 
            bin <b_type,*,auto[0],auto[2]>                  0          1         32    ZERO                 
            bin <r_type,*,auto[0],auto[2]>                  0          1         32    ZERO                 
            bin <b_type,*,auto[0],auto[0]>                  0          1         32    ZERO                 
            bin <s_type,*,auto[0],auto[0]>                  0          1         32    ZERO                 
            bin <*,auto[10],auto[0],auto[10]>               0          1          7    ZERO                 
            bin <*,auto[2],auto[0],auto[2]>                 0          1          7    ZERO                 
            bin <*,auto[2],auto[0],auto[0]>                 0          1          7    ZERO                 
            bin <*,auto[1],auto[0],auto[0]>                 0          1          7    ZERO                 
 TYPE /top/u_cpu_design/u_cpu/u_decoder/one_operand_cg 
                                                       66.66%        100          -    Uncovered            
    covered/total bins:                                     4          7          -                      
    missing/total bins:                                     3          7          -                      
    % Hit:                                             57.14%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(0)
    Coverpoint opcode                                 100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint op1                                     66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross #cross__0#                                   33.33%        100          -    Uncovered            
        covered/total bins:                                 1          3          -                      
        missing/total bins:                                 2          3          -                      
        % Hit:                                         33.33%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
 Covergroup instance \/top/u_cpu_design/u_cpu/u_decoder/one_operand_inst  
                                                       66.66%        100          -    Uncovered            
    covered/total bins:                                     4          7          -                      
    missing/total bins:                                     3          7          -                      
    % Hit:                                             57.14%        100          -                      
    option.name=\/top/u_cpu_design/u_cpu/u_decoder/one_operand_inst 
    option.weight=1
    option.goal=100
    option.comment=
    option.at_least=1
    option.auto_bin_max=64
    option.cross_num_print_missing=0
    option.detect_overlap=0
    option.per_instance=0
    option.get_inst_coverage=0
    Coverpoint opcode                                 100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin one_operand                                     8          1          -    Covered              
    Coverpoint op1                                     66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin negative                                        0          1          -    ZERO                 
        bin zero                                          131          1          -    Covered              
        bin positive                                     1708          1          -    Covered              
    Cross #cross__0#                                   33.33%        100          -    Uncovered            
        covered/total bins:                                 1          3          -                      
        missing/total bins:                                 2          3          -                      
        % Hit:                                         33.33%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        Auto, Default and User Defined Bins:
            bin <one_operand,positive>                      8          1          -    Covered              
            bin <*,zero>                                    0          1          1    ZERO                 
            bin <*,negative>                                0          1          1    ZERO                 
 TYPE /top/u_cpu_design/u_cpu/u_decoder/two_operand_cg 
                                                       69.44%        100          -    Uncovered            
    covered/total bins:                                     9         16          -                      
    missing/total bins:                                     7         16          -                      
    % Hit:                                             56.25%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(0)
    Coverpoint opcode                                 100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint op1                                     66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint op2                                     66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross #cross__0#                                   44.44%        100          -    Uncovered            
        covered/total bins:                                 4          9          -                      
        missing/total bins:                                 5          9          -                      
        % Hit:                                         44.44%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
 Covergroup instance \/top/u_cpu_design/u_cpu/u_decoder/two_operand_inst  
                                                       69.44%        100          -    Uncovered            
    covered/total bins:                                     9         16          -                      
    missing/total bins:                                     7         16          -                      
    % Hit:                                             56.25%        100          -                      
    option.name=\/top/u_cpu_design/u_cpu/u_decoder/two_operand_inst 
    option.weight=1
    option.goal=100
    option.comment=
    option.at_least=1
    option.auto_bin_max=64
    option.cross_num_print_missing=0
    option.detect_overlap=0
    option.per_instance=0
    option.get_inst_coverage=0
    Coverpoint opcode                                 100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin two_operand                                  1037          1          -    Covered              
    Coverpoint op1                                     66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin negative                                        0          1          -    ZERO                 
        bin zero                                          131          1          -    Covered              
        bin positive                                     1708          1          -    Covered              
    Coverpoint op2                                     66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin negative                                        0          1          -    ZERO                 
        bin zero                                          459          1          -    Covered              
        bin positive                                     1380          1          -    Covered              
    Cross #cross__0#                                   44.44%        100          -    Uncovered            
        covered/total bins:                                 4          9          -                      
        missing/total bins:                                 5          9          -                      
        % Hit:                                         44.44%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        Auto, Default and User Defined Bins:
            bin <two_operand,positive,positive>           756          1          -    Covered              
            bin <two_operand,zero,positive>                53          1          -    Covered              
            bin <two_operand,positive,zero>               188          1          -    Covered              
            bin <two_operand,zero,zero>                    40          1          -    Covered              
            bin <*,negative,*>                              0          1          3    ZERO                 
            bin <*,*,negative>                              0          1          3    ZERO                 
 TYPE /top/u_cpu_design/u_cpu/u_decoder/three_operand_cg 
                                                       72.59%        100          -    Uncovered            
    covered/total bins:                                    16         37          -                      
    missing/total bins:                                    21         37          -                      
    % Hit:                                             43.24%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(0)
    Coverpoint opcode                                 100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint op1                                     66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint op2                                     66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint op3                                    100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross #cross__0#                                   29.62%        100          -    Uncovered            
        covered/total bins:                                 8         27          -                      
        missing/total bins:                                19         27          -                      
        % Hit:                                         29.62%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
 Covergroup instance \/top/u_cpu_design/u_cpu/u_decoder/three_operand_inst  
                                                       72.59%        100          -    Uncovered            
    covered/total bins:                                    16         37          -                      
    missing/total bins:                                    21         37          -                      
    % Hit:                                             43.24%        100          -                      
    option.name=\/top/u_cpu_design/u_cpu/u_decoder/three_operand_inst 
    option.weight=1
    option.goal=100
    option.comment=
    option.at_least=1
    option.auto_bin_max=64
    option.cross_num_print_missing=0
    option.detect_overlap=0
    option.per_instance=0
    option.get_inst_coverage=0
    Coverpoint opcode                                 100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin three_operand                                 768          1          -    Covered              
    Coverpoint op1                                     66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin negative                                        0          1          -    ZERO                 
        bin zero                                          131          1          -    Covered              
        bin positive                                     1708          1          -    Covered              
    Coverpoint op2                                     66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin negative                                        0          1          -    ZERO                 
        bin zero                                          459          1          -    Covered              
        bin positive                                     1380          1          -    Covered              
    Coverpoint op3                                    100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin negative                                      384          1          -    Covered              
        bin zero                                         1083          1          -    Covered              
        bin positive                                      372          1          -    Covered              
    Cross #cross__0#                                   29.62%        100          -    Uncovered            
        covered/total bins:                                 8         27          -                      
        missing/total bins:                                19         27          -                      
        % Hit:                                         29.62%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        Auto, Default and User Defined Bins:
            bin <three_operand,positive,positive,positive> 
                                                          135          1          -    Covered              
            bin <three_operand,positive,zero,positive> 
                                                          135          1          -    Covered              
            bin <three_operand,zero,zero,positive>          9          1          -    Covered              
            bin <three_operand,positive,positive,zero> 
                                                           96          1          -    Covered              
            bin <three_operand,zero,positive,zero>          3          1          -    Covered              
            bin <three_operand,positive,zero,zero>         53          1          -    Covered              
            bin <three_operand,zero,zero,zero>              4          1          -    Covered              
            bin <three_operand,positive,positive,negative> 
                                                          333          1          -    Covered              
            bin <*,negative,*,*>                            0          1          9    ZERO                 
            bin <*,*,negative,*>                            0          1          9    ZERO                 
            bin <*,zero,*,negative>                         0          1          3    ZERO                 
            bin <*,*,zero,negative>                         0          1          3    ZERO                 
            bin <*,zero,positive,positive>                  0          1          1    ZERO                 
 TYPE /top/u_cpu_design/u_cpu/u_branch_unit/branch_cg 
                                                       22.22%        100          -    Uncovered            
    covered/total bins:                                     2         35          -                      
    missing/total bins:                                    33         35          -                      
    % Hit:                                              5.71%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(0)
    Coverpoint opcode                                   0.00%        100          -    ZERO                 
        covered/total bins:                                 0          8          -                      
        missing/total bins:                                 8          8          -                      
        % Hit:                                          0.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint pc_out                                  66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross #cross__0#                                    0.00%        100          -    ZERO                 
        covered/total bins:                                 0         24          -                      
        missing/total bins:                                24         24          -                      
        % Hit:                                          0.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
 Covergroup instance \/top/u_cpu_design/u_cpu/u_branch_unit/branch_cg_inst  
                                                       22.22%        100          -    Uncovered            
    covered/total bins:                                     2         35          -                      
    missing/total bins:                                    33         35          -                      
    % Hit:                                              5.71%        100          -                      
    option.name=\/top/u_cpu_design/u_cpu/u_branch_unit/branch_cg_inst 
    option.weight=1
    option.goal=100
    option.comment=
    option.at_least=1
    option.auto_bin_max=64
    option.cross_num_print_missing=0
    option.detect_overlap=0
    option.per_instance=0
    option.get_inst_coverage=0
    Coverpoint opcode                                   0.00%        100          -    ZERO                 
        covered/total bins:                                 0          8          -                      
        missing/total bins:                                 8          8          -                      
        % Hit:                                          0.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin instr[M_BEQ]                                    0          1          -    ZERO                 
        bin instr[M_JALR]                                   0          1          -    ZERO                 
        bin instr[M_JAL]                                    0          1          -    ZERO                 
        bin instr[M_BNE]                                    0          1          -    ZERO                 
        bin instr[M_BLT]                                    0          1          -    ZERO                 
        bin instr[M_BGE]                                    0          1          -    ZERO                 
        bin instr[M_BLTU]                                   0          1          -    ZERO                 
        bin instr[M_BGEU]                                   0          1          -    ZERO                 
    Coverpoint pc_out                                  66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin zero                                           22          1          -    Covered              
        bin positive                                     1815          1          -    Covered              
        bin negative                                        0          1          -    ZERO                 
    Cross #cross__0#                                    0.00%        100          -    ZERO                 
        covered/total bins:                                 0         24          -                      
        missing/total bins:                                24         24          -                      
        % Hit:                                          0.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        Auto, Default and User Defined Bins:
            bin <*,*>                                       0          1         24    ZERO                 
 TYPE /top/u_cpu_design/u_cpu/u_branch_unit/ret_cg     33.33%        100          -    Uncovered            
    covered/total bins:                                     1          3          -                      
    missing/total bins:                                     2          3          -                      
    % Hit:                                             33.33%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(0)
    Coverpoint ret_addr                                33.33%        100          -    Uncovered            
        covered/total bins:                                 1          3          -                      
        missing/total bins:                                 2          3          -                      
        % Hit:                                         33.33%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
 Covergroup instance \/top/u_cpu_design/u_cpu/u_branch_unit/ret_cg_inst  
                                                       33.33%        100          -    Uncovered            
    covered/total bins:                                     1          3          -                      
    missing/total bins:                                     2          3          -                      
    % Hit:                                             33.33%        100          -                      
    option.name=\/top/u_cpu_design/u_cpu/u_branch_unit/ret_cg_inst 
    option.weight=1
    option.goal=100
    option.comment=
    option.at_least=1
    option.auto_bin_max=64
    option.cross_num_print_missing=0
    option.detect_overlap=0
    option.per_instance=0
    option.get_inst_coverage=0
    Coverpoint ret_addr                                33.33%        100          -    Uncovered            
        covered/total bins:                                 1          3          -                      
        missing/total bins:                                 2          3          -                      
        % Hit:                                         33.33%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin zero                                            0          1          -    ZERO                 
        bin positive                                     1815          1          -    Covered              
        bin negative                                        0          1          -    ZERO                 
 TYPE /top/u_cpu_design/u_cpu/u_memory_ctrl/mcu_cg     59.72%        100          -    Uncovered            
    covered/total bins:                                    17         35          -                      
    missing/total bins:                                    18         35          -                      
    % Hit:                                             48.57%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(0)
    Coverpoint opcode                                  75.00%        100          -    Uncovered            
        covered/total bins:                                 6          8          -                      
        missing/total bins:                                 2          8          -                      
        % Hit:                                         75.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint result_reg                              66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross #cross__0#                                   37.50%        100          -    Uncovered            
        covered/total bins:                                 9         24          -                      
        missing/total bins:                                15         24          -                      
        % Hit:                                         37.50%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
 Covergroup instance \/top/u_cpu_design/u_cpu/u_memory_ctrl/mcu_cg_inst  
                                                       59.72%        100          -    Uncovered            
    covered/total bins:                                    17         35          -                      
    missing/total bins:                                    18         35          -                      
    % Hit:                                             48.57%        100          -                      
    option.name=\/top/u_cpu_design/u_cpu/u_memory_ctrl/mcu_cg_inst 
    option.weight=1
    option.goal=100
    option.comment=
    option.at_least=1
    option.auto_bin_max=64
    option.cross_num_print_missing=0
    option.detect_overlap=0
    option.per_instance=0
    option.get_inst_coverage=0
    Coverpoint opcode                                  75.00%        100          -    Uncovered            
        covered/total bins:                                 6          8          -                      
        missing/total bins:                                 2          8          -                      
        % Hit:                                         75.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin instr[M_LB]                                    64          1          -    Covered              
        bin instr[M_SB]                                    64          1          -    Covered              
        bin instr[M_LH]                                    64          1          -    Covered              
        bin instr[M_SH]                                    64          1          -    Covered              
        bin instr[M_LW]                                    64          1          -    Covered              
        bin instr[M_SW]                                    64          1          -    Covered              
        bin instr[M_LBU]                                    0          1          -    ZERO                 
        bin instr[M_LHU]                                    0          1          -    ZERO                 
    Coverpoint result_reg                              66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin positive                                     1475          1          -    Covered              
        bin zero                                          363          1          -    Covered              
        bin negative                                        0          1          -    ZERO                 
    Cross #cross__0#                                   37.50%        100          -    Uncovered            
        covered/total bins:                                 9         24          -                      
        missing/total bins:                                15         24          -                      
        % Hit:                                         37.50%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        Auto, Default and User Defined Bins:
            bin <instr[M_LW],zero>                          4          1          -    Covered              
            bin <instr[M_LH],zero>                          4          1          -    Covered              
            bin <instr[M_SB],zero>                         64          1          -    Covered              
            bin <instr[M_LB],zero>                          6          1          -    Covered              
            bin <instr[M_SW],positive>                     64          1          -    Covered              
            bin <instr[M_LW],positive>                     60          1          -    Covered              
            bin <instr[M_SH],positive>                     64          1          -    Covered              
            bin <instr[M_LH],positive>                     60          1          -    Covered              
            bin <instr[M_LB],positive>                     58          1          -    Covered              
            bin <instr[M_LHU],*>                            0          1          3    ZERO                 
            bin <instr[M_LBU],*>                            0          1          3    ZERO                 
            bin <*,negative>                                0          1          8    ZERO                 
            bin <instr[M_SW],zero>                          0          1          1    ZERO                 
            bin <instr[M_SH],zero>                          0          1          1    ZERO                 
            bin <instr[M_SB],positive>                      0          1          1    ZERO                 
 TYPE /top/u_cpu_design/u_cpu/u_memory_ctrl/mcu_halfword_cg 
                                                       62.50%        100          -    Uncovered            
    covered/total bins:                                     9         19          -                      
    missing/total bins:                                    10         19          -                      
    % Hit:                                             47.36%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(0)
    Coverpoint opcode                                  50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint result_reg                              66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint offset                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross #cross__0#                                   33.33%        100          -    Uncovered            
        covered/total bins:                                 4         12          -                      
        missing/total bins:                                 8         12          -                      
        % Hit:                                         33.33%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
 Covergroup instance \/top/u_cpu_design/u_cpu/u_memory_ctrl/mcu_halfword_cg_inst  
                                                       62.50%        100          -    Uncovered            
    covered/total bins:                                     9         19          -                      
    missing/total bins:                                    10         19          -                      
    % Hit:                                             47.36%        100          -                      
    option.name=\/top/u_cpu_design/u_cpu/u_memory_ctrl/mcu_halfword_cg_inst 
    option.weight=1
    option.goal=100
    option.comment=
    option.at_least=1
    option.auto_bin_max=64
    option.cross_num_print_missing=0
    option.detect_overlap=0
    option.per_instance=0
    option.get_inst_coverage=0
    Coverpoint opcode                                  50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin instr[M_LH]                                    64          1          -    Covered              
        bin instr[M_LHU]                                    0          1          -    ZERO                 
    Coverpoint result_reg                              66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin positive                                     1475          1          -    Covered              
        bin zero                                          363          1          -    Covered              
        bin negative                                        0          1          -    ZERO                 
    Coverpoint offset                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        ignore_bin misaligned                              32                     -    Occurred             
        bin offset[0]                                    1758          1          -    Covered              
        bin offset[1]                                      48          1          -    Covered              
    Cross #cross__0#                                   33.33%        100          -    Uncovered            
        covered/total bins:                                 4         12          -                      
        missing/total bins:                                 8         12          -                      
        % Hit:                                         33.33%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        Auto, Default and User Defined Bins:
            bin <instr[M_LH],zero,offset[1]>                1          1          -    Covered              
            bin <instr[M_LH],zero,offset[0]>                3          1          -    Covered              
            bin <instr[M_LH],positive,offset[1]>           15          1          -    Covered              
            bin <instr[M_LH],positive,offset[0]>           45          1          -    Covered              
            bin <instr[M_LHU],*,*>                          0          1          6    ZERO                 
            bin <*,negative,*>                              0          1          4    ZERO                 
 TYPE /top/u_cpu_design/u_cpu/u_memory_ctrl/mcu_byte_cg 
                                                       60.41%        100          -    Uncovered            
    covered/total bins:                                     8         19          -                      
    missing/total bins:                                    11         19          -                      
    % Hit:                                             42.10%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(0)
    Coverpoint opcode                                  50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint result_reg                              66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint offset                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Cross #cross__0#                                   25.00%        100          -    Uncovered            
        covered/total bins:                                 3         12          -                      
        missing/total bins:                                 9         12          -                      
        % Hit:                                         25.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
 Covergroup instance \/top/u_cpu_design/u_cpu/u_memory_ctrl/mcu_byte_cg_inst  
                                                       60.41%        100          -    Uncovered            
    covered/total bins:                                     8         19          -                      
    missing/total bins:                                    11         19          -                      
    % Hit:                                             42.10%        100          -                      
    option.name=\/top/u_cpu_design/u_cpu/u_memory_ctrl/mcu_byte_cg_inst 
    option.weight=1
    option.goal=100
    option.comment=
    option.at_least=1
    option.auto_bin_max=64
    option.cross_num_print_missing=0
    option.detect_overlap=0
    option.per_instance=0
    option.get_inst_coverage=0
    Coverpoint opcode                                  50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin instr[M_LB]                                    64          1          -    Covered              
        bin instr[M_LBU]                                    0          1          -    ZERO                 
    Coverpoint result_reg                              66.66%        100          -    Uncovered            
        covered/total bins:                                 2          3          -                      
        missing/total bins:                                 1          3          -                      
        % Hit:                                         66.66%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin positive                                     1475          1          -    Covered              
        bin zero                                          363          1          -    Covered              
        bin negative                                        0          1          -    ZERO                 
    Coverpoint offset                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin offset[0]                                    1774          1          -    Covered              
        bin offset[1]                                      64          1          -    Covered              
    Cross #cross__0#                                   25.00%        100          -    Uncovered            
        covered/total bins:                                 3         12          -                      
        missing/total bins:                                 9         12          -                      
        % Hit:                                         25.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.cross_num_print_missing=0
        Auto, Default and User Defined Bins:
            bin <instr[M_LB],zero,offset[0]>                6          1          -    Covered              
            bin <instr[M_LB],positive,offset[1]>           16          1          -    Covered              
            bin <instr[M_LB],positive,offset[0]>           42          1          -    Covered              
            bin <instr[M_LBU],*,*>                          0          1          6    ZERO                 
            bin <*,negative,*>                              0          1          4    ZERO                 
            bin <*,zero,offset[1]>                          0          1          2    ZERO                 

TOTAL COVERGROUP COVERAGE: 51.30%  COVERGROUP TYPES: 10

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/riscv_test_pkg/execute_driver_c/build_phase/immed__14
                     ./tb_sources/execute_driver.svh(14)
                                                        0          1
/riscv_test_pkg/execute_test_c/build_phase/immed__19
                     ./tb_sources/execute_test.svh(19)
                                                        0          1
/riscv_test_pkg/mem_test/load_program/immed__12
                     ./tb_sources/mem_test.svh(12)
                                                        0          1

Total Coverage By File (code coverage only, filtered view): 67.78%

