Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9beebbf1d2274fadad910266de09a247 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_7 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_11 -L xlconcat_v2_1_1 -L mdm_v3_2_14 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_19 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_17 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_16 -L axi_crossbar_v2_1_18 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_1 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_gate_bit_v12_0_5 -L xbip_counter_v3_0_5 -L c_counter_binary_v12_0_12 -L dist_mem_gen_v8_0_12 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_fifo_v1_0_11 -L axi_quad_spi_v3_2_16 -L axi_timer_v2_0_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ZedMB_top_behav xil_defaultlib.ZedMB_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <extAXI_awaddr> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:59]
ERROR: [VRFC 10-718] formal port <extAXI_awprot> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:60]
ERROR: [VRFC 10-718] formal port <extAXI_awvalid> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:61]
ERROR: [VRFC 10-718] formal port <extAXI_awready> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:62]
ERROR: [VRFC 10-718] formal port <extAXI_wdata> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:63]
ERROR: [VRFC 10-718] formal port <extAXI_wstrb> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:64]
ERROR: [VRFC 10-718] formal port <extAXI_wvalid> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:65]
ERROR: [VRFC 10-718] formal port <extAXI_wready> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:66]
ERROR: [VRFC 10-718] formal port <extAXI_bresp> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:67]
ERROR: [VRFC 10-718] formal port <extAXI_bvalid> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:68]
ERROR: [VRFC 10-718] formal port <extAXI_bready> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:69]
ERROR: [VRFC 10-718] formal port <extAXI_araddr> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:70]
ERROR: [VRFC 10-718] formal port <extAXI_arprot> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:71]
ERROR: [VRFC 10-718] formal port <extAXI_arvalid> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:72]
ERROR: [VRFC 10-718] formal port <extAXI_arready> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:73]
ERROR: [VRFC 10-718] formal port <extAXI_rdata> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:74]
ERROR: [VRFC 10-718] formal port <extAXI_rresp> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:75]
ERROR: [VRFC 10-718] formal port <extAXI_rvalid> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:76]
ERROR: [VRFC 10-718] formal port <extAXI_rready> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [C:/dataSandbox/Zedboard/GNSS_RX_ZedMB_runningVersionPreRebuild/GNSS_RX_ZedMB/GNSS_RX_ZedMB.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:77]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
