/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.08
Build    : 1.1.48
Hash     : 0b01354
Date     : Aug 22 2024
Type     : Engineering
Log Time   : Fri Aug 23 07:14:12 2024 GMT
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:64: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:65: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:66: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:67: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:68: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:69: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:70: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:71: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:73: warning: Timing checks are not supported. 
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:74: warning: Timing checks are not supported. 
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:75: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:76: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:77: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:64: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:65: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:66: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:67: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:68: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:69: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:70: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:71: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:73: warning: Timing checks are not supported. 
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:74: warning: Timing checks are not supported. 
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:75: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:76: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:279: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:280: warning: Timing checks are not supported.
 ... done, ELABORATING DESIGN
0.04 seconds.
RUNNING FUNCTORS
 ... done, 0.02 seconds.
 -F cprop ...
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 272 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 272 dangling signals and 5 events.
 ... done
CALCULATING ISLANDS
 ... done, 0CODE GENERATION
 seconds.
 ... invoking target_design
 ... done, 0.01 seconds.
STATISTICS
lex_string: add_count=5936 hit_count=41832
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg245be59e3" -f"/tmp/ivrlg45be59e3" -p"/tmp/ivrli45be59e3" |/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh45be59e3" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/08_22_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
FST info: dumpfile tb.vcd opened for output.
***Reset Test is applied***
Data Matched: Actual output: z, Netlist Output z, Time: 8000 
***Reset Test is ended***
Data Matched: Actual output: z, Netlist Output z, Time: 10000 
Data Matched: Actual output: z, Netlist Output z, Time: 12000 
Data Matched: Actual output: z, Netlist Output z, Time: 14000 
Data Matched: Actual output: z, Netlist Output z, Time: 16000 
Data Matched: Actual output: z, Netlist Output z, Time: 18000 
Data Matched: Actual output: z, Netlist Output z, Time: 20000 
Data Matched: Actual output: z, Netlist Output z, Time: 22000 
Data Matched: Actual output: z, Netlist Output z, Time: 24000 
Data Matched: Actual output: z, Netlist Output z, Time: 26000 
Data Matched: Actual output: z, Netlist Output z, Time: 28000 
Data Matched: Actual output: z, Netlist Output z, Time: 30000 
Data Matched: Actual output: z, Netlist Output z, Time: 32000 
Data Matched: Actual output: z, Netlist Output z, Time: 34000 
Data Matched: Actual output: z, Netlist Output z, Time: 36000 
Data Matched: Actual output: z, Netlist Output z, Time: 38000 
Data Matched: Actual output: z, Netlist Output z, Time: 40000 
Data Matched: Actual output: z, Netlist Output z, Time: 42000 
Data Matched: Actual output: z, Netlist Output z, Time: 44000 
Data Matched: Actual output: z, Netlist Output z, Time: 46000 
Data Matched: Actual output: z, Netlist Output z, Time: 48000 
Data Matched: Actual output: z, Netlist Output z, Time: 50000 
Data Matched: Actual output: z, Netlist Output z, Time: 52000 
Data Matched: Actual output: z, Netlist Output z, Time: 54000 
Data Matched: Actual output: z, Netlist Output z, Time: 56000 
Data Matched: Actual output: z, Netlist Output z, Time: 58000 
Data Matched: Actual output: z, Netlist Output z, Time: 60000 
Data Matched: Actual output: z, Netlist Output z, Time: 62000 
Data Matched: Actual output: z, Netlist Output z, Time: 64000 
Data Matched: Actual output: z, Netlist Output z, Time: 66000 
Data Matched: Actual output: z, Netlist Output z, Time: 68000 
Data Matched: Actual output: z, Netlist Output z, Time: 70000 
Data Matched: Actual output: z, Netlist Output z, Time: 72000 
Data Matched: Actual output: z, Netlist Output z, Time: 74000 
Data Matched: Actual output: z, Netlist Output z, Time: 76000 
Data Matched: Actual output: z, Netlist Output z, Time: 78000 
Data Matched: Actual output: z, Netlist Output z, Time: 80000 
Data Matched: Actual output: z, Netlist Output z, Time: 82000 
Data Matched: Actual output: z, Netlist Output z, Time: 84000 
Data Matched: Actual output: z, Netlist Output z, Time: 86000 
Data Matched: Actual output: z, Netlist Output z, Time: 88000 
Data Matched: Actual output: z, Netlist Output z, Time: 90000 
Data Matched: Actual output: z, Netlist Output z, Time: 92000 
Data Matched: Actual output: z, Netlist Output z, Time: 94000 
Data Matched: Actual output: z, Netlist Output z, Time: 96000 
Data Matched: Actual output: z, Netlist Output z, Time: 98000 
Data Matched: Actual output: z, Netlist Output z, Time: 100000 
Data Matched: Actual output: z, Netlist Output z, Time: 102000 
Data Matched: Actual output: z, Netlist Output z, Time: 104000 
Data Matched: Actual output: z, Netlist Output z, Time: 106000 
Data Matched: Actual output: z, Netlist Output z, Time: 108000 
Data Matched: Actual output: z, Netlist Output z, Time: 110000 
Data Matched: Actual output: z, Netlist Output z, Time: 112000 
Data Matched: Actual output: z, Netlist Output z, Time: 114000 
Data Matched: Actual output: z, Netlist Output z, Time: 116000 
Data Matched: Actual output: z, Netlist Output z, Time: 118000 
Data Matched: Actual output: z, Netlist Output z, Time: 120000 
Data Matched: Actual output: z, Netlist Output z, Time: 122000 
Data Matched: Actual output: z, Netlist Output z, Time: 124000 
Data Matched: Actual output: z, Netlist Output z, Time: 126000 
Data Matched: Actual output: z, Netlist Output z, Time: 128000 
Data Matched: Actual output: z, Netlist Output z, Time: 130000 
Data Matched: Actual output: z, Netlist Output z, Time: 132000 
Data Matched: Actual output: z, Netlist Output z, Time: 134000 
Data Matched: Actual output: z, Netlist Output z, Time: 136000 
Data Matched: Actual output: z, Netlist Output z, Time: 138000 
Data Matched: Actual output: z, Netlist Output z, Time: 140000 
Data Matched: Actual output: z, Netlist Output z, Time: 142000 
Data Matched: Actual output: z, Netlist Output z, Time: 144000 
Data Matched: Actual output: z, Netlist Output z, Time: 146000 
Data Matched: Actual output: z, Netlist Output z, Time: 148000 
Data Matched: Actual output: z, Netlist Output z, Time: 150000 
Data Matched: Actual output: z, Netlist Output z, Time: 152000 
Data Matched: Actual output: z, Netlist Output z, Time: 154000 
Data Matched: Actual output: z, Netlist Output z, Time: 156000 
Data Matched: Actual output: z, Netlist Output z, Time: 158000 
Data Matched: Actual output: z, Netlist Output z, Time: 160000 
Data Matched: Actual output: z, Netlist Output z, Time: 162000 
Data Matched: Actual output: z, Netlist Output z, Time: 164000 
Data Matched: Actual output: z, Netlist Output z, Time: 166000 
Data Matched: Actual output: z, Netlist Output z, Time: 168000 
Data Matched: Actual output: z, Netlist Output z, Time: 170000 
Data Matched: Actual output: z, Netlist Output z, Time: 172000 
Data Matched: Actual output: z, Netlist Output z, Time: 174000 
Data Matched: Actual output: z, Netlist Output z, Time: 176000 
Data Matched: Actual output: z, Netlist Output z, Time: 178000 
Data Matched: Actual output: z, Netlist Output z, Time: 180000 
Data Matched: Actual output: z, Netlist Output z, Time: 182000 
Data Matched: Actual output: z, Netlist Output z, Time: 184000 
Data Matched: Actual output: z, Netlist Output z, Time: 186000 
Data Matched: Actual output: z, Netlist Output z, Time: 188000 
Data Matched: Actual output: z, Netlist Output z, Time: 190000 
Data Matched: Actual output: z, Netlist Output z, Time: 192000 
Data Matched: Actual output: z, Netlist Output z, Time: 194000 
Data Matched: Actual output: z, Netlist Output z, Time: 196000 
Data Matched: Actual output: z, Netlist Output z, Time: 198000 
Data Matched: Actual output: z, Netlist Output z, Time: 200000 
Data Matched: Actual output: z, Netlist Output z, Time: 202000 
Data Matched: Actual output: z, Netlist Output z, Time: 204000 
Data Matched: Actual output: z, Netlist Output z, Time: 206000 
Data Matched: Actual output: z, Netlist Output z, Time: 208000 
Data Matched: Actual output: z, Netlist Output z, Time: 208000 
**** All Comparison Matched *** 
		Simulation Passed

/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC48/results_dir/.././sim/co_sim_tb/co_sim_GJC48.v:52: $finish called at 607000 (1ps)
