Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Wed Mar 18 11:48:00 2020
| Host         : LAPTOP-OEOHUQ1P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/ip_accel_app_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     23.392        0.000                      0                30080        0.193        0.000                      0                30080       23.750        0.000                       0                 13970  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             23.392        0.000                      0                30080        0.193        0.000                      0                30080       23.750        0.000                       0                 13970  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack       23.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.392ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/hist_U/xFHistogramKerneludo_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/HistArray_V_U/xfOtsuKernel_HistxdS_ram_U/ram_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        26.283ns  (logic 18.117ns (68.932%)  route 8.166ns (31.068%))
  Logic Levels:           28  (CARRY4=14 DSP48E1=4 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14027, unset)        0.973     0.973    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/hist_U/xFHistogramKerneludo_ram_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/hist_U/xFHistogramKerneludo_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/hist_U/xFHistogramKerneludo_ram_U/ram_reg/DOPADOP[0]
                         net (fo=2, unplaced)         0.800     4.227    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/hist_q0[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     8.078 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_fu_626_p2__1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.133    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_fu_626_p2__1_n_112
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.651 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_fu_626_p2__2/P[0]
                         net (fo=2, unplaced)         0.800    10.450    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/p_1_in[17]
                         LUT2 (Prop_lut2_I0_O)        0.124    10.574 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_180/O
                         net (fo=1, unplaced)         0.000    10.574    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_180_n_6
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.107 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_124/CO[3]
                         net (fo=1, unplaced)         0.009    11.116    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_124_n_6
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.233 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_126/CO[3]
                         net (fo=1, unplaced)         0.000    11.233    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_126_n_6
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.350 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_129/CO[3]
                         net (fo=1, unplaced)         0.000    11.350    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_129_n_6
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.467 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__1_i_74/CO[3]
                         net (fo=1, unplaced)         0.000    11.467    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__1_i_74_n_6
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.584 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_147/CO[3]
                         net (fo=1, unplaced)         0.000    11.584    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_147_n_6
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.701 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_141/CO[3]
                         net (fo=1, unplaced)         0.000    11.701    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_141_n_6
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.818 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_117/CO[3]
                         net (fo=1, unplaced)         0.000    11.818    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_117_n_6
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.935 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_119/CO[3]
                         net (fo=1, unplaced)         0.000    11.935    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_119_n_6
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.052 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_116/CO[3]
                         net (fo=1, unplaced)         0.000    12.052    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_116_n_6
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.169 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_142/CO[3]
                         net (fo=1, unplaced)         0.000    12.169    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_142_n_6
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.286 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_118/CO[3]
                         net (fo=1, unplaced)         0.000    12.286    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_118_n_6
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.617 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_120/O[3]
                         net (fo=4, unplaced)         0.642    13.259    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2_i_120_n_10
                         LUT6 (Prop_lut6_I3_O)        0.307    13.566 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__0_i_104/O
                         net (fo=3, unplaced)         0.467    14.033    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__0_i_104_n_6
                         LUT3 (Prop_lut3_I0_O)        0.124    14.157 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__0_i_86/O
                         net (fo=3, unplaced)         0.467    14.624    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__0_i_86_n_6
                         LUT5 (Prop_lut5_I4_O)        0.124    14.748 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__0_i_100/O
                         net (fo=2, unplaced)         0.460    15.208    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__0_i_100_n_6
                         LUT5 (Prop_lut5_I4_O)        0.124    15.332 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__0_i_97/O
                         net (fo=2, unplaced)         0.460    15.792    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__0_i_97_n_6
                         LUT6 (Prop_lut6_I5_O)        0.124    15.916 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__0_i_56/O
                         net (fo=1, unplaced)         0.449    16.365    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__0_i_56_n_6
                         LUT6 (Prop_lut6_I5_O)        0.124    16.489 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__0_i_14/O
                         net (fo=2, unplaced)         0.800    17.289    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p1[3]
                         DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036    21.325 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    21.380    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__0_n_112
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.898 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__1/P[1]
                         net (fo=3, unplaced)         0.800    23.698    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ret_V_1_fu_664_p2__1_n_110
                         LUT3 (Prop_lut3_I1_O)        0.149    23.847 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ram_reg_i_84__0/O
                         net (fo=2, unplaced)         0.485    24.332    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ram_reg_i_84__0_n_6
                         LUT4 (Prop_lut4_I3_O)        0.355    24.687 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ram_reg_i_88__0/O
                         net (fo=1, unplaced)         0.000    24.687    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ram_reg_i_88__0_n_6
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.200 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ram_reg_i_58__1/CO[3]
                         net (fo=1, unplaced)         0.000    25.200    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ram_reg_i_58__1_n_6
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    25.531 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/ram_reg_i_57__2/O[3]
                         net (fo=1, unplaced)         0.618    26.149    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/HistArray_V_U/xfOtsuKernel_HistxdS_ram_U/ram_reg_16[3]
                         LUT3 (Prop_lut3_I2_O)        0.307    26.456 r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/HistArray_V_U/xfOtsuKernel_HistxdS_ram_U/ram_reg_i_27__4/O
                         net (fo=1, unplaced)         0.800    27.256    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/HistArray_V_U/xfOtsuKernel_HistxdS_ram_U/d0[31]
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/HistArray_V_U/xfOtsuKernel_HistxdS_ram_U/ram_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=14027, unset)        0.924    50.924    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/HistArray_V_U/xfOtsuKernel_HistxdS_ram_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/HistArray_V_U/xfOtsuKernel_HistxdS_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241    50.648    bd_0_i/hls_inst/U0/weed_detection_U0/segment_image_U0/grp_OtsuThreshold_fu_22/grp_xfOtsuKernel_fu_28/HistArray_V_U/xfOtsuKernel_HistxdS_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         50.648    
                         arrival time                         -27.256    
  -------------------------------------------------------------------
                         slack                                 23.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/weed_detection_U0/get_crop_lines_U0/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/ip_accel_app_sdivNgs_div_u_0/r_stage_reg[32]_srl32___weed_detection_U0_get_crop_lines_U0_grp_extr_half_1_cent_fu_48_grp_extract_third_and_fo_1_fu_189_ip_accel_app_sdivNgs_U402_ip_accel_app_sdivNgs_div_U_ip_accel_app_sdivNgs_div_u_0_r_stage_reg_r_30/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/U0/weed_detection_U0/get_crop_lines_U0/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/ip_accel_app_sdivNgs_div_u_0/r_stage_reg[62]_srl30___weed_detection_U0_get_crop_lines_U0_grp_extr_half_1_cent_fu_48_grp_extract_third_and_fo_1_fu_189_ip_accel_app_sdivNgs_U402_ip_accel_app_sdivNgs_div_U_ip_accel_app_sdivNgs_div_u_0_r_stage_reg_r_60/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14027, unset)        0.410     0.410    bd_0_i/hls_inst/U0/weed_detection_U0/get_crop_lines_U0/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/ip_accel_app_sdivNgs_div_u_0/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/U0/weed_detection_U0/get_crop_lines_U0/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/ip_accel_app_sdivNgs_div_u_0/r_stage_reg[32]_srl32___weed_detection_U0_get_crop_lines_U0_grp_extr_half_1_cent_fu_48_grp_extract_third_and_fo_1_fu_189_ip_accel_app_sdivNgs_U402_ip_accel_app_sdivNgs_div_U_ip_accel_app_sdivNgs_div_u_0_r_stage_reg_r_30/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.742 r  bd_0_i/hls_inst/U0/weed_detection_U0/get_crop_lines_U0/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/ip_accel_app_sdivNgs_div_u_0/r_stage_reg[32]_srl32___weed_detection_U0_get_crop_lines_U0_grp_extr_half_1_cent_fu_48_grp_extract_third_and_fo_1_fu_189_ip_accel_app_sdivNgs_U402_ip_accel_app_sdivNgs_div_U_ip_accel_app_sdivNgs_div_u_0_r_stage_reg_r_30/Q31
                         net (fo=1, unplaced)         0.000     0.742    bd_0_i/hls_inst/U0/weed_detection_U0/get_crop_lines_U0/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/ip_accel_app_sdivNgs_div_u_0/r_stage_reg[32]_srl32___weed_detection_U0_get_crop_lines_U0_grp_extr_half_1_cent_fu_48_grp_extract_third_and_fo_1_fu_189_ip_accel_app_sdivNgs_U402_ip_accel_app_sdivNgs_div_U_ip_accel_app_sdivNgs_div_u_0_r_stage_reg_r_30_n_7
                         SRLC32E                                      r  bd_0_i/hls_inst/U0/weed_detection_U0/get_crop_lines_U0/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/ip_accel_app_sdivNgs_div_u_0/r_stage_reg[62]_srl30___weed_detection_U0_get_crop_lines_U0_grp_extr_half_1_cent_fu_48_grp_extract_third_and_fo_1_fu_189_ip_accel_app_sdivNgs_U402_ip_accel_app_sdivNgs_div_U_ip_accel_app_sdivNgs_div_u_0_r_stage_reg_r_60/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14027, unset)        0.432     0.432    bd_0_i/hls_inst/U0/weed_detection_U0/get_crop_lines_U0/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/ip_accel_app_sdivNgs_div_u_0/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/U0/weed_detection_U0/get_crop_lines_U0/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/ip_accel_app_sdivNgs_div_u_0/r_stage_reg[62]_srl30___weed_detection_U0_get_crop_lines_U0_grp_extr_half_1_cent_fu_48_grp_extract_third_and_fo_1_fu_189_ip_accel_app_sdivNgs_U402_ip_accel_app_sdivNgs_div_U_ip_accel_app_sdivNgs_div_u_0_r_stage_reg_r_60/CLK
                         clock pessimism              0.000     0.432    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/U0/weed_detection_U0/get_crop_lines_U0/grp_extr_half_1_cent_fu_48/grp_extract_third_and_fo_1_fu_189/ip_accel_app_sdivNgs_U402/ip_accel_app_sdivNgs_div_U/ip_accel_app_sdivNgs_div_u_0/r_stage_reg[62]_srl30___weed_detection_U0_get_crop_lines_U0_grp_extr_half_1_cent_fu_48_grp_extract_third_and_fo_1_fu_189_ip_accel_app_sdivNgs_U402_ip_accel_app_sdivNgs_div_U_ip_accel_app_sdivNgs_div_u_0_r_stage_reg_r_60
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056               bd_0_i/hls_inst/U0/weed_detection_U0/resize_2_U0/grp_xFResizeAreaUpScale_s_fu_18/Voffset_V_U/xFResizeAreaUpScabgk_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         25.000      23.750               bd_0_i/hls_inst/U0/weed_detection_U0/get_crop_lines_U0/lines_U/get_crop_lines_li2iS_ram_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750               bd_0_i/hls_inst/U0/weed_detection_U0/get_crop_lines_U0/lines_U/get_crop_lines_li2iS_ram_U/ram_reg_0_7_0_0/SP/CLK



