module tbfs;
	reg a,b,c;
	wire d,bo;
	fs fs1(d,bo,a,b,c);
	initial begin
		$display("A B C Bo D");
		$monitor(a," ",b," ",c," ",bo," ",d);
		a=0;b=0;c=0;
		#10 c=1;
		#10 b=1;c=0;
		#10 c=1;
		#10 a=1;b=0;c=0;
		#10 c=1;
		#10 b=1;c=0;
		#10 c=1;
		#10 $finish;
	end
endmodule
