var searchData=
[
  ['oar1_8089',['OAR1',['../structI2C__TypeDef.html#ae8269169fcbdc2ecb580208d99c2f89f',1,'I2C_TypeDef']]],
  ['oar2_8090',['OAR2',['../structI2C__TypeDef.html#a73988a218be320999c74a641b3d6e3c1',1,'I2C_TypeDef']]],
  ['ob_5fboot0_5ffrom_5fob_8091',['OB_BOOT0_FROM_OB',['../group__FLASH__OB__USER__nSWBOOT0.html#ga62cccb42136f83137d1d19b8496f173b',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fboot0_5ffrom_5fpin_8092',['OB_BOOT0_FROM_PIN',['../group__FLASH__OB__USER__nSWBOOT0.html#ga5c8cb8a7bdf6c7df601e5f512297ede5',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fboot1_5fsram_8093',['OB_BOOT1_SRAM',['../group__FLASH__OB__USER__nBOOT1.html#gab7a107055cc822c0dbd3f89d1aaf5033',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fboot1_5fsystem_8094',['OB_BOOT1_SYSTEM',['../group__FLASH__OB__USER__nBOOT1.html#ga700c5e9893e6f29f90dc3fd4ba1c4406',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fboot_5flock_5fdisable_8095',['OB_BOOT_LOCK_DISABLE',['../group__FLASH__OB__Boot__Lock.html#gad2f6996fcdd02ca3fc4a13e57dd80068',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fboot_5flock_5fenable_8096',['OB_BOOT_LOCK_ENABLE',['../group__FLASH__OB__Boot__Lock.html#gabc07eecd20bb64d2e3a98fbb17980f12',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f0_8097',['OB_BOR_LEVEL_0',['../group__FLASH__OB__USER__BOR__LEVEL.html#ga5c53aae131ee67d58ed63b104758c23e',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f1_8098',['OB_BOR_LEVEL_1',['../group__FLASH__OB__USER__BOR__LEVEL.html#ga1ba8f79464d15e3a70367bcdec8c192c',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f2_8099',['OB_BOR_LEVEL_2',['../group__FLASH__OB__USER__BOR__LEVEL.html#gaa11a6dc81e575c99d60f18d78c4c2a28',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f3_8100',['OB_BOR_LEVEL_3',['../group__FLASH__OB__USER__BOR__LEVEL.html#gaca4220c096c1c217e070d1dba7fee72f',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f4_8101',['OB_BOR_LEVEL_4',['../group__FLASH__OB__USER__BOR__LEVEL.html#gaa4b60691eb133ef36d3882d935158d36',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fccmsram_5frst_5ferase_8102',['OB_CCMSRAM_RST_ERASE',['../group__FLASH__OB__USER__CCMSRAM__RST.html#ga75682d97651b1c03e808d6e3d387d88d',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fccmsram_5frst_5fnot_5ferase_8103',['OB_CCMSRAM_RST_NOT_ERASE',['../group__FLASH__OB__USER__CCMSRAM__RST.html#gaf9651210524feb5f6d0a646f22c3983c',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5firh_5fdisable_8104',['OB_IRH_DISABLE',['../group__FLASH__OB__USER__INTERNAL__RESET__HOLDER.html#gadbb3a1ab6e39e22fb13c626b1db1b2ad',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5firh_5fenable_8105',['OB_IRH_ENABLE',['../group__FLASH__OB__USER__INTERNAL__RESET__HOLDER.html#gabb42054742988efc34b28ed20b8fabae',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fhw_8106',['OB_IWDG_HW',['../group__FLASH__OB__USER__IWDG__SW.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstdby_5ffreeze_8107',['OB_IWDG_STDBY_FREEZE',['../group__FLASH__OB__USER__IWDG__STANDBY.html#ga2033b993c192a55757fc3fb0d8cfebc9',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstdby_5frun_8108',['OB_IWDG_STDBY_RUN',['../group__FLASH__OB__USER__IWDG__STANDBY.html#gaed53e663482a87712d6424ef921167cb',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstop_5ffreeze_8109',['OB_IWDG_STOP_FREEZE',['../group__FLASH__OB__USER__IWDG__STOP.html#gae0c882a6f14ebe5d1969b50d5a2dbb17',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstop_5frun_8110',['OB_IWDG_STOP_RUN',['../group__FLASH__OB__USER__IWDG__STOP.html#ga987e1a1bee2772467b010a71888b0047',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fsw_8111',['OB_IWDG_SW',['../group__FLASH__OB__USER__IWDG__SW.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fnboot0_5freset_8112',['OB_nBOOT0_RESET',['../group__FLASH__OB__USER__nBOOT0.html#ga850fe9675bde700e178ca8b201801c2b',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fnboot0_5fset_8113',['OB_nBOOT0_SET',['../group__FLASH__OB__USER__nBOOT0.html#ga3a2098ac7ef5854f1a39a5562e3d8248',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fnrst_5fmode_5fgpio_8114',['OB_NRST_MODE_GPIO',['../group__FLASH__OB__USER__NRST__MODE.html#gac4bb1195129bf8fe1b553675f1383b89',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fnrst_5fmode_5finput_5fonly_8115',['OB_NRST_MODE_INPUT_ONLY',['../group__FLASH__OB__USER__NRST__MODE.html#ga7ff0b17a4941e05fdf96ca57c3f25c80',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fnrst_5fmode_5finput_5foutput_8116',['OB_NRST_MODE_INPUT_OUTPUT',['../group__FLASH__OB__USER__NRST__MODE.html#gaaf9ee67a3431c6ba88b8ba629288dc2d',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fpcrop_5frdp_5ferase_8117',['OB_PCROP_RDP_ERASE',['../group__FLASH__OB__PCROP__RDP.html#gadc1d319505606fc82937702a2baf1bd3',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fpcrop_5frdp_5fnot_5ferase_8118',['OB_PCROP_RDP_NOT_ERASE',['../group__FLASH__OB__PCROP__RDP.html#gaa64bfd8f4fa303d49e40d21a865bfe4b',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5frdp_5flevel_5f2_8119',['OB_RDP_LEVEL_2',['../group__FLASH__OB__Read__Protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fshutdown_5fnorst_8120',['OB_SHUTDOWN_NORST',['../group__FLASH__OB__USER__nRST__SHUTDOWN.html#gafd6dec6b1ab10bd65d9dcd16f6f34895',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fshutdown_5frst_8121',['OB_SHUTDOWN_RST',['../group__FLASH__OB__USER__nRST__SHUTDOWN.html#gad16c5bc6433d84c3c138eb16144ed2cc',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fsram_5fparity_5fdisable_8122',['OB_SRAM_PARITY_DISABLE',['../group__FLASH__OB__USER__SRAM__PE.html#ga38553cf9e68b6e14aeed95bb0bf30ba5',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fsram_5fparity_5fenable_8123',['OB_SRAM_PARITY_ENABLE',['../group__FLASH__OB__USER__SRAM__PE.html#gad4e3ce135a13a5cbf94f02b9ba86f060',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fstandby_5fnorst_8124',['OB_STANDBY_NORST',['../group__FLASH__OB__USER__nRST__STANDBY.html#ga5909d7b439118a4d5ae9fed62ff7b272',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fstandby_5frst_8125',['OB_STANDBY_RST',['../group__FLASH__OB__USER__nRST__STANDBY.html#ga7e5c8a161424cc9ce917e0a97e7bc809',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fstop_5fnorst_8126',['OB_STOP_NORST',['../group__FLASH__OB__USER__nRST__STOP.html#gac440badc145bc62ab85e1cbca9483584',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fstop_5frst_8127',['OB_STOP_RST',['../group__FLASH__OB__USER__nRST__STOP.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fbor_5flev_8128',['OB_USER_BOR_LEV',['../group__FLASH__OB__USER__Type.html#ga59ac2734e4058c4194db96ba23e26ed5',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fccmsram_5frst_8129',['OB_USER_CCMSRAM_RST',['../group__FLASH__OB__USER__Type.html#ga264d6b5e274ca204286d63e3a10cfc7f',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5firhen_8130',['OB_USER_IRHEN',['../group__FLASH__OB__USER__Type.html#gab0ff790bbedbce01c6b4b681a4a37319',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fstdby_8131',['OB_USER_IWDG_STDBY',['../group__FLASH__OB__USER__Type.html#gab0b376afa9327bc01686d5f868e78296',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fstop_8132',['OB_USER_IWDG_STOP',['../group__FLASH__OB__USER__Type.html#ga1a7ae96d361bcb5605777881c47241f8',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fsw_8133',['OB_USER_IWDG_SW',['../group__FLASH__OB__USER__Type.html#gadd91fcb984de1a1208bac3d6b50641db',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnboot0_8134',['OB_USER_nBOOT0',['../group__FLASH__OB__USER__Type.html#ga92068731498388a39698a7d2cfc4efdc',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnboot1_8135',['OB_USER_nBOOT1',['../group__FLASH__OB__USER__Type.html#ga69b5cfc52df7f7ce2f6fc6d8d7437260',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fmode_8136',['OB_USER_NRST_MODE',['../group__FLASH__OB__USER__Type.html#ga53cb737f6e57c3201ab4d35b96bd88cb',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fshdw_8137',['OB_USER_nRST_SHDW',['../group__FLASH__OB__USER__Type.html#ga56725ddf6d66a0330a031dc86c3149f8',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fstdby_8138',['OB_USER_nRST_STDBY',['../group__FLASH__OB__USER__Type.html#ga230f52c0bc901b7e136d94818c63cda2',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fstop_8139',['OB_USER_nRST_STOP',['../group__FLASH__OB__USER__Type.html#ga9a7ab63ef27620c1cefe24ddf5b98c9d',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnswboot0_8140',['OB_USER_nSWBOOT0',['../group__FLASH__OB__USER__Type.html#ga311e66005b71340dc3387d7db83c6cbd',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fsram_5fpe_8141',['OB_USER_SRAM_PE',['../group__FLASH__OB__USER__Type.html#ga6646a10c2cf35e106447579bb34529cf',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fwwdg_5fsw_8142',['OB_USER_WWDG_SW',['../group__FLASH__OB__USER__Type.html#ga352689fac3e55f95629dba2dac135756',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fwrparea_5fbank1_5fareaa_8143',['OB_WRPAREA_BANK1_AREAA',['../group__FLASH__OB__WRP__Area.html#gaafeefc14205e2819477a720c372c6b91',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fwrparea_5fbank1_5fareab_8144',['OB_WRPAREA_BANK1_AREAB',['../group__FLASH__OB__WRP__Area.html#ga03abdb9bf97227b9e4ea570d6e658aca',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fwwdg_5fhw_8145',['OB_WWDG_HW',['../group__FLASH__OB__USER__WWDG__SW.html#ga32aa93fb6a71b73966b2bf934927835f',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fwwdg_5fsw_8146',['OB_WWDG_SW',['../group__FLASH__OB__USER__WWDG__SW.html#ga1e5f3b6d137856b1acc34e7dbc81ffd9',1,'stm32g4xx_hal_flash.h']]],
  ['ocfastmode_8147',['OCFastMode',['../structTIM__OC__InitTypeDef.html#a4c4203c5ed779ac86fb793bb9d628e55',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_8148',['OCIdleState',['../structTIM__OnePulse__InitTypeDef.html#aef11bcea1dbf3e3ddf2a4bbc2846bb1e',1,'TIM_OnePulse_InitTypeDef::OCIdleState()'],['../structTIM__OC__InitTypeDef.html#ace3e2b76ca2fca0f4961585ed9ebecf5',1,'TIM_OC_InitTypeDef::OCIdleState()']]],
  ['ocmode_8149',['OCMode',['../structTIM__OC__InitTypeDef.html#ae5faa1cba0b3f1ab6179cc54e1015ee8',1,'TIM_OC_InitTypeDef::OCMode()'],['../structTIM__OnePulse__InitTypeDef.html#af127f01162853e39ae616b43cc52b674',1,'TIM_OnePulse_InitTypeDef::OCMode()']]],
  ['ocnidlestate_8150',['OCNIdleState',['../structTIM__OC__InitTypeDef.html#a0d70cc51990d7433fd76cc6ed1d06237',1,'TIM_OC_InitTypeDef::OCNIdleState()'],['../structTIM__OnePulse__InitTypeDef.html#a37bc0a680d53458bf4c42ebb277b0c2c',1,'TIM_OnePulse_InitTypeDef::OCNIdleState()']]],
  ['ocnpolarity_8151',['OCNPolarity',['../structTIM__OnePulse__InitTypeDef.html#a00deac6c3347b0482955d936351c6388',1,'TIM_OnePulse_InitTypeDef::OCNPolarity()'],['../structTIM__OC__InitTypeDef.html#a21922d8e2fee659d081c4be4c500d1d4',1,'TIM_OC_InitTypeDef::OCNPolarity()']]],
  ['ocpolarity_8152',['OCPolarity',['../structTIM__OnePulse__InitTypeDef.html#a3028787ad41698072cbf70ddf1b6c984',1,'TIM_OnePulse_InitTypeDef::OCPolarity()'],['../structTIM__OC__InitTypeDef.html#a556b7137d041aceed3e45c87cbfb39cd',1,'TIM_OC_InitTypeDef::OCPolarity()']]],
  ['odisr_8153',['ODISR',['../structHRTIM__Common__TypeDef.html#afc0d5fc22ce6426498473ec63be8577c',1,'HRTIM_Common_TypeDef']]],
  ['odr_8154',['ODR',['../structGPIO__TypeDef.html#a6fb78f4a978a36032cdeac93ac3c9c8b',1,'GPIO_TypeDef']]],
  ['odsr_8155',['ODSR',['../structHRTIM__Common__TypeDef.html#abf167844da1fea363b0e0cfb2995b1f1',1,'HRTIM_Common_TypeDef']]],
  ['oenr_8156',['OENR',['../structHRTIM__Common__TypeDef.html#a948696e86ea3388cb8cd94cb924e6adb',1,'HRTIM_Common_TypeDef']]],
  ['offset_8157',['Offset',['../structADC__ChannelConfTypeDef.html#a481e92707be00870f495e8a63c6cc788',1,'ADC_ChannelConfTypeDef']]],
  ['offsetnumber_8158',['OffsetNumber',['../structADC__ChannelConfTypeDef.html#aea936c2727227a3716645957e699b26e',1,'ADC_ChannelConfTypeDef']]],
  ['offsetsaturation_8159',['OffsetSaturation',['../structADC__ChannelConfTypeDef.html#ab27c5fd2c7f4e9b1f5da7e0d589e2284',1,'ADC_ChannelConfTypeDef']]],
  ['offsetsign_8160',['OffsetSign',['../structADC__ChannelConfTypeDef.html#ac07e074be4d45a1551b44fac2cbd550d',1,'ADC_ChannelConfTypeDef']]],
  ['offstateidlemode_8161',['OffStateIDLEMode',['../structTIM__BreakDeadTimeConfigTypeDef.html#a49f39e31ac019b9b7a20751bfd01c6c4',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_8162',['OffStateRunMode',['../structTIM__BreakDeadTimeConfigTypeDef.html#a5e97751b5e397414e2a5120eb5cef7c6',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['ofr1_8163',['OFR1',['../structADC__TypeDef.html#a97988c41c381690e8a38fec8d2d24ca5',1,'ADC_TypeDef']]],
  ['ofr2_8164',['OFR2',['../structADC__TypeDef.html#ae446fdae782b6dd059e348fc877681a6',1,'ADC_TypeDef']]],
  ['ofr3_8165',['OFR3',['../structADC__TypeDef.html#a23083f97baee16e0002366547c8cb5ea',1,'ADC_TypeDef']]],
  ['ofr4_8166',['OFR4',['../structADC__TypeDef.html#a232fcdf46374a9c267c2a6533a777fac',1,'ADC_TypeDef']]],
  ['onebitsampling_8167',['OneBitSampling',['../structUART__InitTypeDef.html#a1662b82dc43d9137c3a4485794c94388',1,'UART_InitTypeDef']]],
  ['opamp_5fcsr_5fcalon_8168',['OPAMP_CSR_CALON',['../group__Peripheral__Registers__Bits__Definition.html#gad7956ed2599bdd9e6527507e543dd687',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fcalon_5fmsk_8169',['OPAMP_CSR_CALON_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga585abc89695eadf5e9ead9daf6f6e505',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fcalsel_8170',['OPAMP_CSR_CALSEL',['../group__Peripheral__Registers__Bits__Definition.html#gac544abc19652bb44e316ffbbbb9e0a40',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fcalsel_5f0_8171',['OPAMP_CSR_CALSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga0f60b4b65477d8de6e33eb9f64ba5166',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fcalsel_5f1_8172',['OPAMP_CSR_CALSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga16084e089d25214e5d630aa8865f44a4',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fcalsel_5fmsk_8173',['OPAMP_CSR_CALSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga63d1aeb331c459803aa9d4e036946d7a',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fforcevp_8174',['OPAMP_CSR_FORCEVP',['../group__Peripheral__Registers__Bits__Definition.html#gaf7d6c40d15a61d513be01e5de7ddb024',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fforcevp_5fmsk_8175',['OPAMP_CSR_FORCEVP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga345f95ef33611bbecdb50de73d1e0967',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fhighspeeden_8176',['OPAMP_CSR_HIGHSPEEDEN',['../group__Peripheral__Registers__Bits__Definition.html#ga666ebe8f835af050a23c313241440898',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fhighspeeden_5fmsk_8177',['OPAMP_CSR_HIGHSPEEDEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad53f4ec373073d76b8a68e86bf97b13c',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5flock_8178',['OPAMP_CSR_LOCK',['../group__Peripheral__Registers__Bits__Definition.html#ga2d4932fe6f09234544a198e3945bf229',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5flock_5fmsk_8179',['OPAMP_CSR_LOCK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1d99b8dcb279935482cd991943a0388e',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fopampinten_8180',['OPAMP_CSR_OPAMPINTEN',['../group__Peripheral__Registers__Bits__Definition.html#ga34c74f3256d93a3466c5ccaaff6c1fee',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fopampinten_5fmsk_8181',['OPAMP_CSR_OPAMPINTEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac432402ccd0f0075a729180c0cf9535f',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fopampxen_8182',['OPAMP_CSR_OPAMPxEN',['../group__Peripheral__Registers__Bits__Definition.html#ga544aac1da6f16f4eb187e6851b7711f6',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fopampxen_5fmsk_8183',['OPAMP_CSR_OPAMPxEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad1add886109d22824bba50d8c8625fe6',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5foutcal_8184',['OPAMP_CSR_OUTCAL',['../group__Peripheral__Registers__Bits__Definition.html#ga251244aeb21f424531aba6a95a867969',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5foutcal_5fmsk_8185',['OPAMP_CSR_OUTCAL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga67df01bc132b2252576dc4519758a92e',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fpggain_8186',['OPAMP_CSR_PGGAIN',['../group__Peripheral__Registers__Bits__Definition.html#ga74ac9ae3fa7fe42f154d0daa42789b29',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fpggain_5f0_8187',['OPAMP_CSR_PGGAIN_0',['../group__Peripheral__Registers__Bits__Definition.html#gaf0d5b9c273620fd0b3c441d522c415e7',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fpggain_5f1_8188',['OPAMP_CSR_PGGAIN_1',['../group__Peripheral__Registers__Bits__Definition.html#gaa0fde506981f9a5a0d6a195e25b68d99',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fpggain_5f2_8189',['OPAMP_CSR_PGGAIN_2',['../group__Peripheral__Registers__Bits__Definition.html#gabbae1e9ab6290905ad2746e5a65b02c1',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fpggain_5f3_8190',['OPAMP_CSR_PGGAIN_3',['../group__Peripheral__Registers__Bits__Definition.html#gab79f8bb0f05c2dfbc680ad2ffd35a5b0',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fpggain_5f4_8191',['OPAMP_CSR_PGGAIN_4',['../group__Peripheral__Registers__Bits__Definition.html#ga06039584cf218124dd9b7e4268de68e9',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fpggain_5fmsk_8192',['OPAMP_CSR_PGGAIN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gadbf5c45c8d658cc0f0a8f4838ca4fac2',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5ftrimoffsetn_8193',['OPAMP_CSR_TRIMOFFSETN',['../group__Peripheral__Registers__Bits__Definition.html#ga1783452a7722b5741aee68bd2a3ed423',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5ftrimoffsetn_5fmsk_8194',['OPAMP_CSR_TRIMOFFSETN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5a1c0e1a042e3a746b208ef91c1743e2',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5ftrimoffsetp_8195',['OPAMP_CSR_TRIMOFFSETP',['../group__Peripheral__Registers__Bits__Definition.html#ga1210111606434d3b4c42d5713f973d24',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5ftrimoffsetp_5fmsk_8196',['OPAMP_CSR_TRIMOFFSETP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga577eece0a2abdf17266176a46c40e33c',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fusertrim_8197',['OPAMP_CSR_USERTRIM',['../group__Peripheral__Registers__Bits__Definition.html#ga3bcad44dbf70db471e1cdc52aa3875be',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fusertrim_5fmsk_8198',['OPAMP_CSR_USERTRIM_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7a137cd44ef80f8a325c81a1ca3c0e07',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fvmsel_8199',['OPAMP_CSR_VMSEL',['../group__Peripheral__Registers__Bits__Definition.html#gae8d844900337686f187b0d8053dff917',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fvmsel_5f0_8200',['OPAMP_CSR_VMSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga2a48fd6fc77e092ad4573e86fbeb8e1e',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fvmsel_5f1_8201',['OPAMP_CSR_VMSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga46f1f7f5183b41b90fb25cfe3e920460',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fvmsel_5fmsk_8202',['OPAMP_CSR_VMSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gada380b084108367ad911b476c581f68d',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fvpsel_8203',['OPAMP_CSR_VPSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga1adc457f5800c654905ebe4463082910',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fvpsel_5f0_8204',['OPAMP_CSR_VPSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gaa24b92e92e7f1dca05a5fc30bb3b957a',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fvpsel_5f1_8205',['OPAMP_CSR_VPSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gaea743edc65d0145113c254a103e0dac0',1,'stm32g474xx.h']]],
  ['opamp_5fcsr_5fvpsel_5fmsk_8206',['OPAMP_CSR_VPSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad1cc44b01594db558befcb0e66705480',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5flock_8207',['OPAMP_TCMR_LOCK',['../group__Peripheral__Registers__Bits__Definition.html#gaf6815dd15437911cb7cd97058d44f1f6',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5flock_5fmsk_8208',['OPAMP_TCMR_LOCK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae6c1777671475fcbfdd09c8b7fa05d12',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5ft1cmen_8209',['OPAMP_TCMR_T1CMEN',['../group__Peripheral__Registers__Bits__Definition.html#gae73825d1da922aa9db378acdd449d878',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5ft1cmen_5fmsk_8210',['OPAMP_TCMR_T1CMEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga201e0647d49ba8bd0425acf99a76af93',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5ft20cmen_8211',['OPAMP_TCMR_T20CMEN',['../group__Peripheral__Registers__Bits__Definition.html#ga3ea3ccb23292bb581cb056e03be9459f',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5ft20cmen_5fmsk_8212',['OPAMP_TCMR_T20CMEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga51c3b35fe3004abfbf163b17d7d302a4',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5ft8cmen_8213',['OPAMP_TCMR_T8CMEN',['../group__Peripheral__Registers__Bits__Definition.html#ga298c510feed54941626f83c01c95db31',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5ft8cmen_5fmsk_8214',['OPAMP_TCMR_T8CMEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga573d7e6d96b5a0992c19a4a816f70fa0',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5fvmssel_8215',['OPAMP_TCMR_VMSSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga999bb5dade09dfab631331a6280ab452',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5fvmssel_5fmsk_8216',['OPAMP_TCMR_VMSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab30158e5f14e61bec554e09db200f08a',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5fvpssel_8217',['OPAMP_TCMR_VPSSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga2c14f9b219fb78d4ada430586147e460',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5fvpssel_5f0_8218',['OPAMP_TCMR_VPSSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gaa9df4db9b828ccb1c950cec92462f5fe',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5fvpssel_5f1_8219',['OPAMP_TCMR_VPSSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga5dfc9fc9faea268d007c88a5242b2de5',1,'stm32g474xx.h']]],
  ['opamp_5ftcmr_5fvpssel_5fmsk_8220',['OPAMP_TCMR_VPSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac14f30c12a4154011282e5094eecf32b',1,'stm32g474xx.h']]],
  ['opamp_5ftypedef_8221',['OPAMP_TypeDef',['../structOPAMP__TypeDef.html',1,'']]],
  ['optionbyte_5fboot_5flock_8222',['OPTIONBYTE_BOOT_LOCK',['../group__FLASH__OB__Type.html#ga8b5635a8e16d7fb9f067c3e0b2acd88e',1,'stm32g4xx_hal_flash.h']]],
  ['optionbyte_5fpcrop_8223',['OPTIONBYTE_PCROP',['../group__FLASH__OB__Type.html#gade16326e09bd923b54f1ec8622a7bc4b',1,'stm32g4xx_hal_flash.h']]],
  ['optionbyte_5frdp_8224',['OPTIONBYTE_RDP',['../group__FLASH__OB__Type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32g4xx_hal_flash.h']]],
  ['optionbyte_5fsec_8225',['OPTIONBYTE_SEC',['../group__FLASH__OB__Type.html#ga4bc1015d40131c033bad035c0d2e6ed5',1,'stm32g4xx_hal_flash.h']]],
  ['optionbyte_5fuser_8226',['OPTIONBYTE_USER',['../group__FLASH__OB__Type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32g4xx_hal_flash.h']]],
  ['optionbyte_5fwrp_8227',['OPTIONBYTE_WRP',['../group__FLASH__OB__Type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32g4xx_hal_flash.h']]],
  ['optiontype_8228',['OptionType',['../structFLASH__OBProgramInitTypeDef.html#a46bffc2a63ea02e15b9187856535d890',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_8229',['OPTKEYR',['../structFLASH__TypeDef.html#a793cd13a4636c9785fdb99316f7fd7ab',1,'FLASH_TypeDef']]],
  ['optr_8230',['OPTR',['../structFLASH__TypeDef.html#ac52493cbf73d2f638b0c984521f9bdd8',1,'FLASH_TypeDef']]],
  ['or_8231',['OR',['../structLPTIM__TypeDef.html#a4aa9c39c3cecccb9a1a3aab50fb0fb45',1,'LPTIM_TypeDef::OR()'],['../structTIM__TypeDef.html#acb0e8a4efa46dac4a2fb1aa3d45924fd',1,'TIM_TypeDef::OR()']]],
  ['oscillator_20type_8232',['Oscillator Type',['../group__RCC__Oscillator__Type.html',1,'']]],
  ['oscillator_20values_20adaptation_8233',['Oscillator Values adaptation',['../group__RCC__LL__EC__OSC__VALUES.html',1,'']]],
  ['oscillatortype_8234',['OscillatorType',['../structRCC__OscInitTypeDef.html#af9e7bc89cab81c1705d94c74c7a81088',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_8235',['OSPEEDR',['../structGPIO__TypeDef.html#a0d233d720f18ae2050f9131fa6faf7c6',1,'GPIO_TypeDef']]],
  ['otyper_8236',['OTYPER',['../structGPIO__TypeDef.html#a910885e4d881c3a459dd11640237107f',1,'GPIO_TypeDef']]],
  ['outxr_8237',['OUTxR',['../structHRTIM__Timerx__TypeDef.html#a9f3842853c6157e11aface4a32f35a92',1,'HRTIM_Timerx_TypeDef']]],
  ['overrun_8238',['Overrun',['../structADC__InitTypeDef.html#a63237364ceaf8692adea5dd58420086a',1,'ADC_InitTypeDef']]],
  ['overrundisable_8239',['OverrunDisable',['../structUART__AdvFeatureInitTypeDef.html#af2079d3cf82744589352950855551bbb',1,'UART_AdvFeatureInitTypeDef']]],
  ['oversampling_8240',['OverSampling',['../structUART__InitTypeDef.html#a77c2c86a2186e09cbf022e27c0c82324',1,'UART_InitTypeDef']]],
  ['oversampling_8241',['Oversampling',['../structADC__InitTypeDef.html#af2b1be3b90d94f331e3688b8f3df528d',1,'ADC_InitTypeDef']]],
  ['oversampling_20_2d_20data_20shift_8242',['Oversampling - Data shift',['../group__ADC__HAL__EC__OVS__SHIFT.html',1,'']]],
  ['oversampling_20_2d_20discontinuous_20mode_8243',['Oversampling - Discontinuous mode',['../group__ADC__HAL__EC__OVS__DISCONT__MODE.html',1,'']]],
  ['oversampling_20_2d_20oversampling_20scope_20for_20adc_20group_20regular_8244',['Oversampling - Oversampling scope for ADC group regular',['../group__ADC__HAL__EC__OVS__SCOPE__REG.html',1,'']]],
  ['oversampling_20_2d_20ratio_8245',['Oversampling - Ratio',['../group__ADC__HAL__EC__OVS__RATIO.html',1,'']]],
  ['oversamplingmode_8246',['OversamplingMode',['../structADC__InitTypeDef.html#a693ef3079c6f2c8588beacb44fce185f',1,'ADC_InitTypeDef']]],
  ['oversamplingstopreset_8247',['OversamplingStopReset',['../structADC__OversamplingTypeDef.html#ad8611186b577567ed8e5892283fb883b',1,'ADC_OversamplingTypeDef']]]
];
