Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr  5 22:02:20 2022
| Host         : DESKTOP-ENDDUI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: aud0/sclk_reg/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: clk6p25m/clk_out_reg/Q (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: clk_20kHz/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: menu0/clk0/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: menu_button0/clk0/clk_out_reg/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: poly_top1/clk0/clk_out_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: poly_top1/clk6p25m/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: poly_top1/db0/clk0/clk_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: poly_top1/db0/d1/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: poly_top1/db0/d2/Q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 928 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.991        0.000                      0                  488        0.116        0.000                      0                  488        4.500        0.000                       0                   256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.991        0.000                      0                  488        0.116        0.000                      0                  488        4.500        0.000                       0                   256  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 aud0/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud0/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.626ns (32.626%)  route 3.358ns (67.374%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.539     5.060    aud0/BASYS_CLK_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  aud0/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.516 f  aud0/count2_reg[11]/Q
                         net (fo=9, routed)           0.973     6.489    aud0/count2_reg[11]
    SLICE_X15Y73         LUT4 (Prop_lut4_I3_O)        0.152     6.641 f  aud0/sclk_i_17/O
                         net (fo=4, routed)           0.582     7.223    aud0/sclk_i_17_n_0
    SLICE_X15Y72         LUT4 (Prop_lut4_I0_O)        0.320     7.543 r  aud0/sclk_i_18/O
                         net (fo=2, routed)           0.309     7.851    aud0/sclk_i_18_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I0_O)        0.326     8.177 r  aud0/sclk_i_27/O
                         net (fo=1, routed)           0.476     8.653    aud0/sclk_i_27_n_0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.777 r  aud0/sclk_i_8/O
                         net (fo=1, routed)           0.427     9.204    aud0/sclk_i_8_n_0
    SLICE_X14Y72         LUT6 (Prop_lut6_I3_O)        0.124     9.328 r  aud0/sclk_i_2/O
                         net (fo=1, routed)           0.592     9.920    aud0/sclk_i_2_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.044 r  aud0/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.044    aud0/sclk_i_1_n_0
    SLICE_X15Y71         FDRE                                         r  aud0/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.428    14.769    aud0/BASYS_CLK_IBUF_BUFG
    SLICE_X15Y71         FDRE                                         r  aud0/sclk_reg/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X15Y71         FDRE (Setup_fdre_C_D)        0.029    15.035    aud0/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 poly_top1/db0/clk0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/db0/clk0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.459ns (38.208%)  route 2.360ns (61.792%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.565     5.086    poly_top1/db0/clk0/BASYS_CLK_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  poly_top1/db0/clk0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  poly_top1/db0/clk0/count_reg[4]/Q
                         net (fo=3, routed)           0.939     6.481    poly_top1/db0/clk0/count_reg[4]
    SLICE_X12Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.605 r  poly_top1/db0/clk0/count[0]_i_15__3/O
                         net (fo=1, routed)           0.000     6.605    poly_top1/db0/clk0/count[0]_i_15__3_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.138 r  poly_top1/db0/clk0/count_reg[0]_i_8__3/CO[3]
                         net (fo=1, routed)           0.000     7.138    poly_top1/db0/clk0/count_reg[0]_i_8__3_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  poly_top1/db0/clk0/count_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    poly_top1/db0/clk0/count_reg[0]_i_3__3_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.484 r  poly_top1/db0/clk0/count_reg[0]_i_1__3/CO[2]
                         net (fo=32, routed)          1.420     8.905    poly_top1/db0/clk0/clear
    SLICE_X13Y18         FDRE                                         r  poly_top1/db0/clk0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.440    14.781    poly_top1/db0/clk0/BASYS_CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  poly_top1/db0/clk0/count_reg[28]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X13Y18         FDRE (Setup_fdre_C_R)       -0.615    14.405    poly_top1/db0/clk0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 poly_top1/db0/clk0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/db0/clk0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.459ns (38.208%)  route 2.360ns (61.792%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.565     5.086    poly_top1/db0/clk0/BASYS_CLK_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  poly_top1/db0/clk0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  poly_top1/db0/clk0/count_reg[4]/Q
                         net (fo=3, routed)           0.939     6.481    poly_top1/db0/clk0/count_reg[4]
    SLICE_X12Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.605 r  poly_top1/db0/clk0/count[0]_i_15__3/O
                         net (fo=1, routed)           0.000     6.605    poly_top1/db0/clk0/count[0]_i_15__3_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.138 r  poly_top1/db0/clk0/count_reg[0]_i_8__3/CO[3]
                         net (fo=1, routed)           0.000     7.138    poly_top1/db0/clk0/count_reg[0]_i_8__3_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  poly_top1/db0/clk0/count_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    poly_top1/db0/clk0/count_reg[0]_i_3__3_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.484 r  poly_top1/db0/clk0/count_reg[0]_i_1__3/CO[2]
                         net (fo=32, routed)          1.420     8.905    poly_top1/db0/clk0/clear
    SLICE_X13Y18         FDRE                                         r  poly_top1/db0/clk0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.440    14.781    poly_top1/db0/clk0/BASYS_CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  poly_top1/db0/clk0/count_reg[29]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X13Y18         FDRE (Setup_fdre_C_R)       -0.615    14.405    poly_top1/db0/clk0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 poly_top1/db0/clk0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/db0/clk0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.459ns (38.208%)  route 2.360ns (61.792%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.565     5.086    poly_top1/db0/clk0/BASYS_CLK_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  poly_top1/db0/clk0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  poly_top1/db0/clk0/count_reg[4]/Q
                         net (fo=3, routed)           0.939     6.481    poly_top1/db0/clk0/count_reg[4]
    SLICE_X12Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.605 r  poly_top1/db0/clk0/count[0]_i_15__3/O
                         net (fo=1, routed)           0.000     6.605    poly_top1/db0/clk0/count[0]_i_15__3_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.138 r  poly_top1/db0/clk0/count_reg[0]_i_8__3/CO[3]
                         net (fo=1, routed)           0.000     7.138    poly_top1/db0/clk0/count_reg[0]_i_8__3_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  poly_top1/db0/clk0/count_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    poly_top1/db0/clk0/count_reg[0]_i_3__3_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.484 r  poly_top1/db0/clk0/count_reg[0]_i_1__3/CO[2]
                         net (fo=32, routed)          1.420     8.905    poly_top1/db0/clk0/clear
    SLICE_X13Y18         FDRE                                         r  poly_top1/db0/clk0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.440    14.781    poly_top1/db0/clk0/BASYS_CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  poly_top1/db0/clk0/count_reg[30]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X13Y18         FDRE (Setup_fdre_C_R)       -0.615    14.405    poly_top1/db0/clk0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 poly_top1/db0/clk0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/db0/clk0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.459ns (38.208%)  route 2.360ns (61.792%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.565     5.086    poly_top1/db0/clk0/BASYS_CLK_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  poly_top1/db0/clk0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  poly_top1/db0/clk0/count_reg[4]/Q
                         net (fo=3, routed)           0.939     6.481    poly_top1/db0/clk0/count_reg[4]
    SLICE_X12Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.605 r  poly_top1/db0/clk0/count[0]_i_15__3/O
                         net (fo=1, routed)           0.000     6.605    poly_top1/db0/clk0/count[0]_i_15__3_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.138 r  poly_top1/db0/clk0/count_reg[0]_i_8__3/CO[3]
                         net (fo=1, routed)           0.000     7.138    poly_top1/db0/clk0/count_reg[0]_i_8__3_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  poly_top1/db0/clk0/count_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    poly_top1/db0/clk0/count_reg[0]_i_3__3_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.484 r  poly_top1/db0/clk0/count_reg[0]_i_1__3/CO[2]
                         net (fo=32, routed)          1.420     8.905    poly_top1/db0/clk0/clear
    SLICE_X13Y18         FDRE                                         r  poly_top1/db0/clk0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.440    14.781    poly_top1/db0/clk0/BASYS_CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  poly_top1/db0/clk0/count_reg[31]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X13Y18         FDRE (Setup_fdre_C_R)       -0.615    14.405    poly_top1/db0/clk0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 clk6p25m/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.454ns (38.849%)  route 2.289ns (61.151%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.564     5.085    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clk6p25m/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk6p25m/count_reg[1]/Q
                         net (fo=3, routed)           1.158     6.699    clk6p25m/count_reg[1]
    SLICE_X41Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.823 r  clk6p25m/count[0]_i_16/O
                         net (fo=1, routed)           0.000     6.823    clk6p25m/count[0]_i_16_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.355 r  clk6p25m/count_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     7.355    clk6p25m/count_reg[0]_i_8__0_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  clk6p25m/count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.469    clk6p25m/count_reg[0]_i_3__0_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.697 r  clk6p25m/count_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.131     8.828    clk6p25m/clear
    SLICE_X40Y40         FDRE                                         r  clk6p25m/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.445    14.786    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clk6p25m/count_reg[0]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X40Y40         FDRE (Setup_fdre_C_R)       -0.618    14.432    clk6p25m/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 clk6p25m/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.454ns (38.849%)  route 2.289ns (61.151%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.564     5.085    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clk6p25m/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk6p25m/count_reg[1]/Q
                         net (fo=3, routed)           1.158     6.699    clk6p25m/count_reg[1]
    SLICE_X41Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.823 r  clk6p25m/count[0]_i_16/O
                         net (fo=1, routed)           0.000     6.823    clk6p25m/count[0]_i_16_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.355 r  clk6p25m/count_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     7.355    clk6p25m/count_reg[0]_i_8__0_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  clk6p25m/count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.469    clk6p25m/count_reg[0]_i_3__0_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.697 r  clk6p25m/count_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.131     8.828    clk6p25m/clear
    SLICE_X40Y40         FDRE                                         r  clk6p25m/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.445    14.786    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clk6p25m/count_reg[1]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X40Y40         FDRE (Setup_fdre_C_R)       -0.618    14.432    clk6p25m/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 clk6p25m/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.454ns (38.849%)  route 2.289ns (61.151%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.564     5.085    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clk6p25m/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk6p25m/count_reg[1]/Q
                         net (fo=3, routed)           1.158     6.699    clk6p25m/count_reg[1]
    SLICE_X41Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.823 r  clk6p25m/count[0]_i_16/O
                         net (fo=1, routed)           0.000     6.823    clk6p25m/count[0]_i_16_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.355 r  clk6p25m/count_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     7.355    clk6p25m/count_reg[0]_i_8__0_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  clk6p25m/count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.469    clk6p25m/count_reg[0]_i_3__0_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.697 r  clk6p25m/count_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.131     8.828    clk6p25m/clear
    SLICE_X40Y40         FDRE                                         r  clk6p25m/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.445    14.786    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clk6p25m/count_reg[2]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X40Y40         FDRE (Setup_fdre_C_R)       -0.618    14.432    clk6p25m/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 clk6p25m/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.454ns (38.849%)  route 2.289ns (61.151%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.564     5.085    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clk6p25m/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk6p25m/count_reg[1]/Q
                         net (fo=3, routed)           1.158     6.699    clk6p25m/count_reg[1]
    SLICE_X41Y44         LUT3 (Prop_lut3_I1_O)        0.124     6.823 r  clk6p25m/count[0]_i_16/O
                         net (fo=1, routed)           0.000     6.823    clk6p25m/count[0]_i_16_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.355 r  clk6p25m/count_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     7.355    clk6p25m/count_reg[0]_i_8__0_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  clk6p25m/count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.469    clk6p25m/count_reg[0]_i_3__0_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.697 r  clk6p25m/count_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.131     8.828    clk6p25m/clear
    SLICE_X40Y40         FDRE                                         r  clk6p25m/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.445    14.786    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clk6p25m/count_reg[3]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X40Y40         FDRE (Setup_fdre_C_R)       -0.618    14.432    clk6p25m/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 poly_top1/db0/clk0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/db0/clk0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.459ns (39.645%)  route 2.221ns (60.355%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.565     5.086    poly_top1/db0/clk0/BASYS_CLK_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  poly_top1/db0/clk0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  poly_top1/db0/clk0/count_reg[4]/Q
                         net (fo=3, routed)           0.939     6.481    poly_top1/db0/clk0/count_reg[4]
    SLICE_X12Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.605 r  poly_top1/db0/clk0/count[0]_i_15__3/O
                         net (fo=1, routed)           0.000     6.605    poly_top1/db0/clk0/count[0]_i_15__3_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.138 r  poly_top1/db0/clk0/count_reg[0]_i_8__3/CO[3]
                         net (fo=1, routed)           0.000     7.138    poly_top1/db0/clk0/count_reg[0]_i_8__3_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  poly_top1/db0/clk0/count_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     7.255    poly_top1/db0/clk0/count_reg[0]_i_3__3_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.484 r  poly_top1/db0/clk0/count_reg[0]_i_1__3/CO[2]
                         net (fo=32, routed)          1.282     8.766    poly_top1/db0/clk0/clear
    SLICE_X13Y17         FDRE                                         r  poly_top1/db0/clk0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.442    14.783    poly_top1/db0/clk0/BASYS_CLK_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  poly_top1/db0/clk0/count_reg[24]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y17         FDRE (Setup_fdre_C_R)       -0.615    14.407    poly_top1/db0/clk0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  5.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 poly_top1/clk6p25m/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/clk6p25m/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  poly_top1/clk6p25m/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  poly_top1/clk6p25m/count_reg[22]/Q
                         net (fo=3, routed)           0.134     1.722    poly_top1/clk6p25m/count_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  poly_top1/clk6p25m/count_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.882    poly_top1/clk6p25m/count_reg[20]_i_1__5_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  poly_top1/clk6p25m/count_reg[24]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.936    poly_top1/clk6p25m/count_reg[24]_i_1__5_n_7
    SLICE_X28Y50         FDRE                                         r  poly_top1/clk6p25m/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.959    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  poly_top1/clk6p25m/count_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    poly_top1/clk6p25m/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 poly_top1/clk6p25m/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/clk6p25m/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  poly_top1/clk6p25m/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  poly_top1/clk6p25m/count_reg[22]/Q
                         net (fo=3, routed)           0.134     1.722    poly_top1/clk6p25m/count_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  poly_top1/clk6p25m/count_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.882    poly_top1/clk6p25m/count_reg[20]_i_1__5_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  poly_top1/clk6p25m/count_reg[24]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.947    poly_top1/clk6p25m/count_reg[24]_i_1__5_n_5
    SLICE_X28Y50         FDRE                                         r  poly_top1/clk6p25m/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.959    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  poly_top1/clk6p25m/count_reg[26]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    poly_top1/clk6p25m/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 detect_input_l/d2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_c_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.589     1.472    detect_input_l/d2/BASYS_CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  detect_input_l/d2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  detect_input_l/d2/Q_reg/Q
                         net (fo=1, routed)           0.058     1.672    detect_input_r/d1/Q2
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.045     1.717 r  detect_input_r/d1/set_c_i_1/O
                         net (fo=1, routed)           0.000     1.717    detect_input_r_n_0
    SLICE_X0Y17          FDRE                                         r  set_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.858     1.985    BASYS_CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  set_c_reg/C
                         clock pessimism             -0.500     1.485    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.091     1.576    set_c_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 poly_top1/clk6p25m/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/clk6p25m/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  poly_top1/clk6p25m/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  poly_top1/clk6p25m/count_reg[22]/Q
                         net (fo=3, routed)           0.134     1.722    poly_top1/clk6p25m/count_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  poly_top1/clk6p25m/count_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.882    poly_top1/clk6p25m/count_reg[20]_i_1__5_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  poly_top1/clk6p25m/count_reg[24]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     1.972    poly_top1/clk6p25m/count_reg[24]_i_1__5_n_6
    SLICE_X28Y50         FDRE                                         r  poly_top1/clk6p25m/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.959    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  poly_top1/clk6p25m/count_reg[25]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    poly_top1/clk6p25m/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 poly_top1/clk6p25m/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/clk6p25m/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  poly_top1/clk6p25m/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  poly_top1/clk6p25m/count_reg[22]/Q
                         net (fo=3, routed)           0.134     1.722    poly_top1/clk6p25m/count_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  poly_top1/clk6p25m/count_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.882    poly_top1/clk6p25m/count_reg[20]_i_1__5_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  poly_top1/clk6p25m/count_reg[24]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.972    poly_top1/clk6p25m/count_reg[24]_i_1__5_n_4
    SLICE_X28Y50         FDRE                                         r  poly_top1/clk6p25m/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.959    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  poly_top1/clk6p25m/count_reg[27]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    poly_top1/clk6p25m/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 poly_top1/clk6p25m/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/clk6p25m/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  poly_top1/clk6p25m/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  poly_top1/clk6p25m/count_reg[22]/Q
                         net (fo=3, routed)           0.134     1.722    poly_top1/clk6p25m/count_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  poly_top1/clk6p25m/count_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.882    poly_top1/clk6p25m/count_reg[20]_i_1__5_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  poly_top1/clk6p25m/count_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.921    poly_top1/clk6p25m/count_reg[24]_i_1__5_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.975 r  poly_top1/clk6p25m/count_reg[28]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.975    poly_top1/clk6p25m/count_reg[28]_i_1__5_n_7
    SLICE_X28Y51         FDRE                                         r  poly_top1/clk6p25m/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.959    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  poly_top1/clk6p25m/count_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    poly_top1/clk6p25m/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 poly_top1/clk6p25m/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/clk6p25m/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  poly_top1/clk6p25m/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  poly_top1/clk6p25m/count_reg[22]/Q
                         net (fo=3, routed)           0.134     1.722    poly_top1/clk6p25m/count_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  poly_top1/clk6p25m/count_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.882    poly_top1/clk6p25m/count_reg[20]_i_1__5_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  poly_top1/clk6p25m/count_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.921    poly_top1/clk6p25m/count_reg[24]_i_1__5_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.986 r  poly_top1/clk6p25m/count_reg[28]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.986    poly_top1/clk6p25m/count_reg[28]_i_1__5_n_5
    SLICE_X28Y51         FDRE                                         r  poly_top1/clk6p25m/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.959    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  poly_top1/clk6p25m/count_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    poly_top1/clk6p25m/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 poly_top1/clk6p25m/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/clk6p25m/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  poly_top1/clk6p25m/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  poly_top1/clk6p25m/count_reg[22]/Q
                         net (fo=3, routed)           0.134     1.722    poly_top1/clk6p25m/count_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  poly_top1/clk6p25m/count_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.882    poly_top1/clk6p25m/count_reg[20]_i_1__5_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  poly_top1/clk6p25m/count_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.921    poly_top1/clk6p25m/count_reg[24]_i_1__5_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.011 r  poly_top1/clk6p25m/count_reg[28]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     2.011    poly_top1/clk6p25m/count_reg[28]_i_1__5_n_6
    SLICE_X28Y51         FDRE                                         r  poly_top1/clk6p25m/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.959    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  poly_top1/clk6p25m/count_reg[29]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    poly_top1/clk6p25m/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 poly_top1/clk6p25m/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poly_top1/clk6p25m/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  poly_top1/clk6p25m/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  poly_top1/clk6p25m/count_reg[22]/Q
                         net (fo=3, routed)           0.134     1.722    poly_top1/clk6p25m/count_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  poly_top1/clk6p25m/count_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.882    poly_top1/clk6p25m/count_reg[20]_i_1__5_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  poly_top1/clk6p25m/count_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.921    poly_top1/clk6p25m/count_reg[24]_i_1__5_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.011 r  poly_top1/clk6p25m/count_reg[28]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     2.011    poly_top1/clk6p25m/count_reg[28]_i_1__5_n_4
    SLICE_X28Y51         FDRE                                         r  poly_top1/clk6p25m/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.959    poly_top1/clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  poly_top1/clk6p25m/count_reg[31]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    poly_top1/clk6p25m/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 detect_input_c/d1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detect_input_c/d2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.557%)  route 0.183ns (56.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.551     1.434    detect_input_c/d1/BASYS_CLK_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  detect_input_c/d1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  detect_input_c/d1/Q_reg/Q
                         net (fo=2, routed)           0.183     1.758    detect_input_c/d2/Q1
    SLICE_X31Y26         FDRE                                         r  detect_input_c/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.817     1.944    detect_input_c/d2/BASYS_CLK_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  detect_input_c/d2/Q_reg/C
                         clock pessimism             -0.478     1.466    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.070     1.536    detect_input_c/d2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BASYS_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  BASYS_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y71   aud0/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y73   aud0/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y73   aud0/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y71   aud0/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y71   aud0/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y71   aud0/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y72   aud0/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y72   aud0/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y72   aud0/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   clk6p25m/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   clk6p25m/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   clk6p25m/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   clk6p25m/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   clk6p25m/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   clk6p25m/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   clk6p25m/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   clk6p25m/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   clk6p25m/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   clk6p25m/count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y71   aud0/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y71   aud0/count2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y71   aud0/count2_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y71   aud0/count2_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y71   aud0/sclk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   clk6p25m/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   clk6p25m/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   clk6p25m/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   clk6p25m/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    set_c_reg/C



