Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Functional Model".

DRC Check completed: No Error found.
Verilog netlist file generated.


Project Navigator Auto-Make Log File
-------------------------------------








Project Navigator Auto-Make Log File
-------------------------------------




