// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ptcalc_top,hls_ip_2019_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu11eg-ffvf1517-3-e,HLS_INPUT_CLOCK=3.100000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.711598,HLS_SYN_LAT=24,HLS_SYN_TPT=4,HLS_SYN_MEM=28,HLS_SYN_DSP=42,HLS_SYN_FF=4025,HLS_SYN_LUT=4301,HLS_VERSION=2019_1_1}" *)

module ptcalc_top (
        ap_clk,
        ap_rst,
        pl2ptcalc_V,
        sf2ptcalc_inn_V,
        sf2ptcalc_mid_V,
        sf2ptcalc_out_V,
        ptcalc2mtc_V,
        ptcalc2mtc_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input  [62:0] pl2ptcalc_V;
input  [59:0] sf2ptcalc_inn_V;
input  [59:0] sf2ptcalc_mid_V;
input  [59:0] sf2ptcalc_out_V;
output  [53:0] ptcalc2mtc_V;
output   ptcalc2mtc_V_ap_vld;

reg   [62:0] pl2ptcalc_V_0_data_reg;
reg    pl2ptcalc_V_0_vld_reg;
reg    pl2ptcalc_V_0_ack_out;
reg   [59:0] sf2ptcalc_inn_V_0_data_reg;
reg    sf2ptcalc_inn_V_0_vld_reg;
reg    sf2ptcalc_inn_V_0_ack_out;
reg   [59:0] sf2ptcalc_mid_V_0_data_reg;
reg    sf2ptcalc_mid_V_0_vld_reg;
reg    sf2ptcalc_mid_V_0_ack_out;
reg   [59:0] sf2ptcalc_out_V_0_data_reg;
reg    sf2ptcalc_out_V_0_vld_reg;
reg    sf2ptcalc_out_V_0_ack_out;
reg   [53:0] ptcalc2mtc_V_1_data_reg;
reg   [53:0] ptcalc2mtc_V_1_data_in;
reg    ptcalc2mtc_V_1_vld_reg;
reg    ptcalc2mtc_V_1_vld_in;
wire   [11:0] rsp_table_V_address0;
reg    rsp_table_V_ce0;
wire   [15:0] rsp_table_V_q0;
wire   [11:0] eta_table_V_address0;
reg    eta_table_V_ce0;
wire   [16:0] eta_table_V_q0;
reg   [6:0] params_a_2s_table_V_address0;
reg    params_a_2s_table_V_ce0;
wire   [17:0] params_a_2s_table_V_q0;
reg   [8:0] params_p_2s_table_V_address0;
reg    params_p_2s_table_V_ce0;
wire   [20:0] params_p_2s_table_V_q0;
reg   [8:0] params_p_2s_table_V_address1;
reg    params_p_2s_table_V_ce1;
wire   [20:0] params_p_2s_table_V_q1;
reg   [7:0] params_e_2s_table_V_address0;
reg    params_e_2s_table_V_ce0;
wire   [22:0] params_e_2s_table_V_q0;
reg   [5:0] params_a_3s_table_V_address0;
reg    params_a_3s_table_V_ce0;
wire   [25:0] params_a_3s_table_V_q0;
reg   [7:0] params_p_3s_table_V_address0;
reg    params_p_3s_table_V_ce0;
wire   [20:0] params_p_3s_table_V_q0;
reg   [7:0] params_p_3s_table_V_address1;
reg    params_p_3s_table_V_ce1;
wire   [20:0] params_p_3s_table_V_q1;
reg   [6:0] params_e_3s_table_V_address0;
reg    params_e_3s_table_V_ce0;
wire   [20:0] params_e_3s_table_V_q0;
wire   [11:0] inv_table_2_V_address0;
reg    inv_table_2_V_ce0;
wire   [29:0] inv_table_2_V_q0;
wire   [11:0] inv_table_V_address0;
reg    inv_table_V_ce0;
wire   [22:0] inv_table_V_q0;
reg   [8:0] empty_38_reg_825;
reg   [25:0] p_Val2_25_reg_843;
reg   [27:0] p_Val2_26_reg_861;
reg   [0:0] do_2s_assign_reg_896;
reg   [0:0] do_2s_assign_reg_896_pp0_iter3_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] do_2s_assign_reg_896_pp0_iter4_reg;
reg   [0:0] do_2s_assign_reg_896_pp0_iter5_reg;
reg   [4:0] reg_988;
wire   [0:0] tmp_V_fu_1000_p3;
wire   [0:0] ret_V_3_fu_1232_p2;
wire   [2:0] p_Result_98_fu_1256_p4;
reg   [4:0] reg_988_pp0_iter1_reg;
reg   [4:0] reg_992;
reg   [4:0] reg_992_pp0_iter1_reg;
reg   [4:0] reg_996;
reg   [4:0] reg_996_pp0_iter1_reg;
reg   [0:0] tmp_V_reg_3694;
reg   [0:0] tmp_V_reg_3694_pp0_iter1_reg;
reg   [0:0] tmp_V_reg_3694_pp0_iter2_reg;
reg   [0:0] tmp_V_reg_3694_pp0_iter3_reg;
reg   [0:0] tmp_V_reg_3694_pp0_iter4_reg;
reg   [0:0] tmp_V_reg_3694_pp0_iter5_reg;
wire   [20:0] tmp_V_1_fu_1008_p4;
reg   [20:0] tmp_V_1_reg_3699;
reg   [20:0] tmp_V_1_reg_3699_pp0_iter1_reg;
reg   [20:0] tmp_V_1_reg_3699_pp0_iter2_reg;
reg   [20:0] tmp_V_1_reg_3699_pp0_iter3_reg;
reg   [20:0] tmp_V_1_reg_3699_pp0_iter4_reg;
reg   [20:0] tmp_V_1_reg_3699_pp0_iter5_reg;
reg   [7:0] tmp_V_2_reg_3707;
reg   [7:0] tmp_V_2_reg_3707_pp0_iter1_reg;
reg  signed [7:0] tmp_V_2_reg_3707_pp0_iter2_reg;
reg   [0:0] tmp_V_3_reg_3712;
reg   [0:0] tmp_V_3_reg_3712_pp0_iter1_reg;
reg   [0:0] tmp_V_3_reg_3712_pp0_iter2_reg;
reg   [0:0] tmp_V_3_reg_3712_pp0_iter3_reg;
wire   [25:0] p_Val2_s_fu_1124_p3;
reg   [25:0] p_Val2_s_reg_3717;
reg   [17:0] tmp_8_reg_3725;
reg   [10:0] tmp_7_reg_3730;
reg   [10:0] tmp_7_reg_3730_pp0_iter1_reg;
reg   [10:0] tmp_12_reg_3735;
reg   [10:0] tmp_12_reg_3735_pp0_iter1_reg;
reg   [10:0] tmp_14_reg_3740;
reg   [10:0] tmp_14_reg_3740_pp0_iter1_reg;
reg   [0:0] ret_V_3_reg_3745;
reg   [0:0] ret_V_3_reg_3745_pp0_iter1_reg;
reg   [0:0] ret_V_3_reg_3745_pp0_iter2_reg;
reg   [0:0] ret_V_3_reg_3745_pp0_iter3_reg;
reg   [0:0] ret_V_3_reg_3745_pp0_iter4_reg;
reg   [0:0] ret_V_3_reg_3745_pp0_iter5_reg;
wire   [0:0] p_Repl2_s_fu_1238_p2;
reg   [0:0] p_Repl2_s_reg_3750;
reg   [0:0] p_Repl2_s_reg_3750_pp0_iter1_reg;
reg   [0:0] p_Repl2_s_reg_3750_pp0_iter2_reg;
reg   [0:0] p_Repl2_s_reg_3750_pp0_iter3_reg;
reg   [0:0] p_Repl2_s_reg_3750_pp0_iter4_reg;
reg   [0:0] p_Repl2_s_reg_3750_pp0_iter5_reg;
wire   [0:0] data_valid_mid_V_fu_1244_p2;
reg   [0:0] data_valid_mid_V_reg_3756;
reg   [0:0] data_valid_mid_V_reg_3756_pp0_iter1_reg;
reg   [0:0] data_valid_mid_V_reg_3756_pp0_iter2_reg;
reg   [0:0] data_valid_mid_V_reg_3756_pp0_iter3_reg;
reg   [0:0] data_valid_mid_V_reg_3756_pp0_iter4_reg;
reg   [0:0] data_valid_mid_V_reg_3756_pp0_iter5_reg;
wire   [0:0] p_Repl2_16_fu_1250_p2;
reg   [0:0] p_Repl2_16_reg_3762;
reg   [0:0] p_Repl2_16_reg_3762_pp0_iter1_reg;
reg   [0:0] p_Repl2_16_reg_3762_pp0_iter2_reg;
reg   [0:0] p_Repl2_16_reg_3762_pp0_iter3_reg;
reg   [0:0] p_Repl2_16_reg_3762_pp0_iter4_reg;
reg   [0:0] p_Repl2_16_reg_3762_pp0_iter5_reg;
reg   [2:0] p_Result_98_reg_3768;
reg   [2:0] p_Result_98_reg_3768_pp0_iter1_reg;
reg   [2:0] p_Result_98_reg_3768_pp0_iter2_reg;
reg   [2:0] p_Result_98_reg_3768_pp0_iter3_reg;
reg   [2:0] p_Result_98_reg_3768_pp0_iter4_reg;
reg   [2:0] p_Result_98_reg_3768_pp0_iter5_reg;
wire   [2:0] trunc_ln647_6_fu_1266_p1;
reg   [2:0] trunc_ln647_6_reg_3772;
reg   [2:0] trunc_ln647_6_reg_3772_pp0_iter1_reg;
wire   [2:0] trunc_ln647_7_fu_1270_p1;
reg   [2:0] trunc_ln647_7_reg_3777;
reg   [2:0] trunc_ln647_7_reg_3777_pp0_iter1_reg;
wire   [2:0] trunc_ln647_8_fu_1274_p1;
reg   [2:0] trunc_ln647_8_reg_3782;
reg   [2:0] trunc_ln647_8_reg_3782_pp0_iter1_reg;
wire   [25:0] sub_ln731_fu_1278_p2;
reg   [25:0] sub_ln731_reg_3787;
wire   [2:0] trunc_ln647_4_fu_1284_p1;
reg   [2:0] trunc_ln647_4_reg_3792;
reg   [2:0] trunc_ln647_4_reg_3792_pp0_iter1_reg;
wire   [2:0] trunc_ln647_5_fu_1288_p1;
reg   [2:0] trunc_ln647_5_reg_3797;
reg   [2:0] trunc_ln647_5_reg_3797_pp0_iter1_reg;
wire   [2:0] trunc_ln647_2_fu_1292_p1;
reg   [2:0] trunc_ln647_2_reg_3802;
reg   [2:0] trunc_ln647_2_reg_3802_pp0_iter1_reg;
wire   [2:0] trunc_ln647_3_fu_1296_p1;
reg   [2:0] trunc_ln647_3_reg_3807;
reg   [2:0] trunc_ln647_3_reg_3807_pp0_iter1_reg;
wire   [2:0] trunc_ln647_fu_1300_p1;
reg   [2:0] trunc_ln647_reg_3812;
reg   [2:0] trunc_ln647_reg_3812_pp0_iter1_reg;
wire   [2:0] trunc_ln647_1_fu_1304_p1;
reg   [2:0] trunc_ln647_1_reg_3817;
reg   [2:0] trunc_ln647_1_reg_3817_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_11001;
reg  signed [30:0] p_Result_108_reg_3827;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_state24_pp0_stage3_iter5;
wire    ap_block_pp0_stage3_11001;
reg   [0:0] p_Result_50_reg_3834;
wire   [11:0] ibin_V_fu_1420_p3;
reg   [11:0] ibin_V_reg_3839;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
reg   [1:0] ptcalc2mtc_V_1_state;
reg    ap_block_state25_pp0_stage0_iter6;
reg    ap_enable_reg_pp0_iter6;
reg    ap_block_pp0_stage0_11001;
wire   [25:0] sub_ln703_3_fu_1444_p2;
reg   [25:0] sub_ln703_3_reg_3849;
wire   [55:0] grp_fu_1431_p2;
reg   [55:0] ret_V_45_reg_3859;
reg   [27:0] tmp_18_reg_3864;
reg   [27:0] tmp_17_reg_3869;
reg   [27:0] tmp_16_reg_3874;
reg   [27:0] tmp_15_reg_3879;
reg   [15:0] p_Val2_70_reg_3884;
wire   [25:0] p_Val2_24_fu_1544_p2;
reg  signed [25:0] p_Val2_24_reg_3889;
wire  signed [40:0] ret_V_46_fu_3676_p2;
reg  signed [40:0] ret_V_46_reg_3894;
wire   [8:0] p_Result_104_fu_1583_p1;
wire   [14:0] p_Result_105_fu_1595_p1;
wire  signed [25:0] deflection_V_2_fu_1623_p1;
wire   [8:0] p_Result_102_fu_1633_p1;
wire   [14:0] p_Result_103_fu_1645_p1;
wire  signed [25:0] deflection_V_1_fu_1673_p1;
wire   [8:0] p_Result_100_fu_1683_p1;
wire   [14:0] p_Result_101_fu_1695_p1;
wire  signed [25:0] deflection_V_fu_1723_p1;
wire   [14:0] p_Result_107_fu_1735_p4;
wire   [0:0] icmp_ln879_4_fu_1755_p2;
reg   [0:0] icmp_ln879_4_reg_3949;
wire   [0:0] icmp_ln879_5_fu_1761_p2;
reg   [0:0] icmp_ln879_5_reg_3955;
wire   [0:0] icmp_ln879_6_fu_1767_p2;
reg   [0:0] icmp_ln879_6_reg_3963;
wire   [0:0] icmp_ln879_7_fu_1773_p2;
reg   [0:0] icmp_ln879_7_reg_3968;
wire   [0:0] icmp_ln879_9_fu_1779_p2;
reg   [0:0] icmp_ln879_9_reg_3976;
wire   [0:0] icmp_ln879_11_fu_1785_p2;
reg   [0:0] icmp_ln879_11_reg_3981;
wire   [0:0] icmp_ln879_13_fu_1791_p2;
reg   [0:0] icmp_ln879_13_reg_3989;
wire   [0:0] icmp_ln879_15_fu_1797_p2;
reg   [0:0] icmp_ln879_15_reg_3994;
wire   [0:0] icmp_ln879_17_fu_1803_p2;
reg   [0:0] icmp_ln879_17_reg_4003;
wire   [0:0] icmp_ln879_19_fu_1809_p2;
reg   [0:0] icmp_ln879_19_reg_4010;
wire   [0:0] icmp_ln879_21_fu_1815_p2;
reg   [0:0] icmp_ln879_21_reg_4017;
wire   [0:0] icmp_ln879_23_fu_1821_p2;
reg   [0:0] icmp_ln879_23_reg_4022;
wire   [0:0] icmp_ln879_25_fu_1827_p2;
reg   [0:0] icmp_ln879_25_reg_4030;
wire   [0:0] icmp_ln879_27_fu_1833_p2;
reg   [0:0] icmp_ln879_27_reg_4035;
wire   [3:0] select_ln123_1_fu_1985_p3;
reg   [3:0] select_ln123_1_reg_4043;
wire   [0:0] icmp_ln879_26_fu_1993_p2;
reg   [0:0] icmp_ln879_26_reg_4048;
wire   [0:0] icmp_ln879_28_fu_1999_p2;
reg   [0:0] icmp_ln879_28_reg_4053;
reg   [0:0] p_Val2_78_reg_4059;
reg   [0:0] p_Val2_78_reg_4059_pp0_iter3_reg;
reg   [0:0] p_Val2_78_reg_4059_pp0_iter4_reg;
reg   [0:0] p_Val2_78_reg_4059_pp0_iter5_reg;
wire   [25:0] sub_ln703_fu_2013_p2;
reg   [25:0] sub_ln703_reg_4065;
wire   [0:0] icmp_ln879_3_fu_2019_p2;
reg   [0:0] icmp_ln879_3_reg_4070;
wire   [4:0] select_ln139_1_fu_2419_p3;
reg   [4:0] select_ln139_1_reg_4075;
wire   [0:0] icmp_ln879_45_fu_2427_p2;
reg   [0:0] icmp_ln879_45_reg_4080;
wire   [0:0] icmp_ln879_46_fu_2433_p2;
reg   [0:0] icmp_ln879_46_reg_4085;
wire   [0:0] icmp_ln879_47_fu_2439_p2;
reg   [0:0] icmp_ln879_47_reg_4091;
wire   [0:0] icmp_ln879_48_fu_2445_p2;
reg   [0:0] icmp_ln879_48_reg_4096;
wire   [5:0] select_ln879_1_fu_2725_p3;
reg   [5:0] select_ln879_1_reg_4102;
wire   [5:0] select_ln879_2_fu_2943_p3;
reg   [5:0] select_ln879_2_reg_4117;
reg   [5:0] select_ln879_2_reg_4117_pp0_iter3_reg;
wire   [6:0] index_a_V_fu_2950_p3;
reg   [6:0] index_a_V_reg_4122;
wire  signed [11:0] sext_ln214_fu_2980_p1;
reg  signed [11:0] sext_ln214_reg_4127;
reg  signed [11:0] sext_ln214_reg_4127_pp0_iter3_reg;
wire   [29:0] p_Val2_72_fu_3006_p3;
reg   [29:0] p_Val2_72_reg_4153;
wire   [12:0] zext_ln215_1_fu_3029_p1;
reg   [12:0] zext_ln215_1_reg_4163;
reg   [12:0] zext_ln215_1_reg_4163_pp0_iter3_reg;
wire   [25:0] p_Val2_73_fu_3056_p3;
reg  signed [25:0] p_Val2_73_reg_4194;
wire   [20:0] grp_fu_972_p3;
reg   [20:0] empty_41_reg_4199;
reg    ap_enable_reg_pp0_iter2;
reg   [17:0] params_a_2s_table_V_3_reg_4204;
reg    ap_enable_reg_pp0_iter3;
reg   [25:0] params_a_3s_table_V_3_reg_4214;
reg   [20:0] empty_42_reg_4234;
wire   [20:0] grp_fu_980_p3;
reg   [20:0] empty_43_reg_4239;
wire  signed [21:0] mul_ln703_fu_3682_p2;
reg  signed [21:0] mul_ln703_reg_4244;
reg   [20:0] params_p_2s_table_V_5_reg_4255;
reg   [20:0] params_p_3s_table_V_5_reg_4260;
wire   [54:0] grp_fu_3081_p2;
reg   [54:0] ret_V_47_reg_4265;
wire  signed [21:0] phimod_V_2_fu_3113_p3;
reg  signed [21:0] phimod_V_2_reg_4270;
reg  signed [24:0] p_Val2_50_reg_4276;
reg  signed [24:0] p_Val2_50_reg_4276_pp0_iter4_reg;
wire   [7:0] index_e_V_fu_3166_p3;
reg   [7:0] index_e_V_reg_4282;
reg   [7:0] index_e_V_reg_4282_pp0_iter4_reg;
wire   [45:0] ret_V_50_fu_3200_p2;
reg   [45:0] ret_V_50_reg_4299;
wire   [45:0] ret_V_51_fu_3209_p2;
reg   [45:0] ret_V_51_reg_4304;
reg   [24:0] tmp_11_reg_4309;
wire  signed [43:0] sext_ln1352_3_fu_3225_p1;
wire   [27:0] p_Val2_74_fu_3268_p2;
reg  signed [27:0] p_Val2_74_reg_4330;
reg  signed [22:0] tmp_33_reg_4335;
wire   [22:0] empty_44_fu_3284_p3;
reg   [22:0] empty_44_reg_4340;
reg   [11:0] ibin_V_1_reg_4345;
wire   [27:0] p_Val2_75_fu_3323_p2;
reg  signed [27:0] p_Val2_75_reg_4350;
reg   [24:0] p_Result_114_reg_4390;
reg   [16:0] p_Val2_62_reg_4405;
wire  signed [24:0] p_Val2_60_fu_3416_p2;
reg  signed [24:0] p_Val2_60_reg_4410;
wire   [22:0] empty_45_fu_3422_p3;
reg   [22:0] empty_45_reg_4416;
reg   [11:0] tmp_20_reg_4421;
wire   [53:0] p_Result_96_fu_3440_p4;
wire   [47:0] ret_V_55_fu_3466_p2;
reg   [47:0] ret_V_55_reg_4441;
wire   [47:0] ret_V_56_fu_3475_p2;
reg   [47:0] ret_V_56_reg_4446;
wire   [53:0] p_Result_97_fu_3481_p4;
wire   [27:0] p_Val2_76_fu_3520_p2;
reg  signed [27:0] p_Val2_76_reg_4466;
wire   [53:0] p_Result_99_fu_3526_p7;
wire  signed [44:0] ret_V_57_fu_3688_p2;
reg  signed [44:0] ret_V_57_reg_4476;
wire   [24:0] add_ln703_fu_3570_p2;
reg   [24:0] add_ln703_reg_4481;
wire   [53:0] p_Result_23_fu_3656_p11;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage3_subdone;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_block_pp0_stage0_subdone;
reg   [8:0] ap_phi_mux_empty_38_phi_fu_829_p10;
wire   [8:0] p_Result_106_fu_1727_p4;
reg   [8:0] ap_phi_reg_pp0_iter2_empty_38_reg_825;
wire    ap_block_pp0_stage0;
wire   [8:0] ap_phi_reg_pp0_iter1_empty_38_reg_825;
reg   [25:0] ap_phi_mux_p_Val2_25_phi_fu_847_p10;
reg   [25:0] ap_phi_reg_pp0_iter2_p_Val2_25_reg_843;
wire   [25:0] ap_phi_reg_pp0_iter0_p_Val2_25_reg_843;
reg   [25:0] ap_phi_reg_pp0_iter1_p_Val2_25_reg_843;
wire   [27:0] ap_phi_reg_pp0_iter0_p_Val2_26_reg_861;
reg   [27:0] ap_phi_reg_pp0_iter1_p_Val2_26_reg_861;
reg   [27:0] ap_phi_reg_pp0_iter2_p_Val2_26_reg_861;
wire   [14:0] ap_phi_reg_pp0_iter1_empty_reg_879;
reg   [14:0] ap_phi_reg_pp0_iter2_empty_reg_879;
wire   [0:0] ap_phi_reg_pp0_iter1_do_2s_assign_reg_896;
reg   [0:0] ap_phi_reg_pp0_iter2_do_2s_assign_reg_896;
wire   [1:0] ap_phi_reg_pp0_iter1_p_Val2_71_reg_919;
reg   [1:0] ap_phi_reg_pp0_iter2_p_Val2_71_reg_919;
reg   [1:0] ap_phi_reg_pp0_iter3_p_Val2_71_reg_919;
reg   [1:0] ap_phi_reg_pp0_iter4_p_Val2_71_reg_919;
reg   [1:0] ap_phi_reg_pp0_iter5_p_Val2_71_reg_919;
wire   [63:0] zext_ln544_fu_1449_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln544_14_fu_2825_p1;
wire   [63:0] zext_ln544_15_fu_2886_p1;
wire   [63:0] zext_ln544_2_fu_2984_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln544_5_fu_2996_p1;
wire   [63:0] zext_ln544_3_fu_3023_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln544_7_fu_3038_p1;
wire   [63:0] zext_ln544_9_fu_3050_p1;
wire   [63:0] zext_ln544_6_fu_3069_p1;
wire   [63:0] zext_ln544_11_fu_3179_p1;
wire   [63:0] zext_ln544_8_fu_3239_p1;
wire   [63:0] zext_ln544_1_fu_3341_p1;
wire   [63:0] zext_ln544_4_fu_3345_p1;
wire   [63:0] zext_ln544_13_fu_3355_p1;
wire   [63:0] zext_ln544_12_fu_3454_p1;
wire   [63:0] zext_ln544_10_fu_3490_p1;
reg    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage1_01001;
wire    ap_block_pp0_stage2_01001;
wire    ap_block_pp0_stage3_01001;
reg   [0:0] grp_fu_980_p0;
wire   [17:0] tmp_6_fu_1114_p4;
wire   [17:0] tmp_9_fu_1142_p4;
wire   [20:0] tmp_V_7_fu_1060_p4;
wire   [0:0] tmp_V_4_fu_1036_p3;
wire   [0:0] icmp_ln879_fu_1190_p2;
wire   [20:0] tmp_V_8_fu_1070_p4;
wire   [0:0] tmp_V_5_fu_1044_p3;
wire   [0:0] icmp_ln879_1_fu_1202_p2;
wire   [20:0] tmp_V_9_fu_1080_p4;
wire   [0:0] tmp_V_6_fu_1052_p3;
wire   [0:0] icmp_ln879_2_fu_1214_p2;
wire   [0:0] data_valid_out_V_1_fu_1220_p2;
wire   [0:0] data_valid_inn_V_1_fu_1196_p2;
wire   [0:0] or_ln144_fu_1226_p2;
wire   [0:0] data_valid_mid_V_2_fu_1208_p2;
wire   [0:0] tmp_V_10_fu_1090_p3;
wire   [0:0] tmp_V_11_fu_1098_p3;
wire   [0:0] tmp_V_12_fu_1106_p3;
wire   [25:0] z_out_V_fu_1152_p3;
wire  signed [27:0] p_Val2_69_fu_1308_p3;
wire   [20:0] grp_fu_1319_p0;
wire   [48:0] grp_fu_1319_p2;
wire   [30:0] xs_V_1_fu_1343_p2;
reg   [30:0] p_Result_109_fu_1348_p4;
wire   [30:0] p_Val2_20_fu_1358_p3;
wire   [58:0] t_V_fu_1364_p3;
wire   [16:0] trunc_ln851_fu_1378_p1;
wire   [27:0] p_Result_12_fu_1382_p3;
wire   [11:0] trunc_ln_fu_1396_p4;
wire   [0:0] icmp_ln851_fu_1390_p2;
wire   [11:0] add_ln851_fu_1406_p2;
wire   [0:0] p_Result_51_fu_1372_p2;
wire   [11:0] select_ln851_fu_1412_p3;
wire   [25:0] grp_fu_1431_p0;
wire   [25:0] p_Val2_15_fu_1437_p3;
wire   [25:0] mul_ln1352_6_fu_1456_p1;
wire   [45:0] mul_ln1352_6_fu_1456_p2;
wire   [25:0] mul_ln1352_2_fu_1476_p1;
wire   [45:0] mul_ln1352_2_fu_1476_p2;
wire   [25:0] mul_ln1352_1_fu_1495_p1;
wire   [45:0] mul_ln1352_1_fu_1495_p2;
wire   [25:0] mul_ln1352_fu_1514_p1;
wire   [45:0] mul_ln1352_fu_1514_p2;
wire   [25:0] p_Result_110_fu_1530_p4;
wire   [25:0] shl_ln703_fu_1539_p2;
wire   [5:0] tmp_4_fu_1577_p3;
wire   [9:0] tmp_5_fu_1587_p3;
wire   [17:0] theta_out_V_fu_1564_p3;
wire   [17:0] theta_mid_V_fu_1557_p3;
wire   [18:0] zext_ln700_2_fu_1599_p1;
wire   [18:0] zext_ln1193_2_fu_1603_p1;
wire   [18:0] ret_V_43_fu_1607_p2;
wire   [17:0] trunc_ln708_3_fu_1613_p4;
wire   [5:0] tmp_2_fu_1627_p3;
wire   [9:0] tmp_3_fu_1637_p3;
wire   [17:0] theta_inn_V_fu_1550_p3;
wire   [18:0] zext_ln700_1_fu_1649_p1;
wire   [18:0] zext_ln1193_1_fu_1653_p1;
wire   [18:0] ret_V_42_fu_1657_p2;
wire   [17:0] trunc_ln708_2_fu_1663_p4;
wire   [5:0] tmp_fu_1677_p3;
wire   [9:0] tmp_1_fu_1687_p3;
wire   [18:0] zext_ln700_fu_1699_p1;
wire   [18:0] zext_ln1193_fu_1703_p1;
wire   [18:0] ret_V_41_fu_1707_p2;
wire   [17:0] trunc_ln708_1_fu_1713_p4;
wire   [0:0] icmp_ln879_8_fu_1839_p2;
wire   [0:0] icmp_ln879_12_fu_1855_p2;
wire   [0:0] icmp_ln879_10_fu_1849_p2;
wire   [0:0] or_ln117_fu_1869_p2;
wire   [1:0] select_ln117_fu_1861_p3;
wire   [1:0] zext_ln879_1_fu_1845_p1;
wire   [1:0] select_ln117_1_fu_1875_p3;
wire   [0:0] icmp_ln879_16_fu_1893_p2;
wire   [0:0] icmp_ln879_14_fu_1887_p2;
wire   [0:0] or_ln119_fu_1907_p2;
wire   [2:0] select_ln119_fu_1899_p3;
wire   [2:0] zext_ln117_fu_1883_p1;
wire   [0:0] icmp_ln879_20_fu_1927_p2;
wire   [0:0] icmp_ln879_18_fu_1921_p2;
wire   [0:0] or_ln121_fu_1941_p2;
wire   [2:0] select_ln121_fu_1933_p3;
wire   [2:0] select_ln119_1_fu_1913_p3;
wire   [2:0] select_ln121_1_fu_1947_p3;
wire   [0:0] icmp_ln879_24_fu_1965_p2;
wire   [0:0] icmp_ln879_22_fu_1959_p2;
wire   [0:0] or_ln123_fu_1979_p2;
wire   [3:0] select_ln123_fu_1971_p3;
wire   [3:0] zext_ln121_fu_1955_p1;
wire   [1:0] zext_ln879_fu_2025_p1;
wire   [1:0] select_ln57_fu_2028_p3;
wire   [0:0] or_ln59_fu_2046_p2;
wire   [2:0] select_ln59_fu_2039_p3;
wire   [2:0] zext_ln57_fu_2035_p1;
wire   [0:0] or_ln61_fu_2065_p2;
wire   [2:0] select_ln61_fu_2058_p3;
wire   [2:0] select_ln59_1_fu_2050_p3;
wire   [2:0] select_ln61_1_fu_2069_p3;
wire   [0:0] or_ln63_fu_2088_p2;
wire   [3:0] select_ln63_fu_2081_p3;
wire   [3:0] zext_ln61_fu_2077_p1;
wire   [0:0] or_ln65_fu_2107_p2;
wire   [3:0] select_ln65_fu_2100_p3;
wire   [3:0] select_ln63_1_fu_2092_p3;
wire   [0:0] or_ln67_fu_2126_p2;
wire   [3:0] select_ln67_fu_2119_p3;
wire   [3:0] select_ln65_1_fu_2111_p3;
wire   [0:0] or_ln69_fu_2145_p2;
wire   [3:0] select_ln69_fu_2138_p3;
wire   [3:0] select_ln67_1_fu_2130_p3;
wire   [3:0] select_ln69_1_fu_2149_p3;
wire   [0:0] or_ln125_fu_2174_p2;
wire   [3:0] select_ln125_fu_2167_p3;
wire   [0:0] icmp_ln879_31_fu_2191_p2;
wire   [0:0] icmp_ln879_30_fu_2185_p2;
wire   [0:0] or_ln127_fu_2205_p2;
wire   [3:0] select_ln127_fu_2197_p3;
wire   [3:0] select_ln125_1_fu_2178_p3;
wire   [0:0] icmp_ln879_33_fu_2225_p2;
wire   [0:0] icmp_ln879_32_fu_2219_p2;
wire   [0:0] or_ln129_fu_2239_p2;
wire   [3:0] select_ln129_fu_2231_p3;
wire   [3:0] select_ln127_1_fu_2211_p3;
wire   [3:0] select_ln129_1_fu_2245_p3;
wire   [0:0] icmp_ln879_35_fu_2263_p2;
wire   [0:0] icmp_ln879_34_fu_2257_p2;
wire   [0:0] or_ln131_fu_2277_p2;
wire   [4:0] select_ln131_fu_2269_p3;
wire   [4:0] zext_ln129_fu_2253_p1;
wire   [0:0] icmp_ln879_37_fu_2297_p2;
wire   [0:0] icmp_ln879_36_fu_2291_p2;
wire   [0:0] or_ln133_fu_2311_p2;
wire   [4:0] select_ln133_fu_2303_p3;
wire   [4:0] select_ln131_1_fu_2283_p3;
wire   [0:0] icmp_ln879_40_fu_2331_p2;
wire   [0:0] icmp_ln879_39_fu_2325_p2;
wire   [0:0] or_ln135_fu_2345_p2;
wire   [4:0] select_ln135_fu_2337_p3;
wire   [4:0] select_ln133_1_fu_2317_p3;
wire   [0:0] icmp_ln879_42_fu_2365_p2;
wire   [0:0] icmp_ln879_41_fu_2359_p2;
wire   [0:0] or_ln137_fu_2379_p2;
wire   [4:0] select_ln137_fu_2371_p3;
wire   [4:0] select_ln135_1_fu_2351_p3;
wire   [0:0] icmp_ln879_44_fu_2399_p2;
wire   [0:0] icmp_ln879_43_fu_2393_p2;
wire   [0:0] or_ln139_fu_2413_p2;
wire   [4:0] select_ln139_fu_2405_p3;
wire   [4:0] select_ln137_1_fu_2385_p3;
wire   [0:0] icmp_ln879_38_fu_2451_p2;
wire   [3:0] select_ln72_fu_2457_p3;
wire   [0:0] or_ln74_fu_2476_p2;
wire   [4:0] select_ln74_fu_2469_p3;
wire   [4:0] zext_ln72_fu_2465_p1;
wire   [4:0] select_ln76_fu_2488_p3;
wire   [4:0] select_ln74_1_fu_2480_p3;
wire   [4:0] select_ln78_fu_2503_p3;
wire   [4:0] select_ln76_1_fu_2495_p3;
wire   [0:0] icmp_ln879_49_fu_2518_p2;
wire   [0:0] or_ln80_fu_2531_p2;
wire   [4:0] select_ln80_fu_2524_p3;
wire   [4:0] select_ln78_1_fu_2510_p3;
wire   [4:0] select_ln82_fu_2544_p3;
wire   [4:0] select_ln80_1_fu_2536_p3;
wire   [4:0] select_ln84_fu_2559_p3;
wire   [4:0] select_ln82_1_fu_2551_p3;
wire   [4:0] select_ln86_fu_2574_p3;
wire   [4:0] select_ln84_1_fu_2566_p3;
wire   [0:0] icmp_ln879_29_fu_2161_p2;
wire   [4:0] select_ln86_1_fu_2581_p3;
wire   [4:0] zext_ln69_fu_2157_p1;
wire   [4:0] select_ln879_fu_2589_p3;
wire   [4:0] select_ln89_fu_2601_p3;
wire   [5:0] select_ln91_fu_2613_p3;
wire   [5:0] zext_ln89_fu_2609_p1;
wire   [5:0] select_ln93_fu_2628_p3;
wire   [5:0] select_ln91_1_fu_2620_p3;
wire   [0:0] or_ln95_fu_2651_p2;
wire   [5:0] select_ln95_fu_2643_p3;
wire   [5:0] select_ln93_1_fu_2635_p3;
wire   [0:0] or_ln97_fu_2671_p2;
wire   [5:0] select_ln97_fu_2664_p3;
wire   [5:0] select_ln95_1_fu_2656_p3;
wire   [5:0] select_ln99_fu_2683_p3;
wire   [5:0] select_ln97_1_fu_2675_p3;
wire   [5:0] select_ln101_fu_2698_p3;
wire   [5:0] select_ln99_1_fu_2690_p3;
wire   [0:0] icmp_ln879_50_fu_2713_p2;
wire   [0:0] and_ln879_fu_2719_p2;
wire   [5:0] zext_ln879_2_fu_2597_p1;
wire   [5:0] select_ln101_1_fu_2705_p3;
wire   [25:0] p_Val2_29_fu_2733_p3;
wire   [23:0] trunc_ln1_fu_2739_p4;
wire   [37:0] tmp_19_fu_2749_p3;
wire   [2:0] tmp_s_fu_2769_p4;
wire   [13:0] p_Result_15_fu_2779_p3;
wire   [11:0] trunc_ln851_2_fu_2793_p4;
wire   [0:0] icmp_ln851_1_fu_2787_p2;
wire   [11:0] add_ln851_1_fu_2803_p2;
wire   [0:0] p_Result_s_39_fu_2757_p2;
wire   [11:0] select_ln851_1_fu_2809_p3;
wire   [11:0] ibin_V_2_fu_2817_p3;
wire   [9:0] tmp_10_fu_2830_p4;
wire   [13:0] p_Result_16_fu_2840_p3;
wire   [11:0] trunc_ln851_3_fu_2854_p4;
wire   [0:0] icmp_ln851_2_fu_2848_p2;
wire   [11:0] add_ln851_2_fu_2864_p2;
wire   [0:0] p_Result_60_fu_2763_p2;
wire   [11:0] select_ln851_2_fu_2870_p3;
wire   [11:0] ibin_V_3_fu_2878_p3;
wire   [0:0] or_ln141_fu_2898_p2;
wire   [4:0] select_ln141_fu_2891_p3;
wire   [0:0] or_ln143_fu_2916_p2;
wire   [4:0] select_ln143_fu_2909_p3;
wire   [4:0] select_ln141_1_fu_2902_p3;
wire   [4:0] select_ln143_1_fu_2920_p3;
wire   [0:0] sel_tmp5_fu_2932_p2;
wire   [0:0] and_ln879_1_fu_2938_p2;
wire   [5:0] zext_ln143_fu_2928_p1;
wire   [8:0] shl_ln1_fu_2962_p3;
wire   [9:0] zext_ln214_1_fu_2970_p1;
wire   [9:0] zext_ln214_fu_2958_p1;
wire   [9:0] index_p_V_fu_2974_p2;
wire   [11:0] ret_V_29_fu_2990_p2;
wire   [29:0] zext_ln27_fu_3002_p1;
wire   [6:0] ret_V_28_fu_3018_p2;
wire   [12:0] ret_V_31_fu_3032_p2;
wire   [12:0] ret_V_33_fu_3044_p2;
wire  signed [25:0] sext_ln203_fu_3014_p1;
wire   [12:0] ret_V_30_fu_3064_p2;
wire   [29:0] grp_fu_3081_p1;
wire   [52:0] tmp_31_fu_3090_p3;
wire   [71:0] grp_fu_3102_p0;
wire   [52:0] grp_fu_3102_p1;
(* use_dsp48 = "no" *) wire   [21:0] phimod_V_fu_3108_p2;
wire  signed [24:0] sext_ln728_fu_3128_p1;
wire   [24:0] trunc_ln728_fu_3131_p1;
wire   [24:0] empty_40_fu_3134_p3;
wire   [27:0] zext_ln703_6_cast_fu_3119_p4;
wire   [27:0] rhs_V_fu_3142_p3;
wire   [27:0] ret_V_48_fu_3150_p2;
wire   [7:0] ret_V_34_fu_3173_p2;
wire  signed [24:0] ret_V_49_fu_3191_p0;
wire  signed [45:0] sext_ln1352_fu_3188_p1;
wire  signed [20:0] ret_V_49_fu_3191_p1;
wire  signed [24:0] ret_V_50_fu_3200_p0;
wire  signed [20:0] ret_V_50_fu_3200_p1;
wire  signed [24:0] ret_V_51_fu_3209_p0;
wire  signed [20:0] ret_V_51_fu_3209_p1;
wire   [45:0] ret_V_49_fu_3191_p2;
wire  signed [21:0] grp_fu_3228_p0;
wire  signed [21:0] grp_fu_3228_p1;
wire   [12:0] ret_V_32_fu_3234_p2;
wire   [20:0] p_Val2_39_fu_3249_p3;
wire  signed [27:0] p_Val2_51_cast_fu_3255_p1;
wire   [27:0] p_Result_112_fu_3259_p4;
wire   [43:0] grp_fu_3228_p2;
wire  signed [22:0] sext_ln203_2_fu_3245_p1;
wire   [140:0] grp_fu_3102_p2;
wire   [20:0] p_Val2_41_fu_3302_p3;
wire  signed [27:0] p_Val2_53_cast_fu_3310_p1;
wire   [27:0] p_Result_113_fu_3314_p4;
wire   [7:0] ret_V_36_fu_3350_p2;
wire   [48:0] grp_fu_3335_p2;
wire   [56:0] grp_fu_3377_p2;
wire  signed [24:0] sext_ln703_1_fu_3387_p1;
wire   [24:0] add_ln703_4_fu_3401_p2;
wire   [24:0] sub_ln703_2_fu_3406_p2;
wire   [24:0] corr_V_fu_3411_p2;
wire   [24:0] p_Result_115_fu_3391_p4;
wire  signed [22:0] sext_ln203_4_fu_3383_p1;
wire   [7:0] ret_V_35_fu_3449_p2;
wire  signed [24:0] ret_V_55_fu_3466_p0;
wire  signed [47:0] sext_ln1352_4_fu_3463_p1;
wire  signed [22:0] ret_V_55_fu_3466_p1;
wire  signed [24:0] ret_V_56_fu_3475_p0;
wire  signed [22:0] ret_V_56_fu_3475_p1;
wire  signed [22:0] sext_ln203_3_fu_3495_p1;
wire   [22:0] p_Val2_55_fu_3499_p3;
wire  signed [27:0] p_Val2_70_cast_fu_3507_p1;
wire   [27:0] p_Result_116_fu_3511_p4;
wire  signed [22:0] sext_ln203_1_fu_3539_p1;
wire   [22:0] p_Val2_54_fu_3543_p3;
wire   [24:0] tmp_13_fu_3555_p4;
wire  signed [24:0] sext_ln703_2_fu_3551_p1;
wire   [24:0] corr_V_1_fu_3585_p2;
wire   [24:0] p_Result_117_fu_3576_p4;
wire   [24:0] p_Val2_63_fu_3589_p2;
wire   [12:0] trunc_ln718_fu_3616_p1;
wire   [0:0] r_fu_3620_p2;
wire   [0:0] tmp_34_fu_3608_p3;
wire   [0:0] tmp_35_fu_3632_p3;
wire   [0:0] or_ln412_fu_3626_p2;
wire   [0:0] and_ln415_fu_3640_p2;
wire   [7:0] ptcalc_pt_V_fu_3598_p4;
wire   [7:0] zext_ln415_fu_3646_p1;
wire   [13:0] ptcalc_eta_V_fu_3595_p1;
wire   [7:0] p_Val2_77_fu_3650_p2;
wire   [15:0] ret_V_46_fu_3676_p0;
wire   [14:0] mul_ln703_fu_3682_p1;
wire   [16:0] ret_V_57_fu_3688_p0;
reg    grp_fu_1319_ce;
reg    grp_fu_1431_ce;
reg    grp_fu_3081_ce;
reg    grp_fu_3102_ce;
reg    grp_fu_3228_ce;
reg    grp_fu_3335_ce;
reg    grp_fu_3377_ce;
reg   [3:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [54:0] grp_fu_3081_p10;
wire   [140:0] grp_fu_3102_p10;
wire   [45:0] mul_ln1352_1_fu_1495_p10;
wire   [45:0] mul_ln1352_2_fu_1476_p10;
wire   [45:0] mul_ln1352_6_fu_1456_p10;
wire   [45:0] mul_ln1352_fu_1514_p10;
wire   [40:0] ret_V_46_fu_3676_p00;
wire   [44:0] ret_V_57_fu_3688_p00;
reg    ap_condition_522;
reg    ap_condition_531;
reg    ap_condition_540;
reg    ap_condition_851;
reg    ap_condition_512;
reg    ap_condition_838;
reg    ap_condition_2961;
reg    ap_condition_2966;
reg    ap_condition_2972;

// power-on initialization
initial begin
#0 pl2ptcalc_V_0_data_reg = 63'd0;
#0 pl2ptcalc_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_inn_V_0_data_reg = 60'd0;
#0 sf2ptcalc_inn_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_mid_V_0_data_reg = 60'd0;
#0 sf2ptcalc_mid_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_out_V_0_data_reg = 60'd0;
#0 sf2ptcalc_out_V_0_vld_reg = 1'b0;
#0 ptcalc2mtc_V_1_data_reg = 54'd0;
#0 ptcalc2mtc_V_1_vld_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

ptcalc_top_rsp_table_V #(
    .DataWidth( 16 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
rsp_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rsp_table_V_address0),
    .ce0(rsp_table_V_ce0),
    .q0(rsp_table_V_q0)
);

ptcalc_top_eta_table_V #(
    .DataWidth( 17 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
eta_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(eta_table_V_address0),
    .ce0(eta_table_V_ce0),
    .q0(eta_table_V_q0)
);

ptcalc_top_params_a_2s_table_V #(
    .DataWidth( 18 ),
    .AddressRange( 86 ),
    .AddressWidth( 7 ))
params_a_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_a_2s_table_V_address0),
    .ce0(params_a_2s_table_V_ce0),
    .q0(params_a_2s_table_V_q0)
);

ptcalc_top_params_p_2s_table_V #(
    .DataWidth( 21 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
params_p_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_p_2s_table_V_address0),
    .ce0(params_p_2s_table_V_ce0),
    .q0(params_p_2s_table_V_q0),
    .address1(params_p_2s_table_V_address1),
    .ce1(params_p_2s_table_V_ce1),
    .q1(params_p_2s_table_V_q1)
);

ptcalc_top_params_e_2s_table_V #(
    .DataWidth( 23 ),
    .AddressRange( 172 ),
    .AddressWidth( 8 ))
params_e_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_e_2s_table_V_address0),
    .ce0(params_e_2s_table_V_ce0),
    .q0(params_e_2s_table_V_q0)
);

ptcalc_top_params_a_3s_table_V #(
    .DataWidth( 26 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
params_a_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_a_3s_table_V_address0),
    .ce0(params_a_3s_table_V_ce0),
    .q0(params_a_3s_table_V_q0)
);

ptcalc_top_params_p_3s_table_V #(
    .DataWidth( 21 ),
    .AddressRange( 180 ),
    .AddressWidth( 8 ))
params_p_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_p_3s_table_V_address0),
    .ce0(params_p_3s_table_V_ce0),
    .q0(params_p_3s_table_V_q0),
    .address1(params_p_3s_table_V_address1),
    .ce1(params_p_3s_table_V_ce1),
    .q1(params_p_3s_table_V_q1)
);

ptcalc_top_params_e_3s_table_V #(
    .DataWidth( 21 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
params_e_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_e_3s_table_V_address0),
    .ce0(params_e_3s_table_V_ce0),
    .q0(params_e_3s_table_V_q0)
);

ptcalc_top_inv_table_2_V #(
    .DataWidth( 30 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
inv_table_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inv_table_2_V_address0),
    .ce0(inv_table_2_V_ce0),
    .q0(inv_table_2_V_q0)
);

ptcalc_top_inv_table_V #(
    .DataWidth( 23 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
inv_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inv_table_V_address0),
    .ce0(inv_table_V_ce0),
    .q0(inv_table_V_q0)
);

ptcalc_top_mul_21ns_28s_49_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 49 ))
ptcalc_top_mul_21ns_28s_49_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1319_p0),
    .din1(p_Val2_69_fu_1308_p3),
    .ce(grp_fu_1319_ce),
    .dout(grp_fu_1319_p2)
);

ptcalc_top_mul_26ns_31s_56_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 56 ))
ptcalc_top_mul_26ns_31s_56_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1431_p0),
    .din1(p_Result_108_reg_3827),
    .ce(grp_fu_1431_ce),
    .dout(grp_fu_1431_p2)
);

ptcalc_top_mul_26s_30ns_55_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 55 ))
ptcalc_top_mul_26s_30ns_55_2_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_Val2_73_reg_4194),
    .din1(grp_fu_3081_p1),
    .ce(grp_fu_3081_ce),
    .dout(grp_fu_3081_p2)
);

ptcalc_top_mul_72ns_53ns_141_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 72 ),
    .din1_WIDTH( 53 ),
    .dout_WIDTH( 141 ))
ptcalc_top_mul_72ns_53ns_141_5_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3102_p0),
    .din1(grp_fu_3102_p1),
    .ce(grp_fu_3102_ce),
    .dout(grp_fu_3102_p2)
);

ptcalc_top_mul_22s_22s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 44 ))
ptcalc_top_mul_22s_22s_44_2_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3228_p0),
    .din1(grp_fu_3228_p1),
    .ce(grp_fu_3228_ce),
    .dout(grp_fu_3228_p2)
);

ptcalc_top_mul_28s_22s_49_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 49 ))
ptcalc_top_mul_28s_22s_49_2_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_Val2_74_reg_4330),
    .din1(phimod_V_2_reg_4270),
    .ce(grp_fu_3335_ce),
    .dout(grp_fu_3335_p2)
);

ptcalc_top_mul_28s_23s_57_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 57 ))
ptcalc_top_mul_28s_23s_57_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_Val2_75_reg_4350),
    .din1(tmp_33_reg_4335),
    .ce(grp_fu_3377_ce),
    .dout(grp_fu_3377_p2)
);

ptcalc_top_mul_mul_16ns_26s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 41 ))
ptcalc_top_mul_mul_16ns_26s_41_1_1_U8(
    .din0(ret_V_46_fu_3676_p0),
    .din1(p_Val2_24_reg_3889),
    .dout(ret_V_46_fu_3676_p2)
);

ptcalc_top_mul_mul_8s_15ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 22 ))
ptcalc_top_mul_mul_8s_15ns_22_1_1_U9(
    .din0(tmp_V_2_reg_3707_pp0_iter2_reg),
    .din1(mul_ln703_fu_3682_p1),
    .dout(mul_ln703_fu_3682_p2)
);

ptcalc_top_mul_mul_17ns_28s_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 45 ))
ptcalc_top_mul_mul_17ns_28s_45_1_1_U10(
    .din0(ret_V_57_fu_3688_p0),
    .din1(p_Val2_76_reg_4466),
    .dout(ret_V_57_fu_3688_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        ap_phi_reg_pp0_iter2_do_2s_assign_reg_896 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_do_2s_assign_reg_896 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_do_2s_assign_reg_896 <= ap_phi_reg_pp0_iter1_do_2s_assign_reg_896;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_851)) begin
        if ((1'b1 == ap_condition_540)) begin
                        ap_phi_reg_pp0_iter2_empty_38_reg_825[5 : 0] <= p_Result_100_fu_1683_p1[5 : 0];
        end else if ((1'b1 == ap_condition_531)) begin
                        ap_phi_reg_pp0_iter2_empty_38_reg_825[5 : 0] <= p_Result_102_fu_1633_p1[5 : 0];
        end else if ((1'b1 == ap_condition_522)) begin
                        ap_phi_reg_pp0_iter2_empty_38_reg_825[5 : 0] <= p_Result_104_fu_1583_p1[5 : 0];
        end else if ((1'b1 == 1'b1)) begin
                        ap_phi_reg_pp0_iter2_empty_38_reg_825[5 : 0] <= ap_phi_reg_pp0_iter1_empty_38_reg_825[5 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_empty_reg_879 <= p_Result_101_fu_1695_p1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_empty_reg_879 <= p_Result_103_fu_1645_p1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_empty_reg_879 <= p_Result_105_fu_1595_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_empty_reg_879 <= p_Result_107_fu_1735_p4;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_empty_reg_879 <= ap_phi_reg_pp0_iter1_empty_reg_879;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_851)) begin
        if ((1'b1 == ap_condition_540)) begin
            ap_phi_reg_pp0_iter2_p_Val2_25_reg_843 <= deflection_V_fu_1723_p1;
        end else if ((1'b1 == ap_condition_531)) begin
            ap_phi_reg_pp0_iter2_p_Val2_25_reg_843 <= deflection_V_1_fu_1673_p1;
        end else if ((1'b1 == ap_condition_522)) begin
            ap_phi_reg_pp0_iter2_p_Val2_25_reg_843 <= deflection_V_2_fu_1623_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_25_reg_843 <= ap_phi_reg_pp0_iter1_p_Val2_25_reg_843;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_p_Val2_26_reg_861 <= tmp_15_reg_3879;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_p_Val2_26_reg_861 <= tmp_16_reg_3874;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_p_Val2_26_reg_861 <= tmp_17_reg_3869;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_p_Val2_26_reg_861 <= tmp_18_reg_3864;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_p_Val2_26_reg_861 <= ap_phi_reg_pp0_iter1_p_Val2_26_reg_861;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        ap_phi_reg_pp0_iter2_p_Val2_71_reg_919 <= 2'd2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_p_Val2_71_reg_919 <= 2'd3;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_p_Val2_71_reg_919 <= ap_phi_reg_pp0_iter1_p_Val2_71_reg_919;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_838)) begin
        if ((1'b1 == ap_condition_512)) begin
            empty_38_reg_825 <= p_Result_106_fu_1727_p4;
        end else if ((1'b1 == 1'b1)) begin
            empty_38_reg_825 <= ap_phi_reg_pp0_iter2_empty_38_reg_825;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_838)) begin
        if ((1'b1 == ap_condition_512)) begin
            p_Val2_25_reg_843 <= {{ret_V_46_reg_3894[40:15]}};
        end else if ((1'b1 == 1'b1)) begin
            p_Val2_25_reg_843 <= ap_phi_reg_pp0_iter2_p_Val2_25_reg_843;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ptcalc2mtc_V_1_vld_reg == 1'b0) & (ptcalc2mtc_V_1_vld_in == 1'b1))) begin
        ptcalc2mtc_V_1_vld_reg <= 1'b1;
    end else if (((ptcalc2mtc_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (ptcalc2mtc_V_1_vld_reg == 1'b1))) begin
        ptcalc2mtc_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter5_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3745_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln703_reg_4481 <= add_ln703_fu_3570_p2;
        ret_V_57_reg_4476 <= ret_V_57_fu_3688_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_25_reg_843 <= ap_phi_reg_pp0_iter0_p_Val2_25_reg_843;
        ap_phi_reg_pp0_iter1_p_Val2_26_reg_861 <= ap_phi_reg_pp0_iter0_p_Val2_26_reg_861;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter3_p_Val2_71_reg_919 <= ap_phi_reg_pp0_iter2_p_Val2_71_reg_919;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter4_p_Val2_71_reg_919 <= ap_phi_reg_pp0_iter3_p_Val2_71_reg_919;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter5_p_Val2_71_reg_919 <= ap_phi_reg_pp0_iter4_p_Val2_71_reg_919;
    end
end

always @ (posedge ap_clk) begin
    if (((ret_V_3_fu_1232_p2 == 1'd1) & (tmp_V_fu_1000_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_valid_mid_V_reg_3756 <= data_valid_mid_V_fu_1244_p2;
        p_Repl2_16_reg_3762 <= p_Repl2_16_fu_1250_p2;
        p_Repl2_s_reg_3750 <= p_Repl2_s_fu_1238_p2;
        p_Result_98_reg_3768 <= p_Result_98_fu_1256_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_valid_mid_V_reg_3756_pp0_iter1_reg <= data_valid_mid_V_reg_3756;
        data_valid_mid_V_reg_3756_pp0_iter2_reg <= data_valid_mid_V_reg_3756_pp0_iter1_reg;
        data_valid_mid_V_reg_3756_pp0_iter3_reg <= data_valid_mid_V_reg_3756_pp0_iter2_reg;
        data_valid_mid_V_reg_3756_pp0_iter4_reg <= data_valid_mid_V_reg_3756_pp0_iter3_reg;
        data_valid_mid_V_reg_3756_pp0_iter5_reg <= data_valid_mid_V_reg_3756_pp0_iter4_reg;
        do_2s_assign_reg_896_pp0_iter3_reg <= do_2s_assign_reg_896;
        do_2s_assign_reg_896_pp0_iter4_reg <= do_2s_assign_reg_896_pp0_iter3_reg;
        do_2s_assign_reg_896_pp0_iter5_reg <= do_2s_assign_reg_896_pp0_iter4_reg;
        p_Repl2_16_reg_3762_pp0_iter1_reg <= p_Repl2_16_reg_3762;
        p_Repl2_16_reg_3762_pp0_iter2_reg <= p_Repl2_16_reg_3762_pp0_iter1_reg;
        p_Repl2_16_reg_3762_pp0_iter3_reg <= p_Repl2_16_reg_3762_pp0_iter2_reg;
        p_Repl2_16_reg_3762_pp0_iter4_reg <= p_Repl2_16_reg_3762_pp0_iter3_reg;
        p_Repl2_16_reg_3762_pp0_iter5_reg <= p_Repl2_16_reg_3762_pp0_iter4_reg;
        p_Repl2_s_reg_3750_pp0_iter1_reg <= p_Repl2_s_reg_3750;
        p_Repl2_s_reg_3750_pp0_iter2_reg <= p_Repl2_s_reg_3750_pp0_iter1_reg;
        p_Repl2_s_reg_3750_pp0_iter3_reg <= p_Repl2_s_reg_3750_pp0_iter2_reg;
        p_Repl2_s_reg_3750_pp0_iter4_reg <= p_Repl2_s_reg_3750_pp0_iter3_reg;
        p_Repl2_s_reg_3750_pp0_iter5_reg <= p_Repl2_s_reg_3750_pp0_iter4_reg;
        p_Result_98_reg_3768_pp0_iter1_reg <= p_Result_98_reg_3768;
        p_Result_98_reg_3768_pp0_iter2_reg <= p_Result_98_reg_3768_pp0_iter1_reg;
        p_Result_98_reg_3768_pp0_iter3_reg <= p_Result_98_reg_3768_pp0_iter2_reg;
        p_Result_98_reg_3768_pp0_iter4_reg <= p_Result_98_reg_3768_pp0_iter3_reg;
        p_Result_98_reg_3768_pp0_iter5_reg <= p_Result_98_reg_3768_pp0_iter4_reg;
        reg_988_pp0_iter1_reg <= reg_988;
        reg_992_pp0_iter1_reg <= reg_992;
        reg_996_pp0_iter1_reg <= reg_996;
        ret_V_3_reg_3745_pp0_iter1_reg <= ret_V_3_reg_3745;
        ret_V_3_reg_3745_pp0_iter2_reg <= ret_V_3_reg_3745_pp0_iter1_reg;
        ret_V_3_reg_3745_pp0_iter3_reg <= ret_V_3_reg_3745_pp0_iter2_reg;
        ret_V_3_reg_3745_pp0_iter4_reg <= ret_V_3_reg_3745_pp0_iter3_reg;
        ret_V_3_reg_3745_pp0_iter5_reg <= ret_V_3_reg_3745_pp0_iter4_reg;
        tmp_12_reg_3735_pp0_iter1_reg <= tmp_12_reg_3735;
        tmp_14_reg_3740_pp0_iter1_reg <= tmp_14_reg_3740;
        tmp_7_reg_3730_pp0_iter1_reg <= tmp_7_reg_3730;
        tmp_V_1_reg_3699 <= {{pl2ptcalc_V_0_data_reg[56:36]}};
        tmp_V_1_reg_3699_pp0_iter1_reg <= tmp_V_1_reg_3699;
        tmp_V_1_reg_3699_pp0_iter2_reg <= tmp_V_1_reg_3699_pp0_iter1_reg;
        tmp_V_1_reg_3699_pp0_iter3_reg <= tmp_V_1_reg_3699_pp0_iter2_reg;
        tmp_V_1_reg_3699_pp0_iter4_reg <= tmp_V_1_reg_3699_pp0_iter3_reg;
        tmp_V_1_reg_3699_pp0_iter5_reg <= tmp_V_1_reg_3699_pp0_iter4_reg;
        tmp_V_2_reg_3707 <= {{pl2ptcalc_V_0_data_reg[35:28]}};
        tmp_V_2_reg_3707_pp0_iter1_reg <= tmp_V_2_reg_3707;
        tmp_V_2_reg_3707_pp0_iter2_reg <= tmp_V_2_reg_3707_pp0_iter1_reg;
        tmp_V_3_reg_3712 <= pl2ptcalc_V_0_data_reg[32'd27];
        tmp_V_3_reg_3712_pp0_iter1_reg <= tmp_V_3_reg_3712;
        tmp_V_3_reg_3712_pp0_iter2_reg <= tmp_V_3_reg_3712_pp0_iter1_reg;
        tmp_V_3_reg_3712_pp0_iter3_reg <= tmp_V_3_reg_3712_pp0_iter2_reg;
        tmp_V_reg_3694 <= pl2ptcalc_V_0_data_reg[32'd62];
        tmp_V_reg_3694_pp0_iter1_reg <= tmp_V_reg_3694;
        tmp_V_reg_3694_pp0_iter2_reg <= tmp_V_reg_3694_pp0_iter1_reg;
        tmp_V_reg_3694_pp0_iter3_reg <= tmp_V_reg_3694_pp0_iter2_reg;
        tmp_V_reg_3694_pp0_iter4_reg <= tmp_V_reg_3694_pp0_iter3_reg;
        tmp_V_reg_3694_pp0_iter5_reg <= tmp_V_reg_3694_pp0_iter4_reg;
        trunc_ln647_1_reg_3817_pp0_iter1_reg <= trunc_ln647_1_reg_3817;
        trunc_ln647_2_reg_3802_pp0_iter1_reg <= trunc_ln647_2_reg_3802;
        trunc_ln647_3_reg_3807_pp0_iter1_reg <= trunc_ln647_3_reg_3807;
        trunc_ln647_4_reg_3792_pp0_iter1_reg <= trunc_ln647_4_reg_3792;
        trunc_ln647_5_reg_3797_pp0_iter1_reg <= trunc_ln647_5_reg_3797;
        trunc_ln647_6_reg_3772_pp0_iter1_reg <= trunc_ln647_6_reg_3772;
        trunc_ln647_7_reg_3777_pp0_iter1_reg <= trunc_ln647_7_reg_3777;
        trunc_ln647_8_reg_3782_pp0_iter1_reg <= trunc_ln647_8_reg_3782;
        trunc_ln647_reg_3812_pp0_iter1_reg <= trunc_ln647_reg_3812;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        do_2s_assign_reg_896 <= ap_phi_reg_pp0_iter2_do_2s_assign_reg_896;
        p_Val2_26_reg_861 <= ap_phi_reg_pp0_iter2_p_Val2_26_reg_861;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3745_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        empty_41_reg_4199 <= grp_fu_972_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ret_V_3_reg_3745_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_42_reg_4234 <= grp_fu_972_p3;
        empty_43_reg_4239 <= grp_fu_980_p3;
        params_a_2s_table_V_3_reg_4204 <= params_a_2s_table_V_q0;
        params_a_3s_table_V_3_reg_4214 <= params_a_3s_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ret_V_3_reg_3745_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_44_reg_4340 <= empty_44_fu_3284_p3;
        p_Val2_74_reg_4330 <= p_Val2_74_fu_3268_p2;
        tmp_33_reg_4335 <= {{grp_fu_3228_p2[43:21]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter4_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3745_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        empty_45_reg_4416 <= empty_45_fu_3422_p3;
        p_Val2_60_reg_4410 <= p_Val2_60_fu_3416_p2;
        p_Val2_62_reg_4405 <= eta_table_V_q0;
        tmp_20_reg_4421 <= {{eta_table_V_q0[16:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter3_reg == 3'd0) & (ret_V_3_reg_3745_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ibin_V_1_reg_4345 <= {{grp_fu_3102_p2[121:110]}};
        p_Val2_75_reg_4350 <= p_Val2_75_fu_3323_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_98_reg_3768 == 3'd7) & (ret_V_3_reg_3745 == 1'd1) & (tmp_V_reg_3694 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ibin_V_reg_3839 <= ibin_V_fu_1420_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter1_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln879_11_reg_3981 <= icmp_ln879_11_fu_1785_p2;
        icmp_ln879_13_reg_3989 <= icmp_ln879_13_fu_1791_p2;
        icmp_ln879_15_reg_3994 <= icmp_ln879_15_fu_1797_p2;
        icmp_ln879_17_reg_4003 <= icmp_ln879_17_fu_1803_p2;
        icmp_ln879_19_reg_4010 <= icmp_ln879_19_fu_1809_p2;
        icmp_ln879_21_reg_4017 <= icmp_ln879_21_fu_1815_p2;
        icmp_ln879_23_reg_4022 <= icmp_ln879_23_fu_1821_p2;
        icmp_ln879_25_reg_4030 <= icmp_ln879_25_fu_1827_p2;
        icmp_ln879_26_reg_4048 <= icmp_ln879_26_fu_1993_p2;
        icmp_ln879_27_reg_4035 <= icmp_ln879_27_fu_1833_p2;
        icmp_ln879_28_reg_4053 <= icmp_ln879_28_fu_1999_p2;
        icmp_ln879_4_reg_3949 <= icmp_ln879_4_fu_1755_p2;
        icmp_ln879_5_reg_3955 <= icmp_ln879_5_fu_1761_p2;
        icmp_ln879_6_reg_3963 <= icmp_ln879_6_fu_1767_p2;
        icmp_ln879_7_reg_3968 <= icmp_ln879_7_fu_1773_p2;
        icmp_ln879_9_reg_3976 <= icmp_ln879_9_fu_1779_p2;
        p_Val2_78_reg_4059 <= ap_phi_mux_p_Val2_25_phi_fu_847_p10[32'd25];
        select_ln123_1_reg_4043 <= select_ln123_1_fu_1985_p3;
        sub_ln703_reg_4065 <= sub_ln703_fu_2013_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter1_reg == 3'd0) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln879_3_reg_4070 <= icmp_ln879_3_fu_2019_p2;
        icmp_ln879_45_reg_4080 <= icmp_ln879_45_fu_2427_p2;
        icmp_ln879_46_reg_4085 <= icmp_ln879_46_fu_2433_p2;
        icmp_ln879_47_reg_4091 <= icmp_ln879_47_fu_2439_p2;
        icmp_ln879_48_reg_4096 <= icmp_ln879_48_fu_2445_p2;
        select_ln139_1_reg_4075 <= select_ln139_1_fu_2419_p3;
        select_ln879_1_reg_4102 <= select_ln879_1_fu_2725_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3745_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        index_a_V_reg_4122[6 : 1] <= index_a_V_fu_2950_p3[6 : 1];
        p_Val2_72_reg_4153 <= p_Val2_72_fu_3006_p3;
        select_ln879_2_reg_4117 <= select_ln879_2_fu_2943_p3;
        sext_ln214_reg_4127[11 : 1] <= sext_ln214_fu_2980_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3745_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        index_e_V_reg_4282[7 : 2] <= index_e_V_fu_3166_p3[7 : 2];
        ret_V_50_reg_4299 <= ret_V_50_fu_3200_p2;
        ret_V_51_reg_4304 <= ret_V_51_fu_3209_p2;
        tmp_11_reg_4309 <= {{ret_V_49_fu_3191_p2[39:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        index_e_V_reg_4282_pp0_iter4_reg[7 : 2] <= index_e_V_reg_4282[7 : 2];
        zext_ln215_1_reg_4163_pp0_iter3_reg[11 : 1] <= zext_ln215_1_reg_4163[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_V_reg_3694_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln703_reg_4244 <= mul_ln703_fu_3682_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3768 == 3'd7) & (ret_V_3_reg_3745 == 1'd1) & (tmp_V_reg_3694 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_Result_108_reg_3827 <= {{grp_fu_1319_p2[47:17]}};
        p_Result_50_reg_3834 <= grp_fu_1319_p2[32'd47];
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter4_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3745_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Result_114_reg_4390 <= {{grp_fu_3335_p2[45:21]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Val2_24_reg_3889 <= p_Val2_24_fu_1544_p2;
        p_Val2_70_reg_3884 <= rsp_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3745_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Val2_50_reg_4276 <= {{ret_V_48_fu_3150_p2[27:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Val2_50_reg_4276_pp0_iter4_reg <= p_Val2_50_reg_4276;
        select_ln879_2_reg_4117_pp0_iter3_reg <= select_ln879_2_reg_4117;
        sext_ln214_reg_4127_pp0_iter3_reg[11 : 1] <= sext_ln214_reg_4127[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3745_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_Val2_73_reg_4194 <= p_Val2_73_fu_3056_p3;
        zext_ln215_1_reg_4163[11 : 1] <= zext_ln215_1_fu_3029_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter4_reg == 3'd0) & (ret_V_3_reg_3745_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Val2_76_reg_4466 <= p_Val2_76_fu_3520_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_78_reg_4059_pp0_iter3_reg <= p_Val2_78_reg_4059;
        p_Val2_78_reg_4059_pp0_iter4_reg <= p_Val2_78_reg_4059_pp0_iter3_reg;
        p_Val2_78_reg_4059_pp0_iter5_reg <= p_Val2_78_reg_4059_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_V_fu_1000_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Val2_s_reg_3717[25 : 8] <= p_Val2_s_fu_1124_p3[25 : 8];
        ret_V_3_reg_3745 <= ret_V_3_fu_1232_p2;
        tmp_12_reg_3735 <= {{sf2ptcalc_mid_V_0_data_reg[19:9]}};
        tmp_14_reg_3740 <= {{sf2ptcalc_out_V_0_data_reg[19:9]}};
        tmp_7_reg_3730 <= {{sf2ptcalc_inn_V_0_data_reg[19:9]}};
        tmp_8_reg_3725 <= {{sf2ptcalc_mid_V_0_data_reg[37:20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter2_reg == 3'd0) & (ret_V_3_reg_3745_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_p_2s_table_V_5_reg_4255 <= params_p_2s_table_V_q0;
        params_p_3s_table_V_5_reg_4260 <= params_p_3s_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (tmp_V_reg_3694_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        phimod_V_2_reg_4270 <= phimod_V_2_fu_3113_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((pl2ptcalc_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | ((pl2ptcalc_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (pl2ptcalc_V_0_vld_reg == 1'b1)))) begin
        pl2ptcalc_V_0_data_reg <= pl2ptcalc_V;
    end
end

always @ (posedge ap_clk) begin
    if ((((ptcalc2mtc_V_1_vld_reg == 1'b0) & (ptcalc2mtc_V_1_vld_in == 1'b1)) | ((1'b1 == 1'b1) & (ptcalc2mtc_V_1_vld_in == 1'b1) & (ptcalc2mtc_V_1_vld_reg == 1'b1)))) begin
        ptcalc2mtc_V_1_data_reg <= ptcalc2mtc_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_98_fu_1256_p4 == 3'd5) & (ret_V_3_fu_1232_p2 == 1'd1) & (tmp_V_fu_1000_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((p_Result_98_fu_1256_p4 == 3'd6) & (ret_V_3_fu_1232_p2 == 1'd1) & (tmp_V_fu_1000_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((p_Result_98_fu_1256_p4 == 3'd7) & (ret_V_3_fu_1232_p2 == 1'd1) & (tmp_V_fu_1000_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_988 <= {{sf2ptcalc_out_V_0_data_reg[7:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_98_fu_1256_p4 == 3'd3) & (ret_V_3_fu_1232_p2 == 1'd1) & (tmp_V_fu_1000_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((p_Result_98_fu_1256_p4 == 3'd6) & (ret_V_3_fu_1232_p2 == 1'd1) & (tmp_V_fu_1000_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((p_Result_98_fu_1256_p4 == 3'd7) & (ret_V_3_fu_1232_p2 == 1'd1) & (tmp_V_fu_1000_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_992 <= {{sf2ptcalc_mid_V_0_data_reg[7:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_98_fu_1256_p4 == 3'd3) & (ret_V_3_fu_1232_p2 == 1'd1) & (tmp_V_fu_1000_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((p_Result_98_fu_1256_p4 == 3'd5) & (ret_V_3_fu_1232_p2 == 1'd1) & (tmp_V_fu_1000_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((p_Result_98_fu_1256_p4 == 3'd7) & (ret_V_3_fu_1232_p2 == 1'd1) & (tmp_V_fu_1000_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_996 <= {{sf2ptcalc_inn_V_0_data_reg[7:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_98_reg_3768 == 3'd7) & (ret_V_3_reg_3745 == 1'd1) & (tmp_V_reg_3694 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ret_V_45_reg_3859 <= grp_fu_1431_p2;
        sub_ln703_3_reg_3849[25 : 8] <= sub_ln703_3_fu_1444_p2[25 : 8];
        tmp_18_reg_3864 <= {{mul_ln1352_6_fu_1456_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ret_V_46_reg_3894 <= ret_V_46_fu_3676_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter2_reg == 3'd0) & (ret_V_3_reg_3745_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ret_V_47_reg_4265 <= grp_fu_3081_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3768_pp0_iter4_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ret_V_3_reg_3745_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_55_reg_4441 <= ret_V_55_fu_3466_p2;
        ret_V_56_reg_4446 <= ret_V_56_fu_3475_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((sf2ptcalc_inn_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | ((sf2ptcalc_inn_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (sf2ptcalc_inn_V_0_vld_reg == 1'b1)))) begin
        sf2ptcalc_inn_V_0_data_reg <= sf2ptcalc_inn_V;
    end
end

always @ (posedge ap_clk) begin
    if ((((sf2ptcalc_mid_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | ((sf2ptcalc_mid_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (sf2ptcalc_mid_V_0_vld_reg == 1'b1)))) begin
        sf2ptcalc_mid_V_0_data_reg <= sf2ptcalc_mid_V;
    end
end

always @ (posedge ap_clk) begin
    if ((((sf2ptcalc_out_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | ((sf2ptcalc_out_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (sf2ptcalc_out_V_0_vld_reg == 1'b1)))) begin
        sf2ptcalc_out_V_0_data_reg <= sf2ptcalc_out_V;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_98_fu_1256_p4 == 3'd7) & (ret_V_3_fu_1232_p2 == 1'd1) & (tmp_V_fu_1000_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sub_ln731_reg_3787[25 : 8] <= sub_ln731_fu_1278_p2[25 : 8];
        trunc_ln647_6_reg_3772 <= trunc_ln647_6_fu_1266_p1;
        trunc_ln647_7_reg_3777 <= trunc_ln647_7_fu_1270_p1;
        trunc_ln647_8_reg_3782 <= trunc_ln647_8_fu_1274_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_98_reg_3768 == 3'd3) & (ret_V_3_reg_3745 == 1'd1) & (tmp_V_reg_3694 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_15_reg_3879 <= {{mul_ln1352_fu_1514_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_98_reg_3768 == 3'd5) & (ret_V_3_reg_3745 == 1'd1) & (tmp_V_reg_3694 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_16_reg_3874 <= {{mul_ln1352_1_fu_1495_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_98_reg_3768 == 3'd6) & (ret_V_3_reg_3745 == 1'd1) & (tmp_V_reg_3694 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_17_reg_3869 <= {{mul_ln1352_2_fu_1476_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_98_fu_1256_p4 == 3'd3) & (ret_V_3_fu_1232_p2 == 1'd1) & (tmp_V_fu_1000_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_1_reg_3817 <= trunc_ln647_1_fu_1304_p1;
        trunc_ln647_reg_3812 <= trunc_ln647_fu_1300_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_98_fu_1256_p4 == 3'd5) & (ret_V_3_fu_1232_p2 == 1'd1) & (tmp_V_fu_1000_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_2_reg_3802 <= trunc_ln647_2_fu_1292_p1;
        trunc_ln647_3_reg_3807 <= trunc_ln647_3_fu_1296_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_98_fu_1256_p4 == 3'd6) & (ret_V_3_fu_1232_p2 == 1'd1) & (tmp_V_fu_1000_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_4_reg_3792 <= trunc_ln647_4_fu_1284_p1;
        trunc_ln647_5_reg_3797 <= trunc_ln647_5_fu_1288_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_empty_38_phi_fu_829_p10 = p_Result_106_fu_1727_p4;
    end else begin
        ap_phi_mux_empty_38_phi_fu_829_p10 = ap_phi_reg_pp0_iter2_empty_38_reg_825;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (p_Result_98_reg_3768_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_Val2_25_phi_fu_847_p10 = {{ret_V_46_reg_3894[40:15]}};
    end else begin
        ap_phi_mux_p_Val2_25_phi_fu_847_p10 = ap_phi_reg_pp0_iter2_p_Val2_25_reg_843;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        eta_table_V_ce0 = 1'b1;
    end else begin
        eta_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1319_ce = 1'b1;
    end else begin
        grp_fu_1319_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1431_ce = 1'b1;
    end else begin
        grp_fu_1431_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3081_ce = 1'b1;
    end else begin
        grp_fu_3081_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3102_ce = 1'b1;
    end else begin
        grp_fu_3102_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3228_ce = 1'b1;
    end else begin
        grp_fu_3228_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3335_ce = 1'b1;
    end else begin
        grp_fu_3335_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_3377_ce = 1'b1;
    end else begin
        grp_fu_3377_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_980_p0 = do_2s_assign_reg_896_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_980_p0 = do_2s_assign_reg_896;
    end else begin
        grp_fu_980_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inv_table_2_V_ce0 = 1'b1;
    end else begin
        inv_table_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inv_table_V_ce0 = 1'b1;
    end else begin
        inv_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            params_a_2s_table_V_address0 = zext_ln544_3_fu_3023_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            params_a_2s_table_V_address0 = zext_ln544_2_fu_2984_p1;
        end else begin
            params_a_2s_table_V_address0 = 'bx;
        end
    end else begin
        params_a_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        params_a_2s_table_V_ce0 = 1'b1;
    end else begin
        params_a_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            params_a_3s_table_V_address0 = zext_ln544_3_fu_3023_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            params_a_3s_table_V_address0 = zext_ln544_2_fu_2984_p1;
        end else begin
            params_a_3s_table_V_address0 = 'bx;
        end
    end else begin
        params_a_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        params_a_3s_table_V_ce0 = 1'b1;
    end else begin
        params_a_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_e_2s_table_V_address0 = zext_ln544_10_fu_3490_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_e_2s_table_V_address0 = zext_ln544_12_fu_3454_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        params_e_2s_table_V_address0 = zext_ln544_13_fu_3355_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        params_e_2s_table_V_address0 = zext_ln544_11_fu_3179_p1;
    end else begin
        params_e_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        params_e_2s_table_V_ce0 = 1'b1;
    end else begin
        params_e_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_e_3s_table_V_address0 = zext_ln544_10_fu_3490_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_e_3s_table_V_address0 = zext_ln544_12_fu_3454_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        params_e_3s_table_V_address0 = zext_ln544_13_fu_3355_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        params_e_3s_table_V_address0 = zext_ln544_11_fu_3179_p1;
    end else begin
        params_e_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        params_e_3s_table_V_ce0 = 1'b1;
    end else begin
        params_e_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_2s_table_V_address0 = zext_ln544_6_fu_3069_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        params_p_2s_table_V_address0 = zext_ln544_7_fu_3038_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        params_p_2s_table_V_address0 = zext_ln544_5_fu_2996_p1;
    end else begin
        params_p_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        params_p_2s_table_V_address1 = zext_ln544_4_fu_3345_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_2s_table_V_address1 = zext_ln544_8_fu_3239_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        params_p_2s_table_V_address1 = zext_ln544_9_fu_3050_p1;
    end else begin
        params_p_2s_table_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        params_p_2s_table_V_ce0 = 1'b1;
    end else begin
        params_p_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        params_p_2s_table_V_ce1 = 1'b1;
    end else begin
        params_p_2s_table_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_3s_table_V_address0 = zext_ln544_6_fu_3069_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        params_p_3s_table_V_address0 = zext_ln544_7_fu_3038_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        params_p_3s_table_V_address0 = zext_ln544_5_fu_2996_p1;
    end else begin
        params_p_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        params_p_3s_table_V_address1 = zext_ln544_4_fu_3345_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_3s_table_V_address1 = zext_ln544_8_fu_3239_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        params_p_3s_table_V_address1 = zext_ln544_9_fu_3050_p1;
    end else begin
        params_p_3s_table_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        params_p_3s_table_V_ce0 = 1'b1;
    end else begin
        params_p_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        params_p_3s_table_V_ce1 = 1'b1;
    end else begin
        params_p_3s_table_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        pl2ptcalc_V_0_ack_out = 1'b1;
    end else begin
        pl2ptcalc_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if ((1'b1 == ap_condition_2972)) begin
            ptcalc2mtc_V_1_data_in = p_Result_23_fu_3656_p11;
        end else if ((1'b1 == ap_condition_2966)) begin
            ptcalc2mtc_V_1_data_in = p_Result_99_fu_3526_p7;
        end else if ((1'b1 == ap_condition_2961)) begin
            ptcalc2mtc_V_1_data_in = p_Result_97_fu_3481_p4;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ptcalc2mtc_V_1_data_in = p_Result_96_fu_3440_p4;
        end else begin
            ptcalc2mtc_V_1_data_in = 'bx;
        end
    end else begin
        ptcalc2mtc_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(p_Result_98_reg_3768_pp0_iter5_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3745_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3745_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_V_reg_3694_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        ptcalc2mtc_V_1_vld_in = 1'b1;
    end else begin
        ptcalc2mtc_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rsp_table_V_ce0 = 1'b1;
    end else begin
        rsp_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        sf2ptcalc_inn_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_inn_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        sf2ptcalc_mid_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_mid_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        sf2ptcalc_out_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_out_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln703_4_fu_3401_p2 = ($signed(tmp_11_reg_4309) + $signed(sext_ln703_1_fu_3387_p1));

assign add_ln703_fu_3570_p2 = ($signed(tmp_13_fu_3555_p4) + $signed(sext_ln703_2_fu_3551_p1));

assign add_ln851_1_fu_2803_p2 = (12'd1 + trunc_ln851_2_fu_2793_p4);

assign add_ln851_2_fu_2864_p2 = (12'd1 + trunc_ln851_3_fu_2854_p4);

assign add_ln851_fu_1406_p2 = (12'd1 + trunc_ln_fu_1396_p4);

assign and_ln415_fu_3640_p2 = (tmp_35_fu_3632_p3 & or_ln412_fu_3626_p2);

assign and_ln879_1_fu_2938_p2 = (sel_tmp5_fu_2932_p2 & icmp_ln879_3_reg_4070);

assign and_ln879_fu_2719_p2 = (icmp_ln879_50_fu_2713_p2 & ap_phi_reg_pp0_iter2_do_2s_assign_reg_896);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter6 == 1'b1) & ((ptcalc2mtc_V_1_state == 2'd1) | ((ptcalc2mtc_V_1_state == 2'd3) & (1'b1 == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter6 == 1'b1) & ((ptcalc2mtc_V_1_state == 2'd1) | ((ptcalc2mtc_V_1_state == 2'd3) & (1'b1 == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter6 == 1'b1) & ((ptcalc2mtc_V_1_state == 2'd1) | ((ptcalc2mtc_V_1_state == 2'd3) & (1'b1 == 1'b0))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state25_pp0_stage0_iter6 = ((ptcalc2mtc_V_1_state == 2'd1) | ((ptcalc2mtc_V_1_state == 2'd3) & (1'b1 == 1'b0)));
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2961 = ((1'b0 == ap_block_pp0_stage1_01001) & (tmp_V_reg_3694_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_2966 = ((1'b0 == ap_block_pp0_stage2_01001) & (ret_V_3_reg_3745_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_2972 = (~(p_Result_98_reg_3768_pp0_iter5_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_01001) & (ret_V_3_reg_3745_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_512 = ((p_Result_98_reg_3768_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_522 = ((p_Result_98_reg_3768_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_531 = ((p_Result_98_reg_3768_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_540 = ((p_Result_98_reg_3768_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3745_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3694_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_838 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_851 = ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_Val2_25_reg_843 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_26_reg_861 = 'bx;

assign ap_phi_reg_pp0_iter1_do_2s_assign_reg_896 = 1'd0;

assign ap_phi_reg_pp0_iter1_empty_38_reg_825 = 9'd0;

assign ap_phi_reg_pp0_iter1_empty_reg_879 = 15'd0;

assign ap_phi_reg_pp0_iter1_p_Val2_71_reg_919 = 2'd1;

assign corr_V_1_fu_3585_p2 = ($signed(p_Val2_60_reg_4410) - $signed(add_ln703_reg_4481));

assign corr_V_fu_3411_p2 = (sub_ln703_2_fu_3406_p2 - p_Result_114_reg_4390);

assign data_valid_inn_V_1_fu_1196_p2 = (tmp_V_4_fu_1036_p3 & icmp_ln879_fu_1190_p2);

assign data_valid_mid_V_2_fu_1208_p2 = (tmp_V_5_fu_1044_p3 & icmp_ln879_1_fu_1202_p2);

assign data_valid_mid_V_fu_1244_p2 = (tmp_V_11_fu_1098_p3 & data_valid_mid_V_2_fu_1208_p2);

assign data_valid_out_V_1_fu_1220_p2 = (tmp_V_6_fu_1052_p3 & icmp_ln879_2_fu_1214_p2);

assign deflection_V_1_fu_1673_p1 = $signed(trunc_ln708_2_fu_1663_p4);

assign deflection_V_2_fu_1623_p1 = $signed(trunc_ln708_3_fu_1613_p4);

assign deflection_V_fu_1723_p1 = $signed(trunc_ln708_1_fu_1713_p4);

assign empty_40_fu_3134_p3 = ((do_2s_assign_reg_896_pp0_iter3_reg[0:0] === 1'b1) ? sext_ln728_fu_3128_p1 : trunc_ln728_fu_3131_p1);

assign empty_44_fu_3284_p3 = ((do_2s_assign_reg_896_pp0_iter3_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_2_fu_3245_p1);

assign empty_45_fu_3422_p3 = ((do_2s_assign_reg_896_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_4_fu_3383_p1);

assign eta_table_V_address0 = zext_ln544_1_fu_3341_p1;

assign grp_fu_1319_p0 = 49'd943737;

assign grp_fu_1431_p0 = 56'd17940636;

assign grp_fu_3081_p1 = grp_fu_3081_p10;

assign grp_fu_3081_p10 = p_Val2_72_reg_4153;

assign grp_fu_3102_p0 = 141'd1686603576216075929311;

assign grp_fu_3102_p1 = grp_fu_3102_p10;

assign grp_fu_3102_p10 = tmp_31_fu_3090_p3;

assign grp_fu_3228_p0 = sext_ln1352_3_fu_3225_p1;

assign grp_fu_3228_p1 = sext_ln1352_3_fu_3225_p1;

assign grp_fu_972_p3 = ((do_2s_assign_reg_896[0:0] === 1'b1) ? params_p_2s_table_V_q0 : params_p_3s_table_V_q0);

assign grp_fu_980_p3 = ((grp_fu_980_p0[0:0] === 1'b1) ? params_p_2s_table_V_q1 : params_p_3s_table_V_q1);

assign ibin_V_2_fu_2817_p3 = ((p_Result_s_39_fu_2757_p2[0:0] === 1'b1) ? select_ln851_1_fu_2809_p3 : trunc_ln851_2_fu_2793_p4);

assign ibin_V_3_fu_2878_p3 = ((p_Result_60_fu_2763_p2[0:0] === 1'b1) ? select_ln851_2_fu_2870_p3 : trunc_ln851_3_fu_2854_p4);

assign ibin_V_fu_1420_p3 = ((p_Result_51_fu_1372_p2[0:0] === 1'b1) ? select_ln851_fu_1412_p3 : trunc_ln_fu_1396_p4);

assign icmp_ln851_1_fu_2787_p2 = ((p_Result_15_fu_2779_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_2848_p2 = ((p_Result_16_fu_2840_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_1390_p2 = ((p_Result_12_fu_1382_p3 == 28'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_1849_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd82) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_1785_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd27) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_1855_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd137) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_1791_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd35) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_1887_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd138) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_1797_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd36) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_1893_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd145) ? 1'b1 : 1'b0);

assign icmp_ln879_17_fu_1803_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd37) ? 1'b1 : 1'b0);

assign icmp_ln879_18_fu_1921_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd146) ? 1'b1 : 1'b0);

assign icmp_ln879_19_fu_1809_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd44) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_1202_p2 = ((tmp_V_1_fu_1008_p4 == tmp_V_8_fu_1070_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_20_fu_1927_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd147) ? 1'b1 : 1'b0);

assign icmp_ln879_21_fu_1815_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd45) ? 1'b1 : 1'b0);

assign icmp_ln879_22_fu_1959_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd210) ? 1'b1 : 1'b0);

assign icmp_ln879_23_fu_1821_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd46) ? 1'b1 : 1'b0);

assign icmp_ln879_24_fu_1965_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd211) ? 1'b1 : 1'b0);

assign icmp_ln879_25_fu_1827_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd53) ? 1'b1 : 1'b0);

assign icmp_ln879_26_fu_1993_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd218) ? 1'b1 : 1'b0);

assign icmp_ln879_27_fu_1833_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd54) ? 1'b1 : 1'b0);

assign icmp_ln879_28_fu_1999_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd219) ? 1'b1 : 1'b0);

assign icmp_ln879_29_fu_2161_p2 = ((ap_phi_reg_pp0_iter2_empty_reg_879 == 15'd37) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_1214_p2 = ((tmp_V_1_fu_1008_p4 == tmp_V_9_fu_1080_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_30_fu_2185_p2 = ((empty_38_reg_825 == 9'd220) ? 1'b1 : 1'b0);

assign icmp_ln879_31_fu_2191_p2 = ((empty_38_reg_825 == 9'd283) ? 1'b1 : 1'b0);

assign icmp_ln879_32_fu_2219_p2 = ((empty_38_reg_825 == 9'd284) ? 1'b1 : 1'b0);

assign icmp_ln879_33_fu_2225_p2 = ((empty_38_reg_825 == 9'd292) ? 1'b1 : 1'b0);

assign icmp_ln879_34_fu_2257_p2 = ((empty_38_reg_825 == 9'd293) ? 1'b1 : 1'b0);

assign icmp_ln879_35_fu_2263_p2 = ((empty_38_reg_825 == 9'd301) ? 1'b1 : 1'b0);

assign icmp_ln879_36_fu_2291_p2 = ((empty_38_reg_825 == 9'd356) ? 1'b1 : 1'b0);

assign icmp_ln879_37_fu_2297_p2 = ((empty_38_reg_825 == 9'd357) ? 1'b1 : 1'b0);

assign icmp_ln879_38_fu_2451_p2 = ((empty_38_reg_825 == 9'd9) ? 1'b1 : 1'b0);

assign icmp_ln879_39_fu_2325_p2 = ((empty_38_reg_825 == 9'd364) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_2019_p2 = ((ap_phi_reg_pp0_iter2_empty_reg_879 == 15'd1125) ? 1'b1 : 1'b0);

assign icmp_ln879_40_fu_2331_p2 = ((empty_38_reg_825 == 9'd365) ? 1'b1 : 1'b0);

assign icmp_ln879_41_fu_2359_p2 = ((empty_38_reg_825 == 9'd366) ? 1'b1 : 1'b0);

assign icmp_ln879_42_fu_2365_p2 = ((empty_38_reg_825 == 9'd373) ? 1'b1 : 1'b0);

assign icmp_ln879_43_fu_2393_p2 = ((empty_38_reg_825 == 9'd374) ? 1'b1 : 1'b0);

assign icmp_ln879_44_fu_2399_p2 = ((empty_38_reg_825 == 9'd421) ? 1'b1 : 1'b0);

assign icmp_ln879_45_fu_2427_p2 = ((empty_38_reg_825 == 9'd429) ? 1'b1 : 1'b0);

assign icmp_ln879_46_fu_2433_p2 = ((empty_38_reg_825 == 9'd430) ? 1'b1 : 1'b0);

assign icmp_ln879_47_fu_2439_p2 = ((empty_38_reg_825 == 9'd437) ? 1'b1 : 1'b0);

assign icmp_ln879_48_fu_2445_p2 = ((empty_38_reg_825 == 9'd438) ? 1'b1 : 1'b0);

assign icmp_ln879_49_fu_2518_p2 = ((empty_38_reg_825 == 9'd28) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_1755_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd10) ? 1'b1 : 1'b0);

assign icmp_ln879_50_fu_2713_p2 = ((ap_phi_reg_pp0_iter2_empty_reg_879 != 15'd101) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_1761_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd17) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_1767_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd18) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_1773_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd19) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_1839_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd74) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_1779_p2 = ((ap_phi_mux_empty_38_phi_fu_829_p10 == 9'd26) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1190_p2 = ((tmp_V_1_fu_1008_p4 == tmp_V_7_fu_1060_p4) ? 1'b1 : 1'b0);

assign index_a_V_fu_2950_p3 = {{select_ln879_2_fu_2943_p3}, {1'd0}};

assign index_e_V_fu_3166_p3 = {{select_ln879_2_reg_4117_pp0_iter3_reg}, {2'd0}};

assign index_p_V_fu_2974_p2 = (zext_ln214_1_fu_2970_p1 - zext_ln214_fu_2958_p1);

assign inv_table_2_V_address0 = zext_ln544_14_fu_2825_p1;

assign inv_table_V_address0 = zext_ln544_15_fu_2886_p1;

assign mul_ln1352_1_fu_1495_p1 = mul_ln1352_1_fu_1495_p10;

assign mul_ln1352_1_fu_1495_p10 = p_Val2_s_reg_3717;

assign mul_ln1352_1_fu_1495_p2 = (46'd867849 * mul_ln1352_1_fu_1495_p1);

assign mul_ln1352_2_fu_1476_p1 = mul_ln1352_2_fu_1476_p10;

assign mul_ln1352_2_fu_1476_p10 = p_Val2_15_fu_1437_p3;

assign mul_ln1352_2_fu_1476_p2 = (46'd601620 * mul_ln1352_2_fu_1476_p1);

assign mul_ln1352_6_fu_1456_p1 = mul_ln1352_6_fu_1456_p10;

assign mul_ln1352_6_fu_1456_p10 = p_Val2_s_reg_3717;

assign mul_ln1352_6_fu_1456_p2 = (46'd867849 * mul_ln1352_6_fu_1456_p1);

assign mul_ln1352_fu_1514_p1 = mul_ln1352_fu_1514_p10;

assign mul_ln1352_fu_1514_p10 = p_Val2_s_reg_3717;

assign mul_ln1352_fu_1514_p2 = (46'd867849 * mul_ln1352_fu_1514_p1);

assign mul_ln703_fu_3682_p1 = 22'd8388;

assign or_ln117_fu_1869_p2 = (icmp_ln879_12_fu_1855_p2 | icmp_ln879_10_fu_1849_p2);

assign or_ln119_fu_1907_p2 = (icmp_ln879_16_fu_1893_p2 | icmp_ln879_14_fu_1887_p2);

assign or_ln121_fu_1941_p2 = (icmp_ln879_20_fu_1927_p2 | icmp_ln879_18_fu_1921_p2);

assign or_ln123_fu_1979_p2 = (icmp_ln879_24_fu_1965_p2 | icmp_ln879_22_fu_1959_p2);

assign or_ln125_fu_2174_p2 = (icmp_ln879_28_reg_4053 | icmp_ln879_26_reg_4048);

assign or_ln127_fu_2205_p2 = (icmp_ln879_31_fu_2191_p2 | icmp_ln879_30_fu_2185_p2);

assign or_ln129_fu_2239_p2 = (icmp_ln879_33_fu_2225_p2 | icmp_ln879_32_fu_2219_p2);

assign or_ln131_fu_2277_p2 = (icmp_ln879_35_fu_2263_p2 | icmp_ln879_34_fu_2257_p2);

assign or_ln133_fu_2311_p2 = (icmp_ln879_37_fu_2297_p2 | icmp_ln879_36_fu_2291_p2);

assign or_ln135_fu_2345_p2 = (icmp_ln879_40_fu_2331_p2 | icmp_ln879_39_fu_2325_p2);

assign or_ln137_fu_2379_p2 = (icmp_ln879_42_fu_2365_p2 | icmp_ln879_41_fu_2359_p2);

assign or_ln139_fu_2413_p2 = (icmp_ln879_44_fu_2399_p2 | icmp_ln879_43_fu_2393_p2);

assign or_ln141_fu_2898_p2 = (icmp_ln879_46_reg_4085 | icmp_ln879_45_reg_4080);

assign or_ln143_fu_2916_p2 = (icmp_ln879_48_reg_4096 | icmp_ln879_47_reg_4091);

assign or_ln144_fu_1226_p2 = (data_valid_out_V_1_fu_1220_p2 | data_valid_inn_V_1_fu_1196_p2);

assign or_ln412_fu_3626_p2 = (tmp_34_fu_3608_p3 | r_fu_3620_p2);

assign or_ln59_fu_2046_p2 = (icmp_ln879_7_reg_3968 | icmp_ln879_6_reg_3963);

assign or_ln61_fu_2065_p2 = (icmp_ln879_9_reg_3976 | icmp_ln879_11_reg_3981);

assign or_ln63_fu_2088_p2 = (icmp_ln879_15_reg_3994 | icmp_ln879_13_reg_3989);

assign or_ln65_fu_2107_p2 = (icmp_ln879_19_reg_4010 | icmp_ln879_17_reg_4003);

assign or_ln67_fu_2126_p2 = (icmp_ln879_23_reg_4022 | icmp_ln879_21_reg_4017);

assign or_ln69_fu_2145_p2 = (icmp_ln879_27_reg_4035 | icmp_ln879_25_reg_4030);

assign or_ln74_fu_2476_p2 = (icmp_ln879_5_reg_3955 | icmp_ln879_4_reg_3949);

assign or_ln80_fu_2531_p2 = (icmp_ln879_49_fu_2518_p2 | icmp_ln879_15_reg_3994);

assign or_ln95_fu_2651_p2 = (icmp_ln879_49_fu_2518_p2 | icmp_ln879_11_reg_3981);

assign or_ln97_fu_2671_p2 = (icmp_ln879_17_reg_4003 | icmp_ln879_15_reg_3994);

assign p_Repl2_16_fu_1250_p2 = (tmp_V_12_fu_1106_p3 & data_valid_out_V_1_fu_1220_p2);

assign p_Repl2_s_fu_1238_p2 = (tmp_V_10_fu_1090_p3 & data_valid_inn_V_1_fu_1196_p2);

assign p_Result_100_fu_1683_p1 = tmp_fu_1677_p3;

assign p_Result_101_fu_1695_p1 = tmp_1_fu_1687_p3;

assign p_Result_102_fu_1633_p1 = tmp_2_fu_1627_p3;

assign p_Result_103_fu_1645_p1 = tmp_3_fu_1637_p3;

assign p_Result_104_fu_1583_p1 = tmp_4_fu_1577_p3;

assign p_Result_105_fu_1595_p1 = tmp_5_fu_1587_p3;

assign p_Result_106_fu_1727_p4 = {{{trunc_ln647_8_reg_3782_pp0_iter1_reg}, {trunc_ln647_7_reg_3777_pp0_iter1_reg}}, {trunc_ln647_6_reg_3772_pp0_iter1_reg}};

assign p_Result_107_fu_1735_p4 = {{{reg_996_pp0_iter1_reg}, {reg_992_pp0_iter1_reg}}, {reg_988_pp0_iter1_reg}};

always @ (*) begin
    p_Result_109_fu_1348_p4 = xs_V_1_fu_1343_p2;
    p_Result_109_fu_1348_p4[32'd30] = |(1'd0);
end

assign p_Result_110_fu_1530_p4 = {{ret_V_45_reg_3859[50:25]}};

assign p_Result_112_fu_3259_p4 = {{ret_V_50_reg_4299[42:15]}};

assign p_Result_113_fu_3314_p4 = {{ret_V_51_reg_4304[42:15]}};

assign p_Result_115_fu_3391_p4 = {{grp_fu_3377_p2[45:21]}};

assign p_Result_116_fu_3511_p4 = {{ret_V_56_reg_4446[42:15]}};

assign p_Result_117_fu_3576_p4 = {{ret_V_57_reg_4476[40:16]}};

assign p_Result_12_fu_1382_p3 = {{trunc_ln851_fu_1378_p1}, {11'd0}};

assign p_Result_15_fu_2779_p3 = {{tmp_s_fu_2769_p4}, {11'd0}};

assign p_Result_16_fu_2840_p3 = {{tmp_10_fu_2830_p4}, {4'd0}};

assign p_Result_23_fu_3656_p11 = {{{{{{{{{{{{{{{{{{1'd1}, {tmp_V_1_reg_3699_pp0_iter5_reg}}}, {ptcalc_eta_V_fu_3595_p1}}}, {p_Val2_77_fu_3650_p2}}}, {4'd0}}}, {p_Val2_78_reg_4059_pp0_iter5_reg}}}, {ap_phi_reg_pp0_iter5_p_Val2_71_reg_919}}}, {p_Repl2_16_reg_3762_pp0_iter5_reg}}}, {data_valid_mid_V_reg_3756_pp0_iter5_reg}}}, {p_Repl2_s_reg_3750_pp0_iter5_reg}};

assign p_Result_51_fu_1372_p2 = (($signed(t_V_fu_1364_p3) < $signed(59'd576460752303292417)) ? 1'b1 : 1'b0);

assign p_Result_60_fu_2763_p2 = (($signed(tmp_19_fu_2749_p3) < $signed(38'd274877905921)) ? 1'b1 : 1'b0);

assign p_Result_96_fu_3440_p4 = {{{tmp_V_reg_3694_pp0_iter4_reg}, {tmp_V_1_reg_3699_pp0_iter4_reg}}, {32'd0}};

assign p_Result_97_fu_3481_p4 = {{{ret_V_3_reg_3745_pp0_iter4_reg}, {tmp_V_1_reg_3699_pp0_iter4_reg}}, {32'd0}};

assign p_Result_98_fu_1256_p4 = {{{p_Repl2_16_fu_1250_p2}, {data_valid_mid_V_fu_1244_p2}}, {p_Repl2_s_fu_1238_p2}};

assign p_Result_99_fu_3526_p7 = {{{{{{{{{{1'd1}, {tmp_V_1_reg_3699_pp0_iter5_reg}}}, {29'd0}}}, {p_Repl2_16_reg_3762_pp0_iter5_reg}}}, {data_valid_mid_V_reg_3756_pp0_iter5_reg}}}, {p_Repl2_s_reg_3750_pp0_iter5_reg}};

assign p_Result_s_39_fu_2757_p2 = (($signed(tmp_19_fu_2749_p3) < $signed(38'd274877906937)) ? 1'b1 : 1'b0);

assign p_Val2_15_fu_1437_p3 = {{tmp_8_reg_3725}, {8'd0}};

assign p_Val2_20_fu_1358_p3 = ((p_Result_50_reg_3834[0:0] === 1'b1) ? p_Result_109_fu_1348_p4 : p_Result_108_reg_3827);

assign p_Val2_24_fu_1544_p2 = (p_Result_110_fu_1530_p4 + shl_ln703_fu_1539_p2);

assign p_Val2_29_fu_2733_p3 = ((p_Val2_78_reg_4059[0:0] === 1'b1) ? sub_ln703_reg_4065 : p_Val2_25_reg_843);

assign p_Val2_39_fu_3249_p3 = ((do_2s_assign_reg_896_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_5_reg_4255 : params_p_3s_table_V_5_reg_4260);

assign p_Val2_41_fu_3302_p3 = ((do_2s_assign_reg_896_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_q1 : params_p_3s_table_V_q1);

assign p_Val2_51_cast_fu_3255_p1 = $signed(p_Val2_39_fu_3249_p3);

assign p_Val2_53_cast_fu_3310_p1 = $signed(p_Val2_41_fu_3302_p3);

assign p_Val2_54_fu_3543_p3 = ((do_2s_assign_reg_896_pp0_iter5_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_1_fu_3539_p1);

assign p_Val2_55_fu_3499_p3 = ((do_2s_assign_reg_896_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_3_fu_3495_p1);

assign p_Val2_60_fu_3416_p2 = (corr_V_fu_3411_p2 - p_Result_115_fu_3391_p4);

assign p_Val2_63_fu_3589_p2 = (corr_V_1_fu_3585_p2 - p_Result_117_fu_3576_p4);

assign p_Val2_69_fu_1308_p3 = {{sub_ln731_reg_3787}, {2'd0}};

assign p_Val2_70_cast_fu_3507_p1 = $signed(p_Val2_55_fu_3499_p3);

assign p_Val2_72_fu_3006_p3 = ((do_2s_assign_reg_896[0:0] === 1'b1) ? inv_table_2_V_q0 : zext_ln27_fu_3002_p1);

assign p_Val2_73_fu_3056_p3 = ((do_2s_assign_reg_896[0:0] === 1'b1) ? sext_ln203_fu_3014_p1 : params_a_3s_table_V_q0);

assign p_Val2_74_fu_3268_p2 = ($signed(p_Val2_51_cast_fu_3255_p1) + $signed(p_Result_112_fu_3259_p4));

assign p_Val2_75_fu_3323_p2 = ($signed(p_Val2_53_cast_fu_3310_p1) + $signed(p_Result_113_fu_3314_p4));

assign p_Val2_76_fu_3520_p2 = ($signed(p_Val2_70_cast_fu_3507_p1) + $signed(p_Result_116_fu_3511_p4));

assign p_Val2_77_fu_3650_p2 = (ptcalc_pt_V_fu_3598_p4 + zext_ln415_fu_3646_p1);

assign p_Val2_s_fu_1124_p3 = {{tmp_6_fu_1114_p4}, {8'd0}};

assign phimod_V_2_fu_3113_p3 = ((tmp_V_3_reg_3712_pp0_iter3_reg[0:0] === 1'b1) ? phimod_V_fu_3108_p2 : mul_ln703_reg_4244);

assign phimod_V_fu_3108_p2 = ($signed(22'd0) - $signed(mul_ln703_reg_4244));

assign ptcalc2mtc_V = ptcalc2mtc_V_1_data_reg;

assign ptcalc2mtc_V_ap_vld = ptcalc2mtc_V_1_vld_reg;

assign ptcalc_eta_V_fu_3595_p1 = tmp_20_reg_4421;

assign ptcalc_pt_V_fu_3598_p4 = {{p_Val2_63_fu_3589_p2[21:14]}};

assign r_fu_3620_p2 = ((trunc_ln718_fu_3616_p1 != 13'd0) ? 1'b1 : 1'b0);

assign ret_V_28_fu_3018_p2 = (index_a_V_reg_4122 | 7'd1);

assign ret_V_29_fu_2990_p2 = (sext_ln214_fu_2980_p1 | 12'd1);

assign ret_V_30_fu_3064_p2 = (13'd2 + zext_ln215_1_reg_4163);

assign ret_V_31_fu_3032_p2 = (13'd3 + zext_ln215_1_fu_3029_p1);

assign ret_V_32_fu_3234_p2 = (13'd4 + zext_ln215_1_reg_4163_pp0_iter3_reg);

assign ret_V_33_fu_3044_p2 = (13'd5 + zext_ln215_1_fu_3029_p1);

assign ret_V_34_fu_3173_p2 = (index_e_V_fu_3166_p3 | 8'd1);

assign ret_V_35_fu_3449_p2 = (index_e_V_reg_4282_pp0_iter4_reg | 8'd2);

assign ret_V_36_fu_3350_p2 = (index_e_V_reg_4282 | 8'd3);

assign ret_V_3_fu_1232_p2 = (or_ln144_fu_1226_p2 | data_valid_mid_V_2_fu_1208_p2);

assign ret_V_41_fu_1707_p2 = (zext_ln700_fu_1699_p1 - zext_ln1193_fu_1703_p1);

assign ret_V_42_fu_1657_p2 = (zext_ln700_1_fu_1649_p1 - zext_ln1193_1_fu_1653_p1);

assign ret_V_43_fu_1607_p2 = (zext_ln700_2_fu_1599_p1 - zext_ln1193_2_fu_1603_p1);

assign ret_V_46_fu_3676_p0 = ret_V_46_fu_3676_p00;

assign ret_V_46_fu_3676_p00 = p_Val2_70_reg_3884;

assign ret_V_48_fu_3150_p2 = (zext_ln703_6_cast_fu_3119_p4 - rhs_V_fu_3142_p3);

assign ret_V_49_fu_3191_p0 = sext_ln1352_fu_3188_p1;

assign ret_V_49_fu_3191_p1 = empty_41_reg_4199;

assign ret_V_49_fu_3191_p2 = ($signed(ret_V_49_fu_3191_p0) * $signed(ret_V_49_fu_3191_p1));

assign ret_V_50_fu_3200_p0 = sext_ln1352_fu_3188_p1;

assign ret_V_50_fu_3200_p1 = empty_42_reg_4234;

assign ret_V_50_fu_3200_p2 = ($signed(ret_V_50_fu_3200_p0) * $signed(ret_V_50_fu_3200_p1));

assign ret_V_51_fu_3209_p0 = sext_ln1352_fu_3188_p1;

assign ret_V_51_fu_3209_p1 = empty_43_reg_4239;

assign ret_V_51_fu_3209_p2 = ($signed(ret_V_51_fu_3209_p0) * $signed(ret_V_51_fu_3209_p1));

assign ret_V_55_fu_3466_p0 = sext_ln1352_4_fu_3463_p1;

assign ret_V_55_fu_3466_p1 = empty_44_reg_4340;

assign ret_V_55_fu_3466_p2 = ($signed(ret_V_55_fu_3466_p0) * $signed(ret_V_55_fu_3466_p1));

assign ret_V_56_fu_3475_p0 = sext_ln1352_4_fu_3463_p1;

assign ret_V_56_fu_3475_p1 = empty_45_reg_4416;

assign ret_V_56_fu_3475_p2 = ($signed(ret_V_56_fu_3475_p0) * $signed(ret_V_56_fu_3475_p1));

assign ret_V_57_fu_3688_p0 = ret_V_57_fu_3688_p00;

assign ret_V_57_fu_3688_p00 = p_Val2_62_reg_4405;

assign rhs_V_fu_3142_p3 = {{empty_40_fu_3134_p3}, {3'd0}};

assign rsp_table_V_address0 = zext_ln544_fu_1449_p1;

assign sel_tmp5_fu_2932_p2 = (do_2s_assign_reg_896 ^ 1'd1);

assign select_ln101_1_fu_2705_p3 = ((or_ln69_fu_2145_p2[0:0] === 1'b1) ? select_ln101_fu_2698_p3 : select_ln99_1_fu_2690_p3);

assign select_ln101_fu_2698_p3 = ((icmp_ln879_27_reg_4035[0:0] === 1'b1) ? 6'd42 : 6'd41);

assign select_ln117_1_fu_1875_p3 = ((or_ln117_fu_1869_p2[0:0] === 1'b1) ? select_ln117_fu_1861_p3 : zext_ln879_1_fu_1845_p1);

assign select_ln117_fu_1861_p3 = ((icmp_ln879_12_fu_1855_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign select_ln119_1_fu_1913_p3 = ((or_ln119_fu_1907_p2[0:0] === 1'b1) ? select_ln119_fu_1899_p3 : zext_ln117_fu_1883_p1);

assign select_ln119_fu_1899_p3 = ((icmp_ln879_16_fu_1893_p2[0:0] === 1'b1) ? 3'd5 : 3'd4);

assign select_ln121_1_fu_1947_p3 = ((or_ln121_fu_1941_p2[0:0] === 1'b1) ? select_ln121_fu_1933_p3 : select_ln119_1_fu_1913_p3);

assign select_ln121_fu_1933_p3 = ((icmp_ln879_20_fu_1927_p2[0:0] === 1'b1) ? 3'd7 : 3'd6);

assign select_ln123_1_fu_1985_p3 = ((or_ln123_fu_1979_p2[0:0] === 1'b1) ? select_ln123_fu_1971_p3 : zext_ln121_fu_1955_p1);

assign select_ln123_fu_1971_p3 = ((icmp_ln879_24_fu_1965_p2[0:0] === 1'b1) ? 4'd9 : 4'd8);

assign select_ln125_1_fu_2178_p3 = ((or_ln125_fu_2174_p2[0:0] === 1'b1) ? select_ln125_fu_2167_p3 : select_ln123_1_reg_4043);

assign select_ln125_fu_2167_p3 = ((icmp_ln879_28_reg_4053[0:0] === 1'b1) ? 4'd11 : 4'd10);

assign select_ln127_1_fu_2211_p3 = ((or_ln127_fu_2205_p2[0:0] === 1'b1) ? select_ln127_fu_2197_p3 : select_ln125_1_fu_2178_p3);

assign select_ln127_fu_2197_p3 = ((icmp_ln879_31_fu_2191_p2[0:0] === 1'b1) ? 4'd13 : 4'd12);

assign select_ln129_1_fu_2245_p3 = ((or_ln129_fu_2239_p2[0:0] === 1'b1) ? select_ln129_fu_2231_p3 : select_ln127_1_fu_2211_p3);

assign select_ln129_fu_2231_p3 = ((icmp_ln879_33_fu_2225_p2[0:0] === 1'b1) ? 4'd15 : 4'd14);

assign select_ln131_1_fu_2283_p3 = ((or_ln131_fu_2277_p2[0:0] === 1'b1) ? select_ln131_fu_2269_p3 : zext_ln129_fu_2253_p1);

assign select_ln131_fu_2269_p3 = ((icmp_ln879_35_fu_2263_p2[0:0] === 1'b1) ? 5'd17 : 5'd16);

assign select_ln133_1_fu_2317_p3 = ((or_ln133_fu_2311_p2[0:0] === 1'b1) ? select_ln133_fu_2303_p3 : select_ln131_1_fu_2283_p3);

assign select_ln133_fu_2303_p3 = ((icmp_ln879_37_fu_2297_p2[0:0] === 1'b1) ? 5'd19 : 5'd18);

assign select_ln135_1_fu_2351_p3 = ((or_ln135_fu_2345_p2[0:0] === 1'b1) ? select_ln135_fu_2337_p3 : select_ln133_1_fu_2317_p3);

assign select_ln135_fu_2337_p3 = ((icmp_ln879_40_fu_2331_p2[0:0] === 1'b1) ? 5'd21 : 5'd20);

assign select_ln137_1_fu_2385_p3 = ((or_ln137_fu_2379_p2[0:0] === 1'b1) ? select_ln137_fu_2371_p3 : select_ln135_1_fu_2351_p3);

assign select_ln137_fu_2371_p3 = ((icmp_ln879_42_fu_2365_p2[0:0] === 1'b1) ? 5'd23 : 5'd22);

assign select_ln139_1_fu_2419_p3 = ((or_ln139_fu_2413_p2[0:0] === 1'b1) ? select_ln139_fu_2405_p3 : select_ln137_1_fu_2385_p3);

assign select_ln139_fu_2405_p3 = ((icmp_ln879_44_fu_2399_p2[0:0] === 1'b1) ? 5'd25 : 5'd24);

assign select_ln141_1_fu_2902_p3 = ((or_ln141_fu_2898_p2[0:0] === 1'b1) ? select_ln141_fu_2891_p3 : select_ln139_1_reg_4075);

assign select_ln141_fu_2891_p3 = ((icmp_ln879_46_reg_4085[0:0] === 1'b1) ? 5'd27 : 5'd26);

assign select_ln143_1_fu_2920_p3 = ((or_ln143_fu_2916_p2[0:0] === 1'b1) ? select_ln143_fu_2909_p3 : select_ln141_1_fu_2902_p3);

assign select_ln143_fu_2909_p3 = ((icmp_ln879_48_reg_4096[0:0] === 1'b1) ? 5'd29 : 5'd28);

assign select_ln57_fu_2028_p3 = ((icmp_ln879_5_reg_3955[0:0] === 1'b1) ? 2'd2 : zext_ln879_fu_2025_p1);

assign select_ln59_1_fu_2050_p3 = ((or_ln59_fu_2046_p2[0:0] === 1'b1) ? select_ln59_fu_2039_p3 : zext_ln57_fu_2035_p1);

assign select_ln59_fu_2039_p3 = ((icmp_ln879_7_reg_3968[0:0] === 1'b1) ? 3'd4 : 3'd3);

assign select_ln61_1_fu_2069_p3 = ((or_ln61_fu_2065_p2[0:0] === 1'b1) ? select_ln61_fu_2058_p3 : select_ln59_1_fu_2050_p3);

assign select_ln61_fu_2058_p3 = ((icmp_ln879_11_reg_3981[0:0] === 1'b1) ? 3'd6 : 3'd5);

assign select_ln63_1_fu_2092_p3 = ((or_ln63_fu_2088_p2[0:0] === 1'b1) ? select_ln63_fu_2081_p3 : zext_ln61_fu_2077_p1);

assign select_ln63_fu_2081_p3 = ((icmp_ln879_15_reg_3994[0:0] === 1'b1) ? 4'd8 : 4'd7);

assign select_ln65_1_fu_2111_p3 = ((or_ln65_fu_2107_p2[0:0] === 1'b1) ? select_ln65_fu_2100_p3 : select_ln63_1_fu_2092_p3);

assign select_ln65_fu_2100_p3 = ((icmp_ln879_19_reg_4010[0:0] === 1'b1) ? 4'd10 : 4'd9);

assign select_ln67_1_fu_2130_p3 = ((or_ln67_fu_2126_p2[0:0] === 1'b1) ? select_ln67_fu_2119_p3 : select_ln65_1_fu_2111_p3);

assign select_ln67_fu_2119_p3 = ((icmp_ln879_23_reg_4022[0:0] === 1'b1) ? 4'd12 : 4'd11);

assign select_ln69_1_fu_2149_p3 = ((or_ln69_fu_2145_p2[0:0] === 1'b1) ? select_ln69_fu_2138_p3 : select_ln67_1_fu_2130_p3);

assign select_ln69_fu_2138_p3 = ((icmp_ln879_27_reg_4035[0:0] === 1'b1) ? 4'd14 : 4'd13);

assign select_ln72_fu_2457_p3 = ((icmp_ln879_38_fu_2451_p2[0:0] === 1'b1) ? 4'd15 : select_ln69_1_fu_2149_p3);

assign select_ln74_1_fu_2480_p3 = ((or_ln74_fu_2476_p2[0:0] === 1'b1) ? select_ln74_fu_2469_p3 : zext_ln72_fu_2465_p1);

assign select_ln74_fu_2469_p3 = ((icmp_ln879_5_reg_3955[0:0] === 1'b1) ? 5'd17 : 5'd16);

assign select_ln76_1_fu_2495_p3 = ((or_ln59_fu_2046_p2[0:0] === 1'b1) ? select_ln76_fu_2488_p3 : select_ln74_1_fu_2480_p3);

assign select_ln76_fu_2488_p3 = ((icmp_ln879_7_reg_3968[0:0] === 1'b1) ? 5'd19 : 5'd18);

assign select_ln78_1_fu_2510_p3 = ((or_ln61_fu_2065_p2[0:0] === 1'b1) ? select_ln78_fu_2503_p3 : select_ln76_1_fu_2495_p3);

assign select_ln78_fu_2503_p3 = ((icmp_ln879_11_reg_3981[0:0] === 1'b1) ? 5'd21 : 5'd20);

assign select_ln80_1_fu_2536_p3 = ((or_ln80_fu_2531_p2[0:0] === 1'b1) ? select_ln80_fu_2524_p3 : select_ln78_1_fu_2510_p3);

assign select_ln80_fu_2524_p3 = ((icmp_ln879_15_reg_3994[0:0] === 1'b1) ? 5'd23 : 5'd22);

assign select_ln82_1_fu_2551_p3 = ((or_ln65_fu_2107_p2[0:0] === 1'b1) ? select_ln82_fu_2544_p3 : select_ln80_1_fu_2536_p3);

assign select_ln82_fu_2544_p3 = ((icmp_ln879_19_reg_4010[0:0] === 1'b1) ? 5'd25 : 5'd24);

assign select_ln84_1_fu_2566_p3 = ((or_ln67_fu_2126_p2[0:0] === 1'b1) ? select_ln84_fu_2559_p3 : select_ln82_1_fu_2551_p3);

assign select_ln84_fu_2559_p3 = ((icmp_ln879_23_reg_4022[0:0] === 1'b1) ? 5'd27 : 5'd26);

assign select_ln851_1_fu_2809_p3 = ((icmp_ln851_1_fu_2787_p2[0:0] === 1'b1) ? trunc_ln851_2_fu_2793_p4 : add_ln851_1_fu_2803_p2);

assign select_ln851_2_fu_2870_p3 = ((icmp_ln851_2_fu_2848_p2[0:0] === 1'b1) ? trunc_ln851_3_fu_2854_p4 : add_ln851_2_fu_2864_p2);

assign select_ln851_fu_1412_p3 = ((icmp_ln851_fu_1390_p2[0:0] === 1'b1) ? trunc_ln_fu_1396_p4 : add_ln851_fu_1406_p2);

assign select_ln86_1_fu_2581_p3 = ((or_ln69_fu_2145_p2[0:0] === 1'b1) ? select_ln86_fu_2574_p3 : select_ln84_1_fu_2566_p3);

assign select_ln86_fu_2574_p3 = ((icmp_ln879_27_reg_4035[0:0] === 1'b1) ? 5'd29 : 5'd28);

assign select_ln879_1_fu_2725_p3 = ((and_ln879_fu_2719_p2[0:0] === 1'b1) ? zext_ln879_2_fu_2597_p1 : select_ln101_1_fu_2705_p3);

assign select_ln879_2_fu_2943_p3 = ((and_ln879_1_fu_2938_p2[0:0] === 1'b1) ? zext_ln143_fu_2928_p1 : select_ln879_1_reg_4102);

assign select_ln879_fu_2589_p3 = ((icmp_ln879_29_fu_2161_p2[0:0] === 1'b1) ? select_ln86_1_fu_2581_p3 : zext_ln69_fu_2157_p1);

assign select_ln89_fu_2601_p3 = ((icmp_ln879_38_fu_2451_p2[0:0] === 1'b1) ? 5'd30 : select_ln879_fu_2589_p3);

assign select_ln91_1_fu_2620_p3 = ((or_ln74_fu_2476_p2[0:0] === 1'b1) ? select_ln91_fu_2613_p3 : zext_ln89_fu_2609_p1);

assign select_ln91_fu_2613_p3 = ((icmp_ln879_5_reg_3955[0:0] === 1'b1) ? 6'd32 : 6'd31);

assign select_ln93_1_fu_2635_p3 = ((or_ln59_fu_2046_p2[0:0] === 1'b1) ? select_ln93_fu_2628_p3 : select_ln91_1_fu_2620_p3);

assign select_ln93_fu_2628_p3 = ((icmp_ln879_7_reg_3968[0:0] === 1'b1) ? 6'd34 : 6'd33);

assign select_ln95_1_fu_2656_p3 = ((or_ln95_fu_2651_p2[0:0] === 1'b1) ? select_ln95_fu_2643_p3 : select_ln93_1_fu_2635_p3);

assign select_ln95_fu_2643_p3 = ((icmp_ln879_49_fu_2518_p2[0:0] === 1'b1) ? 6'd36 : 6'd35);

assign select_ln97_1_fu_2675_p3 = ((or_ln97_fu_2671_p2[0:0] === 1'b1) ? select_ln97_fu_2664_p3 : select_ln95_1_fu_2656_p3);

assign select_ln97_fu_2664_p3 = ((icmp_ln879_17_reg_4003[0:0] === 1'b1) ? 6'd38 : 6'd37);

assign select_ln99_1_fu_2690_p3 = ((or_ln67_fu_2126_p2[0:0] === 1'b1) ? select_ln99_fu_2683_p3 : select_ln97_1_fu_2675_p3);

assign select_ln99_fu_2683_p3 = ((icmp_ln879_23_reg_4022[0:0] === 1'b1) ? 6'd40 : 6'd39);

assign sext_ln1352_3_fu_3225_p1 = phimod_V_2_reg_4270;

assign sext_ln1352_4_fu_3463_p1 = p_Val2_60_reg_4410;

assign sext_ln1352_fu_3188_p1 = p_Val2_50_reg_4276;

assign sext_ln203_1_fu_3539_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_2_fu_3245_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_3_fu_3495_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_4_fu_3383_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_fu_3014_p1 = $signed(params_a_2s_table_V_q0);

assign sext_ln214_fu_2980_p1 = $signed(index_p_V_fu_2974_p2);

assign sext_ln703_1_fu_3387_p1 = $signed(grp_fu_980_p3);

assign sext_ln703_2_fu_3551_p1 = $signed(p_Val2_54_fu_3543_p3);

assign sext_ln728_fu_3128_p1 = $signed(params_a_2s_table_V_3_reg_4204);

assign shl_ln1_fu_2962_p3 = {{select_ln879_2_fu_2943_p3}, {3'd0}};

assign shl_ln703_fu_1539_p2 = sub_ln703_3_reg_3849 << 26'd5;

assign sub_ln703_2_fu_3406_p2 = ($signed(p_Val2_50_reg_4276_pp0_iter4_reg) - $signed(add_ln703_4_fu_3401_p2));

assign sub_ln703_3_fu_1444_p2 = (p_Val2_s_reg_3717 - p_Val2_15_fu_1437_p3);

assign sub_ln703_fu_2013_p2 = (26'd0 - ap_phi_mux_p_Val2_25_phi_fu_847_p10);

assign sub_ln731_fu_1278_p2 = (z_out_V_fu_1152_p3 - p_Val2_s_fu_1124_p3);

assign t_V_fu_1364_p3 = {{p_Val2_20_fu_1358_p3}, {28'd0}};

assign theta_inn_V_fu_1550_p3 = {{tmp_7_reg_3730_pp0_iter1_reg}, {7'd0}};

assign theta_mid_V_fu_1557_p3 = {{tmp_12_reg_3735_pp0_iter1_reg}, {7'd0}};

assign theta_out_V_fu_1564_p3 = {{tmp_14_reg_3740_pp0_iter1_reg}, {7'd0}};

assign tmp_10_fu_2830_p4 = {{p_Val2_29_fu_2733_p3[11:2]}};

assign tmp_13_fu_3555_p4 = {{ret_V_55_reg_4441[39:15]}};

assign tmp_19_fu_2749_p3 = {{trunc_ln1_fu_2739_p4}, {14'd0}};

assign tmp_1_fu_1687_p3 = {{reg_996_pp0_iter1_reg}, {reg_992_pp0_iter1_reg}};

assign tmp_2_fu_1627_p3 = {{trunc_ln647_3_reg_3807_pp0_iter1_reg}, {trunc_ln647_2_reg_3802_pp0_iter1_reg}};

assign tmp_31_fu_3090_p3 = {{p_Val2_26_reg_861}, {25'd0}};

assign tmp_34_fu_3608_p3 = p_Val2_63_fu_3589_p2[32'd14];

assign tmp_35_fu_3632_p3 = p_Val2_63_fu_3589_p2[32'd13];

assign tmp_3_fu_1637_p3 = {{reg_996_pp0_iter1_reg}, {reg_988_pp0_iter1_reg}};

assign tmp_4_fu_1577_p3 = {{trunc_ln647_5_reg_3797_pp0_iter1_reg}, {trunc_ln647_4_reg_3792_pp0_iter1_reg}};

assign tmp_5_fu_1587_p3 = {{reg_992_pp0_iter1_reg}, {reg_988_pp0_iter1_reg}};

assign tmp_6_fu_1114_p4 = {{sf2ptcalc_inn_V_0_data_reg[37:20]}};

assign tmp_9_fu_1142_p4 = {{sf2ptcalc_out_V_0_data_reg[37:20]}};

assign tmp_V_10_fu_1090_p3 = sf2ptcalc_inn_V_0_data_reg[32'd8];

assign tmp_V_11_fu_1098_p3 = sf2ptcalc_mid_V_0_data_reg[32'd8];

assign tmp_V_12_fu_1106_p3 = sf2ptcalc_out_V_0_data_reg[32'd8];

assign tmp_V_1_fu_1008_p4 = {{pl2ptcalc_V_0_data_reg[56:36]}};

assign tmp_V_4_fu_1036_p3 = sf2ptcalc_inn_V_0_data_reg[32'd59];

assign tmp_V_5_fu_1044_p3 = sf2ptcalc_mid_V_0_data_reg[32'd59];

assign tmp_V_6_fu_1052_p3 = sf2ptcalc_out_V_0_data_reg[32'd59];

assign tmp_V_7_fu_1060_p4 = {{sf2ptcalc_inn_V_0_data_reg[58:38]}};

assign tmp_V_8_fu_1070_p4 = {{sf2ptcalc_mid_V_0_data_reg[58:38]}};

assign tmp_V_9_fu_1080_p4 = {{sf2ptcalc_out_V_0_data_reg[58:38]}};

assign tmp_V_fu_1000_p3 = pl2ptcalc_V_0_data_reg[32'd62];

assign tmp_fu_1677_p3 = {{trunc_ln647_1_reg_3817_pp0_iter1_reg}, {trunc_ln647_reg_3812_pp0_iter1_reg}};

assign tmp_s_fu_2769_p4 = {{p_Val2_29_fu_2733_p3[4:2]}};

assign trunc_ln1_fu_2739_p4 = {{p_Val2_29_fu_2733_p3[25:2]}};

assign trunc_ln647_1_fu_1304_p1 = sf2ptcalc_inn_V_0_data_reg[2:0];

assign trunc_ln647_2_fu_1292_p1 = sf2ptcalc_out_V_0_data_reg[2:0];

assign trunc_ln647_3_fu_1296_p1 = sf2ptcalc_inn_V_0_data_reg[2:0];

assign trunc_ln647_4_fu_1284_p1 = sf2ptcalc_out_V_0_data_reg[2:0];

assign trunc_ln647_5_fu_1288_p1 = sf2ptcalc_mid_V_0_data_reg[2:0];

assign trunc_ln647_6_fu_1266_p1 = sf2ptcalc_out_V_0_data_reg[2:0];

assign trunc_ln647_7_fu_1270_p1 = sf2ptcalc_mid_V_0_data_reg[2:0];

assign trunc_ln647_8_fu_1274_p1 = sf2ptcalc_inn_V_0_data_reg[2:0];

assign trunc_ln647_fu_1300_p1 = sf2ptcalc_mid_V_0_data_reg[2:0];

assign trunc_ln708_1_fu_1713_p4 = {{ret_V_41_fu_1707_p2[18:1]}};

assign trunc_ln708_2_fu_1663_p4 = {{ret_V_42_fu_1657_p2[18:1]}};

assign trunc_ln708_3_fu_1613_p4 = {{ret_V_43_fu_1607_p2[18:1]}};

assign trunc_ln718_fu_3616_p1 = p_Val2_63_fu_3589_p2[12:0];

assign trunc_ln728_fu_3131_p1 = params_a_3s_table_V_3_reg_4214[24:0];

assign trunc_ln851_2_fu_2793_p4 = {{p_Val2_29_fu_2733_p3[16:5]}};

assign trunc_ln851_3_fu_2854_p4 = {{p_Val2_29_fu_2733_p3[23:12]}};

assign trunc_ln851_fu_1378_p1 = p_Val2_20_fu_1358_p3[16:0];

assign trunc_ln_fu_1396_p4 = {{p_Val2_20_fu_1358_p3[28:17]}};

assign xs_V_1_fu_1343_p2 = ($signed(31'd0) - $signed(p_Result_108_reg_3827));

assign z_out_V_fu_1152_p3 = {{tmp_9_fu_1142_p4}, {8'd0}};

assign zext_ln117_fu_1883_p1 = select_ln117_1_fu_1875_p3;

assign zext_ln1193_1_fu_1653_p1 = theta_inn_V_fu_1550_p3;

assign zext_ln1193_2_fu_1603_p1 = theta_mid_V_fu_1557_p3;

assign zext_ln1193_fu_1703_p1 = theta_inn_V_fu_1550_p3;

assign zext_ln121_fu_1955_p1 = select_ln121_1_fu_1947_p3;

assign zext_ln129_fu_2253_p1 = select_ln129_1_fu_2245_p3;

assign zext_ln143_fu_2928_p1 = select_ln143_1_fu_2920_p3;

assign zext_ln214_1_fu_2970_p1 = shl_ln1_fu_2962_p3;

assign zext_ln214_fu_2958_p1 = index_a_V_fu_2950_p3;

assign zext_ln215_1_fu_3029_p1 = $unsigned(sext_ln214_reg_4127);

assign zext_ln27_fu_3002_p1 = inv_table_V_q0;

assign zext_ln415_fu_3646_p1 = and_ln415_fu_3640_p2;

assign zext_ln544_10_fu_3490_p1 = index_e_V_reg_4282_pp0_iter4_reg;

assign zext_ln544_11_fu_3179_p1 = ret_V_34_fu_3173_p2;

assign zext_ln544_12_fu_3454_p1 = ret_V_35_fu_3449_p2;

assign zext_ln544_13_fu_3355_p1 = ret_V_36_fu_3350_p2;

assign zext_ln544_14_fu_2825_p1 = ibin_V_2_fu_2817_p3;

assign zext_ln544_15_fu_2886_p1 = ibin_V_3_fu_2878_p3;

assign zext_ln544_1_fu_3341_p1 = ibin_V_1_reg_4345;

assign zext_ln544_2_fu_2984_p1 = index_a_V_fu_2950_p3;

assign zext_ln544_3_fu_3023_p1 = ret_V_28_fu_3018_p2;

assign zext_ln544_4_fu_3345_p1 = $unsigned(sext_ln214_reg_4127_pp0_iter3_reg);

assign zext_ln544_5_fu_2996_p1 = ret_V_29_fu_2990_p2;

assign zext_ln544_6_fu_3069_p1 = ret_V_30_fu_3064_p2;

assign zext_ln544_7_fu_3038_p1 = ret_V_31_fu_3032_p2;

assign zext_ln544_8_fu_3239_p1 = ret_V_32_fu_3234_p2;

assign zext_ln544_9_fu_3050_p1 = ret_V_33_fu_3044_p2;

assign zext_ln544_fu_1449_p1 = ibin_V_reg_3839;

assign zext_ln57_fu_2035_p1 = select_ln57_fu_2028_p3;

assign zext_ln61_fu_2077_p1 = select_ln61_1_fu_2069_p3;

assign zext_ln69_fu_2157_p1 = select_ln69_1_fu_2149_p3;

assign zext_ln700_1_fu_1649_p1 = theta_out_V_fu_1564_p3;

assign zext_ln700_2_fu_1599_p1 = theta_out_V_fu_1564_p3;

assign zext_ln700_fu_1699_p1 = theta_mid_V_fu_1557_p3;

assign zext_ln703_6_cast_fu_3119_p4 = {{ret_V_47_reg_4265[42:15]}};

assign zext_ln72_fu_2465_p1 = select_ln72_fu_2457_p3;

assign zext_ln879_1_fu_1845_p1 = icmp_ln879_8_fu_1839_p2;

assign zext_ln879_2_fu_2597_p1 = select_ln879_fu_2589_p3;

assign zext_ln879_fu_2025_p1 = icmp_ln879_4_reg_3949;

assign zext_ln89_fu_2609_p1 = select_ln89_fu_2601_p3;

always @ (posedge ap_clk) begin
    p_Val2_s_reg_3717[7:0] <= 8'b00000000;
    sub_ln731_reg_3787[7:0] <= 8'b00000000;
    ptcalc2mtc_V_1_state[1:0] <= 2'b00;
    sub_ln703_3_reg_3849[7:0] <= 8'b00000000;
    index_a_V_reg_4122[0] <= 1'b0;
    sext_ln214_reg_4127[0] <= 1'b0;
    sext_ln214_reg_4127_pp0_iter3_reg[0] <= 1'b0;
    zext_ln215_1_reg_4163[0] <= 1'b0;
    zext_ln215_1_reg_4163[12] <= 1'b0;
    zext_ln215_1_reg_4163_pp0_iter3_reg[0] <= 1'b0;
    zext_ln215_1_reg_4163_pp0_iter3_reg[12] <= 1'b0;
    index_e_V_reg_4282[1:0] <= 2'b00;
    index_e_V_reg_4282_pp0_iter4_reg[1:0] <= 2'b00;
    ap_phi_reg_pp0_iter2_empty_38_reg_825[8:6] <= 3'b000;
end

endmodule //ptcalc_top
