#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffdb2a9560 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffdb27ea20 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffdb27ea60 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffdb27eaa0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffdb27eae0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000000100000000000>;
P_0x7fffdb27eb20 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffdb27eb60 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000110>;
P_0x7fffdb27eba0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010110>;
P_0x7fffdb27ebe0 .param/str "TRACE_FILE" 0 2 37, "prog0.mem";
P_0x7fffdb27ec20 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffdb2d9250_0 .var/i "address_file", 31 0;
v0x7fffdb2d9350_0 .var "address_in", 31 0;
v0x7fffdb2d9440_0 .var "clk", 0 0;
v0x7fffdb2d9510_0 .var "data_in", 31 0;
v0x7fffdb2d95b0_0 .net "data_out", 31 0, v0x7fffdb2d8680_0;  1 drivers
v0x7fffdb2d9650_0 .var "enable", 0 0;
v0x7fffdb2d9740_0 .net "hit", 0 0, L_0x7fffdb2dafe0;  1 drivers
v0x7fffdb2d97e0_0 .var/i "miss_count", 31 0;
v0x7fffdb2d9880_0 .var "rst", 0 0;
v0x7fffdb2d99b0_0 .var/i "scan_file", 31 0;
v0x7fffdb2d9a90_0 .var/i "total_count", 31 0;
E_0x7fffdb2797a0 .event negedge, v0x7fffdb2d4100_0;
S_0x7fffdb2aa230 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffdb2a9560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffdb293880 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffdb2938c0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffdb293900 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffdb293940 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffdb293980 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffdb2939c0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000110>;
P_0x7fffdb293a00 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010110>;
P_0x7fffdb293a40 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffdb2d8190_0 .net *"_ivl_5", 6 0, L_0x7fffdb2db120;  1 drivers
v0x7fffdb2d8270_0 .net "address_in", 31 0, v0x7fffdb2d9350_0;  1 drivers
v0x7fffdb2d8350_0 .net "clk", 0 0, v0x7fffdb2d9440_0;  1 drivers
v0x7fffdb2d8420 .array "data", 0 1;
v0x7fffdb2d8420_0 .net v0x7fffdb2d8420 0, 31 0, L_0x7fffdb2b0740; 1 drivers
v0x7fffdb2d8420_1 .net v0x7fffdb2d8420 1, 31 0, L_0x7fffdb2dade0; 1 drivers
v0x7fffdb2d8540_0 .net "data_in", 31 0, v0x7fffdb2d9510_0;  1 drivers
v0x7fffdb2d8680_0 .var "data_out", 31 0;
v0x7fffdb2d8740_0 .net "enable", 0 0, v0x7fffdb2d9650_0;  1 drivers
v0x7fffdb2d87e0_0 .var "enables", 1 0;
v0x7fffdb2d88a0_0 .net "hit_out", 0 0, L_0x7fffdb2dafe0;  alias, 1 drivers
v0x7fffdb2d8960_0 .var "hits", 1 0;
v0x7fffdb2d8a20_0 .net "match", 1 0, v0x7fffdb2d8060_0;  1 drivers
v0x7fffdb2d8ac0_0 .net "rst", 0 0, v0x7fffdb2d9880_0;  1 drivers
v0x7fffdb2d8b60_0 .net "set_idx", 5 0, L_0x7fffdb2db210;  1 drivers
v0x7fffdb2d8c20_0 .net "tag", 21 0, L_0x7fffdb2db300;  1 drivers
v0x7fffdb2d8d30 .array "tags", 0 1;
v0x7fffdb2d8d30_0 .net v0x7fffdb2d8d30 0, 21 0, L_0x7fffdb2b8990; 1 drivers
v0x7fffdb2d8d30_1 .net v0x7fffdb2d8d30 1, 21 0, L_0x7fffdb2a7590; 1 drivers
v0x7fffdb2d8e10 .array "valids", 0 1;
v0x7fffdb2d8e10_0 .net v0x7fffdb2d8e10 0, 0 0, L_0x7fffdb2b7690; 1 drivers
v0x7fffdb2d8e10_1 .net v0x7fffdb2d8e10 1, 0 0, L_0x7fffdb2ac4f0; 1 drivers
v0x7fffdb2d8f10_0 .var/i "w", 31 0;
v0x7fffdb2d90c0_0 .net "way", 1 0, L_0x7fffdb2d9b70;  1 drivers
E_0x7fffdb277970 .event edge, v0x7fffdb2d4020_0, v0x7fffdb2b8af0_0;
E_0x7fffdb272b50 .event edge, v0x7fffdb2d41c0_0, v0x7fffdb2d5c80_0;
L_0x7fffdb2da490 .part v0x7fffdb2d87e0_0, 0, 1;
L_0x7fffdb2daef0 .part v0x7fffdb2d87e0_0, 1, 1;
L_0x7fffdb2dafe0 .reduce/or v0x7fffdb2d8960_0;
L_0x7fffdb2db120 .part v0x7fffdb2d9350_0, 4, 7;
L_0x7fffdb2db210 .part L_0x7fffdb2db120, 0, 6;
L_0x7fffdb2db300 .part v0x7fffdb2d9350_0, 10, 22;
S_0x7fffdb2aaf90 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffdb2aa230;
 .timescale -9 -12;
S_0x7fffdb29f3c0 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffdb2aaf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffdb239620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7fffdb239660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000000110>;
P_0x7fffdb2396a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7fffdb28c6f0_0 .net "clk", 0 0, v0x7fffdb2d9440_0;  alias, 1 drivers
v0x7fffdb2b6d40 .array/i "counts", 127 0, 31 0;
v0x7fffdb2b8af0_0 .net "enable", 0 0, v0x7fffdb2d9650_0;  alias, 1 drivers
v0x7fffdb2b08e0_0 .var/i "i", 31 0;
v0x7fffdb2ab7f0_0 .var/i "j", 31 0;
v0x7fffdb2a6890_0 .var "min_idx", 5 0;
v0x7fffdb2d3f40_0 .var "new_idx", 5 0;
v0x7fffdb2d4020_0 .net "next_out", 1 0, L_0x7fffdb2d9b70;  alias, 1 drivers
v0x7fffdb2d4100_0 .net "rst", 0 0, v0x7fffdb2d9880_0;  alias, 1 drivers
v0x7fffdb2d41c0_0 .net "set_in", 5 0, L_0x7fffdb2db210;  alias, 1 drivers
v0x7fffdb2d42a0_0 .var/i "tick", 31 0;
v0x7fffdb2d4380_0 .net "way_in", 1 0, v0x7fffdb2d8060_0;  alias, 1 drivers
E_0x7fffdb2b8a60 .event edge, v0x7fffdb2b8af0_0, v0x7fffdb2d4380_0, v0x7fffdb2d41c0_0;
E_0x7fffdb2a8410 .event posedge, v0x7fffdb28c6f0_0;
L_0x7fffdb2d9b70 .part v0x7fffdb2d3f40_0, 0, 2;
S_0x7fffdb2d4520 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffdb2aa230;
 .timescale -9 -12;
P_0x7fffdb2d46f0 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffdb2d47b0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffdb2d4520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffdb2d4990 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffdb2d49d0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffdb2d4a10 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffdb2b7690 .functor BUFZ 1, L_0x7fffdb2d9c10, C4<0>, C4<0>, C4<0>;
L_0x7fffdb2b8990 .functor BUFZ 22, L_0x7fffdb2d9f20, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffdb2b0740 .functor BUFZ 32, L_0x7fffdb2da1d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffdb2d4b80_0 .net *"_ivl_0", 0 0, L_0x7fffdb2d9c10;  1 drivers
v0x7fffdb2d4e20_0 .net *"_ivl_10", 7 0, L_0x7fffdb2d9fc0;  1 drivers
L_0x7f803ecb0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2d4f00_0 .net *"_ivl_13", 1 0, L_0x7f803ecb0060;  1 drivers
v0x7fffdb2d4ff0_0 .net *"_ivl_16", 31 0, L_0x7fffdb2da1d0;  1 drivers
v0x7fffdb2d50d0_0 .net *"_ivl_18", 7 0, L_0x7fffdb2da270;  1 drivers
v0x7fffdb2d5200_0 .net *"_ivl_2", 7 0, L_0x7fffdb2d9d30;  1 drivers
L_0x7f803ecb00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2d52e0_0 .net *"_ivl_21", 1 0, L_0x7f803ecb00a8;  1 drivers
L_0x7f803ecb0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2d53c0_0 .net *"_ivl_5", 1 0, L_0x7f803ecb0018;  1 drivers
v0x7fffdb2d54a0_0 .net *"_ivl_8", 21 0, L_0x7fffdb2d9f20;  1 drivers
v0x7fffdb2d5580_0 .var/i "block", 31 0;
v0x7fffdb2d5660_0 .net "clk", 0 0, v0x7fffdb2d9440_0;  alias, 1 drivers
v0x7fffdb2d5700 .array "data", 0 63, 31 0;
v0x7fffdb2d57a0_0 .net "data_in", 31 0, v0x7fffdb2d9510_0;  alias, 1 drivers
v0x7fffdb2d5880_0 .net "data_out", 31 0, L_0x7fffdb2b0740;  alias, 1 drivers
v0x7fffdb2d5960_0 .net "enable", 0 0, L_0x7fffdb2da490;  1 drivers
v0x7fffdb2d5a20_0 .net "index_in", 5 0, L_0x7fffdb2db210;  alias, 1 drivers
v0x7fffdb2d5b10_0 .net "rst", 0 0, v0x7fffdb2d9880_0;  alias, 1 drivers
v0x7fffdb2d5be0 .array "tag", 0 63, 21 0;
v0x7fffdb2d5c80_0 .net "tag_in", 21 0, L_0x7fffdb2db300;  alias, 1 drivers
v0x7fffdb2d5d40_0 .net "tag_out", 21 0, L_0x7fffdb2b8990;  alias, 1 drivers
v0x7fffdb2d5e20 .array "valid", 0 63, 0 0;
v0x7fffdb2d5ec0_0 .net "valid_out", 0 0, L_0x7fffdb2b7690;  alias, 1 drivers
E_0x7fffdb25bb80 .event posedge, v0x7fffdb2d5960_0;
L_0x7fffdb2d9c10 .array/port v0x7fffdb2d5e20, L_0x7fffdb2d9d30;
L_0x7fffdb2d9d30 .concat [ 6 2 0 0], L_0x7fffdb2db210, L_0x7f803ecb0018;
L_0x7fffdb2d9f20 .array/port v0x7fffdb2d5be0, L_0x7fffdb2d9fc0;
L_0x7fffdb2d9fc0 .concat [ 6 2 0 0], L_0x7fffdb2db210, L_0x7f803ecb0060;
L_0x7fffdb2da1d0 .array/port v0x7fffdb2d5700, L_0x7fffdb2da270;
L_0x7fffdb2da270 .concat [ 6 2 0 0], L_0x7fffdb2db210, L_0x7f803ecb00a8;
S_0x7fffdb2d60a0 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffdb2aa230;
 .timescale -9 -12;
P_0x7fffdb2d6280 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffdb2d6340 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffdb2d60a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffdb2d6520 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffdb2d6560 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffdb2d65a0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffdb2ac4f0 .functor BUFZ 1, L_0x7fffdb2da530, C4<0>, C4<0>, C4<0>;
L_0x7fffdb2a7590 .functor BUFZ 22, L_0x7fffdb2da7b0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffdb2dade0 .functor BUFZ 32, L_0x7fffdb2dabc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffdb2d6740_0 .net *"_ivl_0", 0 0, L_0x7fffdb2da530;  1 drivers
v0x7fffdb2d69e0_0 .net *"_ivl_10", 7 0, L_0x7fffdb2da850;  1 drivers
L_0x7f803ecb0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2d6ac0_0 .net *"_ivl_13", 1 0, L_0x7f803ecb0138;  1 drivers
v0x7fffdb2d6bb0_0 .net *"_ivl_16", 31 0, L_0x7fffdb2dabc0;  1 drivers
v0x7fffdb2d6c90_0 .net *"_ivl_18", 7 0, L_0x7fffdb2dac60;  1 drivers
v0x7fffdb2d6dc0_0 .net *"_ivl_2", 7 0, L_0x7fffdb2da5d0;  1 drivers
L_0x7f803ecb0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2d6ea0_0 .net *"_ivl_21", 1 0, L_0x7f803ecb0180;  1 drivers
L_0x7f803ecb00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdb2d6f80_0 .net *"_ivl_5", 1 0, L_0x7f803ecb00f0;  1 drivers
v0x7fffdb2d7060_0 .net *"_ivl_8", 21 0, L_0x7fffdb2da7b0;  1 drivers
v0x7fffdb2d7140_0 .var/i "block", 31 0;
v0x7fffdb2d7220_0 .net "clk", 0 0, v0x7fffdb2d9440_0;  alias, 1 drivers
v0x7fffdb2d72c0 .array "data", 0 63, 31 0;
v0x7fffdb2d7380_0 .net "data_in", 31 0, v0x7fffdb2d9510_0;  alias, 1 drivers
v0x7fffdb2d7440_0 .net "data_out", 31 0, L_0x7fffdb2dade0;  alias, 1 drivers
v0x7fffdb2d7500_0 .net "enable", 0 0, L_0x7fffdb2daef0;  1 drivers
v0x7fffdb2d75c0_0 .net "index_in", 5 0, L_0x7fffdb2db210;  alias, 1 drivers
v0x7fffdb2d76d0_0 .net "rst", 0 0, v0x7fffdb2d9880_0;  alias, 1 drivers
v0x7fffdb2d77c0 .array "tag", 0 63, 21 0;
v0x7fffdb2d7880_0 .net "tag_in", 21 0, L_0x7fffdb2db300;  alias, 1 drivers
v0x7fffdb2d7940_0 .net "tag_out", 21 0, L_0x7fffdb2a7590;  alias, 1 drivers
v0x7fffdb2d7a00 .array "valid", 0 63, 0 0;
v0x7fffdb2d7aa0_0 .net "valid_out", 0 0, L_0x7fffdb2ac4f0;  alias, 1 drivers
E_0x7fffdb2823a0 .event posedge, v0x7fffdb2d7500_0;
L_0x7fffdb2da530 .array/port v0x7fffdb2d7a00, L_0x7fffdb2da5d0;
L_0x7fffdb2da5d0 .concat [ 6 2 0 0], L_0x7fffdb2db210, L_0x7f803ecb00f0;
L_0x7fffdb2da7b0 .array/port v0x7fffdb2d77c0, L_0x7fffdb2da850;
L_0x7fffdb2da850 .concat [ 6 2 0 0], L_0x7fffdb2db210, L_0x7f803ecb0138;
L_0x7fffdb2dabc0 .array/port v0x7fffdb2d72c0, L_0x7fffdb2dac60;
L_0x7fffdb2dac60 .concat [ 6 2 0 0], L_0x7fffdb2db210, L_0x7f803ecb0180;
S_0x7fffdb2d7cd0 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffdb2aa230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffdb2b7c40 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffdb2b7c80 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffdb2d7f60_0 .net "in", 1 0, v0x7fffdb2d8960_0;  1 drivers
v0x7fffdb2d8060_0 .var "out", 1 0;
E_0x7fffdb26ae80 .event edge, v0x7fffdb2d7f60_0;
    .scope S_0x7fffdb29f3c0;
T_0 ;
    %wait E_0x7fffdb2a8410;
    %load/vec4 v0x7fffdb2d4100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb2d42a0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffdb2d3f40_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb2b08e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffdb2b08e0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb2ab7f0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffdb2ab7f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffdb2b08e0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fffdb2ab7f0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffdb2b6d40, 4, 0;
    %load/vec4 v0x7fffdb2ab7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdb2ab7f0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffdb2b08e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdb2b08e0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffdb2d42a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdb2d42a0_0, 0, 32;
    %load/vec4 v0x7fffdb2d4380_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffdb2d42a0_0;
    %load/vec4 v0x7fffdb2d41c0_0;
    %pad/u 10;
    %pad/u 11;
    %muli 2, 0, 11;
    %pad/u 12;
    %load/vec4 v0x7fffdb2d4380_0;
    %pad/u 3;
    %pad/u 12;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffdb2b6d40, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffdb29f3c0;
T_1 ;
    %wait E_0x7fffdb2b8a60;
    %load/vec4 v0x7fffdb2b8af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffdb2d4380_0;
    %pad/u 6;
    %store/vec4 v0x7fffdb2d3f40_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffdb2a6890_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb2b08e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffdb2b08e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffdb2d41c0_0;
    %pad/u 10;
    %pad/u 11;
    %muli 2, 0, 11;
    %pad/u 12;
    %load/vec4 v0x7fffdb2b08e0_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffdb2b6d40, 4;
    %load/vec4 v0x7fffdb2d41c0_0;
    %pad/u 10;
    %pad/u 11;
    %muli 2, 0, 11;
    %pad/u 12;
    %load/vec4 v0x7fffdb2a6890_0;
    %pad/u 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffdb2b6d40, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffdb2b08e0_0;
    %pad/s 6;
    %store/vec4 v0x7fffdb2a6890_0, 0, 6;
T_1.4 ;
    %load/vec4 v0x7fffdb2b08e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdb2b08e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffdb2d42a0_0;
    %load/vec4 v0x7fffdb2d41c0_0;
    %pad/u 10;
    %pad/u 11;
    %muli 2, 0, 11;
    %pad/u 12;
    %load/vec4 v0x7fffdb2a6890_0;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb2b6d40, 0, 4;
    %load/vec4 v0x7fffdb2a6890_0;
    %assign/vec4 v0x7fffdb2d3f40_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffdb2d47b0;
T_2 ;
    %wait E_0x7fffdb2a8410;
    %load/vec4 v0x7fffdb2d5b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb2d5580_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffdb2d5580_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffdb2d5580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb2d5e20, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffdb2d5580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb2d5be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffdb2d5580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb2d5700, 0, 4;
    %load/vec4 v0x7fffdb2d5580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdb2d5580_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffdb2d47b0;
T_3 ;
    %wait E_0x7fffdb25bb80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffdb2d5a20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb2d5e20, 0, 4;
    %load/vec4 v0x7fffdb2d5c80_0;
    %load/vec4 v0x7fffdb2d5a20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb2d5be0, 0, 4;
    %load/vec4 v0x7fffdb2d57a0_0;
    %load/vec4 v0x7fffdb2d5a20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb2d5700, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffdb2d6340;
T_4 ;
    %wait E_0x7fffdb2a8410;
    %load/vec4 v0x7fffdb2d76d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb2d7140_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffdb2d7140_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffdb2d7140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb2d7a00, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffdb2d7140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb2d77c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffdb2d7140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb2d72c0, 0, 4;
    %load/vec4 v0x7fffdb2d7140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdb2d7140_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffdb2d6340;
T_5 ;
    %wait E_0x7fffdb2823a0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffdb2d75c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb2d7a00, 0, 4;
    %load/vec4 v0x7fffdb2d7880_0;
    %load/vec4 v0x7fffdb2d75c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb2d77c0, 0, 4;
    %load/vec4 v0x7fffdb2d7380_0;
    %load/vec4 v0x7fffdb2d75c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdb2d72c0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffdb2d7cd0;
T_6 ;
    %wait E_0x7fffdb26ae80;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffdb2d8060_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffdb2d8060_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffdb2d7f60_0;
    %load/vec4 v0x7fffdb2d8060_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffdb2d8060_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffdb2d8060_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffdb2aa230;
T_7 ;
    %wait E_0x7fffdb2a8410;
    %load/vec4 v0x7fffdb2d8ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdb2d8960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdb2d87e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffdb2d8680_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffdb2d8740_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffdb2d90c0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffdb2d87e0_0, 0;
    %load/vec4 v0x7fffdb2d8740_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffdb2d90c0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffdb2d8a20_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffdb2d8420, 4;
    %assign/vec4 v0x7fffdb2d8680_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb2d8f10_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffdb2d8f10_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffdb2d8c20_0;
    %ix/getv/s 4, v0x7fffdb2d8f10_0;
    %load/vec4a v0x7fffdb2d8d30, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffdb2d8f10_0;
    %load/vec4a v0x7fffdb2d8e10, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffdb2d8f10_0;
    %store/vec4 v0x7fffdb2d8960_0, 4, 1;
    %load/vec4 v0x7fffdb2d8f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdb2d8f10_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffdb2aa230;
T_8 ;
    %wait E_0x7fffdb272b50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb2d8f10_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffdb2d8f10_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffdb2d8c20_0;
    %ix/getv/s 4, v0x7fffdb2d8f10_0;
    %load/vec4a v0x7fffdb2d8d30, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffdb2d8f10_0;
    %load/vec4a v0x7fffdb2d8e10, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffdb2d8f10_0;
    %store/vec4 v0x7fffdb2d8960_0, 4, 1;
    %load/vec4 v0x7fffdb2d8f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdb2d8f10_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffdb2aa230;
T_9 ;
    %wait E_0x7fffdb277970;
    %load/vec4 v0x7fffdb2d8740_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffdb2d90c0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffdb2d87e0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffdb2a9560;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb2d97e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdb2d9a90_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffdb2a9560;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffdb2aa230 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffdb2a9560;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb2d9440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdb2d9880_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdb2d9440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdb2d9880_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb2d9440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb2d9880_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffdb2d9440_0;
    %inv;
    %store/vec4 v0x7fffdb2d9440_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffdb2a9560;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffdb27ebe0, "r" {0 0 0};
    %store/vec4 v0x7fffdb2d9250_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffdb2d9250_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffdb2d9250_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffdb2a9560;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdb2d9650_0, 0;
    %wait E_0x7fffdb2797a0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffdb2d9250_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffdb2d97e0_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffdb2d9a90_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffdb2d97e0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffdb2d9a90_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffdb293a40 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffdb2939c0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffdb293a00 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffdb27ea60 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000000100000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffdb27eb20 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffdb2d9250_0, "%x\012", v0x7fffdb2d9350_0 {0 0 0};
    %store/vec4 v0x7fffdb2d99b0_0, 0, 32;
    %wait E_0x7fffdb2a8410;
    %load/vec4 v0x7fffdb2d9a90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffdb2d9a90_0, 0;
    %load/vec4 v0x7fffdb2d9740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffdb2d97e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffdb2d97e0_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffdb2d9510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdb2d9650_0, 0;
T_14.3 ;
    %wait E_0x7fffdb2a8410;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb2d9650_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
