/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire [9:0] celloutsig_0_0z;
  wire [20:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire [22:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [22:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [15:0] celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = !(in_data[157] ? in_data[162] : in_data[105]);
  assign celloutsig_1_8z = !(celloutsig_1_4z[0] ? celloutsig_1_5z[3] : celloutsig_1_4z[7]);
  assign celloutsig_1_15z = !(celloutsig_1_12z[3] ? celloutsig_1_11z[3] : celloutsig_1_8z);
  assign celloutsig_0_0z = in_data[51:42] + in_data[81:72];
  assign celloutsig_0_11z = { celloutsig_0_8z[13:3], celloutsig_0_1z, celloutsig_0_1z } + celloutsig_0_8z[20:0];
  assign celloutsig_0_1z = celloutsig_0_0z[9:5] + in_data[91:87];
  assign celloutsig_1_6z = { in_data[159:158], celloutsig_1_5z } + { in_data[148:137], celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_10z[14:10], celloutsig_1_2z, celloutsig_1_3z } + { in_data[128:124], celloutsig_1_2z, celloutsig_1_3z };
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_0z[5:3];
  assign celloutsig_0_12z = celloutsig_0_7z[11:9] <= celloutsig_0_9z[3:1];
  assign celloutsig_1_1z = { in_data[178:172], celloutsig_1_0z } <= in_data[127:120];
  assign celloutsig_1_3z = { in_data[152:141], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } <= in_data[140:116];
  assign celloutsig_0_2z = in_data[36:20] <= in_data[83:67];
  assign celloutsig_1_17z = { celloutsig_1_16z[8:1], celloutsig_1_7z } <= { celloutsig_1_6z[10:2], celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_6z = celloutsig_0_3z[2] & ~(celloutsig_0_2z);
  assign celloutsig_1_7z = { celloutsig_1_4z[5:4], celloutsig_1_1z } * celloutsig_1_5z[6:4];
  assign celloutsig_1_16z = { celloutsig_1_6z[10:0], celloutsig_1_5z, celloutsig_1_0z } * { celloutsig_1_5z[8:3], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_0z[9:5], celloutsig_0_3z } >>> { celloutsig_0_8z[14:12], celloutsig_0_4z };
  assign celloutsig_1_9z = in_data[162:160] >>> { celloutsig_1_4z[6], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_5z[9:7], celloutsig_1_6z } >>> { celloutsig_1_16z[14:3], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_4z = celloutsig_0_0z[5:1] - { celloutsig_0_1z[4], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[120:117], celloutsig_1_0z, celloutsig_1_0z } - in_data[172:167];
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } - { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_10z = { in_data[146:137], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_3z } - { in_data[147:143], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_3z = celloutsig_0_0z[6:4] ~^ { celloutsig_0_0z[4:3], celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_4z[6:1], celloutsig_1_5z } ~^ { celloutsig_1_16z[14:8], celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_15z };
  assign celloutsig_0_7z = { celloutsig_0_4z[3:1], celloutsig_0_2z, celloutsig_0_3z, _00_, _00_, celloutsig_0_2z } ~^ { in_data[39:32], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_8z = { celloutsig_0_7z[11:7], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } ~^ { celloutsig_0_4z, _00_, celloutsig_0_1z, celloutsig_0_6z, _00_, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_2z[4:2], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } ~^ { in_data[140:131], celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_5z[8:4] ~^ { celloutsig_1_4z[4:2], celloutsig_1_3z, celloutsig_1_1z };
  assign { out_data[143:128], out_data[112:96], out_data[52:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
