module exercise16(
		input  a, b, c, d, e, f, g,
      output y
);
  wire n1;
  assign n1 = ~(~(~(a & b & c) & d) | ~(e | (f & g)));
  assign y = ~(n1 & n1);
endmodule