Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 13 00:41:37 2023
| Host         : ROG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_clock_module_timing_summary_routed.rpt -pb top_clock_module_timing_summary_routed.pb -rpx top_clock_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_clock_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
TIMING-18  Warning           Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: bin/bD/temp3_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bin/bU/temp3_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bin/min/min_ctr_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bin/min/min_ctr_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bin/min/min_ctr_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bin/min/min_ctr_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bin/min/min_ctr_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bin/min/min_ctr_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: bin/modetog/q_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bin/sec/sec_ctr_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bin/sec/sec_ctr_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bin/sec/sec_ctr_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bin/sec/sec_ctr_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bin/sec/sec_ctr_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bin/sec/sec_ctr_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bin/seconds_gear/clk_out_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.752        0.000                      0                   80        0.140        0.000                      0                   80        4.020        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.752        0.000                      0                   80        0.140        0.000                      0                   80        4.020        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.704ns (18.734%)  route 3.054ns (81.266%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.624     5.145    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  bin/seconds_gear/counter_reg_reg[0]/Q
                         net (fo=3, routed)           1.071     6.673    bin/seconds_gear/counter_reg[0]
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     6.797 r  bin/seconds_gear/counter_reg[25]_i_4/O
                         net (fo=1, routed)           0.797     7.594    bin/seconds_gear/counter_reg[25]_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          1.185     8.903    bin/seconds_gear/clk_out_reg
    SLICE_X4Y21          FDRE                                         r  bin/seconds_gear/counter_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.505    14.846    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  bin/seconds_gear/counter_reg_reg[25]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429    14.655    bin/seconds_gear/counter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.704ns (19.399%)  route 2.925ns (80.601%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.624     5.145    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  bin/seconds_gear/counter_reg_reg[0]/Q
                         net (fo=3, routed)           1.071     6.673    bin/seconds_gear/counter_reg[0]
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     6.797 r  bin/seconds_gear/counter_reg[25]_i_4/O
                         net (fo=1, routed)           0.797     7.594    bin/seconds_gear/counter_reg[25]_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          1.056     8.774    bin/seconds_gear/clk_out_reg
    SLICE_X4Y20          FDRE                                         r  bin/seconds_gear/counter_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  bin/seconds_gear/counter_reg_reg[21]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.429    14.656    bin/seconds_gear/counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.704ns (19.399%)  route 2.925ns (80.601%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.624     5.145    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  bin/seconds_gear/counter_reg_reg[0]/Q
                         net (fo=3, routed)           1.071     6.673    bin/seconds_gear/counter_reg[0]
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     6.797 r  bin/seconds_gear/counter_reg[25]_i_4/O
                         net (fo=1, routed)           0.797     7.594    bin/seconds_gear/counter_reg[25]_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          1.056     8.774    bin/seconds_gear/clk_out_reg
    SLICE_X4Y20          FDRE                                         r  bin/seconds_gear/counter_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  bin/seconds_gear/counter_reg_reg[22]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.429    14.656    bin/seconds_gear/counter_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.704ns (19.399%)  route 2.925ns (80.601%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.624     5.145    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  bin/seconds_gear/counter_reg_reg[0]/Q
                         net (fo=3, routed)           1.071     6.673    bin/seconds_gear/counter_reg[0]
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     6.797 r  bin/seconds_gear/counter_reg[25]_i_4/O
                         net (fo=1, routed)           0.797     7.594    bin/seconds_gear/counter_reg[25]_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          1.056     8.774    bin/seconds_gear/clk_out_reg
    SLICE_X4Y20          FDRE                                         r  bin/seconds_gear/counter_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  bin/seconds_gear/counter_reg_reg[23]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.429    14.656    bin/seconds_gear/counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.704ns (19.399%)  route 2.925ns (80.601%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.624     5.145    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  bin/seconds_gear/counter_reg_reg[0]/Q
                         net (fo=3, routed)           1.071     6.673    bin/seconds_gear/counter_reg[0]
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     6.797 r  bin/seconds_gear/counter_reg[25]_i_4/O
                         net (fo=1, routed)           0.797     7.594    bin/seconds_gear/counter_reg[25]_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          1.056     8.774    bin/seconds_gear/clk_out_reg
    SLICE_X4Y20          FDRE                                         r  bin/seconds_gear/counter_reg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  bin/seconds_gear/counter_reg_reg[24]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.429    14.656    bin/seconds_gear/counter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.704ns (21.087%)  route 2.635ns (78.913%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.624     5.145    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  bin/seconds_gear/counter_reg_reg[0]/Q
                         net (fo=3, routed)           1.071     6.673    bin/seconds_gear/counter_reg[0]
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     6.797 r  bin/seconds_gear/counter_reg[25]_i_4/O
                         net (fo=1, routed)           0.797     7.594    bin/seconds_gear/counter_reg[25]_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          0.766     8.484    bin/seconds_gear/clk_out_reg
    SLICE_X4Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[17]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.429    14.656    bin/seconds_gear/counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.704ns (21.087%)  route 2.635ns (78.913%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.624     5.145    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  bin/seconds_gear/counter_reg_reg[0]/Q
                         net (fo=3, routed)           1.071     6.673    bin/seconds_gear/counter_reg[0]
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     6.797 r  bin/seconds_gear/counter_reg[25]_i_4/O
                         net (fo=1, routed)           0.797     7.594    bin/seconds_gear/counter_reg[25]_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          0.766     8.484    bin/seconds_gear/clk_out_reg
    SLICE_X4Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[18]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.429    14.656    bin/seconds_gear/counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.704ns (21.087%)  route 2.635ns (78.913%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.624     5.145    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  bin/seconds_gear/counter_reg_reg[0]/Q
                         net (fo=3, routed)           1.071     6.673    bin/seconds_gear/counter_reg[0]
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     6.797 r  bin/seconds_gear/counter_reg[25]_i_4/O
                         net (fo=1, routed)           0.797     7.594    bin/seconds_gear/counter_reg[25]_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          0.766     8.484    bin/seconds_gear/clk_out_reg
    SLICE_X4Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[19]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.429    14.656    bin/seconds_gear/counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 bin/seconds_gear/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.704ns (21.087%)  route 2.635ns (78.913%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.624     5.145    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  bin/seconds_gear/counter_reg_reg[0]/Q
                         net (fo=3, routed)           1.071     6.673    bin/seconds_gear/counter_reg[0]
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     6.797 r  bin/seconds_gear/counter_reg[25]_i_4/O
                         net (fo=1, routed)           0.797     7.594    bin/seconds_gear/counter_reg[25]_i_4_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124     7.718 r  bin/seconds_gear/counter_reg[25]_i_1/O
                         net (fo=27, routed)          0.766     8.484    bin/seconds_gear/clk_out_reg
    SLICE_X4Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[20]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.429    14.656    bin/seconds_gear/counter_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 seg7/anode_timer_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/anode_timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.868ns (25.337%)  route 2.558ns (74.663%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.615     5.136    seg7/CLK
    SLICE_X4Y25          FDCE                                         r  seg7/anode_timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.419     5.555 f  seg7/anode_timer_reg[16]/Q
                         net (fo=2, routed)           0.690     6.245    seg7/anode_timer[16]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.297     6.542 r  seg7/anode_timer[0]_i_4/O
                         net (fo=2, routed)           1.182     7.724    seg7/anode_timer[0]_i_4_n_0
    SLICE_X4Y23          LUT5 (Prop_lut5_I2_O)        0.152     7.876 r  seg7/anode_timer[0]_i_1/O
                         net (fo=1, routed)           0.686     8.562    seg7/anode_timer_0[0]
    SLICE_X5Y23          FDCE                                         r  seg7/anode_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.502    14.843    seg7/CLK
    SLICE_X5Y23          FDCE                                         r  seg7/anode_timer_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X5Y23          FDCE (Setup_fdce_C_D)       -0.305    14.763    seg7/anode_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  6.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 bin/bC/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/modetog/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.582     1.465    bin/bC/clk_100MHz_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  bin/bC/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  bin/bC/temp3_reg/Q
                         net (fo=1, routed)           0.058     1.665    bin/bC/t
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.045     1.710 r  bin/bC/q_i_1/O
                         net (fo=1, routed)           0.000     1.710    bin/modetog/q_reg_1
    SLICE_X0Y24          FDRE                                         r  bin/modetog/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.850     1.977    bin/modetog/clk_100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bin/modetog/q_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.091     1.569    bin/modetog/q_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 bin/bU/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bU/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.582     1.465    bin/bU/clk_100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bin/bU/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.128     1.593 r  bin/bU/temp1_reg/Q
                         net (fo=1, routed)           0.119     1.713    bin/bU/temp1
    SLICE_X0Y24          FDRE                                         r  bin/bU/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.850     1.977    bin/bU/clk_100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bin/bU/temp2_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.012     1.477    bin/bU/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 bin/bD/temp2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bD/temp3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.473    bin/bD/clk_100MHz_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  bin/bD/temp2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  bin/bD/temp2_reg/Q
                         net (fo=1, routed)           0.172     1.786    bin/bD/temp2_reg_n_0
    SLICE_X0Y16          FDRE                                         r  bin/bD/temp3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     1.986    bin/bD/clk_100MHz_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  bin/bD/temp3_reg/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.070     1.543    bin/bD/temp3_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 bin/bC/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bC/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.582     1.465    bin/bC/clk_100MHz_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  bin/bC/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  bin/bC/temp1_reg/Q
                         net (fo=1, routed)           0.170     1.776    bin/bC/temp1_reg_n_0
    SLICE_X1Y24          FDRE                                         r  bin/bC/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.850     1.977    bin/bC/clk_100MHz_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  bin/bC/temp2_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.066     1.531    bin/bC/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 bin/bD/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/bD/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.473    bin/bD/clk_100MHz_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  bin/bD/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  bin/bD/temp1_reg/Q
                         net (fo=1, routed)           0.174     1.788    bin/bD/temp1_reg_n_0
    SLICE_X0Y16          FDRE                                         r  bin/bD/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     1.986    bin/bD/clk_100MHz_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  bin/bD/temp2_reg/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.066     1.539    bin/bD/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 bin/seconds_gear/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/clk_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  bin/seconds_gear/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  bin/seconds_gear/clk_out_reg_reg/Q
                         net (fo=8, routed)           0.183     1.796    bin/seconds_gear/led0_OBUF
    SLICE_X3Y17          LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  bin/seconds_gear/clk_out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.841    bin/seconds_gear/clk_out_reg_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  bin/seconds_gear/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.985    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  bin/seconds_gear/clk_out_reg_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.091     1.563    bin/seconds_gear/clk_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 bin/seconds_gear/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  bin/seconds_gear/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  bin/seconds_gear/counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.133     1.744    bin/seconds_gear/counter_reg[11]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  bin/seconds_gear/counter_reg0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.855    bin/seconds_gear/p_1_in[11]
    SLICE_X4Y17          FDRE                                         r  bin/seconds_gear/counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     1.983    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  bin/seconds_gear/counter_reg_reg[11]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.105     1.575    bin/seconds_gear/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 bin/seconds_gear/counter_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.586     1.469    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  bin/seconds_gear/counter_reg_reg[15]/Q
                         net (fo=2, routed)           0.133     1.743    bin/seconds_gear/counter_reg[15]
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  bin/seconds_gear/counter_reg0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.854    bin/seconds_gear/p_1_in[15]
    SLICE_X4Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  bin/seconds_gear/counter_reg_reg[15]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.105     1.574    bin/seconds_gear/counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 bin/seconds_gear/counter_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.585     1.468    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  bin/seconds_gear/counter_reg_reg[19]/Q
                         net (fo=2, routed)           0.134     1.743    bin/seconds_gear/counter_reg[19]
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  bin/seconds_gear/counter_reg0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.854    bin/seconds_gear/p_1_in[19]
    SLICE_X4Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.854     1.981    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  bin/seconds_gear/counter_reg_reg[19]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.105     1.573    bin/seconds_gear/counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 bin/seconds_gear/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/seconds_gear/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  bin/seconds_gear/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  bin/seconds_gear/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.134     1.747    bin/seconds_gear/counter_reg[3]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  bin/seconds_gear/counter_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     1.858    bin/seconds_gear/p_1_in[3]
    SLICE_X4Y15          FDRE                                         r  bin/seconds_gear/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.985    bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  bin/seconds_gear/counter_reg_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.105     1.577    bin/seconds_gear/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y24    bin/bC/temp1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y24    bin/bC/temp2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y24    bin/bC/temp3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y16    bin/bD/temp1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y16    bin/bD/temp2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y16    bin/bD/temp3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y19    bin/bReset/temp3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y24    bin/bU/temp1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y24    bin/bU/temp2_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y19    bin/bReset/temp2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y19    bin/bReset/temp2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y24    bin/bC/temp1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y24    bin/bC/temp1_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y24    bin/bC/temp2_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y24    bin/bC/temp2_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y24    bin/bC/temp3_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y24    bin/bC/temp3_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y16    bin/bD/temp1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y16    bin/bD/temp1_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y19    bin/bReset/temp2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y19    bin/bReset/temp2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y24    bin/bC/temp1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y24    bin/bC/temp1_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y24    bin/bC/temp2_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y24    bin/bC/temp2_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y24    bin/bC/temp3_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y24    bin/bC/temp3_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y16    bin/bD/temp1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y16    bin/bD/temp1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/hr/hrs_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.971ns  (logic 4.434ns (44.472%)  route 5.537ns (55.528%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE                         0.000     0.000 r  bin/hr/hrs_ctr_reg[2]/C
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.484     0.484 f  bin/hr/hrs_ctr_reg[2]/Q
                         net (fo=17, routed)          0.927     1.411    bin/hr/hrs_ctr[2]
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.295     1.706 r  bin/hr/seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.797     2.503    bin/min/seg[6]_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.124     2.627 r  bin/min/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.813     6.440    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.971 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.971    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.800ns  (logic 4.605ns (46.988%)  route 5.195ns (53.012%))
  Logic Levels:           5  (FDCE=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/min/min_ctr_reg[3]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  bin/min/min_ctr_reg[3]/Q
                         net (fo=18, routed)          1.196     1.655    bin/min/v_minutes[3]
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.779 r  bin/min/seg_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.779    bin/hr/seg_OBUF[3]_inst_i_1_0
    SLICE_X2Y23          MUXF7 (Prop_muxf7_I1_O)      0.214     1.993 r  bin/hr/seg_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.852     2.844    bin/hr/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.297     3.141 r  bin/hr/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.148     6.289    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.800 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.800    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.335ns  (logic 4.630ns (49.593%)  route 4.706ns (50.407%))
  Logic Levels:           5  (FDCE=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/min/min_ctr_reg[3]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  bin/min/min_ctr_reg[3]/Q
                         net (fo=18, routed)          1.196     1.655    bin/min/v_minutes[3]
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.779 r  bin/min/seg_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.779    bin/hr/seg_OBUF[3]_inst_i_1_0
    SLICE_X2Y23          MUXF7 (Prop_muxf7_I1_O)      0.214     1.993 r  bin/hr/seg_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.449     2.441    bin/hr/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I4_O)        0.297     2.738 r  bin/hr/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.061     5.800    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.335 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.335    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/hr/hrs_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.951ns  (logic 4.806ns (53.692%)  route 4.145ns (46.308%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE                         0.000     0.000 r  bin/hr/hrs_ctr_reg[2]/C
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.484     0.484 r  bin/hr/hrs_ctr_reg[2]/Q
                         net (fo=17, routed)          1.225     1.709    bin/hr/hrs_ctr[2]
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.295     2.004 r  bin/hr/seg_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.004    bin/hr/seg_OBUF[1]_inst_i_6_n_0
    SLICE_X3Y23          MUXF7 (Prop_muxf7_I0_O)      0.212     2.216 r  bin/hr/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.216    bin/hr/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X3Y23          MUXF8 (Prop_muxf8_I1_O)      0.094     2.310 r  bin/hr/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.921     5.230    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.721     8.951 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.951    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.901ns  (logic 4.759ns (53.470%)  route 4.142ns (46.530%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  bin/min/min_ctr_reg[1]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.422     0.422 r  bin/min/min_ctr_reg[1]/Q
                         net (fo=18, routed)          1.217     1.639    bin/min/v_minutes[1]
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.299     1.938 r  bin/min/seg_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.938    bin/hr/seg_OBUF[2]_inst_i_1_0
    SLICE_X3Y21          MUXF7 (Prop_muxf7_I1_O)      0.217     2.155 r  bin/hr/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.155    bin/hr/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y21          MUXF8 (Prop_muxf8_I1_O)      0.094     2.249 r  bin/hr/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.924     5.174    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.727     8.901 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.901    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/hr/hrs_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.813ns  (logic 4.660ns (52.877%)  route 4.153ns (47.123%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE                         0.000     0.000 r  bin/hr/hrs_ctr_reg[4]/C
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  bin/hr/hrs_ctr_reg[4]/Q
                         net (fo=16, routed)          1.087     1.611    bin/hr/hrs_ctr[4]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     1.735 r  bin/hr/seg_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.735    bin/hr/seg_OBUF[4]_inst_i_6_n_0
    SLICE_X2Y20          MUXF7 (Prop_muxf7_I0_O)      0.209     1.944 r  bin/hr/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.944    bin/hr/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X2Y20          MUXF8 (Prop_muxf8_I1_O)      0.088     2.032 r  bin/hr/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.066     5.098    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.715     8.813 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.813    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.806ns  (logic 4.590ns (52.127%)  route 4.216ns (47.873%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/min/min_ctr_reg[3]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  bin/min/min_ctr_reg[3]/Q
                         net (fo=18, routed)          1.187     1.646    bin/min/v_minutes[3]
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124     1.770 r  bin/min/seg_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.770    bin/hr/seg_OBUF[5]_inst_i_1_0
    SLICE_X3Y22          MUXF7 (Prop_muxf7_I1_O)      0.217     1.987 r  bin/hr/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.987    bin/hr/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X3Y22          MUXF8 (Prop_muxf8_I1_O)      0.094     2.081 r  bin/hr/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.028     5.110    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.696     8.806 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.806    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/hr/hrs_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/hr/hrs_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.823ns  (logic 0.779ns (42.721%)  route 1.044ns (57.279%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE                         0.000     0.000 r  bin/hr/hrs_ctr_reg[2]/C
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.484     0.484 r  bin/hr/hrs_ctr_reg[2]/Q
                         net (fo=17, routed)          1.044     1.528    bin/hr/hrs_ctr[2]
    SLICE_X3Y20          LUT6 (Prop_lut6_I2_O)        0.295     1.823 r  bin/hr/hrs_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.823    bin/hr/hrs_ctr_0[5]
    SLICE_X3Y20          FDCE                                         r  bin/hr/hrs_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/min/min_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.659ns  (logic 0.749ns (45.140%)  route 0.910ns (54.860%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  bin/min/min_ctr_reg[1]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.422     0.422 r  bin/min/min_ctr_reg[1]/Q
                         net (fo=18, routed)          0.910     1.332    bin/min/v_minutes[1]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.327     1.659 r  bin/min/min_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.659    bin/min/min_ctr[1]
    SLICE_X0Y21          FDCE                                         r  bin/min/min_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.647ns  (logic 0.642ns (38.977%)  route 1.005ns (61.023%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[3]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  bin/sec/sec_ctr_reg[3]/Q
                         net (fo=7, routed)           1.005     1.523    bin/sec/sec_ctr_reg[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.124     1.647 r  bin/sec/sec_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.647    bin/sec/p_0_in[4]
    SLICE_X3Y19          FDCE                                         r  bin/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[0]/C
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/sec/sec_ctr_reg[0]/Q
                         net (fo=7, routed)           0.110     0.251    bin/sec/sec_ctr_reg[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.296 r  bin/sec/sec_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.296    bin/sec/p_0_in[3]
    SLICE_X2Y18          FDCE                                         r  bin/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.289%)  route 0.150ns (44.711%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[5]/C
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bin/sec/sec_ctr_reg[5]/Q
                         net (fo=7, routed)           0.150     0.291    bin/sec/sec_ctr_reg[5]
    SLICE_X3Y18          LUT5 (Prop_lut5_I3_O)        0.045     0.336 r  bin/sec/sec_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.336    bin/sec/p_0_in[0]
    SLICE_X3Y18          FDCE                                         r  bin/sec/sec_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.426%)  route 0.156ns (45.574%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[2]/C
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/sec/sec_ctr_reg[2]/Q
                         net (fo=7, routed)           0.156     0.297    bin/sec/sec_ctr_reg[2]
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.045     0.342 r  bin/sec/sec_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.342    bin/sec/p_0_in[5]
    SLICE_X3Y19          FDCE                                         r  bin/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.953%)  route 0.159ns (46.047%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[2]/C
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bin/sec/sec_ctr_reg[2]/Q
                         net (fo=7, routed)           0.159     0.300    bin/sec/sec_ctr_reg[2]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.345 r  bin/sec/sec_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.345    bin/sec/p_0_in[1]
    SLICE_X3Y19          FDCE                                         r  bin/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/min/min_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.191ns (53.577%)  route 0.165ns (46.423%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/min/min_ctr_reg[3]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  bin/min/min_ctr_reg[3]/Q
                         net (fo=18, routed)          0.165     0.311    bin/min/v_minutes[3]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.045     0.356 r  bin/min/min_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.356    bin/min/min_ctr[4]
    SLICE_X1Y21          FDCE                                         r  bin/min/min_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/min/min_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.191ns (53.427%)  route 0.166ns (46.573%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/min/min_ctr_reg[3]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  bin/min/min_ctr_reg[3]/Q
                         net (fo=18, routed)          0.166     0.312    bin/min/v_minutes[3]
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.045     0.357 r  bin/min/min_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.357    bin/min/min_ctr[3]
    SLICE_X1Y21          FDCE                                         r  bin/min/min_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/hr/hrs_ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.191ns (51.431%)  route 0.180ns (48.569%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  bin/hr/hrs_ctr_reg[0]/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  bin/hr/hrs_ctr_reg[0]/Q
                         net (fo=13, routed)          0.180     0.326    bin/hr/hrs_ctr[0]
    SLICE_X1Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  bin/hr/hrs_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    bin/hr/hrs_ctr_0[0]
    SLICE_X1Y20          FDCE                                         r  bin/hr/hrs_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.624%)  route 0.197ns (51.376%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[0]/C
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/sec/sec_ctr_reg[0]/Q
                         net (fo=7, routed)           0.197     0.338    bin/sec/sec_ctr_reg[0]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.045     0.383 r  bin/sec/sec_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.383    bin/sec/p_0_in[2]
    SLICE_X3Y19          FDCE                                         r  bin/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.497%)  route 0.198ns (51.503%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE                         0.000     0.000 r  bin/sec/sec_ctr_reg[0]/C
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/sec/sec_ctr_reg[0]/Q
                         net (fo=7, routed)           0.198     0.339    bin/sec/sec_ctr_reg[0]
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.384 r  bin/sec/sec_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.384    bin/sec/p_0_in[4]
    SLICE_X3Y19          FDCE                                         r  bin/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/min/min_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/min/min_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.191ns (49.164%)  route 0.197ns (50.836%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  bin/min/min_ctr_reg[3]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  bin/min/min_ctr_reg[3]/Q
                         net (fo=18, routed)          0.197     0.343    bin/min/v_minutes[3]
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.045     0.388 r  bin/min/min_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.388    bin/min/min_ctr[2]
    SLICE_X1Y21          FDCE                                         r  bin/min/min_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.859ns  (logic 4.694ns (47.610%)  route 5.165ns (52.390%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.618     5.139    seg7/CLK
    SLICE_X4Y22          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.419     5.558 r  seg7/anode_select_reg[1]/Q
                         net (fo=17, routed)          1.166     6.724    bin/hr/anode_select[1]
    SLICE_X2Y23          MUXF7 (Prop_muxf7_S_O)       0.467     7.191 r  bin/hr/seg_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.852     8.043    bin/hr/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.297     8.340 r  bin/hr/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.148    11.487    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.998 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.998    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.394ns  (logic 4.719ns (50.230%)  route 4.675ns (49.770%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.618     5.139    seg7/CLK
    SLICE_X4Y22          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.419     5.558 r  seg7/anode_select_reg[1]/Q
                         net (fo=17, routed)          1.166     6.724    bin/hr/anode_select[1]
    SLICE_X2Y23          MUXF7 (Prop_muxf7_S_O)       0.467     7.191 r  bin/hr/seg_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.449     7.640    bin/hr/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I4_O)        0.297     7.937 r  bin/hr/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.061    10.998    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.533 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.533    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.152ns  (logic 4.451ns (48.632%)  route 4.701ns (51.368%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.618     5.139    seg7/CLK
    SLICE_X4Y22          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.419     5.558 f  seg7/anode_select_reg[1]/Q
                         net (fo=17, routed)          1.181     6.740    seg7/anode_select[1]
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.327     7.067 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.520    10.587    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    14.291 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.291    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.100ns  (logic 4.249ns (46.697%)  route 4.851ns (53.303%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.618     5.139    seg7/CLK
    SLICE_X4Y22          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.419     5.558 r  seg7/anode_select_reg[1]/Q
                         net (fo=17, routed)          1.037     6.596    bin/min/anode_select[1]
    SLICE_X3Y20          LUT6 (Prop_lut6_I4_O)        0.299     6.895 r  bin/min/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.813    10.708    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.239 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.239    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.027ns  (logic 4.217ns (46.716%)  route 4.810ns (53.284%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.618     5.139    seg7/CLK
    SLICE_X4Y22          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.419     5.558 f  seg7/anode_select_reg[1]/Q
                         net (fo=17, routed)          1.181     6.740    seg7/anode_select[1]
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.299     7.039 r  seg7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.629    10.667    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    14.166 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.166    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.027ns  (logic 4.721ns (52.300%)  route 4.306ns (47.700%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.618     5.139    seg7/CLK
    SLICE_X4Y22          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.419     5.558 r  seg7/anode_select_reg[1]/Q
                         net (fo=17, routed)          1.240     6.798    bin/hr/anode_select[1]
    SLICE_X2Y20          MUXF7 (Prop_muxf7_S_O)       0.489     7.287 r  bin/hr/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.287    bin/hr/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X2Y20          MUXF8 (Prop_muxf8_I0_O)      0.098     7.385 r  bin/hr/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.066    10.451    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.715    14.166 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.166    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.002ns  (logic 4.715ns (52.377%)  route 4.287ns (47.623%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.618     5.139    seg7/CLK
    SLICE_X4Y22          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.419     5.558 r  seg7/anode_select_reg[1]/Q
                         net (fo=17, routed)          1.367     6.925    bin/hr/anode_select[1]
    SLICE_X3Y23          MUXF7 (Prop_muxf7_S_O)       0.471     7.396 r  bin/hr/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.396    bin/hr/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X3Y23          MUXF8 (Prop_muxf8_I0_O)      0.104     7.500 r  bin/hr/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.921    10.420    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.721    14.142 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.142    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.763ns  (logic 4.456ns (50.856%)  route 4.306ns (49.144%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.618     5.139    seg7/CLK
    SLICE_X4Y22          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.419     5.558 r  seg7/anode_select_reg[1]/Q
                         net (fo=17, routed)          0.803     6.361    seg7/anode_select[1]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.325     6.686 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.503    10.190    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    13.902 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.902    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.706ns  (logic 4.241ns (48.711%)  route 4.465ns (51.289%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.618     5.139    seg7/CLK
    SLICE_X4Y22          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.419     5.558 r  seg7/anode_select_reg[1]/Q
                         net (fo=17, routed)          0.803     6.361    seg7/anode_select[1]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.299     6.660 r  seg7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.662    10.323    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.846 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.846    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.473ns  (logic 4.691ns (55.366%)  route 3.782ns (44.634%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.618     5.139    seg7/CLK
    SLICE_X4Y22          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.419     5.558 r  seg7/anode_select_reg[1]/Q
                         net (fo=17, routed)          0.857     6.416    bin/hr/anode_select[1]
    SLICE_X3Y21          MUXF7 (Prop_muxf7_S_O)       0.451     6.867 r  bin/hr/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.867    bin/hr/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y21          MUXF8 (Prop_muxf8_I1_O)      0.094     6.961 r  bin/hr/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.924     9.885    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.727    13.612 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.612    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/hr/hrs_ctr_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.148ns (50.593%)  route 0.145ns (49.407%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.148     1.618 f  bin/bReset/temp3_reg/Q
                         net (fo=18, routed)          0.145     1.763    bin/hr/AR[0]
    SLICE_X3Y20          FDCE                                         f  bin/hr/hrs_ctr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/hr/hrs_ctr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.148ns (41.588%)  route 0.208ns (58.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.148     1.618 f  bin/bReset/temp3_reg/Q
                         net (fo=18, routed)          0.208     1.826    bin/hr/AR[0]
    SLICE_X2Y21          FDCE                                         f  bin/hr/hrs_ctr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/hr/hrs_ctr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.148ns (41.588%)  route 0.208ns (58.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.148     1.618 f  bin/bReset/temp3_reg/Q
                         net (fo=18, routed)          0.208     1.826    bin/hr/AR[0]
    SLICE_X2Y21          FDCE                                         f  bin/hr/hrs_ctr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/hr/hrs_ctr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.148ns (41.588%)  route 0.208ns (58.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.148     1.618 f  bin/bReset/temp3_reg/Q
                         net (fo=18, routed)          0.208     1.826    bin/hr/AR[0]
    SLICE_X2Y21          FDCE                                         f  bin/hr/hrs_ctr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/hr/hrs_ctr_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.148ns (41.588%)  route 0.208ns (58.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.148     1.618 f  bin/bReset/temp3_reg/Q
                         net (fo=18, routed)          0.208     1.826    bin/hr/AR[0]
    SLICE_X2Y21          FDCE                                         f  bin/hr/hrs_ctr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.148ns (41.224%)  route 0.211ns (58.776%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.148     1.618 f  bin/bReset/temp3_reg/Q
                         net (fo=18, routed)          0.211     1.829    bin/sec/AR[0]
    SLICE_X3Y18          FDCE                                         f  bin/sec/sec_ctr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.148ns (41.224%)  route 0.211ns (58.776%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.148     1.618 f  bin/bReset/temp3_reg/Q
                         net (fo=18, routed)          0.211     1.829    bin/sec/AR[0]
    SLICE_X2Y18          FDCE                                         f  bin/sec/sec_ctr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.148ns (35.886%)  route 0.264ns (64.114%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.148     1.618 f  bin/bReset/temp3_reg/Q
                         net (fo=18, routed)          0.264     1.883    bin/sec/AR[0]
    SLICE_X3Y19          FDCE                                         f  bin/sec/sec_ctr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.148ns (35.886%)  route 0.264ns (64.114%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.148     1.618 f  bin/bReset/temp3_reg/Q
                         net (fo=18, routed)          0.264     1.883    bin/sec/AR[0]
    SLICE_X3Y19          FDCE                                         f  bin/sec/sec_ctr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin/sec/sec_ctr_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.148ns (35.886%)  route 0.264ns (64.114%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  bin/bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.148     1.618 f  bin/bReset/temp3_reg/Q
                         net (fo=18, routed)          0.264     1.883    bin/sec/AR[0]
    SLICE_X3Y19          FDCE                                         f  bin/sec/sec_ctr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.792ns  (logic 1.453ns (38.315%)  route 2.339ns (61.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.339     3.792    seg7/AR[0]
    SLICE_X4Y25          FDCE                                         f  seg7/anode_timer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.500     4.841    seg7/CLK
    SLICE_X4Y25          FDCE                                         r  seg7/anode_timer_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.792ns  (logic 1.453ns (38.315%)  route 2.339ns (61.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.339     3.792    seg7/AR[0]
    SLICE_X4Y25          FDCE                                         f  seg7/anode_timer_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.500     4.841    seg7/CLK
    SLICE_X4Y25          FDCE                                         r  seg7/anode_timer_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.792ns  (logic 1.453ns (38.315%)  route 2.339ns (61.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.339     3.792    seg7/AR[0]
    SLICE_X4Y25          FDCE                                         f  seg7/anode_timer_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.500     4.841    seg7/CLK
    SLICE_X4Y25          FDCE                                         r  seg7/anode_timer_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.792ns  (logic 1.453ns (38.315%)  route 2.339ns (61.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.339     3.792    seg7/AR[0]
    SLICE_X4Y25          FDCE                                         f  seg7/anode_timer_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.500     4.841    seg7/CLK
    SLICE_X4Y25          FDCE                                         r  seg7/anode_timer_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.626ns  (logic 1.453ns (40.066%)  route 2.173ns (59.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.173     3.626    seg7/AR[0]
    SLICE_X4Y24          FDCE                                         f  seg7/anode_timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.500     4.841    seg7/CLK
    SLICE_X4Y24          FDCE                                         r  seg7/anode_timer_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.626ns  (logic 1.453ns (40.066%)  route 2.173ns (59.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.173     3.626    seg7/AR[0]
    SLICE_X4Y24          FDCE                                         f  seg7/anode_timer_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.500     4.841    seg7/CLK
    SLICE_X4Y24          FDCE                                         r  seg7/anode_timer_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.626ns  (logic 1.453ns (40.066%)  route 2.173ns (59.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.173     3.626    seg7/AR[0]
    SLICE_X4Y24          FDCE                                         f  seg7/anode_timer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.500     4.841    seg7/CLK
    SLICE_X4Y24          FDCE                                         r  seg7/anode_timer_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.626ns  (logic 1.453ns (40.066%)  route 2.173ns (59.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.173     3.626    seg7/AR[0]
    SLICE_X4Y24          FDCE                                         f  seg7/anode_timer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.500     4.841    seg7/CLK
    SLICE_X4Y24          FDCE                                         r  seg7/anode_timer_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.478ns  (logic 1.453ns (41.774%)  route 2.025ns (58.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.025     3.478    seg7/AR[0]
    SLICE_X4Y23          FDCE                                         f  seg7/anode_timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.502     4.843    seg7/CLK
    SLICE_X4Y23          FDCE                                         r  seg7/anode_timer_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.478ns  (logic 1.453ns (41.774%)  route 2.025ns (58.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.025     3.478    seg7/AR[0]
    SLICE_X4Y23          FDCE                                         f  seg7/anode_timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.502     4.843    seg7/CLK
    SLICE_X4Y23          FDCE                                         r  seg7/anode_timer_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            bin/bD/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.221ns (38.010%)  route 0.360ns (61.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.580    bin/bD/btnD_IBUF
    SLICE_X0Y16          FDRE                                         r  bin/bD/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     1.986    bin/bD/clk_100MHz_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  bin/bD/temp1_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            bin/bC/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.210ns (31.558%)  route 0.454ns (68.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.454     0.664    bin/bC/btnC_IBUF
    SLICE_X1Y24          FDRE                                         r  bin/bC/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.850     1.977    bin/bC/clk_100MHz_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  bin/bC/temp1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bin/bReset/temp2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.221ns (32.600%)  route 0.457ns (67.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=20, routed)          0.457     0.678    bin/bReset/AR[0]
    SLICE_X2Y19          SRL16E                                       r  bin/bReset/temp2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     1.983    bin/bReset/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          SRL16E                                       r  bin/bReset/temp2_reg_srl2/CLK

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            bin/bU/temp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.222ns (29.922%)  route 0.520ns (70.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.520     0.741    bin/bU/btnU_IBUF
    SLICE_X0Y24          FDRE                                         r  bin/bU/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.850     1.977    bin/bU/clk_100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  bin/bU/temp1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.221ns (24.210%)  route 0.692ns (75.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.692     0.913    seg7/AR[0]
    SLICE_X5Y21          FDCE                                         f  seg7/anode_timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.852     1.979    seg7/CLK
    SLICE_X5Y21          FDCE                                         r  seg7/anode_timer_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.221ns (24.210%)  route 0.692ns (75.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.692     0.913    seg7/AR[0]
    SLICE_X5Y21          FDCE                                         f  seg7/anode_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.852     1.979    seg7/CLK
    SLICE_X5Y21          FDCE                                         r  seg7/anode_timer_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_select_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.221ns (22.540%)  route 0.759ns (77.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.759     0.980    seg7/AR[0]
    SLICE_X4Y22          FDCE                                         f  seg7/anode_select_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.851     1.978    seg7/CLK
    SLICE_X4Y22          FDCE                                         r  seg7/anode_select_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_select_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.221ns (22.540%)  route 0.759ns (77.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.759     0.980    seg7/AR[0]
    SLICE_X4Y22          FDCE                                         f  seg7/anode_select_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.851     1.978    seg7/CLK
    SLICE_X4Y22          FDCE                                         r  seg7/anode_select_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.221ns (22.540%)  route 0.759ns (77.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.759     0.980    seg7/AR[0]
    SLICE_X4Y22          FDCE                                         f  seg7/anode_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.851     1.978    seg7/CLK
    SLICE_X4Y22          FDCE                                         r  seg7/anode_timer_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/anode_timer_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.221ns (22.540%)  route 0.759ns (77.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.759     0.980    seg7/AR[0]
    SLICE_X4Y22          FDCE                                         f  seg7/anode_timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.851     1.978    seg7/CLK
    SLICE_X4Y22          FDCE                                         r  seg7/anode_timer_reg[3]/C





