PLLU_BASE,VAR_0
PLLU_BASE_CLKENABLE_USB,VAR_1
PLLU_BASE_OVERRIDE,VAR_2
PLLU_HW_PWRDN_CFG0,VAR_3
PLLU_HW_PWRDN_CFG0_CLK_ENABLE_SWCTL,VAR_4
PLLU_HW_PWRDN_CFG0_CLK_SWITCH_SWCTL,VAR_5
PLLU_HW_PWRDN_CFG0_IDDQ_PD_INCLUDE,VAR_6
PLLU_HW_PWRDN_CFG0_SEQ_ENABLE,VAR_7
PLLU_HW_PWRDN_CFG0_USE_LOCKDET,VAR_8
PLLU_HW_PWRDN_CFG0_USE_SWITCH_DETECT,VAR_9
PLL_ENABLE,VAR_10
UTMIPLL_HW_PWRDN_CFG0,VAR_11
UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE,VAR_12
WARN_ON,FUNC_0
XUSB_PLL_CFG0,VAR_13
XUSB_PLL_CFG0_PLLU_LOCK_DLY_MASK,VAR_14
clk_base,VAR_15
pll_u_vco_params,VAR_16
readl_relaxed,FUNC_1
tegra210_enable_pllu,FUNC_2
tegra210_pllu_set_defaults,FUNC_3
tegra210_utmi_param_configure,FUNC_4
udelay,FUNC_5
writel,FUNC_6
writel_relaxed,FUNC_7
tegra210_init_pllu,FUNC_8
reg,VAR_17
err,VAR_18
