Analysis & Synthesis report for mipsHardware
Thu Oct 17 13:47:48 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |schemeHard|unidadeControle:inst17|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated
 16. Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated
 17. Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated
 18. Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated
 19. Parameter Settings for User Entity Instance: unidadeControle:inst17
 20. Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM
 21. Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_One
 22. Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_Two
 23. Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_Three
 24. Parameter Settings for User Entity Instance: iord:inst5
 25. Parameter Settings for User Entity Instance: memToReg:inst7
 26. Parameter Settings for User Entity Instance: regDST:inst15
 27. Parameter Settings for User Entity Instance: aluSrcB:inst1
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Thu Oct 17 13:47:48 2019         ;
; Quartus II 64-Bit Version     ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                 ; mipsHardware                                  ;
; Top-level Entity Name         ; schemeHard                                    ;
; Family                        ; Stratix II                                    ;
; Logic utilization             ; N/A                                           ;
;     Combinational ALUTs       ; 1,648                                         ;
;     Dedicated logic registers ; 1,305                                         ;
; Total registers               ; 1305                                          ;
; Total pins                    ; 545                                           ;
; Total virtual pins            ; 0                                             ;
; Total block memory bits       ; 8,192                                         ;
; DSP block 9-bit elements      ; 0                                             ;
; Total PLLs                    ; 0                                             ;
; Total DLLs                    ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; schemeHard         ; mipsHardware       ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                        ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------+
; concat.sv                        ; yes             ; User SystemVerilog HDL File        ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/concat.sv                            ;
; instrucoes.mif                   ; yes             ; User Memory Initialization File    ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/instrucoes.mif                       ;
; memToReg.sv                      ; yes             ; User SystemVerilog HDL File        ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv                          ;
; signExtend16to32.sv              ; yes             ; User SystemVerilog HDL File        ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/signExtend16to32.sv                  ;
; schemeHard.bdf                   ; yes             ; User Block Diagram/Schematic File  ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf                       ;
; regDST.sv                        ; yes             ; User SystemVerilog HDL File        ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv                            ;
; Banco_reg.vhd                    ; yes             ; User VHDL File                     ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd                        ;
; iord.sv                          ; yes             ; User SystemVerilog HDL File        ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/iord.sv                              ;
; Registrador.vhd                  ; yes             ; User VHDL File                     ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Registrador.vhd                      ;
; Instr_Reg.vhd                    ; yes             ; User VHDL File                     ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd                        ;
; Memoria.vhd                      ; yes             ; User VHDL File                     ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Memoria.vhd                          ;
; RegDesloc.vhd                    ; yes             ; User VHDL File                     ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/RegDesloc.vhd                        ;
; ula32.vhd                        ; yes             ; User VHDL File                     ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd                            ;
; unidadeControle.sv               ; yes             ; User SystemVerilog HDL File        ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv                   ;
; aluSrcA.sv                       ; yes             ; User SystemVerilog HDL File        ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv                           ;
; aluSrcB.sv                       ; yes             ; User SystemVerilog HDL File        ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcB.sv                           ;
; pcSource.sv                      ; yes             ; User SystemVerilog HDL File        ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/pcSource.sv                          ;
; shiftLeft2_2.sv                  ; yes             ; User SystemVerilog HDL File        ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/shiftLeft2_2.sv                      ;
; xchgMux.sv                       ; yes             ; User SystemVerilog HDL File        ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/xchgMux.sv                           ;
; signExtend1to32.sv               ; yes             ; User SystemVerilog HDL File        ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/signExtend1to32.sv                   ;
; shiftSrcA.sv                     ; yes             ; User SystemVerilog HDL File        ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/shiftSrcA.sv                         ;
; shiftSrcB.sv                     ; yes             ; User SystemVerilog HDL File        ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/shiftSrcB.sv                         ;
; shiftLeft16.sv                   ; yes             ; User SystemVerilog HDL File        ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/shiftLeft16.sv                       ;
; lpm_ram_dq.tdf                   ; yes             ; Megafunction                       ; e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf ;
; altram.tdf                       ; yes             ; Megafunction                       ; e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf     ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_g2a1.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/db/altsyncram_g2a1.tdf               ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 1648  ;
; Dedicated logic registers                     ; 1305  ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 228   ;
;                                               ;       ;
; Total combinational functions                 ; 1648  ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 24    ;
;     -- 6 input functions                      ; 908   ;
;     -- 5 input functions                      ; 253   ;
;     -- 4 input functions                      ; 104   ;
;     -- <=3 input functions                    ; 359   ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 1601  ;
;     -- extended LUT mode                      ; 24    ;
;     -- arithmetic mode                        ; 23    ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 2710  ;
;                                               ;       ;
; Total registers                               ; 1305  ;
;     -- Dedicated logic registers              ; 1305  ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 1,355 ;
;                                               ;       ;
; I/O pins                                      ; 545   ;
; Total block memory bits                       ; 8192  ;
; Maximum fan-out node                          ; clk   ;
; Maximum fan-out                               ; 1338  ;
; Total fan-out                                 ; 14282 ;
; Average fan-out                               ; 4.05  ;
+-----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
; |schemeHard                                     ; 1648 (1)          ; 1305 (0)     ; 8192              ; 0            ; 0       ; 0         ; 0         ; 545  ; 0            ; |schemeHard                                                                                                         ; work         ;
;    |Banco_reg:inst6|                            ; 736 (736)         ; 1024 (1024)  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Banco_reg:inst6                                                                                         ; work         ;
;    |Instr_Reg:inst4|                            ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Instr_Reg:inst4                                                                                         ; work         ;
;    |Memoria:inst2|                              ; 23 (23)           ; 0 (0)        ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2                                                                                           ; work         ;
;       |lpm_ram_dq:MEM_plus_One|                 ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2|lpm_ram_dq:MEM_plus_One                                                                   ; work         ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram                                                       ;              ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block                                  ;              ;
;                |altsyncram_g2a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated   ;              ;
;       |lpm_ram_dq:MEM_plus_Three|               ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2|lpm_ram_dq:MEM_plus_Three                                                                 ;              ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram                                                     ; work         ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block                                ; work         ;
;                |altsyncram_g2a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ; work         ;
;       |lpm_ram_dq:MEM_plus_Two|                 ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2|lpm_ram_dq:MEM_plus_Two                                                                   ;              ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram                                                       ;              ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block                                  ;              ;
;                |altsyncram_g2a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated   ;              ;
;       |lpm_ram_dq:MEM|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2|lpm_ram_dq:MEM                                                                            ; work         ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2|lpm_ram_dq:MEM|altram:sram                                                                ; work         ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block                                           ; work         ;
;                |altsyncram_g2a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated            ; work         ;
;    |RegDesloc:inst13|                           ; 317 (317)         ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|RegDesloc:inst13                                                                                        ; work         ;
;    |Registrador:AluOut|                         ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Registrador:AluOut                                                                                      ; work         ;
;    |Registrador:A|                              ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Registrador:A                                                                                           ; work         ;
;    |Registrador:B|                              ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Registrador:B                                                                                           ; work         ;
;    |Registrador:PC|                             ; 1 (1)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Registrador:PC                                                                                          ; work         ;
;    |Registrador:xchgUnit|                       ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Registrador:xchgUnit                                                                                    ; work         ;
;    |Ula32:inst3|                                ; 127 (127)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|Ula32:inst3                                                                                             ; work         ;
;    |aluSrcA:inst|                               ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|aluSrcA:inst                                                                                            ; work         ;
;    |aluSrcB:inst1|                              ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|aluSrcB:inst1                                                                                           ; work         ;
;    |memToReg:inst7|                             ; 109 (109)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|memToReg:inst7                                                                                          ; work         ;
;    |pcSource:inst16|                            ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|pcSource:inst16                                                                                         ; work         ;
;    |regDST:inst15|                              ; 11 (11)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|regDST:inst15                                                                                           ; work         ;
;    |shiftSrcA:inst18|                           ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|shiftSrcA:inst18                                                                                        ; work         ;
;    |shiftSrcB:inst19|                           ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|shiftSrcB:inst19                                                                                        ; work         ;
;    |unidadeControle:inst17|                     ; 158 (158)         ; 57 (57)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|unidadeControle:inst17                                                                                  ;              ;
;    |xchgMux:inst10|                             ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |schemeHard|xchgMux:inst10                                                                                          ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+--------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM            ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
+--------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |schemeHard|unidadeControle:inst17|state                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------+---------------+------------+------------+-------------+-------------+------------+-----------------------------+------------+------------+-------------+-------------+--------------+------------------+-------------------+---------------+---------------+--------------+--------------+--------------+--------------+
; Name                        ; state.wait_Final ; state.closeWR ; state.jal3 ; state.jal2 ; state.srav2 ; state.sllv2 ; state.srl2 ; state.sll_sra_srl_sllv_srav ; state.sra2 ; state.sll2 ; state.xchg3 ; state.xchg2 ; state.break2 ; state.addi_addiu ; state.add_sub_and ; state.execute ; state.decode2 ; state.decode ; state.fetch3 ; state.fetch2 ; state.fetch1 ;
+-----------------------------+------------------+---------------+------------+------------+-------------+-------------+------------+-----------------------------+------------+------------+-------------+-------------+--------------+------------------+-------------------+---------------+---------------+--------------+--------------+--------------+--------------+
; state.fetch1                ; 0                ; 0             ; 0          ; 0          ; 0           ; 0           ; 0          ; 0                           ; 0          ; 0          ; 0           ; 0           ; 0            ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ;
; state.fetch2                ; 0                ; 0             ; 0          ; 0          ; 0           ; 0           ; 0          ; 0                           ; 0          ; 0          ; 0           ; 0           ; 0            ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0            ; 1            ; 1            ;
; state.fetch3                ; 0                ; 0             ; 0          ; 0          ; 0           ; 0           ; 0          ; 0                           ; 0          ; 0          ; 0           ; 0           ; 0            ; 0                ; 0                 ; 0             ; 0             ; 0            ; 1            ; 0            ; 1            ;
; state.decode                ; 0                ; 0             ; 0          ; 0          ; 0           ; 0           ; 0          ; 0                           ; 0          ; 0          ; 0           ; 0           ; 0            ; 0                ; 0                 ; 0             ; 0             ; 1            ; 0            ; 0            ; 1            ;
; state.decode2               ; 0                ; 0             ; 0          ; 0          ; 0           ; 0           ; 0          ; 0                           ; 0          ; 0          ; 0           ; 0           ; 0            ; 0                ; 0                 ; 0             ; 1             ; 0            ; 0            ; 0            ; 1            ;
; state.execute               ; 0                ; 0             ; 0          ; 0          ; 0           ; 0           ; 0          ; 0                           ; 0          ; 0          ; 0           ; 0           ; 0            ; 0                ; 0                 ; 1             ; 0             ; 0            ; 0            ; 0            ; 1            ;
; state.add_sub_and           ; 0                ; 0             ; 0          ; 0          ; 0           ; 0           ; 0          ; 0                           ; 0          ; 0          ; 0           ; 0           ; 0            ; 0                ; 1                 ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ;
; state.addi_addiu            ; 0                ; 0             ; 0          ; 0          ; 0           ; 0           ; 0          ; 0                           ; 0          ; 0          ; 0           ; 0           ; 0            ; 1                ; 0                 ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ;
; state.break2                ; 0                ; 0             ; 0          ; 0          ; 0           ; 0           ; 0          ; 0                           ; 0          ; 0          ; 0           ; 0           ; 1            ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ;
; state.xchg2                 ; 0                ; 0             ; 0          ; 0          ; 0           ; 0           ; 0          ; 0                           ; 0          ; 0          ; 0           ; 1           ; 0            ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ;
; state.xchg3                 ; 0                ; 0             ; 0          ; 0          ; 0           ; 0           ; 0          ; 0                           ; 0          ; 0          ; 1           ; 0           ; 0            ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ;
; state.sll2                  ; 0                ; 0             ; 0          ; 0          ; 0           ; 0           ; 0          ; 0                           ; 0          ; 1          ; 0           ; 0           ; 0            ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ;
; state.sra2                  ; 0                ; 0             ; 0          ; 0          ; 0           ; 0           ; 0          ; 0                           ; 1          ; 0          ; 0           ; 0           ; 0            ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ;
; state.sll_sra_srl_sllv_srav ; 0                ; 0             ; 0          ; 0          ; 0           ; 0           ; 0          ; 1                           ; 0          ; 0          ; 0           ; 0           ; 0            ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ;
; state.srl2                  ; 0                ; 0             ; 0          ; 0          ; 0           ; 0           ; 1          ; 0                           ; 0          ; 0          ; 0           ; 0           ; 0            ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ;
; state.sllv2                 ; 0                ; 0             ; 0          ; 0          ; 0           ; 1           ; 0          ; 0                           ; 0          ; 0          ; 0           ; 0           ; 0            ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ;
; state.srav2                 ; 0                ; 0             ; 0          ; 0          ; 1           ; 0           ; 0          ; 0                           ; 0          ; 0          ; 0           ; 0           ; 0            ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ;
; state.jal2                  ; 0                ; 0             ; 0          ; 1          ; 0           ; 0           ; 0          ; 0                           ; 0          ; 0          ; 0           ; 0           ; 0            ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ;
; state.jal3                  ; 0                ; 0             ; 1          ; 0          ; 0           ; 0           ; 0          ; 0                           ; 0          ; 0          ; 0           ; 0           ; 0            ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ;
; state.closeWR               ; 0                ; 1             ; 0          ; 0          ; 0           ; 0           ; 0          ; 0                           ; 0          ; 0          ; 0           ; 0           ; 0            ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ;
; state.wait_Final            ; 1                ; 0             ; 0          ; 0          ; 0           ; 0           ; 0          ; 0                           ; 0          ; 0          ; 0           ; 0           ; 0            ; 0                ; 0                 ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ;
+-----------------------------+------------------+---------------+------------+------------+-------------+-------------+------------+-----------------------------+------------+------------+-------------+-------------+--------------+------------------+-------------------+---------------+---------------+--------------+--------------+--------------+--------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+-----------------------------------------------------+----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal  ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------+------------------------+
; memToReg:inst7|memToRegOut[31]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[30]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[29]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[28]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[27]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[26]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[25]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[24]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[23]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[22]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[21]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[20]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[19]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[18]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[17]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[16]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[15]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[14]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[13]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[12]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[11]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[10]                      ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[9]                       ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[8]                       ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[7]                       ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[6]                       ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[5]                       ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[4]                       ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[3]                       ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[2]                       ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[1]                       ; memToReg:inst7|Mux32 ; yes                    ;
; memToReg:inst7|memToRegOut[0]                       ; memToReg:inst7|Mux32 ; yes                    ;
; regDST:inst15|regDSTOut[4]                          ; regDST:inst15|Mux5   ; yes                    ;
; regDST:inst15|regDSTOut[3]                          ; regDST:inst15|Mux5   ; yes                    ;
; regDST:inst15|regDSTOut[2]                          ; regDST:inst15|Mux5   ; yes                    ;
; regDST:inst15|regDSTOut[1]                          ; regDST:inst15|Mux5   ; yes                    ;
; regDST:inst15|regDSTOut[0]                          ; regDST:inst15|Mux5   ; yes                    ;
; Number of user-specified and inferred latches = 37  ;                      ;                        ;
+-----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+----------------------------------------+--------------------------------------------------+
; Register name                          ; Reason for Removal                               ;
+----------------------------------------+--------------------------------------------------+
; unidadeControle:inst17|muxregdst[2]    ; Merged with unidadeControle:inst17|muxxxchgctrl  ;
; unidadeControle:inst17|muxshiftsrca    ; Merged with unidadeControle:inst17|muxshiftsrcb  ;
; unidadeControle:inst17|memwrite        ; Merged with unidadeControle:inst17|muxalusrca[1] ;
; unidadeControle:inst17|iordmux[0..2]   ; Merged with unidadeControle:inst17|muxalusrca[1] ;
; unidadeControle:inst17|epcwrite        ; Merged with unidadeControle:inst17|muxalusrca[1] ;
; unidadeControle:inst17|stateOut[5]     ; Stuck at GND due to stuck port data_in           ;
; unidadeControle:inst17|muxalusrca[1]   ; Stuck at GND due to stuck port data_in           ;
; Registrador:EPC|Saida[0..31]           ; Stuck at GND due to stuck port clock_enable      ;
; unidadeControle:inst17|state~14        ; Lost fanout                                      ;
; unidadeControle:inst17|state~15        ; Lost fanout                                      ;
; unidadeControle:inst17|state~16        ; Lost fanout                                      ;
; unidadeControle:inst17|state~17        ; Lost fanout                                      ;
; unidadeControle:inst17|state~18        ; Lost fanout                                      ;
; unidadeControle:inst17|state~19        ; Lost fanout                                      ;
; unidadeControle:inst17|state~20        ; Lost fanout                                      ;
; Total Number of Removed Registers = 48 ;                                                  ;
+----------------------------------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                         ;
+--------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                        ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+--------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; unidadeControle:inst17|muxalusrca[1] ; Stuck at GND              ; Registrador:EPC|Saida[31], Registrador:EPC|Saida[30], Registrador:EPC|Saida[29], ;
;                                      ; due to stuck port data_in ; Registrador:EPC|Saida[28], Registrador:EPC|Saida[27], Registrador:EPC|Saida[26], ;
;                                      ;                           ; Registrador:EPC|Saida[25], Registrador:EPC|Saida[24], Registrador:EPC|Saida[23], ;
;                                      ;                           ; Registrador:EPC|Saida[22], Registrador:EPC|Saida[21], Registrador:EPC|Saida[20], ;
;                                      ;                           ; Registrador:EPC|Saida[19], Registrador:EPC|Saida[18], Registrador:EPC|Saida[17], ;
;                                      ;                           ; Registrador:EPC|Saida[16], Registrador:EPC|Saida[15], Registrador:EPC|Saida[14], ;
;                                      ;                           ; Registrador:EPC|Saida[13], Registrador:EPC|Saida[12], Registrador:EPC|Saida[11], ;
;                                      ;                           ; Registrador:EPC|Saida[10], Registrador:EPC|Saida[9], Registrador:EPC|Saida[8],   ;
;                                      ;                           ; Registrador:EPC|Saida[7], Registrador:EPC|Saida[6], Registrador:EPC|Saida[5],    ;
;                                      ;                           ; Registrador:EPC|Saida[4], Registrador:EPC|Saida[3], Registrador:EPC|Saida[2],    ;
;                                      ;                           ; Registrador:EPC|Saida[1], Registrador:EPC|Saida[0]                               ;
+--------------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1305  ;
; Number of registers using Synchronous Clear  ; 51    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 1248  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1187  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |schemeHard|Registrador:PC|Saida[0]              ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; Yes        ; |schemeHard|Registrador:PC|Saida[29]             ;
; 4:1                ; 26 bits   ; 52 ALUTs      ; 52 ALUTs             ; 0 ALUTs                ; Yes        ; |schemeHard|Registrador:PC|Saida[8]              ;
; 32:1               ; 32 bits   ; 672 ALUTs     ; 672 ALUTs            ; 0 ALUTs                ; Yes        ; |schemeHard|Registrador:A|Saida[2]               ;
; 32:1               ; 32 bits   ; 672 ALUTs     ; 672 ALUTs            ; 0 ALUTs                ; Yes        ; |schemeHard|Registrador:B|Saida[9]               ;
; 13:1               ; 13 bits   ; 104 ALUTs     ; 52 ALUTs             ; 52 ALUTs               ; Yes        ; |schemeHard|RegDesloc:inst13|temp[13]            ;
; 13:1               ; 13 bits   ; 104 ALUTs     ; 78 ALUTs             ; 26 ALUTs               ; Yes        ; |schemeHard|RegDesloc:inst13|temp[17]            ;
; 129:1              ; 3 bits    ; 258 ALUTs     ; 33 ALUTs             ; 225 ALUTs              ; Yes        ; |schemeHard|unidadeControle:inst17|alucontrol[2] ;
; 1:1                ; 32 bits   ; 0 ALUTs       ; 0 ALUTs              ; 0 ALUTs                ; No         ; |schemeHard|iord:inst5|Mux9                      ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |schemeHard|aluSrcB:inst1|Mux30                  ;
; 3:1                ; 15 bits   ; 30 ALUTs      ; 30 ALUTs             ; 0 ALUTs                ; No         ; |schemeHard|aluSrcB:inst1|Mux0                   ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |schemeHard|aluSrcA:inst|Mux25                   ;
; 4:1                ; 15 bits   ; 30 ALUTs      ; 30 ALUTs             ; 0 ALUTs                ; No         ; |schemeHard|aluSrcB:inst1|Mux26                  ;
; 8:1                ; 32 bits   ; 160 ALUTs     ; 64 ALUTs             ; 96 ALUTs               ; No         ; |schemeHard|Ula32:inst3|Mux36                    ;
; 8:1                ; 32 bits   ; 160 ALUTs     ; 128 ALUTs            ; 32 ALUTs               ; No         ; |schemeHard|Ula32:inst3|Mux12                    ;
; 5:1                ; 5 bits    ; 15 ALUTs      ; 15 ALUTs             ; 0 ALUTs                ; No         ; |schemeHard|regDST:inst15|Mux1                   ;
; 65:1               ; 15 bits   ; 645 ALUTs     ; 60 ALUTs             ; 585 ALUTs              ; No         ; |schemeHard|unidadeControle:inst17|Selector83    ;
; 8:1                ; 16 bits   ; 80 ALUTs      ; 80 ALUTs             ; 0 ALUTs                ; No         ; |schemeHard|memToReg:inst7|Mux27                 ;
; 67:1               ; 2 bits    ; 88 ALUTs      ; 12 ALUTs             ; 76 ALUTs               ; No         ; |schemeHard|unidadeControle:inst17|state         ;
; 9:1                ; 14 bits   ; 84 ALUTs      ; 84 ALUTs             ; 0 ALUTs                ; No         ; |schemeHard|memToReg:inst7|Mux13                 ;
; 127:1              ; 23 bits   ; 1932 ALUTs    ; 299 ALUTs            ; 1633 ALUTs             ; No         ; |schemeHard|unidadeControle:inst17|Selector103   ;
; 129:1              ; 8 bits    ; 688 ALUTs     ; 104 ALUTs            ; 584 ALUTs              ; No         ; |schemeHard|unidadeControle:inst17|state         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unidadeControle:inst17 ;
+-----------------------+---------+-----------------------------------+
; Parameter Name        ; Value   ; Type                              ;
+-----------------------+---------+-----------------------------------+
; fetch1                ; 0000000 ; Unsigned Binary                   ;
; fetch2                ; 0000001 ; Unsigned Binary                   ;
; fetch3                ; 0000010 ; Unsigned Binary                   ;
; decode                ; 0000011 ; Unsigned Binary                   ;
; decode2               ; 0000100 ; Unsigned Binary                   ;
; wait_                 ; 0000101 ; Unsigned Binary                   ;
; execute               ; 0000110 ; Unsigned Binary                   ;
; add_sub_and           ; 0000111 ; Unsigned Binary                   ;
; addi_addiu            ; 0001000 ; Unsigned Binary                   ;
; break2                ; 0001001 ; Unsigned Binary                   ;
; xchg2                 ; 0001010 ; Unsigned Binary                   ;
; xchg3                 ; 0001011 ; Unsigned Binary                   ;
; sll2                  ; 0001101 ; Unsigned Binary                   ;
; sra2                  ; 0001110 ; Unsigned Binary                   ;
; sll_sra_srl_sllv_srav ; 0001111 ; Unsigned Binary                   ;
; srl2                  ; 0010000 ; Unsigned Binary                   ;
; sllv2                 ; 0010001 ; Unsigned Binary                   ;
; srav2                 ; 0010010 ; Unsigned Binary                   ;
; jal2                  ; 0010011 ; Unsigned Binary                   ;
; jal3                  ; 0010100 ; Unsigned Binary                   ;
; closeWR               ; 1000100 ; Unsigned Binary                   ;
; wait_Final            ; 1000101 ; Unsigned Binary                   ;
; formatR               ; 000000  ; Unsigned Binary                   ;
; sll                   ; 000000  ; Unsigned Binary                   ;
; srl                   ; 000010  ; Unsigned Binary                   ;
; sra                   ; 000011  ; Unsigned Binary                   ;
; sllv                  ; 000100  ; Unsigned Binary                   ;
; srav                  ; 000111  ; Unsigned Binary                   ;
; xchg1                 ; 000101  ; Unsigned Binary                   ;
; jr                    ; 001000  ; Unsigned Binary                   ;
; break1                ; 001101  ; Unsigned Binary                   ;
; rte                   ; 010011  ; Unsigned Binary                   ;
; andR                  ; 100100  ; Unsigned Binary                   ;
; addR                  ; 100000  ; Unsigned Binary                   ;
; subR                  ; 100010  ; Unsigned Binary                   ;
; slt                   ; 101010  ; Unsigned Binary                   ;
; addi                  ; 001000  ; Unsigned Binary                   ;
; addiu                 ; 001001  ; Unsigned Binary                   ;
; slti                  ; 001010  ; Unsigned Binary                   ;
; lui                   ; 001111  ; Unsigned Binary                   ;
; j                     ; 000010  ; Unsigned Binary                   ;
; jal                   ; 000011  ; Unsigned Binary                   ;
+-----------------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                  ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                  ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                  ;
; LPM_INDATA             ; REGISTERED     ; Untyped                         ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                         ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                         ;
; LPM_FILE               ; instrucoes.mif ; Untyped                         ;
; USE_EAB                ; ON             ; Untyped                         ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                         ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_One ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                           ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                           ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                           ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                  ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                  ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                  ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                  ;
; USE_EAB                ; ON             ; Untyped                                  ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                                  ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_Two ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                           ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                           ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                           ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                  ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                  ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                  ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                  ;
; USE_EAB                ; ON             ; Untyped                                  ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                                  ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_Three ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                             ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                             ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                             ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                    ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                    ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                    ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                    ;
; USE_EAB                ; ON             ; Untyped                                    ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                                    ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iord:inst5             ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; D              ; 00000000000000000000000011111101 ; Unsigned Binary ;
; E              ; 00000000000000000000000011111110 ; Unsigned Binary ;
; F              ; 00000000000000000000000011111111 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memToReg:inst7         ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; e9             ; 00000000000000000000000011100011 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regDST:inst15 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; D              ; 11101 ; Unsigned Binary                   ;
; E              ; 11111 ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aluSrcB:inst1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; pcMais4        ; 100   ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Oct 17 13:47:36 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mipsHardware -c mipsHardware
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file concat.sv
    Info: Found entity 1: concat
Info: Found 1 design units, including 1 entities, in source file memtoreg.sv
    Info: Found entity 1: memToReg
Info: Found 1 design units, including 1 entities, in source file signextend16to32.sv
    Info: Found entity 1: signExtend16to32
Info: Found 1 design units, including 1 entities, in source file schemehard.bdf
    Info: Found entity 1: schemeHard
Info: Found 1 design units, including 1 entities, in source file regdst.sv
    Info: Found entity 1: regDST
Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd
    Info: Found design unit 1: Banco_reg-behavioral_arch
    Info: Found entity 1: Banco_reg
Info: Found 1 design units, including 1 entities, in source file iord.sv
    Info: Found entity 1: iord
Info: Found 2 design units, including 1 entities, in source file registrador.vhd
    Info: Found design unit 1: Registrador-behavioral_arch
    Info: Found entity 1: Registrador
Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd
    Info: Found design unit 1: Instr_Reg-behavioral_arch
    Info: Found entity 1: Instr_Reg
Info: Found 3 design units, including 1 entities, in source file memoria.vhd
    Info: Found design unit 1: ram_constants
    Info: Found design unit 2: Memoria-behavioral_arch
    Info: Found entity 1: Memoria
Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd
    Info: Found design unit 1: RegDesloc-behavioral_arch
    Info: Found entity 1: RegDesloc
Info: Found 2 design units, including 1 entities, in source file ula32.vhd
    Info: Found design unit 1: Ula32-behavioral
    Info: Found entity 1: Ula32
Info: Found 1 design units, including 1 entities, in source file unidadecontrole.sv
    Info: Found entity 1: unidadeControle
Info: Found 1 design units, including 1 entities, in source file alusrca.sv
    Info: Found entity 1: aluSrcA
Info: Found 1 design units, including 1 entities, in source file alusrcb.sv
    Info: Found entity 1: aluSrcB
Info: Found 1 design units, including 1 entities, in source file pcsource.sv
    Info: Found entity 1: pcSource
Info: Found 1 design units, including 1 entities, in source file shiftleft2_2.sv
    Info: Found entity 1: shiftLeft2_2
Info: Found 1 design units, including 1 entities, in source file xchgmux.sv
    Info: Found entity 1: xchgMux
Info: Found 1 design units, including 1 entities, in source file signextend1to32.sv
    Info: Found entity 1: signExtend1to32
Info: Found 1 design units, including 1 entities, in source file shiftsrca.sv
    Info: Found entity 1: shiftSrcA
Info: Found 1 design units, including 1 entities, in source file shiftsrcb.sv
    Info: Found entity 1: shiftSrcB
Info: Found 1 design units, including 1 entities, in source file shiftleft16.sv
    Info: Found entity 1: shiftLeft16
Info: Elaborating entity "schemeHard" for the top level hierarchy
Info: Elaborating entity "unidadeControle" for hierarchy "unidadeControle:inst17"
Warning (10036): Verilog HDL or VHDL warning at unidadeControle.sv(117): object "count" assigned a value but never read
Info: Elaborating entity "Ula32" for hierarchy "Ula32:inst3"
Info: Elaborating entity "aluSrcA" for hierarchy "aluSrcA:inst"
Warning (10270): Verilog HDL Case Statement warning at aluSrcA.sv(9): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at aluSrcA.sv(9): inferring latch(es) for variable "aluSrcAOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "aluSrcAOut[0]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[1]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[2]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[3]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[4]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[5]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[6]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[7]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[8]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[9]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[10]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[11]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[12]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[13]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[14]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[15]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[16]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[17]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[18]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[19]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[20]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[21]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[22]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[23]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[24]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[25]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[26]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[27]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[28]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[29]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[30]" at aluSrcA.sv(9)
Info (10041): Inferred latch for "aluSrcAOut[31]" at aluSrcA.sv(9)
Info: Elaborating entity "Registrador" for hierarchy "Registrador:PC"
Info: Elaborating entity "pcSource" for hierarchy "pcSource:inst16"
Info: Elaborating entity "concat" for hierarchy "concat:inst22"
Info: Elaborating entity "Instr_Reg" for hierarchy "Instr_Reg:inst4"
Info: Elaborating entity "Memoria" for hierarchy "Memoria:inst2"
Info: Elaborating entity "LPM_RAM_DQ" for hierarchy "Memoria:inst2|LPM_RAM_DQ:MEM"
Info: Elaborated megafunction instantiation "Memoria:inst2|LPM_RAM_DQ:MEM"
Info: Instantiated megafunction "Memoria:inst2|LPM_RAM_DQ:MEM" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "8"
    Info: Parameter "LPM_NUMWORDS" = "0"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "instrucoes.mif"
    Info: Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info: Parameter "USE_EAB" = "ON"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altram" for hierarchy "Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram"
Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices
Info: Elaborated megafunction instantiation "Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram", which is child of megafunction instantiation "Memoria:inst2|LPM_RAM_DQ:MEM"
Info: Elaborating entity "altsyncram" for hierarchy "Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "Memoria:inst2|LPM_RAM_DQ:MEM"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf
    Info: Found entity 1: altsyncram_g2a1
Info: Elaborating entity "altsyncram_g2a1" for hierarchy "Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated"
Info: Elaborating entity "iord" for hierarchy "iord:inst5"
Warning (10270): Verilog HDL Case Statement warning at iord.sv(15): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at iord.sv(15): inferring latch(es) for variable "iordOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "iordOut[0]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[1]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[2]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[3]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[4]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[5]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[6]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[7]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[8]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[9]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[10]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[11]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[12]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[13]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[14]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[15]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[16]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[17]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[18]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[19]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[20]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[21]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[22]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[23]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[24]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[25]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[26]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[27]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[28]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[29]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[30]" at iord.sv(15)
Info (10041): Inferred latch for "iordOut[31]" at iord.sv(15)
Info: Elaborating entity "Banco_reg" for hierarchy "Banco_reg:inst6"
Info: Elaborating entity "memToReg" for hierarchy "memToReg:inst7"
Warning (10270): Verilog HDL Case Statement warning at memToReg.sv(20): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at memToReg.sv(20): inferring latch(es) for variable "memToRegOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "memToRegOut[0]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[1]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[2]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[3]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[4]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[5]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[6]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[7]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[8]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[9]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[10]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[11]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[12]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[13]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[14]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[15]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[16]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[17]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[18]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[19]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[20]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[21]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[22]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[23]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[24]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[25]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[26]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[27]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[28]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[29]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[30]" at memToReg.sv(20)
Info (10041): Inferred latch for "memToRegOut[31]" at memToReg.sv(20)
Info: Elaborating entity "shiftLeft16" for hierarchy "shiftLeft16:inst21"
Info: Elaborating entity "signExtend16to32" for hierarchy "signExtend16to32:inst8"
Info: Elaborating entity "RegDesloc" for hierarchy "RegDesloc:inst13"
Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "shiftSrcA" for hierarchy "shiftSrcA:inst18"
Info: Elaborating entity "shiftSrcB" for hierarchy "shiftSrcB:inst19"
Info: Elaborating entity "xchgMux" for hierarchy "xchgMux:inst10"
Info: Elaborating entity "signExtend1to32" for hierarchy "signExtend1to32:inst9"
Info: Elaborating entity "regDST" for hierarchy "regDST:inst15"
Warning (10270): Verilog HDL Case Statement warning at regDST.sv(13): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at regDST.sv(13): inferring latch(es) for variable "regDSTOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "regDSTOut[0]" at regDST.sv(13)
Info (10041): Inferred latch for "regDSTOut[1]" at regDST.sv(13)
Info (10041): Inferred latch for "regDSTOut[2]" at regDST.sv(13)
Info (10041): Inferred latch for "regDSTOut[3]" at regDST.sv(13)
Info (10041): Inferred latch for "regDSTOut[4]" at regDST.sv(13)
Info: Elaborating entity "aluSrcB" for hierarchy "aluSrcB:inst1"
Info: Elaborating entity "shiftLeft2_2" for hierarchy "shiftLeft2_2:inst11"
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[31]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[30]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[0]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[1]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[2]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[3]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[4]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[5]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[6]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[7]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[8]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[9]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[10]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[11]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[12]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[13]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[14]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[15]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[16]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[17]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[18]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[19]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[20]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[21]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[22]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[23]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[24]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[25]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[26]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[27]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[28]" is permanently enabled
Warning: LATCH primitive "aluSrcA:inst|aluSrcAOut[29]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[31]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[30]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[29]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[28]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[27]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[26]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[25]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[24]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[23]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[22]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[21]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[20]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[19]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[18]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[17]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[16]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[15]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[14]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[13]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[12]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[11]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[10]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[9]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[8]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[7]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[6]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[5]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[4]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[3]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[2]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[1]" is permanently enabled
Warning: LATCH primitive "iord:inst5|iordOut[0]" is permanently enabled
Warning: Latch memToReg:inst7|memToRegOut[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[3]
Warning: Latch memToReg:inst7|memToRegOut[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[1]
Warning: Latch memToReg:inst7|memToRegOut[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxmemtoreg[3]
Warning: Latch regDST:inst15|regDSTOut[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxregdst[1]
Warning: Latch regDST:inst15|regDSTOut[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxregdst[1]
Warning: Latch regDST:inst15|regDSTOut[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxregdst[1]
Warning: Latch regDST:inst15|regDSTOut[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxxxchgctrl
Warning: Latch regDST:inst15|regDSTOut[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal unidadeControle:inst17|muxregdst[1]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "j[1]" is stuck at GND
    Warning (13410): Pin "j[0]" is stuck at GND
    Warning (13410): Pin "LuiOut[15]" is stuck at GND
    Warning (13410): Pin "LuiOut[14]" is stuck at GND
    Warning (13410): Pin "LuiOut[13]" is stuck at GND
    Warning (13410): Pin "LuiOut[12]" is stuck at GND
    Warning (13410): Pin "LuiOut[11]" is stuck at GND
    Warning (13410): Pin "LuiOut[10]" is stuck at GND
    Warning (13410): Pin "LuiOut[9]" is stuck at GND
    Warning (13410): Pin "LuiOut[8]" is stuck at GND
    Warning (13410): Pin "LuiOut[7]" is stuck at GND
    Warning (13410): Pin "LuiOut[6]" is stuck at GND
    Warning (13410): Pin "LuiOut[5]" is stuck at GND
    Warning (13410): Pin "LuiOut[4]" is stuck at GND
    Warning (13410): Pin "LuiOut[3]" is stuck at GND
    Warning (13410): Pin "LuiOut[2]" is stuck at GND
    Warning (13410): Pin "LuiOut[1]" is stuck at GND
    Warning (13410): Pin "LuiOut[0]" is stuck at GND
    Warning (13410): Pin "stateOut[5]" is stuck at GND
Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below.
    Info: Register "unidadeControle:inst17|state~14" lost all its fanouts during netlist optimizations.
    Info: Register "unidadeControle:inst17|state~15" lost all its fanouts during netlist optimizations.
    Info: Register "unidadeControle:inst17|state~16" lost all its fanouts during netlist optimizations.
    Info: Register "unidadeControle:inst17|state~17" lost all its fanouts during netlist optimizations.
    Info: Register "unidadeControle:inst17|state~18" lost all its fanouts during netlist optimizations.
    Info: Register "unidadeControle:inst17|state~19" lost all its fanouts during netlist optimizations.
    Info: Register "unidadeControle:inst17|state~20" lost all its fanouts during netlist optimizations.
Warning: Ignored assignments for entity "mipsHardware" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity mipsHardware -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity mipsHardware -section_id "Root Region" was ignored
Info: Implemented 3346 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 543 output pins
    Info: Implemented 2769 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 172 warnings
    Info: Peak virtual memory: 4528 megabytes
    Info: Processing ended: Thu Oct 17 13:47:48 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:24


