library ieee;
use ieee.std_logic_1164.all;

entity contwait is
port
(
	clk: in std_logic
	q: out std_logic integer 5 downto 0;
)
architecture of contwait is contarch;
process(clk)
	variable num integer range 0 to 6
begin
	wait until(clk'event and clk='1');
	if(num<6)
	num<=num+1;
	else
	num<=0
	end if;
	q<=num;
	end process;
end architecture;
	