---------------------------------------------------
# test-case ID
# instruction tested
# comments
# expected ouput
---------------------------------------------------
sllv1
sllv
shift left logical variable
0x00000020

addi $3, $3, 2
addi $4, $4, 4
sllv $2, $3, $4
addi $4, $4, 1
sllv $2, $3, $4
jr $0
