#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 15 23:03:48 2018
# Process ID: 5494
# Current directory: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1155.074 ; gain = 0.000 ; free physical = 8895 ; free virtual = 12173
INFO: [Netlist 29-17] Analyzing 3154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1960.809 ; gain = 0.000 ; free physical = 8303 ; free virtual = 11580
Restored from archive | CPU: 0.230000 secs | Memory: 1.201660 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1960.809 ; gain = 0.000 ; free physical = 8303 ; free virtual = 11580
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1960.809 ; gain = 805.734 ; free physical = 8312 ; free virtual = 11589
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2024.840 ; gain = 64.031 ; free physical = 8304 ; free virtual = 11580

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f8ebcaf9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2116.840 ; gain = 92.000 ; free physical = 8240 ; free virtual = 11517

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e51e27cc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2116.840 ; gain = 0.000 ; free physical = 8298 ; free virtual = 11575
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 194d9d5b8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2116.840 ; gain = 0.000 ; free physical = 8296 ; free virtual = 11574
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14668d652

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2116.840 ; gain = 0.000 ; free physical = 8288 ; free virtual = 11566
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 244 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14668d652

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2116.840 ; gain = 0.000 ; free physical = 8285 ; free virtual = 11563
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1e598e22a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2172.867 ; gain = 56.027 ; free physical = 8284 ; free virtual = 11561
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e598e22a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2172.867 ; gain = 56.027 ; free physical = 8285 ; free virtual = 11562
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2172.867 ; gain = 0.000 ; free physical = 8285 ; free virtual = 11562
Ending Logic Optimization Task | Checksum: 1e598e22a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2172.867 ; gain = 56.027 ; free physical = 8284 ; free virtual = 11561

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e598e22a

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2172.867 ; gain = 0.000 ; free physical = 8284 ; free virtual = 11562

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e598e22a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.867 ; gain = 0.000 ; free physical = 8284 ; free virtual = 11562
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2172.867 ; gain = 212.059 ; free physical = 8284 ; free virtual = 11562
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2204.883 ; gain = 0.000 ; free physical = 8275 ; free virtual = 11555
INFO: [Common 17-1381] The checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2204.883 ; gain = 32.016 ; free physical = 8263 ; free virtual = 11552
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/danman/sauce/vivado/OpenSesame/ip_repo/qmaxi_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2284.922 ; gain = 80.039 ; free physical = 8239 ; free virtual = 11528
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2284.922 ; gain = 0.000 ; free physical = 8234 ; free virtual = 11523
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f1a4b1c4

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2284.922 ; gain = 0.000 ; free physical = 8234 ; free virtual = 11523
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2284.922 ; gain = 0.000 ; free physical = 8233 ; free virtual = 11523

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5caf83a3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2284.922 ; gain = 0.000 ; free physical = 8211 ; free virtual = 11501

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a96dd633

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2437.332 ; gain = 152.410 ; free physical = 8052 ; free virtual = 11343

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a96dd633

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2437.332 ; gain = 152.410 ; free physical = 8052 ; free virtual = 11343
Phase 1 Placer Initialization | Checksum: a96dd633

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2437.332 ; gain = 152.410 ; free physical = 8052 ; free virtual = 11343

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17af8e69d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 2589.406 ; gain = 304.484 ; free physical = 7987 ; free virtual = 11278

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/coproc_0/inst/enb_AESD_reg_n_0. Replicated 44 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 44 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 44 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2597.410 ; gain = 0.000 ; free physical = 7911 ; free virtual = 11203
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2597.410 ; gain = 0.000 ; free physical = 7911 ; free virtual = 11203

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |           44  |              0  |                     1  |           0  |           1  |  00:00:14  |
|  Total              |           44  |              0  |                     1  |           0  |           1  |  00:00:14  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 13a2c2513

Time (s): cpu = 00:02:45 ; elapsed = 00:01:11 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7904 ; free virtual = 11196
Phase 2 Global Placement | Checksum: 164726cf7

Time (s): cpu = 00:03:01 ; elapsed = 00:01:17 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7932 ; free virtual = 11224

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 164726cf7

Time (s): cpu = 00:03:02 ; elapsed = 00:01:18 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7933 ; free virtual = 11225

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f63b67dd

Time (s): cpu = 00:03:28 ; elapsed = 00:01:25 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7972 ; free virtual = 11265

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 179065e18

Time (s): cpu = 00:03:29 ; elapsed = 00:01:26 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7969 ; free virtual = 11261

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 179065e18

Time (s): cpu = 00:03:29 ; elapsed = 00:01:26 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7969 ; free virtual = 11261

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 179065e18

Time (s): cpu = 00:03:29 ; elapsed = 00:01:26 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7969 ; free virtual = 11261

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 8f551392

Time (s): cpu = 00:03:30 ; elapsed = 00:01:27 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7966 ; free virtual = 11258

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1adb56df2

Time (s): cpu = 00:04:07 ; elapsed = 00:01:59 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7863 ; free virtual = 11157

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 200e6609d

Time (s): cpu = 00:04:10 ; elapsed = 00:02:02 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7868 ; free virtual = 11161

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 200e6609d

Time (s): cpu = 00:04:10 ; elapsed = 00:02:03 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7868 ; free virtual = 11161
Phase 3 Detail Placement | Checksum: 200e6609d

Time (s): cpu = 00:04:10 ; elapsed = 00:02:03 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7869 ; free virtual = 11162

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16cb5c8c7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net design_1_i/coproc_0/inst/reset_reg_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16cb5c8c7

Time (s): cpu = 00:04:37 ; elapsed = 00:02:11 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7927 ; free virtual = 11221
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.354. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e2f74f1e

Time (s): cpu = 00:05:12 ; elapsed = 00:02:47 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7950 ; free virtual = 11243
Phase 4.1 Post Commit Optimization | Checksum: e2f74f1e

Time (s): cpu = 00:05:12 ; elapsed = 00:02:47 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7950 ; free virtual = 11243

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e2f74f1e

Time (s): cpu = 00:05:13 ; elapsed = 00:02:48 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7952 ; free virtual = 11245

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e2f74f1e

Time (s): cpu = 00:05:13 ; elapsed = 00:02:48 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7953 ; free virtual = 11246

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 175bac34e

Time (s): cpu = 00:05:14 ; elapsed = 00:02:48 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7953 ; free virtual = 11246
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 175bac34e

Time (s): cpu = 00:05:14 ; elapsed = 00:02:49 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 7953 ; free virtual = 11246
Ending Placer Task | Checksum: dd7600f0

Time (s): cpu = 00:05:14 ; elapsed = 00:02:49 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 8023 ; free virtual = 11316
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:19 ; elapsed = 00:02:53 . Memory (MB): peak = 2597.410 ; gain = 312.488 ; free physical = 8023 ; free virtual = 11316
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2597.410 ; gain = 0.000 ; free physical = 7907 ; free virtual = 11280
INFO: [Common 17-1381] The checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2597.410 ; gain = 0.000 ; free physical = 7970 ; free virtual = 11284
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2597.410 ; gain = 0.000 ; free physical = 7961 ; free virtual = 11275
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2597.410 ; gain = 0.000 ; free physical = 7967 ; free virtual = 11281
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2597.410 ; gain = 0.000 ; free physical = 7967 ; free virtual = 11281
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1ed80cf4 ConstDB: 0 ShapeSum: be9df3fc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11b6f7719

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2597.410 ; gain = 0.000 ; free physical = 7815 ; free virtual = 11131
Post Restoration Checksum: NetGraph: 87c3a0b8 NumContArr: 93abd661 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11b6f7719

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2597.410 ; gain = 0.000 ; free physical = 7816 ; free virtual = 11131

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11b6f7719

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2597.410 ; gain = 0.000 ; free physical = 7778 ; free virtual = 11094

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11b6f7719

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2597.410 ; gain = 0.000 ; free physical = 7778 ; free virtual = 11094
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1375f4cb8

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2667.953 ; gain = 70.543 ; free physical = 7729 ; free virtual = 11046
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.267  | TNS=0.000  | WHS=-0.181 | THS=-254.730|

Phase 2 Router Initialization | Checksum: 125375299

Time (s): cpu = 00:01:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2667.953 ; gain = 70.543 ; free physical = 7721 ; free virtual = 11038

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1454201aa

Time (s): cpu = 00:02:00 ; elapsed = 00:00:43 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7698 ; free virtual = 11015

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 32682
 Number of Nodes with overlaps = 11495
 Number of Nodes with overlaps = 5344
 Number of Nodes with overlaps = 2333
 Number of Nodes with overlaps = 874
 Number of Nodes with overlaps = 406
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.386 | TNS=-4.954 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11c3e9416

Time (s): cpu = 00:16:23 ; elapsed = 00:04:29 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 6887 ; free virtual = 10414

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1973
 Number of Nodes with overlaps = 603
 Number of Nodes with overlaps = 225
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.324 | TNS=-1.338 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 102f632c2

Time (s): cpu = 00:18:22 ; elapsed = 00:05:07 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7210 ; free virtual = 10715

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 953
 Number of Nodes with overlaps = 539
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.088 | TNS=-0.123 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d3cb19aa

Time (s): cpu = 00:19:48 ; elapsed = 00:05:38 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7217 ; free virtual = 10722

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 2894
 Number of Nodes with overlaps = 418
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.120 | TNS=-0.161 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 12b28e2d7

Time (s): cpu = 00:21:39 ; elapsed = 00:06:22 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7216 ; free virtual = 10721
Phase 4 Rip-up And Reroute | Checksum: 12b28e2d7

Time (s): cpu = 00:21:39 ; elapsed = 00:06:22 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7216 ; free virtual = 10721

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14440e32f

Time (s): cpu = 00:21:46 ; elapsed = 00:06:24 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7214 ; free virtual = 10720
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.043  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14440e32f

Time (s): cpu = 00:21:47 ; elapsed = 00:06:24 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7215 ; free virtual = 10720

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14440e32f

Time (s): cpu = 00:21:47 ; elapsed = 00:06:24 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7215 ; free virtual = 10720
Phase 5 Delay and Skew Optimization | Checksum: 14440e32f

Time (s): cpu = 00:21:47 ; elapsed = 00:06:24 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7215 ; free virtual = 10720

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15e6404e0

Time (s): cpu = 00:21:53 ; elapsed = 00:06:26 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7215 ; free virtual = 10720
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.043  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16af86d12

Time (s): cpu = 00:21:53 ; elapsed = 00:06:26 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7215 ; free virtual = 10720
Phase 6 Post Hold Fix | Checksum: 16af86d12

Time (s): cpu = 00:21:54 ; elapsed = 00:06:26 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7214 ; free virtual = 10720

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 34.8064 %
  Global Horizontal Routing Utilization  = 38.5695 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1141ba884

Time (s): cpu = 00:21:55 ; elapsed = 00:06:27 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7213 ; free virtual = 10718

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1141ba884

Time (s): cpu = 00:21:55 ; elapsed = 00:06:27 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7212 ; free virtual = 10717

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 127a50f7e

Time (s): cpu = 00:22:00 ; elapsed = 00:06:32 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7202 ; free virtual = 10707

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.043  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 127a50f7e

Time (s): cpu = 00:22:00 ; elapsed = 00:06:32 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7196 ; free virtual = 10701
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:22:00 ; elapsed = 00:06:32 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7250 ; free virtual = 10755

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:22:08 ; elapsed = 00:06:36 . Memory (MB): peak = 2741.422 ; gain = 144.012 ; free physical = 7250 ; free virtual = 10755
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2773.438 ; gain = 0.000 ; free physical = 7154 ; free virtual = 10764
INFO: [Common 17-1381] The checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2773.438 ; gain = 32.016 ; free physical = 7242 ; free virtual = 10774
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:44 ; elapsed = 00:00:10 . Memory (MB): peak = 2927.453 ; gain = 73.977 ; free physical = 6973 ; free virtual = 10506
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3052.543 ; gain = 125.090 ; free physical = 6921 ; free virtual = 10462
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Dec 15 23:15:50 2018...
