*SPEF "ieee 1481-1999"
*DESIGN "grid_io_left"
*DATE "11:11:11 Fri 11 11, 1111"
*VENDOR "OpenRCX"
*PROGRAM "Parallel Extraction"
*VERSION "1.0"
*DESIGN_FLOW "NAME_SCOPE LOCAL" "PIN_CAP NONE"
*DIVIDER /
*DELIMITER :
*BUS_DELIMITER []
*T_UNIT 1 NS
*C_UNIT 1 PF
*R_UNIT 1 OHM
*L_UNIT 1 HENRY

*NAME_MAP
*1 ccff_head
*2 ccff_tail
*3 gfpga_pad_GPIO_PAD[0]
*4 gfpga_pad_GPIO_PAD[1]
*5 gfpga_pad_GPIO_PAD[2]
*6 gfpga_pad_GPIO_PAD[3]
*7 pReset
*8 prog_clk
*9 right_width_0_height_0_subtile_0__pin_inpad_0_
*10 right_width_0_height_0_subtile_0__pin_outpad_0_
*11 right_width_0_height_0_subtile_1__pin_inpad_0_
*12 right_width_0_height_0_subtile_1__pin_outpad_0_
*13 right_width_0_height_0_subtile_2__pin_inpad_0_
*14 right_width_0_height_0_subtile_2__pin_outpad_0_
*15 right_width_0_height_0_subtile_3__pin_inpad_0_
*16 right_width_0_height_0_subtile_3__pin_outpad_0_
*19 _00_
*20 _01_
*21 _02_
*22 _03_
*23 clknet_0_prog_clk
*24 clknet_1_0__leaf_prog_clk
*25 clknet_1_1__leaf_prog_clk
*26 logical_tile_io_mode_io__0\.ccff_tail
*27 logical_tile_io_mode_io__1\.ccff_tail
*28 logical_tile_io_mode_io__2\.ccff_tail
*29 net1
*30 net10
*31 net11
*32 net12
*33 net13
*34 net14
*35 net2
*36 net3
*37 net4
*38 net5
*39 net6
*40 net7
*41 net8
*42 net9
*43 ANTENNA_clkbuf_0_prog_clk_I
*44 ANTENNA_input1_I
*45 ANTENNA_input2_I
*46 ANTENNA_input3_I
*47 ANTENNA_input4_I
*48 ANTENNA_input5_I
*49 ANTENNA_input6_I
*50 FILLER_0_0_100
*51 FILLER_0_0_104
*52 FILLER_0_0_112
*53 FILLER_0_0_2
*54 FILLER_0_0_36
*55 FILLER_0_0_40
*56 FILLER_0_0_59
*57 FILLER_0_0_67
*58 FILLER_0_0_80
*59 FILLER_0_0_96
*60 FILLER_0_10_103
*61 FILLER_0_10_107
*62 FILLER_0_10_115
*63 FILLER_0_10_2
*64 FILLER_0_10_34
*65 FILLER_0_10_37
*66 FILLER_0_10_45
*67 FILLER_0_10_83
*68 FILLER_0_10_99
*69 FILLER_0_11_104
*70 FILLER_0_11_112
*71 FILLER_0_11_2
*72 FILLER_0_11_36
*73 FILLER_0_11_70
*74 FILLER_0_1_104
*75 FILLER_0_1_112
*76 FILLER_0_1_2
*77 FILLER_0_1_34
*78 FILLER_0_1_50
*79 FILLER_0_1_52
*80 FILLER_0_1_61
*81 FILLER_0_1_69
*82 FILLER_0_1_72
*83 FILLER_0_2_102
*84 FILLER_0_2_104
*85 FILLER_0_2_107
*86 FILLER_0_2_115
*87 FILLER_0_2_2
*88 FILLER_0_2_34
*89 FILLER_0_2_53
*90 FILLER_0_2_69
*91 FILLER_0_2_71
*92 FILLER_0_2_78
*93 FILLER_0_2_94
*94 FILLER_0_3_12
*95 FILLER_0_3_20
*96 FILLER_0_3_64
*97 FILLER_0_3_68
*98 FILLER_0_3_8
*99 FILLER_0_3_82
*100 FILLER_0_4_102
*101 FILLER_0_4_104
*102 FILLER_0_4_107
*103 FILLER_0_4_109
*104 FILLER_0_4_16
*105 FILLER_0_4_2
*106 FILLER_0_4_24
*107 FILLER_0_4_28
*108 FILLER_0_4_37
*109 FILLER_0_4_39
*110 FILLER_0_4_94
*111 FILLER_0_5_10
*112 FILLER_0_5_101
*113 FILLER_0_5_14
*114 FILLER_0_5_2
*115 FILLER_0_5_65
*116 FILLER_0_5_69
*117 FILLER_0_5_72
*118 FILLER_0_5_80
*119 FILLER_0_5_97
*120 FILLER_0_6_100
*121 FILLER_0_6_102
*122 FILLER_0_6_107
*123 FILLER_0_6_18
*124 FILLER_0_6_2
*125 FILLER_0_6_26
*126 FILLER_0_6_30
*127 FILLER_0_6_32
*128 FILLER_0_6_37
*129 FILLER_0_7_101
*130 FILLER_0_7_12
*131 FILLER_0_7_28
*132 FILLER_0_7_30
*133 FILLER_0_7_65
*134 FILLER_0_7_69
*135 FILLER_0_7_72
*136 FILLER_0_7_8
*137 FILLER_0_7_80
*138 FILLER_0_7_82
*139 FILLER_0_7_99
*140 FILLER_0_8_107
*141 FILLER_0_8_115
*142 FILLER_0_8_2
*143 FILLER_0_8_34
*144 FILLER_0_8_37
*145 FILLER_0_8_45
*146 FILLER_0_8_47
*147 FILLER_0_8_54
*148 FILLER_0_9_104
*149 FILLER_0_9_112
*150 FILLER_0_9_2
*151 FILLER_0_9_34
*152 FILLER_0_9_50
*153 FILLER_0_9_58
*154 FILLER_0_9_62
*155 FILLER_0_9_88
*156 PHY_EDGE_ROW_0_Left_12
*157 PHY_EDGE_ROW_0_Right_0
*158 PHY_EDGE_ROW_10_Left_22
*159 PHY_EDGE_ROW_10_Right_10
*160 PHY_EDGE_ROW_11_Left_23
*161 PHY_EDGE_ROW_11_Right_11
*162 PHY_EDGE_ROW_1_Left_13
*163 PHY_EDGE_ROW_1_Right_1
*164 PHY_EDGE_ROW_2_Left_14
*165 PHY_EDGE_ROW_2_Right_2
*166 PHY_EDGE_ROW_3_Left_15
*167 PHY_EDGE_ROW_3_Right_3
*168 PHY_EDGE_ROW_4_Left_16
*169 PHY_EDGE_ROW_4_Right_4
*170 PHY_EDGE_ROW_5_Left_17
*171 PHY_EDGE_ROW_5_Right_5
*172 PHY_EDGE_ROW_6_Left_18
*173 PHY_EDGE_ROW_6_Right_6
*174 PHY_EDGE_ROW_7_Left_19
*175 PHY_EDGE_ROW_7_Right_7
*176 PHY_EDGE_ROW_8_Left_20
*177 PHY_EDGE_ROW_8_Right_8
*178 PHY_EDGE_ROW_9_Left_21
*179 PHY_EDGE_ROW_9_Right_9
*180 TAP_TAPCELL_ROW_0_24
*181 TAP_TAPCELL_ROW_0_25
*182 TAP_TAPCELL_ROW_0_26
*183 TAP_TAPCELL_ROW_10_40
*184 TAP_TAPCELL_ROW_10_41
*185 TAP_TAPCELL_ROW_11_42
*186 TAP_TAPCELL_ROW_11_43
*187 TAP_TAPCELL_ROW_11_44
*188 TAP_TAPCELL_ROW_1_27
*189 TAP_TAPCELL_ROW_2_28
*190 TAP_TAPCELL_ROW_2_29
*191 TAP_TAPCELL_ROW_3_30
*192 TAP_TAPCELL_ROW_4_31
*193 TAP_TAPCELL_ROW_4_32
*194 TAP_TAPCELL_ROW_5_33
*195 TAP_TAPCELL_ROW_6_34
*196 TAP_TAPCELL_ROW_6_35
*197 TAP_TAPCELL_ROW_7_36
*198 TAP_TAPCELL_ROW_8_37
*199 TAP_TAPCELL_ROW_8_38
*200 TAP_TAPCELL_ROW_9_39
*201 _04_
*202 _05_
*203 _06_
*204 _07_
*205 _08_
*206 _09_
*207 _10_
*208 _11_
*209 _12_
*210 _13_
*211 _14_
*212 _15_
*213 _16_
*214 _17_
*215 _18_
*216 _19_
*217 clkbuf_0_prog_clk
*218 clkbuf_1_0__f_prog_clk
*219 clkbuf_1_1__f_prog_clk
*220 hold1
*221 hold2
*222 hold3
*223 input1
*224 input2
*225 input3
*226 input4
*227 input5
*228 input6
*229 output10
*230 output11
*231 output7
*232 output8
*233 output9

*PORTS
ccff_head I
ccff_tail O
gfpga_pad_GPIO_PAD[0] I
gfpga_pad_GPIO_PAD[1] I
gfpga_pad_GPIO_PAD[2] I
gfpga_pad_GPIO_PAD[3] I
pReset I
prog_clk I
right_width_0_height_0_subtile_0__pin_inpad_0_ O
right_width_0_height_0_subtile_0__pin_outpad_0_ I
right_width_0_height_0_subtile_1__pin_inpad_0_ O
right_width_0_height_0_subtile_1__pin_outpad_0_ I
right_width_0_height_0_subtile_2__pin_inpad_0_ O
right_width_0_height_0_subtile_2__pin_outpad_0_ I
right_width_0_height_0_subtile_3__pin_inpad_0_ O
right_width_0_height_0_subtile_3__pin_outpad_0_ I

*D_NET *1 0.00101193
*CONN
*P ccff_head I
*I *44:I I *D gf180mcu_fd_sc_mcu7t5v0__antenna
*I *223:I I *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*CAP
1 ccff_head 0.000177032
2 *44:I 0.000208091
3 *223:I 4.72841e-05
4 *1:5 0.000432407
5 *44:I *205:D 1.52768e-05
6 *44:I *8:17 3.64733e-05
7 *223:I *205:D 4.27914e-05
8 *1:5 *8:17 5.25699e-05
*RES
1 ccff_head *1:5 1.406 
2 *1:5 *223:I 9.38 
3 *1:5 *44:I 10.368 
*END

*D_NET *2 0.000804688
*CONN
*P ccff_tail O
*I *231:Z O *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_3
*CAP
1 ccff_tail 0.000395654
2 *231:Z 0.000395654
3 ccff_tail *45:I 0
4 ccff_tail *7:13 1.33809e-05
*RES
1 *231:Z ccff_tail 11.394 
*END

*D_NET *3 0.00405875
*CONN
*P gfpga_pad_GPIO_PAD[0] I
*I *212:Z O *D gf180mcu_fd_sc_mcu7t5v0__buf_3
*CAP
1 gfpga_pad_GPIO_PAD[0] 0.00099666
2 *212:Z 0.00099666
3 gfpga_pad_GPIO_PAD[0] right_width_0_height_0_subtile_0__pin_inpad_0_ 4.77329e-05
4 gfpga_pad_GPIO_PAD[0] *45:I 0
5 gfpga_pad_GPIO_PAD[0] *206:D 9.88736e-06
6 gfpga_pad_GPIO_PAD[0] *208:RN 0.000427332
7 gfpga_pad_GPIO_PAD[0] *232:I 0.00158048
8 gfpga_pad_GPIO_PAD[0] *7:13 0
9 gfpga_pad_GPIO_PAD[0] *35:8 0
10 gfpga_pad_GPIO_PAD[0] *36:12 0
*RES
1 *212:Z gfpga_pad_GPIO_PAD[0] 17.778 
*END

*D_NET *4 0.0040414
*CONN
*P gfpga_pad_GPIO_PAD[1] I
*I *211:Z O *D gf180mcu_fd_sc_mcu7t5v0__buf_3
*CAP
1 gfpga_pad_GPIO_PAD[1] 0.00133302
2 *211:Z 0.00133302
3 gfpga_pad_GPIO_PAD[1] right_width_0_height_0_subtile_1__pin_inpad_0_ 0.000402583
4 gfpga_pad_GPIO_PAD[1] right_width_0_height_0_subtile_3__pin_inpad_0_ 0.000111727
5 gfpga_pad_GPIO_PAD[1] *205:RN 8.95196e-05
6 gfpga_pad_GPIO_PAD[1] *209:I 0.000118441
7 gfpga_pad_GPIO_PAD[1] *211:I 0
8 gfpga_pad_GPIO_PAD[1] *226:I 1.44832e-05
9 gfpga_pad_GPIO_PAD[1] *230:I 0.000558505
10 gfpga_pad_GPIO_PAD[1] *233:I 2.68521e-05
11 gfpga_pad_GPIO_PAD[1] *12:9 3.59666e-05
12 gfpga_pad_GPIO_PAD[1] *37:8 0
13 gfpga_pad_GPIO_PAD[1] *39:8 1.72912e-05
*RES
1 *211:Z gfpga_pad_GPIO_PAD[1] 23.798 
*END

*D_NET *5 0.00384468
*CONN
*P gfpga_pad_GPIO_PAD[2] I
*I *210:Z O *D gf180mcu_fd_sc_mcu7t5v0__buf_3
*CAP
1 gfpga_pad_GPIO_PAD[2] 0.00142585
2 *210:Z 0.00142585
3 gfpga_pad_GPIO_PAD[2] gfpga_pad_GPIO_PAD[3] 2.22657e-05
4 gfpga_pad_GPIO_PAD[2] right_width_0_height_0_subtile_2__pin_inpad_0_ 6.98783e-05
5 gfpga_pad_GPIO_PAD[2] *205:D 0.000531876
6 gfpga_pad_GPIO_PAD[2] *205:CLK 0.000365834
7 gfpga_pad_GPIO_PAD[2] *209:I 3.12886e-06
8 gfpga_pad_GPIO_PAD[2] *229:I 0
*RES
1 *210:Z gfpga_pad_GPIO_PAD[2] 28.602 
*END

*D_NET *6 0.00331402
*CONN
*P gfpga_pad_GPIO_PAD[3] I
*I *209:Z O *D gf180mcu_fd_sc_mcu7t5v0__buf_3
*CAP
1 gfpga_pad_GPIO_PAD[3] 0.00105286
2 *209:Z 0.00105286
3 gfpga_pad_GPIO_PAD[3] *209:I 0
4 gfpga_pad_GPIO_PAD[3] *210:I 0.000732431
5 gfpga_pad_GPIO_PAD[3] *16:5 0.000453602
6 gfpga_pad_GPIO_PAD[3] *39:8 0
7 gfpga_pad_GPIO_PAD[2] gfpga_pad_GPIO_PAD[3] 2.22657e-05
*RES
1 *209:Z gfpga_pad_GPIO_PAD[3] 13.278 
*END

*D_NET *7 0.00150971
*CONN
*P pReset I
*I *224:I I *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_2
*I *45:I I *D gf180mcu_fd_sc_mcu7t5v0__antenna
*CAP
1 pReset 0.000362182
2 *224:I 4.242e-05
3 *45:I 0.000172748
4 *7:13 0.00057735
5 *45:I *35:8 0.000341626
6 ccff_tail *45:I 0
7 ccff_tail *7:13 1.33809e-05
8 gfpga_pad_GPIO_PAD[0] *45:I 0
9 gfpga_pad_GPIO_PAD[0] *7:13 0
*RES
1 pReset *7:13 3.078 
2 *7:13 *45:I 10.596 
3 *7:13 *224:I 9.228 
*END

*D_NET *8 0.00361502
*CONN
*P prog_clk I
*I *43:I I *D gf180mcu_fd_sc_mcu7t5v0__antenna
*I *217:I I *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_16
*CAP
1 prog_clk 0.00119041
2 *43:I 0
3 *217:I 0.000237113
4 *8:17 0.00142752
5 *217:I *206:D 0.000220193
6 *8:17 *202:I 0
7 *8:17 *206:D 5.29084e-05
8 *8:17 *206:RN 1.15275e-05
9 *8:17 *206:CLK 0.000386304
10 *44:I *8:17 3.64733e-05
11 *1:5 *8:17 5.25699e-05
*RES
1 prog_clk *8:17 12.67 
2 *8:17 *217:I 15.248 
3 *8:17 *43:I 4.5 
*END

*D_NET *9 0.000910492
*CONN
*P right_width_0_height_0_subtile_0__pin_inpad_0_ O
*I *232:Z O *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_3
*CAP
1 right_width_0_height_0_subtile_0__pin_inpad_0_ 0.000412241
2 *232:Z 0.000412241
3 right_width_0_height_0_subtile_0__pin_inpad_0_ *10:7 3.82765e-05
4 gfpga_pad_GPIO_PAD[0] right_width_0_height_0_subtile_0__pin_inpad_0_ 4.77329e-05
*RES
1 *232:Z right_width_0_height_0_subtile_0__pin_inpad_0_ 11.546 
*END

*D_NET *10 0.000820607
*CONN
*P right_width_0_height_0_subtile_0__pin_outpad_0_ I
*I *46:I I *D gf180mcu_fd_sc_mcu7t5v0__antenna
*I *225:I I *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*CAP
1 right_width_0_height_0_subtile_0__pin_outpad_0_ 0.000234598
2 *46:I 0
3 *225:I 0.000156567
4 *10:7 0.000391165
5 right_width_0_height_0_subtile_0__pin_inpad_0_ *10:7 3.82765e-05
*RES
1 right_width_0_height_0_subtile_0__pin_outpad_0_ *10:7 5.906 
2 *10:7 *225:I 5.412 
3 *10:7 *46:I 4.5 
*END

*D_NET *11 0.00255561
*CONN
*P right_width_0_height_0_subtile_1__pin_inpad_0_ O
*I *233:Z O *D gf180mcu_fd_sc_mcu7t5v0__buf_3
*CAP
1 right_width_0_height_0_subtile_1__pin_inpad_0_ 0.000691105
2 *233:Z 0.000691105
3 right_width_0_height_0_subtile_1__pin_inpad_0_ *233:I 0.000673007
4 right_width_0_height_0_subtile_1__pin_inpad_0_ *12:9 9.78133e-05
5 gfpga_pad_GPIO_PAD[1] right_width_0_height_0_subtile_1__pin_inpad_0_ 0.000402583
*RES
1 *233:Z right_width_0_height_0_subtile_1__pin_inpad_0_ 19.998 
*END

*D_NET *12 0.00179395
*CONN
*P right_width_0_height_0_subtile_1__pin_outpad_0_ I
*I *226:I I *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*I *47:I I *D gf180mcu_fd_sc_mcu7t5v0__antenna
*CAP
1 right_width_0_height_0_subtile_1__pin_outpad_0_ 0.000674868
2 *226:I 1.78358e-05
3 *47:I 5.46724e-05
4 *12:9 0.000747376
5 *226:I *233:I 7.71175e-06
6 *12:9 right_width_0_height_0_subtile_3__pin_inpad_0_ 9.89674e-05
7 *12:9 *230:I 2.5588e-05
8 *12:9 *233:I 1.86699e-05
9 gfpga_pad_GPIO_PAD[1] *226:I 1.44832e-05
10 gfpga_pad_GPIO_PAD[1] *12:9 3.59666e-05
11 right_width_0_height_0_subtile_1__pin_inpad_0_ *12:9 9.78133e-05
*RES
1 right_width_0_height_0_subtile_1__pin_outpad_0_ *12:9 5.206 
2 *12:9 *47:I 4.88 
3 *12:9 *226:I 4.728 
*END

*D_NET *13 0.000617977
*CONN
*P right_width_0_height_0_subtile_2__pin_inpad_0_ O
*I *229:Z O *D gf180mcu_fd_sc_mcu7t5v0__buf_3
*CAP
1 right_width_0_height_0_subtile_2__pin_inpad_0_ 0.000208023
2 *229:Z 0.000208023
3 right_width_0_height_0_subtile_2__pin_inpad_0_ *48:I 1.45899e-05
4 right_width_0_height_0_subtile_2__pin_inpad_0_ *205:D 2.41598e-05
5 right_width_0_height_0_subtile_2__pin_inpad_0_ *14:5 5.25699e-05
6 right_width_0_height_0_subtile_2__pin_inpad_0_ *38:10 4.07337e-05
7 gfpga_pad_GPIO_PAD[2] right_width_0_height_0_subtile_2__pin_inpad_0_ 6.98783e-05
*RES
1 *229:Z right_width_0_height_0_subtile_2__pin_inpad_0_ 11.014 
*END

*D_NET *14 0.000862017
*CONN
*P right_width_0_height_0_subtile_2__pin_outpad_0_ I
*I *48:I I *D gf180mcu_fd_sc_mcu7t5v0__antenna
*I *227:I I *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*CAP
1 right_width_0_height_0_subtile_2__pin_outpad_0_ 0.000177032
2 *48:I 0.000144369
3 *227:I 4.03093e-05
4 *14:5 0.00036171
5 *48:I *38:10 6.68508e-05
6 *227:I *38:10 4.58601e-06
7 right_width_0_height_0_subtile_2__pin_inpad_0_ *48:I 1.45899e-05
8 right_width_0_height_0_subtile_2__pin_inpad_0_ *14:5 5.25699e-05
*RES
1 right_width_0_height_0_subtile_2__pin_outpad_0_ *14:5 1.406 
2 *14:5 *227:I 9.228 
3 *14:5 *48:I 10.14 
*END

*D_NET *15 0.00175088
*CONN
*P right_width_0_height_0_subtile_3__pin_inpad_0_ O
*I *230:Z O *D gf180mcu_fd_sc_mcu7t5v0__buf_3
*CAP
1 right_width_0_height_0_subtile_3__pin_inpad_0_ 0.000621849
2 *230:Z 0.000621849
3 right_width_0_height_0_subtile_3__pin_inpad_0_ *230:I 3.07734e-05
4 right_width_0_height_0_subtile_3__pin_inpad_0_ *16:5 0.000111267
5 right_width_0_height_0_subtile_3__pin_inpad_0_ *39:8 0.000154451
6 gfpga_pad_GPIO_PAD[1] right_width_0_height_0_subtile_3__pin_inpad_0_ 0.000111727
7 *12:9 right_width_0_height_0_subtile_3__pin_inpad_0_ 9.89674e-05
*RES
1 *230:Z right_width_0_height_0_subtile_3__pin_inpad_0_ 18.706 
*END

*D_NET *16 0.00136766
*CONN
*P right_width_0_height_0_subtile_3__pin_outpad_0_ I
*I *228:I I *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*I *49:I I *D gf180mcu_fd_sc_mcu7t5v0__antenna
*CAP
1 right_width_0_height_0_subtile_3__pin_outpad_0_ 0.000331769
2 *228:I 6.79126e-05
3 *49:I 0
4 *16:5 0.000399682
5 *16:5 *39:8 3.42287e-06
6 gfpga_pad_GPIO_PAD[3] *16:5 0.000453602
7 right_width_0_height_0_subtile_3__pin_inpad_0_ *16:5 0.000111267
*RES
1 right_width_0_height_0_subtile_3__pin_outpad_0_ *16:5 3.686 
2 *16:5 *49:I 4.5 
3 *16:5 *228:I 4.88 
*END

*D_NET *19 0.00173718
*CONN
*I *205:RN I *D gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
*I *201:ZN O *D gf180mcu_fd_sc_mcu7t5v0__clkinv_2
*CAP
1 *205:RN 0.00077907
2 *201:ZN 0.00077907
3 *205:RN *202:I 0
4 *205:RN *209:I 8.95196e-05
5 gfpga_pad_GPIO_PAD[1] *205:RN 8.95196e-05
*RES
1 *201:ZN *205:RN 13.788 
*END

*D_NET *20 0.00149158
*CONN
*I *206:RN I *D gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
*I *202:ZN O *D gf180mcu_fd_sc_mcu7t5v0__clkinv_2
*CAP
1 *206:RN 0.000496339
2 *202:ZN 0.000496339
3 *206:RN *202:I 0.000226587
4 *206:RN *206:D 0.000223105
5 *206:RN *35:22 3.76806e-05
6 *8:17 *206:RN 1.15275e-05
*RES
1 *202:ZN *206:RN 21.952 
*END

*D_NET *21 0.000634268
*CONN
*I *207:RN I *D gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
*I *203:ZN O *D gf180mcu_fd_sc_mcu7t5v0__clkinv_2
*CAP
1 *207:RN 0.000315665
2 *203:ZN 0.000315665
3 *207:RN *220:I 2.9378e-06
*RES
1 *203:ZN *207:RN 10.824 
*END

*D_NET *22 0.00171942
*CONN
*I *208:RN I *D gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
*I *204:ZN O *D gf180mcu_fd_sc_mcu7t5v0__clkinv_2
*CAP
1 *208:RN 0.000467323
2 *204:ZN 0.000467323
3 *208:RN *221:I 0.000194506
4 *208:RN *231:I 0.000162937
5 *208:RN *36:12 0
6 gfpga_pad_GPIO_PAD[0] *208:RN 0.000427332
*RES
1 *204:ZN *208:RN 21.572 
*END

*D_NET *23 0.00185843
*CONN
*I *218:I I *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_16
*I *219:I I *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_16
*I *217:Z O *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_16
*CAP
1 *218:I 9.26603e-05
2 *219:I 0.000138984
3 *217:Z 0
4 *23:4 0.000231644
5 *218:I *208:D 3.07734e-05
6 *218:I *208:CLK 0.000164594
7 *219:I *208:CLK 0.000910626
8 *219:I *220:I 0.000141888
9 *219:I *35:18 0.000147262
*RES
1 *217:Z *23:4 4.5 
2 *23:4 *219:I 7.084 
3 *23:4 *218:I 5.488 
*END

*D_NET *24 0.00252568
*CONN
*I *206:CLK I *D gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
*I *205:CLK I *D gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
*I *218:Z O *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_16
*CAP
1 *206:CLK 0.000255834
2 *205:CLK 0.000273052
3 *218:Z 0
4 *24:4 0.000528886
5 *205:CLK *205:D 0.000715765
6 gfpga_pad_GPIO_PAD[2] *205:CLK 0.000365834
7 *8:17 *206:CLK 0.000386304
*RES
1 *218:Z *24:4 4.5 
2 *24:4 *205:CLK 7.692 
3 *24:4 *206:CLK 6.552 
*END

*D_NET *25 0.00464285
*CONN
*I *208:CLK I *D gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
*I *207:CLK I *D gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
*I *219:Z O *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_16
*CAP
1 *208:CLK 0.000495173
2 *207:CLK 0.000443199
3 *219:Z 0.000239596
4 *25:8 0.00117797
5 *207:CLK *207:D 0.000156603
6 *207:CLK *35:22 0.000618745
7 *208:CLK *208:D 7.01996e-05
8 *208:CLK *220:I 9.17202e-06
9 *25:8 *207:D 0.000130308
10 *25:8 *35:22 0.000226661
11 *218:I *208:CLK 0.000164594
12 *219:I *208:CLK 0.000910626
*RES
1 *219:Z *25:8 11.052 
2 *25:8 *207:CLK 12.648 
3 *25:8 *208:CLK 13.484 
*END

*D_NET *26 0.0033802
*CONN
*I *221:I I *D gf180mcu_fd_sc_mcu7t5v0__dlyb_1
*I *205:Q O *D gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
*CAP
1 *221:I 0.00135215
2 *205:Q 0.00135215
3 *221:I *231:I 0.000481405
4 *221:I *36:12 0
5 *208:RN *221:I 0.000194506
*RES
1 *205:Q *221:I 26.36 
*END

*D_NET *27 0.00217819
*CONN
*I *220:I I *D gf180mcu_fd_sc_mcu7t5v0__dlyb_1
*I *206:Q O *D gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
*CAP
1 *220:I 0.000551532
2 *206:Q 0.000551532
3 *220:I *203:I 0.000336482
4 *220:I *207:D 0.000267148
5 *220:I *35:18 0.000317494
6 *207:RN *220:I 2.9378e-06
7 *208:CLK *220:I 9.17202e-06
8 *219:I *220:I 0.000141888
*RES
1 *206:Q *220:I 22.864 
*END

*D_NET *28 0.00159637
*CONN
*I *222:I I *D gf180mcu_fd_sc_mcu7t5v0__dlyb_1
*I *207:Q O *D gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
*CAP
1 *222:I 0.000798186
2 *207:Q 0.000798186
3 *222:I *35:18 0
*RES
1 *207:Q *222:I 22.636 
*END

*D_NET *29 0.00350527
*CONN
*I *205:D I *D gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
*I *223:Z O *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*CAP
1 *205:D 0.000969701
2 *223:Z 0.000969701
3 *205:D *229:I 0.000202575
4 *205:D *38:10 3.34255e-05
5 gfpga_pad_GPIO_PAD[2] *205:D 0.000531876
6 right_width_0_height_0_subtile_2__pin_inpad_0_ *205:D 2.41598e-05
7 *44:I *205:D 1.52768e-05
8 *205:CLK *205:D 0.000715765
9 *223:I *205:D 4.27914e-05
*RES
1 *223:Z *205:D 26.208 
*END

*D_NET *30 0.00132898
*CONN
*I *229:I I *D gf180mcu_fd_sc_mcu7t5v0__buf_3
*I *215:Z O *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*CAP
1 *229:I 0.000330515
2 *215:Z 0.000330515
3 *229:I *215:I 3.38043e-05
4 *229:I *38:10 0.000431568
5 gfpga_pad_GPIO_PAD[2] *229:I 0
6 *205:D *229:I 0.000202575
*RES
1 *215:Z *229:I 21.116 
*END

*D_NET *31 0.00101078
*CONN
*I *230:I I *D gf180mcu_fd_sc_mcu7t5v0__buf_3
*I *216:Z O *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*CAP
1 *230:I 0.000130206
2 *216:Z 0.000130206
3 *230:I *39:8 0.000135498
4 gfpga_pad_GPIO_PAD[1] *230:I 0.000558505
5 right_width_0_height_0_subtile_3__pin_inpad_0_ *230:I 3.07734e-05
6 *12:9 *230:I 2.5588e-05
*RES
1 *216:Z *230:I 10.9 
*END

*D_NET *32 0.00156228
*CONN
*I *207:D I *D gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
*I *220:Z O *D gf180mcu_fd_sc_mcu7t5v0__dlyb_1
*CAP
1 *207:D 0.00050411
2 *220:Z 0.00050411
3 *207:CLK *207:D 0.000156603
4 *220:I *207:D 0.000267148
5 *25:8 *207:D 0.000130308
*RES
1 *220:Z *207:D 22.104 
*END

*D_NET *33 0.00371482
*CONN
*I *206:D I *D gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
*I *221:Z O *D gf180mcu_fd_sc_mcu7t5v0__dlyb_1
*CAP
1 *206:D 0.00126044
2 *221:Z 0.00126044
3 *206:D *208:D 0.00021405
4 *206:D *232:I 5.76063e-06
5 *206:D *35:18 0.000468032
6 gfpga_pad_GPIO_PAD[0] *206:D 9.88736e-06
7 *206:RN *206:D 0.000223105
8 *217:I *206:D 0.000220193
9 *8:17 *206:D 5.29084e-05
*RES
1 *221:Z *206:D 27.348 
*END

*D_NET *34 0.00245271
*CONN
*I *208:D I *D gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
*I *222:Z O *D gf180mcu_fd_sc_mcu7t5v0__dlyb_1
*CAP
1 *208:D 0.000796048
2 *222:Z 0.000796048
3 *208:D *231:I 0
4 *208:D *232:I 0.000460436
5 *208:D *35:18 8.51572e-05
6 *208:D *36:12 0
7 *206:D *208:D 0.00021405
8 *208:CLK *208:D 7.01996e-05
9 *218:I *208:D 3.07734e-05
*RES
1 *222:Z *208:D 24.004 
*END

*D_NET *35 0.00700954
*CONN
*I *204:I I *D gf180mcu_fd_sc_mcu7t5v0__clkinv_2
*I *203:I I *D gf180mcu_fd_sc_mcu7t5v0__clkinv_2
*I *201:I I *D gf180mcu_fd_sc_mcu7t5v0__clkinv_2
*I *202:I I *D gf180mcu_fd_sc_mcu7t5v0__clkinv_2
*I *224:Z O *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_2
*CAP
1 *204:I 0
2 *203:I 0.000112445
3 *201:I 0
4 *202:I 0.000592655
5 *224:Z 0.000248105
6 *35:22 0.000818327
7 *35:18 0.00126115
8 *35:8 0.00117113
9 *35:8 *232:I 0
10 *35:18 *232:I 0
11 gfpga_pad_GPIO_PAD[0] *35:8 0
12 *45:I *35:8 0.000341626
13 *205:RN *202:I 0
14 *206:D *35:18 0.000468032
15 *206:RN *202:I 0.000226587
16 *206:RN *35:22 3.76806e-05
17 *207:CLK *35:22 0.000618745
18 *208:D *35:18 8.51572e-05
19 *219:I *35:18 0.000147262
20 *220:I *203:I 0.000336482
21 *220:I *35:18 0.000317494
22 *222:I *35:18 0
23 *8:17 *202:I 0
24 *25:8 *35:22 0.000226661
*RES
1 *224:Z *35:8 10.9 
2 *35:8 *35:18 11.796 
3 *35:18 *35:22 6.856 
4 *35:22 *202:I 12.648 
5 *35:22 *201:I 9 
6 *35:18 *203:I 5.488 
7 *35:8 *204:I 9 
*END

*D_NET *36 0.00307093
*CONN
*I *213:I I *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*I *212:I I *D gf180mcu_fd_sc_mcu7t5v0__buf_3
*I *225:Z O *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*CAP
1 *213:I 0.000196924
2 *212:I 0
3 *225:Z 0.00108378
4 *36:12 0.0012807
5 *213:I *232:I 0.000453696
6 *36:12 *232:I 5.58258e-05
7 gfpga_pad_GPIO_PAD[0] *36:12 0
8 *208:D *36:12 0
9 *208:RN *36:12 0
10 *221:I *36:12 0
*RES
1 *225:Z *36:12 20.036 
2 *36:12 *212:I 4.5 
3 *36:12 *213:I 6.4 
*END

*D_NET *37 0.00176035
*CONN
*I *211:I I *D gf180mcu_fd_sc_mcu7t5v0__buf_3
*I *214:I I *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*I *226:Z O *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*CAP
1 *211:I 0.0002004
2 *214:I 2.66661e-05
3 *226:Z 0.000240557
4 *37:8 0.000467623
5 *211:I *233:I 9.26705e-05
6 *37:8 *233:I 0.000732431
7 gfpga_pad_GPIO_PAD[1] *211:I 0
8 gfpga_pad_GPIO_PAD[1] *37:8 0
*RES
1 *226:Z *37:8 6.78 
2 *37:8 *214:I 4.728 
3 *37:8 *211:I 5.868 
*END

*D_NET *38 0.00340287
*CONN
*I *210:I I *D gf180mcu_fd_sc_mcu7t5v0__buf_3
*I *215:I I *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*I *227:Z O *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*CAP
1 *210:I 0.000365028
2 *215:I 2.66433e-05
3 *227:Z 0.000638064
4 *38:10 0.00102974
5 gfpga_pad_GPIO_PAD[3] *210:I 0.000732431
6 right_width_0_height_0_subtile_2__pin_inpad_0_ *38:10 4.07337e-05
7 *48:I *38:10 6.68508e-05
8 *205:D *38:10 3.34255e-05
9 *227:I *38:10 4.58601e-06
10 *229:I *215:I 3.38043e-05
11 *229:I *38:10 0.000431568
*RES
1 *227:Z *38:10 13.712 
2 *38:10 *215:I 9.228 
3 *38:10 *210:I 12.04 
*END

*D_NET *39 0.00164955
*CONN
*I *209:I I *D gf180mcu_fd_sc_mcu7t5v0__buf_3
*I *216:I I *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*I *228:Z O *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*CAP
1 *209:I 0.000241474
2 *216:I 0
3 *228:Z 0.000322426
4 *39:8 0.0005639
5 gfpga_pad_GPIO_PAD[1] *209:I 0.000118441
6 gfpga_pad_GPIO_PAD[1] *39:8 1.72912e-05
7 gfpga_pad_GPIO_PAD[2] *209:I 3.12886e-06
8 gfpga_pad_GPIO_PAD[3] *209:I 0
9 gfpga_pad_GPIO_PAD[3] *39:8 0
10 right_width_0_height_0_subtile_3__pin_inpad_0_ *39:8 0.000154451
11 *205:RN *209:I 8.95196e-05
12 *230:I *39:8 0.000135498
13 *16:5 *39:8 3.42287e-06
*RES
1 *228:Z *39:8 7.084 
2 *39:8 *216:I 4.5 
3 *39:8 *209:I 6.4 
*END

*D_NET *40 0.00202126
*CONN
*I *231:I I *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_3
*I *208:Q O *D gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
*CAP
1 *231:I 0.000688459
2 *208:Q 0.000688459
3 *208:D *231:I 0
4 *208:RN *231:I 0.000162937
5 *221:I *231:I 0.000481405
*RES
1 *208:Q *231:I 14.016 
*END

*D_NET *41 0.00414206
*CONN
*I *232:I I *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_3
*I *213:Z O *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*CAP
1 *232:I 0.00079293
2 *213:Z 0.00079293
3 gfpga_pad_GPIO_PAD[0] *232:I 0.00158048
4 *206:D *232:I 5.76063e-06
5 *208:D *232:I 0.000460436
6 *213:I *232:I 0.000453696
7 *35:8 *232:I 0
8 *35:18 *232:I 0
9 *36:12 *232:I 5.58258e-05
*RES
1 *213:Z *232:I 25.828 
*END

*D_NET *42 0.00258236
*CONN
*I *233:I I *D gf180mcu_fd_sc_mcu7t5v0__buf_3
*I *214:Z O *D gf180mcu_fd_sc_mcu7t5v0__clkbuf_1
*CAP
1 *233:I 0.00051551
2 *214:Z 0.00051551
3 gfpga_pad_GPIO_PAD[1] *233:I 2.68521e-05
4 right_width_0_height_0_subtile_1__pin_inpad_0_ *233:I 0.000673007
5 *211:I *233:I 9.26705e-05
6 *226:I *233:I 7.71175e-06
7 *12:9 *233:I 1.86699e-05
8 *37:8 *233:I 0.000732431
*RES
1 *214:Z *233:I 22.864 
*END
